
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.104231                       # Number of seconds simulated
sim_ticks                                104231076123                       # Number of ticks simulated
final_tick                               632006452668                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 172236                       # Simulator instruction rate (inst/s)
host_op_rate                                   217154                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2039524                       # Simulator tick rate (ticks/s)
host_mem_usage                               67341384                       # Number of bytes of host memory used
host_seconds                                 51105.58                       # Real time elapsed on the host
sim_insts                                  8802205699                       # Number of instructions simulated
sim_ops                                   11097765657                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1333120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2717568                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1041408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1842048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      3164160                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      3175040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      1883904                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1891456                       # Number of bytes read from this memory
system.physmem.bytes_read::total             17087232                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           38528                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5522432                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5522432                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        10415                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        21231                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8136                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        14391                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        24720                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        24805                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        14718                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        14777                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                133494                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           43144                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                43144                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50350                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     12790044                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        47894                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     26072531                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        45438                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9991339                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        44209                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     17672733                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        46666                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     30357165                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        49122                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     30461549                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        44209                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     18074303                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        41753                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     18146757                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               163936060                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50350                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        47894                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        45438                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        44209                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        46666                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        49122                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        44209                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        41753                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             369640                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          52982586                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               52982586                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          52982586                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50350                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     12790044                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        47894                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     26072531                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        45438                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9991339                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        44209                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     17672733                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        46666                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     30357165                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        49122                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     30461549                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        44209                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     18074303                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        41753                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     18146757                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              216918647                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  53                       # Number of system calls
system.switch_cpus0.numCycles               249954620                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20645259                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16891187                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2024663                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8663156                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8138366                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2137207                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92527                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    199153979                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             115395031                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20645259                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10275573                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24102692                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5502579                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4341100                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12184098                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2025860                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    231049444                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.613450                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.955489                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       206946752     89.57%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1126723      0.49%     90.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1785810      0.77%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2420298      1.05%     91.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2489338      1.08%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2104320      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1178424      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1753612      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        11244167      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    231049444                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.082596                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.461664                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       197129943                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6382270                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24059929                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25996                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3451301                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3398975                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          373                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     141630134                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1963                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3451301                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       197667884                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1341727                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3804417                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23554895                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1229215                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     141581575                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          162                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        167365                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       536165                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    197573936                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    658619100                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    658619100                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171545509                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        26028401                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35528                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18661                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3679069                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13266538                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7184551                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        84483                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1732084                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         141420918                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35655                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        134432266                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18415                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     15444128                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     36776961                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1647                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    231049444                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.581833                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.272538                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    174121857     75.36%     75.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23443292     10.15%     85.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11868808      5.14%     90.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8918274      3.86%     94.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7015612      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2835481      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1790133      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       932011      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       123976      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    231049444                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          25134     11.25%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         81867     36.66%     47.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       116319     52.09%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113068864     84.11%     84.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2001211      1.49%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16862      0.01%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12183944      9.06%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7161385      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     134432266                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.537827                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             223320                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001661                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    500155709                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    156901248                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    132403506                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     134655586                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       272119                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2122257                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          126                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          550                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        94948                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3451301                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1063884                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       119698                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    141456714                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        26602                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13266538                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7184551                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18666                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        101356                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          550                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1180602                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1132697                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2313299                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    132563285                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11462414                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1868979                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  141                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            18623510                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18843180                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7161096                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.530349                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             132403743                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            132403506                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         76005098                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        204800794                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.529710                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371117                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123048947                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     18407800                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34008                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2050170                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    227598143                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.540641                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.389187                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    177106490     77.82%     77.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     25033407     11.00%     88.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9450509      4.15%     92.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4501661      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3810495      1.67%     96.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2179294      0.96%     97.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1899111      0.83%     98.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       860985      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2756191      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    227598143                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123048947                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18233884                       # Number of memory references committed
system.switch_cpus0.commit.loads             11144281                       # Number of loads committed
system.switch_cpus0.commit.membars              16966                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17743911                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110865559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2533833                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2756191                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           366298010                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          286364861                       # The number of ROB writes
system.switch_cpus0.timesIdled                3019543                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               18905176                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123048947                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.499546                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.499546                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.400073                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.400073                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       596654173                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184440775                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      131283260                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33978                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus1.numCycles               249954620                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        20363281                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16654012                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1985873                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8404985                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8032672                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2094032                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        88487                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    197576193                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             115568735                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           20363281                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10126704                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24220312                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5775720                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3356725                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         12148104                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2002147                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    228899570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.616895                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.968675                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       204679258     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1317011      0.58%     89.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2076488      0.91%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3304991      1.44%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1364876      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1522188      0.67%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1632624      0.71%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1061327      0.46%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11940807      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    228899570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081468                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.462359                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       195798626                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5148648                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24144975                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        61464                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3745853                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3338871                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          465                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     141121281                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         3013                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3745853                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       196097688                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1632970                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2665298                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23911661                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       846096                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     141043797                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        17921                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        241573                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       322431                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents        28027                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    195817554                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    656135520                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    656135520                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    167164685                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        28652869                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35861                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        19697                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2575316                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13431252                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7224058                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       218096                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1646732                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         140851873                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35961                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        133287203                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       163092                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17900198                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     39869790                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         3360                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    228899570                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.582296                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.274164                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    172711100     75.45%     75.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22546312      9.85%     85.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12326849      5.39%     90.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8411530      3.67%     94.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7867036      3.44%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2259555      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1766368      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       598084      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       412736      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    228899570                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          31047     12.50%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         95880     38.60%     51.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       121436     48.89%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    111655566     83.77%     83.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2110104      1.58%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16162      0.01%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12315412      9.24%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7189959      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     133287203                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.533246                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             248363                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001863                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    495885431                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    158789456                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    131147283                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     133535566                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       401573                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2398281                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          319                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1452                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       210467                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         8313                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3745853                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1127113                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       116453                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    140887972                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        57675                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13431252                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7224058                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        19678                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         84939                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           36                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1452                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1162213                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1132722                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2294935                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    131391867                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11581679                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1895336                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  138                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18769922                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18485043                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7188243                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.525663                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             131148279                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            131147283                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         76677353                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        200352250                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.524684                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382713                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98191364                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    120357438                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     20530721                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32601                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2027973                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    225153717                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.534557                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.388207                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    176290568     78.30%     78.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23665723     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9213966      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4960402      2.20%     95.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3717172      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2076147      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1280099      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1144560      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2805080      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    225153717                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98191364                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     120357438                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18046562                       # Number of memory references committed
system.switch_cpus1.commit.loads             11032971                       # Number of loads committed
system.switch_cpus1.commit.membars              16264                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17276813                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108450955                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2444974                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2805080                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           363236133                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          285522382                       # The number of ROB writes
system.switch_cpus1.timesIdled                3181912                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               21055050                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98191364                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            120357438                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98191364                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.545587                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.545587                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.392837                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.392837                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       592507078                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      181792188                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      131626412                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32572                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  55                       # Number of system calls
system.switch_cpus2.numCycles               249954620                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        22684575                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18891245                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2066754                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8947423                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8317291                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2443775                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        96406                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    197607916                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             124470488                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22684575                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10761066                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             25952498                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5736115                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6307620                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12270154                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1975407                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    233518751                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.654918                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.029948                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       207566253     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1591131      0.68%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2016459      0.86%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3202731      1.37%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1333202      0.57%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1721611      0.74%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         2009950      0.86%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          916472      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13160942      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    233518751                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.090755                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.497972                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       196449567                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7577396                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         25829532                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        11979                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3650270                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3448094                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          447                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     152114169                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2111                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3650270                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       196648351                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         633283                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      6392684                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         25643022                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       551135                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     151175159                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          142                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         79695                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       384467                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    211197131                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    703072188                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    703072188                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    176874664                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        34322417                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37322                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        19780                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          1940761                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14134553                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7397413                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        82565                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1671841                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         147611479                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        37454                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        141687556                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       139411                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     17806847                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     36103543                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         2073                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    233518751                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.606750                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.327514                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    173469279     74.28%     74.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     27404827     11.74%     86.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11190695      4.79%     90.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6269091      2.68%     93.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8500772      3.64%     97.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2614092      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2577613      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1384216      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       108166      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    233518751                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         977390     79.21%     79.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        130132     10.55%     89.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       126352     10.24%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119373789     84.25%     84.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1937617      1.37%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17541      0.01%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12984349      9.16%     94.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7374260      5.20%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     141687556                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.566853                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1233874                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008708                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    518267148                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    165456450                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    138003209                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     142921430                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       104242                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2638368                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           45                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          672                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        92117                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           19                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3650270                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         483000                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        61258                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    147648936                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       115058                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14134553                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7397413                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        19781                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         53544                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           58                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          672                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1229783                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1151737                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2381520                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    139219394                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12772256                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2468162                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20146067                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19688378                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7373811                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.556979                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             138003471                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            138003209                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         82690932                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        222138445                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.552113                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.372250                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102902209                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126799900                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     20849562                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35380                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2084463                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    229868481                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.551619                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.371984                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    176198935     76.65%     76.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     27197937     11.83%     88.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9876933      4.30%     92.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4921371      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4499261      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1892744      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1867813      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       891554      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2521933      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    229868481                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102902209                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126799900                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18801456                       # Number of memory references committed
system.switch_cpus2.commit.loads             11496172                       # Number of loads committed
system.switch_cpus2.commit.membars              17650                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18379586                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        114161078                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2618461                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2521933                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           374995295                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          298949268                       # The number of ROB writes
system.switch_cpus2.timesIdled                2997258                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               16435869                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102902209                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126799900                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102902209                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.429050                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.429050                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.411684                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.411684                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       626468953                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      192860484                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      140712884                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35350                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus3.numCycles               249954620                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        20426405                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     16746401                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1999474                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8416644                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         7979513                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2098741                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        90156                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    195023905                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             116158235                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           20426405                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10078254                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25547425                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5681500                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5942972                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12013825                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1984917                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    230165169                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.617085                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.968951                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       204617744     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2772089      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3198702      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         1761402      0.77%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2026117      0.88%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1112938      0.48%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          759761      0.33%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1981343      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        11935073      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    230165169                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081720                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.464717                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       193436468                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      7559889                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25336275                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       200394                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3632142                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3319864                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        18726                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     141805435                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        92642                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3632142                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       193745006                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        2714143                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3982082                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         25240881                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       850906                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     141720815                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          259                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        216469                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       398084                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    196960172                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    659915340                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    659915340                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    168195652                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        28764520                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        37187                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        20779                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2273011                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13527325                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7377223                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       194248                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1638592                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         141514771                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        37267                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        133745455                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       187258                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     17692140                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     40888609                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         4231                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    230165169                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.581085                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.270536                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    173822705     75.52%     75.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22653727      9.84%     85.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12176525      5.29%     90.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8430537      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7370790      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3770423      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       912825      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       586254      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       441383      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    230165169                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          35382     12.21%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        124527     42.99%     55.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       129759     44.80%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    111940021     83.70%     83.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2093017      1.56%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16380      0.01%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12371561      9.25%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7324476      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     133745455                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.535079                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             289668                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002166                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    498133005                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    159245444                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    131521692                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     134035123                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       337337                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2382349                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          821                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         1269                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       166142                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         8191                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3632142                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        2225140                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       143468                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    141552158                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        56548                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13527325                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7377223                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        20767                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        101233                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         1269                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1160196                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1121846                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2282042                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    131771245                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11614118                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1974210                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  120                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            18936903                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18435282                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7322785                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.527181                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             131523653                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            131521692                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         78164464                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        204744450                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.526182                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381766                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     98769610                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    121178385                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     20374887                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33036                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2011087                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    226533027                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.534926                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.354095                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    177037123     78.15%     78.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22949099     10.13%     88.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9619997      4.25%     92.53% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5780664      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4000355      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2587063      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1339653      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1079937      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2139136      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    226533027                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     98769610                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     121178385                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18356057                       # Number of memory references committed
system.switch_cpus3.commit.loads             11144976                       # Number of loads committed
system.switch_cpus3.commit.membars              16482                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17342747                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        109247150                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2465382                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2139136                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           365946500                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          286738759                       # The number of ROB writes
system.switch_cpus3.timesIdled                2986418                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               19789451                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           98769610                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            121178385                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     98769610                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.530683                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.530683                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.395150                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.395150                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       594422030                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      182534856                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      132345312                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33006                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus4.numCycles               249954620                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        19510476                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     17604205                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1022046                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      7329577                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         6975905                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1079385                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        45306                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    206794826                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             122782819                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           19510476                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      8055290                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             24276485                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        3204908                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       4632534                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         11869664                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1027397                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    237861170                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.605596                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.934059                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       213584685     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          866361      0.36%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1772944      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          740047      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         4037115      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         3587382      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          696790      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1457391      0.61%     95.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        11118455      4.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    237861170                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.078056                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.491220                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       205682099                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      5757835                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         24186988                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        77420                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       2156823                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      1713517                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          503                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     143980796                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2753                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       2156823                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       205887725                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        4053063                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      1055577                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         24070045                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       637930                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     143906315                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          127                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        271546                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       232392                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents         2529                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands    168946900                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    677849055                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    677849055                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    149990898                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        18955975                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        16719                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         8443                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1614523                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     33966252                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores     17185148                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       156749                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       832780                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         143628828                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        16772                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        138159459                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        71495                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     10977119                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     26278482                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           90                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    237861170                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.580841                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.378537                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    188817181     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     14647459      6.16%     85.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     12061000      5.07%     90.61% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      5214733      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      6607902      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      6409201      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      3637480      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       286404      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       179810      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    237861170                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         349785     11.07%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead       2729661     86.42%     97.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        79104      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     86661045     62.73%     62.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      1207338      0.87%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         8275      0.01%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     33134953     23.98%     87.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite     17147848     12.41%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     138159459                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.552738                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt            3158550                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022862                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    517410130                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    154626233                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    136982869                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     141318009                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       249191                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      1294830                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          551                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         3521                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       102172                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads        12235                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       2156823                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        3697619                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       179231                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    143645679                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         1372                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     33966252                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts     17185148                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         8444                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        122480                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           67                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         3521                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       595275                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       604007                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      1199282                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    137193071                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     33022184                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       966385                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   79                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            50168656                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        17975891                       # Number of branches executed
system.switch_cpus4.iew.exec_stores          17146472                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.548872                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             136987297                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            136982869                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         73974872                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        145727381                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.548031                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.507625                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    111330388                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    130831579                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     12828183                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        16682                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1044516                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    235704347                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.555066                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.378937                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    188292006     79.88%     79.88% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     17277770      7.33%     87.22% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      8116171      3.44%     90.66% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      8030419      3.41%     94.07% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      2182061      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      9346806      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       698273      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       508430      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      1252411      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    235704347                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    111330388                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     130831579                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              49754398                       # Number of memory references committed
system.switch_cpus4.commit.loads             32671422                       # Number of loads committed
system.switch_cpus4.commit.membars               8328                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          17276970                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        116340806                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      1267278                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      1252411                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           378111360                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          289476562                       # The number of ROB writes
system.switch_cpus4.timesIdled                4538039                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               12093450                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          111330388                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            130831579                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    111330388                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.245161                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.245161                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.445402                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.445402                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       678266762                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      159070218                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      171481522                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         16656                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus5.numCycles               249954620                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        19511616                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     17606170                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1024162                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      7304734                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         6973121                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1077744                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        45261                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    206764177                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             122780876                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           19511616                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      8050865                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             24275993                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        3216479                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       4633355                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         11870054                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1029556                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    237840320                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.605688                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.934223                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       213564327     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          864947      0.36%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1771660      0.74%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          741251      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         4037012      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         3588919      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          693555      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1458231      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        11120418      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    237840320                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078061                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.491213                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       205647570                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      5762852                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         24186088                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        77522                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       2166283                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      1712841                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          512                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     143988308                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2810                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       2166283                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       205854331                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        4057136                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      1052934                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         24068384                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       641245                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     143912938                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           95                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        272653                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       233210                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         3388                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands    168964983                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    677865891                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    677865891                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    149912838                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        19052041                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        16702                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         8431                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1622251                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     33961489                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores     17176919                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       155947                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       832765                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         143629347                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        16754                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        138115708                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        71240                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     11048005                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     26487206                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           84                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    237840320                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.580708                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.378370                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    188811303     79.39%     79.39% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     14642625      6.16%     85.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     12056382      5.07%     90.61% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      5214302      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      6606688      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      6408315      2.69%     98.28% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      3635142      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       286270      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       179293      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    237840320                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         349181     11.06%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead       2729646     86.44%     97.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        79034      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     86642789     62.73%     62.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1206855      0.87%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         8270      0.01%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     33117790     23.98%     87.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite     17140004     12.41%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     138115708                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.552563                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt            3157861                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022864                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    517300837                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    154697614                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    136935748                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     141273569                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       247522                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      1306180                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          537                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         3515                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       102412                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads        12236                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       2166283                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        3701112                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       179134                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    143646185                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         1410                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     33961489                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts     17176919                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         8432                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents        122030                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           65                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         3515                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       595972                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       606079                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      1202051                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    137145206                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     33004468                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       970502                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   84                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            50143162                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        17969126                       # Number of branches executed
system.switch_cpus5.iew.exec_stores          17138694                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.548680                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             136940038                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            136935748                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         73955148                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        145712552                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.547842                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.507541                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    111273438                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    130764533                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     12895611                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        16670                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1046608                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    235674037                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.554853                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.378728                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    188285295     79.89%     79.89% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     17271694      7.33%     87.22% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      8110670      3.44%     90.66% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      8024614      3.40%     94.07% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      2181870      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      9340420      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       699336      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       509043      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      1251095      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    235674037                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    111273438                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     130764533                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              49729808                       # Number of memory references committed
system.switch_cpus5.commit.loads             32655301                       # Number of loads committed
system.switch_cpus5.commit.membars               8322                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          17268103                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        116281137                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      1266601                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      1251095                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           378082748                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          289486853                       # The number of ROB writes
system.switch_cpus5.timesIdled                4538748                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               12114300                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          111273438                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            130764533                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    111273438                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.246310                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.246310                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.445175                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.445175                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       678005610                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      159018161                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      171455365                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         16644                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus6.numCycles               249954620                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        20435180                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     16755806                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1999236                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8407374                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         7977041                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2096829                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        89536                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    194954671                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             116175732                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           20435180                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     10073870                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             25545817                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5684457                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       5960448                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         12009171                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1983812                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    230115171                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.617263                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.969294                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       204569354     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         2769887      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         3201728      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         1758141      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         2023435      0.88%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1114481      0.48%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          757589      0.33%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1982319      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        11938237      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    230115171                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081756                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.464787                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       193364936                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      7579972                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         25331684                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles       203017                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3635561                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3319381                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred        18674                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     141814752                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        92023                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3635561                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       193676356                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        2784609                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      3924311                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         25235878                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       858447                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     141726425                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          200                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        219966                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       400741                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    196970510                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    659903351                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    659903351                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    168170923                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        28799587                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        37018                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        20621                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          2293767                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     13521873                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      7375006                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       195170                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1636090                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         141516769                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        37090                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        133727859                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       187305                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     17704898                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     40949748                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         4059                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    230115171                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.581134                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.270555                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    173778134     75.52%     75.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     22652548      9.84%     85.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     12175920      5.29%     90.65% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      8429647      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      7368842      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      3769696      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       912861      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       586668      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       440855      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    230115171                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          35588     12.34%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        123267     42.73%     55.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       129629     44.93%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    111930625     83.70%     83.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      2091441      1.56%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        16378      0.01%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     12367953      9.25%     94.53% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      7321462      5.47%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     133727859                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.535009                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             288484                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002157                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    498046678                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    159260017                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    131505464                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     134016343                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       338348                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2378503                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          820                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         1262                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       164951                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         8186                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3635561                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        2289695                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       146637                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    141553977                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        56492                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     13521873                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      7375006                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        20593                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        103650                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         1262                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1157534                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1124183                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2281717                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    131756351                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     11614205                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1971508                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  118                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            18933881                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        18434121                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           7319676                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.527121                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             131507567                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            131505464                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         78156945                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        204712673                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.526117                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381789                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     98755161                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    121160660                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     20394623                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        33031                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      2010743                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    226479610                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.534974                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.354147                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    176990263     78.15%     78.15% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     22946388     10.13%     88.28% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9617309      4.25%     92.53% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      5783638      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      3997588      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      2586686      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1339270      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      1078406      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2140062      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    226479610                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     98755161                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     121160660                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              18353425                       # Number of memory references committed
system.switch_cpus6.commit.loads             11143370                       # Number of loads committed
system.switch_cpus6.commit.membars              16480                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          17340196                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        109231197                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2465026                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2140062                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           365894168                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          286746202                       # The number of ROB writes
system.switch_cpus6.timesIdled                2986210                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               19839449                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           98755161                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            121160660                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     98755161                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.531054                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.531054                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.395092                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.395092                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       594348378                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      182514135                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      132358929                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         33000                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus7.numCycles               249954620                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        19045512                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     16999495                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1519477                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups     12770836                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits        12418036                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         1147712                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        46182                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    201232263                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             108140382                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           19045512                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     13565748                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             24116727                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        4968041                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       2872940                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         12174438                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1491824                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    231661940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.523235                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.765604                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       207545213     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         3669687      1.58%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1860842      0.80%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         3632830      1.57%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1173055      0.51%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         3363029      1.45%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          532150      0.23%     95.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          857524      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         9027610      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    231661940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.076196                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.432640                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       198854048                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      5297221                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         24069068                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        19482                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3422120                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      1804964                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred        17890                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     121023007                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts        33783                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3422120                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       199121234                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        3147867                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      1336481                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         23824864                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       809367                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     120856216                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          114                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         93722                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       643693                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    158456229                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    547809921                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    547809921                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    128652308                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        29803921                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        16287                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         8239                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          1766168                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     21750832                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      3551787                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        23356                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       807441                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         120235300                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        16341                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        112630232                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        72620                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     21567404                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     44221307                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          110                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    231661940                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.486184                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.098711                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    182251224     78.67%     78.67% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     15614011      6.74%     85.41% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     16484725      7.12%     92.53% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      9595782      4.14%     96.67% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      4945863      2.13%     98.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      1237132      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1470495      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        34321      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        28387      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    231661940                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu         189181     57.43%     57.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         76364     23.18%     80.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        63846     19.38%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     88353256     78.45%     78.45% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       886357      0.79%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         8048      0.01%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     19860459     17.63%     96.87% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      3522112      3.13%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     112630232                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.450603                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             329391                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002925                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    457324415                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    141819332                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    109779322                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     112959623                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        89094                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      4409122                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          100                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          295                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        80771                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3422120                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        2104502                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       100236                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    120251717                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        15444                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     21750832                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      3551787                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         8233                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         39879                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents         1891                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          295                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1026997                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       583404                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      1610401                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    111202541                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     19574617                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1427691                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   76                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            23096520                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        16902124                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           3521903                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.444891                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             109803796                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            109779322                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         66426859                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        144843251                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.439197                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.458612                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     87482267                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     98529592                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     21726488                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        16231                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1509913                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    228239820                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.431693                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.302443                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    191530862     83.92%     83.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     14436614      6.33%     90.24% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9264400      4.06%     94.30% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      2915459      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      4835645      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       943844      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       599376      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       549215      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      3164405      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    228239820                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     87482267                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      98529592                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              20812726                       # Number of memory references committed
system.switch_cpus7.commit.loads             17341710                       # Number of loads committed
system.switch_cpus7.commit.membars               8098                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          15113682                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         86118000                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      1235547                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      3164405                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           345331170                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          243936948                       # The number of ROB writes
system.switch_cpus7.timesIdled                4464574                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               18292680                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           87482267                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             98529592                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     87482267                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.857203                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.857203                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.349993                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.349993                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       516817785                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      143091101                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      128460436                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         16216                       # number of misc regfile writes
system.l2.replacements                         133511                       # number of replacements
system.l2.tagsinuse                      32764.773789                       # Cycle average of tags in use
system.l2.total_refs                          2164472                       # Total number of references to valid blocks.
system.l2.sampled_refs                         166278                       # Sample count of references to valid blocks.
system.l2.avg_refs                          13.017188                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           184.792147                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      7.609906                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1955.734466                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      7.818882                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3477.606601                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      6.529873                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1500.416813                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      6.830485                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2644.709180                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst      6.817099                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   4523.389307                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst      7.151454                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   4569.547010                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      5.681737                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   2723.543654                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst      6.779127                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   2635.465115                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            832.259067                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1275.029635                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            690.669914                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1110.556120                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           1187.950375                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           1189.753498                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           1058.273215                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           1149.859110                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.005639                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000232                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.059684                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000239                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.106128                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000199                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.045789                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000208                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.080710                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000208                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.138043                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000218                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.139452                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000173                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.083116                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000207                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.080428                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.025399                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.038911                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.021078                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.033891                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.036253                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.036308                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.032296                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.035091                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999902                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        30300                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        50153                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        27907                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        40895                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        55184                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        55095                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        40889                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        39540                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  339973                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           121232                       # number of Writeback hits
system.l2.Writeback_hits::total                121232                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data          156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          134                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          209                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          153                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           78                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           78                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          153                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           72                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1033                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        30456                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        50287                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        28116                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        41048                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        55262                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        55173                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        41042                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        39612                       # number of demand (read+write) hits
system.l2.demand_hits::total                   341006                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        30456                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        50287                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        28116                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        41048                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        55262                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        55173                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        41042                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        39612                       # number of overall hits
system.l2.overall_hits::total                  341006                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        10415                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        21231                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         8136                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        14386                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data        24720                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data        24805                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data        14714                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data        14777                       # number of ReadReq misses
system.l2.ReadReq_misses::total                133485                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   9                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        10415                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        21231                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         8136                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        14391                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data        24720                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data        24805                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data        14718                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data        14777                       # number of demand (read+write) misses
system.l2.demand_misses::total                 133494                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        10415                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        21231                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         8136                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        14391                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data        24720                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data        24805                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data        14718                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data        14777                       # number of overall misses
system.l2.overall_misses::total                133494                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      6137778                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1713948461                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5773541                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   3494145668                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5643993                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1345192709                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5556467                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   2381903207                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5862403                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   4032145284                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      6105908                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   4052788691                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5666996                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   2433128277                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      4982866                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   2414656356                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     21913638605                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       714007                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus6.data       611147                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1325154                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      6137778                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1713948461                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5773541                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   3494145668                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5643993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1345192709                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5556467                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   2382617214                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5862403                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   4032145284                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      6105908                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   4052788691                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5666996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   2433739424                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      4982866                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   2414656356                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      21914963759                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      6137778                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1713948461                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5773541                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   3494145668                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5643993                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1345192709                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5556467                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   2382617214                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5862403                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   4032145284                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      6105908                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   4052788691                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5666996                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   2433739424                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      4982866                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   2414656356                       # number of overall miss cycles
system.l2.overall_miss_latency::total     21914963759                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        40715                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        71384                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        36043                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        55281                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        79904                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        79900                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        55603                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        54317                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              473458                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       121232                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            121232                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          156                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          134                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data          209                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          158                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           78                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           78                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data          157                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           72                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1042                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        40871                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        71518                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        36252                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        55439                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        79982                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        79978                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        55760                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        54389                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               474500                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        40871                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        71518                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        36252                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        55439                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        79982                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        79978                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        55760                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        54389                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              474500                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.255803                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.297420                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.948718                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.225730                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.260234                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.309371                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.310451                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.264626                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.272051                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.281936                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.031646                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.025478                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.008637                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.254826                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.296862                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.948718                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.224429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.259583                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.309070                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.310148                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.263953                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.271691                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.281336                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.254826                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.296862                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.948718                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.224429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.259583                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.309070                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.310148                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.263953                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.271691                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.281336                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 149701.902439                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 164565.382717                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 148039.512821                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 164577.536056                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 152540.351351                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 165338.336898                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 154346.305556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 165570.916655                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 154273.763158                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 163112.673301                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 152647.700000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 163385.958113                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 157416.555556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 165361.443319                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 146554.882353                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 163406.398863                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 164165.551223                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 142801.400000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus6.data 152786.750000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 147239.333333                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 149701.902439                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 164565.382717                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 148039.512821                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 164577.536056                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 152540.351351                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 165338.336898                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 154346.305556                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 165563.005629                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 154273.763158                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 163112.673301                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 152647.700000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 163385.958113                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 157416.555556                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 165358.025819                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 146554.882353                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 163406.398863                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164164.410078                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 149701.902439                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 164565.382717                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 148039.512821                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 164577.536056                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 152540.351351                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 165338.336898                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 154346.305556                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 165563.005629                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 154273.763158                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 163112.673301                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 152647.700000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 163385.958113                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 157416.555556                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 165358.025819                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 146554.882353                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 163406.398863                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164164.410078                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                43145                       # number of writebacks
system.l2.writebacks::total                     43145                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        10415                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        21231                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         8136                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        14386                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data        24720                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data        24805                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data        14714                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data        14777                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           133485                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus6.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              9                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        10415                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        21231                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         8136                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        14391                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data        24720                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data        24805                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data        14718                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data        14777                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            133494                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        10415                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        21231                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         8136                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        14391                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data        24720                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data        24805                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data        14718                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data        14777                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           133494                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3748960                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1107396243                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3502965                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   2257630087                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3490617                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    871358556                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3459059                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1543906776                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3649677                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data   2592801481                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3780927                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data   2608445997                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3571843                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data   1576024147                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3002949                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data   1553708248                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  14139478532                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       423194                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus6.data       377211                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       800405                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3748960                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1107396243                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3502965                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   2257630087                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3490617                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    871358556                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3459059                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1544329970                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3649677                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data   2592801481                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3780927                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data   2608445997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3571843                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data   1576401358                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3002949                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data   1553708248                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14140278937                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3748960                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1107396243                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3502965                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   2257630087                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3490617                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    871358556                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3459059                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1544329970                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3649677                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data   2592801481                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3780927                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data   2608445997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3571843                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data   1576401358                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3002949                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data   1553708248                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14140278937                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.255803                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.297420                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.225730                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.260234                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.309371                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.310451                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.264626                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.272051                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.281936                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.031646                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.025478                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.008637                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.254826                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.296862                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.948718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.224429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.259583                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.309070                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.310148                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.263953                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.271691                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.281336                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.254826                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.296862                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.948718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.224429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.259583                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.309070                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.310148                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.263953                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.271691                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.281336                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 91438.048780                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106327.051656                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 89819.615385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 106336.493194                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst        94341                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 107099.134218                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 96084.972222                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 107320.087307                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 96044.131579                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 104886.791303                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 94523.175000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 105158.072848                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 99217.861111                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 107110.516991                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 88322.029412                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 105143.685999                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 105925.598622                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 84638.800000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 94302.750000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88933.888889                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 91438.048780                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 106327.051656                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 89819.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 106336.493194                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst        94341                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 107099.134218                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 96084.972222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 107312.206935                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 96044.131579                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 104886.791303                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 94523.175000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 105158.072848                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 99217.861111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 107107.036146                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 88322.029412                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 105143.685999                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105924.453062                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 91438.048780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 106327.051656                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 89819.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 106336.493194                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst        94341                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 107099.134218                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 96084.972222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 107312.206935                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 96044.131579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 104886.791303                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 94523.175000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 105158.072848                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 99217.861111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 107107.036146                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 88322.029412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 105143.685999                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105924.453062                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               516.604496                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012192140                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1954038.880309                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.604496                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.066674                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.827892                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12184044                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12184044                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12184044                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12184044                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12184044                       # number of overall hits
system.cpu0.icache.overall_hits::total       12184044                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           54                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           54                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           54                       # number of overall misses
system.cpu0.icache.overall_misses::total           54                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      8106945                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      8106945                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      8106945                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      8106945                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      8106945                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      8106945                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12184098                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12184098                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12184098                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12184098                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12184098                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12184098                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 150128.611111                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 150128.611111                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 150128.611111                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 150128.611111                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 150128.611111                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 150128.611111                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6708009                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6708009                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6708009                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6708009                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6708009                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6708009                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 156000.209302                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 156000.209302                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 156000.209302                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 156000.209302                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 156000.209302                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 156000.209302                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 40871                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               166568000                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 41127                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4050.088749                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.146863                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.853137                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.910730                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.089270                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8382046                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8382046                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7056032                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7056032                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18540                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18540                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16989                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16989                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15438078                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15438078                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15438078                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15438078                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       130850                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       130850                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          930                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          930                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       131780                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        131780                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       131780                       # number of overall misses
system.cpu0.dcache.overall_misses::total       131780                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  15063677493                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  15063677493                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     79017326                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     79017326                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  15142694819                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  15142694819                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  15142694819                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  15142694819                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8512896                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8512896                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7056962                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7056962                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18540                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18540                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16989                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16989                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15569858                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15569858                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15569858                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15569858                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.015371                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015371                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000132                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000132                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008464                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008464                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008464                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008464                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 115121.723294                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 115121.723294                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 84964.866667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 84964.866667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 114908.899825                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 114908.899825                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 114908.899825                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 114908.899825                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8904                       # number of writebacks
system.cpu0.dcache.writebacks::total             8904                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        90135                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        90135                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          774                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          774                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        90909                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        90909                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        90909                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        90909                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        40715                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        40715                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          156                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          156                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        40871                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        40871                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        40871                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        40871                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3817041333                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3817041333                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     10190744                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     10190744                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3827232077                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3827232077                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3827232077                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3827232077                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004783                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004783                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002625                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002625                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002625                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002625                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93750.247648                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 93750.247648                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 65325.282051                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 65325.282051                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 93641.752759                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 93641.752759                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 93641.752759                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 93641.752759                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               528.850106                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017923376                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   530                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1920610.143396                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.850106                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          490                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.062260                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.785256                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.847516                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12148051                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12148051                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12148051                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12148051                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12148051                       # number of overall hits
system.cpu1.icache.overall_hits::total       12148051                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           53                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           53                       # number of overall misses
system.cpu1.icache.overall_misses::total           53                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7889371                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7889371                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7889371                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7889371                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7889371                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7889371                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12148104                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12148104                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12148104                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12148104                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12148104                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12148104                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 148856.056604                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 148856.056604                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 148856.056604                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 148856.056604                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 148856.056604                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 148856.056604                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6259451                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6259451                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6259451                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6259451                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6259451                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6259451                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 156486.275000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 156486.275000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 156486.275000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 156486.275000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 156486.275000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 156486.275000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 71518                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               181301135                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 71774                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2526.000153                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.158367                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.841633                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.914681                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.085319                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8423266                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8423266                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6979873                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6979873                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        19478                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        19478                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16286                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16286                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15403139                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15403139                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15403139                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15403139                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       180740                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       180740                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          811                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          811                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       181551                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        181551                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       181551                       # number of overall misses
system.cpu1.dcache.overall_misses::total       181551                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  20389909447                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  20389909447                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     68556383                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     68556383                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  20458465830                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  20458465830                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  20458465830                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  20458465830                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8604006                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8604006                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6980684                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6980684                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        19478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        19478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16286                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16286                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15584690                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15584690                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15584690                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15584690                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021006                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021006                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000116                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011649                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011649                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011649                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011649                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 112813.485930                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 112813.485930                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 84533.147965                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 84533.147965                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 112687.155841                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 112687.155841                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 112687.155841                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 112687.155841                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        12400                       # number of writebacks
system.cpu1.dcache.writebacks::total            12400                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       109356                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       109356                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          677                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          677                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       110033                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       110033                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       110033                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       110033                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        71384                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        71384                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          134                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          134                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        71518                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        71518                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        71518                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        71518                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   7025779073                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7025779073                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      8812296                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      8812296                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   7034591369                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7034591369                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   7034591369                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7034591369                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008297                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008297                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004589                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004589                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004589                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004589                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 98422.322551                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 98422.322551                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65763.402985                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65763.402985                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 98361.131030                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 98361.131030                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 98361.131030                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 98361.131030                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               493.320256                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015369543                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2055403.933198                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    38.320256                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.061411                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.790577                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12270103                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12270103                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12270103                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12270103                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12270103                       # number of overall hits
system.cpu2.icache.overall_hits::total       12270103                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           51                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           51                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           51                       # number of overall misses
system.cpu2.icache.overall_misses::total           51                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      8086091                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      8086091                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      8086091                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      8086091                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      8086091                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      8086091                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12270154                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12270154                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12270154                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12270154                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12270154                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12270154                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 158550.803922                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 158550.803922                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 158550.803922                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 158550.803922                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 158550.803922                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 158550.803922                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           12                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           12                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6183114                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6183114                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6183114                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6183114                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6183114                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6183114                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 158541.384615                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 158541.384615                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 158541.384615                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 158541.384615                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 158541.384615                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 158541.384615                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 36251                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164320260                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 36507                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4501.061714                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.432774                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.567226                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911847                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088153                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9779593                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9779593                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7267414                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7267414                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        19497                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        19497                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17675                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17675                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17047007                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17047007                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17047007                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17047007                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        92971                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        92971                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2159                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2159                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        95130                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         95130                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        95130                       # number of overall misses
system.cpu2.dcache.overall_misses::total        95130                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   9301900954                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   9301900954                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    141175923                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    141175923                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   9443076877                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   9443076877                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   9443076877                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   9443076877                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9872564                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9872564                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7269573                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7269573                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        19497                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        19497                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17675                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17675                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17142137                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17142137                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17142137                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17142137                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009417                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009417                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000297                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000297                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005549                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005549                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005549                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005549                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 100051.639264                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 100051.639264                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 65389.496526                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 65389.496526                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 99264.972953                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 99264.972953                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 99264.972953                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 99264.972953                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        99687                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 16614.500000                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8272                       # number of writebacks
system.cpu2.dcache.writebacks::total             8272                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        56928                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        56928                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         1950                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         1950                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        58878                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        58878                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        58878                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        58878                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        36043                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        36043                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          209                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          209                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        36252                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        36252                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        36252                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        36252                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3261524590                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3261524590                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     15537302                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     15537302                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3277061892                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3277061892                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3277061892                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3277061892                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003651                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003651                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002115                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002115                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002115                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002115                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 90489.820215                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 90489.820215                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 74341.157895                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 74341.157895                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 90396.719960                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 90396.719960                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 90396.719960                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 90396.719960                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               517.749214                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1013337931                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1952481.562620                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    35.749214                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.057290                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.829726                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12013780                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12013780                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12013780                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12013780                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12013780                       # number of overall hits
system.cpu3.icache.overall_hits::total       12013780                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           45                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           45                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           45                       # number of overall misses
system.cpu3.icache.overall_misses::total           45                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7513238                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7513238                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7513238                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7513238                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7513238                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7513238                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12013825                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12013825                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12013825                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12013825                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12013825                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12013825                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 166960.844444                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 166960.844444                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 166960.844444                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 166960.844444                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 166960.844444                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 166960.844444                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6034105                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6034105                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6034105                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6034105                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6034105                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6034105                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 163083.918919                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 163083.918919                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 163083.918919                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 163083.918919                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 163083.918919                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 163083.918919                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 55439                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172672763                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 55695                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3100.327911                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.990286                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.009714                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.914025                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.085975                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8478752                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8478752                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7171929                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7171929                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17539                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17539                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16503                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16503                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15650681                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15650681                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15650681                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15650681                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       189317                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       189317                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3794                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3794                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       193111                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        193111                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       193111                       # number of overall misses
system.cpu3.dcache.overall_misses::total       193111                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  22991867833                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  22991867833                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    478296505                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    478296505                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  23470164338                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  23470164338                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  23470164338                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  23470164338                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8668069                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8668069                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7175723                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7175723                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16503                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16503                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     15843792                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15843792                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     15843792                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15843792                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021841                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021841                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000529                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000529                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012188                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012188                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012188                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012188                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 121446.398543                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 121446.398543                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 126066.553769                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 126066.553769                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 121537.169493                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 121537.169493                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 121537.169493                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 121537.169493                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        21935                       # number of writebacks
system.cpu3.dcache.writebacks::total            21935                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       134036                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       134036                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3636                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3636                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       137672                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       137672                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       137672                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       137672                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        55281                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        55281                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          158                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          158                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        55439                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        55439                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        55439                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        55439                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5244317845                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5244317845                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     10943818                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     10943818                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5255261663                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5255261663                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5255261663                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5255261663                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006378                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006378                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003499                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003499                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003499                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003499                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 94866.551709                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 94866.551709                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 69264.670886                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 69264.670886                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 94793.586879                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 94793.586879                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 94793.586879                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 94793.586879                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     2                       # number of replacements
system.cpu4.icache.tagsinuse               578.649099                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1042826378                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   582                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1791797.900344                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    37.637014                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   541.012085                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.060316                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.867007                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.927322                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     11869613                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       11869613                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     11869613                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        11869613                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     11869613                       # number of overall hits
system.cpu4.icache.overall_hits::total       11869613                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           51                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           51                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           51                       # number of overall misses
system.cpu4.icache.overall_misses::total           51                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      8022978                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      8022978                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      8022978                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      8022978                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      8022978                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      8022978                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     11869664                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     11869664                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     11869664                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     11869664                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     11869664                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     11869664                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 157313.294118                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 157313.294118                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 157313.294118                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 157313.294118                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 157313.294118                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 157313.294118                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           12                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           12                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6371180                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6371180                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6371180                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6371180                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6371180                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6371180                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 163363.589744                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 163363.589744                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 163363.589744                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 163363.589744                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 163363.589744                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 163363.589744                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 79982                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               450387677                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 80238                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               5613.146851                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   111.898263                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   144.101737                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.437103                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.562897                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     31166714                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       31166714                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data     17065818                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      17065818                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         8341                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         8341                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         8328                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         8328                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     48232532                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        48232532                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     48232532                       # number of overall hits
system.cpu4.dcache.overall_hits::total       48232532                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       280726                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       280726                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          260                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          260                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       280986                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        280986                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       280986                       # number of overall misses
system.cpu4.dcache.overall_misses::total       280986                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  31324463127                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  31324463127                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     22819027                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     22819027                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  31347282154                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  31347282154                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  31347282154                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  31347282154                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     31447440                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     31447440                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data     17066078                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     17066078                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         8341                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         8341                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         8328                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         8328                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     48513518                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     48513518                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     48513518                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     48513518                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.008927                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.008927                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000015                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005792                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005792                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005792                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005792                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 111583.761843                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 111583.761843                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 87765.488462                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 87765.488462                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 111561.722484                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 111561.722484                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 111561.722484                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 111561.722484                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        21087                       # number of writebacks
system.cpu4.dcache.writebacks::total            21087                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       200822                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       200822                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          182                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          182                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       201004                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       201004                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       201004                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       201004                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        79904                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        79904                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           78                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           78                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        79982                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        79982                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        79982                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        79982                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   8095200618                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   8095200618                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      5555719                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      5555719                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   8100756337                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   8100756337                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   8100756337                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   8100756337                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002541                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002541                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001649                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001649                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001649                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001649                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 101311.581623                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 101311.581623                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 71227.166667                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 71227.166667                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 101282.242717                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 101282.242717                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 101282.242717                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 101282.242717                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     2                       # number of replacements
system.cpu5.icache.tagsinuse               580.442788                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1042826768                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   584                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1785662.273973                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    39.430722                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   541.012066                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.063190                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.867007                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.930197                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     11870003                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       11870003                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     11870003                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        11870003                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     11870003                       # number of overall hits
system.cpu5.icache.overall_hits::total       11870003                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           51                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           51                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           51                       # number of overall misses
system.cpu5.icache.overall_misses::total           51                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8392045                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8392045                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8392045                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8392045                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8392045                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8392045                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     11870054                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     11870054                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     11870054                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     11870054                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     11870054                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     11870054                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 164549.901961                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 164549.901961                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 164549.901961                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 164549.901961                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 164549.901961                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 164549.901961                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           10                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           10                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           41                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           41                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           41                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6931142                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6931142                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6931142                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6931142                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6931142                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6931142                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 169052.243902                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 169052.243902                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 169052.243902                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 169052.243902                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 169052.243902                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 169052.243902                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 79976                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               450363659                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 80232                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               5613.267262                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   111.899441                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   144.100559                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.437107                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.562893                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     31151166                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       31151166                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data     17057361                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      17057361                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         8334                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         8334                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         8322                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         8322                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     48208527                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        48208527                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     48208527                       # number of overall hits
system.cpu5.dcache.overall_hits::total       48208527                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       280929                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       280929                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          259                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          259                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       281188                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        281188                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       281188                       # number of overall misses
system.cpu5.dcache.overall_misses::total       281188                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  31368711355                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  31368711355                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     22764490                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     22764490                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  31391475845                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  31391475845                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  31391475845                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  31391475845                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     31432095                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     31432095                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data     17057620                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     17057620                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         8334                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         8334                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         8322                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         8322                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     48489715                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     48489715                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     48489715                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     48489715                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.008938                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.008938                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000015                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005799                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005799                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005799                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005799                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 111660.637937                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 111660.637937                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 87893.783784                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 87893.783784                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 111638.746479                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 111638.746479                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 111638.746479                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 111638.746479                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        20604                       # number of writebacks
system.cpu5.dcache.writebacks::total            20604                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       201029                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       201029                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          181                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          181                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       201210                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       201210                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       201210                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       201210                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        79900                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        79900                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           78                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           78                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        79978                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        79978                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        79978                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        79978                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   8107783705                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   8107783705                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      5513589                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      5513589                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   8113297294                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   8113297294                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   8113297294                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   8113297294                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001649                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001649                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001649                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001649                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 101474.138986                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 101474.138986                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 70687.038462                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 70687.038462                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 101444.113306                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 101444.113306                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 101444.113306                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 101444.113306                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               518.148172                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1013333274                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1952472.589595                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    36.148172                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.057930                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.830366                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     12009123                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12009123                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     12009123                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12009123                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     12009123                       # number of overall hits
system.cpu6.icache.overall_hits::total       12009123                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           48                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           48                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           48                       # number of overall misses
system.cpu6.icache.overall_misses::total           48                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7870200                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7870200                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7870200                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7870200                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7870200                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7870200                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     12009171                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12009171                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     12009171                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12009171                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     12009171                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12009171                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 163962.500000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 163962.500000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 163962.500000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 163962.500000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 163962.500000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 163962.500000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           11                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           11                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6172990                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6172990                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6172990                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6172990                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6172990                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6172990                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 166837.567568                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 166837.567568                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 166837.567568                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 166837.567568                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 166837.567568                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 166837.567568                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 55760                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               172670459                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 56016                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               3082.520333                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   234.031911                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    21.968089                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.914187                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.085813                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      8477483                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        8477483                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      7170925                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       7170925                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        17511                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        17511                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        16500                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        16500                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     15648408                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        15648408                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     15648408                       # number of overall hits
system.cpu6.dcache.overall_hits::total       15648408                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       190050                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       190050                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         3777                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         3777                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       193827                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        193827                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       193827                       # number of overall misses
system.cpu6.dcache.overall_misses::total       193827                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  23025377401                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  23025377401                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    476017651                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    476017651                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  23501395052                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  23501395052                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  23501395052                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  23501395052                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      8667533                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      8667533                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      7174702                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      7174702                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        17511                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        17511                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        16500                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        16500                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     15842235                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     15842235                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     15842235                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     15842235                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021927                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021927                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000526                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000526                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.012235                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.012235                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.012235                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.012235                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 121154.314133                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 121154.314133                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 126030.619804                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 126030.619804                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 121249.336016                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 121249.336016                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 121249.336016                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 121249.336016                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        21134                       # number of writebacks
system.cpu6.dcache.writebacks::total            21134                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       134447                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       134447                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data         3620                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         3620                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       138067                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       138067                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       138067                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       138067                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        55603                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        55603                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          157                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          157                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        55760                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        55760                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        55760                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        55760                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   5297051414                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   5297051414                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     10775144                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     10775144                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   5307826558                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   5307826558                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   5307826558                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   5307826558                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006415                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006415                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003520                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003520                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003520                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003520                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 95265.568656                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 95265.568656                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 68631.490446                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 68631.490446                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 95190.576722                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 95190.576722                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 95190.576722                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 95190.576722                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     2                       # number of replacements
system.cpu7.icache.tagsinuse               558.266194                       # Cycle average of tags in use
system.cpu7.icache.total_refs               932319428                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1658931.366548                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    33.107646                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   525.158548                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.053057                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.841600                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.894657                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     12174396                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       12174396                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     12174396                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        12174396                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     12174396                       # number of overall hits
system.cpu7.icache.overall_hits::total       12174396                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           42                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           42                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           42                       # number of overall misses
system.cpu7.icache.overall_misses::total           42                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      6388625                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      6388625                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      6388625                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      6388625                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      6388625                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      6388625                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     12174438                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     12174438                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     12174438                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     12174438                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     12174438                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     12174438                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000003                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000003                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 152110.119048                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 152110.119048                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 152110.119048                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 152110.119048                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 152110.119048                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 152110.119048                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            7                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            7                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            7                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           35                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           35                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           35                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      5368924                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      5368924                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      5368924                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      5368924                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      5368924                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      5368924                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 153397.828571                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 153397.828571                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 153397.828571                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 153397.828571                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 153397.828571                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 153397.828571                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 54389                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               224702839                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 54645                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               4112.047562                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   202.393054                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    53.606946                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.790598                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.209402                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     17874471                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       17874471                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      3454272                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       3454272                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         8168                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         8168                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         8108                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         8108                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     21328743                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        21328743                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     21328743                       # number of overall hits
system.cpu7.dcache.overall_hits::total       21328743                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       184685                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       184685                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          351                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          351                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       185036                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        185036                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       185036                       # number of overall misses
system.cpu7.dcache.overall_misses::total       185036                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  19703431539                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  19703431539                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     30462403                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     30462403                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  19733893942                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  19733893942                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  19733893942                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  19733893942                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     18059156                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     18059156                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      3454623                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      3454623                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         8168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         8168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         8108                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         8108                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     21513779                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     21513779                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     21513779                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     21513779                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.010227                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.010227                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000102                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000102                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008601                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008601                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008601                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008601                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 106686.691063                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 106686.691063                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 86787.472934                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 86787.472934                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 106648.943676                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 106648.943676                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 106648.943676                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 106648.943676                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         6896                       # number of writebacks
system.cpu7.dcache.writebacks::total             6896                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       130368                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       130368                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          279                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          279                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       130647                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       130647                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       130647                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       130647                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        54317                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        54317                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           72                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           72                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        54389                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        54389                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        54389                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        54389                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   5179648461                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   5179648461                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      4748942                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      4748942                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   5184397403                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   5184397403                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   5184397403                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   5184397403                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003008                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003008                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002528                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002528                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002528                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002528                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 95359.619659                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 95359.619659                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 65957.527778                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 65957.527778                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 95320.697255                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 95320.697255                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 95320.697255                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 95320.697255                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
