vsim work.cpu_ptb -voptargs=+acc
# vsim work.cpu_ptb -voptargs="+acc" 
# Start time: 16:09:22 on Apr 06,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.imemory1c(fast)
# Loading work.addsub_16bit(fast)
# Loading work.adder_4bit(fast)
# Loading work.PC_control(fast)
# Loading work.hazard(fast)
# Loading work.Control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.dff(fast__1)
# Loading work.ALU(fast)
# Loading work.Shifter(fast)
# Loading work.RED(fast)
# Loading work.PADDSB(fast)
# Loading work.adder_4bit_sat(fast)
# Loading work.ForwardingUnit(fast)
# Loading work.dmemory1c(fast)
# Loading work.Register(fast)
# Loading work.dff(fast)
# Loading work.BitCell(fast)
view -new wave
# .main_pane.wave.interior.cs.body.pw.wf
add wave -position insertpoint  \
sim:/cpu_ptb/DUT/clk \
sim:/cpu_ptb/DUT/rst_n \
sim:/cpu_ptb/DUT/hlt \
sim:/cpu_ptb/DUT/pc \
sim:/cpu_ptb/DUT/RegWrite \
sim:/cpu_ptb/DUT/MemRead \
sim:/cpu_ptb/DUT/MemWrite \
sim:/cpu_ptb/DUT/Branch \
sim:/cpu_ptb/DUT/MemtoReg \
sim:/cpu_ptb/DUT/ALUSrc \
sim:/cpu_ptb/DUT/pcs_select \
sim:/cpu_ptb/DUT/hlt_select \
sim:/cpu_ptb/DUT/ALUSrc8bit \
sim:/cpu_ptb/DUT/LoadByte \
sim:/cpu_ptb/DUT/BranchReg \
sim:/cpu_ptb/DUT/IF_pc_out \
sim:/cpu_ptb/DUT/IF_instruction \
sim:/cpu_ptb/DUT/IF_pc_increment \
sim:/cpu_ptb/DUT/IF_pc_choose \
sim:/cpu_ptb/DUT/ID_instruction \
sim:/cpu_ptb/DUT/ID_instruction_or_nop \
sim:/cpu_ptb/DUT/ID_pc_increment \
sim:/cpu_ptb/DUT/ID_pc_branch \
sim:/cpu_ptb/DUT/ID_reg_datain \
sim:/cpu_ptb/DUT/ID_dataout1 \
sim:/cpu_ptb/DUT/ID_dataout2 \
sim:/cpu_ptb/DUT/Opcode \
sim:/cpu_ptb/DUT/ID_rs \
sim:/cpu_ptb/DUT/ID_rd \
sim:/cpu_ptb/DUT/ID_rt \
sim:/cpu_ptb/DUT/imm8bit \
sim:/cpu_ptb/DUT/imm9bit \
sim:/cpu_ptb/DUT/sextimm \
sim:/cpu_ptb/DUT/ccc \
sim:/cpu_ptb/DUT/reg1 \
sim:/cpu_ptb/DUT/reg2 \
sim:/cpu_ptb/DUT/Stall \
sim:/cpu_ptb/DUT/RegWrite_NOP \
sim:/cpu_ptb/DUT/MemtoReg_NOP \
sim:/cpu_ptb/DUT/pcs_select_NOP \
sim:/cpu_ptb/DUT/MemRead_NOP \
sim:/cpu_ptb/DUT/MemWrite_NOP \
sim:/cpu_ptb/DUT/ALUSrc_NOP \
sim:/cpu_ptb/DUT/ALUSrc8bit_NOP \
sim:/cpu_ptb/DUT/ID_dataout1_NOP \
sim:/cpu_ptb/DUT/ID_dataout2_NOP \
sim:/cpu_ptb/DUT/sextimm_NOP \
sim:/cpu_ptb/DUT/ID_rs_NOP \
sim:/cpu_ptb/DUT/ID_rt_NOP \
sim:/cpu_ptb/DUT/ID_rd_NOP \
sim:/cpu_ptb/DUT/Opcode_NOP \
sim:/cpu_ptb/DUT/EX_dataout1 \
sim:/cpu_ptb/DUT/EX_dataout2 \
sim:/cpu_ptb/DUT/EX_sextimm \
sim:/cpu_ptb/DUT/EX_rs \
sim:/cpu_ptb/DUT/EX_rd \
sim:/cpu_ptb/DUT/EX_rt \
sim:/cpu_ptb/DUT/EX_ALUop \
sim:/cpu_ptb/DUT/EX_ALUSrc \
sim:/cpu_ptb/DUT/EX_ALUSrc8bit \
sim:/cpu_ptb/DUT/EX_MemRead \
sim:/cpu_ptb/DUT/EX_MemWrite \
sim:/cpu_ptb/DUT/EX_pcs_select \
sim:/cpu_ptb/DUT/EX_MemtoReg \
sim:/cpu_ptb/DUT/EX_RegWrite \
sim:/cpu_ptb/DUT/Flags \
sim:/cpu_ptb/DUT/aluin2 \
sim:/cpu_ptb/DUT/EX_aluout \
sim:/cpu_ptb/DUT/ALUFwdIn1 \
sim:/cpu_ptb/DUT/ALUFwdIn2 \
sim:/cpu_ptb/DUT/destReg \
sim:/cpu_ptb/DUT/ALUFwd1 \
sim:/cpu_ptb/DUT/ALUFwd2 \
sim:/cpu_ptb/DUT/MEM_aluout \
sim:/cpu_ptb/DUT/MEM_dmem_in \
sim:/cpu_ptb/DUT/MEM_destReg \
sim:/cpu_ptb/DUT/MEM_mem_out \
sim:/cpu_ptb/DUT/MEMFwdIn \
sim:/cpu_ptb/DUT/MEM_MemRead \
sim:/cpu_ptb/DUT/MEM_MemWrite \
sim:/cpu_ptb/DUT/MEM_pcs_select \
sim:/cpu_ptb/DUT/MEM_MemtoReg \
sim:/cpu_ptb/DUT/MEM_RegWrite \
sim:/cpu_ptb/DUT/MEMFwd \
sim:/cpu_ptb/DUT/WB_mem_out \
sim:/cpu_ptb/DUT/WB_aluout \
sim:/cpu_ptb/DUT/WB_destReg \
sim:/cpu_ptb/DUT/WB_pcs_select \
sim:/cpu_ptb/DUT/WB_MemtoReg \
sim:/cpu_ptb/DUT/WB_RegWrite \
sim:/cpu_ptb/DUT/error \
sim:/cpu_ptb/DUT/Flush
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: pokem  Hostname: PC-SHAWN  ProcessID: 111232
#           Attempting to use alternate WLF file "./wlft4m1jbq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4m1jbq
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# ** Note: $finish    : I:/ece552/project/project-phase2-testbench.v(123)
#    Time: 1805 ns  Iteration: 0  Instance: /cpu_ptb
# 1
# Break in Module cpu_ptb at I:/ece552/project/project-phase2-testbench.v line 123
# Compile of cpu.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.imemory1c(fast)
# Loading work.addsub_16bit(fast)
# Loading work.adder_4bit(fast)
# Loading work.PC_control(fast)
# Loading work.hazard(fast)
# Loading work.Control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.dff(fast__1)
# Loading work.ALU(fast)
# Loading work.Shifter(fast)
# Loading work.RED(fast)
# Loading work.PADDSB(fast)
# Loading work.adder_4bit_sat(fast)
# Loading work.ForwardingUnit(fast)
# Loading work.dmemory1c(fast)
# Loading work.Register(fast)
# Loading work.dff(fast)
# Loading work.BitCell(fast)
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# Break key hit
# Simulation stop requested.
# Compile of cpu.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.imemory1c(fast)
# Loading work.addsub_16bit(fast)
# Loading work.adder_4bit(fast)
# Loading work.PC_control(fast)
# Loading work.hazard(fast)
# Loading work.Control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.dff(fast__1)
# Loading work.ALU(fast)
# Loading work.Shifter(fast)
# Loading work.RED(fast)
# Loading work.PADDSB(fast)
# Loading work.adder_4bit_sat(fast)
# Loading work.ForwardingUnit(fast)
# Loading work.dmemory1c(fast)
# Loading work.Register(fast)
# Loading work.dff(fast)
# Loading work.BitCell(fast)
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# ** Note: $finish    : I:/ece552/project/project-phase2-testbench.v(123)
#    Time: 2105 ns  Iteration: 0  Instance: /cpu_ptb
# 1
# Break in Module cpu_ptb at I:/ece552/project/project-phase2-testbench.v line 123
view -new wave
# .main_pane.wave1.interior.cs.body.pw.wf
add wave -position insertpoint  \
{sim:/cpu_ptb/DUT/regfile/regs[5]/clk} \
{sim:/cpu_ptb/DUT/regfile/regs[5]/rst} \
{sim:/cpu_ptb/DUT/regfile/regs[5]/D} \
{sim:/cpu_ptb/DUT/regfile/regs[5]/WriteReg} \
{sim:/cpu_ptb/DUT/regfile/regs[5]/ReadEnable1} \
{sim:/cpu_ptb/DUT/regfile/regs[5]/ReadEnable2} \
{sim:/cpu_ptb/DUT/regfile/regs[5]/Bitline1} \
{sim:/cpu_ptb/DUT/regfile/regs[5]/Bitline2}
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.imemory1c(fast)
# Loading work.addsub_16bit(fast)
# Loading work.adder_4bit(fast)
# Loading work.PC_control(fast)
# Loading work.hazard(fast)
# Loading work.Control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.dff(fast__1)
# Loading work.ALU(fast)
# Loading work.Shifter(fast)
# Loading work.RED(fast)
# Loading work.PADDSB(fast)
# Loading work.adder_4bit_sat(fast)
# Loading work.ForwardingUnit(fast)
# Loading work.dmemory1c(fast)
# Loading work.Register(fast)
# Loading work.dff(fast)
# Loading work.BitCell(fast)
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# ** Note: $finish    : I:/ece552/project/project-phase2-testbench.v(123)
#    Time: 2105 ns  Iteration: 0  Instance: /cpu_ptb
# 1
# Break in Module cpu_ptb at I:/ece552/project/project-phase2-testbench.v line 123
add wave -position insertpoint sim:/cpu_ptb/DUT/regfile/*
# Compile of cpu.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.imemory1c(fast)
# Loading work.addsub_16bit(fast)
# Loading work.adder_4bit(fast)
# Loading work.PC_control(fast)
# Loading work.hazard(fast)
# Loading work.Control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.dff(fast__1)
# Loading work.ALU(fast)
# Loading work.Shifter(fast)
# Loading work.RED(fast)
# Loading work.PADDSB(fast)
# Loading work.adder_4bit_sat(fast)
# Loading work.ForwardingUnit(fast)
# Loading work.dmemory1c(fast)
# Loading work.Register(fast)
# Loading work.dff(fast)
# Loading work.BitCell(fast)
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# ** Note: $finish    : I:/ece552/project/project-phase2-testbench.v(123)
#    Time: 2105 ns  Iteration: 0  Instance: /cpu_ptb
# 1
# Break in Module cpu_ptb at I:/ece552/project/project-phase2-testbench.v line 123
# Compile of cpu.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.imemory1c(fast)
# Loading work.addsub_16bit(fast)
# Loading work.adder_4bit(fast)
# Loading work.PC_control(fast)
# Loading work.hazard(fast)
# Loading work.Control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.dff(fast__1)
# Loading work.ALU(fast)
# Loading work.Shifter(fast)
# Loading work.RED(fast)
# Loading work.PADDSB(fast)
# Loading work.adder_4bit_sat(fast)
# Loading work.ForwardingUnit(fast)
# Loading work.dmemory1c(fast)
# Loading work.Register(fast)
# Loading work.dff(fast)
# Loading work.BitCell(fast)
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# Break key hit
# Simulation stop requested.
# Compile of cpu.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.imemory1c(fast)
# Loading work.addsub_16bit(fast)
# Loading work.adder_4bit(fast)
# Loading work.PC_control(fast)
# Loading work.hazard(fast)
# Loading work.Control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.dff(fast__1)
# Loading work.ALU(fast)
# Loading work.Shifter(fast)
# Loading work.RED(fast)
# Loading work.PADDSB(fast)
# Loading work.adder_4bit_sat(fast)
# Loading work.ForwardingUnit(fast)
# Loading work.dmemory1c(fast)
# Loading work.Register(fast)
# Loading work.dff(fast)
# Loading work.BitCell(fast)
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# ** Note: $finish    : I:/ece552/project/project-phase2-testbench.v(123)
#    Time: 2105 ns  Iteration: 0  Instance: /cpu_ptb
# 1
# Break in Module cpu_ptb at I:/ece552/project/project-phase2-testbench.v line 123
view -new wave
# .main_pane.wave2.interior.cs.body.pw.wf
add wave -position insertpoint  \
{sim:/cpu_ptb/DUT/regfile/regs[5]/cells[2]/clk} \
{sim:/cpu_ptb/DUT/regfile/regs[5]/cells[2]/rst} \
{sim:/cpu_ptb/DUT/regfile/regs[5]/cells[2]/D} \
{sim:/cpu_ptb/DUT/regfile/regs[5]/cells[2]/WriteEnable} \
{sim:/cpu_ptb/DUT/regfile/regs[5]/cells[2]/ReadEnable1} \
{sim:/cpu_ptb/DUT/regfile/regs[5]/cells[2]/ReadEnable2} \
{sim:/cpu_ptb/DUT/regfile/regs[5]/cells[2]/Bitline1} \
{sim:/cpu_ptb/DUT/regfile/regs[5]/cells[2]/Bitline2} \
{sim:/cpu_ptb/DUT/regfile/regs[5]/cells[2]/Q}
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.imemory1c(fast)
# Loading work.addsub_16bit(fast)
# Loading work.adder_4bit(fast)
# Loading work.PC_control(fast)
# Loading work.hazard(fast)
# Loading work.Control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.dff(fast__1)
# Loading work.ALU(fast)
# Loading work.Shifter(fast)
# Loading work.RED(fast)
# Loading work.PADDSB(fast)
# Loading work.adder_4bit_sat(fast)
# Loading work.ForwardingUnit(fast)
# Loading work.dmemory1c(fast)
# Loading work.Register(fast)
# Loading work.dff(fast)
# Loading work.BitCell(fast)
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# ** Note: $finish    : I:/ece552/project/project-phase2-testbench.v(123)
#    Time: 2105 ns  Iteration: 0  Instance: /cpu_ptb
# 1
# Break in Module cpu_ptb at I:/ece552/project/project-phase2-testbench.v line 123
view -new wave
# .main_pane.wave3.interior.cs.body.pw.wf
add wave -position insertpoint  \
{sim:/cpu_ptb/DUT/regfile/regs[4]/clk} \
{sim:/cpu_ptb/DUT/regfile/regs[4]/rst} \
{sim:/cpu_ptb/DUT/regfile/regs[4]/D} \
{sim:/cpu_ptb/DUT/regfile/regs[4]/WriteReg} \
{sim:/cpu_ptb/DUT/regfile/regs[4]/ReadEnable1} \
{sim:/cpu_ptb/DUT/regfile/regs[4]/ReadEnable2} \
{sim:/cpu_ptb/DUT/regfile/regs[4]/Bitline1} \
{sim:/cpu_ptb/DUT/regfile/regs[4]/Bitline2}
# Compile of imemory.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.imemory1c(fast)
# Loading work.addsub_16bit(fast)
# Loading work.adder_4bit(fast)
# Loading work.PC_control(fast)
# Loading work.hazard(fast)
# Loading work.Control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.dff(fast__1)
# Loading work.ALU(fast)
# Loading work.Shifter(fast)
# Loading work.RED(fast)
# Loading work.PADDSB(fast)
# Loading work.adder_4bit_sat(fast)
# Loading work.ForwardingUnit(fast)
# Loading work.dmemory1c(fast)
# Loading work.Register(fast)
# Loading work.dff(fast)
# Loading work.BitCell(fast)
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# ** Note: $finish    : I:/ece552/project/project-phase2-testbench.v(123)
#    Time: 1705 ns  Iteration: 0  Instance: /cpu_ptb
# 1
# Break in Module cpu_ptb at I:/ece552/project/project-phase2-testbench.v line 123
