<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3643" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3643{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3643{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3643{left:244px;bottom:1141px;letter-spacing:-0.13px;}
#t4_3643{left:70px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t5_3643{left:70px;bottom:1071px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t6_3643{left:70px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t7_3643{left:70px;bottom:1004px;letter-spacing:-0.09px;}
#t8_3643{left:156px;bottom:1004px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t9_3643{left:70px;bottom:980px;letter-spacing:-0.14px;word-spacing:-1.33px;}
#ta_3643{left:70px;bottom:963px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tb_3643{left:70px;bottom:946px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tc_3643{left:70px;bottom:930px;letter-spacing:-0.14px;word-spacing:-0.56px;}
#td_3643{left:70px;bottom:913px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#te_3643{left:70px;bottom:888px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tf_3643{left:70px;bottom:872px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_3643{left:70px;bottom:847px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#th_3643{left:610px;bottom:847px;}
#ti_3643{left:619px;bottom:847px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tj_3643{left:70px;bottom:830px;letter-spacing:-0.16px;word-spacing:-1.24px;}
#tk_3643{left:840px;bottom:830px;}
#tl_3643{left:70px;bottom:813px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#tm_3643{left:70px;bottom:797px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tn_3643{left:70px;bottom:772px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#to_3643{left:70px;bottom:755px;letter-spacing:-0.15px;word-spacing:-0.73px;}
#tp_3643{left:70px;bottom:739px;letter-spacing:-0.13px;word-spacing:-1.15px;}
#tq_3643{left:70px;bottom:722px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tr_3643{left:70px;bottom:705px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#ts_3643{left:70px;bottom:688px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tt_3643{left:199px;bottom:688px;}
#tu_3643{left:212px;bottom:688px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#tv_3643{left:70px;bottom:664px;letter-spacing:-0.14px;word-spacing:-0.57px;}
#tw_3643{left:70px;bottom:647px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tx_3643{left:70px;bottom:597px;letter-spacing:-0.09px;}
#ty_3643{left:156px;bottom:597px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tz_3643{left:70px;bottom:573px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#t10_3643{left:70px;bottom:556px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t11_3643{left:70px;bottom:539px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t12_3643{left:70px;bottom:515px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t13_3643{left:70px;bottom:498px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t14_3643{left:70px;bottom:448px;letter-spacing:-0.09px;}
#t15_3643{left:156px;bottom:448px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t16_3643{left:70px;bottom:424px;letter-spacing:-0.17px;word-spacing:-0.37px;}
#t17_3643{left:242px;bottom:424px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t18_3643{left:781px;bottom:424px;letter-spacing:-0.14px;}
#t19_3643{left:70px;bottom:407px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1a_3643{left:274px;bottom:407px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1b_3643{left:70px;bottom:390px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#t1c_3643{left:70px;bottom:373px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#t1d_3643{left:70px;bottom:357px;letter-spacing:-0.21px;}
#t1e_3643{left:70px;bottom:332px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#t1f_3643{left:70px;bottom:315px;letter-spacing:-0.15px;word-spacing:-0.35px;}
#t1g_3643{left:70px;bottom:257px;letter-spacing:0.13px;}
#t1h_3643{left:152px;bottom:257px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1i_3643{left:70px;bottom:233px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1j_3643{left:70px;bottom:216px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1k_3643{left:70px;bottom:199px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1l_3643{left:70px;bottom:182px;letter-spacing:-0.14px;word-spacing:-1.39px;}
#t1m_3643{left:70px;bottom:166px;letter-spacing:-0.14px;}
#t1n_3643{left:70px;bottom:141px;letter-spacing:-0.15px;word-spacing:-0.96px;}
#t1o_3643{left:70px;bottom:124px;letter-spacing:-0.16px;word-spacing:-0.44px;}

.s1_3643{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3643{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3643{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3643{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3643{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s6_3643{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s7_3643{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3643" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3643Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3643" style="-webkit-user-select: none;"><object width="935" height="1210" data="3643/3643.svg" type="image/svg+xml" id="pdf3643" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3643" class="t s1_3643">Vol. 3B </span><span id="t2_3643" class="t s1_3643">18-11 </span>
<span id="t3_3643" class="t s2_3643">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_3643" class="t s3_3643">debug exception handler can detect this condition by checking the state of the BD flag in the DR6 register. The </span>
<span id="t5_3643" class="t s3_3643">processor generates the exception before it executes the MOV instruction that accesses a debug register, which </span>
<span id="t6_3643" class="t s3_3643">causes a fault-class exception to be generated. </span>
<span id="t7_3643" class="t s4_3643">18.3.1.4 </span><span id="t8_3643" class="t s4_3643">Single-Step Exception Condition </span>
<span id="t9_3643" class="t s3_3643">The processor generates a single-step debug exception if (while an instruction is being executed) it detects that the </span>
<span id="ta_3643" class="t s3_3643">TF flag in the EFLAGS register is set. The exception is a trap-class exception, because the exception is generated </span>
<span id="tb_3643" class="t s3_3643">after the instruction is executed. The processor will not generate this exception after the instruction that sets the </span>
<span id="tc_3643" class="t s3_3643">TF flag. For example, if the POPF instruction is used to set the TF flag, a single-step trap does not occur until after </span>
<span id="td_3643" class="t s3_3643">the instruction that follows the POPF instruction. </span>
<span id="te_3643" class="t s3_3643">The processor clears the TF flag before calling the exception handler. If the TF flag was set in a TSS at the time of </span>
<span id="tf_3643" class="t s3_3643">a task switch, the exception occurs after the first instruction is executed in the new task. </span>
<span id="tg_3643" class="t s3_3643">The TF flag normally is not cleared by privilege changes inside a task. The INT </span><span id="th_3643" class="t s5_3643">n</span><span id="ti_3643" class="t s3_3643">, INT3, and INTO instructions, </span>
<span id="tj_3643" class="t s3_3643">however, do clear this flag. Therefore, software debuggers that single-step code must recognize and emulate INT </span><span id="tk_3643" class="t s5_3643">n </span>
<span id="tl_3643" class="t s3_3643">or INTO instructions rather than executing them directly. To maintain protection, the operating system should </span>
<span id="tm_3643" class="t s3_3643">check the CPL after any single-step trap to see if single stepping should continue at the current privilege level. </span>
<span id="tn_3643" class="t s3_3643">The interrupt priorities guarantee that, if an external interrupt occurs, single stepping stops. When both an </span>
<span id="to_3643" class="t s3_3643">external interrupt and a single-step interrupt occur together, the single-step interrupt is processed first. This oper- </span>
<span id="tp_3643" class="t s3_3643">ation clears the TF flag. After saving the return address or switching tasks, the external interrupt input is examined </span>
<span id="tq_3643" class="t s3_3643">before the first instruction of the single-step handler executes. If the external interrupt is still pending, then it is </span>
<span id="tr_3643" class="t s3_3643">serviced. The external interrupt handler does not run in single-step mode. To single step an interrupt handler, </span>
<span id="ts_3643" class="t s3_3643">single step an INT </span><span id="tt_3643" class="t s5_3643">n </span><span id="tu_3643" class="t s3_3643">instruction that calls the interrupt handler. </span>
<span id="tv_3643" class="t s3_3643">If an occurrence of the MOV or POP instruction loads the SS register executes with EFLAGS.TF = 1, no single-step </span>
<span id="tw_3643" class="t s3_3643">debug exception occurs following the MOV or POP instruction. </span>
<span id="tx_3643" class="t s4_3643">18.3.1.5 </span><span id="ty_3643" class="t s4_3643">Task-Switch Exception Condition </span>
<span id="tz_3643" class="t s3_3643">The processor generates a debug exception after a task switch if the T flag of the new task's TSS is set. This excep- </span>
<span id="t10_3643" class="t s3_3643">tion is generated after program control has passed to the new task, and prior to the execution of the first instruc- </span>
<span id="t11_3643" class="t s3_3643">tion of that task. The exception handler can detect this condition by examining the BT flag of the DR6 register. </span>
<span id="t12_3643" class="t s3_3643">If entry 1 (#DB) in the IDT is a task gate, the T bit of the corresponding TSS should not be set. Failure to observe </span>
<span id="t13_3643" class="t s3_3643">this rule will put the processor in a loop. </span>
<span id="t14_3643" class="t s4_3643">18.3.1.6 </span><span id="t15_3643" class="t s4_3643">OS Bus-Lock Detection </span>
<span id="t16_3643" class="t s6_3643">OS bus-lock detection </span><span id="t17_3643" class="t s3_3643">is a feature that causes the processor to generate a debug exception (called a </span><span id="t18_3643" class="t s6_3643">bus-lock </span>
<span id="t19_3643" class="t s6_3643">detection debug exception</span><span id="t1a_3643" class="t s3_3643">) if it detects that a bus lock has been asserted (see Section 9.1.2). Such an excep- </span>
<span id="t1b_3643" class="t s3_3643">tion is a trap-class exception, because it is generated after execution of an instruction that asserts a bus lock. The </span>
<span id="t1c_3643" class="t s3_3643">exception thus does not prevent assertion of the bus lock. Delivery of a bus-lock detection debug exception clears </span>
<span id="t1d_3643" class="t s3_3643">DR6.BLD. </span>
<span id="t1e_3643" class="t s3_3643">Software can enable OS bus-lock detection by setting IA32_DEBUGCTL.BLD[bit 2]. Bus-lock detection debug </span>
<span id="t1f_3643" class="t s3_3643">exceptions occur only if CPL &gt; 0. </span>
<span id="t1g_3643" class="t s7_3643">18.3.2 </span><span id="t1h_3643" class="t s7_3643">Breakpoint Exception (#BP)—Interrupt Vector 3 </span>
<span id="t1i_3643" class="t s3_3643">The breakpoint exception (interrupt 3) is caused by execution of an INT3 instruction. See Chapter 6, </span>
<span id="t1j_3643" class="t s3_3643">“Interrupt 3—Breakpoint Exception (#BP).” Debuggers use breakpoint exceptions in the same way that they use </span>
<span id="t1k_3643" class="t s3_3643">the breakpoint registers; that is, as a mechanism for suspending program execution to examine registers and </span>
<span id="t1l_3643" class="t s3_3643">memory locations. With earlier IA-32 processors, breakpoint exceptions are used extensively for setting instruction </span>
<span id="t1m_3643" class="t s3_3643">breakpoints. </span>
<span id="t1n_3643" class="t s3_3643">With the Intel386 and later IA-32 processors, it is more convenient to set breakpoints with the breakpoint-address </span>
<span id="t1o_3643" class="t s3_3643">registers (DR0 through DR3). However, the breakpoint exception still is useful for breakpointing debuggers, </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
