# Verilog
My projects for FPGA
___________
Homeworks:
- [X] Комбинаторные элементы
    - [X] SR_latch
    - [X] D_latch
    - [X] D_flipflop
    - [X] test_benches for all logical elements.
- [ ] Homework 2
- [ ] Homework 3
- [ ] Homework 4
- [ ] Homework 5
