#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Sep 22 13:49:23 2023
# Process ID: 5596
# Current directory: F:/ELD2023/Midsem_Lab_Exam_A/Midsem_Lab_Exam_A.runs/synth_1
# Command line: vivado.exe -log Vio_wrappper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Vio_wrappper.tcl
# Log file: F:/ELD2023/Midsem_Lab_Exam_A/Midsem_Lab_Exam_A.runs/synth_1/Vio_wrappper.vds
# Journal file: F:/ELD2023/Midsem_Lab_Exam_A/Midsem_Lab_Exam_A.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Vio_wrappper.tcl -notrace
Command: synth_design -top Vio_wrappper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 892 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 864.332 ; gain = 177.555
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Vio_wrappper' [F:/ELD2023/Midsem_Lab_Exam_A/Midsem_Lab_Exam_A.srcs/sources_1/imports/new/Vio_wrappper.v:23]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [F:/ELD2023/Midsem_Lab_Exam_A/Midsem_Lab_Exam_A.runs/synth_1/.Xil/Vivado-5596-DESKTOP-JTMDP5L/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (1#1) [F:/ELD2023/Midsem_Lab_Exam_A/Midsem_Lab_Exam_A.runs/synth_1/.Xil/Vivado-5596-DESKTOP-JTMDP5L/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_counter' [F:/ELD2023/Midsem_Lab_Exam_A/Midsem_Lab_Exam_A.srcs/sources_1/imports/new/top_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [F:/ELD2023/Midsem_Lab_Exam_A/Midsem_Lab_Exam_A.runs/synth_1/.Xil/Vivado-5596-DESKTOP-JTMDP5L/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (2#1) [F:/ELD2023/Midsem_Lab_Exam_A/Midsem_Lab_Exam_A.runs/synth_1/.Xil/Vivado-5596-DESKTOP-JTMDP5L/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clk_div_rtl' [F:/ELD2023/Midsem_Lab_Exam_A/Midsem_Lab_Exam_A.srcs/sources_1/imports/new/clk_div_rtl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_rtl' (3#1) [F:/ELD2023/Midsem_Lab_Exam_A/Midsem_Lab_Exam_A.srcs/sources_1/imports/new/clk_div_rtl.v:23]
INFO: [Synth 8-6157] synthesizing module 'FSM_moore_1101' [F:/ELD2023/Midsem_Lab_Exam_A/Midsem_Lab_Exam_A.srcs/sources_1/imports/new/FSM_moore_1101.v:23]
	Parameter S0 bound to: 9'b111110100 
	Parameter S1 bound to: 9'b000000010 
	Parameter S2 bound to: 9'b000001001 
	Parameter S3 bound to: 9'b000010000 
INFO: [Synth 8-6155] done synthesizing module 'FSM_moore_1101' (4#1) [F:/ELD2023/Midsem_Lab_Exam_A/Midsem_Lab_Exam_A.srcs/sources_1/imports/new/FSM_moore_1101.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_counter' (5#1) [F:/ELD2023/Midsem_Lab_Exam_A/Midsem_Lab_Exam_A.srcs/sources_1/imports/new/top_counter.v:23]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'v1'. This will prevent further optimization [F:/ELD2023/Midsem_Lab_Exam_A/Midsem_Lab_Exam_A.srcs/sources_1/imports/new/Vio_wrappper.v:31]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'f1'. This will prevent further optimization [F:/ELD2023/Midsem_Lab_Exam_A/Midsem_Lab_Exam_A.srcs/sources_1/imports/new/Vio_wrappper.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Vio_wrappper' (6#1) [F:/ELD2023/Midsem_Lab_Exam_A/Midsem_Lab_Exam_A.srcs/sources_1/imports/new/Vio_wrappper.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 929.262 ; gain = 242.484
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 929.262 ; gain = 242.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 929.262 ; gain = 242.484
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/ELD2023/Midsem_Lab_Exam_A/Midsem_Lab_Exam_A.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'f1/cm1'
Finished Parsing XDC File [f:/ELD2023/Midsem_Lab_Exam_A/Midsem_Lab_Exam_A.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'f1/cm1'
Parsing XDC File [f:/ELD2023/Midsem_Lab_Exam_A/Midsem_Lab_Exam_A.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'v1'
Finished Parsing XDC File [f:/ELD2023/Midsem_Lab_Exam_A/Midsem_Lab_Exam_A.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'v1'
Parsing XDC File [F:/ELD2023/Midsem_Lab_Exam_A/Midsem_Lab_Exam_A.srcs/constrs_1/imports/new/Zedboard.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [F:/ELD2023/Midsem_Lab_Exam_A/Midsem_Lab_Exam_A.srcs/constrs_1/imports/new/Zedboard.xdc:362]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [F:/ELD2023/Midsem_Lab_Exam_A/Midsem_Lab_Exam_A.srcs/constrs_1/imports/new/Zedboard.xdc:367]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [F:/ELD2023/Midsem_Lab_Exam_A/Midsem_Lab_Exam_A.srcs/constrs_1/imports/new/Zedboard.xdc:372]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [F:/ELD2023/Midsem_Lab_Exam_A/Midsem_Lab_Exam_A.srcs/constrs_1/imports/new/Zedboard.xdc:375]
Finished Parsing XDC File [F:/ELD2023/Midsem_Lab_Exam_A/Midsem_Lab_Exam_A.srcs/constrs_1/imports/new/Zedboard.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/ELD2023/Midsem_Lab_Exam_A/Midsem_Lab_Exam_A.srcs/constrs_1/imports/new/Zedboard.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Vio_wrappper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Vio_wrappper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1042.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1042.262 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1042.262 ; gain = 355.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1042.262 ; gain = 355.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for Clk_100M. (constraint file  f:/ELD2023/Midsem_Lab_Exam_A/Midsem_Lab_Exam_A.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Clk_100M. (constraint file  f:/ELD2023/Midsem_Lab_Exam_A/Midsem_Lab_Exam_A.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for f1/cm1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for v1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1042.262 ; gain = 355.484
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'FSM_moore_1101'
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                             0001 |                        111110100
                      S1 |                             0010 |                        000000010
                      S2 |                             0100 |                        000001001
                      S3 |                             1000 |                        000010000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'one-hot' in module 'FSM_moore_1101'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1042.262 ; gain = 355.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      9 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FSM_moore_1101 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      9 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1042.262 ; gain = 355.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'f1/cm1/Clk_6M' to pin 'f1/cm1/bbstub_Clk_6M/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1042.262 ; gain = 355.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1042.262 ; gain = 355.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1042.262 ; gain = 355.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1054.891 ; gain = 368.113
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1054.891 ; gain = 368.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1054.891 ; gain = 368.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1054.891 ; gain = 368.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1054.891 ; gain = 368.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1054.891 ; gain = 368.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |vio_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |vio_0     |     1|
|3     |CARRY4    |     6|
|4     |LUT1      |     1|
|5     |LUT2      |     2|
|6     |FDCE      |     3|
|7     |FDPE      |     1|
|8     |FDRE      |    21|
+------+----------+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |    36|
|2     |  f1     |top_counter    |    35|
|3     |    cd1  |clk_div_rtl    |    28|
|4     |    f1   |FSM_moore_1101 |     6|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1054.891 ; gain = 368.113
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 1054.891 ; gain = 255.113
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1054.891 ; gain = 368.113
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1067.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 1067.613 ; gain = 652.434
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1067.613 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/ELD2023/Midsem_Lab_Exam_A/Midsem_Lab_Exam_A.runs/synth_1/Vio_wrappper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Vio_wrappper_utilization_synth.rpt -pb Vio_wrappper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep 22 13:50:26 2023...
