

================================================================
== Vitis HLS Report for 'vec_add'
================================================================
* Date:           Tue Apr 15 09:07:45 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        krnl_bp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       15|       15|  49.995 ns|  49.995 ns|    8|    8|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       14|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     2|      318|      198|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      232|    -|
|Register             |        -|     -|      106|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     2|      424|      444|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U53  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   2|  318|  198|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_ext_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |ap_int_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |ap_str_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_subdone       |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  14|          10|          11|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  49|          9|    1|          9|
    |ap_enable_reg_pp0_iter0            |   9|          2|    1|          2|
    |grp_fu_41_p0                       |  49|          9|   32|        288|
    |grp_fu_41_p1                       |  49|          9|   32|        288|
    |krnl_bp_u_copy_2_stream_blk_n      |   9|          2|    1|          2|
    |krnl_bp_x_hat_copy_1_stream_blk_n  |   9|          2|    1|          2|
    |krnl_bp_x_hat_u_stream_blk_n       |   9|          2|    1|          2|
    |krnl_bp_x_hat_u_stream_din         |  49|          9|   32|        288|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 232|         44|  101|        881|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |reg_45                       |  32|   0|   32|          0|
    |reg_49                       |  32|   0|   32|          0|
    |reg_53                       |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 106|   0|  106|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+-----------------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+-------------------------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                               |   in|    1|  ap_ctrl_hs|                      vec_add|  return value|
|ap_rst                               |   in|    1|  ap_ctrl_hs|                      vec_add|  return value|
|ap_start                             |   in|    1|  ap_ctrl_hs|                      vec_add|  return value|
|ap_done                              |  out|    1|  ap_ctrl_hs|                      vec_add|  return value|
|ap_idle                              |  out|    1|  ap_ctrl_hs|                      vec_add|  return value|
|ap_ready                             |  out|    1|  ap_ctrl_hs|                      vec_add|  return value|
|ap_ce                                |   in|    1|  ap_ctrl_hs|                      vec_add|  return value|
|krnl_bp_x_hat_copy_1_stream_blk_n    |  out|    1|  ap_ctrl_hs|                      vec_add|  return value|
|krnl_bp_u_copy_2_stream_blk_n        |  out|    1|  ap_ctrl_hs|                      vec_add|  return value|
|krnl_bp_x_hat_u_stream_blk_n         |  out|    1|  ap_ctrl_hs|                      vec_add|  return value|
|ap_ext_blocking_n                    |  out|    1|  ap_ctrl_hs|                      vec_add|  return value|
|ap_str_blocking_n                    |  out|    1|  ap_ctrl_hs|                      vec_add|  return value|
|ap_int_blocking_n                    |  out|    1|  ap_ctrl_hs|                      vec_add|  return value|
|krnl_bp_x_hat_copy_1_stream_dout     |   in|   32|     ap_fifo|  krnl_bp_x_hat_copy_1_stream|       pointer|
|krnl_bp_x_hat_copy_1_stream_empty_n  |   in|    1|     ap_fifo|  krnl_bp_x_hat_copy_1_stream|       pointer|
|krnl_bp_x_hat_copy_1_stream_read     |  out|    1|     ap_fifo|  krnl_bp_x_hat_copy_1_stream|       pointer|
|krnl_bp_u_copy_2_stream_dout         |   in|   32|     ap_fifo|      krnl_bp_u_copy_2_stream|       pointer|
|krnl_bp_u_copy_2_stream_empty_n      |   in|    1|     ap_fifo|      krnl_bp_u_copy_2_stream|       pointer|
|krnl_bp_u_copy_2_stream_read         |  out|    1|     ap_fifo|      krnl_bp_u_copy_2_stream|       pointer|
|krnl_bp_x_hat_u_stream_din           |  out|   32|     ap_fifo|       krnl_bp_x_hat_u_stream|       pointer|
|krnl_bp_x_hat_u_stream_full_n        |   in|    1|     ap_fifo|       krnl_bp_x_hat_u_stream|       pointer|
|krnl_bp_x_hat_u_stream_write         |  out|    1|     ap_fifo|       krnl_bp_x_hat_u_stream|       pointer|
+-------------------------------------+-----+-----+------------+-----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 8, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.14>
ST_1 : Operation 17 [1/1] (1.14ns)   --->   "%krnl_bp_x_hat_copy_1_stream_97 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %krnl_bp_x_hat_copy_1_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:410]   --->   Operation 17 'read' 'krnl_bp_x_hat_copy_1_stream_97' <Predicate = true> <Delay = 1.14> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_1 : Operation 18 [1/1] (1.14ns)   --->   "%krnl_bp_u_copy_2_stream_98 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %krnl_bp_u_copy_2_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:411]   --->   Operation 18 'read' 'krnl_bp_u_copy_2_stream_98' <Predicate = true> <Delay = 1.14> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>

State 2 <SV = 1> <Delay = 2.34>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%in_1_val = bitcast i32 %krnl_bp_x_hat_copy_1_stream_97" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:410]   --->   Operation 19 'bitcast' 'in_1_val' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%in_2_val = bitcast i32 %krnl_bp_u_copy_2_stream_98" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:411]   --->   Operation 20 'bitcast' 'in_2_val' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [7/7] (2.34ns)   --->   "%add = fadd i32 %in_1_val, i32 %in_2_val" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 21 'fadd' 'add' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.14ns)   --->   "%krnl_bp_x_hat_copy_1_stream_99 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %krnl_bp_x_hat_copy_1_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:410]   --->   Operation 22 'read' 'krnl_bp_x_hat_copy_1_stream_99' <Predicate = true> <Delay = 1.14> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_2 : Operation 23 [1/1] (1.14ns)   --->   "%krnl_bp_u_copy_2_stream_100 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %krnl_bp_u_copy_2_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:411]   --->   Operation 23 'read' 'krnl_bp_u_copy_2_stream_100' <Predicate = true> <Delay = 1.14> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 24 [6/7] (2.34ns)   --->   "%add = fadd i32 %in_1_val, i32 %in_2_val" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 24 'fadd' 'add' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%in_1_val_1 = bitcast i32 %krnl_bp_x_hat_copy_1_stream_99" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:410]   --->   Operation 25 'bitcast' 'in_1_val_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%in_2_val_1 = bitcast i32 %krnl_bp_u_copy_2_stream_100" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:411]   --->   Operation 26 'bitcast' 'in_2_val_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [7/7] (2.34ns)   --->   "%add_1 = fadd i32 %in_1_val_1, i32 %in_2_val_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 27 'fadd' 'add_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (1.14ns)   --->   "%krnl_bp_x_hat_copy_1_stream_101 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %krnl_bp_x_hat_copy_1_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:410]   --->   Operation 28 'read' 'krnl_bp_x_hat_copy_1_stream_101' <Predicate = true> <Delay = 1.14> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_3 : Operation 29 [1/1] (1.14ns)   --->   "%krnl_bp_u_copy_2_stream_102 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %krnl_bp_u_copy_2_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:411]   --->   Operation 29 'read' 'krnl_bp_u_copy_2_stream_102' <Predicate = true> <Delay = 1.14> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>

State 4 <SV = 3> <Delay = 2.34>
ST_4 : Operation 30 [5/7] (2.34ns)   --->   "%add = fadd i32 %in_1_val, i32 %in_2_val" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 30 'fadd' 'add' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [6/7] (2.34ns)   --->   "%add_1 = fadd i32 %in_1_val_1, i32 %in_2_val_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 31 'fadd' 'add_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%in_1_val_2 = bitcast i32 %krnl_bp_x_hat_copy_1_stream_101" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:410]   --->   Operation 32 'bitcast' 'in_1_val_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%in_2_val_2 = bitcast i32 %krnl_bp_u_copy_2_stream_102" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:411]   --->   Operation 33 'bitcast' 'in_2_val_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [7/7] (2.34ns)   --->   "%add_2 = fadd i32 %in_1_val_2, i32 %in_2_val_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 34 'fadd' 'add_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (1.14ns)   --->   "%krnl_bp_x_hat_copy_1_stream_103 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %krnl_bp_x_hat_copy_1_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:410]   --->   Operation 35 'read' 'krnl_bp_x_hat_copy_1_stream_103' <Predicate = true> <Delay = 1.14> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_4 : Operation 36 [1/1] (1.14ns)   --->   "%krnl_bp_u_copy_2_stream_104 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %krnl_bp_u_copy_2_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:411]   --->   Operation 36 'read' 'krnl_bp_u_copy_2_stream_104' <Predicate = true> <Delay = 1.14> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>

State 5 <SV = 4> <Delay = 2.34>
ST_5 : Operation 37 [4/7] (2.34ns)   --->   "%add = fadd i32 %in_1_val, i32 %in_2_val" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 37 'fadd' 'add' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [5/7] (2.34ns)   --->   "%add_1 = fadd i32 %in_1_val_1, i32 %in_2_val_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 38 'fadd' 'add_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [6/7] (2.34ns)   --->   "%add_2 = fadd i32 %in_1_val_2, i32 %in_2_val_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 39 'fadd' 'add_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%in_1_val_3 = bitcast i32 %krnl_bp_x_hat_copy_1_stream_103" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:410]   --->   Operation 40 'bitcast' 'in_1_val_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%in_2_val_3 = bitcast i32 %krnl_bp_u_copy_2_stream_104" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:411]   --->   Operation 41 'bitcast' 'in_2_val_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [7/7] (2.34ns)   --->   "%add_3 = fadd i32 %in_1_val_3, i32 %in_2_val_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 42 'fadd' 'add_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (1.14ns)   --->   "%krnl_bp_x_hat_copy_1_stream_105 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %krnl_bp_x_hat_copy_1_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:410]   --->   Operation 43 'read' 'krnl_bp_x_hat_copy_1_stream_105' <Predicate = true> <Delay = 1.14> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_5 : Operation 44 [1/1] (1.14ns)   --->   "%krnl_bp_u_copy_2_stream_106 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %krnl_bp_u_copy_2_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:411]   --->   Operation 44 'read' 'krnl_bp_u_copy_2_stream_106' <Predicate = true> <Delay = 1.14> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>

State 6 <SV = 5> <Delay = 2.34>
ST_6 : Operation 45 [3/7] (2.34ns)   --->   "%add = fadd i32 %in_1_val, i32 %in_2_val" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 45 'fadd' 'add' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 46 [4/7] (2.34ns)   --->   "%add_1 = fadd i32 %in_1_val_1, i32 %in_2_val_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 46 'fadd' 'add_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [5/7] (2.34ns)   --->   "%add_2 = fadd i32 %in_1_val_2, i32 %in_2_val_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 47 'fadd' 'add_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [6/7] (2.34ns)   --->   "%add_3 = fadd i32 %in_1_val_3, i32 %in_2_val_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 48 'fadd' 'add_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%in_1_val_4 = bitcast i32 %krnl_bp_x_hat_copy_1_stream_105" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:410]   --->   Operation 49 'bitcast' 'in_1_val_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%in_2_val_4 = bitcast i32 %krnl_bp_u_copy_2_stream_106" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:411]   --->   Operation 50 'bitcast' 'in_2_val_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [7/7] (2.34ns)   --->   "%add_4 = fadd i32 %in_1_val_4, i32 %in_2_val_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 51 'fadd' 'add_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (1.14ns)   --->   "%krnl_bp_x_hat_copy_1_stream_107 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %krnl_bp_x_hat_copy_1_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:410]   --->   Operation 52 'read' 'krnl_bp_x_hat_copy_1_stream_107' <Predicate = true> <Delay = 1.14> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_6 : Operation 53 [1/1] (1.14ns)   --->   "%krnl_bp_u_copy_2_stream_108 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %krnl_bp_u_copy_2_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:411]   --->   Operation 53 'read' 'krnl_bp_u_copy_2_stream_108' <Predicate = true> <Delay = 1.14> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>

State 7 <SV = 6> <Delay = 2.34>
ST_7 : Operation 54 [2/7] (2.34ns)   --->   "%add = fadd i32 %in_1_val, i32 %in_2_val" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 54 'fadd' 'add' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 55 [3/7] (2.34ns)   --->   "%add_1 = fadd i32 %in_1_val_1, i32 %in_2_val_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 55 'fadd' 'add_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [4/7] (2.34ns)   --->   "%add_2 = fadd i32 %in_1_val_2, i32 %in_2_val_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 56 'fadd' 'add_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [5/7] (2.34ns)   --->   "%add_3 = fadd i32 %in_1_val_3, i32 %in_2_val_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 57 'fadd' 'add_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 58 [6/7] (2.34ns)   --->   "%add_4 = fadd i32 %in_1_val_4, i32 %in_2_val_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 58 'fadd' 'add_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%in_1_val_5 = bitcast i32 %krnl_bp_x_hat_copy_1_stream_107" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:410]   --->   Operation 59 'bitcast' 'in_1_val_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%in_2_val_5 = bitcast i32 %krnl_bp_u_copy_2_stream_108" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:411]   --->   Operation 60 'bitcast' 'in_2_val_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [7/7] (2.34ns)   --->   "%add_5 = fadd i32 %in_1_val_5, i32 %in_2_val_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 61 'fadd' 'add_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (1.14ns)   --->   "%krnl_bp_x_hat_copy_1_stream_109 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %krnl_bp_x_hat_copy_1_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:410]   --->   Operation 62 'read' 'krnl_bp_x_hat_copy_1_stream_109' <Predicate = true> <Delay = 1.14> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_7 : Operation 63 [1/1] (1.14ns)   --->   "%krnl_bp_u_copy_2_stream_110 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %krnl_bp_u_copy_2_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:411]   --->   Operation 63 'read' 'krnl_bp_u_copy_2_stream_110' <Predicate = true> <Delay = 1.14> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>

State 8 <SV = 7> <Delay = 2.34>
ST_8 : Operation 64 [1/7] (2.34ns)   --->   "%add = fadd i32 %in_1_val, i32 %in_2_val" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 64 'fadd' 'add' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 65 [2/7] (2.34ns)   --->   "%add_1 = fadd i32 %in_1_val_1, i32 %in_2_val_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 65 'fadd' 'add_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 66 [3/7] (2.34ns)   --->   "%add_2 = fadd i32 %in_1_val_2, i32 %in_2_val_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 66 'fadd' 'add_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 67 [4/7] (2.34ns)   --->   "%add_3 = fadd i32 %in_1_val_3, i32 %in_2_val_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 67 'fadd' 'add_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [5/7] (2.34ns)   --->   "%add_4 = fadd i32 %in_1_val_4, i32 %in_2_val_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 68 'fadd' 'add_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 69 [6/7] (2.34ns)   --->   "%add_5 = fadd i32 %in_1_val_5, i32 %in_2_val_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 69 'fadd' 'add_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%in_1_val_6 = bitcast i32 %krnl_bp_x_hat_copy_1_stream_109" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:410]   --->   Operation 70 'bitcast' 'in_1_val_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%in_2_val_6 = bitcast i32 %krnl_bp_u_copy_2_stream_110" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:411]   --->   Operation 71 'bitcast' 'in_2_val_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [7/7] (2.34ns)   --->   "%add_6 = fadd i32 %in_1_val_6, i32 %in_2_val_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 72 'fadd' 'add_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (1.14ns)   --->   "%krnl_bp_x_hat_copy_1_stream_111 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %krnl_bp_x_hat_copy_1_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:410]   --->   Operation 73 'read' 'krnl_bp_x_hat_copy_1_stream_111' <Predicate = true> <Delay = 1.14> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_8 : Operation 74 [1/1] (1.14ns)   --->   "%krnl_bp_u_copy_2_stream_112 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %krnl_bp_u_copy_2_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:411]   --->   Operation 74 'read' 'krnl_bp_u_copy_2_stream_112' <Predicate = true> <Delay = 1.14> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>

State 9 <SV = 8> <Delay = 2.34>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%bitcast_ln412 = bitcast i32 %add" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 75 'bitcast' 'bitcast_ln412' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (1.14ns)   --->   "%write_ln412 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %krnl_bp_x_hat_u_stream, i32 %bitcast_ln412" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 76 'write' 'write_ln412' <Predicate = true> <Delay = 1.14> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_9 : Operation 77 [1/7] (2.34ns)   --->   "%add_1 = fadd i32 %in_1_val_1, i32 %in_2_val_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 77 'fadd' 'add_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 78 [2/7] (2.34ns)   --->   "%add_2 = fadd i32 %in_1_val_2, i32 %in_2_val_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 78 'fadd' 'add_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 79 [3/7] (2.34ns)   --->   "%add_3 = fadd i32 %in_1_val_3, i32 %in_2_val_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 79 'fadd' 'add_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 80 [4/7] (2.34ns)   --->   "%add_4 = fadd i32 %in_1_val_4, i32 %in_2_val_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 80 'fadd' 'add_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [5/7] (2.34ns)   --->   "%add_5 = fadd i32 %in_1_val_5, i32 %in_2_val_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 81 'fadd' 'add_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 82 [6/7] (2.34ns)   --->   "%add_6 = fadd i32 %in_1_val_6, i32 %in_2_val_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 82 'fadd' 'add_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%in_1_val_7 = bitcast i32 %krnl_bp_x_hat_copy_1_stream_111" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:410]   --->   Operation 83 'bitcast' 'in_1_val_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%in_2_val_7 = bitcast i32 %krnl_bp_u_copy_2_stream_112" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:411]   --->   Operation 84 'bitcast' 'in_2_val_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [7/7] (2.34ns)   --->   "%add_7 = fadd i32 %in_1_val_7, i32 %in_2_val_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 85 'fadd' 'add_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.34>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%bitcast_ln412_1 = bitcast i32 %add_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 86 'bitcast' 'bitcast_ln412_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (1.14ns)   --->   "%write_ln412 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %krnl_bp_x_hat_u_stream, i32 %bitcast_ln412_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 87 'write' 'write_ln412' <Predicate = true> <Delay = 1.14> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_10 : Operation 88 [1/7] (2.34ns)   --->   "%add_2 = fadd i32 %in_1_val_2, i32 %in_2_val_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 88 'fadd' 'add_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 89 [2/7] (2.34ns)   --->   "%add_3 = fadd i32 %in_1_val_3, i32 %in_2_val_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 89 'fadd' 'add_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 90 [3/7] (2.34ns)   --->   "%add_4 = fadd i32 %in_1_val_4, i32 %in_2_val_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 90 'fadd' 'add_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 91 [4/7] (2.34ns)   --->   "%add_5 = fadd i32 %in_1_val_5, i32 %in_2_val_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 91 'fadd' 'add_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 92 [5/7] (2.34ns)   --->   "%add_6 = fadd i32 %in_1_val_6, i32 %in_2_val_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 92 'fadd' 'add_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 93 [6/7] (2.34ns)   --->   "%add_7 = fadd i32 %in_1_val_7, i32 %in_2_val_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 93 'fadd' 'add_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.34>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%bitcast_ln412_2 = bitcast i32 %add_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 94 'bitcast' 'bitcast_ln412_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (1.14ns)   --->   "%write_ln412 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %krnl_bp_x_hat_u_stream, i32 %bitcast_ln412_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 95 'write' 'write_ln412' <Predicate = true> <Delay = 1.14> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_11 : Operation 96 [1/7] (2.34ns)   --->   "%add_3 = fadd i32 %in_1_val_3, i32 %in_2_val_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 96 'fadd' 'add_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [2/7] (2.34ns)   --->   "%add_4 = fadd i32 %in_1_val_4, i32 %in_2_val_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 97 'fadd' 'add_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 98 [3/7] (2.34ns)   --->   "%add_5 = fadd i32 %in_1_val_5, i32 %in_2_val_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 98 'fadd' 'add_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 99 [4/7] (2.34ns)   --->   "%add_6 = fadd i32 %in_1_val_6, i32 %in_2_val_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 99 'fadd' 'add_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 100 [5/7] (2.34ns)   --->   "%add_7 = fadd i32 %in_1_val_7, i32 %in_2_val_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 100 'fadd' 'add_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.34>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%bitcast_ln412_3 = bitcast i32 %add_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 101 'bitcast' 'bitcast_ln412_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (1.14ns)   --->   "%write_ln412 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %krnl_bp_x_hat_u_stream, i32 %bitcast_ln412_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 102 'write' 'write_ln412' <Predicate = true> <Delay = 1.14> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_12 : Operation 103 [1/7] (2.34ns)   --->   "%add_4 = fadd i32 %in_1_val_4, i32 %in_2_val_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 103 'fadd' 'add_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 104 [2/7] (2.34ns)   --->   "%add_5 = fadd i32 %in_1_val_5, i32 %in_2_val_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 104 'fadd' 'add_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 105 [3/7] (2.34ns)   --->   "%add_6 = fadd i32 %in_1_val_6, i32 %in_2_val_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 105 'fadd' 'add_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 106 [4/7] (2.34ns)   --->   "%add_7 = fadd i32 %in_1_val_7, i32 %in_2_val_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 106 'fadd' 'add_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.34>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%bitcast_ln412_4 = bitcast i32 %add_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 107 'bitcast' 'bitcast_ln412_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (1.14ns)   --->   "%write_ln412 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %krnl_bp_x_hat_u_stream, i32 %bitcast_ln412_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 108 'write' 'write_ln412' <Predicate = true> <Delay = 1.14> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_13 : Operation 109 [1/7] (2.34ns)   --->   "%add_5 = fadd i32 %in_1_val_5, i32 %in_2_val_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 109 'fadd' 'add_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 110 [2/7] (2.34ns)   --->   "%add_6 = fadd i32 %in_1_val_6, i32 %in_2_val_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 110 'fadd' 'add_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 111 [3/7] (2.34ns)   --->   "%add_7 = fadd i32 %in_1_val_7, i32 %in_2_val_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 111 'fadd' 'add_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.34>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%bitcast_ln412_5 = bitcast i32 %add_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 112 'bitcast' 'bitcast_ln412_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (1.14ns)   --->   "%write_ln412 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %krnl_bp_x_hat_u_stream, i32 %bitcast_ln412_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 113 'write' 'write_ln412' <Predicate = true> <Delay = 1.14> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_14 : Operation 114 [1/7] (2.34ns)   --->   "%add_6 = fadd i32 %in_1_val_6, i32 %in_2_val_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 114 'fadd' 'add_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 115 [2/7] (2.34ns)   --->   "%add_7 = fadd i32 %in_1_val_7, i32 %in_2_val_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 115 'fadd' 'add_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.34>
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "%bitcast_ln412_6 = bitcast i32 %add_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 116 'bitcast' 'bitcast_ln412_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 117 [1/1] (1.14ns)   --->   "%write_ln412 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %krnl_bp_x_hat_u_stream, i32 %bitcast_ln412_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 117 'write' 'write_ln412' <Predicate = true> <Delay = 1.14> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_15 : Operation 118 [1/7] (2.34ns)   --->   "%add_7 = fadd i32 %in_1_val_7, i32 %in_2_val_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 118 'fadd' 'add_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.14>
ST_16 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %krnl_bp_x_hat_copy_1_stream, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %krnl_bp_u_copy_2_stream, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %krnl_bp_x_hat_u_stream, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 122 [1/1] (0.00ns)   --->   "%specpipeline_ln407 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:407]   --->   Operation 122 'specpipeline' 'specpipeline_ln407' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "%bitcast_ln412_7 = bitcast i32 %add_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 123 'bitcast' 'bitcast_ln412_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 124 [1/1] (1.14ns)   --->   "%write_ln412 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %krnl_bp_x_hat_u_stream, i32 %bitcast_ln412_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:412]   --->   Operation 124 'write' 'write_ln412' <Predicate = true> <Delay = 1.14> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "%ret_ln415 = ret" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:415]   --->   Operation 125 'ret' 'ret_ln415' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ krnl_bp_x_hat_copy_1_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ krnl_bp_u_copy_2_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ krnl_bp_x_hat_u_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
krnl_bp_x_hat_copy_1_stream_97  (read         ) [ 00100000000000000]
krnl_bp_u_copy_2_stream_98      (read         ) [ 00100000000000000]
in_1_val                        (bitcast      ) [ 00011111100000000]
in_2_val                        (bitcast      ) [ 00011111100000000]
krnl_bp_x_hat_copy_1_stream_99  (read         ) [ 00010000000000000]
krnl_bp_u_copy_2_stream_100     (read         ) [ 00010000000000000]
in_1_val_1                      (bitcast      ) [ 01001111110000000]
in_2_val_1                      (bitcast      ) [ 01001111110000000]
krnl_bp_x_hat_copy_1_stream_101 (read         ) [ 00001000000000000]
krnl_bp_u_copy_2_stream_102     (read         ) [ 00001000000000000]
in_1_val_2                      (bitcast      ) [ 01100111111000000]
in_2_val_2                      (bitcast      ) [ 01100111111000000]
krnl_bp_x_hat_copy_1_stream_103 (read         ) [ 00000100000000000]
krnl_bp_u_copy_2_stream_104     (read         ) [ 00000100000000000]
in_1_val_3                      (bitcast      ) [ 01110011111100000]
in_2_val_3                      (bitcast      ) [ 01110011111100000]
krnl_bp_x_hat_copy_1_stream_105 (read         ) [ 00000010000000000]
krnl_bp_u_copy_2_stream_106     (read         ) [ 00000010000000000]
in_1_val_4                      (bitcast      ) [ 01111001111110000]
in_2_val_4                      (bitcast      ) [ 01111001111110000]
krnl_bp_x_hat_copy_1_stream_107 (read         ) [ 00000001000000000]
krnl_bp_u_copy_2_stream_108     (read         ) [ 00000001000000000]
in_1_val_5                      (bitcast      ) [ 01111100111111000]
in_2_val_5                      (bitcast      ) [ 01111100111111000]
krnl_bp_x_hat_copy_1_stream_109 (read         ) [ 00000000100000000]
krnl_bp_u_copy_2_stream_110     (read         ) [ 00000000100000000]
add                             (fadd         ) [ 01000000010000000]
in_1_val_6                      (bitcast      ) [ 01111110011111100]
in_2_val_6                      (bitcast      ) [ 01111110011111100]
krnl_bp_x_hat_copy_1_stream_111 (read         ) [ 01000000010000000]
krnl_bp_u_copy_2_stream_112     (read         ) [ 01000000010000000]
bitcast_ln412                   (bitcast      ) [ 00000000000000000]
write_ln412                     (write        ) [ 00000000000000000]
add_1                           (fadd         ) [ 00100000001000000]
in_1_val_7                      (bitcast      ) [ 00111111001111110]
in_2_val_7                      (bitcast      ) [ 00111111001111110]
bitcast_ln412_1                 (bitcast      ) [ 00000000000000000]
write_ln412                     (write        ) [ 00000000000000000]
add_2                           (fadd         ) [ 00010000000100000]
bitcast_ln412_2                 (bitcast      ) [ 00000000000000000]
write_ln412                     (write        ) [ 00000000000000000]
add_3                           (fadd         ) [ 00001000000010000]
bitcast_ln412_3                 (bitcast      ) [ 00000000000000000]
write_ln412                     (write        ) [ 00000000000000000]
add_4                           (fadd         ) [ 00000100000001000]
bitcast_ln412_4                 (bitcast      ) [ 00000000000000000]
write_ln412                     (write        ) [ 00000000000000000]
add_5                           (fadd         ) [ 00000010000000100]
bitcast_ln412_5                 (bitcast      ) [ 00000000000000000]
write_ln412                     (write        ) [ 00000000000000000]
add_6                           (fadd         ) [ 00000001000000010]
bitcast_ln412_6                 (bitcast      ) [ 00000000000000000]
write_ln412                     (write        ) [ 00000000000000000]
add_7                           (fadd         ) [ 00000000100000001]
specinterface_ln0               (specinterface) [ 00000000000000000]
specinterface_ln0               (specinterface) [ 00000000000000000]
specinterface_ln0               (specinterface) [ 00000000000000000]
specpipeline_ln407              (specpipeline ) [ 00000000000000000]
bitcast_ln412_7                 (bitcast      ) [ 00000000000000000]
write_ln412                     (write        ) [ 00000000000000000]
ret_ln415                       (ret          ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="krnl_bp_x_hat_copy_1_stream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="krnl_bp_x_hat_copy_1_stream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="krnl_bp_u_copy_2_stream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="krnl_bp_u_copy_2_stream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="krnl_bp_x_hat_u_stream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="krnl_bp_x_hat_u_stream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="grp_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="32" slack="0"/>
<pin id="24" dir="0" index="1" bw="32" slack="0"/>
<pin id="25" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="krnl_bp_x_hat_copy_1_stream_97/1 krnl_bp_x_hat_copy_1_stream_99/2 krnl_bp_x_hat_copy_1_stream_101/3 krnl_bp_x_hat_copy_1_stream_103/4 krnl_bp_x_hat_copy_1_stream_105/5 krnl_bp_x_hat_copy_1_stream_107/6 krnl_bp_x_hat_copy_1_stream_109/7 krnl_bp_x_hat_copy_1_stream_111/8 "/>
</bind>
</comp>

<comp id="28" class="1004" name="grp_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="32" slack="0"/>
<pin id="30" dir="0" index="1" bw="32" slack="0"/>
<pin id="31" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="krnl_bp_u_copy_2_stream_98/1 krnl_bp_u_copy_2_stream_100/2 krnl_bp_u_copy_2_stream_102/3 krnl_bp_u_copy_2_stream_104/4 krnl_bp_u_copy_2_stream_106/5 krnl_bp_u_copy_2_stream_108/6 krnl_bp_u_copy_2_stream_110/7 krnl_bp_u_copy_2_stream_112/8 "/>
</bind>
</comp>

<comp id="34" class="1004" name="grp_write_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="0" slack="0"/>
<pin id="36" dir="0" index="1" bw="32" slack="0"/>
<pin id="37" dir="0" index="2" bw="32" slack="0"/>
<pin id="38" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln412/9 write_ln412/10 write_ln412/11 write_ln412/12 write_ln412/13 write_ln412/14 write_ln412/15 write_ln412/16 "/>
</bind>
</comp>

<comp id="41" class="1004" name="grp_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="32" slack="0"/>
<pin id="43" dir="0" index="1" bw="32" slack="0"/>
<pin id="44" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/2 add_1/3 add_2/4 add_3/5 add_4/6 add_5/7 add_6/8 add_7/9 "/>
</bind>
</comp>

<comp id="45" class="1005" name="reg_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="32" slack="1"/>
<pin id="47" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="krnl_bp_x_hat_copy_1_stream_97 krnl_bp_x_hat_copy_1_stream_99 krnl_bp_x_hat_copy_1_stream_101 krnl_bp_x_hat_copy_1_stream_103 krnl_bp_x_hat_copy_1_stream_105 krnl_bp_x_hat_copy_1_stream_107 krnl_bp_x_hat_copy_1_stream_109 krnl_bp_x_hat_copy_1_stream_111 "/>
</bind>
</comp>

<comp id="49" class="1005" name="reg_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="32" slack="1"/>
<pin id="51" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="krnl_bp_u_copy_2_stream_98 krnl_bp_u_copy_2_stream_100 krnl_bp_u_copy_2_stream_102 krnl_bp_u_copy_2_stream_104 krnl_bp_u_copy_2_stream_106 krnl_bp_u_copy_2_stream_108 krnl_bp_u_copy_2_stream_110 krnl_bp_u_copy_2_stream_112 "/>
</bind>
</comp>

<comp id="53" class="1005" name="reg_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="32" slack="1"/>
<pin id="55" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add add_1 add_2 add_3 add_4 add_5 add_6 add_7 "/>
</bind>
</comp>

<comp id="57" class="1004" name="in_1_val_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="32" slack="1"/>
<pin id="59" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="in_1_val/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="in_2_val_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="1"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="in_2_val/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="in_1_val_1_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="1"/>
<pin id="69" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="in_1_val_1/3 "/>
</bind>
</comp>

<comp id="72" class="1004" name="in_2_val_1_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="1"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="in_2_val_1/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="in_1_val_2_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="1"/>
<pin id="79" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="in_1_val_2/4 "/>
</bind>
</comp>

<comp id="82" class="1004" name="in_2_val_2_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="1"/>
<pin id="84" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="in_2_val_2/4 "/>
</bind>
</comp>

<comp id="87" class="1004" name="in_1_val_3_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="1"/>
<pin id="89" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="in_1_val_3/5 "/>
</bind>
</comp>

<comp id="92" class="1004" name="in_2_val_3_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="1"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="in_2_val_3/5 "/>
</bind>
</comp>

<comp id="97" class="1004" name="in_1_val_4_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="1"/>
<pin id="99" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="in_1_val_4/6 "/>
</bind>
</comp>

<comp id="102" class="1004" name="in_2_val_4_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="1"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="in_2_val_4/6 "/>
</bind>
</comp>

<comp id="107" class="1004" name="in_1_val_5_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="1"/>
<pin id="109" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="in_1_val_5/7 "/>
</bind>
</comp>

<comp id="112" class="1004" name="in_2_val_5_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="1"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="in_2_val_5/7 "/>
</bind>
</comp>

<comp id="117" class="1004" name="in_1_val_6_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="1"/>
<pin id="119" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="in_1_val_6/8 "/>
</bind>
</comp>

<comp id="122" class="1004" name="in_2_val_6_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="1"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="in_2_val_6/8 "/>
</bind>
</comp>

<comp id="127" class="1004" name="bitcast_ln412_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="1"/>
<pin id="129" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln412/9 "/>
</bind>
</comp>

<comp id="132" class="1004" name="in_1_val_7_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="1"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="in_1_val_7/9 "/>
</bind>
</comp>

<comp id="137" class="1004" name="in_2_val_7_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="1"/>
<pin id="139" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="in_2_val_7/9 "/>
</bind>
</comp>

<comp id="142" class="1004" name="bitcast_ln412_1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="1"/>
<pin id="144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln412_1/10 "/>
</bind>
</comp>

<comp id="147" class="1004" name="bitcast_ln412_2_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="1"/>
<pin id="149" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln412_2/11 "/>
</bind>
</comp>

<comp id="152" class="1004" name="bitcast_ln412_3_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="1"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln412_3/12 "/>
</bind>
</comp>

<comp id="157" class="1004" name="bitcast_ln412_4_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="1"/>
<pin id="159" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln412_4/13 "/>
</bind>
</comp>

<comp id="162" class="1004" name="bitcast_ln412_5_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="1"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln412_5/14 "/>
</bind>
</comp>

<comp id="167" class="1004" name="bitcast_ln412_6_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="1"/>
<pin id="169" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln412_6/15 "/>
</bind>
</comp>

<comp id="172" class="1004" name="bitcast_ln412_7_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="1"/>
<pin id="174" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln412_7/16 "/>
</bind>
</comp>

<comp id="177" class="1005" name="in_1_val_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_1_val "/>
</bind>
</comp>

<comp id="182" class="1005" name="in_2_val_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="1"/>
<pin id="184" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_2_val "/>
</bind>
</comp>

<comp id="187" class="1005" name="in_1_val_1_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="1"/>
<pin id="189" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_1_val_1 "/>
</bind>
</comp>

<comp id="192" class="1005" name="in_2_val_1_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="1"/>
<pin id="194" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_2_val_1 "/>
</bind>
</comp>

<comp id="197" class="1005" name="in_1_val_2_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="1"/>
<pin id="199" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_1_val_2 "/>
</bind>
</comp>

<comp id="202" class="1005" name="in_2_val_2_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="1"/>
<pin id="204" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_2_val_2 "/>
</bind>
</comp>

<comp id="207" class="1005" name="in_1_val_3_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_1_val_3 "/>
</bind>
</comp>

<comp id="212" class="1005" name="in_2_val_3_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="1"/>
<pin id="214" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_2_val_3 "/>
</bind>
</comp>

<comp id="217" class="1005" name="in_1_val_4_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="1"/>
<pin id="219" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_1_val_4 "/>
</bind>
</comp>

<comp id="222" class="1005" name="in_2_val_4_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="1"/>
<pin id="224" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_2_val_4 "/>
</bind>
</comp>

<comp id="227" class="1005" name="in_1_val_5_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_1_val_5 "/>
</bind>
</comp>

<comp id="232" class="1005" name="in_2_val_5_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="1"/>
<pin id="234" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_2_val_5 "/>
</bind>
</comp>

<comp id="237" class="1005" name="in_1_val_6_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="1"/>
<pin id="239" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_1_val_6 "/>
</bind>
</comp>

<comp id="242" class="1005" name="in_2_val_6_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_2_val_6 "/>
</bind>
</comp>

<comp id="247" class="1005" name="in_1_val_7_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_1_val_7 "/>
</bind>
</comp>

<comp id="252" class="1005" name="in_2_val_7_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="1"/>
<pin id="254" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_2_val_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="26"><net_src comp="6" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="0" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="32"><net_src comp="6" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="2" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="39"><net_src comp="8" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="4" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="48"><net_src comp="22" pin="2"/><net_sink comp="45" pin=0"/></net>

<net id="52"><net_src comp="28" pin="2"/><net_sink comp="49" pin=0"/></net>

<net id="56"><net_src comp="41" pin="2"/><net_sink comp="53" pin=0"/></net>

<net id="60"><net_src comp="45" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="61"><net_src comp="57" pin="1"/><net_sink comp="41" pin=0"/></net>

<net id="65"><net_src comp="49" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="66"><net_src comp="62" pin="1"/><net_sink comp="41" pin=1"/></net>

<net id="70"><net_src comp="45" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="71"><net_src comp="67" pin="1"/><net_sink comp="41" pin=0"/></net>

<net id="75"><net_src comp="49" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="76"><net_src comp="72" pin="1"/><net_sink comp="41" pin=1"/></net>

<net id="80"><net_src comp="45" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="81"><net_src comp="77" pin="1"/><net_sink comp="41" pin=0"/></net>

<net id="85"><net_src comp="49" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="86"><net_src comp="82" pin="1"/><net_sink comp="41" pin=1"/></net>

<net id="90"><net_src comp="45" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="91"><net_src comp="87" pin="1"/><net_sink comp="41" pin=0"/></net>

<net id="95"><net_src comp="49" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="96"><net_src comp="92" pin="1"/><net_sink comp="41" pin=1"/></net>

<net id="100"><net_src comp="45" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="41" pin=0"/></net>

<net id="105"><net_src comp="49" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="41" pin=1"/></net>

<net id="110"><net_src comp="45" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="111"><net_src comp="107" pin="1"/><net_sink comp="41" pin=0"/></net>

<net id="115"><net_src comp="49" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="41" pin=1"/></net>

<net id="120"><net_src comp="45" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="41" pin=0"/></net>

<net id="125"><net_src comp="49" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="41" pin=1"/></net>

<net id="130"><net_src comp="53" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="135"><net_src comp="45" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="41" pin=0"/></net>

<net id="140"><net_src comp="49" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="41" pin=1"/></net>

<net id="145"><net_src comp="53" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="150"><net_src comp="53" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="155"><net_src comp="53" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="160"><net_src comp="53" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="165"><net_src comp="53" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="170"><net_src comp="53" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="175"><net_src comp="53" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="180"><net_src comp="57" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="41" pin=0"/></net>

<net id="185"><net_src comp="62" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="41" pin=1"/></net>

<net id="190"><net_src comp="67" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="41" pin=0"/></net>

<net id="195"><net_src comp="72" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="41" pin=1"/></net>

<net id="200"><net_src comp="77" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="41" pin=0"/></net>

<net id="205"><net_src comp="82" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="41" pin=1"/></net>

<net id="210"><net_src comp="87" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="41" pin=0"/></net>

<net id="215"><net_src comp="92" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="41" pin=1"/></net>

<net id="220"><net_src comp="97" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="41" pin=0"/></net>

<net id="225"><net_src comp="102" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="41" pin=1"/></net>

<net id="230"><net_src comp="107" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="41" pin=0"/></net>

<net id="235"><net_src comp="112" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="41" pin=1"/></net>

<net id="240"><net_src comp="117" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="41" pin=0"/></net>

<net id="245"><net_src comp="122" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="41" pin=1"/></net>

<net id="250"><net_src comp="132" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="41" pin=0"/></net>

<net id="255"><net_src comp="137" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="41" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: krnl_bp_x_hat_copy_1_stream | {}
	Port: krnl_bp_u_copy_2_stream | {}
	Port: krnl_bp_x_hat_u_stream | {9 10 11 12 13 14 15 16 }
 - Input state : 
	Port: vec_add : krnl_bp_x_hat_copy_1_stream | {1 2 3 4 5 6 7 8 }
	Port: vec_add : krnl_bp_u_copy_2_stream | {1 2 3 4 5 6 7 8 }
	Port: vec_add : krnl_bp_x_hat_u_stream | {}
  - Chain level:
	State 1
	State 2
		add : 1
	State 3
		add_1 : 1
	State 4
		add_2 : 1
	State 5
		add_3 : 1
	State 6
		add_4 : 1
	State 7
		add_5 : 1
	State 8
		add_6 : 1
	State 9
		write_ln412 : 1
		add_7 : 1
	State 10
		write_ln412 : 1
	State 11
		write_ln412 : 1
	State 12
		write_ln412 : 1
	State 13
		write_ln412 : 1
	State 14
		write_ln412 : 1
	State 15
		write_ln412 : 1
	State 16
		write_ln412 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|---------|
| Operation| Functional Unit |   DSP   |    FF   |   LUT   |
|----------|-----------------|---------|---------|---------|
|   fadd   |    grp_fu_41    |    2    |   318   |   198   |
|----------|-----------------|---------|---------|---------|
|   read   |  grp_read_fu_22 |    0    |    0    |    0    |
|          |  grp_read_fu_28 |    0    |    0    |    0    |
|----------|-----------------|---------|---------|---------|
|   write  | grp_write_fu_34 |    0    |    0    |    0    |
|----------|-----------------|---------|---------|---------|
|   Total  |                 |    2    |   318   |   198   |
|----------|-----------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|in_1_val_1_reg_187|   32   |
|in_1_val_2_reg_197|   32   |
|in_1_val_3_reg_207|   32   |
|in_1_val_4_reg_217|   32   |
|in_1_val_5_reg_227|   32   |
|in_1_val_6_reg_237|   32   |
|in_1_val_7_reg_247|   32   |
| in_1_val_reg_177 |   32   |
|in_2_val_1_reg_192|   32   |
|in_2_val_2_reg_202|   32   |
|in_2_val_3_reg_212|   32   |
|in_2_val_4_reg_222|   32   |
|in_2_val_5_reg_232|   32   |
|in_2_val_6_reg_242|   32   |
|in_2_val_7_reg_252|   32   |
| in_2_val_reg_182 |   32   |
|      reg_45      |   32   |
|      reg_49      |   32   |
|      reg_53      |   32   |
+------------------+--------+
|       Total      |   608  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_34 |  p2  |   8  |  32  |   256  ||    43   |
|    grp_fu_41    |  p0  |  16  |  32  |   512  ||    65   |
|    grp_fu_41    |  p1  |  16  |  32  |   512  ||    65   |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |  1280  || 1.57014 ||   173   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   318  |   198  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   173  |
|  Register |    -   |    -   |   608  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   926  |   371  |
+-----------+--------+--------+--------+--------+
