
Qflow static timing analysis logfile appended on czw, 10 cze 2021, 16:06:07 CEST
Running vesta static timing analysis
vesta --long full_adder.rtlnopwr.v /usr/share/qflow/tech/osu018/osu018_stdcells.lib
----------------------------------------------
Vesta static timing analysis tool
for qflow 1.3.17
(c) 2013-2018 Tim Edwards, Open Circuit Design
----------------------------------------------

Parsing library "osu018_stdcells"
End of library at line 6141
Parsing module "full_adder"
Lib read /usr/share/qflow/tech/osu018/osu018_stdcells.lib:  Processed 6142 lines.
Verilog netlist read:  Processed 24 lines.
Number of paths analyzed:  0

Top 0 maximum delay paths:
Computed maximum clock frequency (zero margin) = inf MHz
-----------------------------------------

Number of paths analyzed:  0

Top 0 minimum delay paths:
Design meets minimum hold timing.
-----------------------------------------

Number of paths analyzed:  2

Top 2 maximum delay paths:
Path input pin i_y to output pin o_sum delay 316.147 ps
      0.0 ps    i_y:             ->  NOR2X1_1/A
     94.3 ps    _0_:  NOR2X1_1/Y -> OAI21X1_1/B
    181.3 ps    _2_: OAI21X1_1/Y -> NAND2X1_2/A
    247.0 ps    _8_: NAND2X1_2/Y ->   BUFX2_2/A
    316.1 ps  o_sum:   BUFX2_2/Y -> o_sum

Path input pin i_y to output pin o_carry delay 255.7 ps
      0.0 ps      i_y:             ->  NOR2X1_1/A
     94.3 ps      _0_:  NOR2X1_1/Y -> OAI21X1_2/A
    174.3 ps      _7_: OAI21X1_2/Y ->   BUFX2_1/A
    255.7 ps  o_carry:   BUFX2_1/Y -> o_carry

-----------------------------------------

Number of paths analyzed:  2

Top 2 minimum delay paths:
Path input pin i_carry to output pin o_sum delay 147.798 ps
      0.0 ps  i_carry:             -> OAI21X1_1/C
     41.6 ps      _2_: OAI21X1_1/Y -> NAND2X1_2/A
     81.7 ps      _8_: NAND2X1_2/Y ->   BUFX2_2/A
    147.8 ps    o_sum:   BUFX2_2/Y -> o_sum

Path input pin i_x to output pin o_carry delay 181.025 ps
      0.0 ps      i_x:             -> NAND2X1_1/B
     67.8 ps      _5_: NAND2X1_1/Y -> OAI21X1_2/C
    112.9 ps      _7_: OAI21X1_2/Y ->   BUFX2_1/A
    181.0 ps  o_carry:   BUFX2_1/Y -> o_carry

-----------------------------------------

