/*
 * Instance header file for PIC32CM5112SG00100
 *
 * Copyright (c) 2025 Microchip Technology Inc. and its subsidiaries.
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *   http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 */

/* file generated from device description file (ATDF) version 2024-11-05T16:47:53Z */
#ifndef _PIC32CMSG00_HSM_INSTANCE_
#define _PIC32CMSG00_HSM_INSTANCE_


/* ========== Instance Parameter definitions for HSM peripheral ========== */
#define HSM_CTRLAPRIV_IMPLEMENTED                (1)        /* -- */
#define HSM_INCLUDE_CHACHA_POLY                  (0)        /* -- */
#define HSM_INCLUDE_DES                          (0)        /* -- */
#define HSM_INCLUDE_SHA3                         (0)        /* -- */
#define HSM_RNG_NUMINV                           (13)       /* -- */
#define HSM_RNG_NUMRINGS                         (55)       /* -- */
#define HSM_USE_MASKING                          (1)        /* Enable DPA */
#define HSM_WPCTRL_IMPLEMENTED                   (0)        /* -- */
#define HSM_WPCTRL_KEY                           (0x43414D) /* -- */
#define HSM_INSTANCE_ID                          (48)       /* Instance index for HSM */
#define HSM_MCLK_ID_AHB                          (62)       /* Index for HSM AHB clock */
#define HSM_PAC_ID                               (48)       /* Index for HSM registers write protection */

#endif /* _PIC32CMSG00_HSM_INSTANCE_ */
