<?xml version="1.0" encoding="UTF-8"?>
<Root VersionMajor="1" VersionMinor="15">
  <GenAppInfo Name="Vivado" Version="2020.1" CL="2902540" TimeStamp="Mon Jun 22 12:03:36 2020"/>
  <DSA Vendor="xilinx" BoardId="zcu111" Name="" VersionMajor="0" VersionMinor="0" Description="Vivado generated Hardware Platform" FeatureRomTimestamp="0" DcpLogicFunctionStripped="false" DcpEncrypt="false" Unified="true" Fixed="true" DefaultOutputType="hw_export">
    <Build UsesPR="false" PlatformState="pre_synth" AcceleratorBinaryContent="bitstream" ValidBinaryContentValues="dcp,bitstream" TopModuleName="top_level_block_design_wrapper"/>
    <Board Name="xilinx.com:zcu111:1.2" Vendor="xilinx.com" Part="xczu28dr-ffvg1517-2-e" BoardPart="xilinx.com:zcu111:part0:1.2">
      <Images>
        <Img Type="HDPI" File="zcu111_board.jpeg"/>
        <Img Type="MDPI" File=""/>
        <Img Type="LDPI" File=""/>
      </Images>
    </Board>
    <Devices>
      <Device Name="fpga0" Type="8" FpgaDevice="zynquplusRFSOC:xczu28dr:ffvg1517:-2:e">
        <Core Name="OCL_REGION_0" Type="clc_region" ComputeUnits="60">
          <AvailableResources LUT="423229" REG="847729" BRAM="1072" DSP="4272"/>
        </Core>
      </Device>
    </Devices>
    <Files>
      <File Type="FULL_BIT" Name="top_level_block_design_wrapper.bit"/>
    </Files>
  </DSA>
</Root>
