{C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_UNCORE.sv} {1 {vlog -work work -sv -stats=none {C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_UNCORE.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling package UART_UNCORE_sv_unit
-- Importing package UART_MIKE_pkg
-- Importing package risc_v_mike_pkg
-- Compiling module UART_UNCORE

Top level modules:
	UART_UNCORE

} {} {}} {C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/ascii_dec_to_7_seg.v} {1 {vlog -work work -stats=none {C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/ascii_dec_to_7_seg.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ascii_dec_to_7_seg

Top level modules:
	ascii_dec_to_7_seg

} {} {}} {C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/reg_file_tb.sv} {1 {vlog -work work -sv -stats=none {C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/reg_file_tb.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling package reg_file_tb_sv_unit
-- Importing package risc_v_mike_pkg
-- Compiling module reg_file_tb

Top level modules:
	reg_file_tb

} {} {}} {C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_MIKE_header.svh} {1 {vlog -work work -sv -stats=none {C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_MIKE_header.svh}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020

} {} {}} {C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_alu.sv} {1 {vlog -work work -sv -stats=none {C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_alu.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling package risc_v_mike_alu_sv_unit
-- Importing package risc_v_mike_pkg
-- Compiling module risc_v_mike_alu

Top level modules:
	risc_v_mike_alu

} {} {}} {C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_data_memory.sv} {1 {vlog -work work -sv -stats=none {C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_data_memory.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling package risc_v_mike_data_memory_sv_unit
-- Importing package risc_v_mike_pkg
-- Compiling module risc_v_mike_data_memory

Top level modules:
	risc_v_mike_data_memory

} {} {}} {C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv} {1 {vlog -work work -sv -stats=none {C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling package risc_v_mike_top_sv_unit
-- Importing package risc_v_mike_pkg
-- Compiling module risc_v_mike_top

Top level modules:
	risc_v_mike_top

} {} {}} {C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/val/risc_v_mike_tb_uni.sv} {1 {vlog -work work -sv -stats=none {C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/val/risc_v_mike_tb_uni.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling package risc_v_mike_tb_uni_sv_unit
-- Importing package risc_v_mike_pkg
-- Compiling module risc_v_mike_tb_uni

Top level modules:
	risc_v_mike_tb_uni

} {} {}} {C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_reg_file.sv} {1 {vlog -work work -sv -stats=none {C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_reg_file.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling package risc_v_mike_reg_file_sv_unit
-- Importing package risc_v_mike_pkg
-- Compiling module risc_v_mike_reg_file

Top level modules:
	risc_v_mike_reg_file

} {} {}} {C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/rx_shifter.sv} {1 {vlog -work work -sv -stats=none {C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/rx_shifter.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling package rx_shifter_sv_unit
-- Importing package UART_MIKE_pkg
-- Compiling module rx_shifter

Top level modules:
	rx_shifter

} {} {}} {C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_sign_extend.sv} {1 {vlog -work work -sv -stats=none {C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_sign_extend.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling package risc_v_mike_sign_extend_sv_unit
-- Importing package risc_v_mike_pkg
-- Compiling module risc_v_mike_sign_extend

Top level modules:
	risc_v_mike_sign_extend

} {} {}} {C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/tx_shifter.sv} {2 {vlog -work work -sv -stats=none {C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/tx_shifter.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
** Warning: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/tx_shifter.sv(9): (vlog-13314) Defaulting port 'tx_byte' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Compiling package tx_shifter_sv_unit
-- Importing package UART_MIKE_pkg
-- Compiling module tx_shifter
** Warning: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/tx_shifter.sv(9): (vlog-13314) Defaulting port 'tx_byte' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	tx_shifter

} {} {}} {C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/counter.sv} {1 {vlog -work work -sv -stats=none {C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/counter.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling package counter_sv_unit
-- Importing package UART_MIKE_pkg
-- Compiling module counter

Top level modules:
	counter

} {} {}} {C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_header.svh} {1 {vlog -work work -sv -stats=none {C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_header.svh}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020

} {} {}} {C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_pkg.sv} {1 {vlog -work work -sv -stats=none {C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_pkg.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling package risc_v_mike_pkg

Top level modules:
	--none--

} {} {}} {C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_MIKE.sv} {1 {vlog -work work -sv -stats=none {C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_MIKE.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling package UART_MIKE_sv_unit
-- Importing package UART_MIKE_pkg
-- Compiling module UART_MIKE

Top level modules:
	UART_MIKE

} {} {}} {C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/top_UART_MIKE.sv} {1 {vlog -work work -sv -stats=none {C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/top_UART_MIKE.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling package top_UART_MIKE_sv_unit
-- Importing package UART_MIKE_pkg
-- Compiling module top_UART_MIKE

Top level modules:
	top_UART_MIKE

} {} {}} {C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_ctrl.sv} {1 {vlog -work work -sv -stats=none {C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_ctrl.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling package risc_v_mike_ctrl_sv_unit
-- Importing package risc_v_mike_pkg
-- Compiling module risc_v_mike_ctrl

Top level modules:
	risc_v_mike_ctrl

} {} {}} {C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_MIKE_ctrl.sv} {1 {vlog -work work -sv -stats=none {C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_MIKE_ctrl.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling package UART_MIKE_ctrl_sv_unit
-- Importing package UART_MIKE_pkg
-- Compiling module UART_MIKE_ctrl

Top level modules:
	UART_MIKE_ctrl

} {} {}} {C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mem_ctrl.sv} {1 {vlog -work work -sv -stats=none {C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mem_ctrl.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling package risc_v_mem_ctrl_sv_unit
-- Importing package risc_v_mike_pkg
-- Compiling module risc_v_mem_ctrl

Top level modules:
	risc_v_mem_ctrl

} {} {}}
