m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/export/home/016/a0165336/project/SIMPLE/processor_p1/simulation/modelsim
vhard_block
Z1 !s110 1524827757
!i10b 1
!s100 @hT_oaAmU2^^JX8LUD6bZ3
ISJ5kG1i1VR[2N3lQHDcKh2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1524827366
Z4 8/export/home/016/a0165336/project/SIMPLE/processor_p1/simulation/modelsim/processor_p1_7_1200mv_100c_slow.vo
Z5 F/export/home/016/a0165336/project/SIMPLE/processor_p1/simulation/modelsim/processor_p1_7_1200mv_100c_slow.vo
L0 2239
Z6 OV;L;10.5b;63
r1
!s85 0
31
Z7 !s108 1524827757.000000
Z8 !s107 /export/home/016/a0165336/project/SIMPLE/processor_p1/simulation/modelsim/processor_p1_7_1200mv_100c_slow.vo|
Z9 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+.|/export/home/016/a0165336/project/SIMPLE/processor_p1/simulation/modelsim/processor_p1_7_1200mv_100c_slow.vo|
!i113 1
Z10 o-vlog01compat -work work
Z11 !s92 -vlog01compat -work work +incdir+.
Z12 tCvgOpt 0
vprocessor_p1
R1
!i10b 1
!s100 O77knGJ>f0fV^@IHbe0eY0
IlV=C4N]agcV@4A<n?3O662
R2
R0
R3
R4
R5
L0 31
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vprocessor_p1_vlg_tst
!s110 1524827748
!i10b 1
!s100 e:0TJ=elZmd:aZYDGG?L?1
IhG^^O6l^DgoX_z9NS?Qa33
R2
R0
w1524826176
8/export/home/016/a0165336/project/SIMPLE/processor_p1/simulation/modelsim/processor_p1_test1.vt
F/export/home/016/a0165336/project/SIMPLE/processor_p1/simulation/modelsim/processor_p1_test1.vt
L0 28
R6
r1
!s85 0
31
!s108 1524827747.000000
!s107 /export/home/016/a0165336/project/SIMPLE/processor_p1/simulation/modelsim/processor_p1_test1.vt|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/export/home/016/a0165336/project/SIMPLE/processor_p1/simulation/modelsim|/export/home/016/a0165336/project/SIMPLE/processor_p1/simulation/modelsim/processor_p1_test1.vt|
!i113 1
R10
!s92 -vlog01compat -work work +incdir+/export/home/016/a0165336/project/SIMPLE/processor_p1/simulation/modelsim
R12
