Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Mar 18 16:31:39 2015
| Host         : lazarus running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing_summary -file postroute.timing_summary.rpt
| Design       : diffeq_paj_convert
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 161 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 96 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.769        0.000                      0                  540        0.192        0.000                      0                  540        5.600        0.000                       0                   195  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 6.000}      12.000          83.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.769        0.000                      0                  540        0.192        0.000                      0                  540        5.600        0.000                       0                   195  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.769ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.769ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            temp/temp/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        10.889ns  (logic 7.931ns (72.833%)  route 2.958ns (27.167%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 15.025 - 12.000 ) 
    Source Clock Delay      (SCD):    3.352ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.487     2.044    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.228     3.352    clk_IBUF_BUFG
    DSP48_X0Y64                                                       r  temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y64          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.978 r  temp__0/temp/PCOUT[47]
                         net (fo=1, routed)           0.000     5.978    n_106_temp__0/temp
    DSP48_X0Y65          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.916 r  temp__1/temp/P[0]
                         net (fo=2, routed)           0.527     7.443    n_105_temp__1/temp
    SLICE_X10Y165        LUT2 (Prop_lut2_I0_O)        0.043     7.486 r  u_var2_i_62/O
                         net (fo=1, routed)           0.000     7.486    n_0_u_var2_i_62
    SLICE_X10Y165        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     7.732 r  u_var2_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.732    n_0_u_var2_i_34
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     7.879 r  u_var2_i_29__0/O[3]
                         net (fo=6, routed)           0.450     8.329    in[23]
    SLICE_X11Y171        LUT2 (Prop_lut2_I0_O)        0.120     8.449 r  u_var2_i_32/O
                         net (fo=1, routed)           0.000     8.449    n_0_u_var2_i_32
    SLICE_X11Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.706 r  u_var2_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     8.706    n_0_u_var2_i_3__0
    SLICE_X11Y172        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     8.851 r  u_var2_i_2__0/O[3]
                         net (fo=1, routed)           0.277     9.128    u_var3[31]
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_B[14]_P[0])
                                                      2.357    11.485 r  u_var2/u_var2/P[0]
                         net (fo=1, routed)           0.498    11.983    n_105_u_var2/u_var2
    SLICE_X13Y167        LUT2 (Prop_lut2_I1_O)        0.043    12.026 r  u_var[23]_i_15/O
                         net (fo=1, routed)           0.000    12.026    n_0_u_var[23]_i_15
    SLICE_X13Y167        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    12.283 r  u_var_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.283    n_0_u_var_reg[23]_i_11
    SLICE_X13Y168        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145    12.428 f  u_var_reg[27]_i_11/O[3]
                         net (fo=3, routed)           0.350    12.778    n_4_u_var_reg[27]_i_11
    SLICE_X16Y169        LUT3 (Prop_lut3_I0_O)        0.120    12.898 r  u_var[27]_i_6/O
                         net (fo=1, routed)           0.259    13.158    n_0_u_var[27]_i_6
    SLICE_X15Y169        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262    13.420 r  u_var_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.420    n_0_u_var_reg[27]_i_2
    SLICE_X15Y170        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107    13.527 r  u_var_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.306    13.832    u_var0[30]
    SLICE_X12Y172        LUT3 (Prop_lut3_I0_O)        0.118    13.950 r  u_var[30]_i_1/O
                         net (fo=2, routed)           0.291    14.242    u_var[30]
    DSP48_X0Y68          DSP48E1                                      r  temp/temp/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000 r  
    R31                                               0.000    12.000 r  clk
                         net (fo=0)                   0.000    12.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.443    12.443 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.405    13.848    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.105    15.025    clk_IBUF_BUFG
    DSP48_X0Y68                                                       r  temp/temp/CLK
                         clock pessimism              0.296    15.321    
                         clock uncertainty           -0.035    15.286    
    DSP48_X0Y68          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.275    15.011    temp/temp
  -------------------------------------------------------------------
                         required time                         15.011    
                         arrival time                         -14.242    
  -------------------------------------------------------------------
                         slack                                  0.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 u_var_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            Uoutport_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.100ns (38.322%)  route 0.161ns (61.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.856ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.586     1.420    clk_IBUF_BUFG
    SLICE_X15Y161                                                     r  u_var_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y161        FDRE (Prop_fdre_C_Q)         0.100     1.520 r  u_var_reg[0]/Q
                         net (fo=4, routed)           0.161     1.681    n_0_u_var_reg[0]
    SLICE_X22Y161        FDRE                                         r  Uoutport_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.778     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.070 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.786     1.856    clk_IBUF_BUFG
    SLICE_X22Y161                                                     r  Uoutport_reg[0]/C
                         clock pessimism             -0.404     1.452    
    SLICE_X22Y161        FDRE (Hold_fdre_C_D)         0.037     1.489    Uoutport_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform:           { 0 6 }
Period:             12.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack   Location        Pin
Min Period        n/a     BUFG/I   n/a            1.349     12.000  10.650  BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Low Pulse Width   Fast    FDRE/C   n/a            0.400     6.000   5.600   SLICE_X2Y176    looping_reg_rep/C
High Pulse Width  Fast    FDRE/C   n/a            0.350     6.000   5.650   SLICE_X0Y259    Xoutport_reg[10]/C



