I 000056 55 1822          1569096490978 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1569096490979 2019.09.21 23:08:10)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 26207322767072337474327c752122207021262370)
	(_ent
		(_time 1569096490974)
	)
	(_comp
		(top
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp top)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((Din)(Din))
				((MAIN_Dout)(MAIN_Dout))
				((S_Done)(S_Done))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 49(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 57(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 66(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 1533          1569096491104 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1569096491105 2019.09.21 23:08:11)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code a3a4f3f4f3f5f2b6f6a7b0f9f3a5f0a4a6a6f5a4a0)
	(_ent
		(_time 1569096491100)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000044 55 2032          1569096491160 rtl
(_unit VHDL (rom 0 26(rtl 0 34))
	(_version vd0)
	(_time 1569096491161 2019.09.21 23:08:11)
	(_source (\./../src/n_rom.vhd\))
	(_parameters tan)
	(_code d2d481808685d2c5d2829488d7d5d0d484d486d5d0)
	(_ent
		(_time 1569096491156)
	)
	(_object
		(_port (_int RST_ROM -1 0 28(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 29(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 30(_array -1 ((_to i 1 i 69)))))
		(_port (_int ROM_Dout 1 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 36(_array -1 ((_to i 1 i 69)))))
		(_type (_int memory 0 36(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 38(_arch((0(_string \"010000000000000100000000000000000000000000000000000000000000000000000"\))(1(_string \"000000000000000000000010000000000000000000000000000000000000000000000"\))(2(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(3(_string \"100110000011000000000000000000000000000000000000000000000000000000000"\))(4(_string \"000000001000000000000000000000000000000000000000001000000000000000000"\))(5(_string \"000000000000000000000000000000000000000000000000000000000000000000000"\))(6(_string \"111010000100100000000000000000000000000000000000000000000000000000000"\))(7(_string \"001000000000000000000000000000000000000000000000000000000000000000000"\))(8(_string \"000000000000000000000000000000000000000000000000000000000001100010110"\))(9(_string \"000000000100000010000000000000000000000000000000000000000000000000001"\))(10(_string \"111110000001100000000000000000000000000000000000000000000000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1569096491210 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1569096491211 2019.09.21 23:08:11)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 01065007555751170351445a540702075406050702)
	(_ent
		(_time 1569096491206)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000047 55 12872         1569096491424 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1569096491425 2019.09.21 23:08:11)
	(_source (\./../src/n_top.vhd\))
	(_parameters tan)
	(_code dbdd8d89df8d8fccdfdc89d5cb808edd8ddcdbdcdfdd8d)
	(_ent
		(_time 1569096491270)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_implicit)
			(_port
				((MUX_CMD)(MUX_CMD))
				((MUX_Din0)(MUX_Din0))
				((MUX_Din1)(MUX_Din1))
				((MUX_Din2)(MUX_Din2))
				((MUX_Din3)(MUX_Din3))
				((MUX_Din4)(MUX_Din4))
				((MUX_Din5)(MUX_Din5))
				((MUX_Din6)(MUX_Din6))
				((MUX_Din7)(MUX_Din7))
				((MUX_Dout)(MUX_Dout))
			)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((REG_Din)(REG_Din))
				((REG_CMD)(REG_CMD))
				((REG_FLAG_H)(REG_FLAG_H))
				((REG_FLAG_L)(REG_FLAG_L))
				((REG_Dout)(REG_Dout))
			)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((REG_Din)(REG_Din))
				((REG_CMD)(REG_CMD))
				((REG_FLAG_H)(REG_FLAG_H))
				((REG_FLAG_L)(REG_FLAG_L))
				((REG_Dout)(REG_Dout))
			)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((REG_Din)(REG_Din))
				((REG_CMD)(REG_CMD))
				((REG_FLAG_H)(REG_FLAG_H))
				((REG_FLAG_L)(REG_FLAG_L))
				((REG_Dout)(REG_Dout))
			)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((REG_Din)(REG_Din))
				((REG_CMD)(REG_CMD))
				((REG_FLAG_H)(REG_FLAG_H))
				((REG_FLAG_L)(REG_FLAG_L))
				((REG_Dout)(REG_Dout))
			)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((REG_Din)(REG_Din))
				((REG_CMD)(REG_CMD))
				((REG_FLAG_H)(REG_FLAG_H))
				((REG_FLAG_L)(REG_FLAG_L))
				((REG_Dout)(REG_Dout))
			)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((REG_Din)(REG_Din))
				((REG_CMD)(REG_CMD))
				((REG_FLAG_H)(REG_FLAG_H))
				((REG_FLAG_L)(REG_FLAG_L))
				((REG_Dout)(REG_Dout))
			)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((Xin)(Xin))
				((FLG_Dout)(FLG_Dout))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000044 55 3607          1569096491486 rtl
(_unit VHDL (ctrl 0 28(rtl 0 70))
	(_version vd0)
	(_time 1569096491487 2019.09.21 23:08:11)
	(_source (\./../src/n_ctrl.vhd\))
	(_parameters tan)
	(_code 1a1d4a1c4f4c4c0c491d4c4c0e41491c491c191d1e1d18)
	(_ent
		(_time 1569096491464)
	)
	(_object
		(_port (_int CLK -1 0 31(_ent(_in)(_event))))
		(_port (_int RST -1 0 32(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 35(_array -1 ((_to i 1 i 69)))))
		(_port (_int ROM_Din 0 0 35(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 36(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 39(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 43(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 44(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 45(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 46(_ent(_out))))
		(_port (_int CMD 5 0 47(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 50(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 50(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 51(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 52(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 53(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 54(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 55(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 60(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 60(_ent(_out))))
		(_port (_int Done -1 0 63(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 64(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~75}~13 0 71(_array -1 ((_to i 1 i 75)))))
		(_sig (_int current 8 0 71(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 72(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 72(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 73(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 74(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 74(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 75(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 76(_arch(_uni))))
		(_sig (_int FLG_TMP -1 0 77(_arch(_uni((i 2))))))
		(_prcs
			(line__80(_arch 0 0 80(_prcs (_trgt(19)(20)(21)(22)(23)(24)(25)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1191          1569096491557 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1569096491558 2019.09.21 23:08:11)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 686f6f69653e347e3e3b7d33316e3c6f6d6f606e3c)
	(_ent
		(_time 1569096491552)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1569096491612 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1569096491613 2019.09.21 23:08:11)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 9791c69895c0c480909182cdc19095919291909095)
	(_ent
		(_time 1569096491606)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(7)(4)(5)(6))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1569096491673 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1569096491674 2019.09.21 23:08:11)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code d5d28087838286c3d286968f83d3d3d386d3d2d3d3)
	(_ent
		(_time 1569096491667)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000047 55 11306         1569096491913 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1569096491914 2019.09.21 23:08:11)
	(_source (\./../src/n_top.vhd\))
	(_parameters tan)
	(_code c0c69095969694d7c4c792ced09b95c696c7c0c7c4c696)
	(_ent
		(_time 1569096491269)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1569096491936 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1569096491937 2019.09.21 23:08:11)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code dfd98f8ddf898bca8d8dcb858cd8dbd989d8dfda89)
	(_ent
		(_time 1569096490973)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 49(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 57(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 66(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 81 (top_tb))
	(_version vd0)
	(_time 1569096491945 2019.09.21 23:08:11)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code dfd98f8d8c8988c8dbdecd858bd98ad9dcd9d7da89)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 2032          1569282264702 rtl
(_unit VHDL (rom 0 26(rtl 0 34))
	(_version vd0)
	(_time 1569282264703 2019.09.24 02:44:24)
	(_source (\./../src/n_rom.vhd\))
	(_parameters tan)
	(_code bde9b7e9bfeabdaabdedfbe7b8babfbbebbbe9babf)
	(_ent
		(_time 1569096491155)
	)
	(_object
		(_port (_int RST_ROM -1 0 28(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 29(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 30(_array -1 ((_to i 1 i 69)))))
		(_port (_int ROM_Dout 1 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 36(_array -1 ((_to i 1 i 69)))))
		(_type (_int memory 0 36(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 38(_arch((0(_string \"010000000000000100000000000000000000000000000000000000000000000000000"\))(1(_string \"000000000000000000000010000000000000000000000000000000000000000000000"\))(2(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(3(_string \"100110000011000000000000000000000000000000000000000000000000000000000"\))(4(_string \"000000001000000000000000000000000000000000000000001000000000000000000"\))(5(_string \"000000000000000000000000000000000000000000000000000000000000000000000"\))(6(_string \"111010000100100000000000000000000000000000000000000000000000000000000"\))(7(_string \"001000000000000000000000000000000000000000000000000000000000000000000"\))(8(_string \"000000000000000000000000000000000000000000000000000000000001100010110"\))(9(_string \"000000000100000010000000000000000000000000000000000000000000000000001"\))(10(_string \"111110000001100000000000000000000000000000000000000000000000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1221          1569282264821 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1569282264822 2019.09.24 02:44:24)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 2a7e212e7e7d793d2d2c3f707c2d282c2f2c2d2d28)
	(_ent
		(_time 1569096491605)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 862           1569282264881 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1569282264882 2019.09.24 02:44:24)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 693c6369353f397f6b392c323c6f6a6f3c6e6d6f6a)
	(_ent
		(_time 1569096491205)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(3)(4))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1191          1569282264941 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1569282264942 2019.09.24 02:44:24)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code a7f2faf1a5f1fbb1f1f4b2fcfea1f3a0a2a0afa1f3)
	(_ent
		(_time 1569096491551)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3607          1569282265018 rtl
(_unit VHDL (ctrl 0 28(rtl 0 70))
	(_version vd0)
	(_time 1569282265019 2019.09.24 02:44:25)
	(_source (\./../src/n_ctrl.vhd\))
	(_parameters tan)
	(_code f5a0ffa4f4a3a3e3a6f2a3a3e1aea6f3a6f3f6f2f1f2f7)
	(_ent
		(_time 1569096491463)
	)
	(_object
		(_port (_int CLK -1 0 31(_ent(_in)(_event))))
		(_port (_int RST -1 0 32(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 35(_array -1 ((_to i 1 i 69)))))
		(_port (_int ROM_Din 0 0 35(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 36(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 39(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 43(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 44(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 45(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 46(_ent(_out))))
		(_port (_int CMD 5 0 47(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 50(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 50(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 51(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 52(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 53(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 54(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 55(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 60(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 60(_ent(_out))))
		(_port (_int Done -1 0 63(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 64(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~75}~13 0 71(_array -1 ((_to i 1 i 75)))))
		(_sig (_int current 8 0 71(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 72(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 72(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 73(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 74(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 74(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 75(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 76(_arch(_uni))))
		(_sig (_int FLG_TMP -1 0 77(_arch(_uni((i 2))))))
		(_prcs
			(line__80(_arch 0 0 80(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24)(25))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1569282265096 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1569282265097 2019.09.24 02:44:25)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 431614411314105544100019154545451045444545)
	(_ent
		(_time 1569096491666)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1569282265151 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1569282265152 2019.09.24 02:44:25)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 82d7d28cd3d4d397d78691d8d284d1858787d48581)
	(_ent
		(_time 1569096491099)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11306         1569282265352 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1569282265353 2019.09.24 02:44:25)
	(_source (\./../src/n_top.vhd\))
	(_parameters tan)
	(_code 3d696b383f6b692a393a6f332d66683b6b3a3d3a393b6b)
	(_ent
		(_time 1569096491269)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1569282265378 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1569282265379 2019.09.24 02:44:25)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 5d090b5e5f0b09480f0f49070e5a595b0b5a5d580b)
	(_ent
		(_time 1569096490973)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 49(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 57(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 66(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 81 (top_tb))
	(_version vd0)
	(_time 1569282265386 2019.09.24 02:44:25)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 6c383a6c3a3a3b7b686d7e36386a396a6f6a64693a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1569282265440 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569282265441 2019.09.24 02:44:25)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 9bcfcd949fcdcf8ec9958fc1c89c9f9dcd9c9b9ecd)
	(_ent
		(_time 1569096490973)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569282265459 2019.09.24 02:44:25)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code abfffdfcfcfdfcbcafaab9f1ffadfeada8ada3aefd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11306         1569282279211 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1569282279212 2019.09.24 02:44:39)
	(_source (\./../src/n_top.vhd\))
	(_parameters tan)
	(_code 61666461363735766566336f713a346737666166656737)
	(_ent
		(_time 1569096491269)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569282279337 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569282279338 2019.09.24 02:44:39)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code ded9db8cdd888acb8cd0ca848dd9dad888d9dedb88)
	(_ent
		(_time 1569096490973)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569282279344 2019.09.24 02:44:39)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code edeae8bebcbbbafae9ecffb7b9ebb8ebeeebe5e8bb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 2012          1569305606820 rtl
(_unit VHDL(rom 0 26(rtl 0 34))
	(_version vde)
	(_time 1569305606821 2019.09.24 09:13:26)
	(_source(\./../src/n_rom.vhd\))
	(_parameters tan)
	(_code 35603e30666235223565736f303237336333613237)
	(_ent
		(_time 1569305606814)
	)
	(_object
		(_port(_int RST_ROM -1 0 28(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1((_dto i 7 i 0)))))
		(_port(_int ROM_CMD 0 0 29(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 30(_array -1((_to i 1 i 69)))))
		(_port(_int ROM_Dout 1 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 36(_array -1((_to i 1 i 69)))))
		(_type(_int memory 0 36(_array 2((_to i 0 i 255)))))
		(_cnst(_int ROM_CMDln 3 0 38(_arch((0(_string \"010000000000000100000000000000000000000000000000000000000000000000000"\))(1(_string \"000000000000000000000010000000000000000000000000000000000000000000000"\))(2(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(3(_string \"100110000011000000000000000000000000000000000000000000000000000000000"\))(4(_string \"000000001000000000000000000000000000000000000000001000000000000000000"\))(5(_string \"000000000000000000000000000000000000000000000000000000000000000000000"\))(6(_string \"111010000100100000000000000000000000000000000000000000000000000000000"\))(7(_string \"001000000000000000000000000000000000000000000000000000000000000000000"\))(8(_string \"000000000000000000000000000000000000000000000000000000000001100010110"\))(9(_string \"000000000100000010000000000000000000000000000000000000000000000000001"\))(10(_string \"111110000001100000000000000000000000000000000000000000000000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1201          1569305606901 rtl
(_unit VHDL(reg 0 12(rtl 0 26))
	(_version vde)
	(_time 1569305606902 2019.09.24 09:13:26)
	(_source(\./../src/reg.vhd\))
	(_parameters tan)
	(_code 92c7999d95c5c185959487c8c49590949794959590)
	(_ent
		(_time 1569305606881)
	)
	(_object
		(_port(_int CLK -1 0 14(_ent(_in)(_event))))
		(_port(_int RST -1 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1((_dto i 2 i 0)))))
		(_port(_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port(_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port(_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port(_int REG_Dout 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(7)(4)(5)(6))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 849           1569305606966 rtl
(_unit VHDL(cnt 0 12(rtl 0 22))
	(_version vde)
	(_time 1569305606967 2019.09.24 09:13:26)
	(_source(\./../src/cnt.vhd\))
	(_parameters tan)
	(_code d185db83858781c7d381948a84d7d2d784d6d5d7d2)
	(_ent
		(_time 1569305606959)
	)
	(_object
		(_port(_int CLK -1 0 14(_ent(_in)(_event))))
		(_port(_int RST -1 0 15(_ent(_in))))
		(_port(_int CNT_CMD -1 0 16(_ent(_in))))
		(_port(_int CNT_Flag -1 0 17(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1((_dto i 7 i 0)))))
		(_sig(_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1171          1569305607024 rtl
(_unit VHDL(mux 0 12(rtl 0 31))
	(_version vde)
	(_time 1569305607025 2019.09.24 09:13:27)
	(_source(\./../src/mux.vhd\))
	(_parameters tan)
	(_code 0f5b0a085c595319595c1a5456095b080a0807095b)
	(_ent
		(_time 1569305607018)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int MUX_CMD 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int MUX_Din0 1 0 16(_ent(_in))))
		(_port(_int MUX_Din1 1 0 17(_ent(_in))))
		(_port(_int MUX_Din2 1 0 18(_ent(_in))))
		(_port(_int MUX_Din3 1 0 19(_ent(_in))))
		(_port(_int MUX_Din4 1 0 20(_ent(_in))))
		(_port(_int MUX_Din5 1 0 21(_ent(_in))))
		(_port(_int MUX_Din6 1 0 22(_ent(_in))))
		(_port(_int MUX_Din7 1 0 23(_ent(_in))))
		(_port(_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs(_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3547          1569305607124 rtl
(_unit VHDL(ctrl 0 28(rtl 0 70))
	(_version vde)
	(_time 1569305607125 2019.09.24 09:13:27)
	(_source(\./../src/n_ctrl.vhd\))
	(_parameters tan)
	(_code 6d393f6c3d3b3b7b3e6a3b3b79363e6b3e6b6e6a696a6f)
	(_ent
		(_time 1569305607092)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int RST -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 35(_array -1((_to i 1 i 69)))))
		(_port(_int ROM_Din 0 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1((_dto i 15 i 0)))))
		(_port(_int Din 1 0 36(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1((_to i 1 i 18)))))
		(_port(_int FlagV 2 0 39(_ent(_in)(_event))))
		(_port(_int CNT_CMD -1 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1((_dto i 3 i 0)))))
		(_port(_int MUX_CMD 3 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_CMD 4 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1((_dto i 7 i 0)))))
		(_port(_int ROM_CMD 5 0 46(_ent(_out))))
		(_port(_int CMD 5 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 50(_array -1((_dto i 2 i 0)))))
		(_port(_int REG_A_CMD 6 0 50(_ent(_out))))
		(_port(_int REG_B_CMD 6 0 51(_ent(_out))))
		(_port(_int REG_C_CMD 6 0 52(_ent(_out))))
		(_port(_int REG_D_CMD 6 0 53(_ent(_out))))
		(_port(_int REG_E_CMD 6 0 54(_ent(_out))))
		(_port(_int REG_F_CMD 6 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 60(_array -1((_dto i 8 i 0)))))
		(_port(_int RST_COMP 7 0 60(_ent(_out))))
		(_port(_int Done -1 0 63(_ent(_out))))
		(_port(_int CTRL_Dout 1 0 64(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~75}~13 0 71(_array -1((_to i 1 i 75)))))
		(_sig(_int current 8 0 71(_arch(_uni))))
		(_type(_int ~UNSIGNED{0~to~7}~13 0 72(_array -1((_to i 0 i 7)))))
		(_sig(_int N_ADDR 9 0 72(_arch(_uni))))
		(_sig(_int C_ADDR 9 0 73(_arch(_uni))))
		(_type(_int ~UNSIGNED{0~to~3}~13 0 74(_array -1((_to i 0 i 3)))))
		(_sig(_int LS 10 0 74(_arch(_uni))))
		(_sig(_int Logic_Jump -1 0 75(_arch(_uni))))
		(_sig(_int CNT_clk -1 0 76(_arch(_uni))))
		(_sig(_int FLG_TMP -1 0 77(_arch(_uni((i 2))))))
		(_prcs
			(line__80(_arch 0 0 80(_prcs(_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24)(25))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 810           1569305607196 rtl
(_unit VHDL(flg 0 34(rtl 0 45))
	(_version vde)
	(_time 1569305607197 2019.09.24 09:13:27)
	(_source(\./../src/flg.vhd\))
	(_parameters tan)
	(_code bbefecefbaece8adbce8f8e1edbdbdbde8bdbcbdbd)
	(_ent
		(_time 1569305607190)
	)
	(_object
		(_port(_int CLK -1 0 37(_ent(_in)(_event))))
		(_port(_int RST -1 0 38(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1((_to i 1 i 18)))))
		(_port(_int Xin 0 0 39(_ent(_in))))
		(_port(_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1507          1569305607254 rtl
(_unit VHDL(alu_s 0 16(rtl 0 29))
	(_version vde)
	(_time 1569305607255 2019.09.24 09:13:27)
	(_source(\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code eabebab9e8bcbbffbfeef9b0baecb9edefefbcede9)
	(_ent
		(_time 1569305607246)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_CMD 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port(_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port(_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port(_int ALU_Dout 1 0 23(_ent(_out))))
		(_type(_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1((_dto i 16 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3(3))(4)(5(d_15_0)))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment(_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment(_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment(_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11145         1569305607532 struct
(_unit VHDL(top 0 28(struct 0 41))
	(_version vde)
	(_time 1569305607533 2019.09.24 09:13:27)
	(_source(\./../src/n_top.vhd\))
	(_parameters tan)
	(_code 03565405565557140704510d1358560555040304070555)
	(_ent
		(_time 1569305607336)
	)
	(_comp
		(CTRL
			(_object
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 47(_ent (_in))))
				(_port(_int ROM_Din 1 0 50(_ent (_in))))
				(_port(_int Din 2 0 51(_ent (_in))))
				(_port(_int FlagV 3 0 54(_ent (_in))))
				(_port(_int CNT_CMD -1 0 58(_ent (_out))))
				(_port(_int MUX_CMD 4 0 59(_ent (_out))))
				(_port(_int ALU_CMD 5 0 60(_ent (_out))))
				(_port(_int ROM_CMD 6 0 61(_ent (_out))))
				(_port(_int CMD 6 0 62(_ent (_out))))
				(_port(_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port(_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port(_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port(_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port(_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port(_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port(_int RST_COMP 8 0 75(_ent (_out))))
				(_port(_int Done -1 0 78(_ent (_out))))
				(_port(_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int MUX_CMD 14 0 122(_ent (_in))))
				(_port(_int MUX_Din0 15 0 123(_ent (_in))))
				(_port(_int MUX_Din1 15 0 124(_ent (_in))))
				(_port(_int MUX_Din2 15 0 125(_ent (_in))))
				(_port(_int MUX_Din3 15 0 126(_ent (_in))))
				(_port(_int MUX_Din4 15 0 127(_ent (_in))))
				(_port(_int MUX_Din5 15 0 128(_ent (_in))))
				(_port(_int MUX_Din6 15 0 129(_ent (_in))))
				(_port(_int MUX_Din7 15 0 130(_ent (_in))))
				(_port(_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port(_int ALU_CMD 9 0 87(_ent (_in))))
				(_port(_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port(_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port(_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port(_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port(_int RST_ROM -1 0 147(_ent (_in))))
				(_port(_int ROM_CMD 16 0 148(_ent (_in))))
				(_port(_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port(_int CLK -1 0 138(_ent (_in))))
				(_port(_int RST -1 0 139(_ent (_in))))
				(_port(_int CNT_CMD -1 0 140(_ent (_in))))
				(_port(_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int RST -1 0 111(_ent (_in))))
				(_port(_int REG_Din 12 0 112(_ent (_in))))
				(_port(_int REG_CMD 13 0 113(_ent (_in))))
				(_port(_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port(_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port(_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 99(_ent (_in))))
				(_port(_int Xin 11 0 100(_ent (_in))))
				(_port(_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use(_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use(_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use(_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use(_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use(_ent . FLG)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RST -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1((_dto i 15 i 0)))))
		(_port(_int Din 0 0 31(_ent(_in))))
		(_port(_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port(_int S_Done -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1((_to i 1 i 69)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1((_to i 1 i 69)))))
		(_sig(_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1((_dto i 4 i 0)))))
		(_sig(_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1((_dto i 15 i 0)))))
		(_sig(_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1((_dto i 7 i 0)))))
		(_sig(_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig(_int sCMD 20 0 169(_arch(_uni))))
		(_sig(_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig(_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig(_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig(_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1((_dto i 2 i 0)))))
		(_sig(_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1((_dto i 3 i 0)))))
		(_sig(_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig(_int sData 19 0 177(_arch(_uni))))
		(_sig(_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig(_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig(_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig(_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig(_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig(_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig(_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig(_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1((_to i 1 i 69)))))
		(_sig(_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig(_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1((_to i 0 i 4)))))
		(_sig(_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1((_to i 1 i 18)))))
		(_sig(_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig(_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1675          1569305607573 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1569305607574 2019.09.24 09:13:27)
	(_source(\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 326765376664662760602668613536346435323764)
	(_ent
		(_time 1569305607565)
	)
	(_comp
		(TOP
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int Din 0 0 16(_ent (_in))))
				(_port(_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port(_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use(_ent . TOP)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 0 22(_arch(_uni))))
		(_sig(_int RST -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int Din 1 0 24(_arch(_uni))))
		(_sig(_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig(_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 49(_prcs(_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 57(_prcs(_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 66(_prcs(_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 81 (top_tb))
	(_version vde)
	(_time 1569305607594 2019.09.24 09:13:27)
	(_source(\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 4217154045141555464350181644174441444a4714)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1708          1569305607646 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 1 10))
	(_version vde)
	(_time 1569305607647 2019.09.24 09:13:27)
	(_source(\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 7124267026272564237f652b227675772776717427)
	(_ent
		(_time 1569305607564)
	)
	(_comp
		(TOP
			(_object
				(_port(_int CLK -1 1 14(_ent (_in))))
				(_port(_int RST -1 1 15(_ent (_in))))
				(_port(_int Din 0 1 16(_ent (_in))))
				(_port(_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port(_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use(_ent . TOP)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 1 22(_arch(_uni))))
		(_sig(_int RST -1 1 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int Din 1 1 24(_arch(_uni))))
		(_sig(_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig(_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs(_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs(_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs(_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50528770)
		(33686019 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 380 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vde)
	(_time 1569305607675 2019.09.24 09:13:27)
	(_source(\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 90c5c79f95c6c787949182cac496c59693969895c6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 2012          1569305630397 rtl
(_unit VHDL(rom 0 26(rtl 0 34))
	(_version vde)
	(_time 1569305630398 2019.09.24 09:13:50)
	(_source(\./../src/n_rom.vhd\))
	(_parameters tan)
	(_code adabaafaaffaadbaadfdebf7a8aaafabfbabf9aaaf)
	(_ent
		(_time 1569305606813)
	)
	(_object
		(_port(_int RST_ROM -1 0 28(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1((_dto i 7 i 0)))))
		(_port(_int ROM_CMD 0 0 29(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 30(_array -1((_to i 1 i 69)))))
		(_port(_int ROM_Dout 1 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 36(_array -1((_to i 1 i 69)))))
		(_type(_int memory 0 36(_array 2((_to i 0 i 255)))))
		(_cnst(_int ROM_CMDln 3 0 38(_arch((0(_string \"010000000000000100000000000000000000000000000000000000000000000000000"\))(1(_string \"000000000000000000000010000000000000000000000000000000000000000000000"\))(2(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(3(_string \"100110000011000000000000000000000000000000000000000000000000000000000"\))(4(_string \"000000001000000000000000000000000000000000000000001000000000000000000"\))(5(_string \"000000000000000000000000000000000000000000000000000000000000000000000"\))(6(_string \"111010000100100000000000000000000000000000000000000000000000000000000"\))(7(_string \"001000000000000000000000000000000000000000000000000000000000000000000"\))(8(_string \"000000000000000000000000000000000000000000000000000000000001100010110"\))(9(_string \"000000000100000010000000000000000000000000000000000000000000000000001"\))(10(_string \"111110000001100000000000000000000000000000000000000000000000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1201          1569305630449 rtl
(_unit VHDL(reg 0 12(rtl 0 26))
	(_version vde)
	(_time 1569305630450 2019.09.24 09:13:50)
	(_source(\./../src/reg.vhd\))
	(_parameters tan)
	(_code dbdddc898c8c88ccdcddce818ddcd9dddedddcdcd9)
	(_ent
		(_time 1569305606880)
	)
	(_object
		(_port(_int CLK -1 0 14(_ent(_in)(_event))))
		(_port(_int RST -1 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1((_dto i 2 i 0)))))
		(_port(_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port(_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port(_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port(_int REG_Dout 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 849           1569305630514 rtl
(_unit VHDL(cnt 0 12(rtl 0 22))
	(_version vde)
	(_time 1569305630515 2019.09.24 09:13:50)
	(_source(\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 1a1d1f1d1e4c4a0c184a5f414f1c191c4f1d1e1c19)
	(_ent
		(_time 1569305606958)
	)
	(_object
		(_port(_int CLK -1 0 14(_ent(_in)(_event))))
		(_port(_int RST -1 0 15(_ent(_in))))
		(_port(_int CNT_CMD -1 0 16(_ent(_in))))
		(_port(_int CNT_Flag -1 0 17(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1((_dto i 7 i 0)))))
		(_sig(_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1171          1569305630543 rtl
(_unit VHDL(mux 0 12(rtl 0 31))
	(_version vde)
	(_time 1569305630544 2019.09.24 09:13:50)
	(_source(\./../src/mux.vhd\))
	(_parameters tan)
	(_code 393e6b3d356f652f6f6a2c62603f6d3e3c3e313f6d)
	(_ent
		(_time 1569305607017)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int MUX_CMD 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int MUX_Din0 1 0 16(_ent(_in))))
		(_port(_int MUX_Din1 1 0 17(_ent(_in))))
		(_port(_int MUX_Din2 1 0 18(_ent(_in))))
		(_port(_int MUX_Din3 1 0 19(_ent(_in))))
		(_port(_int MUX_Din4 1 0 20(_ent(_in))))
		(_port(_int MUX_Din5 1 0 21(_ent(_in))))
		(_port(_int MUX_Din6 1 0 22(_ent(_in))))
		(_port(_int MUX_Din7 1 0 23(_ent(_in))))
		(_port(_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs(_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3547          1569305630593 rtl
(_unit VHDL(ctrl 0 28(rtl 0 70))
	(_version vde)
	(_time 1569305630594 2019.09.24 09:13:50)
	(_source(\./../src/n_ctrl.vhd\))
	(_parameters tan)
	(_code 686f6d69643e3e7e3b6f3e3e7c333b6e3b6e6b6f6c6f6a)
	(_ent
		(_time 1569305607091)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int RST -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 35(_array -1((_to i 1 i 69)))))
		(_port(_int ROM_Din 0 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1((_dto i 15 i 0)))))
		(_port(_int Din 1 0 36(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1((_to i 1 i 18)))))
		(_port(_int FlagV 2 0 39(_ent(_in)(_event))))
		(_port(_int CNT_CMD -1 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1((_dto i 3 i 0)))))
		(_port(_int MUX_CMD 3 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_CMD 4 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1((_dto i 7 i 0)))))
		(_port(_int ROM_CMD 5 0 46(_ent(_out))))
		(_port(_int CMD 5 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 50(_array -1((_dto i 2 i 0)))))
		(_port(_int REG_A_CMD 6 0 50(_ent(_out))))
		(_port(_int REG_B_CMD 6 0 51(_ent(_out))))
		(_port(_int REG_C_CMD 6 0 52(_ent(_out))))
		(_port(_int REG_D_CMD 6 0 53(_ent(_out))))
		(_port(_int REG_E_CMD 6 0 54(_ent(_out))))
		(_port(_int REG_F_CMD 6 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 60(_array -1((_dto i 8 i 0)))))
		(_port(_int RST_COMP 7 0 60(_ent(_out))))
		(_port(_int Done -1 0 63(_ent(_out))))
		(_port(_int CTRL_Dout 1 0 64(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~75}~13 0 71(_array -1((_to i 1 i 75)))))
		(_sig(_int current 8 0 71(_arch(_uni))))
		(_type(_int ~UNSIGNED{0~to~7}~13 0 72(_array -1((_to i 0 i 7)))))
		(_sig(_int N_ADDR 9 0 72(_arch(_uni))))
		(_sig(_int C_ADDR 9 0 73(_arch(_uni))))
		(_type(_int ~UNSIGNED{0~to~3}~13 0 74(_array -1((_to i 0 i 3)))))
		(_sig(_int LS 10 0 74(_arch(_uni))))
		(_sig(_int Logic_Jump -1 0 75(_arch(_uni))))
		(_sig(_int CNT_clk -1 0 76(_arch(_uni))))
		(_sig(_int FLG_TMP -1 0 77(_arch(_uni((i 2))))))
		(_prcs
			(line__80(_arch 0 0 80(_prcs(_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24)(25))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 810           1569305630640 rtl
(_unit VHDL(flg 0 34(rtl 0 45))
	(_version vde)
	(_time 1569305630641 2019.09.24 09:13:50)
	(_source(\./../src/flg.vhd\))
	(_parameters tan)
	(_code 97909798c3c0c48190c4d4cdc1919191c491909191)
	(_ent
		(_time 1569305607189)
	)
	(_object
		(_port(_int CLK -1 0 37(_ent(_in)(_event))))
		(_port(_int RST -1 0 38(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1((_to i 1 i 18)))))
		(_port(_int Xin 0 0 39(_ent(_in))))
		(_port(_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1507          1569305630668 rtl
(_unit VHDL(alu_s 0 16(rtl 0 29))
	(_version vde)
	(_time 1569305630669 2019.09.24 09:13:50)
	(_source(\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code b6b1b1e2e3e0e7a3e3b2a5ece6b0e5b1b3b3e0b1b5)
	(_ent
		(_time 1569305607245)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_CMD 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port(_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port(_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port(_int ALU_Dout 1 0 23(_ent(_out))))
		(_type(_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1((_dto i 16 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3(3))(4)(5(d_15_0)))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment(_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment(_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment(_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11145         1569305630762 struct
(_unit VHDL(top 0 28(struct 0 41))
	(_version vde)
	(_time 1569305630763 2019.09.24 09:13:50)
	(_source(\./../src/n_top.vhd\))
	(_parameters tan)
	(_code 14121713464240031013461a044f411242131413101242)
	(_ent
		(_time 1569305607335)
	)
	(_comp
		(CTRL
			(_object
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 47(_ent (_in))))
				(_port(_int ROM_Din 1 0 50(_ent (_in))))
				(_port(_int Din 2 0 51(_ent (_in))))
				(_port(_int FlagV 3 0 54(_ent (_in))))
				(_port(_int CNT_CMD -1 0 58(_ent (_out))))
				(_port(_int MUX_CMD 4 0 59(_ent (_out))))
				(_port(_int ALU_CMD 5 0 60(_ent (_out))))
				(_port(_int ROM_CMD 6 0 61(_ent (_out))))
				(_port(_int CMD 6 0 62(_ent (_out))))
				(_port(_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port(_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port(_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port(_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port(_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port(_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port(_int RST_COMP 8 0 75(_ent (_out))))
				(_port(_int Done -1 0 78(_ent (_out))))
				(_port(_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int MUX_CMD 14 0 122(_ent (_in))))
				(_port(_int MUX_Din0 15 0 123(_ent (_in))))
				(_port(_int MUX_Din1 15 0 124(_ent (_in))))
				(_port(_int MUX_Din2 15 0 125(_ent (_in))))
				(_port(_int MUX_Din3 15 0 126(_ent (_in))))
				(_port(_int MUX_Din4 15 0 127(_ent (_in))))
				(_port(_int MUX_Din5 15 0 128(_ent (_in))))
				(_port(_int MUX_Din6 15 0 129(_ent (_in))))
				(_port(_int MUX_Din7 15 0 130(_ent (_in))))
				(_port(_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port(_int ALU_CMD 9 0 87(_ent (_in))))
				(_port(_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port(_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port(_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port(_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port(_int RST_ROM -1 0 147(_ent (_in))))
				(_port(_int ROM_CMD 16 0 148(_ent (_in))))
				(_port(_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port(_int CLK -1 0 138(_ent (_in))))
				(_port(_int RST -1 0 139(_ent (_in))))
				(_port(_int CNT_CMD -1 0 140(_ent (_in))))
				(_port(_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int RST -1 0 111(_ent (_in))))
				(_port(_int REG_Din 12 0 112(_ent (_in))))
				(_port(_int REG_CMD 13 0 113(_ent (_in))))
				(_port(_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port(_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port(_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 99(_ent (_in))))
				(_port(_int Xin 11 0 100(_ent (_in))))
				(_port(_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use(_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use(_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use(_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use(_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use(_ent . FLG)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RST -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1((_dto i 15 i 0)))))
		(_port(_int Din 0 0 31(_ent(_in))))
		(_port(_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port(_int S_Done -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1((_to i 1 i 69)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1((_to i 1 i 69)))))
		(_sig(_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1((_dto i 4 i 0)))))
		(_sig(_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1((_dto i 15 i 0)))))
		(_sig(_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1((_dto i 7 i 0)))))
		(_sig(_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig(_int sCMD 20 0 169(_arch(_uni))))
		(_sig(_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig(_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig(_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig(_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1((_dto i 2 i 0)))))
		(_sig(_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1((_dto i 3 i 0)))))
		(_sig(_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig(_int sData 19 0 177(_arch(_uni))))
		(_sig(_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig(_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig(_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig(_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig(_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig(_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig(_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig(_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1((_to i 1 i 69)))))
		(_sig(_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig(_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1((_to i 0 i 4)))))
		(_sig(_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1((_to i 1 i 18)))))
		(_sig(_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig(_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1675          1569305630774 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1569305630775 2019.09.24 09:13:50)
	(_source(\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 24222720767270317676307e772320227223242172)
	(_ent
		(_time 1569305607564)
	)
	(_comp
		(TOP
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int Din 0 0 16(_ent (_in))))
				(_port(_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port(_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use(_ent . TOP)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 0 22(_arch(_uni))))
		(_sig(_int RST -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int Din 1 0 24(_arch(_uni))))
		(_sig(_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig(_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 49(_prcs(_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 57(_prcs(_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 66(_prcs(_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 81 (top_tb))
	(_version vde)
	(_time 1569305630781 2019.09.24 09:13:50)
	(_source(\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 24222720257273332025367e7022712227222c2172)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1708          1569305630811 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 1 10))
	(_version vde)
	(_time 1569305630812 2019.09.24 09:13:50)
	(_source(\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 4345404116151756114d5719104447451544434615)
	(_ent
		(_time 1569305607564)
	)
	(_comp
		(TOP
			(_object
				(_port(_int CLK -1 1 14(_ent (_in))))
				(_port(_int RST -1 1 15(_ent (_in))))
				(_port(_int Din 0 1 16(_ent (_in))))
				(_port(_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port(_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use(_ent . TOP)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 1 22(_arch(_uni))))
		(_sig(_int RST -1 1 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int Din 1 1 24(_arch(_uni))))
		(_sig(_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig(_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs(_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs(_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs(_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50528770)
		(33686019 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 380 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vde)
	(_time 1569305630818 2019.09.24 09:13:50)
	(_source(\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 5254515155040545565340080654075451545a5704)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11145         1569305636983 struct
(_unit VHDL(top 0 28(struct 0 41))
	(_version vde)
	(_time 1569305636984 2019.09.24 09:13:56)
	(_source(\./../src/n_top.vhd\))
	(_parameters tan)
	(_code 7e7b2c7f7d282a697a792c706e252b7828797e797a7828)
	(_ent
		(_time 1569305607335)
	)
	(_comp
		(CTRL
			(_object
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 47(_ent (_in))))
				(_port(_int ROM_Din 1 0 50(_ent (_in))))
				(_port(_int Din 2 0 51(_ent (_in))))
				(_port(_int FlagV 3 0 54(_ent (_in))))
				(_port(_int CNT_CMD -1 0 58(_ent (_out))))
				(_port(_int MUX_CMD 4 0 59(_ent (_out))))
				(_port(_int ALU_CMD 5 0 60(_ent (_out))))
				(_port(_int ROM_CMD 6 0 61(_ent (_out))))
				(_port(_int CMD 6 0 62(_ent (_out))))
				(_port(_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port(_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port(_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port(_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port(_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port(_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port(_int RST_COMP 8 0 75(_ent (_out))))
				(_port(_int Done -1 0 78(_ent (_out))))
				(_port(_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int MUX_CMD 14 0 122(_ent (_in))))
				(_port(_int MUX_Din0 15 0 123(_ent (_in))))
				(_port(_int MUX_Din1 15 0 124(_ent (_in))))
				(_port(_int MUX_Din2 15 0 125(_ent (_in))))
				(_port(_int MUX_Din3 15 0 126(_ent (_in))))
				(_port(_int MUX_Din4 15 0 127(_ent (_in))))
				(_port(_int MUX_Din5 15 0 128(_ent (_in))))
				(_port(_int MUX_Din6 15 0 129(_ent (_in))))
				(_port(_int MUX_Din7 15 0 130(_ent (_in))))
				(_port(_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port(_int ALU_CMD 9 0 87(_ent (_in))))
				(_port(_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port(_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port(_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port(_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port(_int RST_ROM -1 0 147(_ent (_in))))
				(_port(_int ROM_CMD 16 0 148(_ent (_in))))
				(_port(_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port(_int CLK -1 0 138(_ent (_in))))
				(_port(_int RST -1 0 139(_ent (_in))))
				(_port(_int CNT_CMD -1 0 140(_ent (_in))))
				(_port(_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int RST -1 0 111(_ent (_in))))
				(_port(_int REG_Din 12 0 112(_ent (_in))))
				(_port(_int REG_CMD 13 0 113(_ent (_in))))
				(_port(_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port(_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port(_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 99(_ent (_in))))
				(_port(_int Xin 11 0 100(_ent (_in))))
				(_port(_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use(_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use(_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use(_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use(_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use(_ent . FLG)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RST -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1((_dto i 15 i 0)))))
		(_port(_int Din 0 0 31(_ent(_in))))
		(_port(_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port(_int S_Done -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1((_to i 1 i 69)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1((_to i 1 i 69)))))
		(_sig(_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1((_dto i 4 i 0)))))
		(_sig(_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1((_dto i 15 i 0)))))
		(_sig(_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1((_dto i 7 i 0)))))
		(_sig(_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig(_int sCMD 20 0 169(_arch(_uni))))
		(_sig(_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig(_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig(_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig(_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1((_dto i 2 i 0)))))
		(_sig(_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1((_dto i 3 i 0)))))
		(_sig(_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig(_int sData 19 0 177(_arch(_uni))))
		(_sig(_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig(_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig(_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig(_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig(_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig(_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig(_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig(_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1((_to i 1 i 69)))))
		(_sig(_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig(_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1((_to i 0 i 4)))))
		(_sig(_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1((_to i 1 i 18)))))
		(_sig(_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig(_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1708          1569305637374 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 1 10))
	(_version vde)
	(_time 1569305637375 2019.09.24 09:13:57)
	(_source(\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 0501000356535110570b115f560201035302050053)
	(_ent
		(_time 1569305607564)
	)
	(_comp
		(TOP
			(_object
				(_port(_int CLK -1 1 14(_ent (_in))))
				(_port(_int RST -1 1 15(_ent (_in))))
				(_port(_int Din 0 1 16(_ent (_in))))
				(_port(_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port(_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use(_ent . TOP)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 1 22(_arch(_uni))))
		(_sig(_int RST -1 1 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int Din 1 1 24(_arch(_uni))))
		(_sig(_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig(_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs(_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs(_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs(_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50528770)
		(33686019 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 380 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vde)
	(_time 1569305637386 2019.09.24 09:13:57)
	(_source(\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 05010003055352120104175f5103500306030d0053)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 2032          1569359132168 rtl
(_unit VHDL (rom 0 26(rtl 0 34))
	(_version vd0)
	(_time 1569359132169 2019.09.25 00:05:32)
	(_source (\./../src/n_rom.vhd\))
	(_parameters tan)
	(_code 491c4b4b161e495e49190f134c4e4b4f1f4f1d4e4b)
	(_ent
		(_time 1569359132163)
	)
	(_object
		(_port (_int RST_ROM -1 0 28(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 29(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 30(_array -1 ((_to i 1 i 69)))))
		(_port (_int ROM_Dout 1 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 36(_array -1 ((_to i 1 i 69)))))
		(_type (_int memory 0 36(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 38(_arch((0(_string \"010000000000000100000000000000000000000000000000000000000000000000000"\))(1(_string \"000000000000000000000010000000000000000000000000000000000000000000000"\))(2(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(3(_string \"100110000011000000000000000000000000000000000000000000000000000000000"\))(4(_string \"000000001000000000000000000000000000000000000000001000000000000000000"\))(5(_string \"000000000000000000000000000000000000000000000000000000000000000000000"\))(6(_string \"111010000100100000000000000000000000000000000000000000000000000000000"\))(7(_string \"001000000000000000000000000000000000000000000000000000000000000000000"\))(8(_string \"000000000000000000000000000000000000000000000000000000000001100010110"\))(9(_string \"000000000100000010000000000000000000000000000000000000000000000000001"\))(10(_string \"111110000001100000000000000000000000000000000000000000000000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1221          1569359132263 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1569359132264 2019.09.25 00:05:32)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code a7f2a5f0a5f0f4b0a0a1b2fdf1a0a5a1a2a1a0a0a5)
	(_ent
		(_time 1569359132259)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 862           1569359132323 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1569359132324 2019.09.25 00:05:32)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code e6b2e5b5b5b0b6f0e4b6a3bdb3e0e5e0b3e1e2e0e5)
	(_ent
		(_time 1569359132317)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(3)(4))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1191          1569359132379 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1569359132380 2019.09.25 00:05:32)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 15414013154349034346004e4c13411210121d1341)
	(_ent
		(_time 1569359132375)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3607          1569359132469 rtl
(_unit VHDL (ctrl 0 28(rtl 0 70))
	(_version vd0)
	(_time 1569359132470 2019.09.25 00:05:32)
	(_source (\./../src/n_ctrl.vhd\))
	(_parameters tan)
	(_code 7226707274242464217524246629217421747175767570)
	(_ent
		(_time 1569359132449)
	)
	(_object
		(_port (_int CLK -1 0 31(_ent(_in)(_event))))
		(_port (_int RST -1 0 32(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 35(_array -1 ((_to i 1 i 69)))))
		(_port (_int ROM_Din 0 0 35(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 36(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 39(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 43(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 44(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 45(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 46(_ent(_out))))
		(_port (_int CMD 5 0 47(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 50(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 50(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 51(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 52(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 53(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 54(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 55(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 60(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 60(_ent(_out))))
		(_port (_int Done -1 0 63(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 64(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~75}~13 0 71(_array -1 ((_to i 1 i 75)))))
		(_sig (_int current 8 0 71(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 72(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 72(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 73(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 74(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 74(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 75(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 76(_arch(_uni))))
		(_sig (_int FLG_TMP -1 0 77(_arch(_uni((i 2))))))
		(_prcs
			(line__80(_arch 0 0 80(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24)(25))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1569359132539 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1569359132540 2019.09.25 00:05:32)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code b1e5b6e5e3e6e2a7b6e2f2ebe7b7b7b7e2b7b6b7b7)
	(_ent
		(_time 1569359132535)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1569359132601 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1569359132602 2019.09.25 00:05:32)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code efbbefbceab9befabaebfcb5bfe9bce8eaeab9e8ec)
	(_ent
		(_time 1569359132596)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(3(3))(4)(5(d_15_0)))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11306         1569359132804 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1569359132805 2019.09.25 00:05:32)
	(_source (\./../src/n_top.vhd\))
	(_parameters tan)
	(_code baefbceebdeceeadbebde8b4aae1efbcecbdbabdbebcec)
	(_ent
		(_time 1569359132674)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1569359132836 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1569359132837 2019.09.25 00:05:32)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code da8fdc88dd8c8ecf8888ce8089dddedc8cdddadf8c)
	(_ent
		(_time 1569359132831)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 49(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 57(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 66(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 81 (top_tb))
	(_version vd0)
	(_time 1569359132848 2019.09.25 00:05:32)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code e9bcefbae5bfbefeede8fbb3bdefbcefeaefe1ecbf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1690          1569359132896 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569359132897 2019.09.25 00:05:32)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 184d1f1f464e4c0d4a160c424b1f1c1e4e1f181d4e)
	(_ent
		(_time 1569359132830)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50528770)
		(33686019 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569359132912 2019.09.25 00:05:32)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 287d2f2c257e7f3f2c293a727c2e7d2e2b2e202d7e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11306         1569359138782 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1569359138783 2019.09.25 00:05:38)
	(_source (\./../src/n_top.vhd\))
	(_parameters tan)
	(_code 1b4f4e1c1f4d4f0c1f1c49150b404e1d4d1c1b1c1f1d4d)
	(_ent
		(_time 1569359132673)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1690          1569359138905 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569359138906 2019.09.25 00:05:38)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 98cccd97c6cecc8dca968cc2cb9f9c9ece9f989dce)
	(_ent
		(_time 1569359132830)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50528770)
		(33686019 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569359138912 2019.09.25 00:05:38)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 98cccd9795cecf8f9c998ac2cc9ecd9e9b9e909dce)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1859          1569359880966 rtl
(_unit VHDL (rom 0 26(rtl 0 34))
	(_version vd0)
	(_time 1569359880967 2019.09.25 00:18:00)
	(_source (\./../src/n_rom.vhd\))
	(_parameters tan)
	(_code 46401044161146514615001c434144401040124144)
	(_ent
		(_time 1569359132162)
	)
	(_object
		(_port (_int RST_ROM -1 0 28(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 29(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 30(_array -1 ((_to i 1 i 69)))))
		(_port (_int ROM_Dout 1 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 36(_array -1 ((_to i 1 i 69)))))
		(_type (_int memory 0 36(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 38(_arch((0(_string \"010000000000000100000000000000000000000000000000000000000000000000000"\))(1(_string \"010000000000000000000010000000000000000000000000000000000000000000000"\))(2(_string \"010000000000000000000000000001000000000000000000000000000000000000000"\))(3(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(4(_string \"000000000000000000000000000000000000000000000000000100000000000000000"\))(5(_string \"000000001000000000000000000000000000000000000000000000000000000000000"\))(6(_string \"001000000000000000000000000000000000000000000000000000000000000000000"\))(7(_string \"000000000000000000000010000000000000000000000000000000000000000000000"\))(8(_string \"000000000000000000000000000001000000000000000000000000000000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__57(_arch 0 0 57(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1221          1569359881019 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1569359881020 2019.09.25 00:18:01)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 75732374752226627273602f237277737073727277)
	(_ent
		(_time 1569359132258)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 862           1569359881074 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1569359881075 2019.09.25 00:18:01)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code b4b3e3e0e5e2e4a2b6e4f1efe1b2b7b2e1b3b0b2b7)
	(_ent
		(_time 1569359132316)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(3)(4))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1191          1569359881111 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1569359881112 2019.09.25 00:18:01)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code d3d4d380d5858fc58580c6888ad587d4d6d4dbd587)
	(_ent
		(_time 1569359132374)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3607          1569359881164 rtl
(_unit VHDL (ctrl 0 28(rtl 0 70))
	(_version vd0)
	(_time 1569359881165 2019.09.25 00:18:01)
	(_source (\./../src/n_ctrl.vhd\))
	(_parameters tan)
	(_code 0205540504545414510554541659510451040105060500)
	(_ent
		(_time 1569359132448)
	)
	(_object
		(_port (_int CLK -1 0 31(_ent(_in)(_event))))
		(_port (_int RST -1 0 32(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 35(_array -1 ((_to i 1 i 69)))))
		(_port (_int ROM_Din 0 0 35(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 36(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 39(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 43(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 44(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 45(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 46(_ent(_out))))
		(_port (_int CMD 5 0 47(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 50(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 50(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 51(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 52(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 53(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 54(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 55(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 60(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 60(_ent(_out))))
		(_port (_int Done -1 0 63(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 64(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~75}~13 0 71(_array -1 ((_to i 1 i 75)))))
		(_sig (_int current 8 0 71(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 72(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 72(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 73(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 74(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 74(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 75(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 76(_arch(_uni))))
		(_sig (_int FLG_TMP -1 0 77(_arch(_uni((i 2))))))
		(_prcs
			(line__80(_arch 0 0 80(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24)(25))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1569359881212 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1569359881213 2019.09.25 00:18:01)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 31366234636662273662726b673737376237363737)
	(_ent
		(_time 1569359132534)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1569359881242 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1569359881243 2019.09.25 00:18:01)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 50570453030601450554430a005603575555065753)
	(_ent
		(_time 1569359132595)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11306         1569359881331 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1569359881332 2019.09.25 00:18:01)
	(_source (\./../src/n_top.vhd\))
	(_parameters tan)
	(_code aea8fff9adf8fab9aaa9fca0bef5fba8f8a9aea9aaa8f8)
	(_ent
		(_time 1569359132673)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1569359881339 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1569359881340 2019.09.25 00:18:01)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code bdbbece9bfebe9a8efefa9e7eebab9bbebbabdb8eb)
	(_ent
		(_time 1569359132830)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 49(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 57(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 66(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 81 (top_tb))
	(_version vd0)
	(_time 1569359881344 2019.09.25 00:18:01)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code bdbbece9ecebeaaab9bcafe7e9bbe8bbbebbb5b8eb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1690          1569359881375 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569359881376 2019.09.25 00:18:01)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code dddb8c8fdf8b89c88fd3c9878edad9db8bdaddd88b)
	(_ent
		(_time 1569359132830)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50528770)
		(33686019 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569359881379 2019.09.25 00:18:01)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code dddb8c8f8c8b8acad9dccf8789db88dbdedbd5d88b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11306         1569359886381 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1569359886382 2019.09.25 00:18:06)
	(_source (\./../src/n_top.vhd\))
	(_parameters tan)
	(_code 65616365363331726162376b753e306333626562616333)
	(_ent
		(_time 1569359132673)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1690          1569359886534 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569359886535 2019.09.25 00:18:06)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 0105060756575514530f155b520605075706010457)
	(_ent
		(_time 1569359132830)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50528770)
		(33686019 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569359886539 2019.09.25 00:18:06)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 01050607055756160500135b550754070207090457)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1859          1569359909644 rtl
(_unit VHDL (rom 0 26(rtl 0 34))
	(_version vd0)
	(_time 1569359909645 2019.09.25 00:18:29)
	(_source (\./../src/n_rom.vhd\))
	(_parameters tan)
	(_code 46491044161146514615001c434144401040124144)
	(_ent
		(_time 1569359132162)
	)
	(_object
		(_port (_int RST_ROM -1 0 28(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 29(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 30(_array -1 ((_to i 1 i 69)))))
		(_port (_int ROM_Dout 1 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 36(_array -1 ((_to i 1 i 69)))))
		(_type (_int memory 0 36(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 38(_arch((0(_string \"010000000000000100000000000000000000000000000000000000000000000000000"\))(1(_string \"010000000000000000000010000000000000000000000000000000000000000000000"\))(2(_string \"010000000000000000000000000001000000000000000000000000000000000000000"\))(3(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(4(_string \"000000000000000000000000000000000000000000000000000100000000000000000"\))(5(_string \"000000001000000000000000000000000000000000000000000000000000000000000"\))(6(_string \"001000000000000000000000000000000000000000000000000000000000000000000"\))(7(_string \"000000000000000000000010000000000000000000000000000000000000000000000"\))(8(_string \"000000000000000000000000000001000000000000000000000000000000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__57(_arch 0 0 57(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1221          1569359909687 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1569359909688 2019.09.25 00:18:29)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 757a2374752226627273602f237277737073727277)
	(_ent
		(_time 1569359132258)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 862           1569359909729 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1569359909730 2019.09.25 00:18:29)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code a4aaf3f3f5f2f4b2a6f4e1fff1a2a7a2f1a3a0a2a7)
	(_ent
		(_time 1569359132316)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(3)(4))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1191          1569359909767 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1569359909768 2019.09.25 00:18:29)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code c3cdc397c5959fd59590d6989ac597c4c6c4cbc597)
	(_ent
		(_time 1569359132374)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3607          1569359909809 rtl
(_unit VHDL (ctrl 0 28(rtl 0 70))
	(_version vd0)
	(_time 1569359909810 2019.09.25 00:18:29)
	(_source (\./../src/n_ctrl.vhd\))
	(_parameters tan)
	(_code f2fca5a3f4a4a4e4a1f5a4a4e6a9a1f4a1f4f1f5f6f5f0)
	(_ent
		(_time 1569359132448)
	)
	(_object
		(_port (_int CLK -1 0 31(_ent(_in)(_event))))
		(_port (_int RST -1 0 32(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 35(_array -1 ((_to i 1 i 69)))))
		(_port (_int ROM_Din 0 0 35(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 36(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 39(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 43(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 44(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 45(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 46(_ent(_out))))
		(_port (_int CMD 5 0 47(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 50(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 50(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 51(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 52(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 53(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 54(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 55(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 60(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 60(_ent(_out))))
		(_port (_int Done -1 0 63(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 64(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~75}~13 0 71(_array -1 ((_to i 1 i 75)))))
		(_sig (_int current 8 0 71(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 72(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 72(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 73(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 74(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 74(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 75(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 76(_arch(_uni))))
		(_sig (_int FLG_TMP -1 0 77(_arch(_uni((i 2))))))
		(_prcs
			(line__80(_arch 0 0 80(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24)(25))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1569359909855 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1569359909856 2019.09.25 00:18:29)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 212f7225737672372672627b772727277227262727)
	(_ent
		(_time 1569359132534)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1569359909886 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1569359909887 2019.09.25 00:18:29)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 404e1442131611551544531a104613474545164743)
	(_ent
		(_time 1569359132595)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11306         1569359909958 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1569359909959 2019.09.25 00:18:29)
	(_source (\./../src/n_top.vhd\))
	(_parameters tan)
	(_code 7f702e7e7f292b687b782d716f242a7929787f787b7929)
	(_ent
		(_time 1569359132673)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1569359909966 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1569359909967 2019.09.25 00:18:29)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 8e81df808dd8da9bdcdc9ad4dd898a88d8898e8bd8)
	(_ent
		(_time 1569359132830)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 49(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 57(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 66(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 81 (top_tb))
	(_version vd0)
	(_time 1569359909970 2019.09.25 00:18:29)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 8e81df80ded8d9998a8f9cd4da88db888d88868bd8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1690          1569359910005 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569359910006 2019.09.25 00:18:30)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code aea1fff9adf8fabbfca0baf4fda9aaa8f8a9aeabf8)
	(_ent
		(_time 1569359132830)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50528770)
		(33686019 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569359910010 2019.09.25 00:18:30)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code aea1fff9fef8f9b9aaafbcf4faa8fba8ada8a6abf8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11306         1569359912358 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1569359912359 2019.09.25 00:18:32)
	(_source (\./../src/n_top.vhd\))
	(_parameters tan)
	(_code e5ebe6b6b6b3b1f2e1e2b7ebf5beb0e3b3e2e5e2e1e3b3)
	(_ent
		(_time 1569359132673)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1690          1569359912504 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569359912505 2019.09.25 00:18:32)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 727c7e7326242667207c6628217576742475727724)
	(_ent
		(_time 1569359132830)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50528770)
		(33686019 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569359912510 2019.09.25 00:18:32)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 727c7e7375242565767360282674277471747a7724)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 2728          1569448235236 rtl
(_unit VHDL (rom 0 26(rtl 0 34))
	(_version vd0)
	(_time 1569448235237 2019.09.26 00:50:35)
	(_source (\./../src/n_rom.vhd\))
	(_parameters tan)
	(_code 2023702476772037212f667a252722267626742722)
	(_ent
		(_time 1569359132162)
	)
	(_object
		(_port (_int RST_ROM -1 0 28(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 29(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 30(_array -1 ((_to i 1 i 69)))))
		(_port (_int ROM_Dout 1 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 36(_array -1 ((_to i 1 i 69)))))
		(_type (_int memory 0 36(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 38(_arch((0(_string \"010000000000000100000000000000000000000000000000000000000000000000000"\))(1(_string \"010000000000000000000010000000000000000000000000000000000000000000000"\))(2(_string \"010000000000000000000000000001000000000000000000000000000000000000000"\))(3(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(4(_string \"000000000000000000000000000000000000000000000000000100000000000000000"\))(5(_string \"000000001000000000000000000000000000000000000000000000000000000000000"\))(6(_string \"001000000000000000000000000000000000000000000000000000000000000000000"\))(7(_string \"000000000000000000000010000000000000000000000000000000000000000000000"\))(8(_string \"000000000000000000000000000001000000000000000000000000000000000000000"\))(9(_string \"000000000000000000000000000000000000000000000000000000000010000000000"\))(10(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(11(_string \"101100000011000000000000000000000000000000000000000000000000000000000"\))(12(_string \"000000000000000000000000000000000000000000000000001000000000000000000"\))(13(_string \"000000001000000000000000000000000000000000000000000000000000000000000"\))(14(_string \"000000000000000000000000000000000000000000000000000000000000000000001"\))(15(_string \"000000000000000000000001000000000000000000000000000000000000000000000"\))(16(_string \"000000000000000000000000000000010000000000000000000000000000000000000"\))(17(_string \"110110000001100000000000000000000000000000000000000000000000000000000"\))(18(_string \"000000000000000000000000000000000000000000000000000000000000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__68(_arch 0 0 68(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1221          1569448235364 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1569448235365 2019.09.26 00:50:35)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 9d9ecd92cccace8a9a9b88c7cb9a9f9b989b9a9a9f)
	(_ent
		(_time 1569359132258)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 862           1569448235435 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1569448235436 2019.09.26 00:50:35)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code ebe9bab8ecbdbbfde9bbaeb0beede8edbeecefede8)
	(_ent
		(_time 1569359132316)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(3)(4))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1191          1569448235512 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1569448235513 2019.09.26 00:50:35)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 393b3e3d356f652f6f6a2c62603f6d3e3c3e313f6d)
	(_ent
		(_time 1569359132374)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3607          1569448235643 rtl
(_unit VHDL (ctrl 0 28(rtl 0 70))
	(_version vd0)
	(_time 1569448235644 2019.09.26 00:50:35)
	(_source (\./../src/n_ctrl.vhd\))
	(_parameters tan)
	(_code b6b4e6e3b4e0e0a0e5b1e0e0a2ede5b0e5b0b5b1b2b1b4)
	(_ent
		(_time 1569359132448)
	)
	(_object
		(_port (_int CLK -1 0 31(_ent(_in)(_event))))
		(_port (_int RST -1 0 32(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 35(_array -1 ((_to i 1 i 69)))))
		(_port (_int ROM_Din 0 0 35(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 36(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 39(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 43(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 44(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 45(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 46(_ent(_out))))
		(_port (_int CMD 5 0 47(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 50(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 50(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 51(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 52(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 53(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 54(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 55(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 60(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 60(_ent(_out))))
		(_port (_int Done -1 0 63(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 64(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~75}~13 0 71(_array -1 ((_to i 1 i 75)))))
		(_sig (_int current 8 0 71(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 72(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 72(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 73(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 74(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 74(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 75(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 76(_arch(_uni))))
		(_sig (_int FLG_TMP -1 0 77(_arch(_uni((i 2))))))
		(_prcs
			(line__80(_arch 0 0 80(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24)(25))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1569448235752 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1569448235753 2019.09.26 00:50:35)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 24267620737377322377677e722222227722232222)
	(_ent
		(_time 1569359132534)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1569448235848 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1569448235849 2019.09.26 00:50:35)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 8183d48fd3d7d094d48592dbd187d2868484d78682)
	(_ent
		(_time 1569359132595)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11306         1569448236147 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1569448236148 2019.09.26 00:50:36)
	(_source (\./../src/n_top.vhd\))
	(_parameters tan)
	(_code aaa9fbfdadfcfebdaeadf8a4baf1ffacfcadaaadaeacfc)
	(_ent
		(_time 1569359132673)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1569448236184 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1569448236185 2019.09.26 00:50:36)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code d9da888b868f8dcc8b8bcd838adedddf8fded9dc8f)
	(_ent
		(_time 1569359132830)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 49(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 57(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 66(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 81 (top_tb))
	(_version vd0)
	(_time 1569448236205 2019.09.26 00:50:36)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code e9eab8bae5bfbefeede8fbb3bdefbcefeaefe1ecbf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1690          1569448236275 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569448236276 2019.09.26 00:50:36)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 27247523767173327529337d742023217120272271)
	(_ent
		(_time 1569359132830)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50528770)
		(33686019 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569448236298 2019.09.26 00:50:36)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 46451444451011514247541c1240134045404e4310)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11306         1569448244309 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1569448244310 2019.09.26 00:50:44)
	(_source (\./../src/n_top.vhd\))
	(_parameters tan)
	(_code 9697c799c6c0c2819291c49886cdc390c09196919290c0)
	(_ent
		(_time 1569359132673)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1690          1569448244485 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569448244486 2019.09.26 00:50:44)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 4243104016141657104c5618114546441445424714)
	(_ent
		(_time 1569359132830)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50528770)
		(33686019 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569448244495 2019.09.26 00:50:44)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 5253005155040545565340080654075451545a5704)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11306         1569448264048 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1569448264049 2019.09.26 00:51:04)
	(_source (\./../src/n_top.vhd\))
	(_parameters tan)
	(_code acf9fafba9faf8bba8abfea2bcf7f9aafaabacaba8aafa)
	(_ent
		(_time 1569359132673)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1690          1569448264235 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569448264236 2019.09.26 00:51:04)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 683d3f68363e3c7d3a667c323b6f6c6e3e6f686d3e)
	(_ent
		(_time 1569359132830)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50528770)
		(33686019 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569448264240 2019.09.26 00:51:04)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 683d3f68653e3f7f6c697a323c6e3d6e6b6e606d3e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 2554          1569451361386 rtl
(_unit VHDL (rom 0 26(rtl 0 34))
	(_version vd0)
	(_time 1569451361387 2019.09.26 01:42:41)
	(_source (\./../src/n_rom.vhd\))
	(_parameters tan)
	(_code acfdfbfba9fbacbbada2eaf6a9abaeaafaaaf8abae)
	(_ent
		(_time 1569359132162)
	)
	(_object
		(_port (_int RST_ROM -1 0 28(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 29(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 30(_array -1 ((_to i 1 i 69)))))
		(_port (_int ROM_Dout 1 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 36(_array -1 ((_to i 1 i 69)))))
		(_type (_int memory 0 36(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 38(_arch((0(_string \"010000000000000100000000000000000000000000000000000000000000000000000"\))(1(_string \"010000000000000000000010000001000000000000000000000000000000000000000"\))(2(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(3(_string \"000000000000000000000000000000000000000000000000000100000000000000000"\))(4(_string \"000000001000000000000000000000000000000000000000000000000000000000000"\))(5(_string \"001000000000000000000000000000000000000000000000000000000000000000000"\))(6(_string \"000000000000000000000010000000000000000000000000000000000000000000000"\))(7(_string \"000000000000000000000000000001000000000000000000000000000000000000000"\))(8(_string \"000000000000000000000000000000000000000000000000000000000010000000000"\))(9(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(10(_string \"110000000110100000000000000000000000000000000000000000000000000000000"\))(11(_string \"000000000000000000000000000000000000000000000000001000000000000000000"\))(12(_string \"000000001000000000000000000000000000000000000000000000000000000000000"\))(13(_string \"000000000000000000000000000000000000000000000000000000000000000000001"\))(14(_string \"000000000000000000000001000000000000000000000000000000000000000000000"\))(15(_string \"000000000000000000000000000000010000000000000000000000000000000000000"\))(16(_string \"110110000101000000000000000000000000000000000000000000000000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__67(_arch 0 0 67(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1221          1569451361445 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1569451361446 2019.09.26 01:42:41)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code db8a8c898c8c88ccdcddce818ddcd9dddedddcdcd9)
	(_ent
		(_time 1569359132258)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 862           1569451361494 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1569451361495 2019.09.26 01:42:41)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 0a5a5f0c0e5c5a1c085a4f515f0c090c5f0d0e0c09)
	(_ent
		(_time 1569359132316)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(3)(4))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1191          1569451361539 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1569451361540 2019.09.26 01:42:41)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 39693b3d356f652f6f6a2c62603f6d3e3c3e313f6d)
	(_ent
		(_time 1569359132374)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3607          1569451361605 rtl
(_unit VHDL (ctrl 0 28(rtl 0 70))
	(_version vd0)
	(_time 1569451361606 2019.09.26 01:42:41)
	(_source (\./../src/n_ctrl.vhd\))
	(_parameters tan)
	(_code 87d7d28884d1d191d480d1d193dcd481d4818480838085)
	(_ent
		(_time 1569359132448)
	)
	(_object
		(_port (_int CLK -1 0 31(_ent(_in)(_event))))
		(_port (_int RST -1 0 32(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 35(_array -1 ((_to i 1 i 69)))))
		(_port (_int ROM_Din 0 0 35(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 36(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 39(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 43(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 44(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 45(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 46(_ent(_out))))
		(_port (_int CMD 5 0 47(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 50(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 50(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 51(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 52(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 53(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 54(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 55(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 60(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 60(_ent(_out))))
		(_port (_int Done -1 0 63(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 64(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~75}~13 0 71(_array -1 ((_to i 1 i 75)))))
		(_sig (_int current 8 0 71(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 72(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 72(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 73(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 74(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 74(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 75(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 76(_arch(_uni))))
		(_sig (_int FLG_TMP -1 0 77(_arch(_uni((i 2))))))
		(_prcs
			(line__80(_arch 0 0 80(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24)(25))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1569451361668 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1569451361669 2019.09.26 01:42:41)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code c5959590939296d3c296869f93c3c3c396c3c2c3c3)
	(_ent
		(_time 1569359132534)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1569451361714 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1569451361715 2019.09.26 01:42:41)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code f4a4a3a4a3a2a5e1a1f0e7aea4f2a7f3f1f1a2f3f7)
	(_ent
		(_time 1569359132595)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11306         1569451361846 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1569451361847 2019.09.26 01:42:41)
	(_source (\./../src/n_top.vhd\))
	(_parameters tan)
	(_code 71767570262725667576237f612a247727767176757727)
	(_ent
		(_time 1569359132673)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1569451361865 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1569451361866 2019.09.26 01:42:41)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 8186858fd6d7d594d3d395dbd2868587d7868184d7)
	(_ent
		(_time 1569359132830)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 49(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 57(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 66(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 81 (top_tb))
	(_version vd0)
	(_time 1569451361875 2019.09.26 01:42:41)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 9196959e95c7c686959083cbc597c49792979994c7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1690          1569451361934 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569451361935 2019.09.26 01:42:41)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code cfc8cb9acf999bda9dc1db959cc8cbc999c8cfca99)
	(_ent
		(_time 1569359132830)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50528770)
		(33686019 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569451361950 2019.09.26 01:42:41)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code dfd8db8d8c8988c8dbdecd858bd98ad9dcd9d7da89)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11306         1569451365617 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1569451365618 2019.09.26 01:42:45)
	(_source (\./../src/n_top.vhd\))
	(_parameters tan)
	(_code 272075237671733023207529377c722171202720232171)
	(_ent
		(_time 1569359132673)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1690          1569451365784 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569451365785 2019.09.26 01:42:45)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code d3d48181868587c681ddc78980d4d7d585d4d3d685)
	(_ent
		(_time 1569359132830)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50528770)
		(33686019 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569451365790 2019.09.26 01:42:45)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code d3d48181d58584c4d7d2c18987d586d5d0d5dbd685)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11306         1569451388584 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1569451388585 2019.09.26 01:43:08)
	(_source (\./../src/n_top.vhd\))
	(_parameters tan)
	(_code e0e1ecb3b6b6b4f7e4e7b2eef0bbb5e6b6e7e0e7e4e6b6)
	(_ent
		(_time 1569359132673)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1690          1569451388749 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569451388750 2019.09.26 01:43:08)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 8c8d818289dad899de8298d6df8b888ada8b8c89da)
	(_ent
		(_time 1569359132830)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50528770)
		(33686019 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569451388753 2019.09.26 01:43:08)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 8c8d8182dadadb9b888d9ed6d88ad98a8f8a8489da)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 2554          1569451617288 rtl
(_unit VHDL (rom 0 26(rtl 0 34))
	(_version vd0)
	(_time 1569451617289 2019.09.26 01:46:57)
	(_source (\./../src/n_rom.vhd\))
	(_parameters tan)
	(_code 3f6d3b3a3f683f283e3179653a383d3969396b383d)
	(_ent
		(_time 1569359132162)
	)
	(_object
		(_port (_int RST_ROM -1 0 28(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 29(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 30(_array -1 ((_to i 1 i 69)))))
		(_port (_int ROM_Dout 1 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 36(_array -1 ((_to i 1 i 69)))))
		(_type (_int memory 0 36(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 38(_arch((0(_string \"010000000000000100000000000000000000000000000000000000000000000000000"\))(1(_string \"010000000000000000000010000001000000000000000000000000000000000000000"\))(2(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(3(_string \"000000000000000000000000000000000000000000000000000100000000000000000"\))(4(_string \"000000001000000000000000000000000000000000000000000000000000000000000"\))(5(_string \"001000000000000000000000000000000000000000000000000000000000000000000"\))(6(_string \"000000000000000000000010000000000000000000000000000000000000000000000"\))(7(_string \"000000000000000000000000000001000000000000000000000000000000000000000"\))(8(_string \"000000000000000000000000000000000000000000000000000000000010000000000"\))(9(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(10(_string \"110000000110100000000000000000000000000000000000000000000000000000000"\))(11(_string \"000000000000000000000000000000000000000000000000001000000000000000000"\))(12(_string \"000000001000000000000000000000000000000000000000000000000000000000000"\))(13(_string \"000000000000000000000000000000000000000000000000000000000000000000001"\))(14(_string \"000000000000000000000001000000000000000000000000000000000000000000000"\))(15(_string \"000000000000000000000000000000010000000000000000000000000000000000000"\))(16(_string \"110110000101000000000000000000000000000000000000000000000000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__67(_arch 0 0 67(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1221          1569451617325 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1569451617326 2019.09.26 01:46:57)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 6e3c6a6e3e393d7969687b3438696c686b6869696c)
	(_ent
		(_time 1569359132258)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 862           1569451617370 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1569451617371 2019.09.26 01:46:57)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 9dce98929ccbcd8b9fcdd8c6c89b9e9bc89a999b9e)
	(_ent
		(_time 1569359132316)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(3)(4))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1191          1569451617407 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1569451617408 2019.09.26 01:46:57)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code bcefeee9eaeae0aaeaefa9e7e5bae8bbb9bbb4bae8)
	(_ent
		(_time 1569359132374)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3607          1569451617469 rtl
(_unit VHDL (ctrl 0 28(rtl 0 70))
	(_version vd0)
	(_time 1569451617470 2019.09.26 01:46:57)
	(_source (\./../src/n_ctrl.vhd\))
	(_parameters tan)
	(_code faa9ffabafacaceca9fdacaceea1a9fca9fcf9fdfefdf8)
	(_ent
		(_time 1569359132448)
	)
	(_object
		(_port (_int CLK -1 0 31(_ent(_in)(_event))))
		(_port (_int RST -1 0 32(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 35(_array -1 ((_to i 1 i 69)))))
		(_port (_int ROM_Din 0 0 35(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 36(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 39(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 43(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 44(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 45(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 46(_ent(_out))))
		(_port (_int CMD 5 0 47(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 50(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 50(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 51(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 52(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 53(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 54(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 55(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 60(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 60(_ent(_out))))
		(_port (_int Done -1 0 63(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 64(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~75}~13 0 71(_array -1 ((_to i 1 i 75)))))
		(_sig (_int current 8 0 71(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 72(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 72(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 73(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 74(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 74(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 75(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 76(_arch(_uni))))
		(_sig (_int FLG_TMP -1 0 77(_arch(_uni((i 2))))))
		(_prcs
			(line__80(_arch 0 0 80(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24)(25))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1569451617521 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1569451617522 2019.09.26 01:46:57)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 297a282d737e7a3f2e7a6a737f2f2f2f7a2f2e2f2f)
	(_ent
		(_time 1569359132534)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1569451617558 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1569451617559 2019.09.26 01:46:57)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 580b5e5b030e094d0d5c4b02085e0b5f5d5d0e5f5b)
	(_ent
		(_time 1569359132595)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11306         1569451617658 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1569451617659 2019.09.26 01:46:57)
	(_source (\./../src/n_top.vhd\))
	(_parameters tan)
	(_code b6e4b5e2e6e0e2a1b2b1e4b8a6ede3b0e0b1b6b1b2b0e0)
	(_ent
		(_time 1569359132673)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1569451617672 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1569451617673 2019.09.26 01:46:57)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code c597c690969391d09797d19f96c2c1c393c2c5c093)
	(_ent
		(_time 1569359132830)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 49(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 57(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 66(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 81 (top_tb))
	(_version vd0)
	(_time 1569451617681 2019.09.26 01:46:57)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code c597c690c59392d2c1c4d79f91c390c3c6c3cdc093)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1690          1569451617731 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569451617732 2019.09.26 01:46:57)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 0456080256525011560a105e570300025203040152)
	(_ent
		(_time 1569359132830)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686274)
		(33686019 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569451617737 2019.09.26 01:46:57)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 04560802055253130005165e5002510207020c0152)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11306         1569451621466 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1569451621467 2019.09.26 01:47:01)
	(_source (\./../src/n_top.vhd\))
	(_parameters tan)
	(_code 9acb98959dccce8d9e9dc8948ac1cf9ccc9d9a9d9e9ccc)
	(_ent
		(_time 1569359132673)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1690          1569451621650 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569451621651 2019.09.26 01:47:01)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 56075555060002430458420c055152500051565300)
	(_ent
		(_time 1569359132830)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686274)
		(33686019 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569451621656 2019.09.26 01:47:01)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 56075555550001415257440c0250035055505e5300)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 2554          1569451728474 rtl
(_unit VHDL (rom 0 26(rtl 0 34))
	(_version vd0)
	(_time 1569451728475 2019.09.26 01:48:48)
	(_source (\./../src/n_rom.vhd\))
	(_parameters tan)
	(_code 929c989dc6c59285939cd4c897959094c494c69590)
	(_ent
		(_time 1569359132162)
	)
	(_object
		(_port (_int RST_ROM -1 0 28(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 29(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 30(_array -1 ((_to i 1 i 69)))))
		(_port (_int ROM_Dout 1 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 36(_array -1 ((_to i 1 i 69)))))
		(_type (_int memory 0 36(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 38(_arch((0(_string \"010000000000000100000000000000000000000000000000000000000000000000000"\))(1(_string \"010000000000000000000010000001000000000000000000000000000000000000000"\))(2(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(3(_string \"000000000000000000000000000000000000000000000000000100000000000000000"\))(4(_string \"000000001000000000000000000000000000000000000000000000000000000000000"\))(5(_string \"001000000000000000000000000000000000000000000000000000000000000000000"\))(6(_string \"000000000000000000000010000000000000000000000000000000000000000000000"\))(7(_string \"000000000000000000000000000001000000000000000000000000000000000000000"\))(8(_string \"000000000000000000000000000000000000000000000000000000000010000000000"\))(9(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(10(_string \"110000000110100000000000000000000000000000000000000000000000000000000"\))(11(_string \"000000000000000000000000000000000000000000000000001000000000000000000"\))(12(_string \"000000001000000000000000000000000000000000000000000000000000000000000"\))(13(_string \"000000000000000000000000000000000000000000000000000000000000000000001"\))(14(_string \"000000000000000000000001000000000000000000000000000000000000000000000"\))(15(_string \"000000000000000000000000000000010000000000000000000000000000000000000"\))(16(_string \"110110000101000000000000000000000000000000000000000000000000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__67(_arch 0 0 67(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1221          1569451728510 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1569451728511 2019.09.26 01:48:48)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code b2bcb8e6b5e5e1a5b5b4a7e8e4b5b0b4b7b4b5b5b0)
	(_ent
		(_time 1569359132258)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 862           1569451728554 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1569451728555 2019.09.26 01:48:48)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code e0efebb3b5b6b0f6e2b0a5bbb5e6e3e6b5e7e4e6e3)
	(_ent
		(_time 1569359132316)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(3)(4))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1191          1569451728587 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1569451728588 2019.09.26 01:48:48)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 000f5d0705565c165653155b590654070507080654)
	(_ent
		(_time 1569359132374)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3607          1569451728643 rtl
(_unit VHDL (ctrl 0 28(rtl 0 70))
	(_version vd0)
	(_time 1569451728644 2019.09.26 01:48:48)
	(_source (\./../src/n_ctrl.vhd\))
	(_parameters tan)
	(_code 3e31343a6f6868286d3968682a656d386d383d393a393c)
	(_ent
		(_time 1569359132448)
	)
	(_object
		(_port (_int CLK -1 0 31(_ent(_in)(_event))))
		(_port (_int RST -1 0 32(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 35(_array -1 ((_to i 1 i 69)))))
		(_port (_int ROM_Din 0 0 35(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 36(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 39(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 43(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 44(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 45(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 46(_ent(_out))))
		(_port (_int CMD 5 0 47(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 50(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 50(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 51(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 52(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 53(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 54(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 55(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 60(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 60(_ent(_out))))
		(_port (_int Done -1 0 63(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 64(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~75}~13 0 71(_array -1 ((_to i 1 i 75)))))
		(_sig (_int current 8 0 71(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 72(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 72(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 73(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 74(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 74(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 75(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 76(_arch(_uni))))
		(_sig (_int FLG_TMP -1 0 77(_arch(_uni((i 2))))))
		(_prcs
			(line__80(_arch 0 0 80(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24)(25))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1569451728697 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1569451728698 2019.09.26 01:48:48)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 6d62626d6a3a3e7b6a3e2e373b6b6b6b3e6b6a6b6b)
	(_ent
		(_time 1569359132534)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1569451728733 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1569451728734 2019.09.26 01:48:48)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 9c9394939ccacd89c9988fc6cc9acf9b9999ca9b9f)
	(_ent
		(_time 1569359132595)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(3(3))(4)(5(d_15_0)))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11306         1569451728831 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1569451728832 2019.09.26 01:48:48)
	(_source (\./../src/n_top.vhd\))
	(_parameters tan)
	(_code faf4f7aafdacaeedfefda8f4eaa1affcacfdfafdfefcac)
	(_ent
		(_time 1569359132673)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1569451728844 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1569451728845 2019.09.26 01:48:48)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 09075c0f565f5d1c5b5b1d535a0e0d0f5f0e090c5f)
	(_ent
		(_time 1569359132830)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 49(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 57(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 66(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 81 (top_tb))
	(_version vd0)
	(_time 1569451728852 2019.09.26 01:48:48)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 09075c0f055f5e1e0d081b535d0f5c0f0a0f010c5f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1690          1569451728891 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569451728892 2019.09.26 01:48:48)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 38366d3d666e6c2d6a362c626b3f3c3e6e3f383d6e)
	(_ent
		(_time 1569359132830)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686274)
		(33686019 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569451728899 2019.09.26 01:48:48)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 38366d3d356e6f2f3c392a626c3e6d3e3b3e303d6e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11306         1569451732353 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1569451732354 2019.09.26 01:48:52)
	(_source (\./../src/n_top.vhd\))
	(_parameters tan)
	(_code b5e3b6e1e6e3e1a2b1b2e7bba5eee0b3e3b2b5b2b1b3e3)
	(_ent
		(_time 1569359132673)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1690          1569451732502 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569451732503 2019.09.26 01:48:52)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 52045e5106040647005c4608015556540455525704)
	(_ent
		(_time 1569359132830)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686274)
		(33686019 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569451732509 2019.09.26 01:48:52)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 52045e5155040545565340080654075451545a5704)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11306         1569451937055 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1569451937056 2019.09.26 01:52:17)
	(_source (\./../src/n_top.vhd\))
	(_parameters tan)
	(_code 54005757060200435053065a440f015202535453505202)
	(_ent
		(_time 1569359132673)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1690          1569451937236 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569451937237 2019.09.26 01:52:17)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 10441c1746464405421e044a431714164617101546)
	(_ent
		(_time 1569359132830)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686274)
		(33686019 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569451937242 2019.09.26 01:52:17)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 10441c17154647071411024a441645161316181546)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 2969          1569485236068 rtl
(_unit VHDL(rom 0 26(rtl 0 34))
	(_version vde)
	(_time 1569485236069 2019.09.26 11:07:16)
	(_source(\./../src/n_rom.vhd\))
	(_parameters tan)
	(_code 26242222767126312771607c232124207020722124)
	(_ent
		(_time 1569485236060)
	)
	(_object
		(_port(_int RST_ROM -1 0 28(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1((_dto i 7 i 0)))))
		(_port(_int ROM_CMD 0 0 29(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 30(_array -1((_to i 1 i 69)))))
		(_port(_int ROM_Dout 1 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 36(_array -1((_to i 1 i 69)))))
		(_type(_int memory 0 36(_array 2((_to i 0 i 255)))))
		(_cnst(_int ROM_CMDln 3 0 38(_arch((0(_string \"010000000000000100000000000000000000000000000000000000000000000000000"\))(1(_string \"010000000000000000000010000001000000000000000000000000000000000000000"\))(2(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(3(_string \"000000000000000000000000000000000000000000000000000100000000000000000"\))(4(_string \"000000001000000000000000000000000000000000000000000000000000000000000"\))(5(_string \"001000000000000000000000000000000000000000000000000000000000000000000"\))(6(_string \"000000000000000000000010000000000000000000000000000000000000000000000"\))(7(_string \"000000000000000000000000000001000000000000000000000000000000000000000"\))(8(_string \"000000000000000000000000000000000000000000000000000000000010000000000"\))(9(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(10(_string \"110000000110100000000000000000000000000000000000000000000000000000000"\))(11(_string \"000000000000000000000000000000000000000000000000001000000000000000000"\))(12(_string \"000000001000000000000000000000000000000000000000000000000000000000000"\))(13(_string \"000000000000000000000000000000000000000000000000000000000000000000001"\))(14(_string \"000000000000000000000001000000000000000000000000000000000000000000000"\))(15(_string \"000000000000000000000000000000010000000000000000000000000000000000000"\))(16(_string \"110110000101000000000000000000000000000000000000000000000000000000000"\))(17(_string \"000100000000000000000000000000000000000000000000000000000000000000000"\))(18(_string \"000000000000000000000000000000000000000000000000001000000000000000000"\))(19(_string \"000000001000000000000000000000000000000000000000000000000000000000000"\))(20(_string \"001000000000000000000000000000000000000000000000000000000000000000000"\))(21(_string \"000000000000000000000000000000000000000000000000000000000000000000010"\))(_others(_others(i 2)))))))
		(_prcs
			(line__69(_arch 0 0 69(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1201          1569485236144 rtl
(_unit VHDL(reg 0 12(rtl 0 26))
	(_version vde)
	(_time 1569485236145 2019.09.26 11:07:16)
	(_source(\./../src/reg.vhd\))
	(_parameters tan)
	(_code 74767075752327637372612e227376727172737376)
	(_ent
		(_time 1569485236137)
	)
	(_object
		(_port(_int CLK -1 0 14(_ent(_in)(_event))))
		(_port(_int RST -1 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1((_dto i 2 i 0)))))
		(_port(_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port(_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port(_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port(_int REG_Dout 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 849           1569485236246 rtl
(_unit VHDL(cnt 0 12(rtl 0 22))
	(_version vde)
	(_time 1569485236247 2019.09.26 11:07:16)
	(_source(\./../src/cnt.vhd\))
	(_parameters tan)
	(_code e1e2e4b2b5b7b1f7e3b1a4bab4e7e2e7b4e6e5e7e2)
	(_ent
		(_time 1569485236237)
	)
	(_object
		(_port(_int CLK -1 0 14(_ent(_in)(_event))))
		(_port(_int RST -1 0 15(_ent(_in))))
		(_port(_int CNT_CMD -1 0 16(_ent(_in))))
		(_port(_int CNT_Flag -1 0 17(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1((_dto i 7 i 0)))))
		(_sig(_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1171          1569485236315 rtl
(_unit VHDL(mux 0 12(rtl 0 31))
	(_version vde)
	(_time 1569485236316 2019.09.26 11:07:16)
	(_source(\./../src/mux.vhd\))
	(_parameters tan)
	(_code 2023732525767c367673357b792674272527282674)
	(_ent
		(_time 1569485236309)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int MUX_CMD 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int MUX_Din0 1 0 16(_ent(_in))))
		(_port(_int MUX_Din1 1 0 17(_ent(_in))))
		(_port(_int MUX_Din2 1 0 18(_ent(_in))))
		(_port(_int MUX_Din3 1 0 19(_ent(_in))))
		(_port(_int MUX_Din4 1 0 20(_ent(_in))))
		(_port(_int MUX_Din5 1 0 21(_ent(_in))))
		(_port(_int MUX_Din6 1 0 22(_ent(_in))))
		(_port(_int MUX_Din7 1 0 23(_ent(_in))))
		(_port(_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs(_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3547          1569485236432 rtl
(_unit VHDL(ctrl 0 28(rtl 0 70))
	(_version vde)
	(_time 1569485236433 2019.09.26 11:07:16)
	(_source(\./../src/n_ctrl.vhd\))
	(_parameters tan)
	(_code 9d9e9993cdcbcb8bce9acbcb89c6ce9bce9b9e9a999a9f)
	(_ent
		(_time 1569485236393)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int RST -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 35(_array -1((_to i 1 i 69)))))
		(_port(_int ROM_Din 0 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1((_dto i 15 i 0)))))
		(_port(_int Din 1 0 36(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1((_to i 1 i 18)))))
		(_port(_int FlagV 2 0 39(_ent(_in)(_event))))
		(_port(_int CNT_CMD -1 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1((_dto i 3 i 0)))))
		(_port(_int MUX_CMD 3 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_CMD 4 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1((_dto i 7 i 0)))))
		(_port(_int ROM_CMD 5 0 46(_ent(_out))))
		(_port(_int CMD 5 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 50(_array -1((_dto i 2 i 0)))))
		(_port(_int REG_A_CMD 6 0 50(_ent(_out))))
		(_port(_int REG_B_CMD 6 0 51(_ent(_out))))
		(_port(_int REG_C_CMD 6 0 52(_ent(_out))))
		(_port(_int REG_D_CMD 6 0 53(_ent(_out))))
		(_port(_int REG_E_CMD 6 0 54(_ent(_out))))
		(_port(_int REG_F_CMD 6 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 60(_array -1((_dto i 8 i 0)))))
		(_port(_int RST_COMP 7 0 60(_ent(_out))))
		(_port(_int Done -1 0 63(_ent(_out))))
		(_port(_int CTRL_Dout 1 0 64(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~75}~13 0 71(_array -1((_to i 1 i 75)))))
		(_sig(_int current 8 0 71(_arch(_uni))))
		(_type(_int ~UNSIGNED{0~to~7}~13 0 72(_array -1((_to i 0 i 7)))))
		(_sig(_int N_ADDR 9 0 72(_arch(_uni))))
		(_sig(_int C_ADDR 9 0 73(_arch(_uni))))
		(_type(_int ~UNSIGNED{0~to~3}~13 0 74(_array -1((_to i 0 i 3)))))
		(_sig(_int LS 10 0 74(_arch(_uni))))
		(_sig(_int Logic_Jump -1 0 75(_arch(_uni))))
		(_sig(_int CNT_clk -1 0 76(_arch(_uni))))
		(_sig(_int FLG_TMP -1 0 77(_arch(_uni((i 2))))))
		(_prcs
			(line__80(_arch 0 0 80(_prcs(_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24)(25))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 810           1569485236515 rtl
(_unit VHDL(flg 0 34(rtl 0 45))
	(_version vde)
	(_time 1569485236516 2019.09.26 11:07:16)
	(_source(\./../src/flg.vhd\))
	(_parameters tan)
	(_code ebe8eab8eabcb8fdecb8a8b1bdedededb8edeceded)
	(_ent
		(_time 1569485236507)
	)
	(_object
		(_port(_int CLK -1 0 37(_ent(_in)(_event))))
		(_port(_int RST -1 0 38(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1((_to i 1 i 18)))))
		(_port(_int Xin 0 0 39(_ent(_in))))
		(_port(_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1507          1569485236582 rtl
(_unit VHDL(alu_s 0 16(rtl 0 29))
	(_version vde)
	(_time 1569485236583 2019.09.26 11:07:16)
	(_source(\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 2a29232e287c7b3f7f2e39707a2c792d2f2f7c2d29)
	(_ent
		(_time 1569485236572)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_CMD 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port(_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port(_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port(_int ALU_Dout 1 0 23(_ent(_out))))
		(_type(_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1((_dto i 16 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3(3))(4)(5(d_15_0)))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment(_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment(_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment(_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11145         1569485236935 struct
(_unit VHDL(top 0 28(struct 0 41))
	(_version vde)
	(_time 1569485236936 2019.09.26 11:07:16)
	(_source(\./../src/n_top.vhd\))
	(_parameters tan)
	(_code 91939c9ec6c7c5869596c39f81cac497c79691969597c7)
	(_ent
		(_time 1569485236671)
	)
	(_comp
		(CTRL
			(_object
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 47(_ent (_in))))
				(_port(_int ROM_Din 1 0 50(_ent (_in))))
				(_port(_int Din 2 0 51(_ent (_in))))
				(_port(_int FlagV 3 0 54(_ent (_in))))
				(_port(_int CNT_CMD -1 0 58(_ent (_out))))
				(_port(_int MUX_CMD 4 0 59(_ent (_out))))
				(_port(_int ALU_CMD 5 0 60(_ent (_out))))
				(_port(_int ROM_CMD 6 0 61(_ent (_out))))
				(_port(_int CMD 6 0 62(_ent (_out))))
				(_port(_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port(_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port(_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port(_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port(_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port(_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port(_int RST_COMP 8 0 75(_ent (_out))))
				(_port(_int Done -1 0 78(_ent (_out))))
				(_port(_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int MUX_CMD 14 0 122(_ent (_in))))
				(_port(_int MUX_Din0 15 0 123(_ent (_in))))
				(_port(_int MUX_Din1 15 0 124(_ent (_in))))
				(_port(_int MUX_Din2 15 0 125(_ent (_in))))
				(_port(_int MUX_Din3 15 0 126(_ent (_in))))
				(_port(_int MUX_Din4 15 0 127(_ent (_in))))
				(_port(_int MUX_Din5 15 0 128(_ent (_in))))
				(_port(_int MUX_Din6 15 0 129(_ent (_in))))
				(_port(_int MUX_Din7 15 0 130(_ent (_in))))
				(_port(_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port(_int ALU_CMD 9 0 87(_ent (_in))))
				(_port(_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port(_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port(_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port(_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port(_int RST_ROM -1 0 147(_ent (_in))))
				(_port(_int ROM_CMD 16 0 148(_ent (_in))))
				(_port(_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port(_int CLK -1 0 138(_ent (_in))))
				(_port(_int RST -1 0 139(_ent (_in))))
				(_port(_int CNT_CMD -1 0 140(_ent (_in))))
				(_port(_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int RST -1 0 111(_ent (_in))))
				(_port(_int REG_Din 12 0 112(_ent (_in))))
				(_port(_int REG_CMD 13 0 113(_ent (_in))))
				(_port(_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port(_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port(_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 99(_ent (_in))))
				(_port(_int Xin 11 0 100(_ent (_in))))
				(_port(_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use(_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use(_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use(_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use(_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use(_ent . FLG)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RST -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1((_dto i 15 i 0)))))
		(_port(_int Din 0 0 31(_ent(_in))))
		(_port(_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port(_int S_Done -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1((_to i 1 i 69)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1((_to i 1 i 69)))))
		(_sig(_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1((_dto i 4 i 0)))))
		(_sig(_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1((_dto i 15 i 0)))))
		(_sig(_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1((_dto i 7 i 0)))))
		(_sig(_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig(_int sCMD 20 0 169(_arch(_uni))))
		(_sig(_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig(_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig(_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig(_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1((_dto i 2 i 0)))))
		(_sig(_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1((_dto i 3 i 0)))))
		(_sig(_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig(_int sData 19 0 177(_arch(_uni))))
		(_sig(_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig(_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig(_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig(_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig(_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig(_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig(_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig(_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1((_to i 1 i 69)))))
		(_sig(_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig(_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1((_to i 0 i 4)))))
		(_sig(_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1((_to i 1 i 18)))))
		(_sig(_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig(_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1675          1569485236981 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1569485236982 2019.09.26 11:07:16)
	(_source(\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code c0c2cd95969694d59292d49a93c7c4c696c7c0c596)
	(_ent
		(_time 1569485236972)
	)
	(_comp
		(TOP
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int Din 0 0 16(_ent (_in))))
				(_port(_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port(_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use(_ent . TOP)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 0 22(_arch(_uni))))
		(_sig(_int RST -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int Din 1 0 24(_arch(_uni))))
		(_sig(_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig(_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 49(_prcs(_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 57(_prcs(_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 66(_prcs(_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 81 (top_tb))
	(_version vde)
	(_time 1569485237005 2019.09.26 11:07:17)
	(_source(\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code cfcdc29a9c9998d8cbcedd959bc99ac9ccc9c7ca99)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1667          1569485237064 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 1 10))
	(_version vde)
	(_time 1569485237065 2019.09.26 11:07:17)
	(_source(\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 0e0c5b080d585a1b5c001a545d090a0858090e0b58)
	(_ent
		(_time 1569485236971)
	)
	(_comp
		(TOP
			(_object
				(_port(_int CLK -1 1 14(_ent (_in))))
				(_port(_int RST -1 1 15(_ent (_in))))
				(_port(_int Din 0 1 16(_ent (_in))))
				(_port(_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port(_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use(_ent . TOP)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 1 22(_arch(_uni))))
		(_sig(_int RST -1 1 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int Din 1 1 24(_arch(_uni))))
		(_sig(_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig(_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs(_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs(_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs(_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686274)
		(33686019 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 380 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vde)
	(_time 1569485237096 2019.09.26 11:07:17)
	(_source(\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 2d2f78297c7b7a3a292c3f77792b782b2e2b25287b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11145         1569485241106 struct
(_unit VHDL(top 0 28(struct 0 41))
	(_version vde)
	(_time 1569485241107 2019.09.26 11:07:21)
	(_source(\./../src/n_top.vhd\))
	(_parameters tan)
	(_code dddcd08fdf8b89cad9da8fd3cd8688db8bdadddad9db8b)
	(_ent
		(_time 1569485236670)
	)
	(_comp
		(CTRL
			(_object
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 47(_ent (_in))))
				(_port(_int ROM_Din 1 0 50(_ent (_in))))
				(_port(_int Din 2 0 51(_ent (_in))))
				(_port(_int FlagV 3 0 54(_ent (_in))))
				(_port(_int CNT_CMD -1 0 58(_ent (_out))))
				(_port(_int MUX_CMD 4 0 59(_ent (_out))))
				(_port(_int ALU_CMD 5 0 60(_ent (_out))))
				(_port(_int ROM_CMD 6 0 61(_ent (_out))))
				(_port(_int CMD 6 0 62(_ent (_out))))
				(_port(_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port(_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port(_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port(_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port(_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port(_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port(_int RST_COMP 8 0 75(_ent (_out))))
				(_port(_int Done -1 0 78(_ent (_out))))
				(_port(_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int MUX_CMD 14 0 122(_ent (_in))))
				(_port(_int MUX_Din0 15 0 123(_ent (_in))))
				(_port(_int MUX_Din1 15 0 124(_ent (_in))))
				(_port(_int MUX_Din2 15 0 125(_ent (_in))))
				(_port(_int MUX_Din3 15 0 126(_ent (_in))))
				(_port(_int MUX_Din4 15 0 127(_ent (_in))))
				(_port(_int MUX_Din5 15 0 128(_ent (_in))))
				(_port(_int MUX_Din6 15 0 129(_ent (_in))))
				(_port(_int MUX_Din7 15 0 130(_ent (_in))))
				(_port(_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port(_int ALU_CMD 9 0 87(_ent (_in))))
				(_port(_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port(_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port(_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port(_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port(_int RST_ROM -1 0 147(_ent (_in))))
				(_port(_int ROM_CMD 16 0 148(_ent (_in))))
				(_port(_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port(_int CLK -1 0 138(_ent (_in))))
				(_port(_int RST -1 0 139(_ent (_in))))
				(_port(_int CNT_CMD -1 0 140(_ent (_in))))
				(_port(_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int RST -1 0 111(_ent (_in))))
				(_port(_int REG_Din 12 0 112(_ent (_in))))
				(_port(_int REG_CMD 13 0 113(_ent (_in))))
				(_port(_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port(_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port(_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 99(_ent (_in))))
				(_port(_int Xin 11 0 100(_ent (_in))))
				(_port(_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use(_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use(_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use(_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use(_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use(_ent . FLG)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RST -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1((_dto i 15 i 0)))))
		(_port(_int Din 0 0 31(_ent(_in))))
		(_port(_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port(_int S_Done -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1((_to i 1 i 69)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1((_to i 1 i 69)))))
		(_sig(_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1((_dto i 4 i 0)))))
		(_sig(_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1((_dto i 15 i 0)))))
		(_sig(_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1((_dto i 7 i 0)))))
		(_sig(_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig(_int sCMD 20 0 169(_arch(_uni))))
		(_sig(_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig(_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig(_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig(_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1((_dto i 2 i 0)))))
		(_sig(_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1((_dto i 3 i 0)))))
		(_sig(_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig(_int sData 19 0 177(_arch(_uni))))
		(_sig(_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig(_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig(_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig(_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig(_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig(_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig(_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig(_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1((_to i 1 i 69)))))
		(_sig(_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig(_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1((_to i 0 i 4)))))
		(_sig(_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1((_to i 1 i 18)))))
		(_sig(_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig(_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1667          1569485241441 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 1 10))
	(_version vde)
	(_time 1569485241442 2019.09.26 11:07:21)
	(_source(\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 2524732176737130772b317f762221237322252073)
	(_ent
		(_time 1569485236971)
	)
	(_comp
		(TOP
			(_object
				(_port(_int CLK -1 1 14(_ent (_in))))
				(_port(_int RST -1 1 15(_ent (_in))))
				(_port(_int Din 0 1 16(_ent (_in))))
				(_port(_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port(_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use(_ent . TOP)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 1 22(_arch(_uni))))
		(_sig(_int RST -1 1 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int Din 1 1 24(_arch(_uni))))
		(_sig(_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig(_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs(_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs(_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs(_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686274)
		(33686019 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 380 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vde)
	(_time 1569485241455 2019.09.26 11:07:21)
	(_source(\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 35346330356362223134276f6133603336333d3063)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11145         1569485264373 struct
(_unit VHDL(top 0 28(struct 0 41))
	(_version vde)
	(_time 1569485264374 2019.09.26 11:07:44)
	(_source(\./../src/n_top.vhd\))
	(_parameters tan)
	(_code beeabeeabde8eaa9bab9ecb0aee5ebb8e8b9beb9bab8e8)
	(_ent
		(_time 1569485236670)
	)
	(_comp
		(CTRL
			(_object
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 47(_ent (_in))))
				(_port(_int ROM_Din 1 0 50(_ent (_in))))
				(_port(_int Din 2 0 51(_ent (_in))))
				(_port(_int FlagV 3 0 54(_ent (_in))))
				(_port(_int CNT_CMD -1 0 58(_ent (_out))))
				(_port(_int MUX_CMD 4 0 59(_ent (_out))))
				(_port(_int ALU_CMD 5 0 60(_ent (_out))))
				(_port(_int ROM_CMD 6 0 61(_ent (_out))))
				(_port(_int CMD 6 0 62(_ent (_out))))
				(_port(_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port(_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port(_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port(_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port(_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port(_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port(_int RST_COMP 8 0 75(_ent (_out))))
				(_port(_int Done -1 0 78(_ent (_out))))
				(_port(_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int MUX_CMD 14 0 122(_ent (_in))))
				(_port(_int MUX_Din0 15 0 123(_ent (_in))))
				(_port(_int MUX_Din1 15 0 124(_ent (_in))))
				(_port(_int MUX_Din2 15 0 125(_ent (_in))))
				(_port(_int MUX_Din3 15 0 126(_ent (_in))))
				(_port(_int MUX_Din4 15 0 127(_ent (_in))))
				(_port(_int MUX_Din5 15 0 128(_ent (_in))))
				(_port(_int MUX_Din6 15 0 129(_ent (_in))))
				(_port(_int MUX_Din7 15 0 130(_ent (_in))))
				(_port(_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port(_int ALU_CMD 9 0 87(_ent (_in))))
				(_port(_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port(_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port(_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port(_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port(_int RST_ROM -1 0 147(_ent (_in))))
				(_port(_int ROM_CMD 16 0 148(_ent (_in))))
				(_port(_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port(_int CLK -1 0 138(_ent (_in))))
				(_port(_int RST -1 0 139(_ent (_in))))
				(_port(_int CNT_CMD -1 0 140(_ent (_in))))
				(_port(_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int RST -1 0 111(_ent (_in))))
				(_port(_int REG_Din 12 0 112(_ent (_in))))
				(_port(_int REG_CMD 13 0 113(_ent (_in))))
				(_port(_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port(_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port(_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 99(_ent (_in))))
				(_port(_int Xin 11 0 100(_ent (_in))))
				(_port(_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use(_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use(_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use(_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use(_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use(_ent . FLG)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RST -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1((_dto i 15 i 0)))))
		(_port(_int Din 0 0 31(_ent(_in))))
		(_port(_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port(_int S_Done -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1((_to i 1 i 69)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1((_to i 1 i 69)))))
		(_sig(_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1((_dto i 4 i 0)))))
		(_sig(_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1((_dto i 15 i 0)))))
		(_sig(_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1((_dto i 7 i 0)))))
		(_sig(_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig(_int sCMD 20 0 169(_arch(_uni))))
		(_sig(_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig(_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig(_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig(_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1((_dto i 2 i 0)))))
		(_sig(_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1((_dto i 3 i 0)))))
		(_sig(_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig(_int sData 19 0 177(_arch(_uni))))
		(_sig(_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig(_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig(_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig(_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig(_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig(_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig(_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig(_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1((_to i 1 i 69)))))
		(_sig(_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig(_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1((_to i 0 i 4)))))
		(_sig(_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1((_to i 1 i 18)))))
		(_sig(_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig(_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1667          1569485264595 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 1 10))
	(_version vde)
	(_time 1569485264596 2019.09.26 11:07:44)
	(_source(\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 99cd9896c6cfcd8ccb978dc3ca9e9d9fcf9e999ccf)
	(_ent
		(_time 1569485236971)
	)
	(_comp
		(TOP
			(_object
				(_port(_int CLK -1 1 14(_ent (_in))))
				(_port(_int RST -1 1 15(_ent (_in))))
				(_port(_int Din 0 1 16(_ent (_in))))
				(_port(_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port(_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use(_ent . TOP)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 1 22(_arch(_uni))))
		(_sig(_int RST -1 1 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int Din 1 1 24(_arch(_uni))))
		(_sig(_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig(_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs(_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs(_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs(_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686274)
		(33686019 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 380 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vde)
	(_time 1569485264604 2019.09.26 11:07:44)
	(_source(\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 99cd989695cfce8e9d988bc3cd9fcc9f9a9f919ccf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1201          1569487521695 rtl
(_unit VHDL(reg 0 12(rtl 0 26))
	(_version vde)
	(_time 1569487521696 2019.09.26 11:45:21)
	(_source(\./../src/reg.vhd\))
	(_parameters tan)
	(_code 9d999992cccace8a9a9b88c7cb9a9f9b989b9a9a9f)
	(_ent
		(_time 1569485236136)
	)
	(_object
		(_port(_int CLK -1 0 14(_ent(_in)(_event))))
		(_port(_int RST -1 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1((_dto i 2 i 0)))))
		(_port(_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port(_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port(_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port(_int REG_Dout 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(7)(4)(5)(6))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 849           1569487521772 rtl
(_unit VHDL(cnt 0 12(rtl 0 22))
	(_version vde)
	(_time 1569487521773 2019.09.26 11:45:21)
	(_source(\./../src/cnt.vhd\))
	(_parameters tan)
	(_code ece9e9bfeababcfaeebca9b7b9eaefeab9ebe8eaef)
	(_ent
		(_time 1569485236236)
	)
	(_object
		(_port(_int CLK -1 0 14(_ent(_in)(_event))))
		(_port(_int RST -1 0 15(_ent(_in))))
		(_port(_int CNT_CMD -1 0 16(_ent(_in))))
		(_port(_int CNT_Flag -1 0 17(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1((_dto i 7 i 0)))))
		(_sig(_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1171          1569487521838 rtl
(_unit VHDL(mux 0 12(rtl 0 31))
	(_version vde)
	(_time 1569487521839 2019.09.26 11:45:21)
	(_source(\./../src/mux.vhd\))
	(_parameters tan)
	(_code 2a2f792f7e7c763c7c793f71732c7e2d2f2d222c7e)
	(_ent
		(_time 1569485236308)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int MUX_CMD 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int MUX_Din0 1 0 16(_ent(_in))))
		(_port(_int MUX_Din1 1 0 17(_ent(_in))))
		(_port(_int MUX_Din2 1 0 18(_ent(_in))))
		(_port(_int MUX_Din3 1 0 19(_ent(_in))))
		(_port(_int MUX_Din4 1 0 20(_ent(_in))))
		(_port(_int MUX_Din5 1 0 21(_ent(_in))))
		(_port(_int MUX_Din6 1 0 22(_ent(_in))))
		(_port(_int MUX_Din7 1 0 23(_ent(_in))))
		(_port(_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs(_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3547          1569487521961 rtl
(_unit VHDL(ctrl 0 28(rtl 0 70))
	(_version vde)
	(_time 1569487521962 2019.09.26 11:45:21)
	(_source(\./../src/n_ctrl.vhd\))
	(_parameters tan)
	(_code a7a2a3f1a4f1f1b1f4a0f1f1b3fcf4a1f4a1a4a0a3a0a5)
	(_ent
		(_time 1569485236392)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int RST -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 35(_array -1((_to i 1 i 69)))))
		(_port(_int ROM_Din 0 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1((_dto i 15 i 0)))))
		(_port(_int Din 1 0 36(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1((_to i 1 i 18)))))
		(_port(_int FlagV 2 0 39(_ent(_in)(_event))))
		(_port(_int CNT_CMD -1 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1((_dto i 3 i 0)))))
		(_port(_int MUX_CMD 3 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_CMD 4 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1((_dto i 7 i 0)))))
		(_port(_int ROM_CMD 5 0 46(_ent(_out))))
		(_port(_int CMD 5 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 50(_array -1((_dto i 2 i 0)))))
		(_port(_int REG_A_CMD 6 0 50(_ent(_out))))
		(_port(_int REG_B_CMD 6 0 51(_ent(_out))))
		(_port(_int REG_C_CMD 6 0 52(_ent(_out))))
		(_port(_int REG_D_CMD 6 0 53(_ent(_out))))
		(_port(_int REG_E_CMD 6 0 54(_ent(_out))))
		(_port(_int REG_F_CMD 6 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 60(_array -1((_dto i 8 i 0)))))
		(_port(_int RST_COMP 7 0 60(_ent(_out))))
		(_port(_int Done -1 0 63(_ent(_out))))
		(_port(_int CTRL_Dout 1 0 64(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~75}~13 0 71(_array -1((_to i 1 i 75)))))
		(_sig(_int current 8 0 71(_arch(_uni))))
		(_type(_int ~UNSIGNED{0~to~7}~13 0 72(_array -1((_to i 0 i 7)))))
		(_sig(_int N_ADDR 9 0 72(_arch(_uni))))
		(_sig(_int C_ADDR 9 0 73(_arch(_uni))))
		(_type(_int ~UNSIGNED{0~to~3}~13 0 74(_array -1((_to i 0 i 3)))))
		(_sig(_int LS 10 0 74(_arch(_uni))))
		(_sig(_int Logic_Jump -1 0 75(_arch(_uni))))
		(_sig(_int CNT_clk -1 0 76(_arch(_uni))))
		(_sig(_int FLG_TMP -1 0 77(_arch(_uni((i 2))))))
		(_prcs
			(line__80(_arch 0 0 80(_prcs(_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24)(25))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 810           1569487522034 rtl
(_unit VHDL(flg 0 34(rtl 0 45))
	(_version vde)
	(_time 1569487522035 2019.09.26 11:45:22)
	(_source(\./../src/flg.vhd\))
	(_parameters tan)
	(_code e6e3e7b5b3b1b5f0e1b5a5bcb0e0e0e0b5e0e1e0e0)
	(_ent
		(_time 1569485236506)
	)
	(_object
		(_port(_int CLK -1 0 37(_ent(_in)(_event))))
		(_port(_int RST -1 0 38(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1((_to i 1 i 18)))))
		(_port(_int Xin 0 0 39(_ent(_in))))
		(_port(_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1507          1569487522100 rtl
(_unit VHDL(alu_s 0 16(rtl 0 29))
	(_version vde)
	(_time 1569487522101 2019.09.26 11:45:22)
	(_source(\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 34313d31636265216130276e643267333131623337)
	(_ent
		(_time 1569485236571)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_CMD 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port(_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port(_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port(_int ALU_Dout 1 0 23(_ent(_out))))
		(_type(_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1((_dto i 16 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3(3))(4)(5(d_15_0)))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment(_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment(_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment(_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11145         1569487522418 struct
(_unit VHDL(top 0 28(struct 0 41))
	(_version vde)
	(_time 1569487522419 2019.09.26 11:45:22)
	(_source(\./../src/n_top.vhd\))
	(_parameters tan)
	(_code 6c68616c693a387b686b3e627c37396a3a6b6c6b686a3a)
	(_ent
		(_time 1569485236670)
	)
	(_comp
		(CTRL
			(_object
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 47(_ent (_in))))
				(_port(_int ROM_Din 1 0 50(_ent (_in))))
				(_port(_int Din 2 0 51(_ent (_in))))
				(_port(_int FlagV 3 0 54(_ent (_in))))
				(_port(_int CNT_CMD -1 0 58(_ent (_out))))
				(_port(_int MUX_CMD 4 0 59(_ent (_out))))
				(_port(_int ALU_CMD 5 0 60(_ent (_out))))
				(_port(_int ROM_CMD 6 0 61(_ent (_out))))
				(_port(_int CMD 6 0 62(_ent (_out))))
				(_port(_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port(_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port(_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port(_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port(_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port(_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port(_int RST_COMP 8 0 75(_ent (_out))))
				(_port(_int Done -1 0 78(_ent (_out))))
				(_port(_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int MUX_CMD 14 0 122(_ent (_in))))
				(_port(_int MUX_Din0 15 0 123(_ent (_in))))
				(_port(_int MUX_Din1 15 0 124(_ent (_in))))
				(_port(_int MUX_Din2 15 0 125(_ent (_in))))
				(_port(_int MUX_Din3 15 0 126(_ent (_in))))
				(_port(_int MUX_Din4 15 0 127(_ent (_in))))
				(_port(_int MUX_Din5 15 0 128(_ent (_in))))
				(_port(_int MUX_Din6 15 0 129(_ent (_in))))
				(_port(_int MUX_Din7 15 0 130(_ent (_in))))
				(_port(_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port(_int ALU_CMD 9 0 87(_ent (_in))))
				(_port(_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port(_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port(_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port(_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port(_int RST_ROM -1 0 147(_ent (_in))))
				(_port(_int ROM_CMD 16 0 148(_ent (_in))))
				(_port(_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port(_int CLK -1 0 138(_ent (_in))))
				(_port(_int RST -1 0 139(_ent (_in))))
				(_port(_int CNT_CMD -1 0 140(_ent (_in))))
				(_port(_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int RST -1 0 111(_ent (_in))))
				(_port(_int REG_Din 12 0 112(_ent (_in))))
				(_port(_int REG_CMD 13 0 113(_ent (_in))))
				(_port(_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port(_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port(_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 99(_ent (_in))))
				(_port(_int Xin 11 0 100(_ent (_in))))
				(_port(_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use(_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use(_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use(_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use(_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use(_ent . FLG)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RST -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1((_dto i 15 i 0)))))
		(_port(_int Din 0 0 31(_ent(_in))))
		(_port(_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port(_int S_Done -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1((_to i 1 i 69)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1((_to i 1 i 69)))))
		(_sig(_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1((_dto i 4 i 0)))))
		(_sig(_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1((_dto i 15 i 0)))))
		(_sig(_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1((_dto i 7 i 0)))))
		(_sig(_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig(_int sCMD 20 0 169(_arch(_uni))))
		(_sig(_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig(_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig(_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig(_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1((_dto i 2 i 0)))))
		(_sig(_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1((_dto i 3 i 0)))))
		(_sig(_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig(_int sData 19 0 177(_arch(_uni))))
		(_sig(_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig(_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig(_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig(_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig(_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig(_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig(_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig(_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1((_to i 1 i 69)))))
		(_sig(_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig(_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1((_to i 0 i 4)))))
		(_sig(_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1((_to i 1 i 18)))))
		(_sig(_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig(_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1675          1569487522468 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1569487522469 2019.09.26 11:45:22)
	(_source(\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 9b9f96949fcdcf8ec9c98fc1c89c9f9dcd9c9b9ecd)
	(_ent
		(_time 1569485236971)
	)
	(_comp
		(TOP
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int Din 0 0 16(_ent (_in))))
				(_port(_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port(_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use(_ent . TOP)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 0 22(_arch(_uni))))
		(_sig(_int RST -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int Din 1 0 24(_arch(_uni))))
		(_sig(_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig(_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 49(_prcs(_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 57(_prcs(_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 66(_prcs(_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 81 (top_tb))
	(_version vde)
	(_time 1569487522491 2019.09.26 11:45:22)
	(_source(\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code babeb7eeeeecedadbebba8e0eebcefbcb9bcb2bfec)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1667          1569487522541 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 1 10))
	(_version vde)
	(_time 1569487522542 2019.09.26 11:45:22)
	(_source(\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code e9ede4bab6bfbdfcbbe7fdb3baeeedefbfeee9ecbf)
	(_ent
		(_time 1569485236971)
	)
	(_comp
		(TOP
			(_object
				(_port(_int CLK -1 1 14(_ent (_in))))
				(_port(_int RST -1 1 15(_ent (_in))))
				(_port(_int Din 0 1 16(_ent (_in))))
				(_port(_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port(_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use(_ent . TOP)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 1 22(_arch(_uni))))
		(_sig(_int RST -1 1 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int Din 1 1 24(_arch(_uni))))
		(_sig(_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig(_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs(_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs(_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs(_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686274)
		(33686019 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 380 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vde)
	(_time 1569487522572 2019.09.26 11:45:22)
	(_source(\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 080c5d0e055e5f1f0c091a525c0e5d0e0b0e000d5e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1201          1569487548342 rtl
(_unit VHDL(reg 0 12(rtl 0 26))
	(_version vde)
	(_time 1569487548343 2019.09.26 11:45:48)
	(_source(\./../src/reg.vhd\))
	(_parameters tan)
	(_code aea0f9f9fef9fdb9a9a8bbf4f8a9aca8aba8a9a9ac)
	(_ent
		(_time 1569485236136)
	)
	(_object
		(_port(_int CLK -1 0 14(_ent(_in)(_event))))
		(_port(_int RST -1 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1((_dto i 2 i 0)))))
		(_port(_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port(_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port(_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port(_int REG_Dout 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(7)(4)(5)(6))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 849           1569487548409 rtl
(_unit VHDL(cnt 0 12(rtl 0 22))
	(_version vde)
	(_time 1569487548410 2019.09.26 11:45:48)
	(_source(\./../src/cnt.vhd\))
	(_parameters tan)
	(_code fcf3aaacfaaaaceafeacb9a7a9fafffaa9fbf8faff)
	(_ent
		(_time 1569485236236)
	)
	(_object
		(_port(_int CLK -1 0 14(_ent(_in)(_event))))
		(_port(_int RST -1 0 15(_ent(_in))))
		(_port(_int CNT_CMD -1 0 16(_ent(_in))))
		(_port(_int CNT_Flag -1 0 17(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1((_dto i 7 i 0)))))
		(_sig(_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1171          1569487548456 rtl
(_unit VHDL(mux 0 12(rtl 0 31))
	(_version vde)
	(_time 1569487548457 2019.09.26 11:45:48)
	(_source(\./../src/mux.vhd\))
	(_parameters tan)
	(_code 2b24292e7c7d773d7d783e70722d7f2c2e2c232d7f)
	(_ent
		(_time 1569485236308)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int MUX_CMD 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int MUX_Din0 1 0 16(_ent(_in))))
		(_port(_int MUX_Din1 1 0 17(_ent(_in))))
		(_port(_int MUX_Din2 1 0 18(_ent(_in))))
		(_port(_int MUX_Din3 1 0 19(_ent(_in))))
		(_port(_int MUX_Din4 1 0 20(_ent(_in))))
		(_port(_int MUX_Din5 1 0 21(_ent(_in))))
		(_port(_int MUX_Din6 1 0 22(_ent(_in))))
		(_port(_int MUX_Din7 1 0 23(_ent(_in))))
		(_port(_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs(_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3547          1569487548550 rtl
(_unit VHDL(ctrl 0 28(rtl 0 70))
	(_version vde)
	(_time 1569487548551 2019.09.26 11:45:48)
	(_source(\./../src/n_ctrl.vhd\))
	(_parameters tan)
	(_code 8986dc8684dfdf9fda8edfdf9dd2da8fda8f8a8e8d8e8b)
	(_ent
		(_time 1569485236392)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int RST -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 35(_array -1((_to i 1 i 69)))))
		(_port(_int ROM_Din 0 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1((_dto i 15 i 0)))))
		(_port(_int Din 1 0 36(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1((_to i 1 i 18)))))
		(_port(_int FlagV 2 0 39(_ent(_in)(_event))))
		(_port(_int CNT_CMD -1 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1((_dto i 3 i 0)))))
		(_port(_int MUX_CMD 3 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_CMD 4 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1((_dto i 7 i 0)))))
		(_port(_int ROM_CMD 5 0 46(_ent(_out))))
		(_port(_int CMD 5 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 50(_array -1((_dto i 2 i 0)))))
		(_port(_int REG_A_CMD 6 0 50(_ent(_out))))
		(_port(_int REG_B_CMD 6 0 51(_ent(_out))))
		(_port(_int REG_C_CMD 6 0 52(_ent(_out))))
		(_port(_int REG_D_CMD 6 0 53(_ent(_out))))
		(_port(_int REG_E_CMD 6 0 54(_ent(_out))))
		(_port(_int REG_F_CMD 6 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 60(_array -1((_dto i 8 i 0)))))
		(_port(_int RST_COMP 7 0 60(_ent(_out))))
		(_port(_int Done -1 0 63(_ent(_out))))
		(_port(_int CTRL_Dout 1 0 64(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~75}~13 0 71(_array -1((_to i 1 i 75)))))
		(_sig(_int current 8 0 71(_arch(_uni))))
		(_type(_int ~UNSIGNED{0~to~7}~13 0 72(_array -1((_to i 0 i 7)))))
		(_sig(_int N_ADDR 9 0 72(_arch(_uni))))
		(_sig(_int C_ADDR 9 0 73(_arch(_uni))))
		(_type(_int ~UNSIGNED{0~to~3}~13 0 74(_array -1((_to i 0 i 3)))))
		(_sig(_int LS 10 0 74(_arch(_uni))))
		(_sig(_int Logic_Jump -1 0 75(_arch(_uni))))
		(_sig(_int CNT_clk -1 0 76(_arch(_uni))))
		(_sig(_int FLG_TMP -1 0 77(_arch(_uni((i 2))))))
		(_prcs
			(line__80(_arch 0 0 80(_prcs(_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24)(25))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 810           1569487548628 rtl
(_unit VHDL(flg 0 34(rtl 0 45))
	(_version vde)
	(_time 1569487548629 2019.09.26 11:45:48)
	(_source(\./../src/flg.vhd\))
	(_parameters tan)
	(_code d7d88785838084c1d084948d81d1d1d184d1d0d1d1)
	(_ent
		(_time 1569485236506)
	)
	(_object
		(_port(_int CLK -1 0 37(_ent(_in)(_event))))
		(_port(_int RST -1 0 38(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1((_to i 1 i 18)))))
		(_port(_int Xin 0 0 39(_ent(_in))))
		(_port(_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1507          1569487548677 rtl
(_unit VHDL(alu_s 0 16(rtl 0 29))
	(_version vde)
	(_time 1569487548678 2019.09.26 11:45:48)
	(_source(\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 06510700535057135302155c560055010303500105)
	(_ent
		(_time 1569485236571)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_CMD 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port(_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port(_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port(_int ALU_Dout 1 0 23(_ent(_out))))
		(_type(_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1((_dto i 16 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3(3))(4)(5(d_15_0)))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment(_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment(_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment(_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11145         1569487548967 struct
(_unit VHDL(top 0 28(struct 0 41))
	(_version vde)
	(_time 1569487548968 2019.09.26 11:45:48)
	(_source(\./../src/n_top.vhd\))
	(_parameters tan)
	(_code 1f491a181f494b081b184d110f444a1949181f181b1949)
	(_ent
		(_time 1569485236670)
	)
	(_comp
		(CTRL
			(_object
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 47(_ent (_in))))
				(_port(_int ROM_Din 1 0 50(_ent (_in))))
				(_port(_int Din 2 0 51(_ent (_in))))
				(_port(_int FlagV 3 0 54(_ent (_in))))
				(_port(_int CNT_CMD -1 0 58(_ent (_out))))
				(_port(_int MUX_CMD 4 0 59(_ent (_out))))
				(_port(_int ALU_CMD 5 0 60(_ent (_out))))
				(_port(_int ROM_CMD 6 0 61(_ent (_out))))
				(_port(_int CMD 6 0 62(_ent (_out))))
				(_port(_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port(_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port(_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port(_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port(_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port(_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port(_int RST_COMP 8 0 75(_ent (_out))))
				(_port(_int Done -1 0 78(_ent (_out))))
				(_port(_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int MUX_CMD 14 0 122(_ent (_in))))
				(_port(_int MUX_Din0 15 0 123(_ent (_in))))
				(_port(_int MUX_Din1 15 0 124(_ent (_in))))
				(_port(_int MUX_Din2 15 0 125(_ent (_in))))
				(_port(_int MUX_Din3 15 0 126(_ent (_in))))
				(_port(_int MUX_Din4 15 0 127(_ent (_in))))
				(_port(_int MUX_Din5 15 0 128(_ent (_in))))
				(_port(_int MUX_Din6 15 0 129(_ent (_in))))
				(_port(_int MUX_Din7 15 0 130(_ent (_in))))
				(_port(_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port(_int ALU_CMD 9 0 87(_ent (_in))))
				(_port(_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port(_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port(_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port(_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port(_int RST_ROM -1 0 147(_ent (_in))))
				(_port(_int ROM_CMD 16 0 148(_ent (_in))))
				(_port(_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port(_int CLK -1 0 138(_ent (_in))))
				(_port(_int RST -1 0 139(_ent (_in))))
				(_port(_int CNT_CMD -1 0 140(_ent (_in))))
				(_port(_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int RST -1 0 111(_ent (_in))))
				(_port(_int REG_Din 12 0 112(_ent (_in))))
				(_port(_int REG_CMD 13 0 113(_ent (_in))))
				(_port(_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port(_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port(_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 99(_ent (_in))))
				(_port(_int Xin 11 0 100(_ent (_in))))
				(_port(_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use(_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use(_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use(_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use(_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use(_ent . FLG)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RST -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1((_dto i 15 i 0)))))
		(_port(_int Din 0 0 31(_ent(_in))))
		(_port(_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port(_int S_Done -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1((_to i 1 i 69)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1((_to i 1 i 69)))))
		(_sig(_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1((_dto i 4 i 0)))))
		(_sig(_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1((_dto i 15 i 0)))))
		(_sig(_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1((_dto i 7 i 0)))))
		(_sig(_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig(_int sCMD 20 0 169(_arch(_uni))))
		(_sig(_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig(_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig(_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig(_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1((_dto i 2 i 0)))))
		(_sig(_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1((_dto i 3 i 0)))))
		(_sig(_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig(_int sData 19 0 177(_arch(_uni))))
		(_sig(_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig(_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig(_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig(_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig(_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig(_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig(_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig(_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1((_to i 1 i 69)))))
		(_sig(_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig(_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1((_to i 0 i 4)))))
		(_sig(_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1((_to i 1 i 18)))))
		(_sig(_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig(_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1675          1569487549015 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1569487549016 2019.09.26 11:45:49)
	(_source(\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 4e184b4c4d181a5b1c1c5a141d494a4818494e4b18)
	(_ent
		(_time 1569485236971)
	)
	(_comp
		(TOP
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int Din 0 0 16(_ent (_in))))
				(_port(_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port(_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use(_ent . TOP)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 0 22(_arch(_uni))))
		(_sig(_int RST -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int Din 1 0 24(_arch(_uni))))
		(_sig(_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig(_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 49(_prcs(_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 57(_prcs(_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 66(_prcs(_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 81 (top_tb))
	(_version vde)
	(_time 1569487549031 2019.09.26 11:45:49)
	(_source(\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 5e085b5d0e0809495a5f4c040a580b585d58565b08)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1667          1569487549080 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 1 10))
	(_version vde)
	(_time 1569487549081 2019.09.26 11:45:49)
	(_source(\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 8cda898289dad899de8298d6df8b888ada8b8c89da)
	(_ent
		(_time 1569485236971)
	)
	(_comp
		(TOP
			(_object
				(_port(_int CLK -1 1 14(_ent (_in))))
				(_port(_int RST -1 1 15(_ent (_in))))
				(_port(_int Din 0 1 16(_ent (_in))))
				(_port(_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port(_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use(_ent . TOP)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 1 22(_arch(_uni))))
		(_sig(_int RST -1 1 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int Din 1 1 24(_arch(_uni))))
		(_sig(_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig(_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs(_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs(_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs(_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686274)
		(33686019 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 380 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vde)
	(_time 1569487549102 2019.09.26 11:45:49)
	(_source(\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code acfaa9fbfafafbbba8adbef6f8aaf9aaafaaa4a9fa)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1667          1569487587239 rtl
(_unit VHDL(rom 0 26(rtl 0 34))
	(_version vde)
	(_time 1569487587240 2019.09.26 11:46:27)
	(_source(\./../src/n_rom.vhd\))
	(_parameters tan)
	(_code a8acacfff6ffa8bfa8fdeef2adafaaaefeaefcafaa)
	(_ent
		(_time 1569485236059)
	)
	(_object
		(_port(_int RST_ROM -1 0 28(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1((_dto i 7 i 0)))))
		(_port(_int ROM_CMD 0 0 29(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 30(_array -1((_to i 1 i 69)))))
		(_port(_int ROM_Dout 1 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 36(_array -1((_to i 1 i 69)))))
		(_type(_int memory 0 36(_array 2((_to i 0 i 255)))))
		(_cnst(_int ROM_CMDln 3 0 38(_arch((0(_string \"010000000000000100000000000000000000000000000000000000000000000000000"\))(1(_string \"010000000000000000000010000000000000000000000000000000000000000000000"\))(2(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(3(_string \"000000001000000000000000000000000000000000000000000100000000000000000"\))(4(_string \"001000000000000000000010000001000000000000000000000000000000000000000"\))(5(_string \"000000000000000000000000000000000000000000000000000000000010000000000"\))(6(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__55(_arch 0 0 55(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1201          1569487587295 rtl
(_unit VHDL(reg 0 12(rtl 0 26))
	(_version vde)
	(_time 1569487587296 2019.09.26 11:46:27)
	(_source(\./../src/reg.vhd\))
	(_parameters tan)
	(_code e7e3e3b4e5b0b4f0e0e1f2bdb1e0e5e1e2e1e0e0e5)
	(_ent
		(_time 1569485236136)
	)
	(_object
		(_port(_int CLK -1 0 14(_ent(_in)(_event))))
		(_port(_int RST -1 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1((_dto i 2 i 0)))))
		(_port(_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port(_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port(_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port(_int REG_Dout 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 849           1569487587372 rtl
(_unit VHDL(cnt 0 12(rtl 0 22))
	(_version vde)
	(_time 1569487587373 2019.09.26 11:46:27)
	(_source(\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 35303130656365233765706e603336336032313336)
	(_ent
		(_time 1569485236236)
	)
	(_object
		(_port(_int CLK -1 0 14(_ent(_in)(_event))))
		(_port(_int RST -1 0 15(_ent(_in))))
		(_port(_int CNT_CMD -1 0 16(_ent(_in))))
		(_port(_int CNT_Flag -1 0 17(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1((_dto i 7 i 0)))))
		(_sig(_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1171          1569487587414 rtl
(_unit VHDL(mux 0 12(rtl 0 31))
	(_version vde)
	(_time 1569487587415 2019.09.26 11:46:27)
	(_source(\./../src/mux.vhd\))
	(_parameters tan)
	(_code 54510756550208420207410f0d52005351535c5200)
	(_ent
		(_time 1569485236308)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int MUX_CMD 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int MUX_Din0 1 0 16(_ent(_in))))
		(_port(_int MUX_Din1 1 0 17(_ent(_in))))
		(_port(_int MUX_Din2 1 0 18(_ent(_in))))
		(_port(_int MUX_Din3 1 0 19(_ent(_in))))
		(_port(_int MUX_Din4 1 0 20(_ent(_in))))
		(_port(_int MUX_Din5 1 0 21(_ent(_in))))
		(_port(_int MUX_Din6 1 0 22(_ent(_in))))
		(_port(_int MUX_Din7 1 0 23(_ent(_in))))
		(_port(_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs(_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3547          1569487587487 rtl
(_unit VHDL(ctrl 0 28(rtl 0 70))
	(_version vde)
	(_time 1569487587488 2019.09.26 11:46:27)
	(_source(\./../src/n_ctrl.vhd\))
	(_parameters tan)
	(_code a2a7a6f4a4f4f4b4f1a5f4f4b6f9f1a4f1a4a1a5a6a5a0)
	(_ent
		(_time 1569485236392)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int RST -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 35(_array -1((_to i 1 i 69)))))
		(_port(_int ROM_Din 0 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1((_dto i 15 i 0)))))
		(_port(_int Din 1 0 36(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1((_to i 1 i 18)))))
		(_port(_int FlagV 2 0 39(_ent(_in)(_event))))
		(_port(_int CNT_CMD -1 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1((_dto i 3 i 0)))))
		(_port(_int MUX_CMD 3 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_CMD 4 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1((_dto i 7 i 0)))))
		(_port(_int ROM_CMD 5 0 46(_ent(_out))))
		(_port(_int CMD 5 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 50(_array -1((_dto i 2 i 0)))))
		(_port(_int REG_A_CMD 6 0 50(_ent(_out))))
		(_port(_int REG_B_CMD 6 0 51(_ent(_out))))
		(_port(_int REG_C_CMD 6 0 52(_ent(_out))))
		(_port(_int REG_D_CMD 6 0 53(_ent(_out))))
		(_port(_int REG_E_CMD 6 0 54(_ent(_out))))
		(_port(_int REG_F_CMD 6 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 60(_array -1((_dto i 8 i 0)))))
		(_port(_int RST_COMP 7 0 60(_ent(_out))))
		(_port(_int Done -1 0 63(_ent(_out))))
		(_port(_int CTRL_Dout 1 0 64(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~75}~13 0 71(_array -1((_to i 1 i 75)))))
		(_sig(_int current 8 0 71(_arch(_uni))))
		(_type(_int ~UNSIGNED{0~to~7}~13 0 72(_array -1((_to i 0 i 7)))))
		(_sig(_int N_ADDR 9 0 72(_arch(_uni))))
		(_sig(_int C_ADDR 9 0 73(_arch(_uni))))
		(_type(_int ~UNSIGNED{0~to~3}~13 0 74(_array -1((_to i 0 i 3)))))
		(_sig(_int LS 10 0 74(_arch(_uni))))
		(_sig(_int Logic_Jump -1 0 75(_arch(_uni))))
		(_sig(_int CNT_clk -1 0 76(_arch(_uni))))
		(_sig(_int FLG_TMP -1 0 77(_arch(_uni((i 2))))))
		(_prcs
			(line__80(_arch 0 0 80(_prcs(_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24)(25))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 810           1569487587544 rtl
(_unit VHDL(flg 0 34(rtl 0 45))
	(_version vde)
	(_time 1569487587545 2019.09.26 11:46:27)
	(_source(\./../src/flg.vhd\))
	(_parameters tan)
	(_code e1e4e0b2b3b6b2f7e6b2a2bbb7e7e7e7b2e7e6e7e7)
	(_ent
		(_time 1569485236506)
	)
	(_object
		(_port(_int CLK -1 0 37(_ent(_in)(_event))))
		(_port(_int RST -1 0 38(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1((_to i 1 i 18)))))
		(_port(_int Xin 0 0 39(_ent(_in))))
		(_port(_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1507          1569487587581 rtl
(_unit VHDL(alu_s 0 16(rtl 0 29))
	(_version vde)
	(_time 1569487587582 2019.09.26 11:46:27)
	(_source(\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 00050906535651155504135a500653070505560703)
	(_ent
		(_time 1569485236571)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_CMD 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port(_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port(_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port(_int ALU_Dout 1 0 23(_ent(_out))))
		(_type(_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1((_dto i 16 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3(3))(4)(5(d_15_0)))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment(_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment(_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment(_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11145         1569487587783 struct
(_unit VHDL(top 0 28(struct 0 41))
	(_version vde)
	(_time 1569487587784 2019.09.26 11:46:27)
	(_source(\./../src/n_top.vhd\))
	(_parameters tan)
	(_code cbcfc79ecf9d9fdccfcc99c5db909ecd9dcccbcccfcd9d)
	(_ent
		(_time 1569485236670)
	)
	(_comp
		(CTRL
			(_object
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 47(_ent (_in))))
				(_port(_int ROM_Din 1 0 50(_ent (_in))))
				(_port(_int Din 2 0 51(_ent (_in))))
				(_port(_int FlagV 3 0 54(_ent (_in))))
				(_port(_int CNT_CMD -1 0 58(_ent (_out))))
				(_port(_int MUX_CMD 4 0 59(_ent (_out))))
				(_port(_int ALU_CMD 5 0 60(_ent (_out))))
				(_port(_int ROM_CMD 6 0 61(_ent (_out))))
				(_port(_int CMD 6 0 62(_ent (_out))))
				(_port(_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port(_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port(_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port(_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port(_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port(_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port(_int RST_COMP 8 0 75(_ent (_out))))
				(_port(_int Done -1 0 78(_ent (_out))))
				(_port(_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int MUX_CMD 14 0 122(_ent (_in))))
				(_port(_int MUX_Din0 15 0 123(_ent (_in))))
				(_port(_int MUX_Din1 15 0 124(_ent (_in))))
				(_port(_int MUX_Din2 15 0 125(_ent (_in))))
				(_port(_int MUX_Din3 15 0 126(_ent (_in))))
				(_port(_int MUX_Din4 15 0 127(_ent (_in))))
				(_port(_int MUX_Din5 15 0 128(_ent (_in))))
				(_port(_int MUX_Din6 15 0 129(_ent (_in))))
				(_port(_int MUX_Din7 15 0 130(_ent (_in))))
				(_port(_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port(_int ALU_CMD 9 0 87(_ent (_in))))
				(_port(_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port(_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port(_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port(_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port(_int RST_ROM -1 0 147(_ent (_in))))
				(_port(_int ROM_CMD 16 0 148(_ent (_in))))
				(_port(_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port(_int CLK -1 0 138(_ent (_in))))
				(_port(_int RST -1 0 139(_ent (_in))))
				(_port(_int CNT_CMD -1 0 140(_ent (_in))))
				(_port(_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int RST -1 0 111(_ent (_in))))
				(_port(_int REG_Din 12 0 112(_ent (_in))))
				(_port(_int REG_CMD 13 0 113(_ent (_in))))
				(_port(_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port(_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port(_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 99(_ent (_in))))
				(_port(_int Xin 11 0 100(_ent (_in))))
				(_port(_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use(_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use(_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use(_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use(_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use(_ent . FLG)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RST -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1((_dto i 15 i 0)))))
		(_port(_int Din 0 0 31(_ent(_in))))
		(_port(_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port(_int S_Done -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1((_to i 1 i 69)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1((_to i 1 i 69)))))
		(_sig(_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1((_dto i 4 i 0)))))
		(_sig(_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1((_dto i 15 i 0)))))
		(_sig(_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1((_dto i 7 i 0)))))
		(_sig(_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig(_int sCMD 20 0 169(_arch(_uni))))
		(_sig(_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig(_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig(_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig(_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1((_dto i 2 i 0)))))
		(_sig(_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1((_dto i 3 i 0)))))
		(_sig(_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig(_int sData 19 0 177(_arch(_uni))))
		(_sig(_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig(_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig(_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig(_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig(_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig(_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig(_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig(_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1((_to i 1 i 69)))))
		(_sig(_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig(_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1((_to i 0 i 4)))))
		(_sig(_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1((_to i 1 i 18)))))
		(_sig(_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig(_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1675          1569487587802 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1569487587803 2019.09.26 11:46:27)
	(_source(\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code dbdfd789df8d8fce8989cf8188dcdfdd8ddcdbde8d)
	(_ent
		(_time 1569485236971)
	)
	(_comp
		(TOP
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int Din 0 0 16(_ent (_in))))
				(_port(_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port(_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use(_ent . TOP)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 0 22(_arch(_uni))))
		(_sig(_int RST -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int Din 1 0 24(_arch(_uni))))
		(_sig(_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig(_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 49(_prcs(_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 57(_prcs(_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 66(_prcs(_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 81 (top_tb))
	(_version vde)
	(_time 1569487587815 2019.09.26 11:46:27)
	(_source(\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code eaeee6b9bebcbdfdeeebf8b0beecbfece9ece2efbc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1667          1569487587844 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 1 10))
	(_version vde)
	(_time 1569487587845 2019.09.26 11:46:27)
	(_source(\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 0a0e070c0d5c5e1f58041e50590d0e0c5c0d0a0f5c)
	(_ent
		(_time 1569485236971)
	)
	(_comp
		(TOP
			(_object
				(_port(_int CLK -1 1 14(_ent (_in))))
				(_port(_int RST -1 1 15(_ent (_in))))
				(_port(_int Din 0 1 16(_ent (_in))))
				(_port(_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port(_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use(_ent . TOP)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 1 22(_arch(_uni))))
		(_sig(_int RST -1 1 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int Din 1 1 24(_arch(_uni))))
		(_sig(_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig(_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs(_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs(_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs(_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686274)
		(33686019 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 380 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vde)
	(_time 1569487587864 2019.09.26 11:46:27)
	(_source(\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 191d141e154f4e0e1d180b434d1f4c1f1a1f111c4f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11145         1569487593450 struct
(_unit VHDL(top 0 28(struct 0 41))
	(_version vde)
	(_time 1569487593451 2019.09.26 11:46:33)
	(_source(\./../src/n_top.vhd\))
	(_parameters tan)
	(_code f3f0a2a3a6a5a7e4f7f4a1fde3a8a6f5a5f4f3f4f7f5a5)
	(_ent
		(_time 1569485236670)
	)
	(_comp
		(CTRL
			(_object
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 47(_ent (_in))))
				(_port(_int ROM_Din 1 0 50(_ent (_in))))
				(_port(_int Din 2 0 51(_ent (_in))))
				(_port(_int FlagV 3 0 54(_ent (_in))))
				(_port(_int CNT_CMD -1 0 58(_ent (_out))))
				(_port(_int MUX_CMD 4 0 59(_ent (_out))))
				(_port(_int ALU_CMD 5 0 60(_ent (_out))))
				(_port(_int ROM_CMD 6 0 61(_ent (_out))))
				(_port(_int CMD 6 0 62(_ent (_out))))
				(_port(_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port(_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port(_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port(_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port(_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port(_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port(_int RST_COMP 8 0 75(_ent (_out))))
				(_port(_int Done -1 0 78(_ent (_out))))
				(_port(_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int MUX_CMD 14 0 122(_ent (_in))))
				(_port(_int MUX_Din0 15 0 123(_ent (_in))))
				(_port(_int MUX_Din1 15 0 124(_ent (_in))))
				(_port(_int MUX_Din2 15 0 125(_ent (_in))))
				(_port(_int MUX_Din3 15 0 126(_ent (_in))))
				(_port(_int MUX_Din4 15 0 127(_ent (_in))))
				(_port(_int MUX_Din5 15 0 128(_ent (_in))))
				(_port(_int MUX_Din6 15 0 129(_ent (_in))))
				(_port(_int MUX_Din7 15 0 130(_ent (_in))))
				(_port(_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port(_int ALU_CMD 9 0 87(_ent (_in))))
				(_port(_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port(_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port(_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port(_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port(_int RST_ROM -1 0 147(_ent (_in))))
				(_port(_int ROM_CMD 16 0 148(_ent (_in))))
				(_port(_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port(_int CLK -1 0 138(_ent (_in))))
				(_port(_int RST -1 0 139(_ent (_in))))
				(_port(_int CNT_CMD -1 0 140(_ent (_in))))
				(_port(_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int RST -1 0 111(_ent (_in))))
				(_port(_int REG_Din 12 0 112(_ent (_in))))
				(_port(_int REG_CMD 13 0 113(_ent (_in))))
				(_port(_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port(_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port(_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 99(_ent (_in))))
				(_port(_int Xin 11 0 100(_ent (_in))))
				(_port(_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use(_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use(_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use(_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use(_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use(_ent . FLG)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RST -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1((_dto i 15 i 0)))))
		(_port(_int Din 0 0 31(_ent(_in))))
		(_port(_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port(_int S_Done -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1((_to i 1 i 69)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1((_to i 1 i 69)))))
		(_sig(_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1((_dto i 4 i 0)))))
		(_sig(_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1((_dto i 15 i 0)))))
		(_sig(_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1((_dto i 7 i 0)))))
		(_sig(_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig(_int sCMD 20 0 169(_arch(_uni))))
		(_sig(_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig(_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig(_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig(_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1((_dto i 2 i 0)))))
		(_sig(_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1((_dto i 3 i 0)))))
		(_sig(_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig(_int sData 19 0 177(_arch(_uni))))
		(_sig(_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig(_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig(_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig(_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig(_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig(_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig(_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig(_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1((_to i 1 i 69)))))
		(_sig(_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig(_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1((_to i 0 i 4)))))
		(_sig(_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1((_to i 1 i 18)))))
		(_sig(_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig(_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1667          1569487593652 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 1 10))
	(_version vde)
	(_time 1569487593653 2019.09.26 11:46:33)
	(_source(\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code bebdeceabde8eaabecb0aae4edb9bab8e8b9bebbe8)
	(_ent
		(_time 1569485236971)
	)
	(_comp
		(TOP
			(_object
				(_port(_int CLK -1 1 14(_ent (_in))))
				(_port(_int RST -1 1 15(_ent (_in))))
				(_port(_int Din 0 1 16(_ent (_in))))
				(_port(_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port(_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use(_ent . TOP)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 1 22(_arch(_uni))))
		(_sig(_int RST -1 1 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int Din 1 1 24(_arch(_uni))))
		(_sig(_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig(_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs(_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs(_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs(_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686274)
		(33686019 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 380 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vde)
	(_time 1569487593661 2019.09.26 11:46:33)
	(_source(\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code bebdeceaeee8e9a9babface4eab8ebb8bdb8b6bbe8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1667          1569487921677 rtl
(_unit VHDL(rom 0 26(rtl 0 34))
	(_version vde)
	(_time 1569487921678 2019.09.26 11:52:01)
	(_source(\./../src/n_rom.vhd\))
	(_parameters tan)
	(_code 0e0c0d080d590e190e5b48540b090c0858085a090c)
	(_ent
		(_time 1569485236059)
	)
	(_object
		(_port(_int RST_ROM -1 0 28(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1((_dto i 7 i 0)))))
		(_port(_int ROM_CMD 0 0 29(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 30(_array -1((_to i 1 i 69)))))
		(_port(_int ROM_Dout 1 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 36(_array -1((_to i 1 i 69)))))
		(_type(_int memory 0 36(_array 2((_to i 0 i 255)))))
		(_cnst(_int ROM_CMDln 3 0 38(_arch((0(_string \"010000000000000100000000000000000000000000000000000000000000000000000"\))(1(_string \"010000000000000000000010000000000000000000000000000000000000000000000"\))(2(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(3(_string \"000000001000000000000000000000000000000000000000000100000000000000000"\))(4(_string \"001000000000000000000010000001000000000000000000000000000000000000000"\))(5(_string \"000000000000000000000000000000000000000000000000000000000010000000000"\))(6(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__55(_arch 0 0 55(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1201          1569487921726 rtl
(_unit VHDL(reg 0 12(rtl 0 26))
	(_version vde)
	(_time 1569487921727 2019.09.26 11:52:01)
	(_source(\./../src/reg.vhd\))
	(_parameters tan)
	(_code 3d3f3e386c6a6e2a3a3b28676b3a3f3b383b3a3a3f)
	(_ent
		(_time 1569485236136)
	)
	(_object
		(_port(_int CLK -1 0 14(_ent(_in)(_event))))
		(_port(_int RST -1 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1((_dto i 2 i 0)))))
		(_port(_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port(_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port(_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port(_int REG_Dout 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 849           1569487921771 rtl
(_unit VHDL(cnt 0 12(rtl 0 22))
	(_version vde)
	(_time 1569487921772 2019.09.26 11:52:01)
	(_source(\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 6c6f6e6c6a3a3c7a6e3c2937396a6f6a396b686a6f)
	(_ent
		(_time 1569485236236)
	)
	(_object
		(_port(_int CLK -1 0 14(_ent(_in)(_event))))
		(_port(_int RST -1 0 15(_ent(_in))))
		(_port(_int CNT_CMD -1 0 16(_ent(_in))))
		(_port(_int CNT_Flag -1 0 17(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1((_dto i 7 i 0)))))
		(_sig(_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1171          1569487921817 rtl
(_unit VHDL(mux 0 12(rtl 0 31))
	(_version vde)
	(_time 1569487921818 2019.09.26 11:52:01)
	(_source(\./../src/mux.vhd\))
	(_parameters tan)
	(_code 9a99cf94ceccc68cccc98fc1c39cce9d9f9d929cce)
	(_ent
		(_time 1569485236308)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int MUX_CMD 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int MUX_Din0 1 0 16(_ent(_in))))
		(_port(_int MUX_Din1 1 0 17(_ent(_in))))
		(_port(_int MUX_Din2 1 0 18(_ent(_in))))
		(_port(_int MUX_Din3 1 0 19(_ent(_in))))
		(_port(_int MUX_Din4 1 0 20(_ent(_in))))
		(_port(_int MUX_Din5 1 0 21(_ent(_in))))
		(_port(_int MUX_Din6 1 0 22(_ent(_in))))
		(_port(_int MUX_Din7 1 0 23(_ent(_in))))
		(_port(_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs(_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3547          1569487921872 rtl
(_unit VHDL(ctrl 0 28(rtl 0 70))
	(_version vde)
	(_time 1569487921873 2019.09.26 11:52:01)
	(_source(\./../src/n_ctrl.vhd\))
	(_parameters tan)
	(_code c9cacb9dc49f9fdf9ace9f9fdd929acf9acfcacecdcecb)
	(_ent
		(_time 1569485236392)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int RST -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 35(_array -1((_to i 1 i 69)))))
		(_port(_int ROM_Din 0 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1((_dto i 15 i 0)))))
		(_port(_int Din 1 0 36(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1((_to i 1 i 18)))))
		(_port(_int FlagV 2 0 39(_ent(_in)(_event))))
		(_port(_int CNT_CMD -1 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1((_dto i 3 i 0)))))
		(_port(_int MUX_CMD 3 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_CMD 4 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1((_dto i 7 i 0)))))
		(_port(_int ROM_CMD 5 0 46(_ent(_out))))
		(_port(_int CMD 5 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 50(_array -1((_dto i 2 i 0)))))
		(_port(_int REG_A_CMD 6 0 50(_ent(_out))))
		(_port(_int REG_B_CMD 6 0 51(_ent(_out))))
		(_port(_int REG_C_CMD 6 0 52(_ent(_out))))
		(_port(_int REG_D_CMD 6 0 53(_ent(_out))))
		(_port(_int REG_E_CMD 6 0 54(_ent(_out))))
		(_port(_int REG_F_CMD 6 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 60(_array -1((_dto i 8 i 0)))))
		(_port(_int RST_COMP 7 0 60(_ent(_out))))
		(_port(_int Done -1 0 63(_ent(_out))))
		(_port(_int CTRL_Dout 1 0 64(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~75}~13 0 71(_array -1((_to i 1 i 75)))))
		(_sig(_int current 8 0 71(_arch(_uni))))
		(_type(_int ~UNSIGNED{0~to~7}~13 0 72(_array -1((_to i 0 i 7)))))
		(_sig(_int N_ADDR 9 0 72(_arch(_uni))))
		(_sig(_int C_ADDR 9 0 73(_arch(_uni))))
		(_type(_int ~UNSIGNED{0~to~3}~13 0 74(_array -1((_to i 0 i 3)))))
		(_sig(_int LS 10 0 74(_arch(_uni))))
		(_sig(_int Logic_Jump -1 0 75(_arch(_uni))))
		(_sig(_int CNT_clk -1 0 76(_arch(_uni))))
		(_sig(_int FLG_TMP -1 0 77(_arch(_uni((i 2))))))
		(_prcs
			(line__80(_arch 0 0 80(_prcs(_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24)(25))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 810           1569487921921 rtl
(_unit VHDL(flg 0 34(rtl 0 45))
	(_version vde)
	(_time 1569487921922 2019.09.26 11:52:01)
	(_source(\./../src/flg.vhd\))
	(_parameters tan)
	(_code 080b0c0e535f5b1e0f5b4b525e0e0e0e5b0e0f0e0e)
	(_ent
		(_time 1569485236506)
	)
	(_object
		(_port(_int CLK -1 0 37(_ent(_in)(_event))))
		(_port(_int RST -1 0 38(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1((_to i 1 i 18)))))
		(_port(_int Xin 0 0 39(_ent(_in))))
		(_port(_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1507          1569487921961 rtl
(_unit VHDL(alu_s 0 16(rtl 0 29))
	(_version vde)
	(_time 1569487921962 2019.09.26 11:52:01)
	(_source(\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 27242423737176327223347d772174202222712024)
	(_ent
		(_time 1569485236571)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_CMD 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port(_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port(_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port(_int ALU_Dout 1 0 23(_ent(_out))))
		(_type(_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1((_dto i 16 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3(3))(4)(5(d_15_0)))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment(_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment(_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment(_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11145         1569487922064 struct
(_unit VHDL(top 0 28(struct 0 41))
	(_version vde)
	(_time 1569487922065 2019.09.26 11:52:02)
	(_source(\./../src/n_top.vhd\))
	(_parameters tan)
	(_code 9496929bc6c2c0839093c69a84cfc192c29394939092c2)
	(_ent
		(_time 1569485236670)
	)
	(_comp
		(CTRL
			(_object
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 47(_ent (_in))))
				(_port(_int ROM_Din 1 0 50(_ent (_in))))
				(_port(_int Din 2 0 51(_ent (_in))))
				(_port(_int FlagV 3 0 54(_ent (_in))))
				(_port(_int CNT_CMD -1 0 58(_ent (_out))))
				(_port(_int MUX_CMD 4 0 59(_ent (_out))))
				(_port(_int ALU_CMD 5 0 60(_ent (_out))))
				(_port(_int ROM_CMD 6 0 61(_ent (_out))))
				(_port(_int CMD 6 0 62(_ent (_out))))
				(_port(_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port(_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port(_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port(_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port(_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port(_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port(_int RST_COMP 8 0 75(_ent (_out))))
				(_port(_int Done -1 0 78(_ent (_out))))
				(_port(_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int MUX_CMD 14 0 122(_ent (_in))))
				(_port(_int MUX_Din0 15 0 123(_ent (_in))))
				(_port(_int MUX_Din1 15 0 124(_ent (_in))))
				(_port(_int MUX_Din2 15 0 125(_ent (_in))))
				(_port(_int MUX_Din3 15 0 126(_ent (_in))))
				(_port(_int MUX_Din4 15 0 127(_ent (_in))))
				(_port(_int MUX_Din5 15 0 128(_ent (_in))))
				(_port(_int MUX_Din6 15 0 129(_ent (_in))))
				(_port(_int MUX_Din7 15 0 130(_ent (_in))))
				(_port(_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port(_int ALU_CMD 9 0 87(_ent (_in))))
				(_port(_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port(_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port(_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port(_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port(_int RST_ROM -1 0 147(_ent (_in))))
				(_port(_int ROM_CMD 16 0 148(_ent (_in))))
				(_port(_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port(_int CLK -1 0 138(_ent (_in))))
				(_port(_int RST -1 0 139(_ent (_in))))
				(_port(_int CNT_CMD -1 0 140(_ent (_in))))
				(_port(_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int RST -1 0 111(_ent (_in))))
				(_port(_int REG_Din 12 0 112(_ent (_in))))
				(_port(_int REG_CMD 13 0 113(_ent (_in))))
				(_port(_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port(_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port(_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 99(_ent (_in))))
				(_port(_int Xin 11 0 100(_ent (_in))))
				(_port(_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use(_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use(_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use(_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use(_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use(_ent . FLG)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RST -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1((_dto i 15 i 0)))))
		(_port(_int Din 0 0 31(_ent(_in))))
		(_port(_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port(_int S_Done -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1((_to i 1 i 69)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1((_to i 1 i 69)))))
		(_sig(_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1((_dto i 4 i 0)))))
		(_sig(_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1((_dto i 15 i 0)))))
		(_sig(_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1((_dto i 7 i 0)))))
		(_sig(_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig(_int sCMD 20 0 169(_arch(_uni))))
		(_sig(_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig(_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig(_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig(_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1((_dto i 2 i 0)))))
		(_sig(_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1((_dto i 3 i 0)))))
		(_sig(_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig(_int sData 19 0 177(_arch(_uni))))
		(_sig(_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig(_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig(_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig(_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig(_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig(_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig(_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig(_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1((_to i 1 i 69)))))
		(_sig(_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig(_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1((_to i 0 i 4)))))
		(_sig(_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1((_to i 1 i 18)))))
		(_sig(_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig(_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1675          1569487922086 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1569487922087 2019.09.26 11:52:02)
	(_source(\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code a4a6a2f3f6f2f0b1f6f6b0fef7a3a0a2f2a3a4a1f2)
	(_ent
		(_time 1569485236971)
	)
	(_comp
		(TOP
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int Din 0 0 16(_ent (_in))))
				(_port(_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port(_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use(_ent . TOP)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 0 22(_arch(_uni))))
		(_sig(_int RST -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int Din 1 0 24(_arch(_uni))))
		(_sig(_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig(_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 49(_prcs(_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 57(_prcs(_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 66(_prcs(_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 81 (top_tb))
	(_version vde)
	(_time 1569487922093 2019.09.26 11:52:02)
	(_source(\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code b4b6b2e0b5e2e3a3b0b5a6eee0b2e1b2b7b2bcb1e2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1708          1569487922131 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 1 10))
	(_version vde)
	(_time 1569487922132 2019.09.26 11:52:02)
	(_source(\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code d3d1d581868587c681ddc78980d4d7d585d4d3d685)
	(_ent
		(_time 1569485236971)
	)
	(_comp
		(TOP
			(_object
				(_port(_int CLK -1 1 14(_ent (_in))))
				(_port(_int RST -1 1 15(_ent (_in))))
				(_port(_int Din 0 1 16(_ent (_in))))
				(_port(_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port(_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use(_ent . TOP)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 1 22(_arch(_uni))))
		(_sig(_int RST -1 1 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int Din 1 1 24(_arch(_uni))))
		(_sig(_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig(_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs(_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs(_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs(_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50528771)
		(50529026 50529027 50529027 33686275)
		(33686019 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 380 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vde)
	(_time 1569487922147 2019.09.26 11:52:02)
	(_source(\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code e3e1e5b0e5b5b4f4e7e2f1b9b7e5b6e5e0e5ebe6b5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1667          1569487930717 rtl
(_unit VHDL(rom 0 26(rtl 0 34))
	(_version vde)
	(_time 1569487930718 2019.09.26 11:52:10)
	(_source(\./../src/n_rom.vhd\))
	(_parameters tan)
	(_code 65656365363265726530233f606267633363316267)
	(_ent
		(_time 1569485236059)
	)
	(_object
		(_port(_int RST_ROM -1 0 28(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1((_dto i 7 i 0)))))
		(_port(_int ROM_CMD 0 0 29(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 30(_array -1((_to i 1 i 69)))))
		(_port(_int ROM_Dout 1 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 36(_array -1((_to i 1 i 69)))))
		(_type(_int memory 0 36(_array 2((_to i 0 i 255)))))
		(_cnst(_int ROM_CMDln 3 0 38(_arch((0(_string \"010000000000000100000000000000000000000000000000000000000000000000000"\))(1(_string \"010000000000000000000010000000000000000000000000000000000000000000000"\))(2(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(3(_string \"000000001000000000000000000000000000000000000000000100000000000000000"\))(4(_string \"001000000000000000000010000001000000000000000000000000000000000000000"\))(5(_string \"000000000000000000000000000000000000000000000000000000000010000000000"\))(6(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__55(_arch 0 0 55(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1201          1569487930755 rtl
(_unit VHDL(reg 0 12(rtl 0 26))
	(_version vde)
	(_time 1569487930756 2019.09.26 11:52:10)
	(_source(\./../src/reg.vhd\))
	(_parameters tan)
	(_code 8484828a85d3d793838291ded28386828182838386)
	(_ent
		(_time 1569485236136)
	)
	(_object
		(_port(_int CLK -1 0 14(_ent(_in)(_event))))
		(_port(_int RST -1 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1((_dto i 2 i 0)))))
		(_port(_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port(_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port(_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port(_int REG_Dout 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 849           1569487930800 rtl
(_unit VHDL(cnt 0 12(rtl 0 22))
	(_version vde)
	(_time 1569487930801 2019.09.26 11:52:10)
	(_source(\./../src/cnt.vhd\))
	(_parameters tan)
	(_code b3b2b4e7e5e5e3a5b1e3f6e8e6b5b0b5e6b4b7b5b0)
	(_ent
		(_time 1569485236236)
	)
	(_object
		(_port(_int CLK -1 0 14(_ent(_in)(_event))))
		(_port(_int RST -1 0 15(_ent(_in))))
		(_port(_int CNT_CMD -1 0 16(_ent(_in))))
		(_port(_int CNT_Flag -1 0 17(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1((_dto i 7 i 0)))))
		(_sig(_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1171          1569487930832 rtl
(_unit VHDL(mux 0 12(rtl 0 31))
	(_version vde)
	(_time 1569487930833 2019.09.26 11:52:10)
	(_source(\./../src/mux.vhd\))
	(_parameters tan)
	(_code d2d38281d5848ec48481c7898bd486d5d7d5dad486)
	(_ent
		(_time 1569485236308)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int MUX_CMD 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int MUX_Din0 1 0 16(_ent(_in))))
		(_port(_int MUX_Din1 1 0 17(_ent(_in))))
		(_port(_int MUX_Din2 1 0 18(_ent(_in))))
		(_port(_int MUX_Din3 1 0 19(_ent(_in))))
		(_port(_int MUX_Din4 1 0 20(_ent(_in))))
		(_port(_int MUX_Din5 1 0 21(_ent(_in))))
		(_port(_int MUX_Din6 1 0 22(_ent(_in))))
		(_port(_int MUX_Din7 1 0 23(_ent(_in))))
		(_port(_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs(_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3547          1569487930888 rtl
(_unit VHDL(ctrl 0 28(rtl 0 70))
	(_version vde)
	(_time 1569487930889 2019.09.26 11:52:10)
	(_source(\./../src/n_ctrl.vhd\))
	(_parameters tan)
	(_code 010007060457571752065757155a520752070206050603)
	(_ent
		(_time 1569485236392)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int RST -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 35(_array -1((_to i 1 i 69)))))
		(_port(_int ROM_Din 0 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1((_dto i 15 i 0)))))
		(_port(_int Din 1 0 36(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1((_to i 1 i 18)))))
		(_port(_int FlagV 2 0 39(_ent(_in)(_event))))
		(_port(_int CNT_CMD -1 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1((_dto i 3 i 0)))))
		(_port(_int MUX_CMD 3 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_CMD 4 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1((_dto i 7 i 0)))))
		(_port(_int ROM_CMD 5 0 46(_ent(_out))))
		(_port(_int CMD 5 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 50(_array -1((_dto i 2 i 0)))))
		(_port(_int REG_A_CMD 6 0 50(_ent(_out))))
		(_port(_int REG_B_CMD 6 0 51(_ent(_out))))
		(_port(_int REG_C_CMD 6 0 52(_ent(_out))))
		(_port(_int REG_D_CMD 6 0 53(_ent(_out))))
		(_port(_int REG_E_CMD 6 0 54(_ent(_out))))
		(_port(_int REG_F_CMD 6 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 60(_array -1((_dto i 8 i 0)))))
		(_port(_int RST_COMP 7 0 60(_ent(_out))))
		(_port(_int Done -1 0 63(_ent(_out))))
		(_port(_int CTRL_Dout 1 0 64(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~75}~13 0 71(_array -1((_to i 1 i 75)))))
		(_sig(_int current 8 0 71(_arch(_uni))))
		(_type(_int ~UNSIGNED{0~to~7}~13 0 72(_array -1((_to i 0 i 7)))))
		(_sig(_int N_ADDR 9 0 72(_arch(_uni))))
		(_sig(_int C_ADDR 9 0 73(_arch(_uni))))
		(_type(_int ~UNSIGNED{0~to~3}~13 0 74(_array -1((_to i 0 i 3)))))
		(_sig(_int LS 10 0 74(_arch(_uni))))
		(_sig(_int Logic_Jump -1 0 75(_arch(_uni))))
		(_sig(_int CNT_clk -1 0 76(_arch(_uni))))
		(_sig(_int FLG_TMP -1 0 77(_arch(_uni((i 2))))))
		(_prcs
			(line__80(_arch 0 0 80(_prcs(_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24)(25))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 810           1569487930936 rtl
(_unit VHDL(flg 0 34(rtl 0 45))
	(_version vde)
	(_time 1569487930937 2019.09.26 11:52:10)
	(_source(\./../src/flg.vhd\))
	(_parameters tan)
	(_code 3f3e3c3a3a686c29386c7c65693939396c39383939)
	(_ent
		(_time 1569485236506)
	)
	(_object
		(_port(_int CLK -1 0 37(_ent(_in)(_event))))
		(_port(_int RST -1 0 38(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1((_to i 1 i 18)))))
		(_port(_int Xin 0 0 39(_ent(_in))))
		(_port(_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1507          1569487930968 rtl
(_unit VHDL(alu_s 0 16(rtl 0 29))
	(_version vde)
	(_time 1569487930969 2019.09.26 11:52:10)
	(_source(\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 5f5e5b5c5a090e4a0a5b4c050f590c585a5a09585c)
	(_ent
		(_time 1569485236571)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_CMD 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port(_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port(_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port(_int ALU_Dout 1 0 23(_ent(_out))))
		(_type(_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1((_dto i 16 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3(3))(4)(5(d_15_0)))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment(_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment(_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment(_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11145         1569487931051 struct
(_unit VHDL(top 0 28(struct 0 41))
	(_version vde)
	(_time 1569487931052 2019.09.26 11:52:11)
	(_source(\./../src/n_top.vhd\))
	(_parameters tan)
	(_code adadacfaaffbf9baa9aaffa3bdf6f8abfbaaadaaa9abfb)
	(_ent
		(_time 1569485236670)
	)
	(_comp
		(CTRL
			(_object
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 47(_ent (_in))))
				(_port(_int ROM_Din 1 0 50(_ent (_in))))
				(_port(_int Din 2 0 51(_ent (_in))))
				(_port(_int FlagV 3 0 54(_ent (_in))))
				(_port(_int CNT_CMD -1 0 58(_ent (_out))))
				(_port(_int MUX_CMD 4 0 59(_ent (_out))))
				(_port(_int ALU_CMD 5 0 60(_ent (_out))))
				(_port(_int ROM_CMD 6 0 61(_ent (_out))))
				(_port(_int CMD 6 0 62(_ent (_out))))
				(_port(_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port(_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port(_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port(_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port(_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port(_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port(_int RST_COMP 8 0 75(_ent (_out))))
				(_port(_int Done -1 0 78(_ent (_out))))
				(_port(_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int MUX_CMD 14 0 122(_ent (_in))))
				(_port(_int MUX_Din0 15 0 123(_ent (_in))))
				(_port(_int MUX_Din1 15 0 124(_ent (_in))))
				(_port(_int MUX_Din2 15 0 125(_ent (_in))))
				(_port(_int MUX_Din3 15 0 126(_ent (_in))))
				(_port(_int MUX_Din4 15 0 127(_ent (_in))))
				(_port(_int MUX_Din5 15 0 128(_ent (_in))))
				(_port(_int MUX_Din6 15 0 129(_ent (_in))))
				(_port(_int MUX_Din7 15 0 130(_ent (_in))))
				(_port(_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port(_int ALU_CMD 9 0 87(_ent (_in))))
				(_port(_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port(_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port(_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port(_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port(_int RST_ROM -1 0 147(_ent (_in))))
				(_port(_int ROM_CMD 16 0 148(_ent (_in))))
				(_port(_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port(_int CLK -1 0 138(_ent (_in))))
				(_port(_int RST -1 0 139(_ent (_in))))
				(_port(_int CNT_CMD -1 0 140(_ent (_in))))
				(_port(_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int RST -1 0 111(_ent (_in))))
				(_port(_int REG_Din 12 0 112(_ent (_in))))
				(_port(_int REG_CMD 13 0 113(_ent (_in))))
				(_port(_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port(_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port(_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 99(_ent (_in))))
				(_port(_int Xin 11 0 100(_ent (_in))))
				(_port(_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use(_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use(_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use(_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use(_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use(_ent . FLG)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RST -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1((_dto i 15 i 0)))))
		(_port(_int Din 0 0 31(_ent(_in))))
		(_port(_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port(_int S_Done -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1((_to i 1 i 69)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1((_to i 1 i 69)))))
		(_sig(_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1((_dto i 4 i 0)))))
		(_sig(_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1((_dto i 15 i 0)))))
		(_sig(_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1((_dto i 7 i 0)))))
		(_sig(_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig(_int sCMD 20 0 169(_arch(_uni))))
		(_sig(_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig(_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig(_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig(_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1((_dto i 2 i 0)))))
		(_sig(_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1((_dto i 3 i 0)))))
		(_sig(_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig(_int sData 19 0 177(_arch(_uni))))
		(_sig(_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig(_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig(_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig(_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig(_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig(_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig(_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig(_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1((_to i 1 i 69)))))
		(_sig(_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig(_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1((_to i 0 i 4)))))
		(_sig(_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1((_to i 1 i 18)))))
		(_sig(_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig(_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1675          1569487931066 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1569487931067 2019.09.26 11:52:11)
	(_source(\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code bcbcbde8b9eae8a9eeeea8e6efbbb8baeabbbcb9ea)
	(_ent
		(_time 1569485236971)
	)
	(_comp
		(TOP
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int Din 0 0 16(_ent (_in))))
				(_port(_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port(_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use(_ent . TOP)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 0 22(_arch(_uni))))
		(_sig(_int RST -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int Din 1 0 24(_arch(_uni))))
		(_sig(_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig(_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 49(_prcs(_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 57(_prcs(_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 66(_prcs(_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 81 (top_tb))
	(_version vde)
	(_time 1569487931072 2019.09.26 11:52:11)
	(_source(\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code bcbcbde8eaeaebabb8bdaee6e8bae9babfbab4b9ea)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1708          1569487931101 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 1 10))
	(_version vde)
	(_time 1569487931102 2019.09.26 11:52:11)
	(_source(\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code dcdcdd8ed98a88c98ed2c8868fdbd8da8adbdcd98a)
	(_ent
		(_time 1569485236971)
	)
	(_comp
		(TOP
			(_object
				(_port(_int CLK -1 1 14(_ent (_in))))
				(_port(_int RST -1 1 15(_ent (_in))))
				(_port(_int Din 0 1 16(_ent (_in))))
				(_port(_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port(_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use(_ent . TOP)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 1 22(_arch(_uni))))
		(_sig(_int RST -1 1 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int Din 1 1 24(_arch(_uni))))
		(_sig(_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig(_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs(_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs(_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs(_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50528771)
		(50529026 50529027 50529027 33686275)
		(33686019 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 380 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vde)
	(_time 1569487931108 2019.09.26 11:52:11)
	(_source(\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code ebebeab8bcbdbcfcefeaf9b1bfedbeede8ede3eebd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11145         1569487933684 struct
(_unit VHDL(top 0 28(struct 0 41))
	(_version vde)
	(_time 1569487933685 2019.09.26 11:52:13)
	(_source(\./../src/n_top.vhd\))
	(_parameters tan)
	(_code eeeebcbdedb8baf9eae9bce0feb5bbe8b8e9eee9eae8b8)
	(_ent
		(_time 1569485236670)
	)
	(_comp
		(CTRL
			(_object
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 47(_ent (_in))))
				(_port(_int ROM_Din 1 0 50(_ent (_in))))
				(_port(_int Din 2 0 51(_ent (_in))))
				(_port(_int FlagV 3 0 54(_ent (_in))))
				(_port(_int CNT_CMD -1 0 58(_ent (_out))))
				(_port(_int MUX_CMD 4 0 59(_ent (_out))))
				(_port(_int ALU_CMD 5 0 60(_ent (_out))))
				(_port(_int ROM_CMD 6 0 61(_ent (_out))))
				(_port(_int CMD 6 0 62(_ent (_out))))
				(_port(_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port(_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port(_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port(_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port(_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port(_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port(_int RST_COMP 8 0 75(_ent (_out))))
				(_port(_int Done -1 0 78(_ent (_out))))
				(_port(_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int MUX_CMD 14 0 122(_ent (_in))))
				(_port(_int MUX_Din0 15 0 123(_ent (_in))))
				(_port(_int MUX_Din1 15 0 124(_ent (_in))))
				(_port(_int MUX_Din2 15 0 125(_ent (_in))))
				(_port(_int MUX_Din3 15 0 126(_ent (_in))))
				(_port(_int MUX_Din4 15 0 127(_ent (_in))))
				(_port(_int MUX_Din5 15 0 128(_ent (_in))))
				(_port(_int MUX_Din6 15 0 129(_ent (_in))))
				(_port(_int MUX_Din7 15 0 130(_ent (_in))))
				(_port(_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port(_int ALU_CMD 9 0 87(_ent (_in))))
				(_port(_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port(_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port(_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port(_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port(_int RST_ROM -1 0 147(_ent (_in))))
				(_port(_int ROM_CMD 16 0 148(_ent (_in))))
				(_port(_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port(_int CLK -1 0 138(_ent (_in))))
				(_port(_int RST -1 0 139(_ent (_in))))
				(_port(_int CNT_CMD -1 0 140(_ent (_in))))
				(_port(_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int RST -1 0 111(_ent (_in))))
				(_port(_int REG_Din 12 0 112(_ent (_in))))
				(_port(_int REG_CMD 13 0 113(_ent (_in))))
				(_port(_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port(_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port(_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 99(_ent (_in))))
				(_port(_int Xin 11 0 100(_ent (_in))))
				(_port(_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use(_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use(_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use(_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use(_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use(_ent . FLG)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RST -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1((_dto i 15 i 0)))))
		(_port(_int Din 0 0 31(_ent(_in))))
		(_port(_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port(_int S_Done -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1((_to i 1 i 69)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1((_to i 1 i 69)))))
		(_sig(_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1((_dto i 4 i 0)))))
		(_sig(_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1((_dto i 15 i 0)))))
		(_sig(_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1((_dto i 7 i 0)))))
		(_sig(_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig(_int sCMD 20 0 169(_arch(_uni))))
		(_sig(_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig(_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig(_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig(_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1((_dto i 2 i 0)))))
		(_sig(_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1((_dto i 3 i 0)))))
		(_sig(_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig(_int sData 19 0 177(_arch(_uni))))
		(_sig(_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig(_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig(_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig(_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig(_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig(_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig(_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig(_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1((_to i 1 i 69)))))
		(_sig(_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig(_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1((_to i 0 i 4)))))
		(_sig(_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1((_to i 1 i 18)))))
		(_sig(_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig(_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1708          1569487933894 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 1 10))
	(_version vde)
	(_time 1569487933895 2019.09.26 11:52:13)
	(_source(\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code c9c6cd9c969f9ddc9bc7dd939acecdcf9fcec9cc9f)
	(_ent
		(_time 1569485236971)
	)
	(_comp
		(TOP
			(_object
				(_port(_int CLK -1 1 14(_ent (_in))))
				(_port(_int RST -1 1 15(_ent (_in))))
				(_port(_int Din 0 1 16(_ent (_in))))
				(_port(_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port(_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use(_ent . TOP)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 1 22(_arch(_uni))))
		(_sig(_int RST -1 1 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int Din 1 1 24(_arch(_uni))))
		(_sig(_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig(_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs(_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs(_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs(_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50528771)
		(50529026 50529027 50529027 33686275)
		(33686019 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 380 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vde)
	(_time 1569487933904 2019.09.26 11:52:13)
	(_source(\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code c9c6cd9cc59f9edecdc8db939dcf9ccfcacfc1cc9f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1667          1569488100990 rtl
(_unit VHDL(rom 0 26(rtl 0 34))
	(_version vde)
	(_time 1569488100991 2019.09.26 11:55:00)
	(_source(\./../src/n_rom.vhd\))
	(_parameters tan)
	(_code 7e79287f7d297e697e2b38247b797c7828782a797c)
	(_ent
		(_time 1569485236059)
	)
	(_object
		(_port(_int RST_ROM -1 0 28(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1((_dto i 7 i 0)))))
		(_port(_int ROM_CMD 0 0 29(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 30(_array -1((_to i 1 i 69)))))
		(_port(_int ROM_Dout 1 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 36(_array -1((_to i 1 i 69)))))
		(_type(_int memory 0 36(_array 2((_to i 0 i 255)))))
		(_cnst(_int ROM_CMDln 3 0 38(_arch((0(_string \"010000000000000100000000000000000000000000000000000000000000000000000"\))(1(_string \"010000000000000000000010000000000000000000000000000000000000000000000"\))(2(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(3(_string \"000000001000000000000000000000000000000000000000000100000000000000000"\))(4(_string \"001000000000000000000010000001000000000000000000000000000000000000000"\))(5(_string \"000000000000000000000000000000000000000000000000000000000010000000000"\))(6(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__55(_arch 0 0 55(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1201          1569488101042 rtl
(_unit VHDL(reg 0 12(rtl 0 26))
	(_version vde)
	(_time 1569488101043 2019.09.26 11:55:01)
	(_source(\./../src/reg.vhd\))
	(_parameters tan)
	(_code bdbaebe9eceaeeaababba8e7ebbabfbbb8bbbababf)
	(_ent
		(_time 1569485236136)
	)
	(_object
		(_port(_int CLK -1 0 14(_ent(_in)(_event))))
		(_port(_int RST -1 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1((_dto i 2 i 0)))))
		(_port(_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port(_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port(_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port(_int REG_Dout 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 849           1569488101091 rtl
(_unit VHDL(cnt 0 12(rtl 0 22))
	(_version vde)
	(_time 1569488101092 2019.09.26 11:55:01)
	(_source(\./../src/cnt.vhd\))
	(_parameters tan)
	(_code eceabbbfeababcfaeebca9b7b9eaefeab9ebe8eaef)
	(_ent
		(_time 1569485236236)
	)
	(_object
		(_port(_int CLK -1 0 14(_ent(_in)(_event))))
		(_port(_int RST -1 0 15(_ent(_in))))
		(_port(_int CNT_CMD -1 0 16(_ent(_in))))
		(_port(_int CNT_Flag -1 0 17(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1((_dto i 7 i 0)))))
		(_sig(_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1171          1569488101131 rtl
(_unit VHDL(mux 0 12(rtl 0 31))
	(_version vde)
	(_time 1569488101132 2019.09.26 11:55:01)
	(_source(\./../src/mux.vhd\))
	(_parameters tan)
	(_code 0b0d0a0c5c5d571d5d581e50520d5f0c0e0c030d5f)
	(_ent
		(_time 1569485236308)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int MUX_CMD 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int MUX_Din0 1 0 16(_ent(_in))))
		(_port(_int MUX_Din1 1 0 17(_ent(_in))))
		(_port(_int MUX_Din2 1 0 18(_ent(_in))))
		(_port(_int MUX_Din3 1 0 19(_ent(_in))))
		(_port(_int MUX_Din4 1 0 20(_ent(_in))))
		(_port(_int MUX_Din5 1 0 21(_ent(_in))))
		(_port(_int MUX_Din6 1 0 22(_ent(_in))))
		(_port(_int MUX_Din7 1 0 23(_ent(_in))))
		(_port(_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs(_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3547          1569488101192 rtl
(_unit VHDL(ctrl 0 28(rtl 0 70))
	(_version vde)
	(_time 1569488101193 2019.09.26 11:55:01)
	(_source(\./../src/n_ctrl.vhd\))
	(_parameters tan)
	(_code 494f1f4a441f1f5f1a4e1f1f5d121a4f1a4f4a4e4d4e4b)
	(_ent
		(_time 1569485236392)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int RST -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 35(_array -1((_to i 1 i 69)))))
		(_port(_int ROM_Din 0 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1((_dto i 15 i 0)))))
		(_port(_int Din 1 0 36(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1((_to i 1 i 18)))))
		(_port(_int FlagV 2 0 39(_ent(_in)(_event))))
		(_port(_int CNT_CMD -1 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1((_dto i 3 i 0)))))
		(_port(_int MUX_CMD 3 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_CMD 4 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1((_dto i 7 i 0)))))
		(_port(_int ROM_CMD 5 0 46(_ent(_out))))
		(_port(_int CMD 5 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 50(_array -1((_dto i 2 i 0)))))
		(_port(_int REG_A_CMD 6 0 50(_ent(_out))))
		(_port(_int REG_B_CMD 6 0 51(_ent(_out))))
		(_port(_int REG_C_CMD 6 0 52(_ent(_out))))
		(_port(_int REG_D_CMD 6 0 53(_ent(_out))))
		(_port(_int REG_E_CMD 6 0 54(_ent(_out))))
		(_port(_int REG_F_CMD 6 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 60(_array -1((_dto i 8 i 0)))))
		(_port(_int RST_COMP 7 0 60(_ent(_out))))
		(_port(_int Done -1 0 63(_ent(_out))))
		(_port(_int CTRL_Dout 1 0 64(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~75}~13 0 71(_array -1((_to i 1 i 75)))))
		(_sig(_int current 8 0 71(_arch(_uni))))
		(_type(_int ~UNSIGNED{0~to~7}~13 0 72(_array -1((_to i 0 i 7)))))
		(_sig(_int N_ADDR 9 0 72(_arch(_uni))))
		(_sig(_int C_ADDR 9 0 73(_arch(_uni))))
		(_type(_int ~UNSIGNED{0~to~3}~13 0 74(_array -1((_to i 0 i 3)))))
		(_sig(_int LS 10 0 74(_arch(_uni))))
		(_sig(_int Logic_Jump -1 0 75(_arch(_uni))))
		(_sig(_int CNT_clk -1 0 76(_arch(_uni))))
		(_sig(_int FLG_TMP -1 0 77(_arch(_uni((i 2))))))
		(_prcs
			(line__80(_arch 0 0 80(_prcs(_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24)(25))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 810           1569488101249 rtl
(_unit VHDL(flg 0 34(rtl 0 45))
	(_version vde)
	(_time 1569488101250 2019.09.26 11:55:01)
	(_source(\./../src/flg.vhd\))
	(_parameters tan)
	(_code 888edb86d3dfdb9e8fdbcbd2de8e8e8edb8e8f8e8e)
	(_ent
		(_time 1569485236506)
	)
	(_object
		(_port(_int CLK -1 0 37(_ent(_in)(_event))))
		(_port(_int RST -1 0 38(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1((_to i 1 i 18)))))
		(_port(_int Xin 0 0 39(_ent(_in))))
		(_port(_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1507          1569488101293 rtl
(_unit VHDL(alu_s 0 16(rtl 0 29))
	(_version vde)
	(_time 1569488101294 2019.09.26 11:55:01)
	(_source(\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code b7b1e3e3e3e1e6a2e2b3a4ede7b1e4b0b2b2e1b0b4)
	(_ent
		(_time 1569485236571)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_CMD 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port(_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port(_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port(_int ALU_Dout 1 0 23(_ent(_out))))
		(_type(_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1((_dto i 16 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3(3))(4)(5(d_15_0)))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment(_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment(_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment(_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11145         1569488101418 struct
(_unit VHDL(top 0 28(struct 0 41))
	(_version vde)
	(_time 1569488101419 2019.09.26 11:55:01)
	(_source(\./../src/n_top.vhd\))
	(_parameters tan)
	(_code 34336631666260233033663a246f613262333433303262)
	(_ent
		(_time 1569485236670)
	)
	(_comp
		(CTRL
			(_object
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 47(_ent (_in))))
				(_port(_int ROM_Din 1 0 50(_ent (_in))))
				(_port(_int Din 2 0 51(_ent (_in))))
				(_port(_int FlagV 3 0 54(_ent (_in))))
				(_port(_int CNT_CMD -1 0 58(_ent (_out))))
				(_port(_int MUX_CMD 4 0 59(_ent (_out))))
				(_port(_int ALU_CMD 5 0 60(_ent (_out))))
				(_port(_int ROM_CMD 6 0 61(_ent (_out))))
				(_port(_int CMD 6 0 62(_ent (_out))))
				(_port(_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port(_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port(_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port(_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port(_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port(_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port(_int RST_COMP 8 0 75(_ent (_out))))
				(_port(_int Done -1 0 78(_ent (_out))))
				(_port(_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int MUX_CMD 14 0 122(_ent (_in))))
				(_port(_int MUX_Din0 15 0 123(_ent (_in))))
				(_port(_int MUX_Din1 15 0 124(_ent (_in))))
				(_port(_int MUX_Din2 15 0 125(_ent (_in))))
				(_port(_int MUX_Din3 15 0 126(_ent (_in))))
				(_port(_int MUX_Din4 15 0 127(_ent (_in))))
				(_port(_int MUX_Din5 15 0 128(_ent (_in))))
				(_port(_int MUX_Din6 15 0 129(_ent (_in))))
				(_port(_int MUX_Din7 15 0 130(_ent (_in))))
				(_port(_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port(_int ALU_CMD 9 0 87(_ent (_in))))
				(_port(_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port(_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port(_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port(_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port(_int RST_ROM -1 0 147(_ent (_in))))
				(_port(_int ROM_CMD 16 0 148(_ent (_in))))
				(_port(_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port(_int CLK -1 0 138(_ent (_in))))
				(_port(_int RST -1 0 139(_ent (_in))))
				(_port(_int CNT_CMD -1 0 140(_ent (_in))))
				(_port(_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int RST -1 0 111(_ent (_in))))
				(_port(_int REG_Din 12 0 112(_ent (_in))))
				(_port(_int REG_CMD 13 0 113(_ent (_in))))
				(_port(_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port(_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port(_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 99(_ent (_in))))
				(_port(_int Xin 11 0 100(_ent (_in))))
				(_port(_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use(_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use(_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use(_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use(_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use(_ent . FLG)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RST -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1((_dto i 15 i 0)))))
		(_port(_int Din 0 0 31(_ent(_in))))
		(_port(_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port(_int S_Done -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1((_to i 1 i 69)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1((_to i 1 i 69)))))
		(_sig(_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1((_dto i 4 i 0)))))
		(_sig(_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1((_dto i 15 i 0)))))
		(_sig(_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1((_dto i 7 i 0)))))
		(_sig(_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig(_int sCMD 20 0 169(_arch(_uni))))
		(_sig(_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig(_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig(_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig(_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1((_dto i 2 i 0)))))
		(_sig(_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1((_dto i 3 i 0)))))
		(_sig(_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig(_int sData 19 0 177(_arch(_uni))))
		(_sig(_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig(_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig(_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig(_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig(_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig(_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig(_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig(_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1((_to i 1 i 69)))))
		(_sig(_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig(_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1((_to i 0 i 4)))))
		(_sig(_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1((_to i 1 i 18)))))
		(_sig(_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig(_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1675          1569488101435 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1569488101436 2019.09.26 11:55:01)
	(_source(\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 434411411615175611115719104447451544434615)
	(_ent
		(_time 1569485236971)
	)
	(_comp
		(TOP
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int Din 0 0 16(_ent (_in))))
				(_port(_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port(_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use(_ent . TOP)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 0 22(_arch(_uni))))
		(_sig(_int RST -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int Din 1 0 24(_arch(_uni))))
		(_sig(_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig(_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 49(_prcs(_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 57(_prcs(_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 66(_prcs(_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 81 (top_tb))
	(_version vde)
	(_time 1569488101443 2019.09.26 11:55:01)
	(_source(\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 4344114145151454474251191745164540454b4615)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1708          1569488101473 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 1 10))
	(_version vde)
	(_time 1569488101474 2019.09.26 11:55:01)
	(_source(\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 6364316336353776316d7739306467653564636635)
	(_ent
		(_time 1569485236971)
	)
	(_comp
		(TOP
			(_object
				(_port(_int CLK -1 1 14(_ent (_in))))
				(_port(_int RST -1 1 15(_ent (_in))))
				(_port(_int Din 0 1 16(_ent (_in))))
				(_port(_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port(_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use(_ent . TOP)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 1 22(_arch(_uni))))
		(_sig(_int RST -1 1 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int Din 1 1 24(_arch(_uni))))
		(_sig(_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig(_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs(_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs(_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs(_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50528771)
		(50529026 50529027 50529027 33686275)
		(33686019 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 380 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vde)
	(_time 1569488101482 2019.09.26 11:55:01)
	(_source(\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 7275207375242565767360282674277471747a7724)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11145         1569488115133 struct
(_unit VHDL(top 0 28(struct 0 41))
	(_version vde)
	(_time 1569488115134 2019.09.26 11:55:15)
	(_source(\./../src/n_top.vhd\))
	(_parameters tan)
	(_code bbb8bbefbfedefacbfbce9b5abe0eebdedbcbbbcbfbded)
	(_ent
		(_time 1569485236670)
	)
	(_comp
		(CTRL
			(_object
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 47(_ent (_in))))
				(_port(_int ROM_Din 1 0 50(_ent (_in))))
				(_port(_int Din 2 0 51(_ent (_in))))
				(_port(_int FlagV 3 0 54(_ent (_in))))
				(_port(_int CNT_CMD -1 0 58(_ent (_out))))
				(_port(_int MUX_CMD 4 0 59(_ent (_out))))
				(_port(_int ALU_CMD 5 0 60(_ent (_out))))
				(_port(_int ROM_CMD 6 0 61(_ent (_out))))
				(_port(_int CMD 6 0 62(_ent (_out))))
				(_port(_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port(_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port(_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port(_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port(_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port(_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port(_int RST_COMP 8 0 75(_ent (_out))))
				(_port(_int Done -1 0 78(_ent (_out))))
				(_port(_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int MUX_CMD 14 0 122(_ent (_in))))
				(_port(_int MUX_Din0 15 0 123(_ent (_in))))
				(_port(_int MUX_Din1 15 0 124(_ent (_in))))
				(_port(_int MUX_Din2 15 0 125(_ent (_in))))
				(_port(_int MUX_Din3 15 0 126(_ent (_in))))
				(_port(_int MUX_Din4 15 0 127(_ent (_in))))
				(_port(_int MUX_Din5 15 0 128(_ent (_in))))
				(_port(_int MUX_Din6 15 0 129(_ent (_in))))
				(_port(_int MUX_Din7 15 0 130(_ent (_in))))
				(_port(_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port(_int ALU_CMD 9 0 87(_ent (_in))))
				(_port(_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port(_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port(_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port(_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port(_int RST_ROM -1 0 147(_ent (_in))))
				(_port(_int ROM_CMD 16 0 148(_ent (_in))))
				(_port(_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port(_int CLK -1 0 138(_ent (_in))))
				(_port(_int RST -1 0 139(_ent (_in))))
				(_port(_int CNT_CMD -1 0 140(_ent (_in))))
				(_port(_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int RST -1 0 111(_ent (_in))))
				(_port(_int REG_Din 12 0 112(_ent (_in))))
				(_port(_int REG_CMD 13 0 113(_ent (_in))))
				(_port(_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port(_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port(_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 99(_ent (_in))))
				(_port(_int Xin 11 0 100(_ent (_in))))
				(_port(_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use(_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use(_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use(_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use(_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use(_ent . FLG)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RST -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1((_dto i 15 i 0)))))
		(_port(_int Din 0 0 31(_ent(_in))))
		(_port(_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port(_int S_Done -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1((_to i 1 i 69)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1((_to i 1 i 69)))))
		(_sig(_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1((_dto i 4 i 0)))))
		(_sig(_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1((_dto i 15 i 0)))))
		(_sig(_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1((_dto i 7 i 0)))))
		(_sig(_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig(_int sCMD 20 0 169(_arch(_uni))))
		(_sig(_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig(_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig(_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig(_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1((_dto i 2 i 0)))))
		(_sig(_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1((_dto i 3 i 0)))))
		(_sig(_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig(_int sData 19 0 177(_arch(_uni))))
		(_sig(_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig(_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig(_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig(_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig(_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig(_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig(_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig(_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1((_to i 1 i 69)))))
		(_sig(_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig(_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1((_to i 0 i 4)))))
		(_sig(_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1((_to i 1 i 18)))))
		(_sig(_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig(_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1708          1569488115328 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 1 10))
	(_version vde)
	(_time 1569488115329 2019.09.26 11:55:15)
	(_source(\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 86858788d6d0d293d48892dcd5818280d0818683d0)
	(_ent
		(_time 1569485236971)
	)
	(_comp
		(TOP
			(_object
				(_port(_int CLK -1 1 14(_ent (_in))))
				(_port(_int RST -1 1 15(_ent (_in))))
				(_port(_int Din 0 1 16(_ent (_in))))
				(_port(_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port(_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use(_ent . TOP)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 1 22(_arch(_uni))))
		(_sig(_int RST -1 1 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int Din 1 1 24(_arch(_uni))))
		(_sig(_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig(_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs(_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs(_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs(_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50528771)
		(50529026 50529027 50529027 33686275)
		(33686019 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 380 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vde)
	(_time 1569488115336 2019.09.26 11:55:15)
	(_source(\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 8685878885d0d191828794dcd280d38085808e83d0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1667          1569488334881 rtl
(_unit VHDL(rom 0 26(rtl 0 34))
	(_version vde)
	(_time 1569488334882 2019.09.26 11:58:54)
	(_source(\./../src/n_rom.vhd\))
	(_parameters tan)
	(_code 212f7525767621362174677b242623277727752623)
	(_ent
		(_time 1569485236059)
	)
	(_object
		(_port(_int RST_ROM -1 0 28(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1((_dto i 7 i 0)))))
		(_port(_int ROM_CMD 0 0 29(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 30(_array -1((_to i 1 i 69)))))
		(_port(_int ROM_Dout 1 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 36(_array -1((_to i 1 i 69)))))
		(_type(_int memory 0 36(_array 2((_to i 0 i 255)))))
		(_cnst(_int ROM_CMDln 3 0 38(_arch((0(_string \"010000000000000100000000000000000000000000000000000000000000000000000"\))(1(_string \"010000000000000000000010000000000000000000000000000000000000000000000"\))(2(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(3(_string \"000000001000000000000000000000000000000000000000000100000000000000000"\))(4(_string \"001000000000000000000010000001000000000000000000000000000000000000000"\))(5(_string \"000000000000000000000000000000000000000000000000000000000010000000000"\))(6(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__55(_arch 0 0 55(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1201          1569488334931 rtl
(_unit VHDL(reg 0 12(rtl 0 26))
	(_version vde)
	(_time 1569488334932 2019.09.26 11:58:54)
	(_source(\./../src/reg.vhd\))
	(_parameters tan)
	(_code 5f510b5c0c080c4858594a0509585d595a5958585d)
	(_ent
		(_time 1569485236136)
	)
	(_object
		(_port(_int CLK -1 0 14(_ent(_in)(_event))))
		(_port(_int RST -1 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1((_dto i 2 i 0)))))
		(_port(_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port(_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port(_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port(_int REG_Dout 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 849           1569488334980 rtl
(_unit VHDL(cnt 0 12(rtl 0 22))
	(_version vde)
	(_time 1569488334981 2019.09.26 11:58:54)
	(_source(\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 8e81db808ed8de988cdecbd5db888d88db898a888d)
	(_ent
		(_time 1569485236236)
	)
	(_object
		(_port(_int CLK -1 0 14(_ent(_in)(_event))))
		(_port(_int RST -1 0 15(_ent(_in))))
		(_port(_int CNT_CMD -1 0 16(_ent(_in))))
		(_port(_int CNT_Flag -1 0 17(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1((_dto i 7 i 0)))))
		(_sig(_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1171          1569488335020 rtl
(_unit VHDL(mux 0 12(rtl 0 31))
	(_version vde)
	(_time 1569488335021 2019.09.26 11:58:55)
	(_source(\./../src/mux.vhd\))
	(_parameters tan)
	(_code aea1acf8fef8f2b8f8fdbbf5f7a8faa9aba9a6a8fa)
	(_ent
		(_time 1569485236308)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int MUX_CMD 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int MUX_Din0 1 0 16(_ent(_in))))
		(_port(_int MUX_Din1 1 0 17(_ent(_in))))
		(_port(_int MUX_Din2 1 0 18(_ent(_in))))
		(_port(_int MUX_Din3 1 0 19(_ent(_in))))
		(_port(_int MUX_Din4 1 0 20(_ent(_in))))
		(_port(_int MUX_Din5 1 0 21(_ent(_in))))
		(_port(_int MUX_Din6 1 0 22(_ent(_in))))
		(_port(_int MUX_Din7 1 0 23(_ent(_in))))
		(_port(_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs(_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3547          1569488335083 rtl
(_unit VHDL(ctrl 0 28(rtl 0 70))
	(_version vde)
	(_time 1569488335084 2019.09.26 11:58:55)
	(_source(\./../src/n_ctrl.vhd\))
	(_parameters tan)
	(_code ece3b9bebbbabafabfebbabaf8b7bfeabfeaefebe8ebee)
	(_ent
		(_time 1569485236392)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int RST -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 35(_array -1((_to i 1 i 69)))))
		(_port(_int ROM_Din 0 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1((_dto i 15 i 0)))))
		(_port(_int Din 1 0 36(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1((_to i 1 i 18)))))
		(_port(_int FlagV 2 0 39(_ent(_in)(_event))))
		(_port(_int CNT_CMD -1 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1((_dto i 3 i 0)))))
		(_port(_int MUX_CMD 3 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_CMD 4 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1((_dto i 7 i 0)))))
		(_port(_int ROM_CMD 5 0 46(_ent(_out))))
		(_port(_int CMD 5 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 50(_array -1((_dto i 2 i 0)))))
		(_port(_int REG_A_CMD 6 0 50(_ent(_out))))
		(_port(_int REG_B_CMD 6 0 51(_ent(_out))))
		(_port(_int REG_C_CMD 6 0 52(_ent(_out))))
		(_port(_int REG_D_CMD 6 0 53(_ent(_out))))
		(_port(_int REG_E_CMD 6 0 54(_ent(_out))))
		(_port(_int REG_F_CMD 6 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 60(_array -1((_dto i 8 i 0)))))
		(_port(_int RST_COMP 7 0 60(_ent(_out))))
		(_port(_int Done -1 0 63(_ent(_out))))
		(_port(_int CTRL_Dout 1 0 64(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~75}~13 0 71(_array -1((_to i 1 i 75)))))
		(_sig(_int current 8 0 71(_arch(_uni))))
		(_type(_int ~UNSIGNED{0~to~7}~13 0 72(_array -1((_to i 0 i 7)))))
		(_sig(_int N_ADDR 9 0 72(_arch(_uni))))
		(_sig(_int C_ADDR 9 0 73(_arch(_uni))))
		(_type(_int ~UNSIGNED{0~to~3}~13 0 74(_array -1((_to i 0 i 3)))))
		(_sig(_int LS 10 0 74(_arch(_uni))))
		(_sig(_int Logic_Jump -1 0 75(_arch(_uni))))
		(_sig(_int CNT_clk -1 0 76(_arch(_uni))))
		(_sig(_int FLG_TMP -1 0 77(_arch(_uni((i 2))))))
		(_prcs
			(line__80(_arch 0 0 80(_prcs(_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24)(25))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 810           1569488335130 rtl
(_unit VHDL(flg 0 34(rtl 0 45))
	(_version vde)
	(_time 1569488335131 2019.09.26 11:58:55)
	(_source(\./../src/flg.vhd\))
	(_parameters tan)
	(_code 1b4c1d1c1a4c480d1c4858414d1d1d1d481d1c1d1d)
	(_ent
		(_time 1569485236506)
	)
	(_object
		(_port(_int CLK -1 0 37(_ent(_in)(_event))))
		(_port(_int RST -1 0 38(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1((_to i 1 i 18)))))
		(_port(_int Xin 0 0 39(_ent(_in))))
		(_port(_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1507          1569488335170 rtl
(_unit VHDL(alu_s 0 16(rtl 0 29))
	(_version vde)
	(_time 1569488335171 2019.09.26 11:58:55)
	(_source(\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 4a1d4b48481c1b5f1f4e59101a4c194d4f4f1c4d49)
	(_ent
		(_time 1569485236571)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_CMD 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port(_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port(_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port(_int ALU_Dout 1 0 23(_ent(_out))))
		(_type(_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1((_dto i 16 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3(3))(4)(5(d_15_0)))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment(_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment(_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment(_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11145         1569488335268 struct
(_unit VHDL(top 0 28(struct 0 41))
	(_version vde)
	(_time 1569488335269 2019.09.26 11:58:55)
	(_source(\./../src/n_top.vhd\))
	(_parameters tan)
	(_code a8feacfff6fefcbfacaffaa6b8f3fdaefeafa8afacaefe)
	(_ent
		(_time 1569485236670)
	)
	(_comp
		(CTRL
			(_object
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 47(_ent (_in))))
				(_port(_int ROM_Din 1 0 50(_ent (_in))))
				(_port(_int Din 2 0 51(_ent (_in))))
				(_port(_int FlagV 3 0 54(_ent (_in))))
				(_port(_int CNT_CMD -1 0 58(_ent (_out))))
				(_port(_int MUX_CMD 4 0 59(_ent (_out))))
				(_port(_int ALU_CMD 5 0 60(_ent (_out))))
				(_port(_int ROM_CMD 6 0 61(_ent (_out))))
				(_port(_int CMD 6 0 62(_ent (_out))))
				(_port(_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port(_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port(_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port(_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port(_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port(_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port(_int RST_COMP 8 0 75(_ent (_out))))
				(_port(_int Done -1 0 78(_ent (_out))))
				(_port(_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int MUX_CMD 14 0 122(_ent (_in))))
				(_port(_int MUX_Din0 15 0 123(_ent (_in))))
				(_port(_int MUX_Din1 15 0 124(_ent (_in))))
				(_port(_int MUX_Din2 15 0 125(_ent (_in))))
				(_port(_int MUX_Din3 15 0 126(_ent (_in))))
				(_port(_int MUX_Din4 15 0 127(_ent (_in))))
				(_port(_int MUX_Din5 15 0 128(_ent (_in))))
				(_port(_int MUX_Din6 15 0 129(_ent (_in))))
				(_port(_int MUX_Din7 15 0 130(_ent (_in))))
				(_port(_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port(_int ALU_CMD 9 0 87(_ent (_in))))
				(_port(_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port(_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port(_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port(_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port(_int RST_ROM -1 0 147(_ent (_in))))
				(_port(_int ROM_CMD 16 0 148(_ent (_in))))
				(_port(_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port(_int CLK -1 0 138(_ent (_in))))
				(_port(_int RST -1 0 139(_ent (_in))))
				(_port(_int CNT_CMD -1 0 140(_ent (_in))))
				(_port(_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int RST -1 0 111(_ent (_in))))
				(_port(_int REG_Din 12 0 112(_ent (_in))))
				(_port(_int REG_CMD 13 0 113(_ent (_in))))
				(_port(_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port(_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port(_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 99(_ent (_in))))
				(_port(_int Xin 11 0 100(_ent (_in))))
				(_port(_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use(_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use(_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use(_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use(_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use(_ent . FLG)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RST -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1((_dto i 15 i 0)))))
		(_port(_int Din 0 0 31(_ent(_in))))
		(_port(_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port(_int S_Done -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1((_to i 1 i 69)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1((_to i 1 i 69)))))
		(_sig(_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1((_dto i 4 i 0)))))
		(_sig(_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1((_dto i 15 i 0)))))
		(_sig(_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1((_dto i 7 i 0)))))
		(_sig(_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig(_int sCMD 20 0 169(_arch(_uni))))
		(_sig(_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig(_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig(_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig(_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1((_dto i 2 i 0)))))
		(_sig(_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1((_dto i 3 i 0)))))
		(_sig(_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig(_int sData 19 0 177(_arch(_uni))))
		(_sig(_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig(_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig(_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig(_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig(_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig(_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig(_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig(_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1((_to i 1 i 69)))))
		(_sig(_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig(_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1((_to i 0 i 4)))))
		(_sig(_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1((_to i 1 i 18)))))
		(_sig(_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig(_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1675          1569488335283 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1569488335284 2019.09.26 11:58:55)
	(_source(\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code b7e1b3e3e6e1e3a2e5e5a3ede4b0b3b1e1b0b7b2e1)
	(_ent
		(_time 1569485236971)
	)
	(_comp
		(TOP
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int Din 0 0 16(_ent (_in))))
				(_port(_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port(_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use(_ent . TOP)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 0 22(_arch(_uni))))
		(_sig(_int RST -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int Din 1 0 24(_arch(_uni))))
		(_sig(_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig(_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 49(_prcs(_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 57(_prcs(_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 66(_prcs(_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 81 (top_tb))
	(_version vde)
	(_time 1569488335292 2019.09.26 11:58:55)
	(_source(\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code c791c392c59190d0c3c6d59d93c192c1c4c1cfc291)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1708          1569488335321 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 1 10))
	(_version vde)
	(_time 1569488335322 2019.09.26 11:58:55)
	(_source(\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code e6b0e2b5b6b0b2f3b4e8f2bcb5e1e2e0b0e1e6e3b0)
	(_ent
		(_time 1569485236971)
	)
	(_comp
		(TOP
			(_object
				(_port(_int CLK -1 1 14(_ent (_in))))
				(_port(_int RST -1 1 15(_ent (_in))))
				(_port(_int Din 0 1 16(_ent (_in))))
				(_port(_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port(_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use(_ent . TOP)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 1 22(_arch(_uni))))
		(_sig(_int RST -1 1 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int Din 1 1 24(_arch(_uni))))
		(_sig(_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig(_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs(_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs(_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs(_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529026 50529027 50529027 50528771)
		(50529027 50529027 50529027 33686275)
		(33686019 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 380 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vde)
	(_time 1569488335332 2019.09.26 11:58:55)
	(_source(\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code e6b0e2b5e5b0b1f1e2e7f4bcb2e0b3e0e5e0eee3b0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11145         1569488338486 struct
(_unit VHDL(top 0 28(struct 0 41))
	(_version vde)
	(_time 1569488338487 2019.09.26 11:58:58)
	(_source(\./../src/n_top.vhd\))
	(_parameters tan)
	(_code 3a6c6a3f3d6c6e2d3e3d68342a616f3c6c3d3a3d3e3c6c)
	(_ent
		(_time 1569485236670)
	)
	(_comp
		(CTRL
			(_object
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 47(_ent (_in))))
				(_port(_int ROM_Din 1 0 50(_ent (_in))))
				(_port(_int Din 2 0 51(_ent (_in))))
				(_port(_int FlagV 3 0 54(_ent (_in))))
				(_port(_int CNT_CMD -1 0 58(_ent (_out))))
				(_port(_int MUX_CMD 4 0 59(_ent (_out))))
				(_port(_int ALU_CMD 5 0 60(_ent (_out))))
				(_port(_int ROM_CMD 6 0 61(_ent (_out))))
				(_port(_int CMD 6 0 62(_ent (_out))))
				(_port(_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port(_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port(_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port(_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port(_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port(_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port(_int RST_COMP 8 0 75(_ent (_out))))
				(_port(_int Done -1 0 78(_ent (_out))))
				(_port(_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int MUX_CMD 14 0 122(_ent (_in))))
				(_port(_int MUX_Din0 15 0 123(_ent (_in))))
				(_port(_int MUX_Din1 15 0 124(_ent (_in))))
				(_port(_int MUX_Din2 15 0 125(_ent (_in))))
				(_port(_int MUX_Din3 15 0 126(_ent (_in))))
				(_port(_int MUX_Din4 15 0 127(_ent (_in))))
				(_port(_int MUX_Din5 15 0 128(_ent (_in))))
				(_port(_int MUX_Din6 15 0 129(_ent (_in))))
				(_port(_int MUX_Din7 15 0 130(_ent (_in))))
				(_port(_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port(_int ALU_CMD 9 0 87(_ent (_in))))
				(_port(_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port(_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port(_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port(_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port(_int RST_ROM -1 0 147(_ent (_in))))
				(_port(_int ROM_CMD 16 0 148(_ent (_in))))
				(_port(_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port(_int CLK -1 0 138(_ent (_in))))
				(_port(_int RST -1 0 139(_ent (_in))))
				(_port(_int CNT_CMD -1 0 140(_ent (_in))))
				(_port(_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int RST -1 0 111(_ent (_in))))
				(_port(_int REG_Din 12 0 112(_ent (_in))))
				(_port(_int REG_CMD 13 0 113(_ent (_in))))
				(_port(_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port(_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port(_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 99(_ent (_in))))
				(_port(_int Xin 11 0 100(_ent (_in))))
				(_port(_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use(_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use(_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use(_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use(_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use(_ent . FLG)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RST -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1((_dto i 15 i 0)))))
		(_port(_int Din 0 0 31(_ent(_in))))
		(_port(_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port(_int S_Done -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1((_to i 1 i 69)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1((_to i 1 i 69)))))
		(_sig(_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1((_dto i 4 i 0)))))
		(_sig(_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1((_dto i 15 i 0)))))
		(_sig(_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1((_dto i 7 i 0)))))
		(_sig(_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig(_int sCMD 20 0 169(_arch(_uni))))
		(_sig(_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig(_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig(_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig(_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1((_dto i 2 i 0)))))
		(_sig(_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1((_dto i 3 i 0)))))
		(_sig(_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig(_int sData 19 0 177(_arch(_uni))))
		(_sig(_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig(_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig(_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig(_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig(_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig(_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig(_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig(_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1((_to i 1 i 69)))))
		(_sig(_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig(_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1((_to i 0 i 4)))))
		(_sig(_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1((_to i 1 i 18)))))
		(_sig(_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig(_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1708          1569488338693 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 1 10))
	(_version vde)
	(_time 1569488338694 2019.09.26 11:58:58)
	(_source(\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 0553540356535110570b115f560201035302050053)
	(_ent
		(_time 1569485236971)
	)
	(_comp
		(TOP
			(_object
				(_port(_int CLK -1 1 14(_ent (_in))))
				(_port(_int RST -1 1 15(_ent (_in))))
				(_port(_int Din 0 1 16(_ent (_in))))
				(_port(_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port(_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use(_ent . TOP)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 1 22(_arch(_uni))))
		(_sig(_int RST -1 1 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int Din 1 1 24(_arch(_uni))))
		(_sig(_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig(_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs(_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs(_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs(_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529026 50529027 50529027 50528771)
		(50529027 50529027 50529027 33686275)
		(33686019 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 380 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vde)
	(_time 1569488338702 2019.09.26 11:58:58)
	(_source(\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 15434412154342021114074f4113401316131d1043)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1667          1569488580751 rtl
(_unit VHDL(rom 0 26(rtl 0 34))
	(_version vde)
	(_time 1569488580752 2019.09.26 12:03:00)
	(_source(\./../src/n_rom.vhd\))
	(_parameters tan)
	(_code 9496c09bc6c3948394c1d2ce91939692c292c09396)
	(_ent
		(_time 1569485236059)
	)
	(_object
		(_port(_int RST_ROM -1 0 28(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1((_dto i 7 i 0)))))
		(_port(_int ROM_CMD 0 0 29(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 30(_array -1((_to i 1 i 69)))))
		(_port(_int ROM_Dout 1 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 36(_array -1((_to i 1 i 69)))))
		(_type(_int memory 0 36(_array 2((_to i 0 i 255)))))
		(_cnst(_int ROM_CMDln 3 0 38(_arch((0(_string \"010000000000000100000000000000000000000000000000000000000000000000000"\))(1(_string \"010000000000000000000010000000000000000000000000000000000000000000000"\))(2(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(3(_string \"000000001000000000000000000000000000000000000000000100000000000000000"\))(4(_string \"001000000000000000000010000001000000000000000000000000000000000000000"\))(5(_string \"000000000000000000000000000000000000000000000000000000000010000000000"\))(6(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__55(_arch 0 0 55(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1201          1569488580799 rtl
(_unit VHDL(reg 0 12(rtl 0 26))
	(_version vde)
	(_time 1569488580800 2019.09.26 12:03:00)
	(_source(\./../src/reg.vhd\))
	(_parameters tan)
	(_code c3c19796c59490d4c4c5d69995c4c1c5c6c5c4c4c1)
	(_ent
		(_time 1569485236136)
	)
	(_object
		(_port(_int CLK -1 0 14(_ent(_in)(_event))))
		(_port(_int RST -1 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1((_dto i 2 i 0)))))
		(_port(_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port(_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port(_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port(_int REG_Dout 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 849           1569488580845 rtl
(_unit VHDL(cnt 0 12(rtl 0 22))
	(_version vde)
	(_time 1569488580846 2019.09.26 12:03:00)
	(_source(\./../src/cnt.vhd\))
	(_parameters tan)
	(_code f2f1a7a2a5a4a2e4f0a2b7a9a7f4f1f4a7f5f6f4f1)
	(_ent
		(_time 1569485236236)
	)
	(_object
		(_port(_int CLK -1 0 14(_ent(_in)(_event))))
		(_port(_int RST -1 0 15(_ent(_in))))
		(_port(_int CNT_CMD -1 0 16(_ent(_in))))
		(_port(_int CNT_Flag -1 0 17(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1((_dto i 7 i 0)))))
		(_sig(_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1171          1569488580885 rtl
(_unit VHDL(mux 0 12(rtl 0 31))
	(_version vde)
	(_time 1569488580886 2019.09.26 12:03:00)
	(_source(\./../src/mux.vhd\))
	(_parameters tan)
	(_code 2121752425777d377772347a782775262426292775)
	(_ent
		(_time 1569485236308)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int MUX_CMD 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int MUX_Din0 1 0 16(_ent(_in))))
		(_port(_int MUX_Din1 1 0 17(_ent(_in))))
		(_port(_int MUX_Din2 1 0 18(_ent(_in))))
		(_port(_int MUX_Din3 1 0 19(_ent(_in))))
		(_port(_int MUX_Din4 1 0 20(_ent(_in))))
		(_port(_int MUX_Din5 1 0 21(_ent(_in))))
		(_port(_int MUX_Din6 1 0 22(_ent(_in))))
		(_port(_int MUX_Din7 1 0 23(_ent(_in))))
		(_port(_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs(_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3547          1569488580942 rtl
(_unit VHDL(ctrl 0 28(rtl 0 70))
	(_version vde)
	(_time 1569488580943 2019.09.26 12:03:00)
	(_source(\./../src/n_ctrl.vhd\))
	(_parameters tan)
	(_code 4f4f4c4c1d1919591c4819195b141c491c494c484b484d)
	(_ent
		(_time 1569485236392)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int RST -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 35(_array -1((_to i 1 i 69)))))
		(_port(_int ROM_Din 0 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1((_dto i 15 i 0)))))
		(_port(_int Din 1 0 36(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1((_to i 1 i 18)))))
		(_port(_int FlagV 2 0 39(_ent(_in)(_event))))
		(_port(_int CNT_CMD -1 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1((_dto i 3 i 0)))))
		(_port(_int MUX_CMD 3 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_CMD 4 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1((_dto i 7 i 0)))))
		(_port(_int ROM_CMD 5 0 46(_ent(_out))))
		(_port(_int CMD 5 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 50(_array -1((_dto i 2 i 0)))))
		(_port(_int REG_A_CMD 6 0 50(_ent(_out))))
		(_port(_int REG_B_CMD 6 0 51(_ent(_out))))
		(_port(_int REG_C_CMD 6 0 52(_ent(_out))))
		(_port(_int REG_D_CMD 6 0 53(_ent(_out))))
		(_port(_int REG_E_CMD 6 0 54(_ent(_out))))
		(_port(_int REG_F_CMD 6 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 60(_array -1((_dto i 8 i 0)))))
		(_port(_int RST_COMP 7 0 60(_ent(_out))))
		(_port(_int Done -1 0 63(_ent(_out))))
		(_port(_int CTRL_Dout 1 0 64(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~75}~13 0 71(_array -1((_to i 1 i 75)))))
		(_sig(_int current 8 0 71(_arch(_uni))))
		(_type(_int ~UNSIGNED{0~to~7}~13 0 72(_array -1((_to i 0 i 7)))))
		(_sig(_int N_ADDR 9 0 72(_arch(_uni))))
		(_sig(_int C_ADDR 9 0 73(_arch(_uni))))
		(_type(_int ~UNSIGNED{0~to~3}~13 0 74(_array -1((_to i 0 i 3)))))
		(_sig(_int LS 10 0 74(_arch(_uni))))
		(_sig(_int Logic_Jump -1 0 75(_arch(_uni))))
		(_sig(_int CNT_clk -1 0 76(_arch(_uni))))
		(_sig(_int FLG_TMP -1 0 77(_arch(_uni((i 2))))))
		(_prcs
			(line__80(_arch 0 0 80(_prcs(_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24)(25))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 810           1569488580989 rtl
(_unit VHDL(flg 0 34(rtl 0 45))
	(_version vde)
	(_time 1569488580990 2019.09.26 12:03:00)
	(_source(\./../src/flg.vhd\))
	(_parameters tan)
	(_code 7e7e787f78292d68792d3d24287878782d78797878)
	(_ent
		(_time 1569485236506)
	)
	(_object
		(_port(_int CLK -1 0 37(_ent(_in)(_event))))
		(_port(_int RST -1 0 38(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1((_to i 1 i 18)))))
		(_port(_int Xin 0 0 39(_ent(_in))))
		(_port(_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1507          1569488581026 rtl
(_unit VHDL(alu_s 0 16(rtl 0 29))
	(_version vde)
	(_time 1569488581027 2019.09.26 12:03:01)
	(_source(\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code adadacfaaafbfcb8f8a9bef7fdabfeaaa8a8fbaaae)
	(_ent
		(_time 1569485236571)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_CMD 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port(_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port(_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port(_int ALU_Dout 1 0 23(_ent(_out))))
		(_type(_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1((_dto i 16 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment(_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment(_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment(_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11145         1569488581152 struct
(_unit VHDL(top 0 28(struct 0 41))
	(_version vde)
	(_time 1569488581153 2019.09.26 12:03:01)
	(_source(\./../src/n_top.vhd\))
	(_parameters tan)
	(_code 2a2b2f2e2d7c7e3d2e2d78243a717f2c7c2d2a2d2e2c7c)
	(_ent
		(_time 1569485236670)
	)
	(_comp
		(CTRL
			(_object
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 47(_ent (_in))))
				(_port(_int ROM_Din 1 0 50(_ent (_in))))
				(_port(_int Din 2 0 51(_ent (_in))))
				(_port(_int FlagV 3 0 54(_ent (_in))))
				(_port(_int CNT_CMD -1 0 58(_ent (_out))))
				(_port(_int MUX_CMD 4 0 59(_ent (_out))))
				(_port(_int ALU_CMD 5 0 60(_ent (_out))))
				(_port(_int ROM_CMD 6 0 61(_ent (_out))))
				(_port(_int CMD 6 0 62(_ent (_out))))
				(_port(_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port(_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port(_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port(_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port(_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port(_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port(_int RST_COMP 8 0 75(_ent (_out))))
				(_port(_int Done -1 0 78(_ent (_out))))
				(_port(_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int MUX_CMD 14 0 122(_ent (_in))))
				(_port(_int MUX_Din0 15 0 123(_ent (_in))))
				(_port(_int MUX_Din1 15 0 124(_ent (_in))))
				(_port(_int MUX_Din2 15 0 125(_ent (_in))))
				(_port(_int MUX_Din3 15 0 126(_ent (_in))))
				(_port(_int MUX_Din4 15 0 127(_ent (_in))))
				(_port(_int MUX_Din5 15 0 128(_ent (_in))))
				(_port(_int MUX_Din6 15 0 129(_ent (_in))))
				(_port(_int MUX_Din7 15 0 130(_ent (_in))))
				(_port(_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port(_int ALU_CMD 9 0 87(_ent (_in))))
				(_port(_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port(_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port(_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port(_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port(_int RST_ROM -1 0 147(_ent (_in))))
				(_port(_int ROM_CMD 16 0 148(_ent (_in))))
				(_port(_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port(_int CLK -1 0 138(_ent (_in))))
				(_port(_int RST -1 0 139(_ent (_in))))
				(_port(_int CNT_CMD -1 0 140(_ent (_in))))
				(_port(_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int RST -1 0 111(_ent (_in))))
				(_port(_int REG_Din 12 0 112(_ent (_in))))
				(_port(_int REG_CMD 13 0 113(_ent (_in))))
				(_port(_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port(_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port(_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 99(_ent (_in))))
				(_port(_int Xin 11 0 100(_ent (_in))))
				(_port(_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use(_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use(_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use(_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use(_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use(_ent . FLG)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RST -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1((_dto i 15 i 0)))))
		(_port(_int Din 0 0 31(_ent(_in))))
		(_port(_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port(_int S_Done -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1((_to i 1 i 69)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1((_to i 1 i 69)))))
		(_sig(_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1((_dto i 4 i 0)))))
		(_sig(_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1((_dto i 15 i 0)))))
		(_sig(_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1((_dto i 7 i 0)))))
		(_sig(_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig(_int sCMD 20 0 169(_arch(_uni))))
		(_sig(_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig(_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig(_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig(_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1((_dto i 2 i 0)))))
		(_sig(_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1((_dto i 3 i 0)))))
		(_sig(_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig(_int sData 19 0 177(_arch(_uni))))
		(_sig(_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig(_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig(_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig(_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig(_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig(_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig(_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig(_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1((_to i 1 i 69)))))
		(_sig(_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig(_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1((_to i 0 i 4)))))
		(_sig(_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1((_to i 1 i 18)))))
		(_sig(_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig(_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1675          1569488581173 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1569488581174 2019.09.26 12:03:01)
	(_source(\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 3a3b3f3f3d6c6e2f68682e60693d3e3c6c3d3a3f6c)
	(_ent
		(_time 1569485236971)
	)
	(_comp
		(TOP
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int Din 0 0 16(_ent (_in))))
				(_port(_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port(_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use(_ent . TOP)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 0 22(_arch(_uni))))
		(_sig(_int RST -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int Din 1 0 24(_arch(_uni))))
		(_sig(_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig(_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 49(_prcs(_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 57(_prcs(_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 66(_prcs(_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 81 (top_tb))
	(_version vde)
	(_time 1569488581180 2019.09.26 12:03:01)
	(_source(\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 49484c4b451f1e5e4d485b131d4f1c4f4a4f414c1f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1708          1569488581210 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 1 10))
	(_version vde)
	(_time 1569488581211 2019.09.26 12:03:01)
	(_source(\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 69686c69363f3d7c3b677d333a6e6d6f3f6e696c3f)
	(_ent
		(_time 1569485236971)
	)
	(_comp
		(TOP
			(_object
				(_port(_int CLK -1 1 14(_ent (_in))))
				(_port(_int RST -1 1 15(_ent (_in))))
				(_port(_int Din 0 1 16(_ent (_in))))
				(_port(_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port(_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use(_ent . TOP)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 1 22(_arch(_uni))))
		(_sig(_int RST -1 1 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int Din 1 1 24(_arch(_uni))))
		(_sig(_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig(_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs(_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs(_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs(_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686274)
		(50529027 50529027 50529027 33686275)
		(33686019 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 380 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vde)
	(_time 1569488581219 2019.09.26 12:03:01)
	(_source(\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 69686c69653f3e7e6d687b333d6f3c6f6a6f616c3f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11145         1569488584185 struct
(_unit VHDL(top 0 28(struct 0 41))
	(_version vde)
	(_time 1569488584186 2019.09.26 12:03:04)
	(_source(\./../src/n_top.vhd\))
	(_parameters tan)
	(_code 01005107565755160506530f115a540757060106050757)
	(_ent
		(_time 1569485236670)
	)
	(_comp
		(CTRL
			(_object
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 47(_ent (_in))))
				(_port(_int ROM_Din 1 0 50(_ent (_in))))
				(_port(_int Din 2 0 51(_ent (_in))))
				(_port(_int FlagV 3 0 54(_ent (_in))))
				(_port(_int CNT_CMD -1 0 58(_ent (_out))))
				(_port(_int MUX_CMD 4 0 59(_ent (_out))))
				(_port(_int ALU_CMD 5 0 60(_ent (_out))))
				(_port(_int ROM_CMD 6 0 61(_ent (_out))))
				(_port(_int CMD 6 0 62(_ent (_out))))
				(_port(_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port(_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port(_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port(_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port(_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port(_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port(_int RST_COMP 8 0 75(_ent (_out))))
				(_port(_int Done -1 0 78(_ent (_out))))
				(_port(_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int MUX_CMD 14 0 122(_ent (_in))))
				(_port(_int MUX_Din0 15 0 123(_ent (_in))))
				(_port(_int MUX_Din1 15 0 124(_ent (_in))))
				(_port(_int MUX_Din2 15 0 125(_ent (_in))))
				(_port(_int MUX_Din3 15 0 126(_ent (_in))))
				(_port(_int MUX_Din4 15 0 127(_ent (_in))))
				(_port(_int MUX_Din5 15 0 128(_ent (_in))))
				(_port(_int MUX_Din6 15 0 129(_ent (_in))))
				(_port(_int MUX_Din7 15 0 130(_ent (_in))))
				(_port(_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port(_int ALU_CMD 9 0 87(_ent (_in))))
				(_port(_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port(_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port(_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port(_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port(_int RST_ROM -1 0 147(_ent (_in))))
				(_port(_int ROM_CMD 16 0 148(_ent (_in))))
				(_port(_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port(_int CLK -1 0 138(_ent (_in))))
				(_port(_int RST -1 0 139(_ent (_in))))
				(_port(_int CNT_CMD -1 0 140(_ent (_in))))
				(_port(_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int RST -1 0 111(_ent (_in))))
				(_port(_int REG_Din 12 0 112(_ent (_in))))
				(_port(_int REG_CMD 13 0 113(_ent (_in))))
				(_port(_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port(_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port(_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 99(_ent (_in))))
				(_port(_int Xin 11 0 100(_ent (_in))))
				(_port(_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use(_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use(_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use(_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use(_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use(_ent . FLG)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RST -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1((_dto i 15 i 0)))))
		(_port(_int Din 0 0 31(_ent(_in))))
		(_port(_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port(_int S_Done -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1((_to i 1 i 69)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1((_to i 1 i 69)))))
		(_sig(_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1((_dto i 4 i 0)))))
		(_sig(_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1((_dto i 15 i 0)))))
		(_sig(_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1((_dto i 7 i 0)))))
		(_sig(_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig(_int sCMD 20 0 169(_arch(_uni))))
		(_sig(_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig(_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig(_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig(_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1((_dto i 2 i 0)))))
		(_sig(_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1((_dto i 3 i 0)))))
		(_sig(_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig(_int sData 19 0 177(_arch(_uni))))
		(_sig(_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig(_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig(_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig(_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig(_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig(_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig(_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig(_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1((_to i 1 i 69)))))
		(_sig(_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig(_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1((_to i 0 i 4)))))
		(_sig(_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1((_to i 1 i 18)))))
		(_sig(_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig(_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1708          1569488584415 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 1 10))
	(_version vde)
	(_time 1569488584416 2019.09.26 12:03:04)
	(_source(\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code ecedbcbfe9bab8f9bee2f8b6bfebe8eabaebece9ba)
	(_ent
		(_time 1569485236971)
	)
	(_comp
		(TOP
			(_object
				(_port(_int CLK -1 1 14(_ent (_in))))
				(_port(_int RST -1 1 15(_ent (_in))))
				(_port(_int Din 0 1 16(_ent (_in))))
				(_port(_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port(_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use(_ent . TOP)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 1 22(_arch(_uni))))
		(_sig(_int RST -1 1 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int Din 1 1 24(_arch(_uni))))
		(_sig(_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig(_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs(_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs(_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs(_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686274)
		(50529027 50529027 50529027 33686275)
		(33686019 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 380 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vde)
	(_time 1569488584429 2019.09.26 12:03:04)
	(_source(\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code fbfaababacadacecfffae9a1affdaefdf8fdf3fead)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 2708          1569489050379 rtl
(_unit VHDL(rom 0 26(rtl 0 34))
	(_version vde)
	(_time 1569489050380 2019.09.26 12:10:50)
	(_source(\./../src/n_rom.vhd\))
	(_parameters tan)
	(_code 0d025e0b0f5a0d1a0c024b57080a0f0b5b0b590a0f)
	(_ent
		(_time 1569485236059)
	)
	(_object
		(_port(_int RST_ROM -1 0 28(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1((_dto i 7 i 0)))))
		(_port(_int ROM_CMD 0 0 29(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 30(_array -1((_to i 1 i 69)))))
		(_port(_int ROM_Dout 1 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 36(_array -1((_to i 1 i 69)))))
		(_type(_int memory 0 36(_array 2((_to i 0 i 255)))))
		(_cnst(_int ROM_CMDln 3 0 38(_arch((0(_string \"010000000000000100000000000000000000000000000000000000000000000000000"\))(1(_string \"010000000000000000000010000000000000000000000000000000000000000000000"\))(2(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(3(_string \"000000001000000000000000000000000000000000000000000100000000000000000"\))(4(_string \"001000000000000000000010000001000000000000000000000000000000000000000"\))(5(_string \"000000000000000000000000000000000000000000000000000000000010000000000"\))(6(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(7(_string \"110000000101000000000000000000000000000000000000000000000000000000000"\))(8(_string \"000000000000000000000000000000000000000000000000001000000000000000000"\))(9(_string \"000000001000000000000000000000000000000000000000000000000000000000000"\))(10(_string \"000000000000000000000000000000000000000000000000000000000000000000001"\))(11(_string \"000000000000000000000001000000000000000000000000000000000000000000000"\))(12(_string \"000000000000000000000000000000010000000000000000000000000000000000000"\))(13(_string \"110110000011100000000000000000000000000000000000000000000000000000000"\))(14(_string \"000100000000000000000000000000000000000000000000000000000000000000000"\))(15(_string \"000000000000000000000000000000000000000000000000001000000000000000000"\))(16(_string \"000000001000000000000000000000000000000000000000000000000000000000000"\))(17(_string \"001000000000000000000000000000000000000000000000000000000000000000000"\))(18(_string \"000000000000000000000000000000000000000000000000000000000000000000010"\))(_others(_others(i 2)))))))
		(_prcs
			(line__68(_arch 0 0 68(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1201          1569489050441 rtl
(_unit VHDL(reg 0 12(rtl 0 26))
	(_version vde)
	(_time 1569489050442 2019.09.26 12:10:50)
	(_source(\./../src/reg.vhd\))
	(_parameters tan)
	(_code 4b4418491c1c185c4c4d5e111d4c494d4e4d4c4c49)
	(_ent
		(_time 1569485236136)
	)
	(_object
		(_port(_int CLK -1 0 14(_ent(_in)(_event))))
		(_port(_int RST -1 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1((_dto i 2 i 0)))))
		(_port(_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port(_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port(_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port(_int REG_Dout 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 849           1569489050487 rtl
(_unit VHDL(cnt 0 12(rtl 0 22))
	(_version vde)
	(_time 1569489050488 2019.09.26 12:10:50)
	(_source(\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 7a74287b7e2c2a6c782a3f212f7c797c2f7d7e7c79)
	(_ent
		(_time 1569485236236)
	)
	(_object
		(_port(_int CLK -1 0 14(_ent(_in)(_event))))
		(_port(_int RST -1 0 15(_ent(_in))))
		(_port(_int CNT_CMD -1 0 16(_ent(_in))))
		(_port(_int CNT_Flag -1 0 17(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1((_dto i 7 i 0)))))
		(_sig(_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1171          1569489050524 rtl
(_unit VHDL(mux 0 12(rtl 0 31))
	(_version vde)
	(_time 1569489050525 2019.09.26 12:10:50)
	(_source(\./../src/mux.vhd\))
	(_parameters tan)
	(_code a9a7acffa5fff5bffffabcf2f0affdaeacaea1affd)
	(_ent
		(_time 1569485236308)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int MUX_CMD 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int MUX_Din0 1 0 16(_ent(_in))))
		(_port(_int MUX_Din1 1 0 17(_ent(_in))))
		(_port(_int MUX_Din2 1 0 18(_ent(_in))))
		(_port(_int MUX_Din3 1 0 19(_ent(_in))))
		(_port(_int MUX_Din4 1 0 20(_ent(_in))))
		(_port(_int MUX_Din5 1 0 21(_ent(_in))))
		(_port(_int MUX_Din6 1 0 22(_ent(_in))))
		(_port(_int MUX_Din7 1 0 23(_ent(_in))))
		(_port(_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs(_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3547          1569489050582 rtl
(_unit VHDL(ctrl 0 28(rtl 0 70))
	(_version vde)
	(_time 1569489050583 2019.09.26 12:10:50)
	(_source(\./../src/n_ctrl.vhd\))
	(_parameters tan)
	(_code d8d68a8bd48e8ece8bdf8e8ecc838bde8bdedbdfdcdfda)
	(_ent
		(_time 1569485236392)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int RST -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 35(_array -1((_to i 1 i 69)))))
		(_port(_int ROM_Din 0 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1((_dto i 15 i 0)))))
		(_port(_int Din 1 0 36(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1((_to i 1 i 18)))))
		(_port(_int FlagV 2 0 39(_ent(_in)(_event))))
		(_port(_int CNT_CMD -1 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1((_dto i 3 i 0)))))
		(_port(_int MUX_CMD 3 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_CMD 4 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1((_dto i 7 i 0)))))
		(_port(_int ROM_CMD 5 0 46(_ent(_out))))
		(_port(_int CMD 5 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 50(_array -1((_dto i 2 i 0)))))
		(_port(_int REG_A_CMD 6 0 50(_ent(_out))))
		(_port(_int REG_B_CMD 6 0 51(_ent(_out))))
		(_port(_int REG_C_CMD 6 0 52(_ent(_out))))
		(_port(_int REG_D_CMD 6 0 53(_ent(_out))))
		(_port(_int REG_E_CMD 6 0 54(_ent(_out))))
		(_port(_int REG_F_CMD 6 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 60(_array -1((_dto i 8 i 0)))))
		(_port(_int RST_COMP 7 0 60(_ent(_out))))
		(_port(_int Done -1 0 63(_ent(_out))))
		(_port(_int CTRL_Dout 1 0 64(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~75}~13 0 71(_array -1((_to i 1 i 75)))))
		(_sig(_int current 8 0 71(_arch(_uni))))
		(_type(_int ~UNSIGNED{0~to~7}~13 0 72(_array -1((_to i 0 i 7)))))
		(_sig(_int N_ADDR 9 0 72(_arch(_uni))))
		(_sig(_int C_ADDR 9 0 73(_arch(_uni))))
		(_type(_int ~UNSIGNED{0~to~3}~13 0 74(_array -1((_to i 0 i 3)))))
		(_sig(_int LS 10 0 74(_arch(_uni))))
		(_sig(_int Logic_Jump -1 0 75(_arch(_uni))))
		(_sig(_int CNT_clk -1 0 76(_arch(_uni))))
		(_sig(_int FLG_TMP -1 0 77(_arch(_uni((i 2))))))
		(_prcs
			(line__80(_arch 0 0 80(_prcs(_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24)(25))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 810           1569489050631 rtl
(_unit VHDL(flg 0 34(rtl 0 45))
	(_version vde)
	(_time 1569489050632 2019.09.26 12:10:50)
	(_source(\./../src/flg.vhd\))
	(_parameters tan)
	(_code 07095301535054110054445d510101015401000101)
	(_ent
		(_time 1569485236506)
	)
	(_object
		(_port(_int CLK -1 0 37(_ent(_in)(_event))))
		(_port(_int RST -1 0 38(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1((_to i 1 i 18)))))
		(_port(_int Xin 0 0 39(_ent(_in))))
		(_port(_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1507          1569489050669 rtl
(_unit VHDL(alu_s 0 16(rtl 0 29))
	(_version vde)
	(_time 1569489050670 2019.09.26 12:10:50)
	(_source(\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 36386533636067236332256c663065313333603135)
	(_ent
		(_time 1569485236571)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_CMD 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port(_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port(_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port(_int ALU_Dout 1 0 23(_ent(_out))))
		(_type(_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1((_dto i 16 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3(3))(4)(5(d_15_0)))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment(_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment(_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment(_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11145         1569489050764 struct
(_unit VHDL(top 0 28(struct 0 41))
	(_version vde)
	(_time 1569489050765 2019.09.26 12:10:50)
	(_source(\./../src/n_top.vhd\))
	(_parameters tan)
	(_code 949bc29bc6c2c0839093c69a84cfc192c29394939092c2)
	(_ent
		(_time 1569485236670)
	)
	(_comp
		(CTRL
			(_object
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 47(_ent (_in))))
				(_port(_int ROM_Din 1 0 50(_ent (_in))))
				(_port(_int Din 2 0 51(_ent (_in))))
				(_port(_int FlagV 3 0 54(_ent (_in))))
				(_port(_int CNT_CMD -1 0 58(_ent (_out))))
				(_port(_int MUX_CMD 4 0 59(_ent (_out))))
				(_port(_int ALU_CMD 5 0 60(_ent (_out))))
				(_port(_int ROM_CMD 6 0 61(_ent (_out))))
				(_port(_int CMD 6 0 62(_ent (_out))))
				(_port(_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port(_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port(_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port(_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port(_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port(_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port(_int RST_COMP 8 0 75(_ent (_out))))
				(_port(_int Done -1 0 78(_ent (_out))))
				(_port(_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int MUX_CMD 14 0 122(_ent (_in))))
				(_port(_int MUX_Din0 15 0 123(_ent (_in))))
				(_port(_int MUX_Din1 15 0 124(_ent (_in))))
				(_port(_int MUX_Din2 15 0 125(_ent (_in))))
				(_port(_int MUX_Din3 15 0 126(_ent (_in))))
				(_port(_int MUX_Din4 15 0 127(_ent (_in))))
				(_port(_int MUX_Din5 15 0 128(_ent (_in))))
				(_port(_int MUX_Din6 15 0 129(_ent (_in))))
				(_port(_int MUX_Din7 15 0 130(_ent (_in))))
				(_port(_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port(_int ALU_CMD 9 0 87(_ent (_in))))
				(_port(_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port(_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port(_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port(_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port(_int RST_ROM -1 0 147(_ent (_in))))
				(_port(_int ROM_CMD 16 0 148(_ent (_in))))
				(_port(_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port(_int CLK -1 0 138(_ent (_in))))
				(_port(_int RST -1 0 139(_ent (_in))))
				(_port(_int CNT_CMD -1 0 140(_ent (_in))))
				(_port(_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int RST -1 0 111(_ent (_in))))
				(_port(_int REG_Din 12 0 112(_ent (_in))))
				(_port(_int REG_CMD 13 0 113(_ent (_in))))
				(_port(_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port(_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port(_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 99(_ent (_in))))
				(_port(_int Xin 11 0 100(_ent (_in))))
				(_port(_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use(_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use(_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use(_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use(_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use(_ent . FLG)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RST -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1((_dto i 15 i 0)))))
		(_port(_int Din 0 0 31(_ent(_in))))
		(_port(_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port(_int S_Done -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1((_to i 1 i 69)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1((_to i 1 i 69)))))
		(_sig(_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1((_dto i 4 i 0)))))
		(_sig(_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1((_dto i 15 i 0)))))
		(_sig(_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1((_dto i 7 i 0)))))
		(_sig(_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig(_int sCMD 20 0 169(_arch(_uni))))
		(_sig(_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig(_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig(_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig(_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1((_dto i 2 i 0)))))
		(_sig(_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1((_dto i 3 i 0)))))
		(_sig(_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig(_int sData 19 0 177(_arch(_uni))))
		(_sig(_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig(_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig(_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig(_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig(_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig(_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig(_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig(_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1((_to i 1 i 69)))))
		(_sig(_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig(_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1((_to i 0 i 4)))))
		(_sig(_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1((_to i 1 i 18)))))
		(_sig(_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig(_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1675          1569489050779 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1569489050780 2019.09.26 12:10:50)
	(_source(\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code a3acf5f4f6f5f7b6f1f1b7f9f0a4a7a5f5a4a3a6f5)
	(_ent
		(_time 1569485236971)
	)
	(_comp
		(TOP
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int Din 0 0 16(_ent (_in))))
				(_port(_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port(_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use(_ent . TOP)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 0 22(_arch(_uni))))
		(_sig(_int RST -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int Din 1 0 24(_arch(_uni))))
		(_sig(_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig(_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 49(_prcs(_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 57(_prcs(_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 66(_prcs(_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 81 (top_tb))
	(_version vde)
	(_time 1569489050787 2019.09.26 12:10:50)
	(_source(\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code a3acf5f4a5f5f4b4a7a2b1f9f7a5f6a5a0a5aba6f5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1708          1569489050816 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 1 10))
	(_version vde)
	(_time 1569489050817 2019.09.26 12:10:50)
	(_source(\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code c2cd9497969496d790ccd69891c5c6c494c5c2c794)
	(_ent
		(_time 1569485236971)
	)
	(_comp
		(TOP
			(_object
				(_port(_int CLK -1 1 14(_ent (_in))))
				(_port(_int RST -1 1 15(_ent (_in))))
				(_port(_int Din 0 1 16(_ent (_in))))
				(_port(_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port(_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use(_ent . TOP)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 1 22(_arch(_uni))))
		(_sig(_int RST -1 1 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int Din 1 1 24(_arch(_uni))))
		(_sig(_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig(_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs(_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs(_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs(_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686274)
		(50529027 50529027 50529027 33686275)
		(33686019 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 380 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vde)
	(_time 1569489050828 2019.09.26 12:10:50)
	(_source(\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code d2dd8480d58485c5d6d3c08886d487d4d1d4dad784)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11145         1569489056303 struct
(_unit VHDL(top 0 28(struct 0 41))
	(_version vde)
	(_time 1569489056304 2019.09.26 12:10:56)
	(_source(\./../src/n_top.vhd\))
	(_parameters tan)
	(_code 2f792a2b2f797b382b287d213f747a2979282f282b2979)
	(_ent
		(_time 1569485236670)
	)
	(_comp
		(CTRL
			(_object
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 47(_ent (_in))))
				(_port(_int ROM_Din 1 0 50(_ent (_in))))
				(_port(_int Din 2 0 51(_ent (_in))))
				(_port(_int FlagV 3 0 54(_ent (_in))))
				(_port(_int CNT_CMD -1 0 58(_ent (_out))))
				(_port(_int MUX_CMD 4 0 59(_ent (_out))))
				(_port(_int ALU_CMD 5 0 60(_ent (_out))))
				(_port(_int ROM_CMD 6 0 61(_ent (_out))))
				(_port(_int CMD 6 0 62(_ent (_out))))
				(_port(_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port(_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port(_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port(_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port(_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port(_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port(_int RST_COMP 8 0 75(_ent (_out))))
				(_port(_int Done -1 0 78(_ent (_out))))
				(_port(_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int MUX_CMD 14 0 122(_ent (_in))))
				(_port(_int MUX_Din0 15 0 123(_ent (_in))))
				(_port(_int MUX_Din1 15 0 124(_ent (_in))))
				(_port(_int MUX_Din2 15 0 125(_ent (_in))))
				(_port(_int MUX_Din3 15 0 126(_ent (_in))))
				(_port(_int MUX_Din4 15 0 127(_ent (_in))))
				(_port(_int MUX_Din5 15 0 128(_ent (_in))))
				(_port(_int MUX_Din6 15 0 129(_ent (_in))))
				(_port(_int MUX_Din7 15 0 130(_ent (_in))))
				(_port(_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port(_int ALU_CMD 9 0 87(_ent (_in))))
				(_port(_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port(_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port(_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port(_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port(_int RST_ROM -1 0 147(_ent (_in))))
				(_port(_int ROM_CMD 16 0 148(_ent (_in))))
				(_port(_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port(_int CLK -1 0 138(_ent (_in))))
				(_port(_int RST -1 0 139(_ent (_in))))
				(_port(_int CNT_CMD -1 0 140(_ent (_in))))
				(_port(_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int RST -1 0 111(_ent (_in))))
				(_port(_int REG_Din 12 0 112(_ent (_in))))
				(_port(_int REG_CMD 13 0 113(_ent (_in))))
				(_port(_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port(_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port(_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 99(_ent (_in))))
				(_port(_int Xin 11 0 100(_ent (_in))))
				(_port(_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use(_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use(_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use(_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use(_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use(_ent . FLG)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RST -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1((_dto i 15 i 0)))))
		(_port(_int Din 0 0 31(_ent(_in))))
		(_port(_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port(_int S_Done -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1((_to i 1 i 69)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1((_to i 1 i 69)))))
		(_sig(_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1((_dto i 4 i 0)))))
		(_sig(_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1((_dto i 15 i 0)))))
		(_sig(_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1((_dto i 7 i 0)))))
		(_sig(_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig(_int sCMD 20 0 169(_arch(_uni))))
		(_sig(_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig(_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig(_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig(_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1((_dto i 2 i 0)))))
		(_sig(_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1((_dto i 3 i 0)))))
		(_sig(_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig(_int sData 19 0 177(_arch(_uni))))
		(_sig(_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig(_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig(_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig(_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig(_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig(_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig(_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig(_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1((_to i 1 i 69)))))
		(_sig(_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig(_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1((_to i 0 i 4)))))
		(_sig(_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1((_to i 1 i 18)))))
		(_sig(_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig(_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1708          1569489056504 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 1 10))
	(_version vde)
	(_time 1569489056505 2019.09.26 12:10:56)
	(_source(\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code faacffaafdacaeefa8f4eea0a9fdfefcacfdfaffac)
	(_ent
		(_time 1569485236971)
	)
	(_comp
		(TOP
			(_object
				(_port(_int CLK -1 1 14(_ent (_in))))
				(_port(_int RST -1 1 15(_ent (_in))))
				(_port(_int Din 0 1 16(_ent (_in))))
				(_port(_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port(_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use(_ent . TOP)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 1 22(_arch(_uni))))
		(_sig(_int RST -1 1 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int Din 1 1 24(_arch(_uni))))
		(_sig(_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig(_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs(_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs(_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs(_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686274)
		(50529027 50529027 50529027 33686275)
		(33686019 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 380 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vde)
	(_time 1569489056513 2019.09.26 12:10:56)
	(_source(\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 0a5c0c0c5e5c5d1d0e0b18505e0c5f0c090c020f5c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11145         1569489730311 struct
(_unit VHDL(top 0 28(struct 0 41))
	(_version vde)
	(_time 1569489730312 2019.09.26 12:22:10)
	(_source(\./../src/n_top.vhd\))
	(_parameters tan)
	(_code a7f5aaf0f6f1f3b0a3a0f5a9b7fcf2a1f1a0a7a0a3a1f1)
	(_ent
		(_time 1569485236670)
	)
	(_comp
		(CTRL
			(_object
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 47(_ent (_in))))
				(_port(_int ROM_Din 1 0 50(_ent (_in))))
				(_port(_int Din 2 0 51(_ent (_in))))
				(_port(_int FlagV 3 0 54(_ent (_in))))
				(_port(_int CNT_CMD -1 0 58(_ent (_out))))
				(_port(_int MUX_CMD 4 0 59(_ent (_out))))
				(_port(_int ALU_CMD 5 0 60(_ent (_out))))
				(_port(_int ROM_CMD 6 0 61(_ent (_out))))
				(_port(_int CMD 6 0 62(_ent (_out))))
				(_port(_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port(_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port(_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port(_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port(_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port(_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port(_int RST_COMP 8 0 75(_ent (_out))))
				(_port(_int Done -1 0 78(_ent (_out))))
				(_port(_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int MUX_CMD 14 0 122(_ent (_in))))
				(_port(_int MUX_Din0 15 0 123(_ent (_in))))
				(_port(_int MUX_Din1 15 0 124(_ent (_in))))
				(_port(_int MUX_Din2 15 0 125(_ent (_in))))
				(_port(_int MUX_Din3 15 0 126(_ent (_in))))
				(_port(_int MUX_Din4 15 0 127(_ent (_in))))
				(_port(_int MUX_Din5 15 0 128(_ent (_in))))
				(_port(_int MUX_Din6 15 0 129(_ent (_in))))
				(_port(_int MUX_Din7 15 0 130(_ent (_in))))
				(_port(_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port(_int ALU_CMD 9 0 87(_ent (_in))))
				(_port(_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port(_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port(_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port(_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port(_int RST_ROM -1 0 147(_ent (_in))))
				(_port(_int ROM_CMD 16 0 148(_ent (_in))))
				(_port(_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port(_int CLK -1 0 138(_ent (_in))))
				(_port(_int RST -1 0 139(_ent (_in))))
				(_port(_int CNT_CMD -1 0 140(_ent (_in))))
				(_port(_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int RST -1 0 111(_ent (_in))))
				(_port(_int REG_Din 12 0 112(_ent (_in))))
				(_port(_int REG_CMD 13 0 113(_ent (_in))))
				(_port(_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port(_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port(_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 99(_ent (_in))))
				(_port(_int Xin 11 0 100(_ent (_in))))
				(_port(_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use(_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use(_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use(_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use(_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use(_ent . FLG)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RST -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1((_dto i 15 i 0)))))
		(_port(_int Din 0 0 31(_ent(_in))))
		(_port(_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port(_int S_Done -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1((_to i 1 i 69)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1((_to i 1 i 69)))))
		(_sig(_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1((_dto i 4 i 0)))))
		(_sig(_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1((_dto i 15 i 0)))))
		(_sig(_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1((_dto i 7 i 0)))))
		(_sig(_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig(_int sCMD 20 0 169(_arch(_uni))))
		(_sig(_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig(_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig(_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig(_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1((_dto i 2 i 0)))))
		(_sig(_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1((_dto i 3 i 0)))))
		(_sig(_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig(_int sData 19 0 177(_arch(_uni))))
		(_sig(_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig(_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig(_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig(_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig(_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig(_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig(_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig(_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1((_to i 1 i 69)))))
		(_sig(_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig(_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1((_to i 0 i 4)))))
		(_sig(_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1((_to i 1 i 18)))))
		(_sig(_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig(_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1708          1569489730537 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 1 10))
	(_version vde)
	(_time 1569489730538 2019.09.26 12:22:10)
	(_source(\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 91c3c49ec6c7c584c39f85cbc2969597c7969194c7)
	(_ent
		(_time 1569485236971)
	)
	(_comp
		(TOP
			(_object
				(_port(_int CLK -1 1 14(_ent (_in))))
				(_port(_int RST -1 1 15(_ent (_in))))
				(_port(_int Din 0 1 16(_ent (_in))))
				(_port(_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port(_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use(_ent . TOP)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 1 22(_arch(_uni))))
		(_sig(_int RST -1 1 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int Din 1 1 24(_arch(_uni))))
		(_sig(_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig(_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs(_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs(_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs(_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686274)
		(50529027 50529027 50529027 33686275)
		(33686019 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 380 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vde)
	(_time 1569489730560 2019.09.26 12:22:10)
	(_source(\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code a1f3f4f6a5f7f6b6a5a0b3fbf5a7f4a7a2a7a9a4f7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 2708          1569490073114 rtl
(_unit VHDL(rom 0 26(rtl 0 34))
	(_version vde)
	(_time 1569490073115 2019.09.26 12:27:53)
	(_source(\./../src/n_rom.vhd\))
	(_parameters tan)
	(_code d8dd888a868fd8cfd98f9e82dddfdade8ede8cdfda)
	(_ent
		(_time 1569485236059)
	)
	(_object
		(_port(_int RST_ROM -1 0 28(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1((_dto i 7 i 0)))))
		(_port(_int ROM_CMD 0 0 29(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 30(_array -1((_to i 1 i 69)))))
		(_port(_int ROM_Dout 1 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 36(_array -1((_to i 1 i 69)))))
		(_type(_int memory 0 36(_array 2((_to i 0 i 255)))))
		(_cnst(_int ROM_CMDln 3 0 38(_arch((0(_string \"010000000000000100000000000000000000000000000000000000000000000000000"\))(1(_string \"010000000000000000000010000000000000000000000000000000000000000000000"\))(2(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(3(_string \"000000001000000000000000000000000000000000000000000100000000000000000"\))(4(_string \"001000000000000000000010000001000000000000000000000000000000000000000"\))(5(_string \"000000000000000000000000000000000000000000000000000000000010000000000"\))(6(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(7(_string \"110000000101000000000000000000000000000000000000000000000000000000000"\))(8(_string \"000000000000000000000000000000000000000000000000001000000000000000000"\))(9(_string \"000000001000000000000000000000000000000000000000000000000000000000000"\))(10(_string \"000000000000000000000000000000000000000000000000000000000000000000001"\))(11(_string \"000000000000000000000001000000000000000000000000000000000000000000000"\))(12(_string \"000000000000000000000000000000010000000000000000000000000000000000000"\))(13(_string \"111100000011100000000000000000000000000000000000000000000000000000000"\))(14(_string \"000100000000000000000000000000000000000000000000000000000000000000000"\))(15(_string \"000000000000000000000000000000000000000000000000001000000000000000000"\))(16(_string \"000000001000000000000000000000000000000000000000000000000000000000000"\))(17(_string \"001000000000000000000000000000000000000000000000000000000000000000000"\))(18(_string \"000000000000000000000000000000000000000000000000000000000000000000010"\))(_others(_others(i 2)))))))
		(_prcs
			(line__69(_arch 0 0 69(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1201          1569490073189 rtl
(_unit VHDL(reg 0 12(rtl 0 26))
	(_version vde)
	(_time 1569490073190 2019.09.26 12:27:53)
	(_source(\./../src/reg.vhd\))
	(_parameters tan)
	(_code 26237722257175312120337c702124202320212124)
	(_ent
		(_time 1569485236136)
	)
	(_object
		(_port(_int CLK -1 0 14(_ent(_in)(_event))))
		(_port(_int RST -1 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1((_dto i 2 i 0)))))
		(_port(_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port(_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port(_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port(_int REG_Dout 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 849           1569490073285 rtl
(_unit VHDL(cnt 0 12(rtl 0 22))
	(_version vde)
	(_time 1569490073286 2019.09.26 12:27:53)
	(_source(\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 8480d48ad5d2d49286d4c1dfd1828782d183808287)
	(_ent
		(_time 1569485236236)
	)
	(_object
		(_port(_int CLK -1 0 14(_ent(_in)(_event))))
		(_port(_int RST -1 0 15(_ent(_in))))
		(_port(_int CNT_CMD -1 0 16(_ent(_in))))
		(_port(_int CNT_Flag -1 0 17(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1((_dto i 7 i 0)))))
		(_sig(_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1171          1569490073356 rtl
(_unit VHDL(mux 0 12(rtl 0 31))
	(_version vde)
	(_time 1569490073357 2019.09.26 12:27:53)
	(_source(\./../src/mux.vhd\))
	(_parameters tan)
	(_code c2c6c596c5949ed49491d7999bc496c5c7c5cac496)
	(_ent
		(_time 1569485236308)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int MUX_CMD 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int MUX_Din0 1 0 16(_ent(_in))))
		(_port(_int MUX_Din1 1 0 17(_ent(_in))))
		(_port(_int MUX_Din2 1 0 18(_ent(_in))))
		(_port(_int MUX_Din3 1 0 19(_ent(_in))))
		(_port(_int MUX_Din4 1 0 20(_ent(_in))))
		(_port(_int MUX_Din5 1 0 21(_ent(_in))))
		(_port(_int MUX_Din6 1 0 22(_ent(_in))))
		(_port(_int MUX_Din7 1 0 23(_ent(_in))))
		(_port(_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs(_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3547          1569490073484 rtl
(_unit VHDL(ctrl 0 28(rtl 0 70))
	(_version vde)
	(_time 1569490073485 2019.09.26 12:27:53)
	(_source(\./../src/n_ctrl.vhd\))
	(_parameters tan)
	(_code 4f4b184c1d1919591c4819195b141c491c494c484b484d)
	(_ent
		(_time 1569485236392)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int RST -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 35(_array -1((_to i 1 i 69)))))
		(_port(_int ROM_Din 0 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1((_dto i 15 i 0)))))
		(_port(_int Din 1 0 36(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1((_to i 1 i 18)))))
		(_port(_int FlagV 2 0 39(_ent(_in)(_event))))
		(_port(_int CNT_CMD -1 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1((_dto i 3 i 0)))))
		(_port(_int MUX_CMD 3 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_CMD 4 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1((_dto i 7 i 0)))))
		(_port(_int ROM_CMD 5 0 46(_ent(_out))))
		(_port(_int CMD 5 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 50(_array -1((_dto i 2 i 0)))))
		(_port(_int REG_A_CMD 6 0 50(_ent(_out))))
		(_port(_int REG_B_CMD 6 0 51(_ent(_out))))
		(_port(_int REG_C_CMD 6 0 52(_ent(_out))))
		(_port(_int REG_D_CMD 6 0 53(_ent(_out))))
		(_port(_int REG_E_CMD 6 0 54(_ent(_out))))
		(_port(_int REG_F_CMD 6 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 60(_array -1((_dto i 8 i 0)))))
		(_port(_int RST_COMP 7 0 60(_ent(_out))))
		(_port(_int Done -1 0 63(_ent(_out))))
		(_port(_int CTRL_Dout 1 0 64(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~75}~13 0 71(_array -1((_to i 1 i 75)))))
		(_sig(_int current 8 0 71(_arch(_uni))))
		(_type(_int ~UNSIGNED{0~to~7}~13 0 72(_array -1((_to i 0 i 7)))))
		(_sig(_int N_ADDR 9 0 72(_arch(_uni))))
		(_sig(_int C_ADDR 9 0 73(_arch(_uni))))
		(_type(_int ~UNSIGNED{0~to~3}~13 0 74(_array -1((_to i 0 i 3)))))
		(_sig(_int LS 10 0 74(_arch(_uni))))
		(_sig(_int Logic_Jump -1 0 75(_arch(_uni))))
		(_sig(_int CNT_clk -1 0 76(_arch(_uni))))
		(_sig(_int FLG_TMP -1 0 77(_arch(_uni((i 2))))))
		(_prcs
			(line__80(_arch 0 0 80(_prcs(_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24)(25))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 810           1569490073571 rtl
(_unit VHDL(flg 0 34(rtl 0 45))
	(_version vde)
	(_time 1569490073572 2019.09.26 12:27:53)
	(_source(\./../src/flg.vhd\))
	(_parameters tan)
	(_code 9d99cf929acace8b9acedec7cb9b9b9bce9b9a9b9b)
	(_ent
		(_time 1569485236506)
	)
	(_object
		(_port(_int CLK -1 0 37(_ent(_in)(_event))))
		(_port(_int RST -1 0 38(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1((_to i 1 i 18)))))
		(_port(_int Xin 0 0 39(_ent(_in))))
		(_port(_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1507          1569490073640 rtl
(_unit VHDL(alu_s 0 16(rtl 0 29))
	(_version vde)
	(_time 1569490073641 2019.09.26 12:27:53)
	(_source(\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code dbdf8e89da8d8ace8edfc8818bdd88dcdede8ddcd8)
	(_ent
		(_time 1569485236571)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_CMD 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port(_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port(_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port(_int ALU_Dout 1 0 23(_ent(_out))))
		(_type(_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1((_dto i 16 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3(3))(4)(5(d_15_0)))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment(_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment(_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment(_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11145         1569490074007 struct
(_unit VHDL(top 0 28(struct 0 41))
	(_version vde)
	(_time 1569490074008 2019.09.26 12:27:54)
	(_source(\./../src/n_top.vhd\))
	(_parameters tan)
	(_code 52570051060406455655005c4209075404555255565404)
	(_ent
		(_time 1569485236670)
	)
	(_comp
		(CTRL
			(_object
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 47(_ent (_in))))
				(_port(_int ROM_Din 1 0 50(_ent (_in))))
				(_port(_int Din 2 0 51(_ent (_in))))
				(_port(_int FlagV 3 0 54(_ent (_in))))
				(_port(_int CNT_CMD -1 0 58(_ent (_out))))
				(_port(_int MUX_CMD 4 0 59(_ent (_out))))
				(_port(_int ALU_CMD 5 0 60(_ent (_out))))
				(_port(_int ROM_CMD 6 0 61(_ent (_out))))
				(_port(_int CMD 6 0 62(_ent (_out))))
				(_port(_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port(_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port(_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port(_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port(_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port(_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port(_int RST_COMP 8 0 75(_ent (_out))))
				(_port(_int Done -1 0 78(_ent (_out))))
				(_port(_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int MUX_CMD 14 0 122(_ent (_in))))
				(_port(_int MUX_Din0 15 0 123(_ent (_in))))
				(_port(_int MUX_Din1 15 0 124(_ent (_in))))
				(_port(_int MUX_Din2 15 0 125(_ent (_in))))
				(_port(_int MUX_Din3 15 0 126(_ent (_in))))
				(_port(_int MUX_Din4 15 0 127(_ent (_in))))
				(_port(_int MUX_Din5 15 0 128(_ent (_in))))
				(_port(_int MUX_Din6 15 0 129(_ent (_in))))
				(_port(_int MUX_Din7 15 0 130(_ent (_in))))
				(_port(_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port(_int ALU_CMD 9 0 87(_ent (_in))))
				(_port(_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port(_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port(_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port(_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port(_int RST_ROM -1 0 147(_ent (_in))))
				(_port(_int ROM_CMD 16 0 148(_ent (_in))))
				(_port(_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port(_int CLK -1 0 138(_ent (_in))))
				(_port(_int RST -1 0 139(_ent (_in))))
				(_port(_int CNT_CMD -1 0 140(_ent (_in))))
				(_port(_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int RST -1 0 111(_ent (_in))))
				(_port(_int REG_Din 12 0 112(_ent (_in))))
				(_port(_int REG_CMD 13 0 113(_ent (_in))))
				(_port(_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port(_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port(_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 99(_ent (_in))))
				(_port(_int Xin 11 0 100(_ent (_in))))
				(_port(_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use(_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use(_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use(_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use(_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use(_ent . FLG)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RST -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1((_dto i 15 i 0)))))
		(_port(_int Din 0 0 31(_ent(_in))))
		(_port(_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port(_int S_Done -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1((_to i 1 i 69)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1((_to i 1 i 69)))))
		(_sig(_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1((_dto i 4 i 0)))))
		(_sig(_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1((_dto i 15 i 0)))))
		(_sig(_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1((_dto i 7 i 0)))))
		(_sig(_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig(_int sCMD 20 0 169(_arch(_uni))))
		(_sig(_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig(_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig(_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig(_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1((_dto i 2 i 0)))))
		(_sig(_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1((_dto i 3 i 0)))))
		(_sig(_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig(_int sData 19 0 177(_arch(_uni))))
		(_sig(_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig(_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig(_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig(_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig(_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig(_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig(_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig(_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1((_to i 1 i 69)))))
		(_sig(_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig(_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1((_to i 0 i 4)))))
		(_sig(_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1((_to i 1 i 18)))))
		(_sig(_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig(_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1675          1569490074060 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1569490074061 2019.09.26 12:27:54)
	(_source(\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 8184d38fd6d7d594d3d395dbd2868587d7868184d7)
	(_ent
		(_time 1569485236971)
	)
	(_comp
		(TOP
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int Din 0 0 16(_ent (_in))))
				(_port(_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port(_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use(_ent . TOP)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 0 22(_arch(_uni))))
		(_sig(_int RST -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int Din 1 0 24(_arch(_uni))))
		(_sig(_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig(_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 49(_prcs(_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 57(_prcs(_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 66(_prcs(_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 81 (top_tb))
	(_version vde)
	(_time 1569490074084 2019.09.26 12:27:54)
	(_source(\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code a1a4f3f6a5f7f6b6a5a0b3fbf5a7f4a7a2a7a9a4f7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1708          1569490074148 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 1 10))
	(_version vde)
	(_time 1569490074149 2019.09.26 12:27:54)
	(_source(\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code dfda8d8ddf898bca8dd1cb858cd8dbd989d8dfda89)
	(_ent
		(_time 1569485236971)
	)
	(_comp
		(TOP
			(_object
				(_port(_int CLK -1 1 14(_ent (_in))))
				(_port(_int RST -1 1 15(_ent (_in))))
				(_port(_int Din 0 1 16(_ent (_in))))
				(_port(_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port(_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use(_ent . TOP)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 1 22(_arch(_uni))))
		(_sig(_int RST -1 1 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int Din 1 1 24(_arch(_uni))))
		(_sig(_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig(_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs(_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs(_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs(_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686274)
		(50529027 50529027 50529027 33686275)
		(33686019 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 380 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vde)
	(_time 1569490074183 2019.09.26 12:27:54)
	(_source(\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code fefbacaeaea8a9e9faffeca4aaf8abf8fdf8f6fba8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11145         1569490081899 struct
(_unit VHDL(top 0 28(struct 0 41))
	(_version vde)
	(_time 1569490081900 2019.09.26 12:28:01)
	(_source(\./../src/n_top.vhd\))
	(_parameters tan)
	(_code 25267421767371322122772b357e702373222522212373)
	(_ent
		(_time 1569485236670)
	)
	(_comp
		(CTRL
			(_object
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 47(_ent (_in))))
				(_port(_int ROM_Din 1 0 50(_ent (_in))))
				(_port(_int Din 2 0 51(_ent (_in))))
				(_port(_int FlagV 3 0 54(_ent (_in))))
				(_port(_int CNT_CMD -1 0 58(_ent (_out))))
				(_port(_int MUX_CMD 4 0 59(_ent (_out))))
				(_port(_int ALU_CMD 5 0 60(_ent (_out))))
				(_port(_int ROM_CMD 6 0 61(_ent (_out))))
				(_port(_int CMD 6 0 62(_ent (_out))))
				(_port(_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port(_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port(_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port(_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port(_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port(_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port(_int RST_COMP 8 0 75(_ent (_out))))
				(_port(_int Done -1 0 78(_ent (_out))))
				(_port(_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int MUX_CMD 14 0 122(_ent (_in))))
				(_port(_int MUX_Din0 15 0 123(_ent (_in))))
				(_port(_int MUX_Din1 15 0 124(_ent (_in))))
				(_port(_int MUX_Din2 15 0 125(_ent (_in))))
				(_port(_int MUX_Din3 15 0 126(_ent (_in))))
				(_port(_int MUX_Din4 15 0 127(_ent (_in))))
				(_port(_int MUX_Din5 15 0 128(_ent (_in))))
				(_port(_int MUX_Din6 15 0 129(_ent (_in))))
				(_port(_int MUX_Din7 15 0 130(_ent (_in))))
				(_port(_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port(_int ALU_CMD 9 0 87(_ent (_in))))
				(_port(_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port(_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port(_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port(_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port(_int RST_ROM -1 0 147(_ent (_in))))
				(_port(_int ROM_CMD 16 0 148(_ent (_in))))
				(_port(_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port(_int CLK -1 0 138(_ent (_in))))
				(_port(_int RST -1 0 139(_ent (_in))))
				(_port(_int CNT_CMD -1 0 140(_ent (_in))))
				(_port(_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int RST -1 0 111(_ent (_in))))
				(_port(_int REG_Din 12 0 112(_ent (_in))))
				(_port(_int REG_CMD 13 0 113(_ent (_in))))
				(_port(_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port(_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port(_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 99(_ent (_in))))
				(_port(_int Xin 11 0 100(_ent (_in))))
				(_port(_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use(_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use(_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use(_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use(_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use(_ent . FLG)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RST -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1((_dto i 15 i 0)))))
		(_port(_int Din 0 0 31(_ent(_in))))
		(_port(_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port(_int S_Done -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1((_to i 1 i 69)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1((_to i 1 i 69)))))
		(_sig(_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1((_dto i 4 i 0)))))
		(_sig(_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1((_dto i 15 i 0)))))
		(_sig(_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1((_dto i 7 i 0)))))
		(_sig(_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig(_int sCMD 20 0 169(_arch(_uni))))
		(_sig(_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig(_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig(_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig(_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1((_dto i 2 i 0)))))
		(_sig(_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1((_dto i 3 i 0)))))
		(_sig(_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig(_int sData 19 0 177(_arch(_uni))))
		(_sig(_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig(_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig(_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig(_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig(_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig(_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig(_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig(_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1((_to i 1 i 69)))))
		(_sig(_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig(_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1((_to i 0 i 4)))))
		(_sig(_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1((_to i 1 i 18)))))
		(_sig(_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig(_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1708          1569490082233 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 1 10))
	(_version vde)
	(_time 1569490082234 2019.09.26 12:28:02)
	(_source(\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 6d6e3f6d6f3b39783f6379373e6a696b3b6a6d683b)
	(_ent
		(_time 1569485236971)
	)
	(_comp
		(TOP
			(_object
				(_port(_int CLK -1 1 14(_ent (_in))))
				(_port(_int RST -1 1 15(_ent (_in))))
				(_port(_int Din 0 1 16(_ent (_in))))
				(_port(_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port(_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use(_ent . TOP)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 1 22(_arch(_uni))))
		(_sig(_int RST -1 1 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int Din 1 1 24(_arch(_uni))))
		(_sig(_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig(_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs(_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs(_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs(_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686274)
		(50529027 50529027 50529027 33686275)
		(33686019 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 380 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vde)
	(_time 1569490082246 2019.09.26 12:28:02)
	(_source(\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 7d7e2f7c2c2b2a6a797c6f27297b287b7e7b75782b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 2554          1569672049646 rtl
(_unit VHDL (rom 0 26(rtl 0 34))
	(_version vd0)
	(_time 1569672049647 2019.09.28 15:00:49)
	(_source (\./../src/n_rom.vhd\))
	(_parameters tan)
	(_code d9d8de8b868ed9ced8d69f83dcdedbdf8fdf8ddedb)
	(_ent
		(_time 1569672049641)
	)
	(_object
		(_port (_int RST_ROM -1 0 28(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 29(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 30(_array -1 ((_to i 1 i 69)))))
		(_port (_int ROM_Dout 1 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 36(_array -1 ((_to i 1 i 69)))))
		(_type (_int memory 0 36(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 38(_arch((0(_string \"010000000000000100000000000000000000000000000000000000000000000000000"\))(1(_string \"010000000000000000000010000000000000000000000000000000000000000000000"\))(2(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(3(_string \"000000001000000000000000000000000000000000000000000100000000000000000"\))(4(_string \"001000000000000000000010000001000000000000000000000000000000000000000"\))(5(_string \"000000000000000000000000000000000000000000000000000000000010000000000"\))(6(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(7(_string \"110000000101000000000000000000000000000000000000000000000000000000000"\))(8(_string \"000000000000000000000000000000000000000000000000001000000000000000000"\))(9(_string \"000000001000000000000000000000000000000000000000000000000000000000000"\))(10(_string \"000000000000000000000000000000000000000000000000000000000000000000001"\))(11(_string \"000000000000000000000001000000000000000000000000000000000000000000000"\))(12(_string \"000000000000000000000000000000010000000000000000000000000000000000000"\))(13(_string \"111100000011100000000000000000000000000000000000000000000000000000000"\))(14(_string \"000100000000000000000000000000000000000000000000000000000000000000000"\))(15(_string \"000000001000000000000000000000000000000000000000001000000000000000000"\))(16(_string \"000000000000000000000000000000000000000000000000000000000000000000010"\))(_others(_others(i 2)))))))
		(_prcs
			(line__68(_arch 0 0 68(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1221          1569672049762 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1569672049763 2019.09.28 15:00:49)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 56575255550105415150430c005154505350515154)
	(_ent
		(_time 1569672049758)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 862           1569672049829 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1569672049830 2019.09.28 15:00:49)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 9595909ac5c3c58397c5d0cec0939693c092919396)
	(_ent
		(_time 1569672049824)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(3)(4))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1191          1569672049890 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1569672049891 2019.09.28 15:00:49)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code d3d38180d5858fc58580c6888ad587d4d6d4dbd587)
	(_ent
		(_time 1569672049886)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3607          1569672049979 rtl
(_unit VHDL (ctrl 0 28(rtl 0 70))
	(_version vd0)
	(_time 1569672049980 2019.09.28 15:00:49)
	(_source (\./../src/n_ctrl.vhd\))
	(_parameters tan)
	(_code 212125242477773772267777357a722772272226252623)
	(_ent
		(_time 1569672049957)
	)
	(_object
		(_port (_int CLK -1 0 31(_ent(_in)(_event))))
		(_port (_int RST -1 0 32(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 35(_array -1 ((_to i 1 i 69)))))
		(_port (_int ROM_Din 0 0 35(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 36(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 39(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 43(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 44(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 45(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 46(_ent(_out))))
		(_port (_int CMD 5 0 47(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 50(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 50(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 51(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 52(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 53(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 54(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 55(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 60(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 60(_ent(_out))))
		(_port (_int Done -1 0 63(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 64(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~75}~13 0 71(_array -1 ((_to i 1 i 75)))))
		(_sig (_int current 8 0 71(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 72(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 72(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 73(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 74(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 74(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 75(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 76(_arch(_uni))))
		(_sig (_int FLG_TMP -1 0 77(_arch(_uni((i 2))))))
		(_prcs
			(line__80(_arch 0 0 80(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24)(25))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1569672050046 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1569672050047 2019.09.28 15:00:50)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 6f6f6e6f6a383c79683c2c35396969693c69686969)
	(_ent
		(_time 1569672050042)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1569672050100 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1569672050101 2019.09.28 15:00:50)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 9e9e989198c8cf8bcb9a8dc4ce98cd999b9bc8999d)
	(_ent
		(_time 1569672050096)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(3(3))(4)(5(d_15_0)))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11306         1569672050307 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1569672050308 2019.09.28 15:00:50)
	(_source (\./../src/n_top.vhd\))
	(_parameters tan)
	(_code 69686569363f3d7e6d6e3b6779323c6f3f6e696e6d6f3f)
	(_ent
		(_time 1569672050168)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1569672050336 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1569672050337 2019.09.28 15:00:50)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 89888587d6dfdd9cdbdb9dd3da8e8d8fdf8e898cdf)
	(_ent
		(_time 1569672050331)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 49(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 57(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 66(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 81 (top_tb))
	(_version vd0)
	(_time 1569672050349 2019.09.28 15:00:50)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 9899949795cecf8f9c998ac2cc9ecd9e9b9e909dce)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1569672050399 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569672050400 2019.09.28 15:00:50)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code c7c6cb92969193d295c9d39d94c0c3c191c0c7c291)
	(_ent
		(_time 1569672050330)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686274)
		(50529027 50529027 50529027 33686275)
		(33686019 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569672050418 2019.09.28 15:00:50)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code e6e7eab5e5b0b1f1e2e7f4bcb2e0b3e0e5e0eee3b0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11306         1569672055154 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1569672055155 2019.09.28 15:00:55)
	(_source (\./../src/n_top.vhd\))
	(_parameters tan)
	(_code 65653365363331726162376b753e306333626562616333)
	(_ent
		(_time 1569672050167)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569672055284 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569672055285 2019.09.28 15:00:55)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code e2e2b4b1b6b4b6f7b0ecf6b8b1e5e6e4b4e5e2e7b4)
	(_ent
		(_time 1569672050330)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686274)
		(50529027 50529027 50529027 33686275)
		(33686019 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569672055290 2019.09.28 15:00:55)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code e2e2b4b1e5b4b5f5e6e3f0b8b6e4b7e4e1e4eae7b4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 3163          1569677108645 rtl
(_unit VHDL (rom 0 26(rtl 0 34))
	(_version vd0)
	(_time 1569677108646 2019.09.28 16:25:08)
	(_source (\./../src/n_rom.vhd\))
	(_parameters tan)
	(_code 919f949ec6c691869796d7cb94969397c797c59693)
	(_ent
		(_time 1569672049640)
	)
	(_object
		(_port (_int RST_ROM -1 0 28(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 29(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 30(_array -1 ((_to i 1 i 69)))))
		(_port (_int ROM_Dout 1 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 36(_array -1 ((_to i 1 i 69)))))
		(_type (_int memory 0 36(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 38(_arch((0(_string \"010000000000000100000000000000000000000000000000000000000000000000000"\))(1(_string \"010000000000000000000010000000000000000000000000000000000000000000000"\))(2(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(3(_string \"000000001000000000000000000000000000000000000000000100000000000000000"\))(4(_string \"001000000000000000000010000001000000000000000000000000000000000000000"\))(5(_string \"000000000000000000000000000000000000000000000000000000000010000000000"\))(6(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(7(_string \"110000000101000000000000000000000000000000000000000000000000000000000"\))(8(_string \"000000000000000000000000000000000000000000000000001000000000000000000"\))(9(_string \"000000001000000000000000000000000000000000000000000000000000000000000"\))(10(_string \"000000000000000000000000000000000000000000000000000000000000000000001"\))(11(_string \"000000000000000000000001000000000000000000000000000000000000000000000"\))(12(_string \"000000000000000000000000000000010000000000000000000000000000000000000"\))(13(_string \"111100000011100000000000000000000000000000000000000000000000000000000"\))(14(_string \"001000000000000000000000000000000000000000000000000000000000000000000"\))(15(_string \"000000001000000000000000000000000000000000000000000100000000000000000"\))(16(_string \"001000001000000000000000000000000000000000000000000000010000000000000"\))(17(_string \"000000000000000000000000000001000000000000000000000000000000000000000"\))(18(_string \"000000000000000000000000000000000000000000000000000000000010000000000"\))(19(_string \"000100000000000000000000000000000000000000000000000000000000000000000"\))(20(_string \"000001001000000000000000000000000000000000000000000001000000000000000"\))(21(_string \"000000001000000000000000000000000000000000000000001000000000000000000"\))(22(_string \"000000000000000000000000000000000000000000000000000000001000000000000"\))(23(_string \"000000000000000000000000000000000000000000000000000000000000000000010"\))(_others(_others(i 2)))))))
		(_prcs
			(line__76(_arch 0 0 76(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1221          1569677108700 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1569677108701 2019.09.28 16:25:08)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code d0ded582d58783c7d7d6c58a86d7d2d6d5d6d7d7d2)
	(_ent
		(_time 1569672049757)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 862           1569677108754 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1569677108755 2019.09.28 16:25:08)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code fff0fbaffca9afe9fdafbaa4aaf9fcf9aaf8fbf9fc)
	(_ent
		(_time 1569672049823)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(3)(4))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1191          1569677108809 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1569677108810 2019.09.28 16:25:08)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 3d3261396c6b612b6b6e2866643b693a383a353b69)
	(_ent
		(_time 1569672049885)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3607          1569677108861 rtl
(_unit VHDL (ctrl 0 28(rtl 0 70))
	(_version vd0)
	(_time 1569677108862 2019.09.28 16:25:08)
	(_source (\./../src/n_ctrl.vhd\))
	(_parameters tan)
	(_code 6c63676d3b3a3a7a3f6b3a3a78373f6a3f6a6f6b686b6e)
	(_ent
		(_time 1569672049956)
	)
	(_object
		(_port (_int CLK -1 0 31(_ent(_in)(_event))))
		(_port (_int RST -1 0 32(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 35(_array -1 ((_to i 1 i 69)))))
		(_port (_int ROM_Din 0 0 35(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 36(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 39(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 43(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 44(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 45(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 46(_ent(_out))))
		(_port (_int CMD 5 0 47(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 50(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 50(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 51(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 52(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 53(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 54(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 55(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 60(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 60(_ent(_out))))
		(_port (_int Done -1 0 63(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 64(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~75}~13 0 71(_array -1 ((_to i 1 i 75)))))
		(_sig (_int current 8 0 71(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 72(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 72(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 73(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 74(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 74(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 75(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 76(_arch(_uni))))
		(_sig (_int FLG_TMP -1 0 77(_arch(_uni((i 2))))))
		(_prcs
			(line__80(_arch 0 0 80(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24)(25))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1569677108917 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1569677108918 2019.09.28 16:25:08)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 9b9495949accc88d9cc8d8c1cd9d9d9dc89d9c9d9d)
	(_ent
		(_time 1569672050041)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1569677108958 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1569677108959 2019.09.28 16:25:08)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code cac5c39fc89c9bdf9fced9909acc99cdcfcf9ccdc9)
	(_ent
		(_time 1569672050095)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11306         1569677109102 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1569677109103 2019.09.28 16:25:09)
	(_source (\./../src/n_top.vhd\))
	(_parameters tan)
	(_code 56585b550600024152510458460d035000515651525000)
	(_ent
		(_time 1569672050167)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1569677109121 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1569677109122 2019.09.28 16:25:09)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 76787b77262022632424622c257172702071767320)
	(_ent
		(_time 1569672050330)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 49(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 57(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 66(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 81 (top_tb))
	(_version vd0)
	(_time 1569677109130 2019.09.28 16:25:09)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 76787b77752021617277642c2270237075707e7320)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1569677109169 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569677109170 2019.09.28 16:25:09)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code a4aaa9f3f6f2f0b1f6aab0fef7a3a0a2f2a3a4a1f2)
	(_ent
		(_time 1569672050330)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686274)
		(50529027 50529027 50529027 33686275)
		(33686019 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569677109173 2019.09.28 16:25:09)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code a4aaa9f3a5f2f3b3a0a5b6fef0a2f1a2a7a2aca1f2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11306         1569677116078 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1569677116079 2019.09.28 16:25:16)
	(_source (\./../src/n_top.vhd\))
	(_parameters tan)
	(_code 9fca9f909fc9cb889b98cd918fc4ca99c9989f989b99c9)
	(_ent
		(_time 1569672050167)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569677116232 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569677116233 2019.09.28 16:25:16)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 3b6e3a3e3f6d6f2e69352f61683c3f3d6d3c3b3e6d)
	(_ent
		(_time 1569672050330)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686274)
		(50529027 50529027 50529027 33686275)
		(33686019 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569677116238 2019.09.28 16:25:16)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 3b6e3a3e6c6d6c2c3f3a29616f3d6e3d383d333e6d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 3163          1569677356455 rtl
(_unit VHDL (rom 0 26(rtl 0 34))
	(_version vd0)
	(_time 1569677356456 2019.09.28 16:29:16)
	(_source (\./../src/n_rom.vhd\))
	(_parameters tan)
	(_code 9694c299c6c196819092d0cc93919490c090c29194)
	(_ent
		(_time 1569672049640)
	)
	(_object
		(_port (_int RST_ROM -1 0 28(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 29(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 30(_array -1 ((_to i 1 i 69)))))
		(_port (_int ROM_Dout 1 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 36(_array -1 ((_to i 1 i 69)))))
		(_type (_int memory 0 36(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 38(_arch((0(_string \"010000000000000100000000000000000000000000000000000000000000000000000"\))(1(_string \"010000000000000000000010000000000000000000000000000000000000000000000"\))(2(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(3(_string \"000000001000000000000000000000000000000000000000000100000000000000000"\))(4(_string \"001000000000000000000010000001000000000000000000000000000000000000000"\))(5(_string \"000000000000000000000000000000000000000000000000000000000010000000000"\))(6(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(7(_string \"110000000101000000000000000000000000000000000000000000000000000000000"\))(8(_string \"000000000000000000000000000000000000000000000000001000000000000000000"\))(9(_string \"000000001000000000000000000000000000000000000000000000000000000000000"\))(10(_string \"000000000000000000000000000000000000000000000000000000000000000000001"\))(11(_string \"000000000000000000000001000000000000000000000000000000000000000000000"\))(12(_string \"000000000000000000000000000000010000000000000000000000000000000000000"\))(13(_string \"111100000011100000000000000000000000000000000000000000000000000000000"\))(14(_string \"001000000000000000000000000000000000000000000000000000000000000000000"\))(15(_string \"000000001000000000000000000000000000000000000000000100000000000000000"\))(16(_string \"001000001000000000000000000000000000000000000000000000010000000000000"\))(17(_string \"000000000000000000000000000000000000100000000000000000000000000000000"\))(18(_string \"000000000000000000000000000000000000000000000000000000000010000000000"\))(19(_string \"000100000000000000000000000000000000000000000000000000000000000000000"\))(20(_string \"000000101000000000000000000000000000000000000000000001000000000000000"\))(21(_string \"000000001000000000000000000000000000000000000000001000000000000000000"\))(22(_string \"000000000000000000000000000000000000000000000000000000001000000000000"\))(23(_string \"000000000000000000000000000000000000000000000000000000000000000000010"\))(_others(_others(i 2)))))))
		(_prcs
			(line__77(_arch 0 0 77(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1221          1569677356504 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1569677356505 2019.09.28 16:29:16)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code c5c79190c59296d2c2c3d09f93c2c7c3c0c3c2c2c7)
	(_ent
		(_time 1569672049757)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 862           1569677356547 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1569677356548 2019.09.28 16:29:16)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code f3f0a6a3a5a5a3e5f1a3b6a8a6f5f0f5a6f4f7f5f0)
	(_ent
		(_time 1569672049823)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(3)(4))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1191          1569677356585 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1569677356586 2019.09.28 16:29:16)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 1313471515454f05454006484a15471416141b1547)
	(_ent
		(_time 1569672049885)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3607          1569677356635 rtl
(_unit VHDL (ctrl 0 28(rtl 0 70))
	(_version vd0)
	(_time 1569677356636 2019.09.28 16:29:16)
	(_source (\./../src/n_ctrl.vhd\))
	(_parameters tan)
	(_code 4242414144141454114514145619114411444145464540)
	(_ent
		(_time 1569672049956)
	)
	(_object
		(_port (_int CLK -1 0 31(_ent(_in)(_event))))
		(_port (_int RST -1 0 32(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 35(_array -1 ((_to i 1 i 69)))))
		(_port (_int ROM_Din 0 0 35(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 36(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 39(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 43(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 44(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 45(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 46(_ent(_out))))
		(_port (_int CMD 5 0 47(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 50(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 50(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 51(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 52(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 53(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 54(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 55(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 60(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 60(_ent(_out))))
		(_port (_int Done -1 0 63(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 64(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~75}~13 0 71(_array -1 ((_to i 1 i 75)))))
		(_sig (_int current 8 0 71(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 72(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 72(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 73(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 74(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 74(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 75(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 76(_arch(_uni))))
		(_sig (_int FLG_TMP -1 0 77(_arch(_uni((i 2))))))
		(_prcs
			(line__80(_arch 0 0 80(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24)(25))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1569677356684 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1569677356685 2019.09.28 16:29:16)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 70707671232723667723332a267676762376777676)
	(_ent
		(_time 1569672050041)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1569677356720 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1569677356721 2019.09.28 16:29:16)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 9f9f9e909ac9ce8aca9b8cc5cf99cc989a9ac9989c)
	(_ent
		(_time 1569672050095)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11306         1569677356796 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1569677356797 2019.09.28 16:29:16)
	(_source (\./../src/n_top.vhd\))
	(_parameters tan)
	(_code edece9beefbbb9fae9eabfe3fdb6b8ebbbeaedeae9ebbb)
	(_ent
		(_time 1569672050167)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1569677356807 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1569677356808 2019.09.28 16:29:16)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code edece9beefbbb9f8bfbff9b7beeae9ebbbeaede8bb)
	(_ent
		(_time 1569672050330)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 49(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 57(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 66(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 81 (top_tb))
	(_version vd0)
	(_time 1569677356816 2019.09.28 16:29:16)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code fdfcf9adacabaaeaf9fcefa7a9fba8fbfefbf5f8ab)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1569677356852 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569677356853 2019.09.28 16:29:16)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 1c1d191b194a48094e1208464f1b181a4a1b1c194a)
	(_ent
		(_time 1569672050330)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686274)
		(50529027 50529027 50529027 33686275)
		(33686019 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569677356856 2019.09.28 16:29:16)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 2c2d29287a7a7b3b282d3e76782a792a2f2a24297a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11306         1569677361053 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1569677361054 2019.09.28 16:29:21)
	(_source (\./../src/n_top.vhd\))
	(_parameters tan)
	(_code 87878289d6d1d3908380d58997dcd281d18087808381d1)
	(_ent
		(_time 1569672050167)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569677361239 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569677361240 2019.09.28 16:29:21)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 4343454116151756114d5719104447451544434615)
	(_ent
		(_time 1569672050330)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686274)
		(50529027 50529027 50529027 33686275)
		(33686019 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569677361250 2019.09.28 16:29:21)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 5353555055050444575241090755065550555b5605)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11306         1569677604330 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1569677604331 2019.09.28 16:33:24)
	(_source (\./../src/n_top.vhd\))
	(_parameters tan)
	(_code d9dcda8b868f8dceddde8bd7c9828cdf8fded9dedddf8f)
	(_ent
		(_time 1569672050167)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569677604486 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569677604487 2019.09.28 16:33:24)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 7570797426232160277b612f267271732372757023)
	(_ent
		(_time 1569672050330)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686274)
		(50529027 50529027 50529027 33686275)
		(33686019 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569677604493 2019.09.28 16:33:24)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 75707974752322627174672f2173207376737d7023)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 3163          1569678231572 rtl
(_unit VHDL (rom 0 26(rtl 0 34))
	(_version vd0)
	(_time 1569678231573 2019.09.28 16:43:51)
	(_source (\./../src/n_rom.vhd\))
	(_parameters tan)
	(_code fbaef0abffacfbecfdfebda1fefcf9fdadfdaffcf9)
	(_ent
		(_time 1569672049640)
	)
	(_object
		(_port (_int RST_ROM -1 0 28(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 29(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 30(_array -1 ((_to i 1 i 69)))))
		(_port (_int ROM_Dout 1 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 36(_array -1 ((_to i 1 i 69)))))
		(_type (_int memory 0 36(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 38(_arch((0(_string \"010000000000000100000000000000000000000000000000000000000000000000000"\))(1(_string \"010000000000000000000010000000000000000000000000000000000000000000000"\))(2(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(3(_string \"000000001000000000000000000000000000000000000000000100000000000000000"\))(4(_string \"001000000000000000000010000001000000000000000000000000000000000000000"\))(5(_string \"000000000000000000000000000000000000000000000000000000000010000000000"\))(6(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(7(_string \"110000000101000000000000000000000000000000000000000000000000000000000"\))(8(_string \"000000001000000000000000000000000000000000000000001000000000000000000"\))(9(_string \"000000000000000000000000000000000000000000000000000000000000000000001"\))(10(_string \"000000000000000000000001000000010000000000000000000000000000000000000"\))(11(_string \"111100000011100000000000000000000000000000000000000000000000000000000"\))(12(_string \"001000000000000000000000000000000000000000000000000000000000000000000"\))(13(_string \"000000000000000000000000000000000000000000000000000000000000000000010"\))(14(_string \"001000000000000000000000000000000000000000000000000000000000000000000"\))(15(_string \"000000001000000000000000000000000000000000000000000100000000000000000"\))(16(_string \"001000001000000000000000000000000000000000000000000000010000000000000"\))(17(_string \"000000000000000000000000000000000000100000000000000000000000000000000"\))(18(_string \"000000000000000000000000000000000000000000000000000000000010000000000"\))(19(_string \"000100000000000000000000000000000000000000000000000000000000000000000"\))(20(_string \"000000101000000000000000000000000000000000000000000001000000000000000"\))(21(_string \"000000001000000000000000000000000000000000000000001000000000000000000"\))(22(_string \"000000000000000000000000000000000000000000000000000000001000000000000"\))(23(_string \"000000000000000000000000000000000000000000000000000000000000000000010"\))(_others(_others(i 2)))))))
		(_prcs
			(line__78(_arch 0 0 78(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1221          1569678231625 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1569678231626 2019.09.28 16:43:51)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 3a6f693f6e6d692d3d3c2f606c3d383c3f3c3d3d38)
	(_ent
		(_time 1569672049757)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 862           1569678231679 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1569678231680 2019.09.28 16:43:51)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 683c3a68353e387e6a382d333d6e6b6e3d6f6c6e6b)
	(_ent
		(_time 1569672049823)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(3)(4))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1191          1569678231724 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1569678231725 2019.09.28 16:43:51)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 97c3929995c1cb81c1c482ccce91c39092909f91c3)
	(_ent
		(_time 1569672049885)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3607          1569678231767 rtl
(_unit VHDL (ctrl 0 28(rtl 0 70))
	(_version vd0)
	(_time 1569678231768 2019.09.28 16:43:51)
	(_source (\./../src/n_ctrl.vhd\))
	(_parameters tan)
	(_code c6929492c49090d095c19090d29d95c095c0c5c1c2c1c4)
	(_ent
		(_time 1569672049956)
	)
	(_object
		(_port (_int CLK -1 0 31(_ent(_in)(_event))))
		(_port (_int RST -1 0 32(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 35(_array -1 ((_to i 1 i 69)))))
		(_port (_int ROM_Din 0 0 35(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 36(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 39(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 43(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 44(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 45(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 46(_ent(_out))))
		(_port (_int CMD 5 0 47(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 50(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 50(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 51(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 52(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 53(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 54(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 55(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 60(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 60(_ent(_out))))
		(_port (_int Done -1 0 63(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 64(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~75}~13 0 71(_array -1 ((_to i 1 i 75)))))
		(_sig (_int current 8 0 71(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 72(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 72(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 73(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 74(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 74(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 75(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 76(_arch(_uni))))
		(_sig (_int FLG_TMP -1 0 77(_arch(_uni((i 2))))))
		(_prcs
			(line__80(_arch 0 0 80(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24)(25))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1569678231825 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1569678231826 2019.09.28 16:43:51)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 05515103535256130256465f530303035603020303)
	(_ent
		(_time 1569672050041)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1569678231862 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1569678231863 2019.09.28 16:43:51)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 24707720737275317120377e742277232121722327)
	(_ent
		(_time 1569672050095)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11306         1569678231967 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1569678231968 2019.09.28 16:43:51)
	(_source (\./../src/n_top.vhd\))
	(_parameters tan)
	(_code 91c4c79ec6c7c5869596c39f81cac497c79691969597c7)
	(_ent
		(_time 1569672050167)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1569678231984 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1569678231985 2019.09.28 16:43:51)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code a1f4f7f6f6f7f5b4f3f3b5fbf2a6a5a7f7a6a1a4f7)
	(_ent
		(_time 1569672050330)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 49(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 57(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 66(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 81 (top_tb))
	(_version vd0)
	(_time 1569678231993 2019.09.28 16:43:51)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code a1f4f7f6a5f7f6b6a5a0b3fbf5a7f4a7a2a7a9a4f7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1569678232031 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569678232032 2019.09.28 16:43:52)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code d0858682868684c582dec48a83d7d4d686d7d0d586)
	(_ent
		(_time 1569672050330)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686274)
		(50529027 50529027 50529027 33686275)
		(33686019 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569678232036 2019.09.28 16:43:52)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code d0858682d58687c7d4d1c28a84d685d6d3d6d8d586)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11306         1569678238075 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1569678238076 2019.09.28 16:43:58)
	(_source (\./../src/n_top.vhd\))
	(_parameters tan)
	(_code 6f3c686f6f393b786b683d617f343a6939686f686b6939)
	(_ent
		(_time 1569672050167)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569678238246 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569678238247 2019.09.28 16:43:58)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 1b481b1c1f4d4f0e49150f41481c1f1d4d1c1b1e4d)
	(_ent
		(_time 1569672050330)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686274)
		(50529027 50529027 50529027 33686275)
		(33686019 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569678238252 2019.09.28 16:43:58)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 1b481b1c4c4d4c0c1f1a09414f1d4e1d181d131e4d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 3163          1569678453174 rtl
(_unit VHDL (rom 0 26(rtl 0 34))
	(_version vd0)
	(_time 1569678453175 2019.09.28 16:47:33)
	(_source (\./../src/n_rom.vhd\))
	(_parameters tan)
	(_code a4a2f4f3f6f3a4b3a2a2e2fea1a3a6a2f2a2f0a3a6)
	(_ent
		(_time 1569672049640)
	)
	(_object
		(_port (_int RST_ROM -1 0 28(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 29(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 30(_array -1 ((_to i 1 i 69)))))
		(_port (_int ROM_Dout 1 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 36(_array -1 ((_to i 1 i 69)))))
		(_type (_int memory 0 36(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 38(_arch((0(_string \"010000000000000100000000000000000000000000000000000000000000000000000"\))(1(_string \"010000000000000000000010000000000000000000000000000000000000000000000"\))(2(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(3(_string \"000000001000000000000000000000000000000000000000000100000000000000000"\))(4(_string \"001000000000000000000010000001000000000000000000000000000000000000000"\))(5(_string \"000000000000000000000000000000000000000000000000000000000010000000000"\))(6(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(7(_string \"110000000100100000000000000000000000000000000000000000000000000000000"\))(8(_string \"000000001000000000000000000000000000000000000000001000000000000000000"\))(9(_string \"000000000000000000000000000000000000000000000000000000000000000000001"\))(10(_string \"000000000000000000000001000000010000000000000000000000000000000000000"\))(11(_string \"111000000011100000000000000000000000000000000000000000000000000000000"\))(12(_string \"001000000000000000000000000000000000000000000000000000000000000000000"\))(13(_string \"000000000000000000000000000000000000000000000000000000000000000000010"\))(14(_string \"001000000000000000000000000000000000000000000000000000000000000000000"\))(15(_string \"000000001000000000000000000000000000000000000000000100000000000000000"\))(16(_string \"001000001000000000000000000000000000000000000000000000010000000000000"\))(17(_string \"000000000000000000000000000000000000100000000000000000000000000000000"\))(18(_string \"000000000000000000000000000000000000000000000000000000000010000000000"\))(19(_string \"000100000000000000000000000000000000000000000000000000000000000000000"\))(20(_string \"000000101000000000000000000000000000000000000000000001000000000000000"\))(21(_string \"000000001000000000000000000000000000000000000000001000000000000000000"\))(22(_string \"000000000000000000000000000000000000000000000000000000001000000000000"\))(23(_string \"000000000000000000000000000000000000000000000000000000000000000000010"\))(_others(_others(i 2)))))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1221          1569678453227 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1569678453228 2019.09.28 16:47:33)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code d3d58381d58480c4d4d5c68985d4d1d5d6d5d4d4d1)
	(_ent
		(_time 1569672049757)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 862           1569678453274 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1569678453275 2019.09.28 16:47:33)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 020552045554521400524759570401045705060401)
	(_ent
		(_time 1569672049823)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(3)(4))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1191          1569678453317 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1569678453318 2019.09.28 16:47:33)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 3136363535676d276762246a683765363436393765)
	(_ent
		(_time 1569672049885)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3607          1569678453358 rtl
(_unit VHDL (ctrl 0 28(rtl 0 70))
	(_version vd0)
	(_time 1569678453359 2019.09.28 16:47:33)
	(_source (\./../src/n_ctrl.vhd\))
	(_parameters tan)
	(_code 606730616436367633673636743b336633666367646762)
	(_ent
		(_time 1569672049956)
	)
	(_object
		(_port (_int CLK -1 0 31(_ent(_in)(_event))))
		(_port (_int RST -1 0 32(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 35(_array -1 ((_to i 1 i 69)))))
		(_port (_int ROM_Din 0 0 35(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 36(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 39(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 43(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 44(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 45(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 46(_ent(_out))))
		(_port (_int CMD 5 0 47(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 50(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 50(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 51(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 52(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 53(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 54(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 55(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 60(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 60(_ent(_out))))
		(_port (_int Done -1 0 63(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 64(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~75}~13 0 71(_array -1 ((_to i 1 i 75)))))
		(_sig (_int current 8 0 71(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 72(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 72(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 73(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 74(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 74(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 75(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 76(_arch(_uni))))
		(_sig (_int FLG_TMP -1 0 77(_arch(_uni((i 2))))))
		(_prcs
			(line__80(_arch 0 0 80(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24)(25))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1569678453406 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1569678453407 2019.09.28 16:47:33)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 8f88da818ad8dc9988dcccd5d9898989dc89888989)
	(_ent
		(_time 1569672050041)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1569678453439 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1569678453440 2019.09.28 16:47:33)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code aea9fcf9a8f8ffbbfbaabdf4fea8fda9ababf8a9ad)
	(_ent
		(_time 1569672050095)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11306         1569678453524 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1569678453525 2019.09.28 16:47:33)
	(_source (\./../src/n_top.vhd\))
	(_parameters tan)
	(_code fcfaabacf9aaa8ebf8fbaef2eca7a9faaafbfcfbf8faaa)
	(_ent
		(_time 1569672050167)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1569678453532 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1569678453533 2019.09.28 16:47:33)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 0c0a5c0a095a58195e5e18565f0b080a5a0b0c095a)
	(_ent
		(_time 1569672050330)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 49(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 57(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 66(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 81 (top_tb))
	(_version vd0)
	(_time 1569678453544 2019.09.28 16:47:33)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 1b1d4b1c4c4d4c0c1f1a09414f1d4e1d181d131e4d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1569678453575 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569678453576 2019.09.28 16:47:33)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 3b3d6b3e3f6d6f2e69352f61683c3f3d6d3c3b3e6d)
	(_ent
		(_time 1569672050330)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686274)
		(50529027 50529027 50529027 33686275)
		(33686019 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569678453579 2019.09.28 16:47:33)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 3b3d6b3e6c6d6c2c3f3a29616f3d6e3d383d333e6d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11306         1569678456590 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1569678456591 2019.09.28 16:47:36)
	(_source (\./../src/n_top.vhd\))
	(_parameters tan)
	(_code 02070f04565456150605500c1259570454050205060454)
	(_ent
		(_time 1569672050167)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569678456749 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569678456750 2019.09.28 16:47:36)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 9f9a92909fc9cb8acd918bc5cc989b99c9989f9ac9)
	(_ent
		(_time 1569672050330)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686274)
		(50529027 50529027 50529027 33686275)
		(33686019 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569678456755 2019.09.28 16:47:36)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 9f9a9290ccc9c8889b9e8dc5cb99ca999c99979ac9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 3163          1569679052504 rtl
(_unit VHDL (rom 0 26(rtl 0 34))
	(_version vd0)
	(_time 1569679052505 2019.09.28 16:57:32)
	(_source (\./../src/n_rom.vhd\))
	(_parameters tan)
	(_code c5c6c7909692c5d2c3c2839fc0c2c7c393c391c2c7)
	(_ent
		(_time 1569672049640)
	)
	(_object
		(_port (_int RST_ROM -1 0 28(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 29(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 30(_array -1 ((_to i 1 i 69)))))
		(_port (_int ROM_Dout 1 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 36(_array -1 ((_to i 1 i 69)))))
		(_type (_int memory 0 36(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 38(_arch((0(_string \"010000000000000100000000000000000000000000000000000000000000000000000"\))(1(_string \"010000000000000000000010000000000000000000000000000000000000000000000"\))(2(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(3(_string \"000000001000000000000000000000000000000000000000000100000000000000000"\))(4(_string \"001000000000000000000010000001000000000000000000000000000000000000000"\))(5(_string \"000000000000000000000000000000000000000000000000000000000010000000000"\))(6(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(7(_string \"110000000100100000000000000000000000000000000000000000000000000000000"\))(8(_string \"000000001000000000000000000000000000000000000000001000000000000000000"\))(9(_string \"000000000000000000000000000000000000000000000000000000000000000000001"\))(10(_string \"000000000000000000000001000000010000000000000000000000000000000000000"\))(11(_string \"111010000011100000000000000000000000000000000000000000000000000000000"\))(12(_string \"001000000000000000000000000000000000000000000000000000000000000000000"\))(13(_string \"000000000000000000000000000000000000000000000000000000000000000000010"\))(14(_string \"001000000000000000000000000000000000000000000000000000000000000000000"\))(15(_string \"000000001000000000000000000000000000000000000000000100000000000000000"\))(16(_string \"001000001000000000000000000000000000000000000000000000010000000000000"\))(17(_string \"000000000000000000000000000000000000100000000000000000000000000000000"\))(18(_string \"000000000000000000000000000000000000000000000000000000000010000000000"\))(19(_string \"000100000000000000000000000000000000000000000000000000000000000000000"\))(20(_string \"000000101000000000000000000000000000000000000000000001000000000000000"\))(21(_string \"000000001000000000000000000000000000000000000000001000000000000000000"\))(22(_string \"000000000000000000000000000000000000000000000000000000001000000000000"\))(23(_string \"000000000000000000000000000000000000000000000000000000000000000000010"\))(_others(_others(i 2)))))))
		(_prcs
			(line__76(_arch 0 0 76(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1221          1569679052549 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1569679052550 2019.09.28 16:57:32)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code f3f0f1a3f5a4a0e4f4f5e6a9a5f4f1f5f6f5f4f4f1)
	(_ent
		(_time 1569672049757)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 862           1569679052598 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1569679052599 2019.09.28 16:57:32)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 222020267574723420726779772421247725262421)
	(_ent
		(_time 1569672049823)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(3)(4))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1191          1569679052636 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1569679052637 2019.09.28 16:57:32)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 5153045355070d470702440a085705565456595705)
	(_ent
		(_time 1569672049885)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3607          1569679052685 rtl
(_unit VHDL (ctrl 0 28(rtl 0 70))
	(_version vd0)
	(_time 1569679052686 2019.09.28 16:57:32)
	(_source (\./../src/n_ctrl.vhd\))
	(_parameters tan)
	(_code 8082828f84d6d696d387d6d694dbd386d3868387848782)
	(_ent
		(_time 1569672049956)
	)
	(_object
		(_port (_int CLK -1 0 31(_ent(_in)(_event))))
		(_port (_int RST -1 0 32(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 35(_array -1 ((_to i 1 i 69)))))
		(_port (_int ROM_Din 0 0 35(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 36(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 39(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 43(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 44(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 45(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 46(_ent(_out))))
		(_port (_int CMD 5 0 47(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 50(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 50(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 51(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 52(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 53(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 54(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 55(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 60(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 60(_ent(_out))))
		(_port (_int Done -1 0 63(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 64(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~75}~13 0 71(_array -1 ((_to i 1 i 75)))))
		(_sig (_int current 8 0 71(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 72(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 72(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 73(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 74(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 74(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 75(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 76(_arch(_uni))))
		(_sig (_int FLG_TMP -1 0 77(_arch(_uni((i 2))))))
		(_prcs
			(line__80(_arch 0 0 80(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24)(25))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1569679052734 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1569679052735 2019.09.28 16:57:32)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code afada8f8aaf8fcb9a8fcecf5f9a9a9a9fca9a8a9a9)
	(_ent
		(_time 1569672050041)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1569679052776 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1569679052777 2019.09.28 16:57:32)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code ceccce9bc8989fdb9bcadd949ec89dc9cbcb98c9cd)
	(_ent
		(_time 1569672050095)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11306         1569679052868 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1569679052869 2019.09.28 16:57:32)
	(_source (\./../src/n_top.vhd\))
	(_parameters tan)
	(_code 2c2f2a28297a783b282b7e223c77792a7a2b2c2b282a7a)
	(_ent
		(_time 1569672050167)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1569679052878 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1569679052879 2019.09.28 16:57:32)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 3c3f3a39396a68296e6e28666f3b383a6a3b3c396a)
	(_ent
		(_time 1569672050330)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 49(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 57(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 66(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 81 (top_tb))
	(_version vd0)
	(_time 1569679052890 2019.09.28 16:57:32)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 4b484d491c1d1c5c4f4a59111f4d1e4d484d434e1d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1569679052922 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569679052923 2019.09.28 16:57:32)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 6a696c6a6d3c3e7f38647e30396d6e6c3c6d6a6f3c)
	(_ent
		(_time 1569672050330)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686274)
		(50529027 50529027 50529027 33686275)
		(33686019 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569679052931 2019.09.28 16:57:32)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 6a696c6a3e3c3d7d6e6b78303e6c3f6c696c626f3c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11306         1569679056283 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1569679056284 2019.09.28 16:57:36)
	(_source (\./../src/n_top.vhd\))
	(_parameters tan)
	(_code 8a89d8848ddcde9d8e8dd8849ad1df8cdc8d8a8d8e8cdc)
	(_ent
		(_time 1569672050167)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569679056433 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569679056434 2019.09.28 16:57:36)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 26242222767072337428327c752122207021262370)
	(_ent
		(_time 1569672050330)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686274)
		(50529027 50529027 50529027 33686275)
		(33686019 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569679056439 2019.09.28 16:57:36)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 26242222257071312227347c7220732025202e2370)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 3163          1569696787862 rtl
(_unit VHDL (rom 0 26(rtl 0 34))
	(_version vd0)
	(_time 1569696787863 2019.09.28 21:53:07)
	(_source (\./../src/n_rom.vhd\))
	(_parameters tan)
	(_code 84d7d08ad6d384938280c2de81838682d282d08386)
	(_ent
		(_time 1569672049640)
	)
	(_object
		(_port (_int RST_ROM -1 0 28(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 29(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 30(_array -1 ((_to i 1 i 69)))))
		(_port (_int ROM_Dout 1 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 36(_array -1 ((_to i 1 i 69)))))
		(_type (_int memory 0 36(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 38(_arch((0(_string \"010000000000000100000000000000000000000000000000000000000000000000000"\))(1(_string \"010000000000000000000010000000000000000000000000000000000000000000000"\))(2(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(3(_string \"000000001000000000000000000000000000000000000000000100000000000000000"\))(4(_string \"001000000000000000000010000001000000000000000000000000000000000000000"\))(5(_string \"000000000000000000000000000000000000000000000000000000000010000000000"\))(6(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(7(_string \"110000000100100000000000000000000000000000000000000000000000000000000"\))(8(_string \"000000001000000000000000000000000000000000000000001000000000000000000"\))(9(_string \"000000000000000000000000000000000000000000000000000000000000000000001"\))(10(_string \"000000000000000000000001000000010000000000000000000000000000000000000"\))(11(_string \"111010000011100000000000000000000000000000000000000000000000000000000"\))(12(_string \"001000000000000000000000000000000000000000000000000000000000000000000"\))(13(_string \"000000001000000000000000000000000000000000000000000100000000000000000"\))(14(_string \"000000000000000000000000000000000000000000000000000000000000000000000"\))(15(_string \"000000001000000000000000000000000000000000000000000000010000000000000"\))(16(_string \"001000000000000000000000000000000000100000000000000000000000000000000"\))(17(_string \"000000000000000000000000000000000000000000000000000000000010000000000"\))(18(_string \"000100000000000000000000000000000000000000000000000000000000000000000"\))(19(_string \"000000101000000000000000000000000000000000000000000001000000000000000"\))(20(_string \"000000001000000000000000000000000000000000000000001000000000000000000"\))(21(_string \"000000001000000000000000000000000000000000000000000000001000000000000"\))(22(_string \"001000000000000000000000000000000000000000000000000000000000000000000"\))(23(_string \"000000000000000000000000000000000000000000000000000000000000000000010"\))(_others(_others(i 2)))))))
		(_prcs
			(line__77(_arch 0 0 77(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1221          1569696787979 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1569696787980 2019.09.28 21:53:07)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 01530307055652160607145b570603070407060603)
	(_ent
		(_time 1569672049757)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 862           1569696788048 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1569696788049 2019.09.28 21:53:08)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 3f6c3c3a3c696f293d6f7a646a393c396a383b393c)
	(_ent
		(_time 1569672049823)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(3)(4))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1191          1569696788132 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1569696788133 2019.09.28 21:53:08)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 8eddda81ded8d298d8dd9bd5d788da898b898688da)
	(_ent
		(_time 1569672049885)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3607          1569696788255 rtl
(_unit VHDL (ctrl 0 28(rtl 0 70))
	(_version vd0)
	(_time 1569696788256 2019.09.28 21:53:08)
	(_source (\./../src/n_ctrl.vhd\))
	(_parameters tan)
	(_code 0b58090c5d5d5d1d580c5d5d1f50580d580d080c0f0c09)
	(_ent
		(_time 1569672049956)
	)
	(_object
		(_port (_int CLK -1 0 31(_ent(_in)(_event))))
		(_port (_int RST -1 0 32(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 35(_array -1 ((_to i 1 i 69)))))
		(_port (_int ROM_Din 0 0 35(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 36(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 39(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 43(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 44(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 45(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 46(_ent(_out))))
		(_port (_int CMD 5 0 47(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 50(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 50(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 51(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 52(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 53(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 54(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 55(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 60(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 60(_ent(_out))))
		(_port (_int Done -1 0 63(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 64(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~75}~13 0 71(_array -1 ((_to i 1 i 75)))))
		(_sig (_int current 8 0 71(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 72(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 72(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 73(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 74(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 74(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 75(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 76(_arch(_uni))))
		(_sig (_int FLG_TMP -1 0 77(_arch(_uni((i 2))))))
		(_prcs
			(line__80(_arch 0 0 80(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24)(25))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1569696788341 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1569696788342 2019.09.28 21:53:08)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 683b6f68333f3b7e6f3b2b323e6e6e6e3b6e6f6e6e)
	(_ent
		(_time 1569672050041)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1569696788426 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1569696788427 2019.09.28 21:53:08)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code b6e5b6e2e3e0e7a3e3b2a5ece6b0e5b1b3b3e0b1b5)
	(_ent
		(_time 1569672050095)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11306         1569696788729 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1569696788730 2019.09.28 21:53:08)
	(_source (\./../src/n_top.vhd\))
	(_parameters tan)
	(_code df8dd98ddf898bc8dbd88dd1cf848ad989d8dfd8dbd989)
	(_ent
		(_time 1569672050167)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1569696788771 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1569696788772 2019.09.28 21:53:08)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 0e5c09080d585a1b5c5c1a545d090a0858090e0b58)
	(_ent
		(_time 1569672050330)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 49(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 57(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 66(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 81 (top_tb))
	(_version vd0)
	(_time 1569696788796 2019.09.28 21:53:08)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 2d7f2a297c7b7a3a292c3f77792b782b2e2b25287b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1569696788868 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569696788869 2019.09.28 21:53:08)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 6c3e6b6c693a38793e6278363f6b686a3a6b6c693a)
	(_ent
		(_time 1569672050330)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686274)
		(50529027 50529027 50529027 33686275)
		(33686019 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569696788891 2019.09.28 21:53:08)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 8bd98c85dcdddc9c8f8a99d1df8dde8d888d838edd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 3163          1569696790165 rtl
(_unit VHDL (rom 0 26(rtl 0 34))
	(_version vd0)
	(_time 1569696790166 2019.09.28 21:53:10)
	(_source (\./../src/n_rom.vhd\))
	(_parameters tan)
	(_code 7d2f777c7f2a7d6a7b793b27787a7f7b2b7b297a7f)
	(_ent
		(_time 1569672049640)
	)
	(_object
		(_port (_int RST_ROM -1 0 28(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 29(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 30(_array -1 ((_to i 1 i 69)))))
		(_port (_int ROM_Dout 1 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 36(_array -1 ((_to i 1 i 69)))))
		(_type (_int memory 0 36(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 38(_arch((0(_string \"010000000000000100000000000000000000000000000000000000000000000000000"\))(1(_string \"010000000000000000000010000000000000000000000000000000000000000000000"\))(2(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(3(_string \"000000001000000000000000000000000000000000000000000100000000000000000"\))(4(_string \"001000000000000000000010000001000000000000000000000000000000000000000"\))(5(_string \"000000000000000000000000000000000000000000000000000000000010000000000"\))(6(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(7(_string \"110000000100100000000000000000000000000000000000000000000000000000000"\))(8(_string \"000000001000000000000000000000000000000000000000001000000000000000000"\))(9(_string \"000000000000000000000000000000000000000000000000000000000000000000001"\))(10(_string \"000000000000000000000001000000010000000000000000000000000000000000000"\))(11(_string \"111010000011100000000000000000000000000000000000000000000000000000000"\))(12(_string \"001000000000000000000000000000000000000000000000000000000000000000000"\))(13(_string \"000000001000000000000000000000000000000000000000000100000000000000000"\))(14(_string \"000000000000000000000000000000000000000000000000000000000000000000000"\))(15(_string \"000000001000000000000000000000000000000000000000000000010000000000000"\))(16(_string \"001000000000000000000000000000000000100000000000000000000000000000000"\))(17(_string \"000000000000000000000000000000000000000000000000000000000010000000000"\))(18(_string \"000100000000000000000000000000000000000000000000000000000000000000000"\))(19(_string \"000000101000000000000000000000000000000000000000000001000000000000000"\))(20(_string \"000000001000000000000000000000000000000000000000001000000000000000000"\))(21(_string \"000000001000000000000000000000000000000000000000000000001000000000000"\))(22(_string \"001000000000000000000000000000000000000000000000000000000000000000000"\))(23(_string \"000000000000000000000000000000000000000000000000000000000000000000010"\))(_others(_others(i 2)))))))
		(_prcs
			(line__77(_arch 0 0 77(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1221          1569696790209 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1569696790210 2019.09.28 21:53:10)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code acfea6fbfafbffbbabaab9f6faabaeaaa9aaababae)
	(_ent
		(_time 1569672049757)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 862           1569696790264 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1569696790265 2019.09.28 21:53:10)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code eab9e1b9eebcbafce8baafb1bfece9ecbfedeeece9)
	(_ent
		(_time 1569672049823)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(3)(4))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1191          1569696790303 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1569696790304 2019.09.28 21:53:10)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 095a540e055f551f5f5a1c52500f5d0e0c0e010f5d)
	(_ent
		(_time 1569672049885)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3607          1569696790358 rtl
(_unit VHDL (ctrl 0 28(rtl 0 70))
	(_version vd0)
	(_time 1569696790359 2019.09.28 21:53:10)
	(_source (\./../src/n_ctrl.vhd\))
	(_parameters tan)
	(_code 481b424b441e1e5e1b4f1e1e5c131b4e1b4e4b4f4c4f4a)
	(_ent
		(_time 1569672049956)
	)
	(_object
		(_port (_int CLK -1 0 31(_ent(_in)(_event))))
		(_port (_int RST -1 0 32(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 35(_array -1 ((_to i 1 i 69)))))
		(_port (_int ROM_Din 0 0 35(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 36(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 39(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 43(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 44(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 45(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 46(_ent(_out))))
		(_port (_int CMD 5 0 47(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 50(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 50(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 51(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 52(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 53(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 54(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 55(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 60(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 60(_ent(_out))))
		(_port (_int Done -1 0 63(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 64(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~75}~13 0 71(_array -1 ((_to i 1 i 75)))))
		(_sig (_int current 8 0 71(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 72(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 72(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 73(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 74(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 74(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 75(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 76(_arch(_uni))))
		(_sig (_int FLG_TMP -1 0 77(_arch(_uni((i 2))))))
		(_prcs
			(line__80(_arch 0 0 80(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24)(25))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1569696790410 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1569696790411 2019.09.28 21:53:10)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 77247876232024617024342d217171712471707171)
	(_ent
		(_time 1569672050041)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1569696790451 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1569696790452 2019.09.28 21:53:10)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code a6f5aef1f3f0f7b3f3a2b5fcf6a0f5a1a3a3f0a1a5)
	(_ent
		(_time 1569672050095)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(3(3))(4)(5(d_15_0)))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11306         1569696790559 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1569696790560 2019.09.28 21:53:10)
	(_source (\./../src/n_top.vhd\))
	(_parameters tan)
	(_code 13414614464547041714411d0348461545141314171545)
	(_ent
		(_time 1569672050167)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1569696790573 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1569696790574 2019.09.28 21:53:10)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 134146144645470641410749401417154514131645)
	(_ent
		(_time 1569672050330)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 49(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 57(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 66(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 81 (top_tb))
	(_version vd0)
	(_time 1569696790577 2019.09.28 21:53:10)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 2371762725757434272231797725762520252b2675)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1569696790620 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569696790621 2019.09.28 21:53:10)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 5200075106040647005c4608015556540455525704)
	(_ent
		(_time 1569672050330)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686274)
		(50529027 50529027 50529027 33686275)
		(33686019 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569696790632 2019.09.28 21:53:10)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 5200075155040545565340080654075451545a5704)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11306         1569696790909 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1569696790910 2019.09.28 21:53:10)
	(_source (\./../src/n_top.vhd\))
	(_parameters tan)
	(_code 6b393d6b6f3d3f7c6f6c39657b303e6d3d6c6b6c6f6d3d)
	(_ent
		(_time 1569672050167)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569696791131 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569696791132 2019.09.28 21:53:11)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 46141144161012531448521c154142401041464310)
	(_ent
		(_time 1569672050330)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686274)
		(50529027 50529027 50529027 33686275)
		(33686019 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569696791141 2019.09.28 21:53:11)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 55070256550302425154470f0153005356535d5003)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 3607          1569696798047 rtl
(_unit VHDL (ctrl 0 28(rtl 0 70))
	(_version vd0)
	(_time 1569696798048 2019.09.28 21:53:18)
	(_source (\./../src/n_ctrl.vhd\))
	(_parameters tan)
	(_code 4f494b4c1d1919591c4819195b141c491c494c484b484d)
	(_ent
		(_time 1569672049956)
	)
	(_object
		(_port (_int CLK -1 0 31(_ent(_in)(_event))))
		(_port (_int RST -1 0 32(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 35(_array -1 ((_to i 1 i 69)))))
		(_port (_int ROM_Din 0 0 35(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 36(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 39(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 43(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 44(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 45(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 46(_ent(_out))))
		(_port (_int CMD 5 0 47(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 50(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 50(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 51(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 52(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 53(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 54(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 55(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 60(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 60(_ent(_out))))
		(_port (_int Done -1 0 63(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 64(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~75}~13 0 71(_array -1 ((_to i 1 i 75)))))
		(_sig (_int current 8 0 71(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 72(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 72(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 73(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 74(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 74(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 75(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 76(_arch(_uni))))
		(_sig (_int FLG_TMP -1 0 77(_arch(_uni((i 2))))))
		(_prcs
			(line__80(_arch 0 0 80(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24)(25))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
	)
	(_model . rtl 1 -1)
)
I 000047 55 11306         1569696802039 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1569696802040 2019.09.28 21:53:22)
	(_source (\./../src/n_top.vhd\))
	(_parameters tan)
	(_code e0e6e2b3b6b6b4f7e4e7b2eef0bbb5e6b6e7e0e7e4e6b6)
	(_ent
		(_time 1569672050167)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569696802163 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569696802164 2019.09.28 21:53:22)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 5d5b5e5e5f0b09480f5349070e5a595b0b5a5d580b)
	(_ent
		(_time 1569672050330)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686274)
		(50529027 50529027 50529027 33686275)
		(33686019 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569696802170 2019.09.28 21:53:22)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 6c6a6f6c3a3a3b7b686d7e36386a396a6f6a64693a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 2641          1569699860956 rtl
(_unit VHDL (rom 0 26(rtl 0 34))
	(_version vd0)
	(_time 1569699860957 2019.09.28 22:44:20)
	(_source (\./../src/n_rom.vhd\))
	(_parameters tan)
	(_code ca9ecb9fcd9dcaddcb988c90cfcdc8cc9ccc9ecdc8)
	(_ent
		(_time 1569672049640)
	)
	(_object
		(_port (_int RST_ROM -1 0 28(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 29(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 30(_array -1 ((_to i 1 i 69)))))
		(_port (_int ROM_Dout 1 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 36(_array -1 ((_to i 1 i 69)))))
		(_type (_int memory 0 36(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 38(_arch((0(_string \"010000000000000100000000000000000000000000000000000000000000000000000"\))(1(_string \"010000000000000000000010000000000000000000000000000000000000000000000"\))(2(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(3(_string \"000000001000000000000000000000000000000000000000000100000000000000000"\))(4(_string \"001000000000000000000010000001000000000000000000000000000000000000000"\))(5(_string \"000000000000000000000000000000000000000000000000000000000010000000000"\))(6(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(7(_string \"110000000100100000000000000000000000000000000000000000000000000000000"\))(8(_string \"000000001000000000000000000000000000000000000000001000000000000000000"\))(9(_string \"000000000000000000000000000000000000000000000000000000000000000000001"\))(10(_string \"000000000000000000000001000000010000000000000000000000000000000000000"\))(11(_string \"111010000011100000000000000000000000000000000000000000000000000000000"\))(12(_string \"001000000000000000000000000000000000000000000000000000000000000000000"\))(13(_string \"000000001000000000000000000000000000000000000000000100000000000000000"\))(14(_string \"000100000000000000000000000000000000000000000000000000000000000000000"\))(15(_string \"000000001000000000000000000000000000000000000000001000000000000000000"\))(16(_string \"001000000000000000000000000000000000000000000000000000000000000000000"\))(17(_string \"000000000000000000000000000000000000000000000000000000000000000000010"\))(_others(_others(i 2)))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1221          1569699861032 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1569699861033 2019.09.28 22:44:21)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 184c1e1f154f4b0f1f1e0d424e1f1a1e1d1e1f1f1a)
	(_ent
		(_time 1569672049757)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 862           1569699861080 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1569699861081 2019.09.28 22:44:21)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 47124045151117514517021c124144411240434144)
	(_ent
		(_time 1569672049823)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(3)(4))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1191          1569699861128 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1569699861129 2019.09.28 22:44:21)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 7623267675202a602025632d2f70227173717e7022)
	(_ent
		(_time 1569672049885)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3607          1569699861192 rtl
(_unit VHDL (ctrl 0 28(rtl 0 70))
	(_version vd0)
	(_time 1569699861193 2019.09.28 22:44:21)
	(_source (\./../src/n_ctrl.vhd\))
	(_parameters tan)
	(_code b4e1b3e1b4e2e2a2e7b3e2e2a0efe7b2e7b2b7b3b0b3b6)
	(_ent
		(_time 1569672049956)
	)
	(_object
		(_port (_int CLK -1 0 31(_ent(_in)(_event))))
		(_port (_int RST -1 0 32(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 35(_array -1 ((_to i 1 i 69)))))
		(_port (_int ROM_Din 0 0 35(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 36(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 39(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 43(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 44(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 45(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 46(_ent(_out))))
		(_port (_int CMD 5 0 47(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 50(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 50(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 51(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 52(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 53(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 54(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 55(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 60(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 60(_ent(_out))))
		(_port (_int Done -1 0 63(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 64(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~75}~13 0 71(_array -1 ((_to i 1 i 75)))))
		(_sig (_int current 8 0 71(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 72(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 72(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 73(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 74(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 74(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 75(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 76(_arch(_uni))))
		(_sig (_int FLG_TMP -1 0 77(_arch(_uni((i 2))))))
		(_prcs
			(line__80(_arch 0 0 80(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24)(25))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1569699861244 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1569699861245 2019.09.28 22:44:21)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code e3b6e1b0b3b4b0f5e4b0a0b9b5e5e5e5b0e5e4e5e5)
	(_ent
		(_time 1569672050041)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1569699861287 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1569699861288 2019.09.28 22:44:21)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 124716154344430747160148421441151717441511)
	(_ent
		(_time 1569672050095)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11306         1569699861425 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1569699861426 2019.09.28 22:44:21)
	(_source (\./../src/n_top.vhd\))
	(_parameters tan)
	(_code 9eca9f919dc8ca899a99cc908ec5cb98c8999e999a98c8)
	(_ent
		(_time 1569672050167)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1569699861451 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1569699861452 2019.09.28 22:44:21)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code beeabfeabde8eaabececaae4edb9bab8e8b9bebbe8)
	(_ent
		(_time 1569672050330)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 49(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 57(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 66(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 81 (top_tb))
	(_version vd0)
	(_time 1569699861460 2019.09.28 22:44:21)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code beeabfeaeee8e9a9babface4eab8ebb8bdb8b6bbe8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1569699861504 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569699861505 2019.09.28 22:44:21)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code edb9ecbeefbbb9f8bfe3f9b7beeae9ebbbeaede8bb)
	(_ent
		(_time 1569672050330)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686274)
		(50529027 50529027 50529027 33686275)
		(33686019 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569699861515 2019.09.28 22:44:21)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code fca8fdacaaaaabebf8fdeea6a8faa9fafffaf4f9aa)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11306         1569699867666 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1569699867667 2019.09.28 22:44:27)
	(_source (\./../src/n_top.vhd\))
	(_parameters tan)
	(_code f9aaa9a9a6afadeefdfeabf7e9a2acffaffef9fefdffaf)
	(_ent
		(_time 1569672050167)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569699867883 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569699867884 2019.09.28 22:44:27)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code d4878586868280c186dac08e87d3d0d282d3d4d182)
	(_ent
		(_time 1569672050330)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686274)
		(50529027 50529027 50529027 33686275)
		(33686019 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569699867891 2019.09.28 22:44:27)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code e3b0b2b0e5b5b4f4e7e2f1b9b7e5b6e5e0e5ebe6b5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11145         1569913861097 struct
(_unit VHDL(top 0 28(struct 0 41))
	(_version vde)
	(_time 1569913861099 2019.10.01 10:11:01)
	(_source(\./../src/n_top.vhd\))
	(_parameters tan)
	(_code 25237721767371322122772b357e702373222522212373)
	(_ent
		(_time 1569913860878)
	)
	(_comp
		(CTRL
			(_object
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 47(_ent (_in))))
				(_port(_int ROM_Din 1 0 50(_ent (_in))))
				(_port(_int Din 2 0 51(_ent (_in))))
				(_port(_int FlagV 3 0 54(_ent (_in))))
				(_port(_int CNT_CMD -1 0 58(_ent (_out))))
				(_port(_int MUX_CMD 4 0 59(_ent (_out))))
				(_port(_int ALU_CMD 5 0 60(_ent (_out))))
				(_port(_int ROM_CMD 6 0 61(_ent (_out))))
				(_port(_int CMD 6 0 62(_ent (_out))))
				(_port(_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port(_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port(_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port(_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port(_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port(_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port(_int RST_COMP 8 0 75(_ent (_out))))
				(_port(_int Done -1 0 78(_ent (_out))))
				(_port(_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int MUX_CMD 14 0 122(_ent (_in))))
				(_port(_int MUX_Din0 15 0 123(_ent (_in))))
				(_port(_int MUX_Din1 15 0 124(_ent (_in))))
				(_port(_int MUX_Din2 15 0 125(_ent (_in))))
				(_port(_int MUX_Din3 15 0 126(_ent (_in))))
				(_port(_int MUX_Din4 15 0 127(_ent (_in))))
				(_port(_int MUX_Din5 15 0 128(_ent (_in))))
				(_port(_int MUX_Din6 15 0 129(_ent (_in))))
				(_port(_int MUX_Din7 15 0 130(_ent (_in))))
				(_port(_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port(_int ALU_CMD 9 0 87(_ent (_in))))
				(_port(_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port(_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port(_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port(_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port(_int RST_ROM -1 0 147(_ent (_in))))
				(_port(_int ROM_CMD 16 0 148(_ent (_in))))
				(_port(_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port(_int CLK -1 0 138(_ent (_in))))
				(_port(_int RST -1 0 139(_ent (_in))))
				(_port(_int CNT_CMD -1 0 140(_ent (_in))))
				(_port(_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int RST -1 0 111(_ent (_in))))
				(_port(_int REG_Din 12 0 112(_ent (_in))))
				(_port(_int REG_CMD 13 0 113(_ent (_in))))
				(_port(_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port(_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port(_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 99(_ent (_in))))
				(_port(_int Xin 11 0 100(_ent (_in))))
				(_port(_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use(_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use(_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use(_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use(_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use(_ent . FLG)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RST -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1((_dto i 15 i 0)))))
		(_port(_int Din 0 0 31(_ent(_in))))
		(_port(_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port(_int S_Done -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1((_to i 1 i 69)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1((_to i 1 i 69)))))
		(_sig(_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1((_dto i 4 i 0)))))
		(_sig(_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1((_dto i 15 i 0)))))
		(_sig(_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1((_dto i 7 i 0)))))
		(_sig(_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig(_int sCMD 20 0 169(_arch(_uni))))
		(_sig(_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig(_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig(_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig(_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1((_dto i 2 i 0)))))
		(_sig(_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1((_dto i 3 i 0)))))
		(_sig(_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig(_int sData 19 0 177(_arch(_uni))))
		(_sig(_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig(_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig(_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig(_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig(_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig(_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig(_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig(_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1((_to i 1 i 69)))))
		(_sig(_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig(_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1((_to i 0 i 4)))))
		(_sig(_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1((_to i 1 i 18)))))
		(_sig(_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig(_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1676          1569913861400 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1569913861401 2019.10.01 10:11:01)
	(_source(\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 4e4b4a4c4d181a5b1c405a141d494a4818494e4b18)
	(_ent
		(_time 1569913861391)
	)
	(_comp
		(TOP
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int Din 0 0 16(_ent (_in))))
				(_port(_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port(_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use(_ent . TOP)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 0 22(_arch(_uni))))
		(_sig(_int RST -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int Din 1 0 24(_arch(_uni))))
		(_sig(_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig(_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 52(_prcs(_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 61(_prcs(_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686274)
		(50529027 50529027 50529027 33686275)
		(33686019 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 380 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vde)
	(_time 1569913861425 2019.10.01 10:11:01)
	(_source(\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 6d68696d3c3b3a7a696c7f37396b386b6e6b65683b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000044 55 2621          1569913871934 rtl
(_unit VHDL(rom 0 26(rtl 0 34))
	(_version vde)
	(_time 1569913871935 2019.10.01 10:11:11)
	(_source(\./../src/n_rom.vhd\))
	(_parameters tan)
	(_code 71727a70262671667023372b747673772777257673)
	(_ent
		(_time 1569913871926)
	)
	(_object
		(_port(_int RST_ROM -1 0 28(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1((_dto i 7 i 0)))))
		(_port(_int ROM_CMD 0 0 29(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 30(_array -1((_to i 1 i 69)))))
		(_port(_int ROM_Dout 1 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 36(_array -1((_to i 1 i 69)))))
		(_type(_int memory 0 36(_array 2((_to i 0 i 255)))))
		(_cnst(_int ROM_CMDln 3 0 38(_arch((0(_string \"010000000000000100000000000000000000000000000000000000000000000000000"\))(1(_string \"010000000000000000000010000000000000000000000000000000000000000000000"\))(2(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(3(_string \"000000001000000000000000000000000000000000000000000100000000000000000"\))(4(_string \"001000000000000000000010000001000000000000000000000000000000000000000"\))(5(_string \"000000000000000000000000000000000000000000000000000000000010000000000"\))(6(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(7(_string \"110000000100100000000000000000000000000000000000000000000000000000000"\))(8(_string \"000000001000000000000000000000000000000000000000001000000000000000000"\))(9(_string \"000000000000000000000000000000000000000000000000000000000000000000001"\))(10(_string \"000000000000000000000001000000010000000000000000000000000000000000000"\))(11(_string \"111010000011100000000000000000000000000000000000000000000000000000000"\))(12(_string \"001000000000000000000000000000000000000000000000000000000000000000000"\))(13(_string \"000000001000000000000000000000000000000000000000000100000000000000000"\))(14(_string \"000100000000000000000000000000000000000000000000000000000000000000000"\))(15(_string \"000000001000000000000000000000000000000000000000001000000000000000000"\))(16(_string \"001000000000000000000000000000000000000000000000000000000000000000000"\))(17(_string \"000000000000000000000000000000000000000000000000000000000000000000010"\))(_others(_others(i 2)))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
V 000044 55 1201          1569913872012 rtl
(_unit VHDL(reg 0 12(rtl 0 26))
	(_version vde)
	(_time 1569913872013 2019.10.01 10:11:12)
	(_source(\./../src/reg.vhd\))
	(_parameters tan)
	(_code c0c3cb95c59793d7c7c6d59a96c7c2c6c5c6c7c7c2)
	(_ent
		(_time 1569913872003)
	)
	(_object
		(_port(_int CLK -1 0 14(_ent(_in)(_event))))
		(_port(_int RST -1 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1((_dto i 2 i 0)))))
		(_port(_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port(_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port(_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port(_int REG_Dout 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
V 000044 55 849           1569913872098 rtl
(_unit VHDL(cnt 0 12(rtl 0 22))
	(_version vde)
	(_time 1569913872099 2019.10.01 10:11:12)
	(_source(\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 1d1f4f1a1c4b4d0b1f4d5846481b1e1b481a191b1e)
	(_ent
		(_time 1569913872091)
	)
	(_object
		(_port(_int CLK -1 0 14(_ent(_in)(_event))))
		(_port(_int RST -1 0 15(_ent(_in))))
		(_port(_int CNT_CMD -1 0 16(_ent(_in))))
		(_port(_int CNT_Flag -1 0 17(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1((_dto i 7 i 0)))))
		(_sig(_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
V 000044 55 1171          1569913872163 rtl
(_unit VHDL(mux 0 12(rtl 0 31))
	(_version vde)
	(_time 1569913872164 2019.10.01 10:11:12)
	(_source(\./../src/mux.vhd\))
	(_parameters tan)
	(_code 5c5e595e0a0a004a0a0f4907055a085b595b545a08)
	(_ent
		(_time 1569913872155)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int MUX_CMD 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int MUX_Din0 1 0 16(_ent(_in))))
		(_port(_int MUX_Din1 1 0 17(_ent(_in))))
		(_port(_int MUX_Din2 1 0 18(_ent(_in))))
		(_port(_int MUX_Din3 1 0 19(_ent(_in))))
		(_port(_int MUX_Din4 1 0 20(_ent(_in))))
		(_port(_int MUX_Din5 1 0 21(_ent(_in))))
		(_port(_int MUX_Din6 1 0 22(_ent(_in))))
		(_port(_int MUX_Din7 1 0 23(_ent(_in))))
		(_port(_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs(_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
V 000044 55 3547          1569913872290 rtl
(_unit VHDL(ctrl 0 28(rtl 0 70))
	(_version vde)
	(_time 1569913872291 2019.10.01 10:11:12)
	(_source(\./../src/n_ctrl.vhd\))
	(_parameters tan)
	(_code d9db8b8ad48f8fcf8ade8f8fcd828adf8adfdadedddedb)
	(_ent
		(_time 1569913872239)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int RST -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 35(_array -1((_to i 1 i 69)))))
		(_port(_int ROM_Din 0 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1((_dto i 15 i 0)))))
		(_port(_int Din 1 0 36(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1((_to i 1 i 18)))))
		(_port(_int FlagV 2 0 39(_ent(_in)(_event))))
		(_port(_int CNT_CMD -1 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1((_dto i 3 i 0)))))
		(_port(_int MUX_CMD 3 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_CMD 4 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1((_dto i 7 i 0)))))
		(_port(_int ROM_CMD 5 0 46(_ent(_out))))
		(_port(_int CMD 5 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 50(_array -1((_dto i 2 i 0)))))
		(_port(_int REG_A_CMD 6 0 50(_ent(_out))))
		(_port(_int REG_B_CMD 6 0 51(_ent(_out))))
		(_port(_int REG_C_CMD 6 0 52(_ent(_out))))
		(_port(_int REG_D_CMD 6 0 53(_ent(_out))))
		(_port(_int REG_E_CMD 6 0 54(_ent(_out))))
		(_port(_int REG_F_CMD 6 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 60(_array -1((_dto i 8 i 0)))))
		(_port(_int RST_COMP 7 0 60(_ent(_out))))
		(_port(_int Done -1 0 63(_ent(_out))))
		(_port(_int CTRL_Dout 1 0 64(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~75}~13 0 71(_array -1((_to i 1 i 75)))))
		(_sig(_int current 8 0 71(_arch(_uni))))
		(_type(_int ~UNSIGNED{0~to~7}~13 0 72(_array -1((_to i 0 i 7)))))
		(_sig(_int N_ADDR 9 0 72(_arch(_uni))))
		(_sig(_int C_ADDR 9 0 73(_arch(_uni))))
		(_type(_int ~UNSIGNED{0~to~3}~13 0 74(_array -1((_to i 0 i 3)))))
		(_sig(_int LS 10 0 74(_arch(_uni))))
		(_sig(_int Logic_Jump -1 0 75(_arch(_uni))))
		(_sig(_int CNT_clk -1 0 76(_arch(_uni))))
		(_sig(_int FLG_TMP -1 0 77(_arch(_uni((i 2))))))
		(_prcs
			(line__80(_arch 0 0 80(_prcs(_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24)(25))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
	)
	(_model . rtl 1 -1)
)
V 000044 55 810           1569913872376 rtl
(_unit VHDL(flg 0 34(rtl 0 45))
	(_version vde)
	(_time 1569913872377 2019.10.01 10:11:12)
	(_source(\./../src/flg.vhd\))
	(_parameters tan)
	(_code 37356332636064213064746d613131316431303131)
	(_ent
		(_time 1569913872369)
	)
	(_object
		(_port(_int CLK -1 0 37(_ent(_in)(_event))))
		(_port(_int RST -1 0 38(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1((_to i 1 i 18)))))
		(_port(_int Xin 0 0 39(_ent(_in))))
		(_port(_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
V 000044 55 1507          1569913872442 rtl
(_unit VHDL(alu_s 0 16(rtl 0 29))
	(_version vde)
	(_time 1569913872443 2019.10.01 10:11:12)
	(_source(\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 75772674232324602071662f257326727070237276)
	(_ent
		(_time 1569913872433)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_CMD 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port(_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port(_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port(_int ALU_Dout 1 0 23(_ent(_out))))
		(_type(_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1((_dto i 16 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3(3))(4)(5(d_15_0)))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment(_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment(_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment(_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11145         1569913872769 struct
(_unit VHDL(top 0 28(struct 0 41))
	(_version vde)
	(_time 1569913872770 2019.10.01 10:11:12)
	(_source(\./../src/n_top.vhd\))
	(_parameters tan)
	(_code bdbeeae9bfebe9aab9baefb3ade6e8bbebbabdbab9bbeb)
	(_ent
		(_time 1569913860877)
	)
	(_comp
		(CTRL
			(_object
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 47(_ent (_in))))
				(_port(_int ROM_Din 1 0 50(_ent (_in))))
				(_port(_int Din 2 0 51(_ent (_in))))
				(_port(_int FlagV 3 0 54(_ent (_in))))
				(_port(_int CNT_CMD -1 0 58(_ent (_out))))
				(_port(_int MUX_CMD 4 0 59(_ent (_out))))
				(_port(_int ALU_CMD 5 0 60(_ent (_out))))
				(_port(_int ROM_CMD 6 0 61(_ent (_out))))
				(_port(_int CMD 6 0 62(_ent (_out))))
				(_port(_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port(_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port(_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port(_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port(_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port(_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port(_int RST_COMP 8 0 75(_ent (_out))))
				(_port(_int Done -1 0 78(_ent (_out))))
				(_port(_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int MUX_CMD 14 0 122(_ent (_in))))
				(_port(_int MUX_Din0 15 0 123(_ent (_in))))
				(_port(_int MUX_Din1 15 0 124(_ent (_in))))
				(_port(_int MUX_Din2 15 0 125(_ent (_in))))
				(_port(_int MUX_Din3 15 0 126(_ent (_in))))
				(_port(_int MUX_Din4 15 0 127(_ent (_in))))
				(_port(_int MUX_Din5 15 0 128(_ent (_in))))
				(_port(_int MUX_Din6 15 0 129(_ent (_in))))
				(_port(_int MUX_Din7 15 0 130(_ent (_in))))
				(_port(_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port(_int ALU_CMD 9 0 87(_ent (_in))))
				(_port(_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port(_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port(_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port(_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port(_int RST_ROM -1 0 147(_ent (_in))))
				(_port(_int ROM_CMD 16 0 148(_ent (_in))))
				(_port(_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port(_int CLK -1 0 138(_ent (_in))))
				(_port(_int RST -1 0 139(_ent (_in))))
				(_port(_int CNT_CMD -1 0 140(_ent (_in))))
				(_port(_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int RST -1 0 111(_ent (_in))))
				(_port(_int REG_Din 12 0 112(_ent (_in))))
				(_port(_int REG_CMD 13 0 113(_ent (_in))))
				(_port(_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port(_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port(_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 99(_ent (_in))))
				(_port(_int Xin 11 0 100(_ent (_in))))
				(_port(_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use(_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use(_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use(_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use(_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use(_ent . FLG)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RST -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1((_dto i 15 i 0)))))
		(_port(_int Din 0 0 31(_ent(_in))))
		(_port(_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port(_int S_Done -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1((_to i 1 i 69)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1((_to i 1 i 69)))))
		(_sig(_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1((_dto i 4 i 0)))))
		(_sig(_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1((_dto i 15 i 0)))))
		(_sig(_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1((_dto i 7 i 0)))))
		(_sig(_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig(_int sCMD 20 0 169(_arch(_uni))))
		(_sig(_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig(_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig(_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig(_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1((_dto i 2 i 0)))))
		(_sig(_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1((_dto i 3 i 0)))))
		(_sig(_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig(_int sData 19 0 177(_arch(_uni))))
		(_sig(_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig(_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig(_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig(_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig(_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig(_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig(_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig(_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1((_to i 1 i 69)))))
		(_sig(_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig(_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1((_to i 0 i 4)))))
		(_sig(_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1((_to i 1 i 18)))))
		(_sig(_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig(_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1708          1569913872819 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 1 10))
	(_version vde)
	(_time 1569913872820 2019.10.01 10:11:12)
	(_source(\./../src/TestBench/top_TB.vhd\(\./../src/stimulai-top_tb.vhd\)))
	(_parameters tan)
	(_code ecefbbbfe9bab8f9bebef8b6bfebe8eabaebece9ba)
	(_ent
		(_time 1569913861390)
	)
	(_comp
		(TOP
			(_object
				(_port(_int CLK -1 1 14(_ent (_in))))
				(_port(_int RST -1 1 15(_ent (_in))))
				(_port(_int Din 0 1 16(_ent (_in))))
				(_port(_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port(_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use(_ent . TOP)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 1 22(_arch(_uni))))
		(_sig(_int RST -1 1 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int Din 1 1 24(_arch(_uni))))
		(_sig(_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig(_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 49(_prcs(_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 57(_prcs(_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 66(_prcs(_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 81 (top_tb))
	(_version vde)
	(_time 1569913872841 2019.10.01 10:11:12)
	(_source(\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code fcffabacaaaaabebf8fdeea6a8faa9fafffaf4f9aa)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1676          1569913872897 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1569913872898 2019.10.01 10:11:12)
	(_source(\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 3a396a3f3d6c6e2f68342e60693d3e3c6c3d3a3f6c)
	(_ent
		(_time 1569913861390)
	)
	(_comp
		(TOP
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int Din 0 0 16(_ent (_in))))
				(_port(_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port(_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use(_ent . TOP)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 0 22(_arch(_uni))))
		(_sig(_int RST -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int Din 1 0 24(_arch(_uni))))
		(_sig(_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig(_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 52(_prcs(_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 61(_prcs(_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686274)
		(50529027 50529027 50529027 33686275)
		(33686019 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 380 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vde)
	(_time 1569913872919 2019.10.01 10:11:12)
	(_source(\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 4a491a481e1c1d5d4e4b58101e4c1f4c494c424f1c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11145         1569913876075 struct
(_unit VHDL(top 0 28(struct 0 41))
	(_version vde)
	(_time 1569913876076 2019.10.01 10:11:16)
	(_source(\./../src/n_top.vhd\))
	(_parameters tan)
	(_code 9e9c93919dc8ca899a99cc908ec5cb98c8999e999a98c8)
	(_ent
		(_time 1569913860877)
	)
	(_comp
		(CTRL
			(_object
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 47(_ent (_in))))
				(_port(_int ROM_Din 1 0 50(_ent (_in))))
				(_port(_int Din 2 0 51(_ent (_in))))
				(_port(_int FlagV 3 0 54(_ent (_in))))
				(_port(_int CNT_CMD -1 0 58(_ent (_out))))
				(_port(_int MUX_CMD 4 0 59(_ent (_out))))
				(_port(_int ALU_CMD 5 0 60(_ent (_out))))
				(_port(_int ROM_CMD 6 0 61(_ent (_out))))
				(_port(_int CMD 6 0 62(_ent (_out))))
				(_port(_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port(_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port(_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port(_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port(_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port(_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port(_int RST_COMP 8 0 75(_ent (_out))))
				(_port(_int Done -1 0 78(_ent (_out))))
				(_port(_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int MUX_CMD 14 0 122(_ent (_in))))
				(_port(_int MUX_Din0 15 0 123(_ent (_in))))
				(_port(_int MUX_Din1 15 0 124(_ent (_in))))
				(_port(_int MUX_Din2 15 0 125(_ent (_in))))
				(_port(_int MUX_Din3 15 0 126(_ent (_in))))
				(_port(_int MUX_Din4 15 0 127(_ent (_in))))
				(_port(_int MUX_Din5 15 0 128(_ent (_in))))
				(_port(_int MUX_Din6 15 0 129(_ent (_in))))
				(_port(_int MUX_Din7 15 0 130(_ent (_in))))
				(_port(_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port(_int ALU_CMD 9 0 87(_ent (_in))))
				(_port(_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port(_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port(_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port(_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port(_int RST_ROM -1 0 147(_ent (_in))))
				(_port(_int ROM_CMD 16 0 148(_ent (_in))))
				(_port(_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port(_int CLK -1 0 138(_ent (_in))))
				(_port(_int RST -1 0 139(_ent (_in))))
				(_port(_int CNT_CMD -1 0 140(_ent (_in))))
				(_port(_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int RST -1 0 111(_ent (_in))))
				(_port(_int REG_Din 12 0 112(_ent (_in))))
				(_port(_int REG_CMD 13 0 113(_ent (_in))))
				(_port(_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port(_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port(_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 99(_ent (_in))))
				(_port(_int Xin 11 0 100(_ent (_in))))
				(_port(_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use(_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use(_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use(_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use(_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use(_ent . FLG)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RST -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1((_dto i 15 i 0)))))
		(_port(_int Din 0 0 31(_ent(_in))))
		(_port(_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port(_int S_Done -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1((_to i 1 i 69)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1((_to i 1 i 69)))))
		(_sig(_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1((_dto i 4 i 0)))))
		(_sig(_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1((_dto i 15 i 0)))))
		(_sig(_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1((_dto i 7 i 0)))))
		(_sig(_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig(_int sCMD 20 0 169(_arch(_uni))))
		(_sig(_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig(_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig(_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig(_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1((_dto i 2 i 0)))))
		(_sig(_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1((_dto i 3 i 0)))))
		(_sig(_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig(_int sData 19 0 177(_arch(_uni))))
		(_sig(_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig(_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig(_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig(_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig(_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig(_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig(_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig(_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1((_to i 1 i 69)))))
		(_sig(_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig(_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1((_to i 0 i 4)))))
		(_sig(_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1((_to i 1 i 18)))))
		(_sig(_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig(_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1676          1569913876277 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1569913876278 2019.10.01 10:11:16)
	(_source(\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 696b3c69363f3d7c3b677d333a6e6d6f3f6e696c3f)
	(_ent
		(_time 1569913861390)
	)
	(_comp
		(TOP
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int Din 0 0 16(_ent (_in))))
				(_port(_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port(_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use(_ent . TOP)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 0 22(_arch(_uni))))
		(_sig(_int RST -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int Din 1 0 24(_arch(_uni))))
		(_sig(_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig(_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 52(_prcs(_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 61(_prcs(_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686274)
		(50529027 50529027 50529027 33686275)
		(33686019 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 380 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vde)
	(_time 1569913876285 2019.10.01 10:11:16)
	(_source(\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 797b2c78752f2e6e7d786b232d7f2c7f7a7f717c2f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11145         1569914018859 struct
(_unit VHDL(top 0 28(struct 0 41))
	(_version vde)
	(_time 1569914018860 2019.10.01 10:13:38)
	(_source(\./../src/n_top.vhd\))
	(_parameters tan)
	(_code 5b5458585f0d0f4c5f5c09554b000e5d0d5c5b5c5f5d0d)
	(_ent
		(_time 1569913860877)
	)
	(_comp
		(CTRL
			(_object
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 47(_ent (_in))))
				(_port(_int ROM_Din 1 0 50(_ent (_in))))
				(_port(_int Din 2 0 51(_ent (_in))))
				(_port(_int FlagV 3 0 54(_ent (_in))))
				(_port(_int CNT_CMD -1 0 58(_ent (_out))))
				(_port(_int MUX_CMD 4 0 59(_ent (_out))))
				(_port(_int ALU_CMD 5 0 60(_ent (_out))))
				(_port(_int ROM_CMD 6 0 61(_ent (_out))))
				(_port(_int CMD 6 0 62(_ent (_out))))
				(_port(_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port(_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port(_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port(_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port(_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port(_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port(_int RST_COMP 8 0 75(_ent (_out))))
				(_port(_int Done -1 0 78(_ent (_out))))
				(_port(_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int MUX_CMD 14 0 122(_ent (_in))))
				(_port(_int MUX_Din0 15 0 123(_ent (_in))))
				(_port(_int MUX_Din1 15 0 124(_ent (_in))))
				(_port(_int MUX_Din2 15 0 125(_ent (_in))))
				(_port(_int MUX_Din3 15 0 126(_ent (_in))))
				(_port(_int MUX_Din4 15 0 127(_ent (_in))))
				(_port(_int MUX_Din5 15 0 128(_ent (_in))))
				(_port(_int MUX_Din6 15 0 129(_ent (_in))))
				(_port(_int MUX_Din7 15 0 130(_ent (_in))))
				(_port(_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port(_int ALU_CMD 9 0 87(_ent (_in))))
				(_port(_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port(_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port(_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port(_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port(_int RST_ROM -1 0 147(_ent (_in))))
				(_port(_int ROM_CMD 16 0 148(_ent (_in))))
				(_port(_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port(_int CLK -1 0 138(_ent (_in))))
				(_port(_int RST -1 0 139(_ent (_in))))
				(_port(_int CNT_CMD -1 0 140(_ent (_in))))
				(_port(_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int RST -1 0 111(_ent (_in))))
				(_port(_int REG_Din 12 0 112(_ent (_in))))
				(_port(_int REG_CMD 13 0 113(_ent (_in))))
				(_port(_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port(_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port(_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 99(_ent (_in))))
				(_port(_int Xin 11 0 100(_ent (_in))))
				(_port(_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use(_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use(_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use(_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use(_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use(_ent . FLG)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RST -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1((_dto i 15 i 0)))))
		(_port(_int Din 0 0 31(_ent(_in))))
		(_port(_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port(_int S_Done -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1((_to i 1 i 69)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1((_to i 1 i 69)))))
		(_sig(_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1((_dto i 4 i 0)))))
		(_sig(_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1((_dto i 15 i 0)))))
		(_sig(_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1((_dto i 7 i 0)))))
		(_sig(_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig(_int sCMD 20 0 169(_arch(_uni))))
		(_sig(_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig(_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig(_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig(_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1((_dto i 2 i 0)))))
		(_sig(_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1((_dto i 3 i 0)))))
		(_sig(_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig(_int sData 19 0 177(_arch(_uni))))
		(_sig(_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig(_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig(_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig(_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig(_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig(_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig(_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig(_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1((_to i 1 i 69)))))
		(_sig(_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig(_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1((_to i 0 i 4)))))
		(_sig(_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1((_to i 1 i 18)))))
		(_sig(_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig(_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1676          1569914019055 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1569914019056 2019.10.01 10:13:39)
	(_source(\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 17181b10464143024519034d441013114110171241)
	(_ent
		(_time 1569913861390)
	)
	(_comp
		(TOP
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int Din 0 0 16(_ent (_in))))
				(_port(_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port(_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use(_ent . TOP)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 0 22(_arch(_uni))))
		(_sig(_int RST -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int Din 1 0 24(_arch(_uni))))
		(_sig(_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig(_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 52(_prcs(_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 61(_prcs(_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686274)
		(50529027 50529027 50529027 33686275)
		(33686019 33686018 33686018 50463490)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 380 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vde)
	(_time 1569914019066 2019.10.01 10:13:39)
	(_source(\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 26292a22257071312227347c7220732025202e2370)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11145         1569914073535 struct
(_unit VHDL(top 0 28(struct 0 41))
	(_version vde)
	(_time 1569914073536 2019.10.01 10:14:33)
	(_source(\./../src/n_top.vhd\))
	(_parameters tan)
	(_code ebe9bcb8efbdbffcefecb9e5fbb0beedbdecebecefedbd)
	(_ent
		(_time 1569913860877)
	)
	(_comp
		(CTRL
			(_object
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 47(_ent (_in))))
				(_port(_int ROM_Din 1 0 50(_ent (_in))))
				(_port(_int Din 2 0 51(_ent (_in))))
				(_port(_int FlagV 3 0 54(_ent (_in))))
				(_port(_int CNT_CMD -1 0 58(_ent (_out))))
				(_port(_int MUX_CMD 4 0 59(_ent (_out))))
				(_port(_int ALU_CMD 5 0 60(_ent (_out))))
				(_port(_int ROM_CMD 6 0 61(_ent (_out))))
				(_port(_int CMD 6 0 62(_ent (_out))))
				(_port(_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port(_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port(_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port(_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port(_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port(_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port(_int RST_COMP 8 0 75(_ent (_out))))
				(_port(_int Done -1 0 78(_ent (_out))))
				(_port(_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int MUX_CMD 14 0 122(_ent (_in))))
				(_port(_int MUX_Din0 15 0 123(_ent (_in))))
				(_port(_int MUX_Din1 15 0 124(_ent (_in))))
				(_port(_int MUX_Din2 15 0 125(_ent (_in))))
				(_port(_int MUX_Din3 15 0 126(_ent (_in))))
				(_port(_int MUX_Din4 15 0 127(_ent (_in))))
				(_port(_int MUX_Din5 15 0 128(_ent (_in))))
				(_port(_int MUX_Din6 15 0 129(_ent (_in))))
				(_port(_int MUX_Din7 15 0 130(_ent (_in))))
				(_port(_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port(_int ALU_CMD 9 0 87(_ent (_in))))
				(_port(_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port(_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port(_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port(_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port(_int RST_ROM -1 0 147(_ent (_in))))
				(_port(_int ROM_CMD 16 0 148(_ent (_in))))
				(_port(_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port(_int CLK -1 0 138(_ent (_in))))
				(_port(_int RST -1 0 139(_ent (_in))))
				(_port(_int CNT_CMD -1 0 140(_ent (_in))))
				(_port(_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int RST -1 0 111(_ent (_in))))
				(_port(_int REG_Din 12 0 112(_ent (_in))))
				(_port(_int REG_CMD 13 0 113(_ent (_in))))
				(_port(_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port(_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port(_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 99(_ent (_in))))
				(_port(_int Xin 11 0 100(_ent (_in))))
				(_port(_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use(_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use(_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use(_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use(_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use(_ent . FLG)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RST -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1((_dto i 15 i 0)))))
		(_port(_int Din 0 0 31(_ent(_in))))
		(_port(_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port(_int S_Done -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1((_to i 1 i 69)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1((_to i 1 i 69)))))
		(_sig(_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1((_dto i 4 i 0)))))
		(_sig(_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1((_dto i 15 i 0)))))
		(_sig(_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1((_dto i 7 i 0)))))
		(_sig(_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig(_int sCMD 20 0 169(_arch(_uni))))
		(_sig(_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig(_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig(_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig(_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1((_dto i 2 i 0)))))
		(_sig(_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1((_dto i 3 i 0)))))
		(_sig(_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig(_int sData 19 0 177(_arch(_uni))))
		(_sig(_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig(_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig(_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig(_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig(_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig(_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig(_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig(_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1((_to i 1 i 69)))))
		(_sig(_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig(_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1((_to i 0 i 4)))))
		(_sig(_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1((_to i 1 i 18)))))
		(_sig(_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig(_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
V 000047 55 11145         1569914078108 struct
(_unit VHDL(top 0 28(struct 0 41))
	(_version vde)
	(_time 1569914078109 2019.10.01 10:14:38)
	(_source(\./../src/n_top.vhd\))
	(_parameters tan)
	(_code cdcc9c98cf9b99dac9ca9fc3dd9698cb9bcacdcac9cb9b)
	(_ent
		(_time 1569913860877)
	)
	(_comp
		(CTRL
			(_object
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 47(_ent (_in))))
				(_port(_int ROM_Din 1 0 50(_ent (_in))))
				(_port(_int Din 2 0 51(_ent (_in))))
				(_port(_int FlagV 3 0 54(_ent (_in))))
				(_port(_int CNT_CMD -1 0 58(_ent (_out))))
				(_port(_int MUX_CMD 4 0 59(_ent (_out))))
				(_port(_int ALU_CMD 5 0 60(_ent (_out))))
				(_port(_int ROM_CMD 6 0 61(_ent (_out))))
				(_port(_int CMD 6 0 62(_ent (_out))))
				(_port(_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port(_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port(_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port(_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port(_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port(_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port(_int RST_COMP 8 0 75(_ent (_out))))
				(_port(_int Done -1 0 78(_ent (_out))))
				(_port(_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int MUX_CMD 14 0 122(_ent (_in))))
				(_port(_int MUX_Din0 15 0 123(_ent (_in))))
				(_port(_int MUX_Din1 15 0 124(_ent (_in))))
				(_port(_int MUX_Din2 15 0 125(_ent (_in))))
				(_port(_int MUX_Din3 15 0 126(_ent (_in))))
				(_port(_int MUX_Din4 15 0 127(_ent (_in))))
				(_port(_int MUX_Din5 15 0 128(_ent (_in))))
				(_port(_int MUX_Din6 15 0 129(_ent (_in))))
				(_port(_int MUX_Din7 15 0 130(_ent (_in))))
				(_port(_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port(_int ALU_CMD 9 0 87(_ent (_in))))
				(_port(_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port(_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port(_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port(_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port(_int RST_ROM -1 0 147(_ent (_in))))
				(_port(_int ROM_CMD 16 0 148(_ent (_in))))
				(_port(_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port(_int CLK -1 0 138(_ent (_in))))
				(_port(_int RST -1 0 139(_ent (_in))))
				(_port(_int CNT_CMD -1 0 140(_ent (_in))))
				(_port(_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int RST -1 0 111(_ent (_in))))
				(_port(_int REG_Din 12 0 112(_ent (_in))))
				(_port(_int REG_CMD 13 0 113(_ent (_in))))
				(_port(_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port(_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port(_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 99(_ent (_in))))
				(_port(_int Xin 11 0 100(_ent (_in))))
				(_port(_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use(_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use(_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use(_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use(_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use(_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use(_ent . FLG)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RST -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1((_dto i 15 i 0)))))
		(_port(_int Din 0 0 31(_ent(_in))))
		(_port(_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port(_int S_Done -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1((_to i 1 i 69)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1((_to i 1 i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1((_to i 1 i 69)))))
		(_sig(_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1((_dto i 4 i 0)))))
		(_sig(_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1((_dto i 15 i 0)))))
		(_sig(_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1((_dto i 7 i 0)))))
		(_sig(_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig(_int sCMD 20 0 169(_arch(_uni))))
		(_sig(_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig(_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig(_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig(_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig(_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1((_dto i 2 i 0)))))
		(_sig(_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig(_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1((_dto i 3 i 0)))))
		(_sig(_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig(_int sData 19 0 177(_arch(_uni))))
		(_sig(_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig(_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig(_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig(_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig(_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig(_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig(_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig(_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1((_to i 1 i 69)))))
		(_sig(_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig(_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1((_to i 0 i 4)))))
		(_sig(_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1((_to i 1 i 18)))))
		(_sig(_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig(_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
V 000056 55 1676          1569914078580 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1569914078581 2019.10.01 10:14:38)
	(_source(\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code a2a2a6f5f6f4f6b7f0acb6f8f1a5a6a4f4a5a2a7f4)
	(_ent
		(_time 1569913861390)
	)
	(_comp
		(TOP
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int Din 0 0 16(_ent (_in))))
				(_port(_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port(_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use(_ent . TOP)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 0 22(_arch(_uni))))
		(_sig(_int RST -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int Din 1 0 24(_arch(_uni))))
		(_sig(_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig(_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 52(_prcs(_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 61(_prcs(_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686274)
		(50529027 50529027 50529027 33686275)
		(33686018 33686018 33686018 50463490)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000036 55 380 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vde)
	(_time 1569914078592 2019.10.01 10:14:38)
	(_source(\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code b2b2b6e6b5e4e5a5b6b3a0e8e6b4e7b4b1b4bab7e4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
