	component matmul_afu_csr_bridge is
		port (
			s_clk           : in  std_logic                     := 'X';             -- clk
			reset           : in  std_logic                     := 'X';             -- reset
			s_address       : in  std_logic_vector(47 downto 0) := (others => 'X'); -- address
			s_writedata     : in  std_logic_vector(63 downto 0) := (others => 'X'); -- writedata
			s_byteenable    : in  std_logic_vector(7 downto 0)  := (others => 'X'); -- byteenable
			s_write         : in  std_logic                     := 'X';             -- write
			s_read          : in  std_logic                     := 'X';             -- read
			s_readdata      : out std_logic_vector(63 downto 0);                    -- readdata
			s_readdatavalid : out std_logic;                                        -- readdatavalid
			s_waitrequest   : out std_logic;                                        -- waitrequest
			s_burst         : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- burstcount
			m_address       : out std_logic_vector(47 downto 0);                    -- address
			m_writedata     : out std_logic_vector(63 downto 0);                    -- writedata
			m_byteenable    : out std_logic_vector(7 downto 0);                     -- byteenable
			m_burst         : out std_logic_vector(0 downto 0);                     -- burstcount
			m_write         : out std_logic;                                        -- write
			m_read          : out std_logic;                                        -- read
			m_readdata      : in  std_logic_vector(63 downto 0) := (others => 'X'); -- readdata
			m_readdatavalid : in  std_logic                     := 'X';             -- readdatavalid
			m_waitrequest   : in  std_logic                     := 'X'              -- waitrequest
		);
	end component matmul_afu_csr_bridge;

