IP Upgrade report for TopLevel
Mon Jun 17 20:08:13 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Successfully Upgraded IP Components
  4. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; IP Upgrade Summary                                                            ;
+------------------------------+------------------------------------------------+
; IP Components Upgrade Status ; Passed - Mon Jun 17 20:08:13 2024              ;
; Quartus Prime Version        ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                ; TopLevel                                       ;
; Top-level Entity Name        ; TopLevel                                       ;
; Family                       ; Cyclone IV E                                   ;
+------------------------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Successfully Upgraded IP Components                                                                                     ;
+-------------+----------------+---------+-----------------------+----------------------+-----------------------+---------+
; Entity Name ; Component Name ; Version ; Original Source File  ; Generation File Path ; New Source File       ; Message ;
+-------------+----------------+---------+-----------------------+----------------------+-----------------------+---------+
; SoC         ; Qsys           ; 13.1    ; SoC/synthesis/SoC.qip ; SoC.qsys             ; SoC/synthesis/SoC.qip ;         ;
+-------------+----------------+---------+-----------------------+----------------------+-----------------------+---------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "SoC.qsys" to "SoC.BAK.qsys"
Info (11902): Backing up file "SoC/synthesis/SoC.v" to "SoC.BAK.v"
Info (11837): Started upgrading IP component Qsys with file "SoC.qsys"
Info: 2024.06.17.20:05:50 Info: Starting to upgrade the IP cores in the Platform Designer system
Info: 2024.06.17.20:05:50 Info: Upgrading from core type Nios II (Classic) Processor with version 13.1 to core type Nios II Processor with version 23.1
Info: 2024.06.17.20:05:52 Info: Migration Successful
Info: 2024.06.17.20:05:52 Info: Finished upgrading the ip cores
Info: 2024.06.17.20:06:04 Info: Saving generation log to D:/SEM6/CO503/Lab01/COUNTER/SoC
Info: 2024.06.17.20:06:04 Info: Starting: Create simulation model
Info: 2024.06.17.20:06:04 Info: qsys-generate D:\SEM6\CO503\Lab01\COUNTER\SoC.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=D:\SEM6\CO503\Lab01\COUNTER\SoC\simulation --family="Cyclone IV E" --part=EP4CE115F29C7
Info: 2024.06.17.20:06:04 Info: Loading COUNTER
Info: 2024.06.17.20:06:05 Info: Reading input file
Info: 2024.06.17.20:06:05 Info: Adding clock [clock_source 23.1]
Info: 2024.06.17.20:06:05 Info: Parameterizing module clock
Info: 2024.06.17.20:06:05 Info: Adding cpu [altera_nios2_gen2 23.1]
Info: 2024.06.17.20:06:05 Info: Parameterizing module cpu
Info: 2024.06.17.20:06:05 Info: Adding jtag_uart_0 [altera_avalon_jtag_uart 23.1]
Info: 2024.06.17.20:06:05 Info: Parameterizing module jtag_uart_0
Info: 2024.06.17.20:06:05 Info: Adding led_out [altera_avalon_pio 23.1]
Info: 2024.06.17.20:06:05 Info: Parameterizing module led_out
Info: 2024.06.17.20:06:05 Info: Adding onchip_mem [altera_avalon_onchip_memory2 23.1]
Info: 2024.06.17.20:06:05 Info: Parameterizing module onchip_mem
Info: 2024.06.17.20:06:05 Info: Adding sysid [altera_avalon_sysid_qsys 23.1]
Info: 2024.06.17.20:06:05 Info: Parameterizing module sysid
Info: 2024.06.17.20:06:05 Info: Adding timer [altera_avalon_timer 23.1]
Info: 2024.06.17.20:06:05 Info: Parameterizing module timer
Info: 2024.06.17.20:06:05 Info: Building connections
Info: 2024.06.17.20:06:05 Info: Parameterizing connections
Info: 2024.06.17.20:06:05 Info: Validating
Info: 2024.06.17.20:06:08 Info: Done reading input file
Warning: 2024.06.17.20:06:10 Warning: SoC.cpu: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable.
Info: 2024.06.17.20:06:10 Info: SoC.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2024.06.17.20:06:10 Info: SoC.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2024.06.17.20:06:10 Info: SoC.sysid: Time stamp will be automatically updated when this component is generated.
Info: 2024.06.17.20:06:11 Info: SoC: Generating SoC "SoC" for SIM_VERILOG
Info: 2024.06.17.20:06:27 Info: cpu: "SoC" instantiated altera_nios2_gen2 "cpu"
Info: 2024.06.17.20:06:27 Info: jtag_uart_0: Starting RTL generation for module 'SoC_jtag_uart_0'
Info: 2024.06.17.20:06:29 Info: jtag_uart_0: Done RTL generation for module 'SoC_jtag_uart_0'
Info: 2024.06.17.20:06:29 Info: jtag_uart_0: "SoC" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: 2024.06.17.20:06:29 Info: led_out: Starting RTL generation for module 'SoC_led_out'
Info: 2024.06.17.20:06:29 Info: led_out: Done RTL generation for module 'SoC_led_out'
Info: 2024.06.17.20:06:29 Info: led_out: "SoC" instantiated altera_avalon_pio "led_out"
Info: 2024.06.17.20:06:29 Info: onchip_mem: Starting RTL generation for module 'SoC_onchip_mem'
Info: 2024.06.17.20:06:31 Info: onchip_mem: Done RTL generation for module 'SoC_onchip_mem'
Info: 2024.06.17.20:06:31 Info: onchip_mem: "SoC" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: 2024.06.17.20:06:31 Info: sysid: "SoC" instantiated altera_avalon_sysid_qsys "sysid"
Info: 2024.06.17.20:06:31 Info: timer: Starting RTL generation for module 'SoC_timer'
Info: 2024.06.17.20:06:31 Info: timer: Done RTL generation for module 'SoC_timer'
Info: 2024.06.17.20:06:31 Info: timer: "SoC" instantiated altera_avalon_timer "timer"
Info: 2024.06.17.20:06:44 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2024.06.17.20:06:45 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2024.06.17.20:06:47 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2024.06.17.20:06:48 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2024.06.17.20:06:49 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2024.06.17.20:06:51 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2024.06.17.20:07:00 Info: mm_interconnect_0: "SoC" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2024.06.17.20:07:00 Info: irq_mapper: "SoC" instantiated altera_irq_mapper "irq_mapper"
Info: 2024.06.17.20:07:00 Info: rst_controller: "SoC" instantiated altera_reset_controller "rst_controller"
Info: 2024.06.17.20:07:00 Info: cpu: Starting RTL generation for module 'SoC_cpu_cpu'
Info: 2024.06.17.20:07:00 Info: cpu:   Generation command is [exec C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=SoC_cpu_cpu --dir=C:/Users/Chamath/AppData/Local/Temp/alt9891_1036642644821100000.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/23.1std/quartus/bin64/ --verilog --config=C:/Users/Chamath/AppData/Local/Temp/alt9891_1036642644821100000.dir/0009_cpu_gen//SoC_cpu_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Chamath/AppData/Local/Temp/alt9891_1036642644821100000.dir/0009_cpu_gen
Info: 2024.06.17.20:07:04 Info: cpu: # 2024.06.17 20:07:02 (*) Starting Nios II generation
Info: 2024.06.17.20:07:04 Info: cpu: # 2024.06.17 20:07:02 (*)   Elaborating CPU configuration settings
Info: 2024.06.17.20:07:04 Info: cpu: # 2024.06.17 20:07:02 (*)   Creating all objects for CPU
Info: 2024.06.17.20:07:04 Info: cpu: # 2024.06.17 20:07:03 (*)   Creating 'C:/Users/Chamath/AppData/Local/Temp/alt9891_1036642644821100000.dir/0009_cpu_gen/
Info: 2024.06.17.20:07:04 Info: cpu: # 2024.06.17 20:07:03 (*)   Generating RTL from CPU objects
Info: 2024.06.17.20:07:04 Info: cpu: # 2024.06.17 20:07:03 (*)   Creating plain-text RTL
Info: 2024.06.17.20:07:04 Info: cpu: # 2024.06.17 20:07:04 (*) Done Nios II generation
Info: 2024.06.17.20:07:04 Info: cpu: Done RTL generation for module 'SoC_cpu_cpu'
Info: 2024.06.17.20:07:05 Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: 2024.06.17.20:07:05 Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: 2024.06.17.20:07:05 Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: 2024.06.17.20:07:05 Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: 2024.06.17.20:07:05 Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: 2024.06.17.20:07:05 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: 2024.06.17.20:07:05 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2024.06.17.20:07:05 Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: 2024.06.17.20:07:05 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2024.06.17.20:07:05 Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: 2024.06.17.20:07:05 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2024.06.17.20:07:05 Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: 2024.06.17.20:07:05 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2024.06.17.20:07:05 Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: 2024.06.17.20:07:05 Info: Reusing file D:/SEM6/CO503/Lab01/COUNTER/SoC/simulation/submodules
Info: 2024.06.17.20:07:05 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2024.06.17.20:07:05 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2024.06.17.20:07:05 Info: Reusing file D:/SEM6/CO503/Lab01/COUNTER/SoC/simulation/submodules
Info: 2024.06.17.20:07:05 Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: 2024.06.17.20:07:05 Info: Reusing file D:/SEM6/CO503/Lab01/COUNTER/SoC/simulation/submodules
Info: 2024.06.17.20:07:07 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2024.06.17.20:07:08 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2024.06.17.20:07:08 Info: SoC: Done "SoC" with 29 modules, 49 files
Info: 2024.06.17.20:07:08 Info: qsys-generate succeeded.
Info: 2024.06.17.20:07:08 Info: Finished: Create simulation model
Info: 2024.06.17.20:07:08 Info: Starting: Create Modelsim Project.
Info: 2024.06.17.20:07:08 Info: sim-script-gen --spd=D:\SEM6\CO503\Lab01\COUNTER\SoC\SoC.spd --output-directory=D:/SEM6/CO503/Lab01/COUNTER/SoC/simulation
Info: 2024.06.17.20:07:08 Info: Doing: ip-make-simscript --spd=D:\SEM6\CO503\Lab01\COUNTER\SoC\SoC.spd --output-directory=D:/SEM6/CO503/Lab01/COUNTER/SoC/simulation
Info: 2024.06.17.20:07:09 Info: Generating the following file(s) for MODELSIM simulator in D:/SEM6/CO503/Lab01/COUNTER/SoC/simulation
Info: 2024.06.17.20:07:09 Info:     mentor
Info: 2024.06.17.20:07:09 Info: Generating the following file(s) for RIVIERA simulator in D:/SEM6/CO503/Lab01/COUNTER/SoC/simulation
Info: 2024.06.17.20:07:09 Info:     aldec
Info: 2024.06.17.20:07:09 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/SEM6/CO503/Lab01/COUNTER/SoC/simulation
Info: 2024.06.17.20:07:09 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: 2024.06.17.20:07:09 Info: Finished: Create Modelsim Project.
Info: 2024.06.17.20:07:09 Info: Starting: Create block symbol file (.bsf)
Info: 2024.06.17.20:07:09 Info: qsys-generate D:\SEM6\CO503\Lab01\COUNTER\SoC.qsys --block-symbol-file --output-directory=D:\SEM6\CO503\Lab01\COUNTER\SoC --family="Cyclone IV E" --part=EP4CE115F29C7
Info: 2024.06.17.20:07:09 Info: Loading COUNTER
Info: 2024.06.17.20:07:10 Info: Reading input file
Info: 2024.06.17.20:07:10 Info: Adding clock [clock_source 23.1]
Info: 2024.06.17.20:07:10 Info: Parameterizing module clock
Info: 2024.06.17.20:07:10 Info: Adding cpu [altera_nios2_gen2 23.1]
Info: 2024.06.17.20:07:10 Info: Parameterizing module cpu
Info: 2024.06.17.20:07:10 Info: Adding jtag_uart_0 [altera_avalon_jtag_uart 23.1]
Info: 2024.06.17.20:07:10 Info: Parameterizing module jtag_uart_0
Info: 2024.06.17.20:07:10 Info: Adding led_out [altera_avalon_pio 23.1]
Info: 2024.06.17.20:07:10 Info: Parameterizing module led_out
Info: 2024.06.17.20:07:10 Info: Adding onchip_mem [altera_avalon_onchip_memory2 23.1]
Info: 2024.06.17.20:07:10 Info: Parameterizing module onchip_mem
Info: 2024.06.17.20:07:10 Info: Adding sysid [altera_avalon_sysid_qsys 23.1]
Info: 2024.06.17.20:07:10 Info: Parameterizing module sysid
Info: 2024.06.17.20:07:10 Info: Adding timer [altera_avalon_timer 23.1]
Info: 2024.06.17.20:07:10 Info: Parameterizing module timer
Info: 2024.06.17.20:07:10 Info: Building connections
Info: 2024.06.17.20:07:10 Info: Parameterizing connections
Info: 2024.06.17.20:07:10 Info: Validating
Info: 2024.06.17.20:07:12 Info: Done reading input file
Warning: 2024.06.17.20:07:15 Warning: SoC.cpu: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable.
Info: 2024.06.17.20:07:15 Info: SoC.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2024.06.17.20:07:15 Info: SoC.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2024.06.17.20:07:15 Info: SoC.sysid: Time stamp will be automatically updated when this component is generated.
Info: 2024.06.17.20:07:16 Info: qsys-generate succeeded.
Info: 2024.06.17.20:07:16 Info: Finished: Create block symbol file (.bsf)
Info: 2024.06.17.20:07:16 Info:
Info: 2024.06.17.20:07:16 Info: Starting: Create HDL design files for synthesis
Info: 2024.06.17.20:07:16 Info: qsys-generate D:\SEM6\CO503\Lab01\COUNTER\SoC.qsys --synthesis=VERILOG --output-directory=D:\SEM6\CO503\Lab01\COUNTER\SoC\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Info: 2024.06.17.20:07:16 Info: Loading COUNTER
Info: 2024.06.17.20:07:17 Info: Reading input file
Info: 2024.06.17.20:07:17 Info: Adding clock [clock_source 23.1]
Info: 2024.06.17.20:07:17 Info: Parameterizing module clock
Info: 2024.06.17.20:07:17 Info: Adding cpu [altera_nios2_gen2 23.1]
Info: 2024.06.17.20:07:17 Info: Parameterizing module cpu
Info: 2024.06.17.20:07:17 Info: Adding jtag_uart_0 [altera_avalon_jtag_uart 23.1]
Info: 2024.06.17.20:07:17 Info: Parameterizing module jtag_uart_0
Info: 2024.06.17.20:07:17 Info: Adding led_out [altera_avalon_pio 23.1]
Info: 2024.06.17.20:07:17 Info: Parameterizing module led_out
Info: 2024.06.17.20:07:17 Info: Adding onchip_mem [altera_avalon_onchip_memory2 23.1]
Info: 2024.06.17.20:07:17 Info: Parameterizing module onchip_mem
Info: 2024.06.17.20:07:17 Info: Adding sysid [altera_avalon_sysid_qsys 23.1]
Info: 2024.06.17.20:07:17 Info: Parameterizing module sysid
Info: 2024.06.17.20:07:17 Info: Adding timer [altera_avalon_timer 23.1]
Info: 2024.06.17.20:07:17 Info: Parameterizing module timer
Info: 2024.06.17.20:07:17 Info: Building connections
Info: 2024.06.17.20:07:17 Info: Parameterizing connections
Info: 2024.06.17.20:07:17 Info: Validating
Info: 2024.06.17.20:07:19 Info: Done reading input file
Warning: 2024.06.17.20:07:22 Warning: SoC.cpu: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable.
Info: 2024.06.17.20:07:22 Info: SoC.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2024.06.17.20:07:22 Info: SoC.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2024.06.17.20:07:22 Info: SoC.sysid: Time stamp will be automatically updated when this component is generated.
Info: 2024.06.17.20:07:22 Info: SoC: Generating SoC "SoC" for QUARTUS_SYNTH
Info: 2024.06.17.20:07:36 Info: cpu: "SoC" instantiated altera_nios2_gen2 "cpu"
Info: 2024.06.17.20:07:36 Info: jtag_uart_0: Starting RTL generation for module 'SoC_jtag_uart_0'
Info: 2024.06.17.20:07:36 Info: jtag_uart_0: Done RTL generation for module 'SoC_jtag_uart_0'
Info: 2024.06.17.20:07:36 Info: jtag_uart_0: "SoC" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: 2024.06.17.20:07:36 Info: led_out: Starting RTL generation for module 'SoC_led_out'
Info: 2024.06.17.20:07:37 Info: led_out: Done RTL generation for module 'SoC_led_out'
Info: 2024.06.17.20:07:37 Info: led_out: "SoC" instantiated altera_avalon_pio "led_out"
Info: 2024.06.17.20:07:37 Info: onchip_mem: Starting RTL generation for module 'SoC_onchip_mem'
Info: 2024.06.17.20:07:38 Info: onchip_mem: Done RTL generation for module 'SoC_onchip_mem'
Info: 2024.06.17.20:07:38 Info: onchip_mem: "SoC" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: 2024.06.17.20:07:38 Info: sysid: "SoC" instantiated altera_avalon_sysid_qsys "sysid"
Info: 2024.06.17.20:07:38 Info: timer: Starting RTL generation for module 'SoC_timer'
Info: 2024.06.17.20:07:39 Info: timer: Done RTL generation for module 'SoC_timer'
Info: 2024.06.17.20:07:39 Info: timer: "SoC" instantiated altera_avalon_timer "timer"
Info: 2024.06.17.20:07:51 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2024.06.17.20:07:53 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2024.06.17.20:07:54 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2024.06.17.20:07:55 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2024.06.17.20:07:56 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2024.06.17.20:07:58 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2024.06.17.20:08:06 Info: mm_interconnect_0: "SoC" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2024.06.17.20:08:06 Info: irq_mapper: "SoC" instantiated altera_irq_mapper "irq_mapper"
Info: 2024.06.17.20:08:06 Info: rst_controller: "SoC" instantiated altera_reset_controller "rst_controller"
Info: 2024.06.17.20:08:06 Info: cpu: Starting RTL generation for module 'SoC_cpu_cpu'
Info: 2024.06.17.20:08:06 Info: cpu:   Generation command is [exec C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=SoC_cpu_cpu --dir=C:/Users/Chamath/AppData/Local/Temp/alt9891_1036642644821100000.dir/0035_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/23.1std/quartus/bin64/ --verilog --config=C:/Users/Chamath/AppData/Local/Temp/alt9891_1036642644821100000.dir/0035_cpu_gen/
Info: 2024.06.17.20:08:10 Info: cpu: # 2024.06.17 20:08:07 (*) Starting Nios II generation
Info: 2024.06.17.20:08:10 Info: cpu: # 2024.06.17 20:08:07 (*)   Elaborating CPU configuration settings
Info: 2024.06.17.20:08:10 Info: cpu: # 2024.06.17 20:08:07 (*)   Creating all objects for CPU
Info: 2024.06.17.20:08:10 Info: cpu: # 2024.06.17 20:08:09 (*)   Generating RTL from CPU objects
Info: 2024.06.17.20:08:10 Info: cpu: # 2024.06.17 20:08:09 (*)   Creating plain-text RTL
Info: 2024.06.17.20:08:10 Info: cpu: # 2024.06.17 20:08:10 (*) Done Nios II generation
Info: 2024.06.17.20:08:10 Info: cpu: Done RTL generation for module 'SoC_cpu_cpu'
Info: 2024.06.17.20:08:10 Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: 2024.06.17.20:08:10 Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: 2024.06.17.20:08:10 Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: 2024.06.17.20:08:10 Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: 2024.06.17.20:08:10 Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: 2024.06.17.20:08:10 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: 2024.06.17.20:08:10 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2024.06.17.20:08:10 Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: 2024.06.17.20:08:10 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2024.06.17.20:08:10 Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: 2024.06.17.20:08:10 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2024.06.17.20:08:10 Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: 2024.06.17.20:08:10 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2024.06.17.20:08:10 Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: 2024.06.17.20:08:10 Info: Reusing file D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules
Info: 2024.06.17.20:08:10 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2024.06.17.20:08:10 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2024.06.17.20:08:10 Info: Reusing file D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules
Info: 2024.06.17.20:08:10 Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: 2024.06.17.20:08:10 Info: Reusing file D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules
Info: 2024.06.17.20:08:13 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2024.06.17.20:08:13 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2024.06.17.20:08:13 Info: SoC: Done "SoC" with 29 modules, 42 files
Info: 2024.06.17.20:08:13 Info: qsys-generate succeeded.
Info: 2024.06.17.20:08:13 Info: Finished: Create HDL design files for synthesis
Info (11131): Completed upgrading IP component Qsys with file "SoC.qsys"
Info (23030): Evaluation of Tcl script c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4895 megabytes
    Info: Processing ended: Mon Jun 17 20:08:14 2024
    Info: Elapsed time: 00:02:51
    Info: Total CPU time (on all processors): 00:02:28


