OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 16 thread(s).
detailed_route arguments: -bottom_routing_layer met1 -top_routing_layer met4 -save_guide_updates -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   DFFRAM_4K
Die area:                 ( 0 0 ) ( 1925000 2450000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     550565
Number of terminals:      80
Number of snets:          2
Number of nets:           62101

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
  Complete 60000 instances.
  Complete 70000 instances.
  Complete 80000 instances.
  Complete 90000 instances.
  Complete 100000 instances.
  Complete 200000 instances.
  Complete 300000 instances.
  Complete 400000 instances.
  Complete 500000 instances.
[INFO DRT-0164] Number of unique instances = 71.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0018]   Complete 60000 insts.
[INFO DRT-0018]   Complete 70000 insts.
[INFO DRT-0018]   Complete 80000 insts.
[INFO DRT-0018]   Complete 90000 insts.
[INFO DRT-0019]   Complete 100000 insts.
[INFO DRT-0019]   Complete 200000 insts.
[INFO DRT-0019]   Complete 300000 insts.
[INFO DRT-0019]   Complete 400000 insts.
[INFO DRT-0019]   Complete 500000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 5351968.
[INFO DRT-0033] mcon shape region query size = 7786732.
[INFO DRT-0033] met1 shape region query size = 1554493.
[INFO DRT-0033] via shape region query size = 316900.
[INFO DRT-0033] met2 shape region query size = 190185.
[INFO DRT-0033] via2 shape region query size = 253520.
[INFO DRT-0033] met3 shape region query size = 190175.
[INFO DRT-0033] via3 shape region query size = 253520.
[INFO DRT-0033] met4 shape region query size = 63521.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0078]   Complete 224 pins.
[INFO DRT-0081]   Complete 61 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0083]   Complete 20000 groups.
[INFO DRT-0083]   Complete 30000 groups.
[INFO DRT-0083]   Complete 40000 groups.
[INFO DRT-0083]   Complete 50000 groups.
[INFO DRT-0083]   Complete 60000 groups.
[INFO DRT-0084]   Complete 61026 groups.
#scanned instances     = 550565
#unique  instances     = 71
#stdCellGenAp          = 2264
#stdCellValidPlanarAp  = 80
#stdCellValidViaAp     = 1387
#stdCellPinNoAp        = 4
#stdCellPinCnt         = 268178
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:51:20, elapsed time = 00:03:14, memory = 1884.34 (MB), peak = 2090.22 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.
[INFO DRT-0156] guideIn read 300000 guides.
[INFO DRT-0156] guideIn read 400000 guides.
[INFO DRT-0156] guideIn read 500000 guides.
[INFO DRT-0156] guideIn read 600000 guides.
[INFO DRT-0156] guideIn read 700000 guides.

Number of guides:     762581

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 278 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 355 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0027]   Complete 200000 origin guides.
[INFO DRT-0027]   Complete 300000 origin guides.
[INFO DRT-0027]   Complete 400000 origin guides.
[INFO DRT-0027]   Complete 500000 origin guides.
[INFO DRT-0027]   Complete 600000 origin guides.
[INFO DRT-0027]   Complete 700000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
  complete 10000 nets.
  complete 20000 nets.
  complete 30000 nets.
  complete 40000 nets.
[INFO DRT-1000] Pin clkbuf_leaf_196_CLK/X not in any guide. Attempting to patch guides to cover (at least part of) the pin.
  complete 50000 nets.
  complete 60000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0029]   Complete 20000 nets (guide).
[INFO DRT-0029]   Complete 30000 nets (guide).
[INFO DRT-0029]   Complete 40000 nets (guide).
[INFO DRT-0029]   Complete 50000 nets (guide).
[INFO DRT-0029]   Complete 60000 nets (guide).
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 220410.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 199864.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 133819.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 24723.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 13917.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 368146 vertical wires in 6 frboxes and 224587 horizontal wires in 8 frboxes.
[INFO DRT-0186] Done with 38552 vertical wires in 6 frboxes and 58649 horizontal wires in 8 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:01:05, elapsed time = 00:00:15, memory = 4373.36 (MB), peak = 4409.34 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4373.36 (MB), peak = 4409.34 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:25, memory = 5527.57 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:01:10, memory = 7617.64 (MB).
    Completing 30% with 9793 violations.
    elapsed time = 00:01:15, memory = 7661.71 (MB).
    Completing 40% with 9793 violations.
    elapsed time = 00:02:08, memory = 7920.09 (MB).
    Completing 50% with 9793 violations.
    elapsed time = 00:02:31, memory = 8314.44 (MB).
    Completing 60% with 18922 violations.
    elapsed time = 00:03:06, memory = 8368.13 (MB).
    Completing 70% with 18922 violations.
    elapsed time = 00:03:55, memory = 8492.65 (MB).
    Completing 80% with 28124 violations.
    elapsed time = 00:04:02, memory = 8567.42 (MB).
    Completing 90% with 28124 violations.
    elapsed time = 00:05:09, memory = 8785.30 (MB).
    Completing 100% with 37087 violations.
    elapsed time = 00:05:35, memory = 8918.97 (MB).
[INFO DRT-0199]   Number of violations = 84612.
Viol/Layer         li1   mcon   met1    via   met2   via2   met3   via3   met4
Cut Spacing          0     89      0      3      0      4      0     10      0
Metal Spacing      666      0   5249      0   2343      0    108      0     76
Min Hole             0      0     27      0      1      0      0      0      0
NS Metal            25      0      1      0      0      0      0      0      0
Recheck             14      0  30077      0  13517      0   3224      0    693
Short                0      3  20758      3   7281      6    104     47    283
[INFO DRT-0267] cpu time = 01:24:29, elapsed time = 00:05:38, memory = 8919.28 (MB), peak = 8919.28 (MB)
Total wire length = 4222914 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1737928 um.
Total wire length on LAYER met2 = 2095156 um.
Total wire length on LAYER met3 = 184717 um.
Total wire length on LAYER met4 = 205111 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 634629.
Up-via summary (total 634629):.

-------------------------
 FR_MASTERSLICE         0
            li1    265347
           met1    337026
           met2     19560
           met3     12696
           met4         0
-------------------------
                   634629


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 84612 violations.
    elapsed time = 00:00:19, memory = 8919.54 (MB).
    Completing 20% with 84612 violations.
    elapsed time = 00:00:57, memory = 8977.16 (MB).
    Completing 30% with 66458 violations.
    elapsed time = 00:01:04, memory = 9007.33 (MB).
    Completing 40% with 66458 violations.
    elapsed time = 00:01:46, memory = 9008.36 (MB).
    Completing 50% with 66458 violations.
    elapsed time = 00:02:04, memory = 9051.41 (MB).
    Completing 60% with 49038 violations.
    elapsed time = 00:02:30, memory = 9051.41 (MB).
    Completing 70% with 49038 violations.
    elapsed time = 00:03:09, memory = 9074.10 (MB).
    Completing 80% with 31297 violations.
    elapsed time = 00:03:16, memory = 9089.57 (MB).
    Completing 90% with 31297 violations.
    elapsed time = 00:04:01, memory = 9089.83 (MB).
    Completing 100% with 14611 violations.
    elapsed time = 00:04:21, memory = 9192.08 (MB).
[INFO DRT-0199]   Number of violations = 19678.
Viol/Layer        met1    via   met2   met3   met4
Cut Spacing          0      1      0      0      0
Metal Spacing     2760      0   1070     23      4
Min Hole             4      0      0      0      0
Recheck              6      0      3   4027   1037
Short             8388      0   2336      2     17
[INFO DRT-0267] cpu time = 01:04:21, elapsed time = 00:04:24, memory = 9184.39 (MB), peak = 9192.08 (MB)
Total wire length = 4187745 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1734033 um.
Total wire length on LAYER met2 = 2100086 um.
Total wire length on LAYER met3 = 173086 um.
Total wire length on LAYER met4 = 180540 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 623028.
Up-via summary (total 623028):.

-------------------------
 FR_MASTERSLICE         0
            li1    265263
           met1    333677
           met2     15787
           met3      8301
           met4         0
-------------------------
                   623028


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 19678 violations.
    elapsed time = 00:00:19, memory = 9184.39 (MB).
    Completing 20% with 19678 violations.
    elapsed time = 00:00:57, memory = 9184.39 (MB).
    Completing 30% with 18573 violations.
    elapsed time = 00:01:03, memory = 9185.93 (MB).
    Completing 40% with 18573 violations.
    elapsed time = 00:01:43, memory = 9186.19 (MB).
    Completing 50% with 18573 violations.
    elapsed time = 00:02:00, memory = 9186.19 (MB).
    Completing 60% with 17675 violations.
    elapsed time = 00:02:22, memory = 9184.68 (MB).
    Completing 70% with 17675 violations.
    elapsed time = 00:03:03, memory = 9184.68 (MB).
    Completing 80% with 15468 violations.
    elapsed time = 00:03:08, memory = 9184.68 (MB).
    Completing 90% with 15468 violations.
    elapsed time = 00:03:50, memory = 9184.68 (MB).
    Completing 100% with 13818 violations.
    elapsed time = 00:04:10, memory = 9218.79 (MB).
[INFO DRT-0199]   Number of violations = 17786.
Viol/Layer        met1    via   met2   met3   met4
Cut Spacing          0      1      0      0      0
Metal Spacing     2758      0   1066      7      4
Min Hole             5      0      0      0      0
Recheck            940      0      4   2754    270
Short             7866      0   2100      0     11
[INFO DRT-0267] cpu time = 01:01:53, elapsed time = 00:04:13, memory = 9111.49 (MB), peak = 9218.79 (MB)
Total wire length = 4173406 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1732532 um.
Total wire length on LAYER met2 = 2094760 um.
Total wire length on LAYER met3 = 170932 um.
Total wire length on LAYER met4 = 175181 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 618681.
Up-via summary (total 618681):.

-------------------------
 FR_MASTERSLICE         0
            li1    265262
           met1    331140
           met2     14782
           met3      7497
           met4         0
-------------------------
                   618681


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 17786 violations.
    elapsed time = 00:00:08, memory = 9111.49 (MB).
    Completing 20% with 17786 violations.
    elapsed time = 00:00:24, memory = 9121.03 (MB).
    Completing 30% with 13115 violations.
    elapsed time = 00:00:32, memory = 9131.41 (MB).
    Completing 40% with 13115 violations.
    elapsed time = 00:00:52, memory = 9131.93 (MB).
    Completing 50% with 13115 violations.
    elapsed time = 00:01:01, memory = 9187.36 (MB).
    Completing 60% with 9186 violations.
    elapsed time = 00:01:13, memory = 9187.36 (MB).
    Completing 70% with 9186 violations.
    elapsed time = 00:01:29, memory = 9191.74 (MB).
    Completing 80% with 4979 violations.
    elapsed time = 00:01:37, memory = 9207.46 (MB).
    Completing 90% with 4979 violations.
    elapsed time = 00:01:55, memory = 9207.72 (MB).
    Completing 100% with 383 violations.
    elapsed time = 00:02:06, memory = 9209.39 (MB).
[INFO DRT-0199]   Number of violations = 398.
Viol/Layer        met1   met2
Metal Spacing      122     64
Min Hole             1      2
Recheck             14      1
Short              162     32
[INFO DRT-0267] cpu time = 00:27:58, elapsed time = 00:02:07, memory = 9178.41 (MB), peak = 9218.79 (MB)
Total wire length = 4173122 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1695435 um.
Total wire length on LAYER met2 = 2094641 um.
Total wire length on LAYER met3 = 207207 um.
Total wire length on LAYER met4 = 175838 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 625917.
Up-via summary (total 625917):.

-------------------------
 FR_MASTERSLICE         0
            li1    265262
           met1    334352
           met2     18749
           met3      7554
           met4         0
-------------------------
                   625917


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 398 violations.
    elapsed time = 00:00:00, memory = 9178.41 (MB).
    Completing 20% with 398 violations.
    elapsed time = 00:00:01, memory = 9178.41 (MB).
    Completing 30% with 289 violations.
    elapsed time = 00:00:02, memory = 9178.41 (MB).
    Completing 40% with 289 violations.
    elapsed time = 00:00:02, memory = 9178.41 (MB).
    Completing 50% with 289 violations.
    elapsed time = 00:00:03, memory = 9178.41 (MB).
    Completing 60% with 169 violations.
    elapsed time = 00:00:03, memory = 9178.41 (MB).
    Completing 70% with 169 violations.
    elapsed time = 00:00:04, memory = 9178.41 (MB).
    Completing 80% with 102 violations.
    elapsed time = 00:00:04, memory = 9178.41 (MB).
    Completing 90% with 102 violations.
    elapsed time = 00:00:05, memory = 9178.41 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:05, memory = 9178.41 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:01:01, elapsed time = 00:00:06, memory = 9123.62 (MB), peak = 9218.79 (MB)
Total wire length = 4173130 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1694966 um.
Total wire length on LAYER met2 = 2094614 um.
Total wire length on LAYER met3 = 207730 um.
Total wire length on LAYER met4 = 175818 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 625907.
Up-via summary (total 625907):.

-------------------------
 FR_MASTERSLICE         0
            li1    265262
           met1    334326
           met2     18766
           met3      7553
           met4         0
-------------------------
                   625907


[INFO DRT-0198] Complete detail routing.
Total wire length = 4173130 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1694966 um.
Total wire length on LAYER met2 = 2094614 um.
Total wire length on LAYER met3 = 207730 um.
Total wire length on LAYER met4 = 175818 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 625907.
Up-via summary (total 625907):.

-------------------------
 FR_MASTERSLICE         0
            li1    265262
           met1    334326
           met2     18766
           met3      7553
           met4         0
-------------------------
                   625907


[INFO DRT-0267] cpu time = 03:59:44, elapsed time = 00:16:30, memory = 9123.62 (MB), peak = 9218.79 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 20:12.13[h:]min:sec. CPU time: user 17536.09 sys 5.40 (1447%). Peak memory: 9440044KB.
