/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/bin/vlib /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/pl_fileio_v1_0_0
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/bin/vmap pl_fileio_v1_0_0 /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/pl_fileio_v1_0_0
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/bin/sccom  -64 -cpppath /tool/gcc/7.4.0/bin/g++ -nodebug -std=c++11  -I /cad/xilinx/Vivado/2023.2/data/systemc/simlibs/pl_fileio/pl_fileio_v1_0_0/include -I /cad/xilinx/Vivado/2023.2/tps/boost_1_72_0 -Wall -fPIC -Wall -fPIC -O3 -work pl_fileio_v1_0_0 -f /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/pl_fileio_v1_0_0/.cxl.systemc.pl_fileio_v1_0_0.pl_fileio_v1_0_0.cmf
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/bin/sccom  -64 -cpppath /tool/gcc/7.4.0/bin/g++ -nodebug -linkshared -lib pl_fileio_v1_0_0   -work pl_fileio_v1_0_0
