// Seed: 1959144997
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input wor id_2,
    output wor id_3,
    output supply1 id_4,
    input wand id_5,
    input supply1 id_6
    , id_18,
    output wor id_7,
    input tri0 id_8,
    output uwire id_9,
    output tri id_10,
    input wor id_11,
    input wor id_12,
    input uwire id_13,
    input wire id_14,
    input tri id_15,
    output wor id_16
);
  assign id_7 = id_12;
  assign id_9 = id_12;
  wire id_19;
  wire id_20;
  id_21(
      .id_0(1), .id_1(1), .id_2(1)
  );
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19,
      id_18,
      id_20
  );
  assign modCall_1.id_5 = 0;
endmodule
