{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704483282496 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704483282503 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 05 20:34:42 2024 " "Processing started: Fri Jan 05 20:34:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704483282503 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483282503 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SHA1_LAB1 -c SHA1_LAB1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SHA1_LAB1 -c SHA1_LAB1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483282504 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1704483284212 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704483284212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/base_sys.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/base_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys " "Found entity 1: base_sys" {  } { { "base_sys/synthesis/base_sys.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/base_sys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483298346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483298346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "base_sys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483298356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483298356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "base_sys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483298368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483298368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_irq_mapper " "Found entity 1: base_sys_irq_mapper" {  } { { "base_sys/synthesis/submodules/base_sys_irq_mapper.sv" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483298381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483298381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0 " "Found entity 1: base_sys_mm_interconnect_0" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483298430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483298430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: base_sys_mm_interconnect_0_avalon_st_adapter" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483298456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483298456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483298477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483298477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: base_sys_mm_interconnect_0_rsp_mux_001" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483298491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483298491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file base_sys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "base_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483298502 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "base_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483298502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483298502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_rsp_mux " "Found entity 1: base_sys_mm_interconnect_0_rsp_mux" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483298512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483298512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_rsp_demux_002 " "Found entity 1: base_sys_mm_interconnect_0_rsp_demux_002" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483298521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483298521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_rsp_demux " "Found entity 1: base_sys_mm_interconnect_0_rsp_demux" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483298530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483298530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_cmd_mux_002 " "Found entity 1: base_sys_mm_interconnect_0_cmd_mux_002" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483298539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483298539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_cmd_mux " "Found entity 1: base_sys_mm_interconnect_0_cmd_mux" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483298548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483298548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: base_sys_mm_interconnect_0_cmd_demux_001" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483298556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483298556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_cmd_demux " "Found entity 1: base_sys_mm_interconnect_0_cmd_demux" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483298564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483298564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "base_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483298572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483298572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file base_sys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "base_sys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483298581 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "base_sys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483298581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483298581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "base_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483298590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483298590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "base_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483298597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483298597 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel base_sys_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at base_sys_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1704483298607 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel base_sys_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at base_sys_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1704483298607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_router_009_default_decode " "Found entity 1: base_sys_mm_interconnect_0_router_009_default_decode" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483298610 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_sys_mm_interconnect_0_router_009 " "Found entity 2: base_sys_mm_interconnect_0_router_009" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483298610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483298610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel base_sys_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at base_sys_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1704483298614 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel base_sys_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at base_sys_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1704483298615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_router_004_default_decode " "Found entity 1: base_sys_mm_interconnect_0_router_004_default_decode" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483298618 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_sys_mm_interconnect_0_router_004 " "Found entity 2: base_sys_mm_interconnect_0_router_004" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483298618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483298618 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel base_sys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at base_sys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1704483298623 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel base_sys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at base_sys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1704483298624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_router_002_default_decode " "Found entity 1: base_sys_mm_interconnect_0_router_002_default_decode" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483298627 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_sys_mm_interconnect_0_router_002 " "Found entity 2: base_sys_mm_interconnect_0_router_002" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483298627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483298627 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel base_sys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at base_sys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1704483298632 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel base_sys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at base_sys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1704483298633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_router_001_default_decode " "Found entity 1: base_sys_mm_interconnect_0_router_001_default_decode" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483298636 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_sys_mm_interconnect_0_router_001 " "Found entity 2: base_sys_mm_interconnect_0_router_001" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483298636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483298636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel base_sys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at base_sys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router.sv" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1704483298641 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel base_sys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at base_sys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router.sv" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1704483298642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_router_default_decode " "Found entity 1: base_sys_mm_interconnect_0_router_default_decode" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router.sv" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483298648 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_sys_mm_interconnect_0_router " "Found entity 2: base_sys_mm_interconnect_0_router" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router.sv" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483298648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483298648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "base_sys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483298657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483298657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "base_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483298668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483298668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "base_sys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483298678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483298678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "base_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483298689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483298689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "base_sys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483298700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483298700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_sys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_sys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_sys_timer " "Found entity 1: base_sys_sys_timer" {  } { { "base_sys/synthesis/submodules/base_sys_sys_timer.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_sys_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483298713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483298713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_sys_pio_out.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_sys_pio_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_sys_pio_out " "Found entity 1: base_sys_sys_pio_out" {  } { { "base_sys/synthesis/submodules/base_sys_sys_pio_out.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_sys_pio_out.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483298724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483298724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_sys_pio_in.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_sys_pio_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_sys_pio_in " "Found entity 1: base_sys_sys_pio_in" {  } { { "base_sys/synthesis/submodules/base_sys_sys_pio_in.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_sys_pio_in.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483298744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483298744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_sys_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_sys_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_sys_mem " "Found entity 1: base_sys_sys_mem" {  } { { "base_sys/synthesis/submodules/base_sys_sys_mem.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_sys_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483298757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483298757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_sys_jtag_uart_sim_scfifo_w " "Found entity 1: base_sys_sys_jtag_uart_sim_scfifo_w" {  } { { "base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483298782 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_sys_sys_jtag_uart_scfifo_w " "Found entity 2: base_sys_sys_jtag_uart_scfifo_w" {  } { { "base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483298782 ""} { "Info" "ISGN_ENTITY_NAME" "3 base_sys_sys_jtag_uart_sim_scfifo_r " "Found entity 3: base_sys_sys_jtag_uart_sim_scfifo_r" {  } { { "base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483298782 ""} { "Info" "ISGN_ENTITY_NAME" "4 base_sys_sys_jtag_uart_scfifo_r " "Found entity 4: base_sys_sys_jtag_uart_scfifo_r" {  } { { "base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483298782 ""} { "Info" "ISGN_ENTITY_NAME" "5 base_sys_sys_jtag_uart " "Found entity 5: base_sys_sys_jtag_uart" {  } { { "base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483298782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483298782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_sys_id.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_sys_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_sys_id " "Found entity 1: base_sys_sys_id" {  } { { "base_sys/synthesis/submodules/base_sys_sys_id.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_sys_id.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483298794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483298794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_nios2_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_nios2_cpu " "Found entity 1: base_sys_nios2_cpu" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483298806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483298806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_nios2_cpu_cpu_ic_data_module " "Found entity 1: base_sys_nios2_cpu_cpu_ic_data_module" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483299640 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_sys_nios2_cpu_cpu_ic_tag_module " "Found entity 2: base_sys_nios2_cpu_cpu_ic_tag_module" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483299640 ""} { "Info" "ISGN_ENTITY_NAME" "3 base_sys_nios2_cpu_cpu_bht_module " "Found entity 3: base_sys_nios2_cpu_cpu_bht_module" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483299640 ""} { "Info" "ISGN_ENTITY_NAME" "4 base_sys_nios2_cpu_cpu_register_bank_a_module " "Found entity 4: base_sys_nios2_cpu_cpu_register_bank_a_module" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483299640 ""} { "Info" "ISGN_ENTITY_NAME" "5 base_sys_nios2_cpu_cpu_register_bank_b_module " "Found entity 5: base_sys_nios2_cpu_cpu_register_bank_b_module" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483299640 ""} { "Info" "ISGN_ENTITY_NAME" "6 base_sys_nios2_cpu_cpu_dc_tag_module " "Found entity 6: base_sys_nios2_cpu_cpu_dc_tag_module" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483299640 ""} { "Info" "ISGN_ENTITY_NAME" "7 base_sys_nios2_cpu_cpu_dc_data_module " "Found entity 7: base_sys_nios2_cpu_cpu_dc_data_module" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483299640 ""} { "Info" "ISGN_ENTITY_NAME" "8 base_sys_nios2_cpu_cpu_dc_victim_module " "Found entity 8: base_sys_nios2_cpu_cpu_dc_victim_module" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483299640 ""} { "Info" "ISGN_ENTITY_NAME" "9 base_sys_nios2_cpu_cpu_nios2_oci_debug " "Found entity 9: base_sys_nios2_cpu_cpu_nios2_oci_debug" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483299640 ""} { "Info" "ISGN_ENTITY_NAME" "10 base_sys_nios2_cpu_cpu_nios2_oci_break " "Found entity 10: base_sys_nios2_cpu_cpu_nios2_oci_break" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483299640 ""} { "Info" "ISGN_ENTITY_NAME" "11 base_sys_nios2_cpu_cpu_nios2_oci_xbrk " "Found entity 11: base_sys_nios2_cpu_cpu_nios2_oci_xbrk" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483299640 ""} { "Info" "ISGN_ENTITY_NAME" "12 base_sys_nios2_cpu_cpu_nios2_oci_dbrk " "Found entity 12: base_sys_nios2_cpu_cpu_nios2_oci_dbrk" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483299640 ""} { "Info" "ISGN_ENTITY_NAME" "13 base_sys_nios2_cpu_cpu_nios2_oci_itrace " "Found entity 13: base_sys_nios2_cpu_cpu_nios2_oci_itrace" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483299640 ""} { "Info" "ISGN_ENTITY_NAME" "14 base_sys_nios2_cpu_cpu_nios2_oci_td_mode " "Found entity 14: base_sys_nios2_cpu_cpu_nios2_oci_td_mode" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483299640 ""} { "Info" "ISGN_ENTITY_NAME" "15 base_sys_nios2_cpu_cpu_nios2_oci_dtrace " "Found entity 15: base_sys_nios2_cpu_cpu_nios2_oci_dtrace" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483299640 ""} { "Info" "ISGN_ENTITY_NAME" "16 base_sys_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: base_sys_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483299640 ""} { "Info" "ISGN_ENTITY_NAME" "17 base_sys_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: base_sys_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483299640 ""} { "Info" "ISGN_ENTITY_NAME" "18 base_sys_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: base_sys_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483299640 ""} { "Info" "ISGN_ENTITY_NAME" "19 base_sys_nios2_cpu_cpu_nios2_oci_fifo " "Found entity 19: base_sys_nios2_cpu_cpu_nios2_oci_fifo" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483299640 ""} { "Info" "ISGN_ENTITY_NAME" "20 base_sys_nios2_cpu_cpu_nios2_oci_pib " "Found entity 20: base_sys_nios2_cpu_cpu_nios2_oci_pib" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483299640 ""} { "Info" "ISGN_ENTITY_NAME" "21 base_sys_nios2_cpu_cpu_nios2_oci_im " "Found entity 21: base_sys_nios2_cpu_cpu_nios2_oci_im" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483299640 ""} { "Info" "ISGN_ENTITY_NAME" "22 base_sys_nios2_cpu_cpu_nios2_performance_monitors " "Found entity 22: base_sys_nios2_cpu_cpu_nios2_performance_monitors" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483299640 ""} { "Info" "ISGN_ENTITY_NAME" "23 base_sys_nios2_cpu_cpu_nios2_avalon_reg " "Found entity 23: base_sys_nios2_cpu_cpu_nios2_avalon_reg" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483299640 ""} { "Info" "ISGN_ENTITY_NAME" "24 base_sys_nios2_cpu_cpu_ociram_sp_ram_module " "Found entity 24: base_sys_nios2_cpu_cpu_ociram_sp_ram_module" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483299640 ""} { "Info" "ISGN_ENTITY_NAME" "25 base_sys_nios2_cpu_cpu_nios2_ocimem " "Found entity 25: base_sys_nios2_cpu_cpu_nios2_ocimem" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483299640 ""} { "Info" "ISGN_ENTITY_NAME" "26 base_sys_nios2_cpu_cpu_nios2_oci " "Found entity 26: base_sys_nios2_cpu_cpu_nios2_oci" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483299640 ""} { "Info" "ISGN_ENTITY_NAME" "27 base_sys_nios2_cpu_cpu " "Found entity 27: base_sys_nios2_cpu_cpu" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483299640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483299640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_nios2_cpu_cpu_debug_slave_sysclk " "Found entity 1: base_sys_nios2_cpu_cpu_debug_slave_sysclk" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483299656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483299656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_nios2_cpu_cpu_debug_slave_tck " "Found entity 1: base_sys_nios2_cpu_cpu_debug_slave_tck" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483299673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483299673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_nios2_cpu_cpu_debug_slave_wrapper " "Found entity 1: base_sys_nios2_cpu_cpu_debug_slave_wrapper" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483299686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483299686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_nios2_cpu_cpu_mult_cell " "Found entity 1: base_sys_nios2_cpu_cpu_mult_cell" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_mult_cell.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483299698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483299698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_nios2_cpu_cpu_test_bench " "Found entity 1: base_sys_nios2_cpu_cpu_test_bench" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_test_bench.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483299711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483299711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsoc_lab.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsoc_lab.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsoc_lab " "Found entity 1: fsoc_lab" {  } { { "fsoc_lab.sv" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/fsoc_lab.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483299724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483299724 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fsoc_lab " "Elaborating entity \"fsoc_lab\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704483299950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys base_sys:u0 " "Elaborating entity \"base_sys\" for hierarchy \"base_sys:u0\"" {  } { { "fsoc_lab.sv" "u0" { Text "C:/Users/robom/Desktop/lab1_FPGA/fsoc_lab.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483299997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu base_sys:u0\|base_sys_nios2_cpu:nios2_cpu " "Elaborating entity \"base_sys_nios2_cpu\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\"" {  } { { "base_sys/synthesis/base_sys.v" "nios2_cpu" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/base_sys.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483300045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu " "Elaborating entity \"base_sys_nios2_cpu_cpu\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu.v" "cpu" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483300085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_test_bench base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_test_bench:the_base_sys_nios2_cpu_cpu_test_bench " "Elaborating entity \"base_sys_nios2_cpu_cpu_test_bench\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_test_bench:the_base_sys_nios2_cpu_cpu_test_bench\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_test_bench" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 5986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483300455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_ic_data_module base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_ic_data_module:base_sys_nios2_cpu_cpu_ic_data " "Elaborating entity \"base_sys_nios2_cpu_cpu_ic_data_module\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_ic_data_module:base_sys_nios2_cpu_cpu_ic_data\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "base_sys_nios2_cpu_cpu_ic_data" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 6988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483300512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_ic_data_module:base_sys_nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_ic_data_module:base_sys_nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483300690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483300827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483300827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_ic_data_module:base_sys_nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_ic_data_module:base_sys_nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483300835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_ic_tag_module base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_ic_tag_module:base_sys_nios2_cpu_cpu_ic_tag " "Elaborating entity \"base_sys_nios2_cpu_cpu_ic_tag_module\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_ic_tag_module:base_sys_nios2_cpu_cpu_ic_tag\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "base_sys_nios2_cpu_cpu_ic_tag" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 7054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483300918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_ic_tag_module:base_sys_nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_ic_tag_module:base_sys_nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483300964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ngj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ngj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ngj1 " "Found entity 1: altsyncram_ngj1" {  } { { "db/altsyncram_ngj1.tdf" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/db/altsyncram_ngj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483301113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483301113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ngj1 base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_ic_tag_module:base_sys_nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ngj1:auto_generated " "Elaborating entity \"altsyncram_ngj1\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_ic_tag_module:base_sys_nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ngj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483301124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_bht_module base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_bht_module:base_sys_nios2_cpu_cpu_bht " "Elaborating entity \"base_sys_nios2_cpu_cpu_bht_module\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_bht_module:base_sys_nios2_cpu_cpu_bht\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "base_sys_nios2_cpu_cpu_bht" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 7252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483301223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_bht_module:base_sys_nios2_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_bht_module:base_sys_nios2_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483301265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483301397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483301397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_bht_module:base_sys_nios2_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_bht_module:base_sys_nios2_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483301404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_register_bank_a_module base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_register_bank_a_module:base_sys_nios2_cpu_cpu_register_bank_a " "Elaborating entity \"base_sys_nios2_cpu_cpu_register_bank_a_module\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_register_bank_a_module:base_sys_nios2_cpu_cpu_register_bank_a\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "base_sys_nios2_cpu_cpu_register_bank_a" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 8209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483301490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_register_bank_a_module:base_sys_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_register_bank_a_module:base_sys_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483301517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483301615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483301615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_register_bank_a_module:base_sys_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_register_bank_a_module:base_sys_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483301620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_register_bank_b_module base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_register_bank_b_module:base_sys_nios2_cpu_cpu_register_bank_b " "Elaborating entity \"base_sys_nios2_cpu_cpu_register_bank_b_module\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_register_bank_b_module:base_sys_nios2_cpu_cpu_register_bank_b\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "base_sys_nios2_cpu_cpu_register_bank_b" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 8227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483301677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_mult_cell base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell " "Elaborating entity \"base_sys_nios2_cpu_cpu_mult_cell\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_mult_cell" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 8812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483301726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483301808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483301895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483301895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483301913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "C:/Users/robom/Desktop/lab1_FPGA/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483302063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483302136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483302190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483302221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483302293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483302545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483302580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483302724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483302838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483302895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483302946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483303042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483304046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483304375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483304434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483304587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483304648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483304813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483305022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_dc_tag_module base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_tag_module:base_sys_nios2_cpu_cpu_dc_tag " "Elaborating entity \"base_sys_nios2_cpu_cpu_dc_tag_module\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_tag_module:base_sys_nios2_cpu_cpu_dc_tag\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "base_sys_nios2_cpu_cpu_dc_tag" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 9234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483309447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_tag_module:base_sys_nios2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_tag_module:base_sys_nios2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483309489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hmi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hmi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hmi1 " "Found entity 1: altsyncram_hmi1" {  } { { "db/altsyncram_hmi1.tdf" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/db/altsyncram_hmi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483309643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483309643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hmi1 base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_tag_module:base_sys_nios2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_hmi1:auto_generated " "Elaborating entity \"altsyncram_hmi1\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_tag_module:base_sys_nios2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_hmi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483309652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_dc_data_module base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_data_module:base_sys_nios2_cpu_cpu_dc_data " "Elaborating entity \"base_sys_nios2_cpu_cpu_dc_data_module\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_data_module:base_sys_nios2_cpu_cpu_dc_data\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "base_sys_nios2_cpu_cpu_dc_data" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 9300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483309759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_data_module:base_sys_nios2_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_data_module:base_sys_nios2_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483309802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/db/altsyncram_4kl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483309960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483309960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_data_module:base_sys_nios2_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_data_module:base_sys_nios2_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483309968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_dc_victim_module base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_victim_module:base_sys_nios2_cpu_cpu_dc_victim " "Elaborating entity \"base_sys_nios2_cpu_cpu_dc_victim_module\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_victim_module:base_sys_nios2_cpu_cpu_dc_victim\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "base_sys_nios2_cpu_cpu_dc_victim" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 9412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483310066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_victim_module:base_sys_nios2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_victim_module:base_sys_nios2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483310096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483310214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483310214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_victim_module:base_sys_nios2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_victim_module:base_sys_nios2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483310222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 10217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483310300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_debug base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_debug:the_base_sys_nios2_cpu_cpu_nios2_oci_debug " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_debug\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_debug:the_base_sys_nios2_cpu_cpu_nios2_oci_debug\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_debug" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483310419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_debug:the_base_sys_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_debug:the_base_sys_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483310569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_break base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_break:the_base_sys_nios2_cpu_cpu_nios2_oci_break " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_break\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_break:the_base_sys_nios2_cpu_cpu_nios2_oci_break\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_break" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483310646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_xbrk base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_xbrk:the_base_sys_nios2_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_xbrk:the_base_sys_nios2_cpu_cpu_nios2_oci_xbrk\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483310777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_dbrk base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_dbrk:the_base_sys_nios2_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_dbrk:the_base_sys_nios2_cpu_cpu_nios2_oci_dbrk\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483310868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_itrace base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_itrace:the_base_sys_nios2_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_itrace\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_itrace:the_base_sys_nios2_cpu_cpu_nios2_oci_itrace\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483310942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_dtrace base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_dtrace:the_base_sys_nios2_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_dtrace:the_base_sys_nios2_cpu_cpu_nios2_oci_dtrace\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483311023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_td_mode base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_dtrace:the_base_sys_nios2_cpu_cpu_nios2_oci_dtrace\|base_sys_nios2_cpu_cpu_nios2_oci_td_mode:base_sys_nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_dtrace:the_base_sys_nios2_cpu_cpu_nios2_oci_dtrace\|base_sys_nios2_cpu_cpu_nios2_oci_td_mode:base_sys_nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "base_sys_nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483311145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_fifo base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_fifo:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_fifo\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_fifo:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483311199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_fifo:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo\|base_sys_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_base_sys_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_fifo:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo\|base_sys_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_base_sys_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483311293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_fifo:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo\|base_sys_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_fifo:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo\|base_sys_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483311357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_fifo:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo\|base_sys_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_fifo:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo\|base_sys_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483311439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_pib base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_pib:the_base_sys_nios2_cpu_cpu_nios2_oci_pib " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_pib\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_pib:the_base_sys_nios2_cpu_cpu_nios2_oci_pib\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_pib" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483311514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_im base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_im:the_base_sys_nios2_cpu_cpu_nios2_oci_im " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_im\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_im:the_base_sys_nios2_cpu_cpu_nios2_oci_im\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_im" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483311591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_avalon_reg base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_avalon_reg\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483311667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_ocimem base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_ocimem:the_base_sys_nios2_cpu_cpu_nios2_ocimem " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_ocimem\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_ocimem:the_base_sys_nios2_cpu_cpu_nios2_ocimem\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_ocimem" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483311746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_ociram_sp_ram_module base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_ocimem:the_base_sys_nios2_cpu_cpu_nios2_ocimem\|base_sys_nios2_cpu_cpu_ociram_sp_ram_module:base_sys_nios2_cpu_cpu_ociram_sp_ram " "Elaborating entity \"base_sys_nios2_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_ocimem:the_base_sys_nios2_cpu_cpu_nios2_ocimem\|base_sys_nios2_cpu_cpu_ociram_sp_ram_module:base_sys_nios2_cpu_cpu_ociram_sp_ram\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "base_sys_nios2_cpu_cpu_ociram_sp_ram" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483311875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_ocimem:the_base_sys_nios2_cpu_cpu_nios2_ocimem\|base_sys_nios2_cpu_cpu_ociram_sp_ram_module:base_sys_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_ocimem:the_base_sys_nios2_cpu_cpu_nios2_ocimem\|base_sys_nios2_cpu_cpu_ociram_sp_ram_module:base_sys_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483311932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483312154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483312154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_ocimem:the_base_sys_nios2_cpu_cpu_nios2_ocimem\|base_sys_nios2_cpu_cpu_ociram_sp_ram_module:base_sys_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_ocimem:the_base_sys_nios2_cpu_cpu_nios2_ocimem\|base_sys_nios2_cpu_cpu_ociram_sp_ram_module:base_sys_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483312168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_debug_slave_wrapper base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"base_sys_nios2_cpu_cpu_debug_slave_wrapper\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483312268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_debug_slave_tck base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\|base_sys_nios2_cpu_cpu_debug_slave_tck:the_base_sys_nios2_cpu_cpu_debug_slave_tck " "Elaborating entity \"base_sys_nios2_cpu_cpu_debug_slave_tck\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\|base_sys_nios2_cpu_cpu_debug_slave_tck:the_base_sys_nios2_cpu_cpu_debug_slave_tck\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_wrapper.v" "the_base_sys_nios2_cpu_cpu_debug_slave_tck" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483312308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_debug_slave_sysclk base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\|base_sys_nios2_cpu_cpu_debug_slave_sysclk:the_base_sys_nios2_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"base_sys_nios2_cpu_cpu_debug_slave_sysclk\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\|base_sys_nios2_cpu_cpu_debug_slave_sysclk:the_base_sys_nios2_cpu_cpu_debug_slave_sysclk\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_wrapper.v" "the_base_sys_nios2_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483312443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:base_sys_nios2_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:base_sys_nios2_cpu_cpu_debug_slave_phy\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_wrapper.v" "base_sys_nios2_cpu_cpu_debug_slave_phy" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483312647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:base_sys_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:base_sys_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483312679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:base_sys_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:base_sys_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483314046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:base_sys_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:base_sys_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483314373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_sys_id base_sys:u0\|base_sys_sys_id:sys_id " "Elaborating entity \"base_sys_sys_id\" for hierarchy \"base_sys:u0\|base_sys_sys_id:sys_id\"" {  } { { "base_sys/synthesis/base_sys.v" "sys_id" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/base_sys.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483314535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_sys_jtag_uart base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart " "Elaborating entity \"base_sys_sys_jtag_uart\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\"" {  } { { "base_sys/synthesis/base_sys.v" "sys_jtag_uart" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/base_sys.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483314570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_sys_jtag_uart_scfifo_w base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w " "Elaborating entity \"base_sys_sys_jtag_uart_scfifo_w\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\"" {  } { { "base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" "the_base_sys_sys_jtag_uart_scfifo_w" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483314594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" "wfifo" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483315262 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483315281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704483315282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704483315282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704483315282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704483315282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704483315282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704483315282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704483315282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704483315282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704483315282 ""}  } { { "base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704483315282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483315472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483315472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483315490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483315604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483315604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/robom/Desktop/lab1_FPGA/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483315623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483315700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483315700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/robom/Desktop/lab1_FPGA/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483315730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483315872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483315872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/robom/Desktop/lab1_FPGA/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483315901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483316040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483316040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/robom/Desktop/lab1_FPGA/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483316069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483316291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483316291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/robom/Desktop/lab1_FPGA/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483316312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_sys_jtag_uart_scfifo_r base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_r:the_base_sys_sys_jtag_uart_scfifo_r " "Elaborating entity \"base_sys_sys_jtag_uart_scfifo_r\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_r:the_base_sys_sys_jtag_uart_scfifo_r\"" {  } { { "base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" "the_base_sys_sys_jtag_uart_scfifo_r" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483316400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic\"" {  } { { "base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" "base_sys_sys_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483317097 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic\"" {  } { { "base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483317153 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704483317153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704483317153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704483317153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704483317153 ""}  } { { "base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704483317153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483317239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483317290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_sys_mem base_sys:u0\|base_sys_sys_mem:sys_mem " "Elaborating entity \"base_sys_sys_mem\" for hierarchy \"base_sys:u0\|base_sys_sys_mem:sys_mem\"" {  } { { "base_sys/synthesis/base_sys.v" "sys_mem" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/base_sys.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483317355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_sys:u0\|base_sys_sys_mem:sys_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"base_sys:u0\|base_sys_sys_mem:sys_mem\|altsyncram:the_altsyncram\"" {  } { { "base_sys/synthesis/submodules/base_sys_sys_mem.v" "the_altsyncram" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_sys_mem.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483317411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "base_sys:u0\|base_sys_sys_mem:sys_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"base_sys:u0\|base_sys_sys_mem:sys_mem\|altsyncram:the_altsyncram\"" {  } { { "base_sys/synthesis/submodules/base_sys_sys_mem.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_sys_mem.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483317445 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "base_sys:u0\|base_sys_sys_mem:sys_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"base_sys:u0\|base_sys_sys_mem:sys_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704483317445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704483317445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704483317445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704483317445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704483317445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704483317445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 10000 " "Parameter \"maximum_depth\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704483317445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10000 " "Parameter \"numwords_a\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704483317445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 10000 " "Parameter \"numwords_b\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704483317445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704483317445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704483317445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704483317445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704483317445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704483317445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704483317445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704483317445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704483317445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704483317445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704483317445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704483317445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704483317445 ""}  } { { "base_sys/synthesis/submodules/base_sys_sys_mem.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_sys_mem.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704483317445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nu52.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nu52.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nu52 " "Found entity 1: altsyncram_nu52" {  } { { "db/altsyncram_nu52.tdf" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/db/altsyncram_nu52.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483317654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483317654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nu52 base_sys:u0\|base_sys_sys_mem:sys_mem\|altsyncram:the_altsyncram\|altsyncram_nu52:auto_generated " "Elaborating entity \"altsyncram_nu52\" for hierarchy \"base_sys:u0\|base_sys_sys_mem:sys_mem\|altsyncram:the_altsyncram\|altsyncram_nu52:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483317665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483317838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483317838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la base_sys:u0\|base_sys_sys_mem:sys_mem\|altsyncram:the_altsyncram\|altsyncram_nu52:auto_generated\|decode_5la:decode2 " "Elaborating entity \"decode_5la\" for hierarchy \"base_sys:u0\|base_sys_sys_mem:sys_mem\|altsyncram:the_altsyncram\|altsyncram_nu52:auto_generated\|decode_5la:decode2\"" {  } { { "db/altsyncram_nu52.tdf" "decode2" { Text "C:/Users/robom/Desktop/lab1_FPGA/db/altsyncram_nu52.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483317852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/db/mux_2hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483318032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483318032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb base_sys:u0\|base_sys_sys_mem:sys_mem\|altsyncram:the_altsyncram\|altsyncram_nu52:auto_generated\|mux_2hb:mux4 " "Elaborating entity \"mux_2hb\" for hierarchy \"base_sys:u0\|base_sys_sys_mem:sys_mem\|altsyncram:the_altsyncram\|altsyncram_nu52:auto_generated\|mux_2hb:mux4\"" {  } { { "db/altsyncram_nu52.tdf" "mux4" { Text "C:/Users/robom/Desktop/lab1_FPGA/db/altsyncram_nu52.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483318045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_sys_pio_in base_sys:u0\|base_sys_sys_pio_in:sys_pio_in " "Elaborating entity \"base_sys_sys_pio_in\" for hierarchy \"base_sys:u0\|base_sys_sys_pio_in:sys_pio_in\"" {  } { { "base_sys/synthesis/base_sys.v" "sys_pio_in" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/base_sys.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483318130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_sys_pio_out base_sys:u0\|base_sys_sys_pio_out:sys_pio_out " "Elaborating entity \"base_sys_sys_pio_out\" for hierarchy \"base_sys:u0\|base_sys_sys_pio_out:sys_pio_out\"" {  } { { "base_sys/synthesis/base_sys.v" "sys_pio_out" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/base_sys.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483318162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_sys_timer base_sys:u0\|base_sys_sys_timer:sys_timer " "Elaborating entity \"base_sys_sys_timer\" for hierarchy \"base_sys:u0\|base_sys_sys_timer:sys_timer\"" {  } { { "base_sys/synthesis/base_sys.v" "sys_timer" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/base_sys.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483318193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0 base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"base_sys_mm_interconnect_0\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "base_sys/synthesis/base_sys.v" "mm_interconnect_0" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/base_sys.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483318249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_data_master_translator\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "nios2_cpu_data_master_translator" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483318688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_instruction_master_translator\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "nios2_cpu_instruction_master_translator" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483318724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_jtag_uart_avalon_jtag_slave_translator\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "sys_jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483318759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_id_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_id_control_slave_translator\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "sys_id_control_slave_translator" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483318794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "nios2_cpu_debug_mem_slave_translator" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483318830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_mem_s1_translator\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "sys_mem_s1_translator" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483318872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_pio_in_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_pio_in_s1_translator\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "sys_pio_in_s1_translator" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 1061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483318909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_timer_s1_translator\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "sys_timer_s1_translator" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 1189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483318969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_data_master_agent\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "nios2_cpu_data_master_agent" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 1334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483319017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_instruction_master_agent\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "nios2_cpu_instruction_master_agent" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 1415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483319045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sys_jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sys_jtag_uart_avalon_jtag_slave_agent\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "sys_jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 1499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483319067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sys_jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sys_jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "base_sys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483319093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 1540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483319117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_router base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router:router " "Elaborating entity \"base_sys_mm_interconnect_0_router\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router:router\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "router" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 2431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483319367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_router_default_decode base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router:router\|base_sys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"base_sys_mm_interconnect_0_router_default_decode\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router:router\|base_sys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483319446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_router_001 base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"base_sys_mm_interconnect_0_router_001\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_001:router_001\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "router_001" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 2447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483319535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_router_001_default_decode base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_001:router_001\|base_sys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"base_sys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_001:router_001\|base_sys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483319588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_router_002 base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"base_sys_mm_interconnect_0_router_002\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_002:router_002\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "router_002" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 2463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483319617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_router_002_default_decode base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_002:router_002\|base_sys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"base_sys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_002:router_002\|base_sys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483319656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_router_004 base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"base_sys_mm_interconnect_0_router_004\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_004:router_004\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "router_004" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 2495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483319720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_router_004_default_decode base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_004:router_004\|base_sys_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"base_sys_mm_interconnect_0_router_004_default_decode\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_004:router_004\|base_sys_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483319749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_router_009 base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"base_sys_mm_interconnect_0_router_009\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_009:router_009\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "router_009" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 2575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483319883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_router_009_default_decode base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_009:router_009\|base_sys_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"base_sys_mm_interconnect_0_router_009_default_decode\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_009:router_009\|base_sys_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_009.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483319914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_cpu_data_master_limiter\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "nios2_cpu_data_master_limiter" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 2625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483319971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_cmd_demux base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"base_sys_mm_interconnect_0_cmd_demux\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 2728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483320028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_cmd_demux_001 base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"base_sys_mm_interconnect_0_cmd_demux_001\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 2751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483320073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_cmd_mux base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"base_sys_mm_interconnect_0_cmd_mux\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 2768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483320104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_cmd_mux_002 base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"base_sys_mm_interconnect_0_cmd_mux_002\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 2808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483320144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483320188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "base_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483320211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_rsp_demux base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"base_sys_mm_interconnect_0_rsp_demux\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 2910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483320302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_rsp_demux_002 base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"base_sys_mm_interconnect_0_rsp_demux_002\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 2950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483320336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_rsp_mux base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"base_sys_mm_interconnect_0_rsp_mux\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 3088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483320435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483320513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "base_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483320536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_rsp_mux_001 base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"base_sys_mm_interconnect_0_rsp_mux_001\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 3111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483320559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483320591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_avalon_st_adapter base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"base_sys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 3140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483320624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483320646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_irq_mapper base_sys:u0\|base_sys_irq_mapper:irq_mapper " "Elaborating entity \"base_sys_irq_mapper\" for hierarchy \"base_sys:u0\|base_sys_irq_mapper:irq_mapper\"" {  } { { "base_sys/synthesis/base_sys.v" "irq_mapper" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/base_sys.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483320812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller base_sys:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"base_sys:u0\|altera_reset_controller:rst_controller\"" {  } { { "base_sys/synthesis/base_sys.v" "rst_controller" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/base_sys.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483320834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer base_sys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"base_sys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "base_sys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483320862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer base_sys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"base_sys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "base_sys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483320884 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_base_sys_nios2_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_base_sys_nios2_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/robom/Desktop/lab1_FPGA/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1704483322429 "|fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_itrace:the_base_sys_nios2_cpu_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1704483323694 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.01.05.20:35:29 Progress: Loading sld0c14e718/alt_sld_fab_wrapper_hw.tcl " "2024.01.05.20:35:29 Progress: Loading sld0c14e718/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483329750 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483335558 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483335842 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483341834 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483341944 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483342076 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483342212 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483342221 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483342221 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1704483342951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0c14e718/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0c14e718/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld0c14e718/alt_sld_fab.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/db/ip/sld0c14e718/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483343444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483343444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0c14e718/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0c14e718/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld0c14e718/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/db/ip/sld0c14e718/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483343633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483343633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0c14e718/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0c14e718/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld0c14e718/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/db/ip/sld0c14e718/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483343662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483343662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0c14e718/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0c14e718/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld0c14e718/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/db/ip/sld0c14e718/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483343767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483343767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0c14e718/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld0c14e718/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld0c14e718/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/db/ip/sld0c14e718/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483343884 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld0c14e718/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/db/ip/sld0c14e718/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483343884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483343884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0c14e718/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0c14e718/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld0c14e718/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/db/ip/sld0c14e718/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704483344046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483344046 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "3 " "Ignored 3 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "3 " "Ignored 3 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1704483347021 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1704483347021 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1704483350397 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1704483350397 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1704483350468 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1704483350468 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1704483350468 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1704483350468 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1704483350468 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1704483350498 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483353681 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "82 " "82 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1704483355671 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483355988 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/robom/Desktop/lab1_FPGA/output_files/SHA1_LAB1.map.smsg " "Generated suppressed messages file C:/Users/robom/Desktop/lab1_FPGA/output_files/SHA1_LAB1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483357209 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1704483361833 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704483361833 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mode\[1\] " "No output dependent on input pin \"mode\[1\]\"" {  } { { "fsoc_lab.sv" "" { Text "C:/Users/robom/Desktop/lab1_FPGA/fsoc_lab.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704483362411 "|fsoc_lab|mode[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1704483362411 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3604 " "Implemented 3604 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1704483362426 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1704483362426 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3289 " "Implemented 3289 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1704483362426 ""} { "Info" "ICUT_CUT_TM_RAMS" "295 " "Implemented 295 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1704483362426 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1704483362426 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1704483362426 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5068 " "Peak virtual memory: 5068 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704483362496 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 05 20:36:02 2024 " "Processing ended: Fri Jan 05 20:36:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704483362496 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:20 " "Elapsed time: 00:01:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704483362496 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:58 " "Total CPU time (on all processors): 00:01:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704483362496 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704483362496 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1704483364325 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704483364336 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 05 20:36:03 2024 " "Processing started: Fri Jan 05 20:36:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704483364336 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1704483364336 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SHA1_LAB1 -c SHA1_LAB1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SHA1_LAB1 -c SHA1_LAB1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1704483364336 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1704483364727 ""}
{ "Info" "0" "" "Project  = SHA1_LAB1" {  } {  } 0 0 "Project  = SHA1_LAB1" 0 0 "Fitter" 0 0 1704483364728 ""}
{ "Info" "0" "" "Revision = SHA1_LAB1" {  } {  } 0 0 "Revision = SHA1_LAB1" 0 0 "Fitter" 0 0 1704483364729 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1704483365254 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1704483365254 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SHA1_LAB1 5CGXFC5C6F27C7 " "Selected device 5CGXFC5C6F27C7 for design \"SHA1_LAB1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1704483365328 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1704483365397 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1704483365397 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1704483366006 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1704483366102 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1704483367132 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1704483367276 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 12 " "No exact pin location assignment(s) for 2 pins of 12 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1704483367519 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1704483373462 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 2271 global CLKCTRL_G15 " "clk~inputCLKENA0 with 2271 fanout uses global clock CLKCTRL_G15" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1704483373651 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1704483373651 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704483373652 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1704483373725 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1704483373734 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1704483373751 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1704483373768 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483375019 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483375019 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483375019 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483375019 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483375019 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483375019 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483375019 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483375019 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483375019 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483375019 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1704483375019 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483375019 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483375019 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483375019 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483375019 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483375019 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483375019 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483375019 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483375019 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483375019 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483375019 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483375019 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483375019 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483375019 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483375019 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483375019 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483375019 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483375019 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483375019 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483375019 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483375019 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483375019 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483375019 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483375019 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483375019 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483375019 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483375019 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1704483375019 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483375019 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1704483375019 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483375019 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1704483375019 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483375019 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483375019 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483375019 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1704483375019 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1704483375019 ""}
{ "Info" "ISTA_SDC_FOUND" "base_sys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'base_sys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1704483375075 ""}
{ "Info" "ISTA_SDC_FOUND" "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.sdc " "Reading SDC File: 'base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1704483375087 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_debug:the_base_sys_nios2_cpu_cpu_nios2_oci_debug\|monitor_ready clk " "Register base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_debug:the_base_sys_nios2_cpu_cpu_nios2_oci_debug\|monitor_ready is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1704483375118 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1704483375118 "|fsoc_lab|clk"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1704483375194 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1704483375194 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1704483375206 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1704483375206 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1704483375206 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1704483375206 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1704483375206 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1704483375290 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1704483375297 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1704483375488 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1704483375497 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "80 DSP block " "Packed 80 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1704483375497 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1704483375497 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1704483375497 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk " "Node \"clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1704483375822 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mode\[0\] " "Node \"mode\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mode\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1704483375822 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mode\[0\] " "Node \"mode\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mode\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1704483375822 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mode\[1\] " "Node \"mode\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mode\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1704483375822 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mode\[1\] " "Node \"mode\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mode\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1704483375822 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "q\[0\] " "Node \"q\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "q\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1704483375822 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "q\[1\] " "Node \"q\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "q\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1704483375822 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "q\[2\] " "Node \"q\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "q\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1704483375822 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "q\[3\] " "Node \"q\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "q\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1704483375822 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "q\[4\] " "Node \"q\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "q\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1704483375822 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "q\[5\] " "Node \"q\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "q\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1704483375822 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "q\[6\] " "Node \"q\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "q\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1704483375822 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "q\[7\] " "Node \"q\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "q\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1704483375822 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reset_n " "Node \"reset_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1704483375822 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1704483375822 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704483375823 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1704483379065 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1704483379837 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:08 " "Fitter placement preparation operations ending: elapsed time is 00:01:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704483447311 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1704483525749 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1704483529631 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704483529631 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1704483531270 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X34_Y0 X45_Y11 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X34_Y0 to location X45_Y11" {  } { { "loc" "" { Generic "C:/Users/robom/Desktop/lab1_FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X34_Y0 to location X45_Y11"} { { 12 { 0 ""} 34 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1704483536974 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1704483536974 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1704483542052 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1704483542052 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704483542056 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.60 " "Total time spent on timing analysis during the Fitter is 3.60 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1704483547209 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1704483547293 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1704483548772 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1704483548774 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1704483551275 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:12 " "Fitter post-fit operations ending: elapsed time is 00:00:12" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704483559488 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1704483559803 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/robom/Desktop/lab1_FPGA/output_files/SHA1_LAB1.fit.smsg " "Generated suppressed messages file C:/Users/robom/Desktop/lab1_FPGA/output_files/SHA1_LAB1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1704483560165 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 21 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6926 " "Peak virtual memory: 6926 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704483562132 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 05 20:39:22 2024 " "Processing ended: Fri Jan 05 20:39:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704483562132 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:19 " "Elapsed time: 00:03:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704483562132 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:14:38 " "Total CPU time (on all processors): 00:14:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704483562132 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1704483562132 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1704483563750 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704483563759 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 05 20:39:23 2024 " "Processing started: Fri Jan 05 20:39:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704483563759 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1704483563759 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SHA1_LAB1 -c SHA1_LAB1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SHA1_LAB1 -c SHA1_LAB1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1704483563759 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1704483565205 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1704483571817 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1704483571912 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1704483572205 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704483572294 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 05 20:39:32 2024 " "Processing ended: Fri Jan 05 20:39:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704483572294 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704483572294 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704483572294 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1704483572294 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1704483573050 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1704483574127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704483574134 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 05 20:39:33 2024 " "Processing started: Fri Jan 05 20:39:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704483574134 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1704483574134 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SHA1_LAB1 -c SHA1_LAB1 " "Command: quartus_sta SHA1_LAB1 -c SHA1_LAB1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1704483574135 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1704483574384 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1704483576273 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1704483576274 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704483576324 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704483576324 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483577107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483577107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483577107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483577107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483577107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483577107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483577107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483577107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483577107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483577107 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1704483577107 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483577107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483577107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483577107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483577107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483577107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483577107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483577107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483577107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483577107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483577107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483577107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483577107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483577107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483577107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483577107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483577107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483577107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483577107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483577107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483577107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483577107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483577107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483577107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483577107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483577107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483577107 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1704483577107 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483577107 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1704483577107 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483577107 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1704483577107 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483577107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483577107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704483577107 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1704483577107 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1704483577107 ""}
{ "Info" "ISTA_SDC_FOUND" "base_sys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'base_sys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1704483577151 ""}
{ "Info" "ISTA_SDC_FOUND" "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.sdc " "Reading SDC File: 'base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1704483577162 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_debug:the_base_sys_nios2_cpu_cpu_nios2_oci_debug\|monitor_ready clk " "Register base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_debug:the_base_sys_nios2_cpu_cpu_nios2_oci_debug\|monitor_ready is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1704483577190 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1704483577190 "|fsoc_lab|clk"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1704483577229 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704483577387 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1704483577400 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1704483577414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.170 " "Worst-case setup slack is 11.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483577458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483577458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.170               0.000 altera_reserved_tck  " "   11.170               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483577458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704483577458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483577468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483577468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 altera_reserved_tck  " "    0.148               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483577468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704483577468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.456 " "Worst-case recovery slack is 14.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483577474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483577474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.456               0.000 altera_reserved_tck  " "   14.456               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483577474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704483577474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.864 " "Worst-case removal slack is 0.864" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483577481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483577481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.864               0.000 altera_reserved_tck  " "    0.864               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483577481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704483577481 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.761 " "Worst-case minimum pulse width slack is 15.761" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483577484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483577484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.761               0.000 altera_reserved_tck  " "   15.761               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483577484 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704483577484 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704483577522 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704483577522 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704483577522 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704483577522 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704483577522 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.501 ns " "Worst Case Available Settling Time: 62.501 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704483577522 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704483577522 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704483577522 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704483577522 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704483577522 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704483577522 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704483577522 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1704483577527 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1704483577590 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1704483582276 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_debug:the_base_sys_nios2_cpu_cpu_nios2_oci_debug\|monitor_ready clk " "Register base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_debug:the_base_sys_nios2_cpu_cpu_nios2_oci_debug\|monitor_ready is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1704483582645 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1704483582645 "|fsoc_lab|clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704483582822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.238 " "Worst-case setup slack is 11.238" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483582858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483582858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.238               0.000 altera_reserved_tck  " "   11.238               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483582858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704483582858 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.134 " "Worst-case hold slack is 0.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483582869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483582869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134               0.000 altera_reserved_tck  " "    0.134               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483582869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704483582869 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.629 " "Worst-case recovery slack is 14.629" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483582877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483582877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.629               0.000 altera_reserved_tck  " "   14.629               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483582877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704483582877 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.793 " "Worst-case removal slack is 0.793" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483582887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483582887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.793               0.000 altera_reserved_tck  " "    0.793               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483582887 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704483582887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.754 " "Worst-case minimum pulse width slack is 15.754" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483582891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483582891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.754               0.000 altera_reserved_tck  " "   15.754               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483582891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704483582891 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704483582924 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704483582924 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704483582924 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704483582924 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704483582924 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.478 ns " "Worst Case Available Settling Time: 62.478 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704483582924 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704483582924 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704483582924 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704483582924 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704483582924 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704483582924 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704483582924 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1704483582928 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1704483583251 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1704483585762 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_debug:the_base_sys_nios2_cpu_cpu_nios2_oci_debug\|monitor_ready clk " "Register base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_debug:the_base_sys_nios2_cpu_cpu_nios2_oci_debug\|monitor_ready is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1704483586023 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1704483586023 "|fsoc_lab|clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704483586182 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.939 " "Worst-case setup slack is 13.939" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483586200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483586200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.939               0.000 altera_reserved_tck  " "   13.939               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483586200 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704483586200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.023 " "Worst-case hold slack is 0.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483586209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483586209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.023               0.000 altera_reserved_tck  " "    0.023               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483586209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704483586209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.708 " "Worst-case recovery slack is 15.708" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483586215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483586215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.708               0.000 altera_reserved_tck  " "   15.708               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483586215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704483586215 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.342 " "Worst-case removal slack is 0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483586221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483586221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 altera_reserved_tck  " "    0.342               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483586221 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704483586221 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.762 " "Worst-case minimum pulse width slack is 15.762" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483586226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483586226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.762               0.000 altera_reserved_tck  " "   15.762               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483586226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704483586226 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704483586260 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704483586260 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704483586260 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704483586260 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704483586260 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 64.247 ns " "Worst Case Available Settling Time: 64.247 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704483586260 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704483586260 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704483586260 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704483586260 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704483586260 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704483586260 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704483586260 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1704483586264 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_debug:the_base_sys_nios2_cpu_cpu_nios2_oci_debug\|monitor_ready clk " "Register base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_debug:the_base_sys_nios2_cpu_cpu_nios2_oci_debug\|monitor_ready is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1704483586697 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1704483586697 "|fsoc_lab|clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704483586924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.262 " "Worst-case setup slack is 14.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483586939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483586939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.262               0.000 altera_reserved_tck  " "   14.262               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483586939 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704483586939 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.010 " "Worst-case hold slack is 0.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483586948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483586948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.010               0.000 altera_reserved_tck  " "    0.010               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483586948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704483586948 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.853 " "Worst-case recovery slack is 15.853" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483586953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483586953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.853               0.000 altera_reserved_tck  " "   15.853               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483586953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704483586953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.300 " "Worst-case removal slack is 0.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483586958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483586958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 altera_reserved_tck  " "    0.300               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483586958 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704483586958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.781 " "Worst-case minimum pulse width slack is 15.781" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483586960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483586960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.781               0.000 altera_reserved_tck  " "   15.781               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704483586960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704483586960 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704483586996 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704483586996 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704483586996 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704483586996 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704483586996 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 64.392 ns " "Worst Case Available Settling Time: 64.392 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704483586996 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704483586996 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704483586996 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704483586996 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704483586996 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704483586996 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704483586996 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1704483588294 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1704483588295 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5306 " "Peak virtual memory: 5306 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704483588370 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 05 20:39:48 2024 " "Processing ended: Fri Jan 05 20:39:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704483588370 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704483588370 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704483588370 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1704483588370 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 39 s " "Quartus Prime Full Compilation was successful. 0 errors, 39 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1704483589214 ""}
