* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Jul 16 2019 20:08:24

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev  C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP17/PI9/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2drone  --package  SG48  --outdir  C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP17/PI9/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP17/PI9/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer\Pc2drone_pl.sdc  --dst_sdc_file  C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP17/PI9/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer\Pc2drone_pk.sdc  --devicename  iCE40UP5K  

***** Device Info *****
Chip: iCE40UP5K
Package: SG48
Size: 24 X 30

***** Design Utilization Info *****
Design: Pc2drone
Used Logic Cell: 2388/5280
Used Logic Tile: 399/660
Used IO Cell:    10/96
Used Bram Cell For iCE40: 0/30
Used PLL For iCE40: 0/1
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: clk_system_pll_g
Clock Source: Pc2drone_pll_inst.clk_system_pll 
Clock Driver: Pc2drone_pll_inst.PLLOUTCORE_derived_clock_RNI5FOA (ICE_GB)
Driver Position: (13, 0, 0)
Fanout to FF: 971
Fanout to Tile: 300


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
31|                                                     
30|   0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0   
29|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0   
28|   0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
27|   0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0   
26|   0 0 0 0 0 0 0 0 0 1 0 8 8 8 2 0 0 0 0 0 0 0 0 0   
25|   0 0 0 0 0 0 0 0 0 7 7 8 8 7 7 4 1 2 0 0 0 0 0 0   
24|   0 1 0 0 0 0 1 1 0 8 8 8 8 8 8 8 4 4 0 0 0 0 0 1   
23|   7 2 2 1 0 0 3 4 4 8 8 8 7 8 8 8 8 6 0 0 0 0 0 2   
22|   7 1 0 0 0 0 2 8 8 8 7 8 8 8 8 8 8 6 0 1 1 0 0 5   
21|   0 1 0 0 0 0 3 8 8 7 8 8 6 6 6 8 8 7 0 0 0 1 0 1   
20|   0 0 0 3 0 0 7 8 8 8 8 8 1 7 7 7 8 8 0 1 0 0 0 0   
19|   8 2 4 7 0 0 8 5 8 8 8 8 8 8 7 8 8 8 0 1 3 4 1 0   
18|   8 8 8 8 2 0 8 8 8 8 8 8 8 8 8 8 7 8 0 2 1 0 0 0   
17|   8 8 8 8 1 0 4 5 8 8 8 8 8 8 8 8 8 8 0 7 1 1 0 1   
16|   8 8 8 8 1 0 2 8 8 8 8 6 5 8 8 8 8 8 0 8 7 2 7 8   
15|   8 5 8 7 8 0 8 6 7 7 8 8 8 8 8 7 8 8 0 8 5 4 1 6   
14|   7 8 8 2 1 0 2 7 8 4 7 8 1 6 8 8 8 8 0 8 7 8 6 5   
13|   7 8 8 8 8 0 1 8 8 8 7 5 7 7 7 7 8 8 0 8 2 2 2 1   
12|   2 8 8 8 8 0 6 7 3 8 8 2 7 5 8 8 6 8 0 1 1 0 0 1   
11|   8 6 8 8 8 0 5 5 4 8 6 8 8 8 7 8 2 1 0 1 0 0 0 6   
10|   7 8 8 6 7 0 7 8 5 7 8 7 7 7 8 8 5 7 0 6 3 0 0 8   
 9|   4 5 8 3 0 0 6 7 8 8 3 8 8 8 8 6 8 8 0 6 8 0 0 0   
 8|   8 2 8 1 4 0 8 6 8 8 8 1 7 8 8 7 8 8 0 6 8 0 0 0   
 7|   2 1 0 1 8 0 8 7 7 7 6 8 8 8 8 8 8 8 0 6 3 0 0 0   
 6|   8 2 0 0 4 0 7 5 8 5 0 1 6 7 7 8 1 1 0 0 0 0 0 0   
 5|   7 5 0 0 2 0 4 2 8 3 0 1 6 6 7 0 3 0 0 0 0 0 0 0   
 4|   2 0 0 0 1 0 5 1 3 2 0 0 3 3 8 0 4 0 0 0 0 0 0 0   
 3|   0 0 0 0 0 0 0 0 2 0 0 0 5 8 8 0 0 0 0 0 0 0 0 0   
 2|   0 0 0 0 0 0 0 0 0 0 0 0 3 8 0 0 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 5.98

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
31|                                                                               
30|     0  0  0  0  0  0  0  0  0  0  0  2  0  0  0  0  0  0  0  0  0  0  0  0    
29|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0    
28|     0  0  0  0  0  0  0  0  2  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
27|     0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0    
26|     0  0  0  0  0  0  0  0  0  4  0 21 18 22  5  0  0  0  0  0  0  0  0  0    
25|     0  0  0  0  0  0  0  0  0 21 21 21 21 21 15 13  1  7  0  0  0  0  0  0    
24|     0  2  0  0  0  0  1  1  0 19 16 22 10 18  8 19 14 12  0  0  0  0  0  1    
23|     7  3  2  1  0  0  4 10  7 21 21 20 20 17 19 19 22 10  0  0  0  0  0  2    
22|     7  2  0  0  0  0  2 16  9 21 21 13 11 20 21 17 18  8  0  1  2  0  0  5    
21|     0  2  0  0  0  0  3 21  8 12 19 11 11 15 21 18 21 20  0  0  0  2  0  1    
20|     0  0  0  3  0  0  7 18 16 17 19 16  1 13 19 21 21 22  0  1  0  0  0  0    
19|     8  2  8  9  0  0  8 11 14 22 18 11  9 13 13 10 10 20  0  1  3  5  2  0    
18|    20 14 18 12  7  0 12 14 12 23 23 14 21  9 13 18  7  9  0  2  1  0  0  0    
17|    19  8 17 14  2  0 10  5 13 15 24 18 16 21 17 19 11 16  0 12  1  4  0  1    
16|     8 10 14 12  1  0  2 15 17 18 23 10  5 14 22 18 23 18  0 14 18  5  9  8    
15|     8 11 18 14 14  0 15  9 16 21 22 17  8 19 23 20 24 13  0 10  5 14  1 11    
14|    10 15 14  5  4  0  2 19 16 14 16 10  4 10 20 15 23 15  0 15  9  9  7  5    
13|    14 22 14 24 21  0  4 18 16  8 10  7  8 13 19 12 22 18  0 15  2  6  2  1    
12|     2 23 14 24 19  0 11 11  7  8 11  2 14 12  8 17 14 15  0  1  1  0  0  1    
11|     8 12 14 22 17  0  9 11  3 18 11  8 16 21 21 14  6  1  0  1  0  0  0  6    
10|     7 17 14 16 17  0  8 17 10  7 22 14 22 20 21 16  9 15  0 14  7  0  0  8    
 9|     4  5  9  9  0  0 16 16 16 11  7 16 21 21 21 17 24 13  0 13 17  0  0  0    
 8|     9  2 17  1 11  0 18 20 16 16 16  2 20 17 22 18 23 20  0  9 18  0  0  0    
 7|     2  2  0  1 16  0 18 17 17 15 16 16 21 15 16 17 20 16  0  8  5  0  0  0    
 6|     8  3  0  0  9  0 16 14 16 14  0  2 18 18 17 18  2  3  0  0  0  0  0  0    
 5|     7  6  0  0  4  0 13  6 16  8  0  4 15 17 14  0  8  0  0  0  0  0  0  0    
 4|     2  0  0  0  2  0 12  4  3  2  0  0 10  6  9  0  9  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  2  0  0  0 17 16 19  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0 10 16  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  3  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 24
Average number of input nets per logic tile: 12.23

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
31|                                                                               
30|     0  0  0  0  0  0  0  0  0  0  0  2  0  0  0  0  0  0  0  0  0  0  0  0    
29|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0    
28|     0  0  0  0  0  0  0  0  2  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
27|     0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0    
26|     0  0  0  0  0  0  0  0  0  4  0 28 28 28  5  0  0  0  0  0  0  0  0  0    
25|     0  0  0  0  0  0  0  0  0 25 26 28 27 24 24 13  1  8  0  0  0  0  0  0    
24|     0  2  0  0  0  0  1  1  0 30 25 23 22 28 17 29 15 16  0  0  0  0  0  1    
23|     7  4  2  1  0  0  5 16  7 28 27 20 26 27 32 25 28 12  0  0  0  0  0  2    
22|     7  2  0  0  0  0  4 16  9 30 27 24 23 30 31 23 31 18  0  1  2  0  0  5    
21|     0  2  0  0  0  0  3 28 29 17 25 23 13 20 21 28 28 28  0  0  0  2  0  1    
20|     0  0  0  3  0  0  7 25 28 24 26 22  1 17 25 24 31 23  0  1  0  0  0  0    
19|    20  2  9 17  0  0  8 11 32 24 24 25 18 15 21 27 23 20  0  1  3  8  2  0    
18|    20 14 20 23  7  0 21 25 21 23 23 19 32  9 18 28  7 20  0  2  1  0  0  0    
17|    19 20 19 24  2  0 12  5 18 22 24 25 29 28 24 28 22 16  0 25  1  4  0  1    
16|     8 22 22 18  1  0  2 27 24 30 23 12  5 32 24 25 23 23  0 25 26  5 17  8    
15|     8 19 20 16 24  0 32  9 26 24 23 29  8 28 23 22 24 25  0 22  5 14  1 14    
14|    18 20 24  5  4  0  2 25 16 15 28 21  4 17 20 22 23 24  0 25 10 18 12  5    
13|    21 22 24 24 31  0  4 27 17  8 27  9 14 22 25 22 23 20  0 25  2  6  2  1    
12|     2 23 24 24 29  0 19 26  8  8 25  2 14 18  8 31 22 27  0  1  1  0  0  1    
11|     8 23 24 23 30  0 12 14 12 32 14  8 18 29 27 14  6  1  0  1  0  0  0  6    
10|     7 30 18 20 26  0 23 30 10  7 22 14 28 24 29 18 11 25  0 22  7  0  0  8    
 9|     4  5  9  9  0  0 20 25 16 27  7 18 29 29 26 21 24 27  0 21 17  0  0  0    
 8|    16  2 17  1 13  0 29 24 16 21 23  2 26 28 28 27 23 29  0 21 18  0  0  0    
 7|     2  2  0  1 25  0 29 21 24 28 21 16 29 25 28 27 29 29  0 20  9  0  0  0    
 6|     8  4  0  0 14  0 23 16 16 18  0  2 24 23 25 28  2  3  0  0  0  0  0  0    
 5|     7 10  0  0  6  0 14  6 17 10  0  4 19 20 17  0 12  0  0  0  0  0  0  0    
 4|     2  0  0  0  2  0 15  4  3  2  0  0 10  6 15  0 12  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  2  0  0  0 20 16 28  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0 10 17  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  3  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 16.78

***** Run Time Info *****
Run Time:  3
