<root><simulation><result_generated_time />2023-05-16 18:36:18<layer><layer_spec />{'B': 1, 'K': 32, 'C': 3, 'OY': 150, 'OX': 150, 'IY': 301, 'IX': 301, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />19440000<total_data_size_element />{'W': 864, 'I': 271803, 'O': 720000}<total_data_reuse />{'W': 22500, 'I': 71.52238937760069, 'O': 27}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />41/50</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [3, 1, 1], 'I': [900, 1, 1], 'O': [300, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 30)], [('OX', 2), ('OY', 5)]], [[], [('FY', 3)]], [], []]<I />[[], [[('OY', 30)], [('FY', 3), ('OX', 2), ('OY', 5)]], [], []]<O />[[[], [('FY', 3)]], [[('OY', 30)], [('OX', 2), ('OY', 5)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 4), ('C', 3), ('OX', 3)], [('FX', 3), ('K', 4), ('OX', 25)], []]<I />[[('K', 2), ('K', 4), ('C', 3), ('OX', 3), ('FX', 3), ('K', 4)], [('OX', 25)], []]<O />[[('K', 2), ('K', 4), ('C', 3), ('OX', 3), ('FX', 3)], [('K', 4), ('OX', 25)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [300.0, 3, 25, 1], 'I': [2.96, 24.16, 1.0, 1.0], 'O': [3.0, 9, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, True, False, False]<used_mem_size_bit />{'W': [192, 6912, 6912], 'I': [168, 2174424, 2174424], 'O': [192, 5760000, 5760000], 'O_partial': [192, 0, 0], 'O_final': [0, 5760000, 5760000]}<actual_mem_utilization_individual />{'W': [0.38, 0.0, 0.0], 'I': [0.33, 0.06, 0.0], 'O': [0.38, 0.17, 0.0]}<actual_mem_utilization_shared />{'W': [0.38, 0.24, 0.0], 'I': [0.33, 0.24, 0.0], 'O': [0.38, 0.24, 0.0]}<effective_mem_size_bit />{'W': [192, 6912, 6912], 'I': [168, 2174424, 2174424], 'O': [192, 1440000, 5760000], 'O_partial': [192, 0, 0], 'O_final': [0, 1440000, 5760000]}<total_unit_count />{'W': [900, 3, 1, 1], 'I': [900, 900, 1, 1], 'O': [900, 300, 1, 1]}<unique_unit_count />{'W': [3, 3, 1, 1], 'I': [304, 602, 1, 1], 'O': [300, 300, 1, 1]}<duplicate_unit_count />{'W': [300.0, 1.0, 1.0, 1.0], 'I': [2.960526315789474, 1.495016611295681, 1.0, 1.0], 'O': [3.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[64800, 21600], [21600, 864], [864, 0]]<I />[[1227109, 406350], [271803, 271803], [271803, 0]]<O />[[(5760000, 6480000), (720000, 0)], [(0, 720000), (720000, 0)], [(0, 720000), (0, 0)]]<O_partial />[[(5760000, 6480000), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (720000, 0)], [(0, 720000), (720000, 0)], [(0, 720000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[8100, 2700], [338, 14], [3, 0]]<I />[[153389, 50794], [4247, 4247], [1062, 0]]<O />[[(720000, 810000), (90000, 0)], [(0, 11250), (11250, 0)], [(0, 2812), (0, 0)]]<O_partial />[([720000, 810000], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [90000, 0]), ([0, 11250], [11250, 0]), ([0, 2812], [0, 0])]</mem_access_count_word><mac_count><active />19440000<idle />2678400</mac_count></basic_info><energy><total_energy />42638673.7<mem_energy_breakdown><W />[3.7, 36.8, 4.5]<I />[70.1, 841.7, 1414.1]<O />[567.5, 2229.6, 3745.8]</mem_energy_breakdown><MAC_energy><active_MAC />42495840.0<idle_MAC />133920.0<total />42629760.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.734<utilization_without_data_loading />0.8789<utilization_spatial />0.8789<utilization_temporal_with_data_loading />0.8351<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />25864<latency_cycle_without_data_loading />21600<ideal_computing_cycle />21600<data_loading><load_cycle_total />4264<load_cycle_individual />{'W': [3, 14, 0], 'I': [198, 4247, 0]}<load_cycle_combined />{'W': 14, 'I': 4247}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-21599], [-20631, -21229], [-21600, -21600]], 'I': [[-21599], [-20664, -15984], [-21600, -21600]], 'O': [[-21600], [-21300, -10300], [-10350, -18788]]}<mem_stall_cycle_shared />{'W': [[-21599], [-20631, 0], [0, 0]], 'I': [[-21599], [-20664, 0], [0, 0]], 'O': [[-21600], [-21300, -10300], [-10350, -18788]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [192, 6912, 6912], 'I': [168, 2174424, 2174424], 'O': [192, 5760000, 5760000], 'O_partial': [192, 0, 0], 'O_final': [0, 5760000, 5760000]}<data_size_each_level_total />{'W': [576, 6912, 6912], 'I': [101136, 2174424, 2174424], 'O': [57600, 5760000, 5760000]}<loop_cycles_each_level />{'W': [72, 21600, 21600], 'I': [864, 21600, 21600], 'O': [216, 21600, 21600]}<top_ir_loop_size />{'W': [3, 25, 1], 'I': [12, 1, 1], 'O': [3, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 2.7], [8.0, 0.3], [0.3, 0.3]], 'I': [[4.0, 0.2], [117.1, 100.7], [100.7, 100.7]], 'O': [[8.0, 0.9], [266.7, 266.7], [266.7, 266.7]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [24.0, 8.0], [8.0, 0.3]], 'I': [[4.0, 2.3], [1404.7, 100.7], [100.7, 100.7]], 'O': [[8.0, 2.7], [800.0, 266.7], [266.7, 266.7]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 2.7], [8.0, 0.3], [0.3, 0]], 'I': [[4.0, 0.2], [117.1, 100.7], [100.7, 0]], 'O': [[8.0, 0.9], [266.7, 266.7], [266.7, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 2.7], [391.7, 367.7], [101.0, 266.7]], 'I': [[4.0, 0.2], [391.7, 367.7], [101.0, 266.7]], 'O': [[8.0, 0.9], [391.7, 367.7], [101.0, 266.7]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 21600], [72, 72, 300], [21600, 21600, 1]], 'I': [[1, 1, 21600], [864, 864, 25], [21600, 21600, 1]], 'O': [[1, 1, 21600], [216, 216, 100], [21600, 21600, 1]]}<trans_time_real />{'W': [[0, 1, 21600], [[3, 72, 300], [1, 72, 300]], [[14, 21600, 1], [3, 21600, 1]]], 'I': [[0, 1, 21600], [[3, 864, 25], [198, 864, 25]], [[4247, 21600, 1], [1062, 21600, 1]]], 'O': [[0, 1, 21600], [[3, 216, 100], [113, 216, 100]], [[11250, 21600, 1], [2812, 21600, 1]]]}<single_stall_cycle />{'W': [[-1], [-69, -71], [-21586, -21597]], 'I': [[-1], [-861, -666], [-17353, -20538]], 'O': [[-1], [-213, -103], [-10350, -18788]]}<single_stall_count />{'W': [21599, 299, 0], 'I': [21599, 24, 0], 'O': [21600, 100, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [11250, 0]}, 1: {'W': [897, 0], 'I': [4752, 0], 'O': [11300, 11250]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-21600, -21600], [-10350, -21600]], 1: [[-15951, -21600], [-10300, -10350]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.2<mem_area />121.1<mem_area_percentage />99.9 %</area></results><elapsed_time_second />1</simulation></root>