// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _correlatorPre_HH_
#define _correlatorPre_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "correlateTopPreambkb.h"

namespace ap_rtl {

struct correlatorPre : public sc_module {
    // Port declarations 520
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<4> > phaseClass_V;
    sc_in< sc_lv<16> > cor_phaseClass15i_V_15;
    sc_in< sc_lv<16> > cor_phaseClass15q_V_15;
    sc_in< sc_lv<16> > cor_phaseClass15i_V_14;
    sc_in< sc_lv<16> > cor_phaseClass15q_V_14;
    sc_in< sc_lv<16> > cor_phaseClass15i_V_13;
    sc_in< sc_lv<16> > cor_phaseClass15q_V_13;
    sc_in< sc_lv<16> > cor_phaseClass15i_V_12;
    sc_in< sc_lv<16> > cor_phaseClass15q_V_12;
    sc_in< sc_lv<16> > cor_phaseClass15i_V_11;
    sc_in< sc_lv<16> > cor_phaseClass15q_V_11;
    sc_in< sc_lv<16> > cor_phaseClass15i_V_10;
    sc_in< sc_lv<16> > cor_phaseClass15q_V_10;
    sc_in< sc_lv<16> > cor_phaseClass15i_V_9;
    sc_in< sc_lv<16> > cor_phaseClass15q_V_9;
    sc_in< sc_lv<16> > cor_phaseClass15i_V_8;
    sc_in< sc_lv<16> > cor_phaseClass15q_V_8;
    sc_in< sc_lv<16> > cor_phaseClass15i_V_7;
    sc_in< sc_lv<16> > cor_phaseClass15q_V_7;
    sc_in< sc_lv<16> > cor_phaseClass15i_V_6;
    sc_in< sc_lv<16> > cor_phaseClass15q_V_6;
    sc_in< sc_lv<16> > cor_phaseClass15i_V_5;
    sc_in< sc_lv<16> > cor_phaseClass15q_V_5;
    sc_in< sc_lv<16> > cor_phaseClass15i_V_4;
    sc_in< sc_lv<16> > cor_phaseClass15q_V_4;
    sc_in< sc_lv<16> > cor_phaseClass15i_V_3;
    sc_in< sc_lv<16> > cor_phaseClass15q_V_3;
    sc_in< sc_lv<16> > cor_phaseClass15i_V_2;
    sc_in< sc_lv<16> > cor_phaseClass15q_V_2;
    sc_in< sc_lv<16> > cor_phaseClass15i_V_1;
    sc_in< sc_lv<16> > cor_phaseClass15q_V_1;
    sc_in< sc_lv<16> > cor_phaseClass15i_V_s;
    sc_in< sc_lv<16> > cor_phaseClass15q_V_s;
    sc_in< sc_lv<16> > cor_phaseClass14i_V_15;
    sc_in< sc_lv<16> > cor_phaseClass14q_V_15;
    sc_in< sc_lv<16> > cor_phaseClass14i_V_14;
    sc_in< sc_lv<16> > cor_phaseClass14q_V_14;
    sc_in< sc_lv<16> > cor_phaseClass14i_V_13;
    sc_in< sc_lv<16> > cor_phaseClass14q_V_13;
    sc_in< sc_lv<16> > cor_phaseClass14i_V_12;
    sc_in< sc_lv<16> > cor_phaseClass14q_V_12;
    sc_in< sc_lv<16> > cor_phaseClass14i_V_11;
    sc_in< sc_lv<16> > cor_phaseClass14q_V_11;
    sc_in< sc_lv<16> > cor_phaseClass14i_V_10;
    sc_in< sc_lv<16> > cor_phaseClass14q_V_10;
    sc_in< sc_lv<16> > cor_phaseClass14i_V_9;
    sc_in< sc_lv<16> > cor_phaseClass14q_V_9;
    sc_in< sc_lv<16> > cor_phaseClass14i_V_8;
    sc_in< sc_lv<16> > cor_phaseClass14q_V_8;
    sc_in< sc_lv<16> > cor_phaseClass14i_V_7;
    sc_in< sc_lv<16> > cor_phaseClass14q_V_7;
    sc_in< sc_lv<16> > cor_phaseClass14i_V_6;
    sc_in< sc_lv<16> > cor_phaseClass14q_V_6;
    sc_in< sc_lv<16> > cor_phaseClass14i_V_5;
    sc_in< sc_lv<16> > cor_phaseClass14q_V_5;
    sc_in< sc_lv<16> > cor_phaseClass14i_V_4;
    sc_in< sc_lv<16> > cor_phaseClass14q_V_4;
    sc_in< sc_lv<16> > cor_phaseClass14i_V_3;
    sc_in< sc_lv<16> > cor_phaseClass14q_V_3;
    sc_in< sc_lv<16> > cor_phaseClass14i_V_2;
    sc_in< sc_lv<16> > cor_phaseClass14q_V_2;
    sc_in< sc_lv<16> > cor_phaseClass14i_V_1;
    sc_in< sc_lv<16> > cor_phaseClass14q_V_1;
    sc_in< sc_lv<16> > cor_phaseClass14i_V_s;
    sc_in< sc_lv<16> > cor_phaseClass14q_V_s;
    sc_in< sc_lv<16> > cor_phaseClass13i_V_15;
    sc_in< sc_lv<16> > cor_phaseClass13q_V_15;
    sc_in< sc_lv<16> > cor_phaseClass13i_V_14;
    sc_in< sc_lv<16> > cor_phaseClass13q_V_14;
    sc_in< sc_lv<16> > cor_phaseClass13i_V_13;
    sc_in< sc_lv<16> > cor_phaseClass13q_V_13;
    sc_in< sc_lv<16> > cor_phaseClass13i_V_12;
    sc_in< sc_lv<16> > cor_phaseClass13q_V_12;
    sc_in< sc_lv<16> > cor_phaseClass13i_V_11;
    sc_in< sc_lv<16> > cor_phaseClass13q_V_11;
    sc_in< sc_lv<16> > cor_phaseClass13i_V_10;
    sc_in< sc_lv<16> > cor_phaseClass13q_V_10;
    sc_in< sc_lv<16> > cor_phaseClass13i_V_9;
    sc_in< sc_lv<16> > cor_phaseClass13q_V_9;
    sc_in< sc_lv<16> > cor_phaseClass13i_V_8;
    sc_in< sc_lv<16> > cor_phaseClass13q_V_8;
    sc_in< sc_lv<16> > cor_phaseClass13i_V_7;
    sc_in< sc_lv<16> > cor_phaseClass13q_V_7;
    sc_in< sc_lv<16> > cor_phaseClass13i_V_6;
    sc_in< sc_lv<16> > cor_phaseClass13q_V_6;
    sc_in< sc_lv<16> > cor_phaseClass13i_V_5;
    sc_in< sc_lv<16> > cor_phaseClass13q_V_5;
    sc_in< sc_lv<16> > cor_phaseClass13i_V_4;
    sc_in< sc_lv<16> > cor_phaseClass13q_V_4;
    sc_in< sc_lv<16> > cor_phaseClass13i_V_3;
    sc_in< sc_lv<16> > cor_phaseClass13q_V_3;
    sc_in< sc_lv<16> > cor_phaseClass13i_V_2;
    sc_in< sc_lv<16> > cor_phaseClass13q_V_2;
    sc_in< sc_lv<16> > cor_phaseClass13i_V_1;
    sc_in< sc_lv<16> > cor_phaseClass13q_V_1;
    sc_in< sc_lv<16> > cor_phaseClass13i_V_s;
    sc_in< sc_lv<16> > cor_phaseClass13q_V_s;
    sc_in< sc_lv<16> > cor_phaseClass12i_V_15;
    sc_in< sc_lv<16> > cor_phaseClass12q_V_15;
    sc_in< sc_lv<16> > cor_phaseClass12i_V_14;
    sc_in< sc_lv<16> > cor_phaseClass12q_V_14;
    sc_in< sc_lv<16> > cor_phaseClass12i_V_13;
    sc_in< sc_lv<16> > cor_phaseClass12q_V_13;
    sc_in< sc_lv<16> > cor_phaseClass12i_V_12;
    sc_in< sc_lv<16> > cor_phaseClass12q_V_12;
    sc_in< sc_lv<16> > cor_phaseClass12i_V_11;
    sc_in< sc_lv<16> > cor_phaseClass12q_V_11;
    sc_in< sc_lv<16> > cor_phaseClass12i_V_10;
    sc_in< sc_lv<16> > cor_phaseClass12q_V_10;
    sc_in< sc_lv<16> > cor_phaseClass12i_V_9;
    sc_in< sc_lv<16> > cor_phaseClass12q_V_9;
    sc_in< sc_lv<16> > cor_phaseClass12i_V_8;
    sc_in< sc_lv<16> > cor_phaseClass12q_V_8;
    sc_in< sc_lv<16> > cor_phaseClass12i_V_7;
    sc_in< sc_lv<16> > cor_phaseClass12q_V_7;
    sc_in< sc_lv<16> > cor_phaseClass12i_V_6;
    sc_in< sc_lv<16> > cor_phaseClass12q_V_6;
    sc_in< sc_lv<16> > cor_phaseClass12i_V_5;
    sc_in< sc_lv<16> > cor_phaseClass12q_V_5;
    sc_in< sc_lv<16> > cor_phaseClass12i_V_4;
    sc_in< sc_lv<16> > cor_phaseClass12q_V_4;
    sc_in< sc_lv<16> > cor_phaseClass12i_V_3;
    sc_in< sc_lv<16> > cor_phaseClass12q_V_3;
    sc_in< sc_lv<16> > cor_phaseClass12i_V_2;
    sc_in< sc_lv<16> > cor_phaseClass12q_V_2;
    sc_in< sc_lv<16> > cor_phaseClass12i_V_1;
    sc_in< sc_lv<16> > cor_phaseClass12q_V_1;
    sc_in< sc_lv<16> > cor_phaseClass12i_V_s;
    sc_in< sc_lv<16> > cor_phaseClass12q_V_s;
    sc_in< sc_lv<16> > cor_phaseClass11i_V_15;
    sc_in< sc_lv<16> > cor_phaseClass11q_V_15;
    sc_in< sc_lv<16> > cor_phaseClass11i_V_14;
    sc_in< sc_lv<16> > cor_phaseClass11q_V_14;
    sc_in< sc_lv<16> > cor_phaseClass11i_V_13;
    sc_in< sc_lv<16> > cor_phaseClass11q_V_13;
    sc_in< sc_lv<16> > cor_phaseClass11i_V_12;
    sc_in< sc_lv<16> > cor_phaseClass11q_V_12;
    sc_in< sc_lv<16> > cor_phaseClass11i_V_11;
    sc_in< sc_lv<16> > cor_phaseClass11q_V_11;
    sc_in< sc_lv<16> > cor_phaseClass11i_V_10;
    sc_in< sc_lv<16> > cor_phaseClass11q_V_10;
    sc_in< sc_lv<16> > cor_phaseClass11i_V_9;
    sc_in< sc_lv<16> > cor_phaseClass11q_V_9;
    sc_in< sc_lv<16> > cor_phaseClass11i_V_8;
    sc_in< sc_lv<16> > cor_phaseClass11q_V_8;
    sc_in< sc_lv<16> > cor_phaseClass11i_V_7;
    sc_in< sc_lv<16> > cor_phaseClass11q_V_7;
    sc_in< sc_lv<16> > cor_phaseClass11i_V_6;
    sc_in< sc_lv<16> > cor_phaseClass11q_V_6;
    sc_in< sc_lv<16> > cor_phaseClass11i_V_5;
    sc_in< sc_lv<16> > cor_phaseClass11q_V_5;
    sc_in< sc_lv<16> > cor_phaseClass11i_V_4;
    sc_in< sc_lv<16> > cor_phaseClass11q_V_4;
    sc_in< sc_lv<16> > cor_phaseClass11i_V_3;
    sc_in< sc_lv<16> > cor_phaseClass11q_V_3;
    sc_in< sc_lv<16> > cor_phaseClass11i_V_2;
    sc_in< sc_lv<16> > cor_phaseClass11q_V_2;
    sc_in< sc_lv<16> > cor_phaseClass11i_V_1;
    sc_in< sc_lv<16> > cor_phaseClass11q_V_1;
    sc_in< sc_lv<16> > cor_phaseClass11i_V_s;
    sc_in< sc_lv<16> > cor_phaseClass11q_V_s;
    sc_in< sc_lv<16> > cor_phaseClass10i_V_15;
    sc_in< sc_lv<16> > cor_phaseClass10q_V_15;
    sc_in< sc_lv<16> > cor_phaseClass10i_V_14;
    sc_in< sc_lv<16> > cor_phaseClass10q_V_14;
    sc_in< sc_lv<16> > cor_phaseClass10i_V_13;
    sc_in< sc_lv<16> > cor_phaseClass10q_V_13;
    sc_in< sc_lv<16> > cor_phaseClass10i_V_12;
    sc_in< sc_lv<16> > cor_phaseClass10q_V_12;
    sc_in< sc_lv<16> > cor_phaseClass10i_V_11;
    sc_in< sc_lv<16> > cor_phaseClass10q_V_11;
    sc_in< sc_lv<16> > cor_phaseClass10i_V_10;
    sc_in< sc_lv<16> > cor_phaseClass10q_V_10;
    sc_in< sc_lv<16> > cor_phaseClass10i_V_9;
    sc_in< sc_lv<16> > cor_phaseClass10q_V_9;
    sc_in< sc_lv<16> > cor_phaseClass10i_V_8;
    sc_in< sc_lv<16> > cor_phaseClass10q_V_8;
    sc_in< sc_lv<16> > cor_phaseClass10i_V_7;
    sc_in< sc_lv<16> > cor_phaseClass10q_V_7;
    sc_in< sc_lv<16> > cor_phaseClass10i_V_6;
    sc_in< sc_lv<16> > cor_phaseClass10q_V_6;
    sc_in< sc_lv<16> > cor_phaseClass10i_V_5;
    sc_in< sc_lv<16> > cor_phaseClass10q_V_5;
    sc_in< sc_lv<16> > cor_phaseClass10i_V_4;
    sc_in< sc_lv<16> > cor_phaseClass10q_V_4;
    sc_in< sc_lv<16> > cor_phaseClass10i_V_3;
    sc_in< sc_lv<16> > cor_phaseClass10q_V_3;
    sc_in< sc_lv<16> > cor_phaseClass10i_V_2;
    sc_in< sc_lv<16> > cor_phaseClass10q_V_2;
    sc_in< sc_lv<16> > cor_phaseClass10i_V_1;
    sc_in< sc_lv<16> > cor_phaseClass10q_V_1;
    sc_in< sc_lv<16> > cor_phaseClass10i_V_s;
    sc_in< sc_lv<16> > cor_phaseClass10q_V_s;
    sc_in< sc_lv<16> > cor_phaseClass9i_V_15;
    sc_in< sc_lv<16> > cor_phaseClass9q_V_15;
    sc_in< sc_lv<16> > cor_phaseClass9i_V_14;
    sc_in< sc_lv<16> > cor_phaseClass9q_V_14;
    sc_in< sc_lv<16> > cor_phaseClass9i_V_13;
    sc_in< sc_lv<16> > cor_phaseClass9q_V_13;
    sc_in< sc_lv<16> > cor_phaseClass9i_V_12;
    sc_in< sc_lv<16> > cor_phaseClass9q_V_12;
    sc_in< sc_lv<16> > cor_phaseClass9i_V_11;
    sc_in< sc_lv<16> > cor_phaseClass9q_V_11;
    sc_in< sc_lv<16> > cor_phaseClass9i_V_10;
    sc_in< sc_lv<16> > cor_phaseClass9q_V_10;
    sc_in< sc_lv<16> > cor_phaseClass9i_V_9;
    sc_in< sc_lv<16> > cor_phaseClass9q_V_9;
    sc_in< sc_lv<16> > cor_phaseClass9i_V_8;
    sc_in< sc_lv<16> > cor_phaseClass9q_V_8;
    sc_in< sc_lv<16> > cor_phaseClass9i_V_7;
    sc_in< sc_lv<16> > cor_phaseClass9q_V_7;
    sc_in< sc_lv<16> > cor_phaseClass9i_V_6;
    sc_in< sc_lv<16> > cor_phaseClass9q_V_6;
    sc_in< sc_lv<16> > cor_phaseClass9i_V_5;
    sc_in< sc_lv<16> > cor_phaseClass9q_V_5;
    sc_in< sc_lv<16> > cor_phaseClass9i_V_4;
    sc_in< sc_lv<16> > cor_phaseClass9q_V_4;
    sc_in< sc_lv<16> > cor_phaseClass9i_V_3;
    sc_in< sc_lv<16> > cor_phaseClass9q_V_3;
    sc_in< sc_lv<16> > cor_phaseClass9i_V_2;
    sc_in< sc_lv<16> > cor_phaseClass9q_V_2;
    sc_in< sc_lv<16> > cor_phaseClass9i_V_1;
    sc_in< sc_lv<16> > cor_phaseClass9q_V_1;
    sc_in< sc_lv<16> > cor_phaseClass9i_V_0;
    sc_in< sc_lv<16> > cor_phaseClass9q_V_0;
    sc_in< sc_lv<16> > cor_phaseClass8i_V_15;
    sc_in< sc_lv<16> > cor_phaseClass8q_V_15;
    sc_in< sc_lv<16> > cor_phaseClass8i_V_14;
    sc_in< sc_lv<16> > cor_phaseClass8q_V_14;
    sc_in< sc_lv<16> > cor_phaseClass8i_V_13;
    sc_in< sc_lv<16> > cor_phaseClass8q_V_13;
    sc_in< sc_lv<16> > cor_phaseClass8i_V_12;
    sc_in< sc_lv<16> > cor_phaseClass8q_V_12;
    sc_in< sc_lv<16> > cor_phaseClass8i_V_11;
    sc_in< sc_lv<16> > cor_phaseClass8q_V_11;
    sc_in< sc_lv<16> > cor_phaseClass8i_V_10;
    sc_in< sc_lv<16> > cor_phaseClass8q_V_10;
    sc_in< sc_lv<16> > cor_phaseClass8i_V_9;
    sc_in< sc_lv<16> > cor_phaseClass8q_V_9;
    sc_in< sc_lv<16> > cor_phaseClass8i_V_8;
    sc_in< sc_lv<16> > cor_phaseClass8q_V_8;
    sc_in< sc_lv<16> > cor_phaseClass8i_V_7;
    sc_in< sc_lv<16> > cor_phaseClass8q_V_7;
    sc_in< sc_lv<16> > cor_phaseClass8i_V_6;
    sc_in< sc_lv<16> > cor_phaseClass8q_V_6;
    sc_in< sc_lv<16> > cor_phaseClass8i_V_5;
    sc_in< sc_lv<16> > cor_phaseClass8q_V_5;
    sc_in< sc_lv<16> > cor_phaseClass8i_V_4;
    sc_in< sc_lv<16> > cor_phaseClass8q_V_4;
    sc_in< sc_lv<16> > cor_phaseClass8i_V_3;
    sc_in< sc_lv<16> > cor_phaseClass8q_V_3;
    sc_in< sc_lv<16> > cor_phaseClass8i_V_2;
    sc_in< sc_lv<16> > cor_phaseClass8q_V_2;
    sc_in< sc_lv<16> > cor_phaseClass8i_V_1;
    sc_in< sc_lv<16> > cor_phaseClass8q_V_1;
    sc_in< sc_lv<16> > cor_phaseClass8i_V_0;
    sc_in< sc_lv<16> > cor_phaseClass8q_V_0;
    sc_in< sc_lv<16> > cor_phaseClass7i_V_15;
    sc_in< sc_lv<16> > cor_phaseClass7q_V_15;
    sc_in< sc_lv<16> > cor_phaseClass7i_V_14;
    sc_in< sc_lv<16> > cor_phaseClass7q_V_14;
    sc_in< sc_lv<16> > cor_phaseClass7i_V_13;
    sc_in< sc_lv<16> > cor_phaseClass7q_V_13;
    sc_in< sc_lv<16> > cor_phaseClass7i_V_12;
    sc_in< sc_lv<16> > cor_phaseClass7q_V_12;
    sc_in< sc_lv<16> > cor_phaseClass7i_V_11;
    sc_in< sc_lv<16> > cor_phaseClass7q_V_11;
    sc_in< sc_lv<16> > cor_phaseClass7i_V_10;
    sc_in< sc_lv<16> > cor_phaseClass7q_V_10;
    sc_in< sc_lv<16> > cor_phaseClass7i_V_9;
    sc_in< sc_lv<16> > cor_phaseClass7q_V_9;
    sc_in< sc_lv<16> > cor_phaseClass7i_V_8;
    sc_in< sc_lv<16> > cor_phaseClass7q_V_8;
    sc_in< sc_lv<16> > cor_phaseClass7i_V_7;
    sc_in< sc_lv<16> > cor_phaseClass7q_V_7;
    sc_in< sc_lv<16> > cor_phaseClass7i_V_6;
    sc_in< sc_lv<16> > cor_phaseClass7q_V_6;
    sc_in< sc_lv<16> > cor_phaseClass7i_V_5;
    sc_in< sc_lv<16> > cor_phaseClass7q_V_5;
    sc_in< sc_lv<16> > cor_phaseClass7i_V_4;
    sc_in< sc_lv<16> > cor_phaseClass7q_V_4;
    sc_in< sc_lv<16> > cor_phaseClass7i_V_3;
    sc_in< sc_lv<16> > cor_phaseClass7q_V_3;
    sc_in< sc_lv<16> > cor_phaseClass7i_V_2;
    sc_in< sc_lv<16> > cor_phaseClass7q_V_2;
    sc_in< sc_lv<16> > cor_phaseClass7i_V_1;
    sc_in< sc_lv<16> > cor_phaseClass7q_V_1;
    sc_in< sc_lv<16> > cor_phaseClass7i_V_0;
    sc_in< sc_lv<16> > cor_phaseClass7q_V_0;
    sc_in< sc_lv<16> > cor_phaseClass6i_V_15;
    sc_in< sc_lv<16> > cor_phaseClass6q_V_15;
    sc_in< sc_lv<16> > cor_phaseClass6i_V_14;
    sc_in< sc_lv<16> > cor_phaseClass6q_V_14;
    sc_in< sc_lv<16> > cor_phaseClass6i_V_13;
    sc_in< sc_lv<16> > cor_phaseClass6q_V_13;
    sc_in< sc_lv<16> > cor_phaseClass6i_V_12;
    sc_in< sc_lv<16> > cor_phaseClass6q_V_12;
    sc_in< sc_lv<16> > cor_phaseClass6i_V_11;
    sc_in< sc_lv<16> > cor_phaseClass6q_V_11;
    sc_in< sc_lv<16> > cor_phaseClass6i_V_10;
    sc_in< sc_lv<16> > cor_phaseClass6q_V_10;
    sc_in< sc_lv<16> > cor_phaseClass6i_V_9;
    sc_in< sc_lv<16> > cor_phaseClass6q_V_9;
    sc_in< sc_lv<16> > cor_phaseClass6i_V_8;
    sc_in< sc_lv<16> > cor_phaseClass6q_V_8;
    sc_in< sc_lv<16> > cor_phaseClass6i_V_7;
    sc_in< sc_lv<16> > cor_phaseClass6q_V_7;
    sc_in< sc_lv<16> > cor_phaseClass6i_V_6;
    sc_in< sc_lv<16> > cor_phaseClass6q_V_6;
    sc_in< sc_lv<16> > cor_phaseClass6i_V_5;
    sc_in< sc_lv<16> > cor_phaseClass6q_V_5;
    sc_in< sc_lv<16> > cor_phaseClass6i_V_4;
    sc_in< sc_lv<16> > cor_phaseClass6q_V_4;
    sc_in< sc_lv<16> > cor_phaseClass6i_V_3;
    sc_in< sc_lv<16> > cor_phaseClass6q_V_3;
    sc_in< sc_lv<16> > cor_phaseClass6i_V_2;
    sc_in< sc_lv<16> > cor_phaseClass6q_V_2;
    sc_in< sc_lv<16> > cor_phaseClass6i_V_1;
    sc_in< sc_lv<16> > cor_phaseClass6q_V_1;
    sc_in< sc_lv<16> > cor_phaseClass6i_V_0;
    sc_in< sc_lv<16> > cor_phaseClass6q_V_0;
    sc_in< sc_lv<16> > cor_phaseClass5i_V_15;
    sc_in< sc_lv<16> > cor_phaseClass5q_V_15;
    sc_in< sc_lv<16> > cor_phaseClass5i_V_14;
    sc_in< sc_lv<16> > cor_phaseClass5q_V_14;
    sc_in< sc_lv<16> > cor_phaseClass5i_V_13;
    sc_in< sc_lv<16> > cor_phaseClass5q_V_13;
    sc_in< sc_lv<16> > cor_phaseClass5i_V_12;
    sc_in< sc_lv<16> > cor_phaseClass5q_V_12;
    sc_in< sc_lv<16> > cor_phaseClass5i_V_11;
    sc_in< sc_lv<16> > cor_phaseClass5q_V_11;
    sc_in< sc_lv<16> > cor_phaseClass5i_V_10;
    sc_in< sc_lv<16> > cor_phaseClass5q_V_10;
    sc_in< sc_lv<16> > cor_phaseClass5i_V_9;
    sc_in< sc_lv<16> > cor_phaseClass5q_V_9;
    sc_in< sc_lv<16> > cor_phaseClass5i_V_8;
    sc_in< sc_lv<16> > cor_phaseClass5q_V_8;
    sc_in< sc_lv<16> > cor_phaseClass5i_V_7;
    sc_in< sc_lv<16> > cor_phaseClass5q_V_7;
    sc_in< sc_lv<16> > cor_phaseClass5i_V_6;
    sc_in< sc_lv<16> > cor_phaseClass5q_V_6;
    sc_in< sc_lv<16> > cor_phaseClass5i_V_5;
    sc_in< sc_lv<16> > cor_phaseClass5q_V_5;
    sc_in< sc_lv<16> > cor_phaseClass5i_V_4;
    sc_in< sc_lv<16> > cor_phaseClass5q_V_4;
    sc_in< sc_lv<16> > cor_phaseClass5i_V_3;
    sc_in< sc_lv<16> > cor_phaseClass5q_V_3;
    sc_in< sc_lv<16> > cor_phaseClass5i_V_2;
    sc_in< sc_lv<16> > cor_phaseClass5q_V_2;
    sc_in< sc_lv<16> > cor_phaseClass5i_V_1;
    sc_in< sc_lv<16> > cor_phaseClass5q_V_1;
    sc_in< sc_lv<16> > cor_phaseClass5i_V_0;
    sc_in< sc_lv<16> > cor_phaseClass5q_V_0;
    sc_in< sc_lv<16> > cor_phaseClass4i_V_15;
    sc_in< sc_lv<16> > cor_phaseClass4q_V_15;
    sc_in< sc_lv<16> > cor_phaseClass4i_V_14;
    sc_in< sc_lv<16> > cor_phaseClass4q_V_14;
    sc_in< sc_lv<16> > cor_phaseClass4i_V_13;
    sc_in< sc_lv<16> > cor_phaseClass4q_V_13;
    sc_in< sc_lv<16> > cor_phaseClass4i_V_12;
    sc_in< sc_lv<16> > cor_phaseClass4q_V_12;
    sc_in< sc_lv<16> > cor_phaseClass4i_V_11;
    sc_in< sc_lv<16> > cor_phaseClass4q_V_11;
    sc_in< sc_lv<16> > cor_phaseClass4i_V_10;
    sc_in< sc_lv<16> > cor_phaseClass4q_V_10;
    sc_in< sc_lv<16> > cor_phaseClass4i_V_9;
    sc_in< sc_lv<16> > cor_phaseClass4q_V_9;
    sc_in< sc_lv<16> > cor_phaseClass4i_V_8;
    sc_in< sc_lv<16> > cor_phaseClass4q_V_8;
    sc_in< sc_lv<16> > cor_phaseClass4i_V_7;
    sc_in< sc_lv<16> > cor_phaseClass4q_V_7;
    sc_in< sc_lv<16> > cor_phaseClass4i_V_6;
    sc_in< sc_lv<16> > cor_phaseClass4q_V_6;
    sc_in< sc_lv<16> > cor_phaseClass4i_V_5;
    sc_in< sc_lv<16> > cor_phaseClass4q_V_5;
    sc_in< sc_lv<16> > cor_phaseClass4i_V_4;
    sc_in< sc_lv<16> > cor_phaseClass4q_V_4;
    sc_in< sc_lv<16> > cor_phaseClass4i_V_3;
    sc_in< sc_lv<16> > cor_phaseClass4q_V_3;
    sc_in< sc_lv<16> > cor_phaseClass4i_V_2;
    sc_in< sc_lv<16> > cor_phaseClass4q_V_2;
    sc_in< sc_lv<16> > cor_phaseClass4i_V_1;
    sc_in< sc_lv<16> > cor_phaseClass4q_V_1;
    sc_in< sc_lv<16> > cor_phaseClass4i_V_0;
    sc_in< sc_lv<16> > cor_phaseClass4q_V_0;
    sc_in< sc_lv<16> > cor_phaseClass3i_V_15;
    sc_in< sc_lv<16> > cor_phaseClass3q_V_15;
    sc_in< sc_lv<16> > cor_phaseClass3i_V_14;
    sc_in< sc_lv<16> > cor_phaseClass3q_V_14;
    sc_in< sc_lv<16> > cor_phaseClass3i_V_13;
    sc_in< sc_lv<16> > cor_phaseClass3q_V_13;
    sc_in< sc_lv<16> > cor_phaseClass3i_V_12;
    sc_in< sc_lv<16> > cor_phaseClass3q_V_12;
    sc_in< sc_lv<16> > cor_phaseClass3i_V_11;
    sc_in< sc_lv<16> > cor_phaseClass3q_V_11;
    sc_in< sc_lv<16> > cor_phaseClass3i_V_10;
    sc_in< sc_lv<16> > cor_phaseClass3q_V_10;
    sc_in< sc_lv<16> > cor_phaseClass3i_V_9;
    sc_in< sc_lv<16> > cor_phaseClass3q_V_9;
    sc_in< sc_lv<16> > cor_phaseClass3i_V_8;
    sc_in< sc_lv<16> > cor_phaseClass3q_V_8;
    sc_in< sc_lv<16> > cor_phaseClass3i_V_7;
    sc_in< sc_lv<16> > cor_phaseClass3q_V_7;
    sc_in< sc_lv<16> > cor_phaseClass3i_V_6;
    sc_in< sc_lv<16> > cor_phaseClass3q_V_6;
    sc_in< sc_lv<16> > cor_phaseClass3i_V_5;
    sc_in< sc_lv<16> > cor_phaseClass3q_V_5;
    sc_in< sc_lv<16> > cor_phaseClass3i_V_4;
    sc_in< sc_lv<16> > cor_phaseClass3q_V_4;
    sc_in< sc_lv<16> > cor_phaseClass3i_V_3;
    sc_in< sc_lv<16> > cor_phaseClass3q_V_3;
    sc_in< sc_lv<16> > cor_phaseClass3i_V_2;
    sc_in< sc_lv<16> > cor_phaseClass3q_V_2;
    sc_in< sc_lv<16> > cor_phaseClass3i_V_1;
    sc_in< sc_lv<16> > cor_phaseClass3q_V_1;
    sc_in< sc_lv<16> > cor_phaseClass3i_V_0;
    sc_in< sc_lv<16> > cor_phaseClass3q_V_0;
    sc_in< sc_lv<16> > cor_phaseClass2i_V_15;
    sc_in< sc_lv<16> > cor_phaseClass2q_V_15;
    sc_in< sc_lv<16> > cor_phaseClass2i_V_14;
    sc_in< sc_lv<16> > cor_phaseClass2q_V_14;
    sc_in< sc_lv<16> > cor_phaseClass2i_V_13;
    sc_in< sc_lv<16> > cor_phaseClass2q_V_13;
    sc_in< sc_lv<16> > cor_phaseClass2i_V_12;
    sc_in< sc_lv<16> > cor_phaseClass2q_V_12;
    sc_in< sc_lv<16> > cor_phaseClass2i_V_11;
    sc_in< sc_lv<16> > cor_phaseClass2q_V_11;
    sc_in< sc_lv<16> > cor_phaseClass2i_V_10;
    sc_in< sc_lv<16> > cor_phaseClass2q_V_10;
    sc_in< sc_lv<16> > cor_phaseClass2i_V_9;
    sc_in< sc_lv<16> > cor_phaseClass2q_V_9;
    sc_in< sc_lv<16> > cor_phaseClass2i_V_8;
    sc_in< sc_lv<16> > cor_phaseClass2q_V_8;
    sc_in< sc_lv<16> > cor_phaseClass2i_V_7;
    sc_in< sc_lv<16> > cor_phaseClass2q_V_7;
    sc_in< sc_lv<16> > cor_phaseClass2i_V_6;
    sc_in< sc_lv<16> > cor_phaseClass2q_V_6;
    sc_in< sc_lv<16> > cor_phaseClass2i_V_5;
    sc_in< sc_lv<16> > cor_phaseClass2q_V_5;
    sc_in< sc_lv<16> > cor_phaseClass2i_V_4;
    sc_in< sc_lv<16> > cor_phaseClass2q_V_4;
    sc_in< sc_lv<16> > cor_phaseClass2i_V_3;
    sc_in< sc_lv<16> > cor_phaseClass2q_V_3;
    sc_in< sc_lv<16> > cor_phaseClass2i_V_2;
    sc_in< sc_lv<16> > cor_phaseClass2q_V_2;
    sc_in< sc_lv<16> > cor_phaseClass2i_V_1;
    sc_in< sc_lv<16> > cor_phaseClass2q_V_1;
    sc_in< sc_lv<16> > cor_phaseClass2i_V_0;
    sc_in< sc_lv<16> > cor_phaseClass2q_V_0;
    sc_in< sc_lv<16> > cor_phaseClass1i_V_15;
    sc_in< sc_lv<16> > cor_phaseClass1q_V_15;
    sc_in< sc_lv<16> > cor_phaseClass1i_V_14;
    sc_in< sc_lv<16> > cor_phaseClass1q_V_14;
    sc_in< sc_lv<16> > cor_phaseClass1i_V_13;
    sc_in< sc_lv<16> > cor_phaseClass1q_V_13;
    sc_in< sc_lv<16> > cor_phaseClass1i_V_12;
    sc_in< sc_lv<16> > cor_phaseClass1q_V_12;
    sc_in< sc_lv<16> > cor_phaseClass1i_V_11;
    sc_in< sc_lv<16> > cor_phaseClass1q_V_11;
    sc_in< sc_lv<16> > cor_phaseClass1i_V_10;
    sc_in< sc_lv<16> > cor_phaseClass1q_V_10;
    sc_in< sc_lv<16> > cor_phaseClass1i_V_9;
    sc_in< sc_lv<16> > cor_phaseClass1q_V_9;
    sc_in< sc_lv<16> > cor_phaseClass1i_V_8;
    sc_in< sc_lv<16> > cor_phaseClass1q_V_8;
    sc_in< sc_lv<16> > cor_phaseClass1i_V_7;
    sc_in< sc_lv<16> > cor_phaseClass1q_V_7;
    sc_in< sc_lv<16> > cor_phaseClass1i_V_6;
    sc_in< sc_lv<16> > cor_phaseClass1q_V_6;
    sc_in< sc_lv<16> > cor_phaseClass1i_V_5;
    sc_in< sc_lv<16> > cor_phaseClass1q_V_5;
    sc_in< sc_lv<16> > cor_phaseClass1i_V_4;
    sc_in< sc_lv<16> > cor_phaseClass1q_V_4;
    sc_in< sc_lv<16> > cor_phaseClass1i_V_3;
    sc_in< sc_lv<16> > cor_phaseClass1q_V_3;
    sc_in< sc_lv<16> > cor_phaseClass1i_V_2;
    sc_in< sc_lv<16> > cor_phaseClass1q_V_2;
    sc_in< sc_lv<16> > cor_phaseClass1i_V_1;
    sc_in< sc_lv<16> > cor_phaseClass1q_V_1;
    sc_in< sc_lv<16> > cor_phaseClass1i_V_0;
    sc_in< sc_lv<16> > cor_phaseClass1q_V_0;
    sc_in< sc_lv<16> > cor_phaseClass0i_V_15;
    sc_in< sc_lv<16> > cor_phaseClass0q_V_15;
    sc_in< sc_lv<16> > cor_phaseClass0i_V_14;
    sc_in< sc_lv<16> > cor_phaseClass0q_V_14;
    sc_in< sc_lv<16> > cor_phaseClass0i_V_13;
    sc_in< sc_lv<16> > cor_phaseClass0q_V_13;
    sc_in< sc_lv<16> > cor_phaseClass0i_V_12;
    sc_in< sc_lv<16> > cor_phaseClass0q_V_12;
    sc_in< sc_lv<16> > cor_phaseClass0i_V_11;
    sc_in< sc_lv<16> > cor_phaseClass0q_V_11;
    sc_in< sc_lv<16> > cor_phaseClass0i_V_10;
    sc_in< sc_lv<16> > cor_phaseClass0q_V_10;
    sc_in< sc_lv<16> > cor_phaseClass0i_V_9;
    sc_in< sc_lv<16> > cor_phaseClass0q_V_9;
    sc_in< sc_lv<16> > cor_phaseClass0i_V_8;
    sc_in< sc_lv<16> > cor_phaseClass0q_V_8;
    sc_in< sc_lv<16> > cor_phaseClass0i_V_7;
    sc_in< sc_lv<16> > cor_phaseClass0q_V_7;
    sc_in< sc_lv<16> > cor_phaseClass0i_V_6;
    sc_in< sc_lv<16> > cor_phaseClass0q_V_6;
    sc_in< sc_lv<16> > cor_phaseClass0i_V_5;
    sc_in< sc_lv<16> > cor_phaseClass0q_V_5;
    sc_in< sc_lv<16> > cor_phaseClass0i_V_4;
    sc_in< sc_lv<16> > cor_phaseClass0q_V_4;
    sc_in< sc_lv<16> > cor_phaseClass0i_V_3;
    sc_in< sc_lv<16> > cor_phaseClass0q_V_3;
    sc_in< sc_lv<16> > cor_phaseClass0i_V_2;
    sc_in< sc_lv<16> > cor_phaseClass0q_V_2;
    sc_in< sc_lv<16> > cor_phaseClass0i_V_1;
    sc_in< sc_lv<16> > cor_phaseClass0q_V_1;
    sc_in< sc_lv<16> > cor_phaseClass0i_V_0;
    sc_in< sc_lv<16> > cor_phaseClass0q_V_0;
    sc_out< sc_lv<32> > ap_return;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    correlatorPre(sc_module_name name);
    SC_HAS_PROCESS(correlatorPre);

    ~correlatorPre();

    sc_trace_file* mVcdFile;

    correlateTopPreambkb<1,3,16,16,16>* correlateTopPreambkb_U516;
    correlateTopPreambkb<1,3,16,16,16>* correlateTopPreambkb_U517;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<4> > phaseClass_V_read_read_fu_1070_p2;
    sc_signal< sc_lv<16> > corHelperIPos_V_15_2_fu_1392_p2;
    sc_signal< sc_lv<16> > corHelperIPos_V_15_2_reg_6042;
    sc_signal< sc_lv<16> > corHelperQPos_V_15_2_fu_1438_p2;
    sc_signal< sc_lv<16> > corHelperQPos_V_15_2_reg_6047;
    sc_signal< sc_lv<16> > corHelperINeg_V_15_5_fu_1484_p2;
    sc_signal< sc_lv<16> > corHelperINeg_V_15_5_reg_6052;
    sc_signal< sc_lv<16> > corHelperQNeg_V_15_5_fu_1530_p2;
    sc_signal< sc_lv<16> > corHelperQNeg_V_15_5_reg_6057;
    sc_signal< sc_lv<16> > corHelperIPos_V_14_2_fu_1688_p2;
    sc_signal< sc_lv<16> > corHelperIPos_V_14_2_reg_6062;
    sc_signal< sc_lv<16> > corHelperQPos_V_14_2_fu_1734_p2;
    sc_signal< sc_lv<16> > corHelperQPos_V_14_2_reg_6067;
    sc_signal< sc_lv<16> > corHelperINeg_V_14_5_fu_1780_p2;
    sc_signal< sc_lv<16> > corHelperINeg_V_14_5_reg_6072;
    sc_signal< sc_lv<16> > corHelperQNeg_V_14_5_fu_1826_p2;
    sc_signal< sc_lv<16> > corHelperQNeg_V_14_5_reg_6077;
    sc_signal< sc_lv<16> > corHelperIPos_V_13_2_fu_1984_p2;
    sc_signal< sc_lv<16> > corHelperIPos_V_13_2_reg_6082;
    sc_signal< sc_lv<16> > corHelperQPos_V_13_2_fu_2030_p2;
    sc_signal< sc_lv<16> > corHelperQPos_V_13_2_reg_6087;
    sc_signal< sc_lv<16> > corHelperINeg_V_13_5_fu_2076_p2;
    sc_signal< sc_lv<16> > corHelperINeg_V_13_5_reg_6092;
    sc_signal< sc_lv<16> > corHelperQNeg_V_13_5_fu_2122_p2;
    sc_signal< sc_lv<16> > corHelperQNeg_V_13_5_reg_6097;
    sc_signal< sc_lv<16> > corHelperIPos_V_12_2_fu_2280_p2;
    sc_signal< sc_lv<16> > corHelperIPos_V_12_2_reg_6102;
    sc_signal< sc_lv<16> > corHelperQPos_V_12_2_fu_2326_p2;
    sc_signal< sc_lv<16> > corHelperQPos_V_12_2_reg_6107;
    sc_signal< sc_lv<16> > corHelperINeg_V_12_5_fu_2372_p2;
    sc_signal< sc_lv<16> > corHelperINeg_V_12_5_reg_6112;
    sc_signal< sc_lv<16> > corHelperQNeg_V_12_5_fu_2418_p2;
    sc_signal< sc_lv<16> > corHelperQNeg_V_12_5_reg_6117;
    sc_signal< sc_lv<16> > corHelperIPos_V_11_2_fu_2576_p2;
    sc_signal< sc_lv<16> > corHelperIPos_V_11_2_reg_6122;
    sc_signal< sc_lv<16> > corHelperQPos_V_11_2_fu_2622_p2;
    sc_signal< sc_lv<16> > corHelperQPos_V_11_2_reg_6127;
    sc_signal< sc_lv<16> > corHelperINeg_V_11_5_fu_2668_p2;
    sc_signal< sc_lv<16> > corHelperINeg_V_11_5_reg_6132;
    sc_signal< sc_lv<16> > corHelperQNeg_V_11_5_fu_2714_p2;
    sc_signal< sc_lv<16> > corHelperQNeg_V_11_5_reg_6137;
    sc_signal< sc_lv<16> > corHelperIPos_V_10_2_fu_2872_p2;
    sc_signal< sc_lv<16> > corHelperIPos_V_10_2_reg_6142;
    sc_signal< sc_lv<16> > corHelperQPos_V_10_2_fu_2918_p2;
    sc_signal< sc_lv<16> > corHelperQPos_V_10_2_reg_6147;
    sc_signal< sc_lv<16> > corHelperINeg_V_10_5_fu_2964_p2;
    sc_signal< sc_lv<16> > corHelperINeg_V_10_5_reg_6152;
    sc_signal< sc_lv<16> > corHelperQNeg_V_10_5_fu_3010_p2;
    sc_signal< sc_lv<16> > corHelperQNeg_V_10_5_reg_6157;
    sc_signal< sc_lv<16> > corHelperIPos_V_9_2_fu_3168_p2;
    sc_signal< sc_lv<16> > corHelperIPos_V_9_2_reg_6162;
    sc_signal< sc_lv<16> > corHelperQPos_V_9_2_fu_3214_p2;
    sc_signal< sc_lv<16> > corHelperQPos_V_9_2_reg_6167;
    sc_signal< sc_lv<16> > corHelperINeg_V_9_5_fu_3260_p2;
    sc_signal< sc_lv<16> > corHelperINeg_V_9_5_reg_6172;
    sc_signal< sc_lv<16> > corHelperQNeg_V_9_5_fu_3306_p2;
    sc_signal< sc_lv<16> > corHelperQNeg_V_9_5_reg_6177;
    sc_signal< sc_lv<16> > corHelperIPos_V_8_2_fu_3464_p2;
    sc_signal< sc_lv<16> > corHelperIPos_V_8_2_reg_6182;
    sc_signal< sc_lv<16> > corHelperQPos_V_8_2_fu_3510_p2;
    sc_signal< sc_lv<16> > corHelperQPos_V_8_2_reg_6187;
    sc_signal< sc_lv<16> > corHelperINeg_V_8_5_fu_3556_p2;
    sc_signal< sc_lv<16> > corHelperINeg_V_8_5_reg_6192;
    sc_signal< sc_lv<16> > corHelperQNeg_V_8_5_fu_3602_p2;
    sc_signal< sc_lv<16> > corHelperQNeg_V_8_5_reg_6197;
    sc_signal< sc_lv<16> > corHelperIPos_V_7_2_fu_3760_p2;
    sc_signal< sc_lv<16> > corHelperIPos_V_7_2_reg_6202;
    sc_signal< sc_lv<16> > corHelperQPos_V_7_2_fu_3806_p2;
    sc_signal< sc_lv<16> > corHelperQPos_V_7_2_reg_6207;
    sc_signal< sc_lv<16> > corHelperINeg_V_7_5_fu_3852_p2;
    sc_signal< sc_lv<16> > corHelperINeg_V_7_5_reg_6212;
    sc_signal< sc_lv<16> > corHelperQNeg_V_7_5_fu_3898_p2;
    sc_signal< sc_lv<16> > corHelperQNeg_V_7_5_reg_6217;
    sc_signal< sc_lv<16> > corHelperIPos_V_6_2_fu_4056_p2;
    sc_signal< sc_lv<16> > corHelperIPos_V_6_2_reg_6222;
    sc_signal< sc_lv<16> > corHelperQPos_V_6_2_fu_4102_p2;
    sc_signal< sc_lv<16> > corHelperQPos_V_6_2_reg_6227;
    sc_signal< sc_lv<16> > corHelperINeg_V_6_5_fu_4148_p2;
    sc_signal< sc_lv<16> > corHelperINeg_V_6_5_reg_6232;
    sc_signal< sc_lv<16> > corHelperQNeg_V_6_5_fu_4194_p2;
    sc_signal< sc_lv<16> > corHelperQNeg_V_6_5_reg_6237;
    sc_signal< sc_lv<16> > corHelperIPos_V_5_2_fu_4352_p2;
    sc_signal< sc_lv<16> > corHelperIPos_V_5_2_reg_6242;
    sc_signal< sc_lv<16> > corHelperQPos_V_5_2_fu_4398_p2;
    sc_signal< sc_lv<16> > corHelperQPos_V_5_2_reg_6247;
    sc_signal< sc_lv<16> > corHelperINeg_V_5_5_fu_4444_p2;
    sc_signal< sc_lv<16> > corHelperINeg_V_5_5_reg_6252;
    sc_signal< sc_lv<16> > corHelperQNeg_V_5_5_fu_4490_p2;
    sc_signal< sc_lv<16> > corHelperQNeg_V_5_5_reg_6257;
    sc_signal< sc_lv<16> > corHelperIPos_V_4_2_fu_4648_p2;
    sc_signal< sc_lv<16> > corHelperIPos_V_4_2_reg_6262;
    sc_signal< sc_lv<16> > corHelperQPos_V_4_2_fu_4694_p2;
    sc_signal< sc_lv<16> > corHelperQPos_V_4_2_reg_6267;
    sc_signal< sc_lv<16> > corHelperINeg_V_4_5_fu_4740_p2;
    sc_signal< sc_lv<16> > corHelperINeg_V_4_5_reg_6272;
    sc_signal< sc_lv<16> > corHelperQNeg_V_4_5_fu_4786_p2;
    sc_signal< sc_lv<16> > corHelperQNeg_V_4_5_reg_6277;
    sc_signal< sc_lv<16> > corHelperIPos_V_3_2_fu_4944_p2;
    sc_signal< sc_lv<16> > corHelperIPos_V_3_2_reg_6282;
    sc_signal< sc_lv<16> > corHelperQPos_V_3_2_fu_4990_p2;
    sc_signal< sc_lv<16> > corHelperQPos_V_3_2_reg_6287;
    sc_signal< sc_lv<16> > corHelperINeg_V_3_5_fu_5036_p2;
    sc_signal< sc_lv<16> > corHelperINeg_V_3_5_reg_6292;
    sc_signal< sc_lv<16> > corHelperQNeg_V_3_5_fu_5082_p2;
    sc_signal< sc_lv<16> > corHelperQNeg_V_3_5_reg_6297;
    sc_signal< sc_lv<16> > corHelperIPos_V_2_2_fu_5240_p2;
    sc_signal< sc_lv<16> > corHelperIPos_V_2_2_reg_6302;
    sc_signal< sc_lv<16> > corHelperQPos_V_2_2_fu_5286_p2;
    sc_signal< sc_lv<16> > corHelperQPos_V_2_2_reg_6307;
    sc_signal< sc_lv<16> > corHelperINeg_V_2_5_fu_5332_p2;
    sc_signal< sc_lv<16> > corHelperINeg_V_2_5_reg_6312;
    sc_signal< sc_lv<16> > corHelperQNeg_V_2_5_fu_5378_p2;
    sc_signal< sc_lv<16> > corHelperQNeg_V_2_5_reg_6317;
    sc_signal< sc_lv<16> > corHelperIPos_V_1_2_fu_5536_p2;
    sc_signal< sc_lv<16> > corHelperIPos_V_1_2_reg_6322;
    sc_signal< sc_lv<16> > corHelperQPos_V_1_2_fu_5582_p2;
    sc_signal< sc_lv<16> > corHelperQPos_V_1_2_reg_6327;
    sc_signal< sc_lv<16> > corHelperINeg_V_1_5_fu_5628_p2;
    sc_signal< sc_lv<16> > corHelperINeg_V_1_5_reg_6332;
    sc_signal< sc_lv<16> > corHelperQNeg_V_1_5_fu_5674_p2;
    sc_signal< sc_lv<16> > corHelperQNeg_V_1_5_reg_6337;
    sc_signal< sc_lv<16> > corHelperIPos_V_6_fu_5832_p2;
    sc_signal< sc_lv<16> > corHelperIPos_V_6_reg_6342;
    sc_signal< sc_lv<16> > corHelperQPos_V_6_fu_5878_p2;
    sc_signal< sc_lv<16> > corHelperQPos_V_6_reg_6347;
    sc_signal< sc_lv<16> > corHelperINeg_V_6_fu_5924_p2;
    sc_signal< sc_lv<16> > corHelperINeg_V_6_reg_6352;
    sc_signal< sc_lv<16> > corHelperQNeg_V_6_fu_5970_p2;
    sc_signal< sc_lv<16> > corHelperQNeg_V_6_reg_6357;
    sc_signal< sc_lv<16> > resi_V_2_fu_5994_p3;
    sc_signal< sc_lv<16> > resi_V_2_reg_6362;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<16> > resq_V_2_fu_6014_p3;
    sc_signal< sc_lv<16> > resq_V_2_reg_6368;
    sc_signal< sc_lv<16> > p_01915_s_reg_1076;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<16> > p_01909_s_reg_1117;
    sc_signal< sc_lv<16> > p_01903_s_reg_1158;
    sc_signal< sc_lv<16> > p_01925_s_reg_1199;
    sc_signal< sc_lv<16> > tmp2_fu_1362_p2;
    sc_signal< sc_lv<16> > tmp1_fu_1356_p2;
    sc_signal< sc_lv<16> > tmp5_fu_1380_p2;
    sc_signal< sc_lv<16> > tmp4_fu_1374_p2;
    sc_signal< sc_lv<16> > tmp3_fu_1386_p2;
    sc_signal< sc_lv<16> > tmp_fu_1368_p2;
    sc_signal< sc_lv<16> > tmp8_fu_1408_p2;
    sc_signal< sc_lv<16> > tmp7_fu_1402_p2;
    sc_signal< sc_lv<16> > tmp11_fu_1426_p2;
    sc_signal< sc_lv<16> > tmp10_fu_1420_p2;
    sc_signal< sc_lv<16> > tmp9_fu_1432_p2;
    sc_signal< sc_lv<16> > tmp6_fu_1414_p2;
    sc_signal< sc_lv<16> > tmp14_fu_1454_p2;
    sc_signal< sc_lv<16> > tmp13_fu_1448_p2;
    sc_signal< sc_lv<16> > tmp17_fu_1472_p2;
    sc_signal< sc_lv<16> > tmp16_fu_1466_p2;
    sc_signal< sc_lv<16> > tmp15_fu_1478_p2;
    sc_signal< sc_lv<16> > tmp12_fu_1460_p2;
    sc_signal< sc_lv<16> > tmp20_fu_1500_p2;
    sc_signal< sc_lv<16> > tmp19_fu_1494_p2;
    sc_signal< sc_lv<16> > tmp23_fu_1518_p2;
    sc_signal< sc_lv<16> > tmp22_fu_1512_p2;
    sc_signal< sc_lv<16> > tmp21_fu_1524_p2;
    sc_signal< sc_lv<16> > tmp18_fu_1506_p2;
    sc_signal< sc_lv<16> > tmp26_fu_1658_p2;
    sc_signal< sc_lv<16> > tmp25_fu_1652_p2;
    sc_signal< sc_lv<16> > tmp29_fu_1676_p2;
    sc_signal< sc_lv<16> > tmp28_fu_1670_p2;
    sc_signal< sc_lv<16> > tmp27_fu_1682_p2;
    sc_signal< sc_lv<16> > tmp24_fu_1664_p2;
    sc_signal< sc_lv<16> > tmp32_fu_1704_p2;
    sc_signal< sc_lv<16> > tmp31_fu_1698_p2;
    sc_signal< sc_lv<16> > tmp35_fu_1722_p2;
    sc_signal< sc_lv<16> > tmp34_fu_1716_p2;
    sc_signal< sc_lv<16> > tmp33_fu_1728_p2;
    sc_signal< sc_lv<16> > tmp30_fu_1710_p2;
    sc_signal< sc_lv<16> > tmp38_fu_1750_p2;
    sc_signal< sc_lv<16> > tmp37_fu_1744_p2;
    sc_signal< sc_lv<16> > tmp41_fu_1768_p2;
    sc_signal< sc_lv<16> > tmp40_fu_1762_p2;
    sc_signal< sc_lv<16> > tmp39_fu_1774_p2;
    sc_signal< sc_lv<16> > tmp36_fu_1756_p2;
    sc_signal< sc_lv<16> > tmp44_fu_1796_p2;
    sc_signal< sc_lv<16> > tmp43_fu_1790_p2;
    sc_signal< sc_lv<16> > tmp47_fu_1814_p2;
    sc_signal< sc_lv<16> > tmp46_fu_1808_p2;
    sc_signal< sc_lv<16> > tmp45_fu_1820_p2;
    sc_signal< sc_lv<16> > tmp42_fu_1802_p2;
    sc_signal< sc_lv<16> > tmp50_fu_1954_p2;
    sc_signal< sc_lv<16> > tmp49_fu_1948_p2;
    sc_signal< sc_lv<16> > tmp53_fu_1972_p2;
    sc_signal< sc_lv<16> > tmp52_fu_1966_p2;
    sc_signal< sc_lv<16> > tmp51_fu_1978_p2;
    sc_signal< sc_lv<16> > tmp48_fu_1960_p2;
    sc_signal< sc_lv<16> > tmp56_fu_2000_p2;
    sc_signal< sc_lv<16> > tmp55_fu_1994_p2;
    sc_signal< sc_lv<16> > tmp59_fu_2018_p2;
    sc_signal< sc_lv<16> > tmp58_fu_2012_p2;
    sc_signal< sc_lv<16> > tmp57_fu_2024_p2;
    sc_signal< sc_lv<16> > tmp54_fu_2006_p2;
    sc_signal< sc_lv<16> > tmp62_fu_2046_p2;
    sc_signal< sc_lv<16> > tmp61_fu_2040_p2;
    sc_signal< sc_lv<16> > tmp65_fu_2064_p2;
    sc_signal< sc_lv<16> > tmp64_fu_2058_p2;
    sc_signal< sc_lv<16> > tmp63_fu_2070_p2;
    sc_signal< sc_lv<16> > tmp60_fu_2052_p2;
    sc_signal< sc_lv<16> > tmp68_fu_2092_p2;
    sc_signal< sc_lv<16> > tmp67_fu_2086_p2;
    sc_signal< sc_lv<16> > tmp71_fu_2110_p2;
    sc_signal< sc_lv<16> > tmp70_fu_2104_p2;
    sc_signal< sc_lv<16> > tmp69_fu_2116_p2;
    sc_signal< sc_lv<16> > tmp66_fu_2098_p2;
    sc_signal< sc_lv<16> > tmp74_fu_2250_p2;
    sc_signal< sc_lv<16> > tmp73_fu_2244_p2;
    sc_signal< sc_lv<16> > tmp77_fu_2268_p2;
    sc_signal< sc_lv<16> > tmp76_fu_2262_p2;
    sc_signal< sc_lv<16> > tmp75_fu_2274_p2;
    sc_signal< sc_lv<16> > tmp72_fu_2256_p2;
    sc_signal< sc_lv<16> > tmp80_fu_2296_p2;
    sc_signal< sc_lv<16> > tmp79_fu_2290_p2;
    sc_signal< sc_lv<16> > tmp83_fu_2314_p2;
    sc_signal< sc_lv<16> > tmp82_fu_2308_p2;
    sc_signal< sc_lv<16> > tmp81_fu_2320_p2;
    sc_signal< sc_lv<16> > tmp78_fu_2302_p2;
    sc_signal< sc_lv<16> > tmp86_fu_2342_p2;
    sc_signal< sc_lv<16> > tmp85_fu_2336_p2;
    sc_signal< sc_lv<16> > tmp89_fu_2360_p2;
    sc_signal< sc_lv<16> > tmp88_fu_2354_p2;
    sc_signal< sc_lv<16> > tmp87_fu_2366_p2;
    sc_signal< sc_lv<16> > tmp84_fu_2348_p2;
    sc_signal< sc_lv<16> > tmp92_fu_2388_p2;
    sc_signal< sc_lv<16> > tmp91_fu_2382_p2;
    sc_signal< sc_lv<16> > tmp95_fu_2406_p2;
    sc_signal< sc_lv<16> > tmp94_fu_2400_p2;
    sc_signal< sc_lv<16> > tmp93_fu_2412_p2;
    sc_signal< sc_lv<16> > tmp90_fu_2394_p2;
    sc_signal< sc_lv<16> > tmp98_fu_2546_p2;
    sc_signal< sc_lv<16> > tmp97_fu_2540_p2;
    sc_signal< sc_lv<16> > tmp101_fu_2564_p2;
    sc_signal< sc_lv<16> > tmp100_fu_2558_p2;
    sc_signal< sc_lv<16> > tmp99_fu_2570_p2;
    sc_signal< sc_lv<16> > tmp96_fu_2552_p2;
    sc_signal< sc_lv<16> > tmp104_fu_2592_p2;
    sc_signal< sc_lv<16> > tmp103_fu_2586_p2;
    sc_signal< sc_lv<16> > tmp107_fu_2610_p2;
    sc_signal< sc_lv<16> > tmp106_fu_2604_p2;
    sc_signal< sc_lv<16> > tmp105_fu_2616_p2;
    sc_signal< sc_lv<16> > tmp102_fu_2598_p2;
    sc_signal< sc_lv<16> > tmp110_fu_2638_p2;
    sc_signal< sc_lv<16> > tmp109_fu_2632_p2;
    sc_signal< sc_lv<16> > tmp113_fu_2656_p2;
    sc_signal< sc_lv<16> > tmp112_fu_2650_p2;
    sc_signal< sc_lv<16> > tmp111_fu_2662_p2;
    sc_signal< sc_lv<16> > tmp108_fu_2644_p2;
    sc_signal< sc_lv<16> > tmp116_fu_2684_p2;
    sc_signal< sc_lv<16> > tmp115_fu_2678_p2;
    sc_signal< sc_lv<16> > tmp119_fu_2702_p2;
    sc_signal< sc_lv<16> > tmp118_fu_2696_p2;
    sc_signal< sc_lv<16> > tmp117_fu_2708_p2;
    sc_signal< sc_lv<16> > tmp114_fu_2690_p2;
    sc_signal< sc_lv<16> > tmp122_fu_2842_p2;
    sc_signal< sc_lv<16> > tmp121_fu_2836_p2;
    sc_signal< sc_lv<16> > tmp125_fu_2860_p2;
    sc_signal< sc_lv<16> > tmp124_fu_2854_p2;
    sc_signal< sc_lv<16> > tmp123_fu_2866_p2;
    sc_signal< sc_lv<16> > tmp120_fu_2848_p2;
    sc_signal< sc_lv<16> > tmp128_fu_2888_p2;
    sc_signal< sc_lv<16> > tmp127_fu_2882_p2;
    sc_signal< sc_lv<16> > tmp131_fu_2906_p2;
    sc_signal< sc_lv<16> > tmp130_fu_2900_p2;
    sc_signal< sc_lv<16> > tmp129_fu_2912_p2;
    sc_signal< sc_lv<16> > tmp126_fu_2894_p2;
    sc_signal< sc_lv<16> > tmp134_fu_2934_p2;
    sc_signal< sc_lv<16> > tmp133_fu_2928_p2;
    sc_signal< sc_lv<16> > tmp137_fu_2952_p2;
    sc_signal< sc_lv<16> > tmp136_fu_2946_p2;
    sc_signal< sc_lv<16> > tmp135_fu_2958_p2;
    sc_signal< sc_lv<16> > tmp132_fu_2940_p2;
    sc_signal< sc_lv<16> > tmp140_fu_2980_p2;
    sc_signal< sc_lv<16> > tmp139_fu_2974_p2;
    sc_signal< sc_lv<16> > tmp143_fu_2998_p2;
    sc_signal< sc_lv<16> > tmp142_fu_2992_p2;
    sc_signal< sc_lv<16> > tmp141_fu_3004_p2;
    sc_signal< sc_lv<16> > tmp138_fu_2986_p2;
    sc_signal< sc_lv<16> > tmp146_fu_3138_p2;
    sc_signal< sc_lv<16> > tmp145_fu_3132_p2;
    sc_signal< sc_lv<16> > tmp149_fu_3156_p2;
    sc_signal< sc_lv<16> > tmp148_fu_3150_p2;
    sc_signal< sc_lv<16> > tmp147_fu_3162_p2;
    sc_signal< sc_lv<16> > tmp144_fu_3144_p2;
    sc_signal< sc_lv<16> > tmp152_fu_3184_p2;
    sc_signal< sc_lv<16> > tmp151_fu_3178_p2;
    sc_signal< sc_lv<16> > tmp155_fu_3202_p2;
    sc_signal< sc_lv<16> > tmp154_fu_3196_p2;
    sc_signal< sc_lv<16> > tmp153_fu_3208_p2;
    sc_signal< sc_lv<16> > tmp150_fu_3190_p2;
    sc_signal< sc_lv<16> > tmp158_fu_3230_p2;
    sc_signal< sc_lv<16> > tmp157_fu_3224_p2;
    sc_signal< sc_lv<16> > tmp161_fu_3248_p2;
    sc_signal< sc_lv<16> > tmp160_fu_3242_p2;
    sc_signal< sc_lv<16> > tmp159_fu_3254_p2;
    sc_signal< sc_lv<16> > tmp156_fu_3236_p2;
    sc_signal< sc_lv<16> > tmp164_fu_3276_p2;
    sc_signal< sc_lv<16> > tmp163_fu_3270_p2;
    sc_signal< sc_lv<16> > tmp167_fu_3294_p2;
    sc_signal< sc_lv<16> > tmp166_fu_3288_p2;
    sc_signal< sc_lv<16> > tmp165_fu_3300_p2;
    sc_signal< sc_lv<16> > tmp162_fu_3282_p2;
    sc_signal< sc_lv<16> > tmp170_fu_3434_p2;
    sc_signal< sc_lv<16> > tmp169_fu_3428_p2;
    sc_signal< sc_lv<16> > tmp173_fu_3452_p2;
    sc_signal< sc_lv<16> > tmp172_fu_3446_p2;
    sc_signal< sc_lv<16> > tmp171_fu_3458_p2;
    sc_signal< sc_lv<16> > tmp168_fu_3440_p2;
    sc_signal< sc_lv<16> > tmp176_fu_3480_p2;
    sc_signal< sc_lv<16> > tmp175_fu_3474_p2;
    sc_signal< sc_lv<16> > tmp179_fu_3498_p2;
    sc_signal< sc_lv<16> > tmp178_fu_3492_p2;
    sc_signal< sc_lv<16> > tmp177_fu_3504_p2;
    sc_signal< sc_lv<16> > tmp174_fu_3486_p2;
    sc_signal< sc_lv<16> > tmp182_fu_3526_p2;
    sc_signal< sc_lv<16> > tmp181_fu_3520_p2;
    sc_signal< sc_lv<16> > tmp185_fu_3544_p2;
    sc_signal< sc_lv<16> > tmp184_fu_3538_p2;
    sc_signal< sc_lv<16> > tmp183_fu_3550_p2;
    sc_signal< sc_lv<16> > tmp180_fu_3532_p2;
    sc_signal< sc_lv<16> > tmp188_fu_3572_p2;
    sc_signal< sc_lv<16> > tmp187_fu_3566_p2;
    sc_signal< sc_lv<16> > tmp191_fu_3590_p2;
    sc_signal< sc_lv<16> > tmp190_fu_3584_p2;
    sc_signal< sc_lv<16> > tmp189_fu_3596_p2;
    sc_signal< sc_lv<16> > tmp186_fu_3578_p2;
    sc_signal< sc_lv<16> > tmp194_fu_3730_p2;
    sc_signal< sc_lv<16> > tmp193_fu_3724_p2;
    sc_signal< sc_lv<16> > tmp197_fu_3748_p2;
    sc_signal< sc_lv<16> > tmp196_fu_3742_p2;
    sc_signal< sc_lv<16> > tmp195_fu_3754_p2;
    sc_signal< sc_lv<16> > tmp192_fu_3736_p2;
    sc_signal< sc_lv<16> > tmp200_fu_3776_p2;
    sc_signal< sc_lv<16> > tmp199_fu_3770_p2;
    sc_signal< sc_lv<16> > tmp203_fu_3794_p2;
    sc_signal< sc_lv<16> > tmp202_fu_3788_p2;
    sc_signal< sc_lv<16> > tmp201_fu_3800_p2;
    sc_signal< sc_lv<16> > tmp198_fu_3782_p2;
    sc_signal< sc_lv<16> > tmp206_fu_3822_p2;
    sc_signal< sc_lv<16> > tmp205_fu_3816_p2;
    sc_signal< sc_lv<16> > tmp209_fu_3840_p2;
    sc_signal< sc_lv<16> > tmp208_fu_3834_p2;
    sc_signal< sc_lv<16> > tmp207_fu_3846_p2;
    sc_signal< sc_lv<16> > tmp204_fu_3828_p2;
    sc_signal< sc_lv<16> > tmp212_fu_3868_p2;
    sc_signal< sc_lv<16> > tmp211_fu_3862_p2;
    sc_signal< sc_lv<16> > tmp215_fu_3886_p2;
    sc_signal< sc_lv<16> > tmp214_fu_3880_p2;
    sc_signal< sc_lv<16> > tmp213_fu_3892_p2;
    sc_signal< sc_lv<16> > tmp210_fu_3874_p2;
    sc_signal< sc_lv<16> > tmp218_fu_4026_p2;
    sc_signal< sc_lv<16> > tmp217_fu_4020_p2;
    sc_signal< sc_lv<16> > tmp221_fu_4044_p2;
    sc_signal< sc_lv<16> > tmp220_fu_4038_p2;
    sc_signal< sc_lv<16> > tmp219_fu_4050_p2;
    sc_signal< sc_lv<16> > tmp216_fu_4032_p2;
    sc_signal< sc_lv<16> > tmp224_fu_4072_p2;
    sc_signal< sc_lv<16> > tmp223_fu_4066_p2;
    sc_signal< sc_lv<16> > tmp227_fu_4090_p2;
    sc_signal< sc_lv<16> > tmp226_fu_4084_p2;
    sc_signal< sc_lv<16> > tmp225_fu_4096_p2;
    sc_signal< sc_lv<16> > tmp222_fu_4078_p2;
    sc_signal< sc_lv<16> > tmp230_fu_4118_p2;
    sc_signal< sc_lv<16> > tmp229_fu_4112_p2;
    sc_signal< sc_lv<16> > tmp233_fu_4136_p2;
    sc_signal< sc_lv<16> > tmp232_fu_4130_p2;
    sc_signal< sc_lv<16> > tmp231_fu_4142_p2;
    sc_signal< sc_lv<16> > tmp228_fu_4124_p2;
    sc_signal< sc_lv<16> > tmp236_fu_4164_p2;
    sc_signal< sc_lv<16> > tmp235_fu_4158_p2;
    sc_signal< sc_lv<16> > tmp239_fu_4182_p2;
    sc_signal< sc_lv<16> > tmp238_fu_4176_p2;
    sc_signal< sc_lv<16> > tmp237_fu_4188_p2;
    sc_signal< sc_lv<16> > tmp234_fu_4170_p2;
    sc_signal< sc_lv<16> > tmp242_fu_4322_p2;
    sc_signal< sc_lv<16> > tmp241_fu_4316_p2;
    sc_signal< sc_lv<16> > tmp245_fu_4340_p2;
    sc_signal< sc_lv<16> > tmp244_fu_4334_p2;
    sc_signal< sc_lv<16> > tmp243_fu_4346_p2;
    sc_signal< sc_lv<16> > tmp240_fu_4328_p2;
    sc_signal< sc_lv<16> > tmp248_fu_4368_p2;
    sc_signal< sc_lv<16> > tmp247_fu_4362_p2;
    sc_signal< sc_lv<16> > tmp251_fu_4386_p2;
    sc_signal< sc_lv<16> > tmp250_fu_4380_p2;
    sc_signal< sc_lv<16> > tmp249_fu_4392_p2;
    sc_signal< sc_lv<16> > tmp246_fu_4374_p2;
    sc_signal< sc_lv<16> > tmp254_fu_4414_p2;
    sc_signal< sc_lv<16> > tmp253_fu_4408_p2;
    sc_signal< sc_lv<16> > tmp257_fu_4432_p2;
    sc_signal< sc_lv<16> > tmp256_fu_4426_p2;
    sc_signal< sc_lv<16> > tmp255_fu_4438_p2;
    sc_signal< sc_lv<16> > tmp252_fu_4420_p2;
    sc_signal< sc_lv<16> > tmp260_fu_4460_p2;
    sc_signal< sc_lv<16> > tmp259_fu_4454_p2;
    sc_signal< sc_lv<16> > tmp263_fu_4478_p2;
    sc_signal< sc_lv<16> > tmp262_fu_4472_p2;
    sc_signal< sc_lv<16> > tmp261_fu_4484_p2;
    sc_signal< sc_lv<16> > tmp258_fu_4466_p2;
    sc_signal< sc_lv<16> > tmp266_fu_4618_p2;
    sc_signal< sc_lv<16> > tmp265_fu_4612_p2;
    sc_signal< sc_lv<16> > tmp269_fu_4636_p2;
    sc_signal< sc_lv<16> > tmp268_fu_4630_p2;
    sc_signal< sc_lv<16> > tmp267_fu_4642_p2;
    sc_signal< sc_lv<16> > tmp264_fu_4624_p2;
    sc_signal< sc_lv<16> > tmp272_fu_4664_p2;
    sc_signal< sc_lv<16> > tmp271_fu_4658_p2;
    sc_signal< sc_lv<16> > tmp275_fu_4682_p2;
    sc_signal< sc_lv<16> > tmp274_fu_4676_p2;
    sc_signal< sc_lv<16> > tmp273_fu_4688_p2;
    sc_signal< sc_lv<16> > tmp270_fu_4670_p2;
    sc_signal< sc_lv<16> > tmp278_fu_4710_p2;
    sc_signal< sc_lv<16> > tmp277_fu_4704_p2;
    sc_signal< sc_lv<16> > tmp281_fu_4728_p2;
    sc_signal< sc_lv<16> > tmp280_fu_4722_p2;
    sc_signal< sc_lv<16> > tmp279_fu_4734_p2;
    sc_signal< sc_lv<16> > tmp276_fu_4716_p2;
    sc_signal< sc_lv<16> > tmp284_fu_4756_p2;
    sc_signal< sc_lv<16> > tmp283_fu_4750_p2;
    sc_signal< sc_lv<16> > tmp287_fu_4774_p2;
    sc_signal< sc_lv<16> > tmp286_fu_4768_p2;
    sc_signal< sc_lv<16> > tmp285_fu_4780_p2;
    sc_signal< sc_lv<16> > tmp282_fu_4762_p2;
    sc_signal< sc_lv<16> > tmp290_fu_4914_p2;
    sc_signal< sc_lv<16> > tmp289_fu_4908_p2;
    sc_signal< sc_lv<16> > tmp293_fu_4932_p2;
    sc_signal< sc_lv<16> > tmp292_fu_4926_p2;
    sc_signal< sc_lv<16> > tmp291_fu_4938_p2;
    sc_signal< sc_lv<16> > tmp288_fu_4920_p2;
    sc_signal< sc_lv<16> > tmp296_fu_4960_p2;
    sc_signal< sc_lv<16> > tmp295_fu_4954_p2;
    sc_signal< sc_lv<16> > tmp299_fu_4978_p2;
    sc_signal< sc_lv<16> > tmp298_fu_4972_p2;
    sc_signal< sc_lv<16> > tmp297_fu_4984_p2;
    sc_signal< sc_lv<16> > tmp294_fu_4966_p2;
    sc_signal< sc_lv<16> > tmp302_fu_5006_p2;
    sc_signal< sc_lv<16> > tmp301_fu_5000_p2;
    sc_signal< sc_lv<16> > tmp305_fu_5024_p2;
    sc_signal< sc_lv<16> > tmp304_fu_5018_p2;
    sc_signal< sc_lv<16> > tmp303_fu_5030_p2;
    sc_signal< sc_lv<16> > tmp300_fu_5012_p2;
    sc_signal< sc_lv<16> > tmp308_fu_5052_p2;
    sc_signal< sc_lv<16> > tmp307_fu_5046_p2;
    sc_signal< sc_lv<16> > tmp311_fu_5070_p2;
    sc_signal< sc_lv<16> > tmp310_fu_5064_p2;
    sc_signal< sc_lv<16> > tmp309_fu_5076_p2;
    sc_signal< sc_lv<16> > tmp306_fu_5058_p2;
    sc_signal< sc_lv<16> > tmp314_fu_5210_p2;
    sc_signal< sc_lv<16> > tmp313_fu_5204_p2;
    sc_signal< sc_lv<16> > tmp317_fu_5228_p2;
    sc_signal< sc_lv<16> > tmp316_fu_5222_p2;
    sc_signal< sc_lv<16> > tmp315_fu_5234_p2;
    sc_signal< sc_lv<16> > tmp312_fu_5216_p2;
    sc_signal< sc_lv<16> > tmp320_fu_5256_p2;
    sc_signal< sc_lv<16> > tmp319_fu_5250_p2;
    sc_signal< sc_lv<16> > tmp323_fu_5274_p2;
    sc_signal< sc_lv<16> > tmp322_fu_5268_p2;
    sc_signal< sc_lv<16> > tmp321_fu_5280_p2;
    sc_signal< sc_lv<16> > tmp318_fu_5262_p2;
    sc_signal< sc_lv<16> > tmp326_fu_5302_p2;
    sc_signal< sc_lv<16> > tmp325_fu_5296_p2;
    sc_signal< sc_lv<16> > tmp329_fu_5320_p2;
    sc_signal< sc_lv<16> > tmp328_fu_5314_p2;
    sc_signal< sc_lv<16> > tmp327_fu_5326_p2;
    sc_signal< sc_lv<16> > tmp324_fu_5308_p2;
    sc_signal< sc_lv<16> > tmp332_fu_5348_p2;
    sc_signal< sc_lv<16> > tmp331_fu_5342_p2;
    sc_signal< sc_lv<16> > tmp335_fu_5366_p2;
    sc_signal< sc_lv<16> > tmp334_fu_5360_p2;
    sc_signal< sc_lv<16> > tmp333_fu_5372_p2;
    sc_signal< sc_lv<16> > tmp330_fu_5354_p2;
    sc_signal< sc_lv<16> > tmp338_fu_5506_p2;
    sc_signal< sc_lv<16> > tmp337_fu_5500_p2;
    sc_signal< sc_lv<16> > tmp341_fu_5524_p2;
    sc_signal< sc_lv<16> > tmp340_fu_5518_p2;
    sc_signal< sc_lv<16> > tmp339_fu_5530_p2;
    sc_signal< sc_lv<16> > tmp336_fu_5512_p2;
    sc_signal< sc_lv<16> > tmp344_fu_5552_p2;
    sc_signal< sc_lv<16> > tmp343_fu_5546_p2;
    sc_signal< sc_lv<16> > tmp347_fu_5570_p2;
    sc_signal< sc_lv<16> > tmp346_fu_5564_p2;
    sc_signal< sc_lv<16> > tmp345_fu_5576_p2;
    sc_signal< sc_lv<16> > tmp342_fu_5558_p2;
    sc_signal< sc_lv<16> > tmp350_fu_5598_p2;
    sc_signal< sc_lv<16> > tmp349_fu_5592_p2;
    sc_signal< sc_lv<16> > tmp353_fu_5616_p2;
    sc_signal< sc_lv<16> > tmp352_fu_5610_p2;
    sc_signal< sc_lv<16> > tmp351_fu_5622_p2;
    sc_signal< sc_lv<16> > tmp348_fu_5604_p2;
    sc_signal< sc_lv<16> > tmp356_fu_5644_p2;
    sc_signal< sc_lv<16> > tmp355_fu_5638_p2;
    sc_signal< sc_lv<16> > tmp359_fu_5662_p2;
    sc_signal< sc_lv<16> > tmp358_fu_5656_p2;
    sc_signal< sc_lv<16> > tmp357_fu_5668_p2;
    sc_signal< sc_lv<16> > tmp354_fu_5650_p2;
    sc_signal< sc_lv<16> > tmp362_fu_5802_p2;
    sc_signal< sc_lv<16> > tmp361_fu_5796_p2;
    sc_signal< sc_lv<16> > tmp365_fu_5820_p2;
    sc_signal< sc_lv<16> > tmp364_fu_5814_p2;
    sc_signal< sc_lv<16> > tmp363_fu_5826_p2;
    sc_signal< sc_lv<16> > tmp360_fu_5808_p2;
    sc_signal< sc_lv<16> > tmp368_fu_5848_p2;
    sc_signal< sc_lv<16> > tmp367_fu_5842_p2;
    sc_signal< sc_lv<16> > tmp371_fu_5866_p2;
    sc_signal< sc_lv<16> > tmp370_fu_5860_p2;
    sc_signal< sc_lv<16> > tmp369_fu_5872_p2;
    sc_signal< sc_lv<16> > tmp366_fu_5854_p2;
    sc_signal< sc_lv<16> > tmp374_fu_5894_p2;
    sc_signal< sc_lv<16> > tmp373_fu_5888_p2;
    sc_signal< sc_lv<16> > tmp377_fu_5912_p2;
    sc_signal< sc_lv<16> > tmp376_fu_5906_p2;
    sc_signal< sc_lv<16> > tmp375_fu_5918_p2;
    sc_signal< sc_lv<16> > tmp372_fu_5900_p2;
    sc_signal< sc_lv<16> > tmp380_fu_5940_p2;
    sc_signal< sc_lv<16> > tmp379_fu_5934_p2;
    sc_signal< sc_lv<16> > tmp383_fu_5958_p2;
    sc_signal< sc_lv<16> > tmp382_fu_5952_p2;
    sc_signal< sc_lv<16> > tmp381_fu_5964_p2;
    sc_signal< sc_lv<16> > tmp378_fu_5946_p2;
    sc_signal< sc_lv<1> > tmp_s_fu_5976_p2;
    sc_signal< sc_lv<16> > resi_V_fu_5982_p2;
    sc_signal< sc_lv<16> > resi_V_1_fu_5988_p2;
    sc_signal< sc_lv<16> > resq_V_fu_6002_p2;
    sc_signal< sc_lv<16> > resq_V_1_fu_6008_p2;
    sc_signal< sc_lv<16> > grp_fu_6033_p2;
    sc_signal< sc_lv<16> > grp_fu_6028_p2;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<32> > p_Result_s_fu_6022_p3;
    sc_signal< sc_lv<32> > ap_return_preg;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_fsm_state1;
    static const sc_lv<6> ap_ST_fsm_state2;
    static const sc_lv<6> ap_ST_fsm_state3;
    static const sc_lv<6> ap_ST_fsm_state4;
    static const sc_lv<6> ap_ST_fsm_state5;
    static const sc_lv<6> ap_ST_fsm_state6;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<4> ap_const_lv4_E;
    static const sc_lv<4> ap_const_lv4_D;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_B;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_7;
    static const sc_lv<4> ap_const_lv4_6;
    static const sc_lv<4> ap_const_lv4_5;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_3;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state6();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_corHelperINeg_V_10_5_fu_2964_p2();
    void thread_corHelperINeg_V_11_5_fu_2668_p2();
    void thread_corHelperINeg_V_12_5_fu_2372_p2();
    void thread_corHelperINeg_V_13_5_fu_2076_p2();
    void thread_corHelperINeg_V_14_5_fu_1780_p2();
    void thread_corHelperINeg_V_15_5_fu_1484_p2();
    void thread_corHelperINeg_V_1_5_fu_5628_p2();
    void thread_corHelperINeg_V_2_5_fu_5332_p2();
    void thread_corHelperINeg_V_3_5_fu_5036_p2();
    void thread_corHelperINeg_V_4_5_fu_4740_p2();
    void thread_corHelperINeg_V_5_5_fu_4444_p2();
    void thread_corHelperINeg_V_6_5_fu_4148_p2();
    void thread_corHelperINeg_V_6_fu_5924_p2();
    void thread_corHelperINeg_V_7_5_fu_3852_p2();
    void thread_corHelperINeg_V_8_5_fu_3556_p2();
    void thread_corHelperINeg_V_9_5_fu_3260_p2();
    void thread_corHelperIPos_V_10_2_fu_2872_p2();
    void thread_corHelperIPos_V_11_2_fu_2576_p2();
    void thread_corHelperIPos_V_12_2_fu_2280_p2();
    void thread_corHelperIPos_V_13_2_fu_1984_p2();
    void thread_corHelperIPos_V_14_2_fu_1688_p2();
    void thread_corHelperIPos_V_15_2_fu_1392_p2();
    void thread_corHelperIPos_V_1_2_fu_5536_p2();
    void thread_corHelperIPos_V_2_2_fu_5240_p2();
    void thread_corHelperIPos_V_3_2_fu_4944_p2();
    void thread_corHelperIPos_V_4_2_fu_4648_p2();
    void thread_corHelperIPos_V_5_2_fu_4352_p2();
    void thread_corHelperIPos_V_6_2_fu_4056_p2();
    void thread_corHelperIPos_V_6_fu_5832_p2();
    void thread_corHelperIPos_V_7_2_fu_3760_p2();
    void thread_corHelperIPos_V_8_2_fu_3464_p2();
    void thread_corHelperIPos_V_9_2_fu_3168_p2();
    void thread_corHelperQNeg_V_10_5_fu_3010_p2();
    void thread_corHelperQNeg_V_11_5_fu_2714_p2();
    void thread_corHelperQNeg_V_12_5_fu_2418_p2();
    void thread_corHelperQNeg_V_13_5_fu_2122_p2();
    void thread_corHelperQNeg_V_14_5_fu_1826_p2();
    void thread_corHelperQNeg_V_15_5_fu_1530_p2();
    void thread_corHelperQNeg_V_1_5_fu_5674_p2();
    void thread_corHelperQNeg_V_2_5_fu_5378_p2();
    void thread_corHelperQNeg_V_3_5_fu_5082_p2();
    void thread_corHelperQNeg_V_4_5_fu_4786_p2();
    void thread_corHelperQNeg_V_5_5_fu_4490_p2();
    void thread_corHelperQNeg_V_6_5_fu_4194_p2();
    void thread_corHelperQNeg_V_6_fu_5970_p2();
    void thread_corHelperQNeg_V_7_5_fu_3898_p2();
    void thread_corHelperQNeg_V_8_5_fu_3602_p2();
    void thread_corHelperQNeg_V_9_5_fu_3306_p2();
    void thread_corHelperQPos_V_10_2_fu_2918_p2();
    void thread_corHelperQPos_V_11_2_fu_2622_p2();
    void thread_corHelperQPos_V_12_2_fu_2326_p2();
    void thread_corHelperQPos_V_13_2_fu_2030_p2();
    void thread_corHelperQPos_V_14_2_fu_1734_p2();
    void thread_corHelperQPos_V_15_2_fu_1438_p2();
    void thread_corHelperQPos_V_1_2_fu_5582_p2();
    void thread_corHelperQPos_V_2_2_fu_5286_p2();
    void thread_corHelperQPos_V_3_2_fu_4990_p2();
    void thread_corHelperQPos_V_4_2_fu_4694_p2();
    void thread_corHelperQPos_V_5_2_fu_4398_p2();
    void thread_corHelperQPos_V_6_2_fu_4102_p2();
    void thread_corHelperQPos_V_6_fu_5878_p2();
    void thread_corHelperQPos_V_7_2_fu_3806_p2();
    void thread_corHelperQPos_V_8_2_fu_3510_p2();
    void thread_corHelperQPos_V_9_2_fu_3214_p2();
    void thread_p_Result_s_fu_6022_p3();
    void thread_phaseClass_V_read_read_fu_1070_p2();
    void thread_resi_V_1_fu_5988_p2();
    void thread_resi_V_2_fu_5994_p3();
    void thread_resi_V_fu_5982_p2();
    void thread_resq_V_1_fu_6008_p2();
    void thread_resq_V_2_fu_6014_p3();
    void thread_resq_V_fu_6002_p2();
    void thread_tmp100_fu_2558_p2();
    void thread_tmp101_fu_2564_p2();
    void thread_tmp102_fu_2598_p2();
    void thread_tmp103_fu_2586_p2();
    void thread_tmp104_fu_2592_p2();
    void thread_tmp105_fu_2616_p2();
    void thread_tmp106_fu_2604_p2();
    void thread_tmp107_fu_2610_p2();
    void thread_tmp108_fu_2644_p2();
    void thread_tmp109_fu_2632_p2();
    void thread_tmp10_fu_1420_p2();
    void thread_tmp110_fu_2638_p2();
    void thread_tmp111_fu_2662_p2();
    void thread_tmp112_fu_2650_p2();
    void thread_tmp113_fu_2656_p2();
    void thread_tmp114_fu_2690_p2();
    void thread_tmp115_fu_2678_p2();
    void thread_tmp116_fu_2684_p2();
    void thread_tmp117_fu_2708_p2();
    void thread_tmp118_fu_2696_p2();
    void thread_tmp119_fu_2702_p2();
    void thread_tmp11_fu_1426_p2();
    void thread_tmp120_fu_2848_p2();
    void thread_tmp121_fu_2836_p2();
    void thread_tmp122_fu_2842_p2();
    void thread_tmp123_fu_2866_p2();
    void thread_tmp124_fu_2854_p2();
    void thread_tmp125_fu_2860_p2();
    void thread_tmp126_fu_2894_p2();
    void thread_tmp127_fu_2882_p2();
    void thread_tmp128_fu_2888_p2();
    void thread_tmp129_fu_2912_p2();
    void thread_tmp12_fu_1460_p2();
    void thread_tmp130_fu_2900_p2();
    void thread_tmp131_fu_2906_p2();
    void thread_tmp132_fu_2940_p2();
    void thread_tmp133_fu_2928_p2();
    void thread_tmp134_fu_2934_p2();
    void thread_tmp135_fu_2958_p2();
    void thread_tmp136_fu_2946_p2();
    void thread_tmp137_fu_2952_p2();
    void thread_tmp138_fu_2986_p2();
    void thread_tmp139_fu_2974_p2();
    void thread_tmp13_fu_1448_p2();
    void thread_tmp140_fu_2980_p2();
    void thread_tmp141_fu_3004_p2();
    void thread_tmp142_fu_2992_p2();
    void thread_tmp143_fu_2998_p2();
    void thread_tmp144_fu_3144_p2();
    void thread_tmp145_fu_3132_p2();
    void thread_tmp146_fu_3138_p2();
    void thread_tmp147_fu_3162_p2();
    void thread_tmp148_fu_3150_p2();
    void thread_tmp149_fu_3156_p2();
    void thread_tmp14_fu_1454_p2();
    void thread_tmp150_fu_3190_p2();
    void thread_tmp151_fu_3178_p2();
    void thread_tmp152_fu_3184_p2();
    void thread_tmp153_fu_3208_p2();
    void thread_tmp154_fu_3196_p2();
    void thread_tmp155_fu_3202_p2();
    void thread_tmp156_fu_3236_p2();
    void thread_tmp157_fu_3224_p2();
    void thread_tmp158_fu_3230_p2();
    void thread_tmp159_fu_3254_p2();
    void thread_tmp15_fu_1478_p2();
    void thread_tmp160_fu_3242_p2();
    void thread_tmp161_fu_3248_p2();
    void thread_tmp162_fu_3282_p2();
    void thread_tmp163_fu_3270_p2();
    void thread_tmp164_fu_3276_p2();
    void thread_tmp165_fu_3300_p2();
    void thread_tmp166_fu_3288_p2();
    void thread_tmp167_fu_3294_p2();
    void thread_tmp168_fu_3440_p2();
    void thread_tmp169_fu_3428_p2();
    void thread_tmp16_fu_1466_p2();
    void thread_tmp170_fu_3434_p2();
    void thread_tmp171_fu_3458_p2();
    void thread_tmp172_fu_3446_p2();
    void thread_tmp173_fu_3452_p2();
    void thread_tmp174_fu_3486_p2();
    void thread_tmp175_fu_3474_p2();
    void thread_tmp176_fu_3480_p2();
    void thread_tmp177_fu_3504_p2();
    void thread_tmp178_fu_3492_p2();
    void thread_tmp179_fu_3498_p2();
    void thread_tmp17_fu_1472_p2();
    void thread_tmp180_fu_3532_p2();
    void thread_tmp181_fu_3520_p2();
    void thread_tmp182_fu_3526_p2();
    void thread_tmp183_fu_3550_p2();
    void thread_tmp184_fu_3538_p2();
    void thread_tmp185_fu_3544_p2();
    void thread_tmp186_fu_3578_p2();
    void thread_tmp187_fu_3566_p2();
    void thread_tmp188_fu_3572_p2();
    void thread_tmp189_fu_3596_p2();
    void thread_tmp18_fu_1506_p2();
    void thread_tmp190_fu_3584_p2();
    void thread_tmp191_fu_3590_p2();
    void thread_tmp192_fu_3736_p2();
    void thread_tmp193_fu_3724_p2();
    void thread_tmp194_fu_3730_p2();
    void thread_tmp195_fu_3754_p2();
    void thread_tmp196_fu_3742_p2();
    void thread_tmp197_fu_3748_p2();
    void thread_tmp198_fu_3782_p2();
    void thread_tmp199_fu_3770_p2();
    void thread_tmp19_fu_1494_p2();
    void thread_tmp1_fu_1356_p2();
    void thread_tmp200_fu_3776_p2();
    void thread_tmp201_fu_3800_p2();
    void thread_tmp202_fu_3788_p2();
    void thread_tmp203_fu_3794_p2();
    void thread_tmp204_fu_3828_p2();
    void thread_tmp205_fu_3816_p2();
    void thread_tmp206_fu_3822_p2();
    void thread_tmp207_fu_3846_p2();
    void thread_tmp208_fu_3834_p2();
    void thread_tmp209_fu_3840_p2();
    void thread_tmp20_fu_1500_p2();
    void thread_tmp210_fu_3874_p2();
    void thread_tmp211_fu_3862_p2();
    void thread_tmp212_fu_3868_p2();
    void thread_tmp213_fu_3892_p2();
    void thread_tmp214_fu_3880_p2();
    void thread_tmp215_fu_3886_p2();
    void thread_tmp216_fu_4032_p2();
    void thread_tmp217_fu_4020_p2();
    void thread_tmp218_fu_4026_p2();
    void thread_tmp219_fu_4050_p2();
    void thread_tmp21_fu_1524_p2();
    void thread_tmp220_fu_4038_p2();
    void thread_tmp221_fu_4044_p2();
    void thread_tmp222_fu_4078_p2();
    void thread_tmp223_fu_4066_p2();
    void thread_tmp224_fu_4072_p2();
    void thread_tmp225_fu_4096_p2();
    void thread_tmp226_fu_4084_p2();
    void thread_tmp227_fu_4090_p2();
    void thread_tmp228_fu_4124_p2();
    void thread_tmp229_fu_4112_p2();
    void thread_tmp22_fu_1512_p2();
    void thread_tmp230_fu_4118_p2();
    void thread_tmp231_fu_4142_p2();
    void thread_tmp232_fu_4130_p2();
    void thread_tmp233_fu_4136_p2();
    void thread_tmp234_fu_4170_p2();
    void thread_tmp235_fu_4158_p2();
    void thread_tmp236_fu_4164_p2();
    void thread_tmp237_fu_4188_p2();
    void thread_tmp238_fu_4176_p2();
    void thread_tmp239_fu_4182_p2();
    void thread_tmp23_fu_1518_p2();
    void thread_tmp240_fu_4328_p2();
    void thread_tmp241_fu_4316_p2();
    void thread_tmp242_fu_4322_p2();
    void thread_tmp243_fu_4346_p2();
    void thread_tmp244_fu_4334_p2();
    void thread_tmp245_fu_4340_p2();
    void thread_tmp246_fu_4374_p2();
    void thread_tmp247_fu_4362_p2();
    void thread_tmp248_fu_4368_p2();
    void thread_tmp249_fu_4392_p2();
    void thread_tmp24_fu_1664_p2();
    void thread_tmp250_fu_4380_p2();
    void thread_tmp251_fu_4386_p2();
    void thread_tmp252_fu_4420_p2();
    void thread_tmp253_fu_4408_p2();
    void thread_tmp254_fu_4414_p2();
    void thread_tmp255_fu_4438_p2();
    void thread_tmp256_fu_4426_p2();
    void thread_tmp257_fu_4432_p2();
    void thread_tmp258_fu_4466_p2();
    void thread_tmp259_fu_4454_p2();
    void thread_tmp25_fu_1652_p2();
    void thread_tmp260_fu_4460_p2();
    void thread_tmp261_fu_4484_p2();
    void thread_tmp262_fu_4472_p2();
    void thread_tmp263_fu_4478_p2();
    void thread_tmp264_fu_4624_p2();
    void thread_tmp265_fu_4612_p2();
    void thread_tmp266_fu_4618_p2();
    void thread_tmp267_fu_4642_p2();
    void thread_tmp268_fu_4630_p2();
    void thread_tmp269_fu_4636_p2();
    void thread_tmp26_fu_1658_p2();
    void thread_tmp270_fu_4670_p2();
    void thread_tmp271_fu_4658_p2();
    void thread_tmp272_fu_4664_p2();
    void thread_tmp273_fu_4688_p2();
    void thread_tmp274_fu_4676_p2();
    void thread_tmp275_fu_4682_p2();
    void thread_tmp276_fu_4716_p2();
    void thread_tmp277_fu_4704_p2();
    void thread_tmp278_fu_4710_p2();
    void thread_tmp279_fu_4734_p2();
    void thread_tmp27_fu_1682_p2();
    void thread_tmp280_fu_4722_p2();
    void thread_tmp281_fu_4728_p2();
    void thread_tmp282_fu_4762_p2();
    void thread_tmp283_fu_4750_p2();
    void thread_tmp284_fu_4756_p2();
    void thread_tmp285_fu_4780_p2();
    void thread_tmp286_fu_4768_p2();
    void thread_tmp287_fu_4774_p2();
    void thread_tmp288_fu_4920_p2();
    void thread_tmp289_fu_4908_p2();
    void thread_tmp28_fu_1670_p2();
    void thread_tmp290_fu_4914_p2();
    void thread_tmp291_fu_4938_p2();
    void thread_tmp292_fu_4926_p2();
    void thread_tmp293_fu_4932_p2();
    void thread_tmp294_fu_4966_p2();
    void thread_tmp295_fu_4954_p2();
    void thread_tmp296_fu_4960_p2();
    void thread_tmp297_fu_4984_p2();
    void thread_tmp298_fu_4972_p2();
    void thread_tmp299_fu_4978_p2();
    void thread_tmp29_fu_1676_p2();
    void thread_tmp2_fu_1362_p2();
    void thread_tmp300_fu_5012_p2();
    void thread_tmp301_fu_5000_p2();
    void thread_tmp302_fu_5006_p2();
    void thread_tmp303_fu_5030_p2();
    void thread_tmp304_fu_5018_p2();
    void thread_tmp305_fu_5024_p2();
    void thread_tmp306_fu_5058_p2();
    void thread_tmp307_fu_5046_p2();
    void thread_tmp308_fu_5052_p2();
    void thread_tmp309_fu_5076_p2();
    void thread_tmp30_fu_1710_p2();
    void thread_tmp310_fu_5064_p2();
    void thread_tmp311_fu_5070_p2();
    void thread_tmp312_fu_5216_p2();
    void thread_tmp313_fu_5204_p2();
    void thread_tmp314_fu_5210_p2();
    void thread_tmp315_fu_5234_p2();
    void thread_tmp316_fu_5222_p2();
    void thread_tmp317_fu_5228_p2();
    void thread_tmp318_fu_5262_p2();
    void thread_tmp319_fu_5250_p2();
    void thread_tmp31_fu_1698_p2();
    void thread_tmp320_fu_5256_p2();
    void thread_tmp321_fu_5280_p2();
    void thread_tmp322_fu_5268_p2();
    void thread_tmp323_fu_5274_p2();
    void thread_tmp324_fu_5308_p2();
    void thread_tmp325_fu_5296_p2();
    void thread_tmp326_fu_5302_p2();
    void thread_tmp327_fu_5326_p2();
    void thread_tmp328_fu_5314_p2();
    void thread_tmp329_fu_5320_p2();
    void thread_tmp32_fu_1704_p2();
    void thread_tmp330_fu_5354_p2();
    void thread_tmp331_fu_5342_p2();
    void thread_tmp332_fu_5348_p2();
    void thread_tmp333_fu_5372_p2();
    void thread_tmp334_fu_5360_p2();
    void thread_tmp335_fu_5366_p2();
    void thread_tmp336_fu_5512_p2();
    void thread_tmp337_fu_5500_p2();
    void thread_tmp338_fu_5506_p2();
    void thread_tmp339_fu_5530_p2();
    void thread_tmp33_fu_1728_p2();
    void thread_tmp340_fu_5518_p2();
    void thread_tmp341_fu_5524_p2();
    void thread_tmp342_fu_5558_p2();
    void thread_tmp343_fu_5546_p2();
    void thread_tmp344_fu_5552_p2();
    void thread_tmp345_fu_5576_p2();
    void thread_tmp346_fu_5564_p2();
    void thread_tmp347_fu_5570_p2();
    void thread_tmp348_fu_5604_p2();
    void thread_tmp349_fu_5592_p2();
    void thread_tmp34_fu_1716_p2();
    void thread_tmp350_fu_5598_p2();
    void thread_tmp351_fu_5622_p2();
    void thread_tmp352_fu_5610_p2();
    void thread_tmp353_fu_5616_p2();
    void thread_tmp354_fu_5650_p2();
    void thread_tmp355_fu_5638_p2();
    void thread_tmp356_fu_5644_p2();
    void thread_tmp357_fu_5668_p2();
    void thread_tmp358_fu_5656_p2();
    void thread_tmp359_fu_5662_p2();
    void thread_tmp35_fu_1722_p2();
    void thread_tmp360_fu_5808_p2();
    void thread_tmp361_fu_5796_p2();
    void thread_tmp362_fu_5802_p2();
    void thread_tmp363_fu_5826_p2();
    void thread_tmp364_fu_5814_p2();
    void thread_tmp365_fu_5820_p2();
    void thread_tmp366_fu_5854_p2();
    void thread_tmp367_fu_5842_p2();
    void thread_tmp368_fu_5848_p2();
    void thread_tmp369_fu_5872_p2();
    void thread_tmp36_fu_1756_p2();
    void thread_tmp370_fu_5860_p2();
    void thread_tmp371_fu_5866_p2();
    void thread_tmp372_fu_5900_p2();
    void thread_tmp373_fu_5888_p2();
    void thread_tmp374_fu_5894_p2();
    void thread_tmp375_fu_5918_p2();
    void thread_tmp376_fu_5906_p2();
    void thread_tmp377_fu_5912_p2();
    void thread_tmp378_fu_5946_p2();
    void thread_tmp379_fu_5934_p2();
    void thread_tmp37_fu_1744_p2();
    void thread_tmp380_fu_5940_p2();
    void thread_tmp381_fu_5964_p2();
    void thread_tmp382_fu_5952_p2();
    void thread_tmp383_fu_5958_p2();
    void thread_tmp38_fu_1750_p2();
    void thread_tmp39_fu_1774_p2();
    void thread_tmp3_fu_1386_p2();
    void thread_tmp40_fu_1762_p2();
    void thread_tmp41_fu_1768_p2();
    void thread_tmp42_fu_1802_p2();
    void thread_tmp43_fu_1790_p2();
    void thread_tmp44_fu_1796_p2();
    void thread_tmp45_fu_1820_p2();
    void thread_tmp46_fu_1808_p2();
    void thread_tmp47_fu_1814_p2();
    void thread_tmp48_fu_1960_p2();
    void thread_tmp49_fu_1948_p2();
    void thread_tmp4_fu_1374_p2();
    void thread_tmp50_fu_1954_p2();
    void thread_tmp51_fu_1978_p2();
    void thread_tmp52_fu_1966_p2();
    void thread_tmp53_fu_1972_p2();
    void thread_tmp54_fu_2006_p2();
    void thread_tmp55_fu_1994_p2();
    void thread_tmp56_fu_2000_p2();
    void thread_tmp57_fu_2024_p2();
    void thread_tmp58_fu_2012_p2();
    void thread_tmp59_fu_2018_p2();
    void thread_tmp5_fu_1380_p2();
    void thread_tmp60_fu_2052_p2();
    void thread_tmp61_fu_2040_p2();
    void thread_tmp62_fu_2046_p2();
    void thread_tmp63_fu_2070_p2();
    void thread_tmp64_fu_2058_p2();
    void thread_tmp65_fu_2064_p2();
    void thread_tmp66_fu_2098_p2();
    void thread_tmp67_fu_2086_p2();
    void thread_tmp68_fu_2092_p2();
    void thread_tmp69_fu_2116_p2();
    void thread_tmp6_fu_1414_p2();
    void thread_tmp70_fu_2104_p2();
    void thread_tmp71_fu_2110_p2();
    void thread_tmp72_fu_2256_p2();
    void thread_tmp73_fu_2244_p2();
    void thread_tmp74_fu_2250_p2();
    void thread_tmp75_fu_2274_p2();
    void thread_tmp76_fu_2262_p2();
    void thread_tmp77_fu_2268_p2();
    void thread_tmp78_fu_2302_p2();
    void thread_tmp79_fu_2290_p2();
    void thread_tmp7_fu_1402_p2();
    void thread_tmp80_fu_2296_p2();
    void thread_tmp81_fu_2320_p2();
    void thread_tmp82_fu_2308_p2();
    void thread_tmp83_fu_2314_p2();
    void thread_tmp84_fu_2348_p2();
    void thread_tmp85_fu_2336_p2();
    void thread_tmp86_fu_2342_p2();
    void thread_tmp87_fu_2366_p2();
    void thread_tmp88_fu_2354_p2();
    void thread_tmp89_fu_2360_p2();
    void thread_tmp8_fu_1408_p2();
    void thread_tmp90_fu_2394_p2();
    void thread_tmp91_fu_2382_p2();
    void thread_tmp92_fu_2388_p2();
    void thread_tmp93_fu_2412_p2();
    void thread_tmp94_fu_2400_p2();
    void thread_tmp95_fu_2406_p2();
    void thread_tmp96_fu_2552_p2();
    void thread_tmp97_fu_2540_p2();
    void thread_tmp98_fu_2546_p2();
    void thread_tmp99_fu_2570_p2();
    void thread_tmp9_fu_1432_p2();
    void thread_tmp_fu_1368_p2();
    void thread_tmp_s_fu_5976_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
