digraph "CFG for '_Z10initializePfS_S_fii' function" {
	label="CFG for '_Z10initializePfS_S_fii' function";

	Node0x5fa8340 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%6:\l  %7 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %8 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %9 = getelementptr i8, i8 addrspace(4)* %8, i64 4\l  %10 = bitcast i8 addrspace(4)* %9 to i16 addrspace(4)*\l  %11 = load i16, i16 addrspace(4)* %10, align 4, !range !5, !invariant.load !6\l  %12 = zext i16 %11 to i32\l  %13 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %14 = shl nsw i32 %5, 1\l  %15 = add nsw i32 %14, %4\l  %16 = mul i32 %13, %12\l  %17 = add i32 %16, %7\l  %18 = icmp ult i32 %17, %15\l  br i1 %18, label %19, label %22\l|{<s0>T|<s1>F}}"];
	Node0x5fa8340:s0 -> Node0x5faa340;
	Node0x5fa8340:s1 -> Node0x5faa3d0;
	Node0x5faa340 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%19:\l19:                                               \l  %20 = sitofp i32 %4 to float\l  %21 = fdiv contract float %3, %20\l  br label %23\l}"];
	Node0x5faa340 -> Node0x5faa610;
	Node0x5faa3d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%22:\l22:                                               \l  ret void\l}"];
	Node0x5faa610 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%23:\l23:                                               \l  %24 = phi i32 [ %17, %19 ], [ %33, %23 ]\l  %25 = phi i32 [ 0, %19 ], [ %30, %23 ]\l  %26 = sext i32 %24 to i64\l  %27 = getelementptr inbounds float, float addrspace(1)* %0, i64 %26\l  store float 0.000000e+00, float addrspace(1)* %27, align 4, !tbaa !7\l  %28 = getelementptr inbounds float, float addrspace(1)* %1, i64 %26\l  store float 0.000000e+00, float addrspace(1)* %28, align 4, !tbaa !7\l  %29 = getelementptr inbounds float, float addrspace(1)* %2, i64 %26\l  store float %21, float addrspace(1)* %29, align 4, !tbaa !7\l  %30 = add nuw nsw i32 %25, 1\l  %31 = add i32 %30, %13\l  %32 = mul i32 %31, %12\l  %33 = add i32 %32, %7\l  %34 = icmp ult i32 %33, %15\l  br i1 %34, label %23, label %22, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x5faa610:s0 -> Node0x5faa610;
	Node0x5faa610:s1 -> Node0x5faa3d0;
}
