// Seed: 1621323669
module module_0 (
    input supply0 id_0
);
  assign id_2 = 1'b0;
  module_2(
      id_2, id_2, id_2, id_2
  );
  wire id_3;
endmodule
module module_1 (
    output supply0 id_0,
    output wire id_1,
    output tri0 id_2,
    input supply1 id_3,
    input uwire id_4,
    input tri1 id_5,
    output supply1 id_6
);
  id_8 :
  assert property (@(posedge id_4) id_8)
  else $display(id_3, 1'b0);
  assign id_1 = 1'd0;
  wire id_9;
  module_0(
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5 = id_3;
endmodule
