verilog xil_defaultlib --include "../../../../UART_USB.srcs/sources_1/bd/UART_USB/ipshared/ec67/hdl" --include "../../../../UART_USB.srcs/sources_1/bd/UART_USB/ipshared/8c62/hdl" --include "../../../../UART_USB.srcs/sources_1/bd/UART_USB/ip/UART_USB_processing_system7_0_0" \
"../../../../UART_USB.srcs/sources_1/bd/UART_USB/ip/UART_USB_processing_system7_0_0/sim/UART_USB_processing_system7_0_0.v" \
"../../../../UART_USB.srcs/sources_1/bd/UART_USB/ip/UART_USB_xbar_0/sim/UART_USB_xbar_0.v" \
"../../../../UART_USB.srcs/sources_1/bd/UART_USB/ip/UART_USB_auto_pc_0/sim/UART_USB_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
