[*]
[*] GTKWave Analyzer v3.3.104 (w)1999-2020 BSI
[*] Wed Oct  5 02:23:34 2022
[*]
[dumpfile] "/home/jpdoane/6502/build/test.vcd"
[dumpfile_mtime] "Wed Oct  5 02:22:43 2022"
[dumpfile_size] 34485
[savefile] "/home/jpdoane/6502/sim/test.sav"
[timestart] 199810
[size] 1243 1376
[pos] -1 -1
*-13.940628 231720 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] cpu_tb.
[treeopen] cpu_tb.u_top.
[treeopen] cpu_tb.u_top.u_core.
[sst_width] 233
[signals_width] 231
[sst_expanded] 1
[sst_vpaned_height] 414
@28
cpu_tb.u_top.u_core.i_clk
@420
cpu_tb.u_top.cycle
@28
cpu_tb.u_top.i_rst
@2022
^1 /home/jpdoane/6502/sim/states.txt
cpu_tb.u_top.u_core.state[4:0]
^2 /home/jpdoane/6502/sim/6502_opcodes.txt
cpu_tb.u_top.u_core.ir[7:0]
@800200
-pc
@28
cpu_tb.u_top.u_core.op_SB
cpu_tb.u_top.u_core.pc_inc
cpu_tb.u_top.u_core.jump
cpu_tb.u_top.u_core.take_branch
@22
cpu_tb.u_top.u_core.pc[15:0]
cpu_tb.u_top.u_core.nextpc[15:0]
cpu_tb.u_top.u_core.ir[7:0]
@1000200
-pc
@800200
-mem_bus
@22
cpu_tb.u_top.addr[15:0]
cpu_tb.u_top.din[7:0]
cpu_tb.u_top.dout[7:0]
@28
cpu_tb.u_top.u_core.RW
@1000200
-mem_bus
@c00200
-decode
@22
cpu_tb.u_top.u_core.current_op[7:0]
cpu_tb.u_top.u_core.op_a[2:0]
cpu_tb.u_top.u_core.op_b[2:0]
cpu_tb.u_top.u_core.op_c[1:0]
@2022
^3 /home/jpdoane/6502/sim/regs.txt
cpu_tb.u_top.u_core.ex_sb_src[2:0]
@22
cpu_tb.u_top.u_core.ex_res_src[1:0]
@2022
^3 /home/jpdoane/6502/sim/regs.txt
cpu_tb.u_top.u_core.ex_res_dst[2:0]
@28
cpu_tb.u_top.u_core.rd_op
cpu_tb.u_top.u_core.ld_op
cpu_tb.u_top.u_core.st_op
cpu_tb.u_top.u_core.rmw_op
@1401200
-decode
@800200
-bus
@22
cpu_tb.u_top.u_core.db[7:0]
cpu_tb.u_top.u_core.sb[7:0]
cpu_tb.u_top.u_core.res[7:0]
@1000200
-bus
@800200
-alu
@2022
^4 /home/jpdoane/6502/sim/alu.txt
cpu_tb.u_top.u_core.alu_OP[2:0]
@22
cpu_tb.u_top.u_core.ai[7:0]
cpu_tb.u_top.u_core.bi[7:0]
@28
cpu_tb.u_top.u_core.ci
@23
cpu_tb.u_top.u_core.alu_out[7:0]
@22
cpu_tb.u_top.u_core.add[7:0]
@1000200
-alu
@800200
-reg
@22
cpu_tb.u_top.u_core.a[7:0]
cpu_tb.u_top.u_core.x[7:0]
cpu_tb.u_top.u_core.y[7:0]
cpu_tb.u_top.u_core.s[7:0]
@1000200
-reg
@800200
-status
@22
cpu_tb.u_top.u_core.alu_status_mask[7:0]
cpu_tb.u_top.u_core.clear_mask[7:0]
cpu_tb.u_top.u_core.set_mask[7:0]
@28
cpu_tb.u_top.u_core.p[7:0]
@1000200
-status
[pattern_trace] 1
[pattern_trace] 0
