DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
language 1
dialect 5
dmPackageRefs [
]
instances [
(Instance
name "elink_to_fifo0"
duLibraryName "MOPSHUB_LIB"
duName "elink_to_fifo"
elements [
]
mwi 0
uid 181,0
)
(Instance
name "fifo_to_elink0"
duLibraryName "MOPSHUB_LIB"
duName "fifo_to_elink"
elements [
(GiElement
name "DATA_IN_WIDTH"
value "10"
pr "// synopsys template
// synopsys template"
apr 0
)
(GiElement
name "DATA_OUT_WIDTH"
value "10"
)
]
mwi 0
uid 670,0
)
(Instance
name "intialize_elinkCore0"
duLibraryName "mopshub_lib"
duName "intialize_elinkCore"
elements [
]
mwi 0
uid 1136,0
)
(Instance
name "clock_domain_crossing2"
duLibraryName "mopshub_lib"
duName "clock_domain_crossing"
elements [
(GiElement
name "NUMBER_OF_BITS"
value "2"
po "//number of signals to be synced"
apo 0
e "//number of signals to be synced"
)
]
mwi 0
uid 1182,0
)
(Instance
name "bit_counter_Elink"
duLibraryName "mopshub_lib"
duName "bit_counter"
elements [
]
mwi 0
uid 2207,0
)
]
embeddedInstances [
(EmbeddedInstance
name "data_loader4"
number "5"
)
]
)
version "32.1"
appVersion "2019.4 (Build 4)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/dcs/git/mopshub/mopshub_lib/hdl"
)
(vvPair
variable "HDSDir"
value "/home/dcs/git/mopshub/mopshub_lib/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/dcs/git/mopshub/mopshub_lib/hds/elink_core/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/dcs/git/mopshub/mopshub_lib/hds/elink_core/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/dcs/git/mopshub/mopshub_lib/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "/home/dcs/git/mopshub/mopshub_lib/hds/elink_core"
)
(vvPair
variable "d_logical"
value "/home/dcs/git/mopshub/mopshub_lib/hds/elink_core"
)
(vvPair
variable "date"
value "08/18/21"
)
(vvPair
variable "day"
value "Wed"
)
(vvPair
variable "day_long"
value "Wednesday"
)
(vvPair
variable "dd"
value "18"
)
(vvPair
variable "entity_name"
value "elink_core"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "dcs"
)
(vvPair
variable "graphical_source_date"
value "08/18/21"
)
(vvPair
variable "graphical_source_group"
value "dcs"
)
(vvPair
variable "graphical_source_host"
value "chipdev2.physik.uni-wuppertal.de"
)
(vvPair
variable "graphical_source_time"
value "11:38:03"
)
(vvPair
variable "group"
value "dcs"
)
(vvPair
variable "host"
value "chipdev2.physik.uni-wuppertal.de"
)
(vvPair
variable "language"
value "Verilog"
)
(vvPair
variable "library"
value "mopshub_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/mopshub_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/mopshub_lib/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/mopshub_lib/ps"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$HDS_PROJECT_DIR/mopshub_lib/work"
)
(vvPair
variable "library_downstream_QuestaSimSimulator"
value "$HDS_PROJECT_DIR/mopshub_lib/sim"
)
(vvPair
variable "library_downstream_SvAssistantInvoke"
value "$HDS_PROJECT_DIR/mopshub_lib/svassistant"
)
(vvPair
variable "mm"
value "08"
)
(vvPair
variable "module_name"
value "elink_core"
)
(vvPair
variable "month"
value "Aug"
)
(vvPair
variable "month_long"
value "August"
)
(vvPair
variable "p"
value "/home/dcs/git/mopshub/mopshub_lib/hds/elink_core/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/dcs/git/mopshub/mopshub_lib/hds/elink_core/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "mopshub"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "/eda/mentor/2019-20/RHELx86/AMS_2019.4/amsv/modeltech/bin"
)
(vvPair
variable "task_NC-SimPath"
value "/eda/cadence/2019-20/RHELx86/XCELIUM_19.03.013/tools/bin"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "/eda/mentor/2019-20/RHELx86/QUESTA-CORE-PRIME_2019.4/questasim/linux_x86_64"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "11:38:03"
)
(vvPair
variable "unit"
value "elink_core"
)
(vvPair
variable "user"
value "dcs"
)
(vvPair
variable "version"
value "2019.4 (Build 4)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2021"
)
(vvPair
variable "yy"
value "21"
)
]
)
LanguageMgr "Verilog2001LangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "18000,50000,35000,51000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "18200,50050,29200,50950"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "35000,46000,39000,47000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "35200,46050,39200,46950"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "18000,48000,35000,49000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "18200,48050,31700,48950"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "14000,48000,18000,49000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "14200,48050,17200,48950"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "35000,47000,55000,51000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "35200,47200,46200,48100"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "39000,46000,55000,47000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "39200,46050,42700,46950"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "14000,46000,35000,48000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "20000,46500,29000,47500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "14000,49000,18000,50000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "14200,49050,16700,49950"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "14000,50000,18000,51000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "14200,50050,17700,50950"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "18000,49000,35000,50000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "18200,49050,33200,49950"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "14000,46000,55000,51000"
)
oxt "14000,66000,55000,71000"
)
*12 (SaComponent
uid 181,0
optionalChildren [
*13 (CptPort
uid 109,0
ps "OnEdgeStrategy"
shape (Triangle
uid 110,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47000,20625,47750,21375"
)
tg (CPTG
uid 111,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 112,0
va (VaSet
font "courier,8,0"
)
xt "40500,20550,46000,21450"
st "DATA1bitIN"
ju 2
blo "46000,21250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "DATA1bitIN"
t "wire"
o 1
suid 65,0
)
)
)
*14 (CptPort
uid 113,0
ps "OnEdgeStrategy"
shape (Triangle
uid 114,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23250,20625,24000,21375"
)
tg (CPTG
uid 115,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 116,0
va (VaSet
font "courier,8,0"
)
xt "25000,20550,28000,21450"
st "bitCLK"
blo "25000,21250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "bitCLK"
t "wire"
preAdd 0
posAdd 0
o 4
suid 66,0
)
)
)
*15 (CptPort
uid 117,0
ps "OnEdgeStrategy"
shape (Triangle
uid 118,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23250,19625,24000,20375"
)
tg (CPTG
uid 119,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 120,0
va (VaSet
font "courier,8,0"
)
xt "25000,19550,29000,20450"
st "bitCLKx2"
blo "25000,20250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "bitCLKx2"
t "wire"
o 2
suid 67,0
)
)
)
*16 (CptPort
uid 121,0
ps "OnEdgeStrategy"
shape (Triangle
uid 122,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23250,18625,24000,19375"
)
tg (CPTG
uid 123,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 124,0
va (VaSet
font "courier,8,0"
)
xt "25000,18550,29000,19450"
st "bitCLKx4"
blo "25000,19250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "bitCLKx4"
t "wire"
o 10
suid 68,0
)
)
)
*17 (CptPort
uid 153,0
ps "OnEdgeStrategy"
shape (Triangle
uid 154,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23250,17625,24000,18375"
)
tg (CPTG
uid 155,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 156,0
va (VaSet
font "courier,8,0"
)
xt "25000,17550,30500,18450"
st "fifo_flush"
blo "25000,18250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "fifo_flush"
t "wire"
o 6
suid 77,0
)
)
)
*18 (CptPort
uid 2491,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2492,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47000,21625,47750,22375"
)
tg (CPTG
uid 2493,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2494,0
va (VaSet
font "courier,8,0"
)
xt "35500,21550,46000,22450"
st "rx_elink2bit : [1:0]"
ju 2
blo "46000,22250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx_elink2bit"
t "wire"
b "[1:0]"
o 9
suid 92,0
)
)
)
*19 (CptPort
uid 2622,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2623,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23250,27625,24000,28375"
)
tg (CPTG
uid 2624,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2625,0
va (VaSet
font "courier,8,0"
)
xt "25000,27550,34500,28450"
st "reverse_stream_10b"
blo "25000,28250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "reverse_stream_10b"
t "wire"
o 12
suid 93,0
)
)
)
*20 (CptPort
uid 2630,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2631,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23250,26625,24000,27375"
)
tg (CPTG
uid 2632,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2633,0
va (VaSet
font "courier,8,0"
)
xt "25000,26550,31500,27450"
st "swap_tx_bits"
blo "25000,27250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "swap_tx_bits"
t "wire"
o 3
suid 94,0
)
)
)
*21 (CptPort
uid 2769,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2770,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23250,21625,24000,22375"
)
tg (CPTG
uid 2771,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2772,0
va (VaSet
font "courier,8,0"
)
xt "25000,21550,31000,22450"
st "fifo_wr_clk"
blo "25000,22250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "fifo_wr_clk"
t "wire"
o 14
suid 98,0
)
)
)
*22 (CptPort
uid 2785,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2786,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23250,24625,24000,25375"
)
tg (CPTG
uid 2787,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2788,0
va (VaSet
font "courier,8,0"
)
xt "25000,24550,34000,25450"
st "fifo_dout : [9:0]"
blo "25000,25250"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "fifo_dout"
t "wire"
b "[9:0]"
o 8
suid 100,0
)
)
)
*23 (CptPort
uid 2789,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2790,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23250,23625,24000,24375"
)
tg (CPTG
uid 2791,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2792,0
va (VaSet
font "courier,8,0"
)
xt "25000,23550,30500,24450"
st "fifo_rd_en"
blo "25000,24250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "fifo_rd_en"
t "wire"
o 13
suid 99,0
)
)
)
*24 (CptPort
uid 3251,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3252,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47000,26625,47750,27375"
)
tg (CPTG
uid 3253,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3254,0
va (VaSet
font "courier,8,0"
)
xt "35000,26550,46000,27450"
st "dec8b_Out_dbg : [9:0]"
ju 2
blo "46000,27250"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "dec8b_Out_dbg"
t "wire"
b "[9:0]"
o 15
suid 111,0
)
)
)
*25 (CptPort
uid 3255,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3256,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47000,27625,47750,28375"
)
tg (CPTG
uid 3257,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3258,0
va (VaSet
font "courier,8,0"
)
xt "39000,27550,46000,28450"
st "dec8b_rdy_dbg"
ju 2
blo "46000,28250"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "dec8b_rdy_dbg"
t "wire"
o 16
suid 110,0
)
)
)
*26 (CptPort
uid 3259,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3260,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47000,23625,47750,24375"
)
tg (CPTG
uid 3261,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3262,0
va (VaSet
font "courier,8,0"
)
xt "40500,23550,46000,24450"
st "fifo_empty"
ju 2
blo "46000,24250"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "fifo_empty"
t "wire"
o 5
suid 107,0
)
)
)
*27 (CptPort
uid 3263,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3264,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47000,24625,47750,25375"
)
tg (CPTG
uid 3265,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3266,0
va (VaSet
font "courier,8,0"
)
xt "41500,24550,46000,25450"
st "fifo_full"
ju 2
blo "46000,25250"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "fifo_full"
t "wire"
o 7
suid 108,0
)
)
)
*28 (CptPort
uid 3267,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3268,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23250,25625,24000,26375"
)
tg (CPTG
uid 3269,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3270,0
va (VaSet
font "courier,8,0"
)
xt "25000,25550,31000,26450"
st "fifo_rd_clk"
blo "25000,26250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "fifo_rd_clk"
t "wire"
o 17
suid 106,0
)
)
)
*29 (CptPort
uid 3271,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3272,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23250,16625,24000,17375"
)
tg (CPTG
uid 3273,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3274,0
va (VaSet
font "courier,8,0"
)
xt "25000,16550,27500,17450"
st "reset"
blo "25000,17250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "reset"
t "wire"
o 11
suid 105,0
)
)
)
]
shape (Rectangle
uid 182,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "24000,16000,47000,30000"
)
oxt "21000,8000,45000,28000"
ttg (MlTextGroup
uid 183,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*30 (Text
uid 184,0
va (VaSet
font "courier,8,1"
)
xt "30750,18100,36750,19000"
st "MOPSHUB_LIB"
blo "30750,18800"
tm "BdLibraryNameMgr"
)
*31 (Text
uid 185,0
va (VaSet
font "courier,8,1"
)
xt "30750,19000,37750,19900"
st "elink_to_fifo"
blo "30750,19700"
tm "CptNameMgr"
)
*32 (Text
uid 186,0
va (VaSet
font "courier,8,1"
)
xt "30750,19900,38250,20800"
st "elink_to_fifo0"
blo "30750,20600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 187,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 188,0
text (MLText
uid 189,0
va (VaSet
font "courier,8,0"
)
xt "9000,22000,9000,22000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 190,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "24250,28250,25750,29750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
sF 0
)
archFileType "UNKNOWN"
)
*33 (PortIoOut
uid 215,0
shape (CompositeShape
uid 216,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 217,0
sl 0
ro 90
xt "18000,24625,19500,25375"
)
(Line
uid 218,0
sl 0
ro 90
xt "19500,25000,20000,25000"
pts [
"20000,25000"
"19500,25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 219,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 220,0
va (VaSet
font "courier,8,0"
)
xt "10000,24550,17000,25450"
st "tra_fifo_dout"
ju 2
blo "17000,25250"
tm "WireNameMgr"
)
)
)
*34 (PortIoOut
uid 221,0
shape (CompositeShape
uid 222,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 223,0
sl 0
ro 270
xt "53500,23625,55000,24375"
)
(Line
uid 224,0
sl 0
ro 270
xt "53000,24000,53500,24000"
pts [
"53000,24000"
"53500,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 225,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 226,0
va (VaSet
font "courier,8,0"
)
xt "56000,23550,63000,24450"
st "rx_fifo_empty"
blo "56000,24250"
tm "WireNameMgr"
)
)
)
*35 (PortIoOut
uid 227,0
shape (CompositeShape
uid 228,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 229,0
sl 0
ro 270
xt "53500,24625,55000,25375"
)
(Line
uid 230,0
sl 0
ro 270
xt "53000,25000,53500,25000"
pts [
"53000,25000"
"53500,25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 231,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 232,0
va (VaSet
font "courier,8,0"
)
xt "56000,24550,62500,25450"
st "rx_fifo_full"
blo "56000,25250"
tm "WireNameMgr"
)
)
)
*36 (PortIoIn
uid 429,0
shape (CompositeShape
uid 430,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 431,0
sl 0
ro 90
xt "52500,20625,54000,21375"
)
(Line
uid 432,0
sl 0
ro 90
xt "52000,21000,52500,21000"
pts [
"52500,21000"
"52000,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 433,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 434,0
va (VaSet
font "courier,8,0"
)
xt "55000,20550,61500,21450"
st "rx_elink1bit"
blo "55000,21250"
tm "WireNameMgr"
)
)
)
*37 (Net
uid 441,0
lang 5
decl (Decl
n "clk"
t "wire"
o 6
suid 21,0
)
declText (MLText
uid 442,0
va (VaSet
font "courier,8,0"
)
xt "74000,7200,84000,8100"
st "wire           clk;
"
)
)
*38 (Net
uid 449,0
lang 5
decl (Decl
n "bitCLKx2"
t "wire"
o 7
suid 22,0
)
declText (MLText
uid 450,0
va (VaSet
font "courier,8,0"
)
xt "74000,8100,86500,9000"
st "wire           bitCLKx2;
"
)
)
*39 (Net
uid 457,0
lang 5
decl (Decl
n "bitCLKx4"
t "wire"
o 8
suid 23,0
)
declText (MLText
uid 458,0
va (VaSet
font "courier,8,0"
)
xt "74000,9000,86500,9900"
st "wire           bitCLKx4;
"
)
)
*40 (Net
uid 481,0
lang 5
decl (Decl
n "fifo_flush"
t "wire"
o 10
suid 26,0
)
declText (MLText
uid 482,0
va (VaSet
font "courier,8,0"
)
xt "74000,10800,87500,11700"
st "wire           fifo_flush;
"
)
)
*41 (PortIoIn
uid 505,0
shape (CompositeShape
uid 506,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 507,0
sl 0
ro 270
xt "41000,5625,42500,6375"
)
(Line
uid 508,0
sl 0
ro 270
xt "42500,6000,43000,6000"
pts [
"42500,6000"
"43000,6000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 509,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 510,0
va (VaSet
font "courier,8,0"
)
xt "38500,5550,40000,6450"
st "clk"
ju 2
blo "40000,6250"
tm "WireNameMgr"
)
)
)
*42 (PortIoIn
uid 511,0
shape (CompositeShape
uid 512,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 513,0
sl 0
ro 270
xt "41000,3625,42500,4375"
)
(Line
uid 514,0
sl 0
ro 270
xt "42500,4000,43000,4000"
pts [
"42500,4000"
"43000,4000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 515,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 516,0
va (VaSet
font "courier,8,0"
)
xt "36000,3550,40000,4450"
st "bitCLKx2"
ju 2
blo "40000,4250"
tm "WireNameMgr"
)
)
)
*43 (PortIoIn
uid 517,0
shape (CompositeShape
uid 518,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 519,0
sl 0
ro 270
xt "41000,1625,42500,2375"
)
(Line
uid 520,0
sl 0
ro 270
xt "42500,2000,43000,2000"
pts [
"42500,2000"
"43000,2000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 521,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 522,0
va (VaSet
font "courier,8,0"
)
xt "36000,1550,40000,2450"
st "bitCLKx4"
ju 2
blo "40000,2250"
tm "WireNameMgr"
)
)
)
*44 (PortIoIn
uid 529,0
shape (CompositeShape
uid 530,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 531,0
sl 0
ro 270
xt "18000,23625,19500,24375"
)
(Line
uid 532,0
sl 0
ro 270
xt "19500,24000,20000,24000"
pts [
"19500,24000"
"20000,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 533,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 534,0
va (VaSet
font "courier,8,0"
)
xt "7500,23550,17000,24450"
st "tra_fifo_rd_enable"
ju 2
blo "17000,24250"
tm "WireNameMgr"
)
)
)
*45 (PortIoIn
uid 535,0
shape (CompositeShape
uid 536,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 537,0
sl 0
ro 270
xt "41000,7625,42500,8375"
)
(Line
uid 538,0
sl 0
ro 270
xt "42500,8000,43000,8000"
pts [
"42500,8000"
"43000,8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 539,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 540,0
va (VaSet
font "courier,8,0"
)
xt "34500,7550,40000,8450"
st "fifo_flush"
ju 2
blo "40000,8250"
tm "WireNameMgr"
)
)
)
*46 (SaComponent
uid 670,0
optionalChildren [
*47 (CptPort
uid 626,0
ps "OnEdgeStrategy"
shape (Triangle
uid 627,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23250,33625,24000,34375"
)
tg (CPTG
uid 628,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 629,0
va (VaSet
font "courier,8,0"
)
xt "25000,33550,29000,34450"
st "bitCLKx4"
blo "25000,34250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "bitCLKx4"
t "wire"
o 3
suid 4,0
)
)
)
*48 (CptPort
uid 630,0
ps "OnEdgeStrategy"
shape (Triangle
uid 631,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23250,31625,24000,32375"
)
tg (CPTG
uid 632,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 633,0
va (VaSet
font "courier,8,0"
)
xt "25000,31550,26500,32450"
st "rst"
blo "25000,32250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "rst"
t "wire"
o 4
suid 5,0
)
)
)
*49 (CptPort
uid 638,0
ps "OnEdgeStrategy"
shape (Triangle
uid 639,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47000,33625,47750,34375"
)
tg (CPTG
uid 640,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 641,0
va (VaSet
font "courier,8,0"
)
xt "40500,33550,46000,34450"
st "efifoPfull"
ju 2
blo "46000,34250"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "efifoPfull"
t "wire"
o 6
suid 7,0
)
)
)
*50 (CptPort
uid 642,0
ps "OnEdgeStrategy"
shape (Triangle
uid 643,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47000,34625,47750,35375"
)
tg (CPTG
uid 644,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 645,0
va (VaSet
font "courier,8,0"
)
xt "40000,34550,46000,35450"
st "DATA1bitOUT"
ju 2
blo "46000,35250"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "DATA1bitOUT"
t "wire"
o 7
suid 8,0
)
)
)
*51 (CptPort
uid 646,0
ps "OnEdgeStrategy"
shape (Triangle
uid 647,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47000,35625,47750,36375"
)
tg (CPTG
uid 648,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 649,0
va (VaSet
font "courier,8,0"
)
xt "37000,35550,46000,36450"
st "elink2bit : [1:0]"
ju 2
blo "46000,36250"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "elink2bit"
t "wire"
b "[1:0]"
o 8
suid 9,0
)
)
)
*52 (CptPort
uid 650,0
ps "OnEdgeStrategy"
shape (Triangle
uid 651,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23250,32625,24000,33375"
)
tg (CPTG
uid 652,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 653,0
va (VaSet
font "courier,8,0"
)
xt "25000,32550,30500,33450"
st "fifo_flush"
blo "25000,33250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "fifo_flush"
t "wire"
o 9
suid 10,0
)
)
)
*53 (CptPort
uid 654,0
ps "OnEdgeStrategy"
shape (Triangle
uid 655,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23250,34625,24000,35375"
)
tg (CPTG
uid 656,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 657,0
va (VaSet
font "courier,8,0"
)
xt "25000,34550,29000,35450"
st "bitCLKx2"
blo "25000,35250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "bitCLKx2"
t "wire"
o 2
suid 11,0
)
)
)
*54 (CptPort
uid 662,0
ps "OnEdgeStrategy"
shape (Triangle
uid 663,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23250,42625,24000,43375"
)
tg (CPTG
uid 664,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 665,0
va (VaSet
font "courier,8,0"
)
xt "25000,42550,30500,43450"
st "reverse_tx"
blo "25000,43250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "reverse_tx"
t "wire"
eolc "// 0"
posAdd 0
o 10
suid 13,0
)
)
)
*55 (CptPort
uid 666,0
ps "OnEdgeStrategy"
shape (Triangle
uid 667,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23250,41625,24000,42375"
)
tg (CPTG
uid 668,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 669,0
va (VaSet
font "courier,8,0"
)
xt "25000,41550,31000,42450"
st "swap_output"
blo "25000,42250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "swap_output"
t "wire"
eolc "// 0 default when '1', the output bits will be swapped"
preAdd 0
posAdd 0
o 11
suid 14,0
)
)
)
*56 (CptPort
uid 1809,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1810,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23250,37625,24000,38375"
)
tg (CPTG
uid 1811,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1812,0
va (VaSet
font "courier,8,0"
)
xt "25000,37550,40500,38450"
st "fifo_din : [DATA_IN_WIDTH-1:0]"
blo "25000,38250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "fifo_din"
t "wire"
b "[DATA_IN_WIDTH-1:0]"
o 5
suid 32,0
)
)
)
*57 (CptPort
uid 1813,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1814,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23250,35625,24000,36375"
)
tg (CPTG
uid 1815,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1816,0
va (VaSet
font "courier,8,0"
)
xt "25000,35550,31000,36450"
st "fifo_wr_clk"
blo "25000,36250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "fifo_wr_clk"
t "wire"
o 13
suid 30,0
)
)
)
*58 (CptPort
uid 1817,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1818,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23250,38625,24000,39375"
)
tg (CPTG
uid 1819,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1820,0
va (VaSet
font "courier,8,0"
)
xt "25000,38550,30500,39450"
st "fifo_wr_en"
blo "25000,39250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "fifo_wr_en"
t "wire"
o 1
suid 31,0
)
)
)
*59 (CptPort
uid 1821,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1822,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23250,36625,24000,37375"
)
tg (CPTG
uid 1823,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1824,0
va (VaSet
font "courier,8,0"
)
xt "25000,36550,28000,37450"
st "bitCLK"
blo "25000,37250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "bitCLK"
t "wire"
preAdd 0
posAdd 0
o 12
suid 34,0
)
)
)
]
shape (Rectangle
uid 671,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "24000,31000,47000,45000"
)
oxt "27000,6000,43000,25000"
ttg (MlTextGroup
uid 672,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*60 (Text
uid 673,0
va (VaSet
font "courier,8,1"
)
xt "30750,32100,36750,33000"
st "MOPSHUB_LIB"
blo "30750,32800"
tm "BdLibraryNameMgr"
)
*61 (Text
uid 674,0
va (VaSet
font "courier,8,1"
)
xt "30750,33000,37750,33900"
st "fifo_to_elink"
blo "30750,33700"
tm "CptNameMgr"
)
*62 (Text
uid 675,0
va (VaSet
font "courier,8,1"
)
xt "30750,33900,38250,34800"
st "fifo_to_elink0"
blo "30750,34600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 676,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 677,0
text (MLText
uid 678,0
va (VaSet
font "courier,8,0"
)
xt "37000,40400,48000,44000"
st "// synopsys template
// synopsys template
DATA_IN_WIDTH  = 10  
DATA_OUT_WIDTH = 10  "
)
header ""
)
elements [
(GiElement
name "DATA_IN_WIDTH"
value "10"
pr "// synopsys template
// synopsys template"
apr 0
)
(GiElement
name "DATA_OUT_WIDTH"
value "10"
)
]
)
viewicon (ZoomableIcon
uid 679,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "24250,43250,25750,44750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
ordering 1
viewiconposition 0
connectByName 1
portVis (PortSigDisplay
sIVOD 1
sF 0
)
archFileType "UNKNOWN"
)
*63 (Net
uid 720,0
lang 5
decl (Decl
n "rst"
t "wire"
preAdd 0
posAdd 0
o 11
suid 29,0
)
declText (MLText
uid 721,0
va (VaSet
font "courier,8,0"
)
xt "74000,11700,84000,12600"
st "wire           rst;
"
)
)
*64 (Net
uid 740,0
lang 5
decl (Decl
n "efifoPfull"
t "wire"
o 12
suid 30,0
)
declText (MLText
uid 741,0
va (VaSet
font "courier,8,0"
)
xt "74000,12600,87500,13500"
st "wire           efifoPfull;
"
)
)
*65 (PortIoOut
uid 762,0
shape (CompositeShape
uid 763,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 764,0
sl 0
ro 270
xt "54500,33625,56000,34375"
)
(Line
uid 765,0
sl 0
ro 270
xt "54000,34000,54500,34000"
pts [
"54000,34000"
"54500,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 766,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 767,0
va (VaSet
font "courier,8,0"
)
xt "57000,33550,62500,34450"
st "efifoPfull"
blo "57000,34250"
tm "WireNameMgr"
)
)
)
*66 (Net
uid 792,0
lang 5
decl (Decl
n "reverse_tx"
t "reg"
eolc "0"
o 17
suid 35,0
iv "0"
)
declText (MLText
uid 793,0
va (VaSet
font "courier,8,0"
)
xt "74000,22500,92000,23400"
st "reg            reverse_tx = 0; // 0
"
)
)
*67 (Net
uid 800,0
lang 5
decl (Decl
n "swap_output"
t "reg"
eolc "// 0 defaultwhen '1', the output bits will be swapped"
o 19
suid 36,0
iv "0"
)
declText (MLText
uid 801,0
va (VaSet
font "courier,8,0"
)
xt "74000,24300,117200,25200"
st "reg            swap_output = 0; // 0 defaultwhen '1', the output bits will be swapped
"
)
)
*68 (Net
uid 878,0
lang 5
decl (Decl
n "rx_fifo_empty"
t "wire"
o 2
suid 44,0
)
declText (MLText
uid 879,0
va (VaSet
font "courier,8,0"
)
xt "74000,3600,89000,4500"
st "wire           rx_fifo_empty;
"
)
)
*69 (Net
uid 880,0
lang 5
decl (Decl
n "rx_fifo_full"
t "wire"
o 3
suid 45,0
)
declText (MLText
uid 881,0
va (VaSet
font "courier,8,0"
)
xt "74000,4500,88500,5400"
st "wire           rx_fifo_full;
"
)
)
*70 (GlobalConnector
uid 896,0
shape (Circle
uid 897,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "46000,1000,48000,3000"
radius 1000
)
name (Text
uid 898,0
va (VaSet
font "courier,8,1"
)
xt "46750,1550,47250,2450"
st "G"
blo "46750,2250"
)
)
*71 (GlobalConnector
uid 899,0
shape (Circle
uid 900,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "46000,3000,48000,5000"
radius 1000
)
name (Text
uid 901,0
va (VaSet
font "courier,8,1"
)
xt "46750,3550,47250,4450"
st "G"
blo "46750,4250"
)
)
*72 (GlobalConnector
uid 902,0
shape (Circle
uid 903,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "46000,5000,48000,7000"
radius 1000
)
name (Text
uid 904,0
va (VaSet
font "courier,8,1"
)
xt "46750,5550,47250,6450"
st "G"
blo "46750,6250"
)
)
*73 (GlobalConnector
uid 905,0
shape (Circle
uid 906,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "46000,7000,48000,9000"
radius 1000
)
name (Text
uid 907,0
va (VaSet
font "courier,8,1"
)
xt "46750,7550,47250,8450"
st "G"
blo "46750,8250"
)
)
*74 (PortIoIn
uid 1042,0
shape (CompositeShape
uid 1043,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1044,0
sl 0
ro 270
xt "41000,9625,42500,10375"
)
(Line
uid 1045,0
sl 0
ro 270
xt "42500,10000,43000,10000"
pts [
"42500,10000"
"43000,10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1046,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1047,0
va (VaSet
font "courier,8,0"
)
xt "38500,9500,40000,10400"
st "rst"
ju 2
blo "40000,10200"
tm "WireNameMgr"
)
)
)
*75 (GlobalConnector
uid 1054,0
shape (Circle
uid 1055,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "46000,9000,48000,11000"
radius 1000
)
name (Text
uid 1056,0
va (VaSet
font "courier,8,1"
)
xt "46750,9550,47250,10450"
st "G"
blo "46750,10250"
)
)
*76 (SaComponent
uid 1136,0
optionalChildren [
*77 (CptPort
uid 1120,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1121,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2250,2625,3000,3375"
)
tg (CPTG
uid 1122,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1123,0
va (VaSet
font "courier,8,0"
)
xt "4000,2550,5500,3450"
st "rst"
blo "4000,3250"
)
)
thePort (LogicalPort
lang 6
decl (Decl
n "rst"
t "logic"
o 1
)
)
)
*78 (CptPort
uid 1124,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1125,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2250,3625,3000,4375"
)
tg (CPTG
uid 1126,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1127,0
va (VaSet
font "courier,8,0"
)
xt "4000,3550,5500,4450"
st "clk"
blo "4000,4250"
)
)
thePort (LogicalPort
lang 6
decl (Decl
n "clk"
t "logic"
o 2
)
)
)
*79 (CptPort
uid 1128,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1129,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22000,2625,22750,3375"
)
tg (CPTG
uid 1130,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1131,0
va (VaSet
font "courier,8,0"
)
xt "12000,2550,21000,3450"
st "fifo_flush_signal"
ju 2
blo "21000,3250"
)
)
thePort (LogicalPort
lang 6
m 1
decl (Decl
n "fifo_flush_signal"
t "logic"
o 3
)
)
)
*80 (CptPort
uid 1132,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1133,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22000,3625,22750,4375"
)
tg (CPTG
uid 1134,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1135,0
va (VaSet
font "courier,8,0"
)
xt "15500,3550,21000,4450"
st "rst_signal"
ju 2
blo "21000,4250"
)
)
thePort (LogicalPort
lang 6
m 1
decl (Decl
n "rst_signal"
t "logic"
o 4
)
)
)
]
shape (Rectangle
uid 1137,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "3000,2000,22000,8000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1138,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*81 (Text
uid 1139,0
va (VaSet
font "courier,8,1"
)
xt "6000,5000,12000,5900"
st "mopshub_lib"
blo "6000,5700"
tm "BdLibraryNameMgr"
)
*82 (Text
uid 1140,0
va (VaSet
font "courier,8,1"
)
xt "6000,5900,16000,6800"
st "intialize_elinkCore"
blo "6000,6600"
tm "CptNameMgr"
)
*83 (Text
uid 1141,0
va (VaSet
font "courier,8,1"
)
xt "6000,6800,16500,7700"
st "intialize_elinkCore0"
blo "6000,7500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1142,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1143,0
text (MLText
uid 1144,0
va (VaSet
font "courier,8,0"
)
xt "10000,2000,10000,2000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1145,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "3250,6250,4750,7750"
iconName "VerilogFileViewIcon.png"
iconMaskName "VerilogFileViewIcon.msk"
ftype 11
)
ordering 1
viewiconposition 0
archFileType "UNKNOWN"
)
*84 (SaComponent
uid 1182,0
optionalChildren [
*85 (CptPort
uid 1166,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1167,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2250,9625,3000,10375"
)
tg (CPTG
uid 1168,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1169,0
va (VaSet
font "courier,8,0"
)
xt "4000,9550,6000,10450"
st "clkA"
blo "4000,10250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "clkA"
t "wire"
o 1
)
)
)
*86 (CptPort
uid 1170,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1171,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22000,9625,22750,10375"
)
tg (CPTG
uid 1172,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1173,0
va (VaSet
font "courier,8,0"
)
xt "2000,9550,21000,10450"
st "data_in_clkA : [NUMBER_OF_BITS - 1:0]"
ju 2
blo "21000,10250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "data_in_clkA"
t "wire"
b "[NUMBER_OF_BITS - 1:0]"
o 2
)
)
)
*87 (CptPort
uid 1174,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1175,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2250,10625,3000,11375"
)
tg (CPTG
uid 1176,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1177,0
va (VaSet
font "courier,8,0"
)
xt "4000,10550,6000,11450"
st "clkB"
blo "4000,11250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "clkB"
t "wire"
o 3
)
)
)
*88 (CptPort
uid 1178,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1179,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22000,10625,22750,11375"
)
tg (CPTG
uid 1180,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1181,0
va (VaSet
font "courier,8,0"
)
xt "1500,10550,21000,11450"
st "data_out_clkB : [NUMBER_OF_BITS - 1:0]"
ju 2
blo "21000,11250"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "data_out_clkB"
t "wire"
b "[NUMBER_OF_BITS - 1:0]"
o 4
)
)
)
]
shape (Rectangle
uid 1183,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "3000,9000,22000,15000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1184,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*89 (Text
uid 1185,0
va (VaSet
font "courier,8,1"
)
xt "7500,12000,13500,12900"
st "mopshub_lib"
blo "7500,12700"
tm "BdLibraryNameMgr"
)
*90 (Text
uid 1186,0
va (VaSet
font "courier,8,1"
)
xt "7500,12900,18500,13800"
st "clock_domain_crossing"
blo "7500,13600"
tm "CptNameMgr"
)
*91 (Text
uid 1187,0
va (VaSet
font "courier,8,1"
)
xt "7500,13800,19000,14700"
st "clock_domain_crossing2"
blo "7500,14500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1188,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1189,0
text (MLText
uid 1190,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "4000,12200,30500,14000"
st "NUMBER_OF_BITS = 2 //number of signals to be synced 
//number of signals to be synced"
)
header ""
)
elements [
(GiElement
name "NUMBER_OF_BITS"
value "2"
po "//number of signals to be synced"
apo 0
e "//number of signals to be synced"
)
]
)
viewicon (ZoomableIcon
uid 1191,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "3250,13250,4750,14750"
iconName "VerilogFileViewIcon.png"
iconMaskName "VerilogFileViewIcon.msk"
ftype 11
)
ordering 1
viewiconposition 0
connectByName 1
archFileType "UNKNOWN"
)
*92 (Net
uid 1224,0
lang 5
decl (Decl
n "data_in_clkA"
t "wire"
b "[1:0]"
o 20
suid 49,0
)
declText (MLText
uid 1225,0
va (VaSet
font "courier,8,0"
)
xt "74000,25200,88500,26100"
st "wire [1:0]     data_in_clkA;
"
)
)
*93 (Net
uid 1232,0
lang 5
decl (Decl
n "data_out_clkB"
t "wire"
b "[1:0]"
o 21
suid 50,0
)
declText (MLText
uid 1233,0
va (VaSet
font "courier,8,0"
)
xt "74000,26100,89000,27000"
st "wire [1:0]     data_out_clkB;
"
)
)
*94 (Net
uid 1560,0
lang 5
decl (Decl
n "rec_fifo_din"
t "wire"
b "[10-1:0]"
o 14
suid 51,0
)
declText (MLText
uid 1561,0
va (VaSet
font "courier,8,0"
)
xt "74000,14400,88500,15300"
st "wire [10-1:0]  rec_fifo_din;
"
)
)
*95 (Net
uid 1562,0
lang 5
decl (Decl
n "rec_fifo_wr_enable"
t "wire"
o 15
suid 52,0
)
declText (MLText
uid 1563,0
va (VaSet
font "courier,8,0"
)
xt "74000,20700,91500,21600"
st "wire           rec_fifo_wr_enable;
"
)
)
*96 (Net
uid 1574,0
lang 5
decl (Decl
n "tx_elink2bit"
t "wire"
b "[1:0]"
o 5
suid 53,0
)
declText (MLText
uid 1575,0
va (VaSet
font "courier,8,0"
)
xt "74000,6300,88500,7200"
st "wire [1:0]     tx_elink2bit;
"
)
)
*97 (PortIoOut
uid 1576,0
shape (CompositeShape
uid 1577,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1578,0
sl 0
ro 270
xt "54500,35625,56000,36375"
)
(Line
uid 1579,0
sl 0
ro 270
xt "54000,36000,54500,36000"
pts [
"54000,36000"
"54500,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1580,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1581,0
va (VaSet
font "courier,8,0"
)
xt "57000,35550,63500,36450"
st "tx_elink2bit"
blo "57000,36250"
tm "WireNameMgr"
)
)
)
*98 (PortIoOut
uid 1831,0
shape (CompositeShape
uid 1832,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1833,0
sl 0
ro 270
xt "54500,34625,56000,35375"
)
(Line
uid 1834,0
sl 0
ro 270
xt "54000,35000,54500,35000"
pts [
"54000,35000"
"54500,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1835,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1836,0
va (VaSet
font "courier,8,0"
)
xt "57000,34550,63500,35450"
st "tx_elink1bit"
blo "57000,35250"
tm "WireNameMgr"
)
)
)
*99 (Net
uid 1912,0
lang 5
decl (Decl
n "tx_elink1bit"
t "wire"
o 13
suid 54,0
)
declText (MLText
uid 1913,0
va (VaSet
font "courier,8,0"
)
xt "74000,13500,88500,14400"
st "wire           tx_elink1bit;
"
)
)
*100 (HdlText
uid 1991,0
optionalChildren [
*101 (EmbeddedText
uid 1997,0
commentText (CommentText
uid 1998,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 1999,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "10000,39000,28000,44000"
)
oxt "0,0,18000,5000"
text (MLText
uid 2000,0
va (VaSet
isHidden 1
fg "26368,26368,26368"
bg "49152,49152,49152"
font "courier,8,0"
)
xt "10200,39200,26200,43700"
st "
// data_loader 1
//sel din process
assign end_write_elink_trig = (sel_cnt == 5'b101) ? 1:0; 
assign rec_fifo_din = data_uplink_out_reg;
assign reset = !rst;
assign rec_fifo_wr_enable = rec_fifo_wr_enable_reg;
always @(posedge clk)
  if(!rst)
  begin
    data_uplink_out_reg <= {2'b11,8'h00};
    rec_fifo_wr_enable_reg <=0;
  end  
 else
// begin 
//    case (sel_cnt)
//        5'b00 : begin 
//                 data_uplink_out_reg  <= {2'b10,16'b0};
//                end
//        5'b01 : begin 
//                data_uplink_out_reg  <= {2'b00,data_rec_uplink[74:58]};
//                end
//        5'b10 : begin 
//                data_uplink_out_reg  <= {2'b00,data_rec_uplink[57:41]};
//                end
//        5'b011 : begin 
//                data_uplink_out_reg  <= {2'b00,data_rec_uplink[40:24]};
//                end
//        5'b100 : begin 
//                data_uplink_out_reg  <= {2'b00,data_rec_uplink[23:7]};
//                end
//        5'b101 : begin 
//                 data_uplink_out_reg  <= {2'b00,data_rec_uplink[6:0],11'b0};
//                end 
//        5'b110 : begin 
//                 data_uplink_out_reg  <= {2'b01,16'h0};
//                end 
//        default: begin
//                 data_uplink_out_reg <= {2'b11,16'h00}; 
//                end  
//    endcase
//end                                            
 begin 
    case (sel_cnt)
        5'b00 : begin 
                 data_uplink_out_reg  <= {2'b10,8'b0};
                 rec_fifo_wr_enable_reg <=1;
                end
        5'b01 : begin 
                data_uplink_out_reg  <= {2'b00,8'hDE};
                rec_fifo_wr_enable_reg <=1;
                end
        5'b10 : begin 
                data_uplink_out_reg  <= {2'b00,8'hAD};
                rec_fifo_wr_enable_reg <=1;
                end
        5'b011 : begin 
                data_uplink_out_reg  <= {2'b00,8'hBE};
                rec_fifo_wr_enable_reg <=1;
                end
        5'b100 : begin 
                data_uplink_out_reg  <= {2'b00,8'hEF};
                rec_fifo_wr_enable_reg <=1;
                end
        5'b101 : begin 
                 data_uplink_out_reg  <= {2'b01,8'h00};
                rec_fifo_wr_enable_reg <=1; 
                end 
        default: begin
                 data_uplink_out_reg <= {2'b11,16'h00}; 
                 rec_fifo_wr_enable_reg <=0;
                end  
    endcase
end 


























"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 1992,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "2000,27000,10000,34000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1993,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*102 (Text
uid 1994,0
va (VaSet
font "courier,8,1"
)
xt "3250,28100,9750,29000"
st "data_loader4"
blo "3250,28800"
tm "HdlTextNameMgr"
)
*103 (Text
uid 1995,0
va (VaSet
font "courier,8,1"
)
xt "3250,29000,3750,29900"
st "5"
blo "3250,29700"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 1996,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "2250,32250,3750,33750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*104 (Net
uid 2009,0
lang 5
decl (Decl
n "reset"
t "wire"
o 22
suid 55,0
)
declText (MLText
uid 2010,0
va (VaSet
font "courier,8,0"
)
xt "74000,27000,85000,27900"
st "wire           reset;
"
)
)
*105 (Net
uid 2055,0
lang 5
decl (Decl
n "data_uplink_out_reg"
t "reg"
b "[10:0]"
eolc "[17:0]"
o 23
suid 57,0
)
declText (MLText
uid 2056,0
va (VaSet
font "courier,8,0"
)
xt "74000,27900,97000,28800"
st "reg [10:0]     data_uplink_out_reg; // [17:0]
"
)
)
*106 (Net
uid 2057,0
lang 5
decl (Decl
n "rec_fifo_wr_enable_reg"
t "reg"
o 24
suid 58,0
iv "0"
)
declText (MLText
uid 2058,0
va (VaSet
font "courier,8,0"
)
xt "74000,28800,95500,29700"
st "reg            rec_fifo_wr_enable_reg = 0;
"
)
)
*107 (PortIoOut
uid 2087,0
shape (CompositeShape
uid 2088,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2089,0
sl 0
xt "11625,43500,12375,45000"
)
(Line
uid 2090,0
sl 0
xt "12000,43000,12000,43500"
pts [
"12000,43000"
"12000,43500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2091,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2092,0
ro 90
va (VaSet
font "courier,8,0"
)
xt "11550,46000,12450,52500"
st "rec_fifo_din"
blo "11750,46000"
tm "WireNameMgr"
)
)
)
*108 (Net
uid 2105,0
lang 5
decl (Decl
n "data_rec_uplink"
t "wire"
b "[75:0]"
o 25
suid 60,0
)
declText (MLText
uid 2106,0
va (VaSet
font "courier,8,0"
)
xt "74000,15300,90000,16200"
st "wire [75:0]    data_rec_uplink;
"
)
)
*109 (PortIoIn
uid 2115,0
shape (CompositeShape
uid 2116,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2117,0
sl 0
ro 270
xt "-15000,39625,-13500,40375"
)
(Line
uid 2118,0
sl 0
ro 270
xt "-13500,40000,-13000,40000"
pts [
"-13500,40000"
"-13000,40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2119,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2120,0
va (VaSet
font "courier,8,0"
)
xt "-24000,39550,-16000,40450"
st "data_rec_uplink"
ju 2
blo "-16000,40250"
tm "WireNameMgr"
)
)
)
*110 (Net
uid 2137,0
lang 5
decl (Decl
n "sel_cnt"
t "wire"
b "[4:0]"
o 26
suid 61,0
)
declText (MLText
uid 2138,0
va (VaSet
font "courier,8,0"
)
xt "74000,29700,86000,30600"
st "wire [4:0]     sel_cnt;
"
)
)
*111 (Net
uid 2171,0
lang 5
decl (Decl
n "start_write_elink"
t "wire"
o 27
suid 62,0
)
declText (MLText
uid 2172,0
va (VaSet
font "courier,8,0"
)
xt "74000,16200,91000,17100"
st "wire           start_write_elink;
"
)
)
*112 (Net
uid 2173,0
lang 5
decl (Decl
n "end_write_elink_trig"
t "wire"
o 28
suid 63,0
)
declText (MLText
uid 2174,0
va (VaSet
font "courier,8,0"
)
xt "74000,17100,92500,18000"
st "wire           end_write_elink_trig;
"
)
)
*113 (Net
uid 2175,0
lang 5
decl (Decl
n "rst_elink_cnt"
t "wire"
o 29
suid 64,0
)
declText (MLText
uid 2176,0
va (VaSet
font "courier,8,0"
)
xt "74000,18000,89000,18900"
st "wire           rst_elink_cnt;
"
)
)
*114 (PortIoIn
uid 2183,0
shape (CompositeShape
uid 2184,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2185,0
sl 0
ro 270
xt "-25000,20625,-23500,21375"
)
(Line
uid 2186,0
sl 0
ro 270
xt "-23500,21000,-23000,21000"
pts [
"-23500,21000"
"-23000,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2187,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2188,0
va (VaSet
font "courier,8,0"
)
xt "-32750,20550,-25750,21450"
st "rst_elink_cnt"
ju 2
blo "-25750,21250"
tm "WireNameMgr"
)
)
)
*115 (PortIoIn
uid 2189,0
shape (CompositeShape
uid 2190,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2191,0
sl 0
ro 270
xt "-24000,21625,-22500,22375"
)
(Line
uid 2192,0
sl 0
ro 270
xt "-22500,22000,-22000,22000"
pts [
"-22500,22000"
"-22000,22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2193,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2194,0
va (VaSet
font "courier,8,0"
)
xt "-33750,21550,-24750,22450"
st "start_write_elink"
ju 2
blo "-24750,22250"
tm "WireNameMgr"
)
)
)
*116 (PortIoOut
uid 2195,0
shape (CompositeShape
uid 2196,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2197,0
sl 0
ro 90
xt "-16000,29625,-14500,30375"
)
(Line
uid 2198,0
sl 0
ro 90
xt "-14500,30000,-14000,30000"
pts [
"-14000,30000"
"-14500,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2199,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2200,0
va (VaSet
font "courier,8,0"
)
xt "-27250,29550,-16750,30450"
st "end_write_elink_trig"
ju 2
blo "-16750,30250"
tm "WireNameMgr"
)
)
)
*117 (SaComponent
uid 2207,0
optionalChildren [
*118 (CptPort
uid 2217,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2218,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,20625,-16000,21375"
)
tg (CPTG
uid 2219,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2220,0
va (VaSet
font "courier,8,0"
)
xt "-15000,20550,-11500,21450"
st "ext_rst"
blo "-15000,21250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "ext_rst"
t "wire"
o 1
)
)
)
*119 (CptPort
uid 2221,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2222,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,18625,-16000,19375"
)
tg (CPTG
uid 2223,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2224,0
va (VaSet
font "courier,8,0"
)
xt "-15000,18550,-13500,19450"
st "rst"
blo "-15000,19250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "rst"
t "wire"
o 2
)
)
)
*120 (CptPort
uid 2225,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2226,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,20625,750,21375"
)
tg (CPTG
uid 2227,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2228,0
va (VaSet
font "courier,8,0"
)
xt "-15000,20550,-1000,21450"
st "data_out : [bit_size - 1:0]"
ju 2
blo "-1000,21250"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "data_out"
t "wire"
b "[bit_size - 1:0]"
o 3
)
)
)
*121 (CptPort
uid 2229,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2230,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,19625,-16000,20375"
)
tg (CPTG
uid 2231,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2232,0
va (VaSet
font "courier,8,0"
)
xt "-15000,19550,-13500,20450"
st "clk"
blo "-15000,20250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "clk"
t "wire"
o 4
)
)
)
*122 (CptPort
uid 2233,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2234,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,21625,-16000,22375"
)
tg (CPTG
uid 2235,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2236,0
va (VaSet
font "courier,8,0"
)
xt "-15000,21550,-9500,22450"
st "cnt_enable"
blo "-15000,22250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "cnt_enable"
t "wire"
o 5
)
)
)
]
shape (Rectangle
uid 2208,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-16000,18000,0,23000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 2209,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*123 (Text
uid 2210,0
va (VaSet
font "courier,8,1"
)
xt "-9500,18000,-3500,18900"
st "mopshub_lib"
blo "-9500,18700"
tm "BdLibraryNameMgr"
)
*124 (Text
uid 2211,0
va (VaSet
font "courier,8,1"
)
xt "-9500,18900,-3500,19800"
st "bit_counter"
blo "-9500,19600"
tm "CptNameMgr"
)
*125 (Text
uid 2212,0
va (VaSet
font "courier,8,1"
)
xt "-9500,19800,-500,20700"
st "bit_counter_Elink"
blo "-9500,20500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2213,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2214,0
text (MLText
uid 2215,0
va (VaSet
font "courier,8,0"
)
xt "-9500,18000,-9500,18000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 2216,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-15750,21250,-14250,22750"
iconName "VerilogFileViewIcon.png"
iconMaskName "VerilogFileViewIcon.msk"
ftype 11
)
ordering 1
viewiconposition 0
archFileType "UNKNOWN"
)
*126 (Net
uid 2495,0
lang 5
decl (Decl
n "rx_elink2bit"
t "wire"
b "[1:0]"
o 30
suid 65,0
)
declText (MLText
uid 2496,0
va (VaSet
font "courier,8,0"
)
xt "74000,18900,88500,19800"
st "wire [1:0]     rx_elink2bit;
"
)
)
*127 (PortIoIn
uid 2503,0
shape (CompositeShape
uid 2504,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2505,0
sl 0
ro 90
xt "52500,21625,54000,22375"
)
(Line
uid 2506,0
sl 0
ro 90
xt "52000,22000,52500,22000"
pts [
"52500,22000"
"52000,22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2507,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2508,0
va (VaSet
font "courier,8,0"
)
xt "55000,21550,61500,22450"
st "rx_elink2bit"
blo "55000,22250"
tm "WireNameMgr"
)
)
)
*128 (Net
uid 2509,0
lang 5
decl (Decl
n "rx_elink1bit"
t "wire"
o 4
suid 66,0
)
declText (MLText
uid 2510,0
va (VaSet
font "courier,8,0"
)
xt "74000,5400,88500,6300"
st "wire           rx_elink1bit;
"
)
)
*129 (Net
uid 2626,0
lang 5
decl (Decl
n "reverse_stream_10b"
t "reg"
o 16
suid 67,0
iv "0"
)
declText (MLText
uid 2627,0
va (VaSet
font "courier,8,0"
)
xt "74000,21600,93500,22500"
st "reg            reverse_stream_10b = 0;
"
)
)
*130 (Net
uid 2634,0
lang 5
decl (Decl
n "swap_tx_bits"
t "reg"
o 18
suid 68,0
iv "0"
)
declText (MLText
uid 2635,0
va (VaSet
font "courier,8,0"
)
xt "74000,23400,90500,24300"
st "reg            swap_tx_bits = 0;
"
)
)
*131 (Net
uid 2781,0
lang 5
decl (Decl
n "tra_fifo_rd_enable"
t "wire"
o 9
suid 70,0
)
declText (MLText
uid 2782,0
va (VaSet
font "courier,8,0"
)
xt "74000,9900,91500,10800"
st "wire           tra_fifo_rd_enable;
"
)
)
*132 (Net
uid 2783,0
lang 5
decl (Decl
n "tra_fifo_dout"
t "wire"
b "[9:0]"
o 1
suid 71,0
)
declText (MLText
uid 2784,0
va (VaSet
font "courier,8,0"
)
xt "74000,2700,89000,3600"
st "wire [9:0]     tra_fifo_dout;
"
)
)
*133 (Wire
uid 193,0
shape (OrthoPolyLine
uid 194,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "20000,25000,23250,25000"
pts [
"23250,25000"
"20000,25000"
]
)
start &22
end &33
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 197,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 198,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "19000,24100,26000,25000"
st "tra_fifo_dout"
blo "19000,24800"
tm "WireNameMgr"
)
)
on &132
)
*134 (Wire
uid 201,0
shape (OrthoPolyLine
uid 202,0
va (VaSet
vasetType 3
)
xt "47750,24000,53000,24000"
pts [
"47750,24000"
"51000,24000"
"53000,24000"
]
)
start &26
end &34
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 205,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 206,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "51000,23100,58000,24000"
st "rx_fifo_empty"
blo "51000,23800"
tm "WireNameMgr"
)
)
on &68
)
*135 (Wire
uid 209,0
shape (OrthoPolyLine
uid 210,0
va (VaSet
vasetType 3
)
xt "47750,25000,53000,25000"
pts [
"47750,25000"
"51000,25000"
"53000,25000"
]
)
start &27
end &35
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 213,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 214,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "51000,24100,57500,25000"
st "rx_fifo_full"
blo "51000,24800"
tm "WireNameMgr"
)
)
on &69
)
*136 (Wire
uid 415,0
shape (OrthoPolyLine
uid 416,0
va (VaSet
vasetType 3
)
xt "47750,21000,52000,21000"
pts [
"52000,21000"
"50000,21000"
"47750,21000"
]
)
start &36
end &13
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 419,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 420,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "50000,20100,56500,21000"
st "rx_elink1bit"
blo "50000,20800"
tm "WireNameMgr"
)
)
on &128
)
*137 (Wire
uid 443,0
shape (OrthoPolyLine
uid 444,0
va (VaSet
vasetType 3
)
xt "43000,6000,46000,6000"
pts [
"43000,6000"
"46000,6000"
]
)
start &41
end &72
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 447,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 448,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "45000,5100,46500,6000"
st "clk"
blo "45000,5800"
tm "WireNameMgr"
)
)
on &37
)
*138 (Wire
uid 451,0
shape (OrthoPolyLine
uid 452,0
va (VaSet
vasetType 3
)
xt "43000,4000,46000,4000"
pts [
"43000,4000"
"46000,4000"
]
)
start &42
end &71
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 455,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 456,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "45000,3100,49000,4000"
st "bitCLKx2"
blo "45000,3800"
tm "WireNameMgr"
)
)
on &38
)
*139 (Wire
uid 459,0
shape (OrthoPolyLine
uid 460,0
va (VaSet
vasetType 3
)
xt "43000,2000,46000,2000"
pts [
"43000,2000"
"46000,2000"
]
)
start &43
end &70
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 463,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 464,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "45000,1100,49000,2000"
st "bitCLKx4"
blo "45000,1800"
tm "WireNameMgr"
)
)
on &39
)
*140 (Wire
uid 475,0
shape (OrthoPolyLine
uid 476,0
va (VaSet
vasetType 3
)
xt "20000,24000,23250,24000"
pts [
"20000,24000"
"23250,24000"
]
)
start &44
end &23
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 479,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 480,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "18000,23100,27500,24000"
st "tra_fifo_rd_enable"
blo "18000,23800"
tm "WireNameMgr"
)
)
on &131
)
*141 (Wire
uid 483,0
shape (OrthoPolyLine
uid 484,0
va (VaSet
vasetType 3
)
xt "43000,8000,46000,8000"
pts [
"43000,8000"
"46000,8000"
]
)
start &45
end &73
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 487,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 488,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "39000,7100,44500,8000"
st "fifo_flush"
blo "39000,7800"
tm "WireNameMgr"
)
)
on &40
)
*142 (Wire
uid 491,0
shape (OrthoPolyLine
uid 492,0
va (VaSet
vasetType 3
)
xt "15000,27000,23250,27000"
pts [
"15000,27000"
"23250,27000"
]
)
end &20
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 495,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 496,0
va (VaSet
font "courier,8,0"
)
xt "16000,26100,22500,27000"
st "swap_tx_bits"
blo "16000,26800"
tm "WireNameMgr"
)
)
on &130
)
*143 (Wire
uid 499,0
shape (OrthoPolyLine
uid 500,0
va (VaSet
vasetType 3
)
xt "15000,28000,23250,28000"
pts [
"15000,28000"
"23250,28000"
]
)
end &19
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 503,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 504,0
va (VaSet
font "courier,8,0"
)
xt "15000,27100,24500,28000"
st "reverse_stream_10b"
blo "15000,27800"
tm "WireNameMgr"
)
)
on &129
)
*144 (Wire
uid 684,0
shape (OrthoPolyLine
uid 685,0
va (VaSet
vasetType 3
)
xt "18000,21000,23250,21000"
pts [
"18000,21000"
"23250,21000"
]
)
end &14
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 688,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 689,0
va (VaSet
font "courier,8,0"
)
xt "19000,20100,20500,21000"
st "clk"
blo "19000,20800"
tm "WireNameMgr"
)
)
on &37
)
*145 (Wire
uid 690,0
shape (OrthoPolyLine
uid 691,0
va (VaSet
vasetType 3
)
xt "18000,20000,23250,20000"
pts [
"18000,20000"
"23250,20000"
]
)
end &15
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 694,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 695,0
va (VaSet
font "courier,8,0"
)
xt "19000,19100,23000,20000"
st "bitCLKx2"
blo "19000,19800"
tm "WireNameMgr"
)
)
on &38
)
*146 (Wire
uid 696,0
shape (OrthoPolyLine
uid 697,0
va (VaSet
vasetType 3
)
xt "18000,19000,23250,19000"
pts [
"18000,19000"
"23250,19000"
]
)
end &16
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 700,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 701,0
va (VaSet
font "courier,8,0"
)
xt "19000,18100,23000,19000"
st "bitCLKx4"
blo "19000,18800"
tm "WireNameMgr"
)
)
on &39
)
*147 (Wire
uid 702,0
shape (OrthoPolyLine
uid 703,0
va (VaSet
vasetType 3
)
xt "17000,34000,23250,34000"
pts [
"17000,34000"
"23250,34000"
]
)
end &47
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 706,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 707,0
va (VaSet
font "courier,8,0"
)
xt "18000,33100,22000,34000"
st "bitCLKx4"
blo "18000,33800"
tm "WireNameMgr"
)
)
on &39
)
*148 (Wire
uid 708,0
shape (OrthoPolyLine
uid 709,0
va (VaSet
vasetType 3
)
xt "17000,35000,23250,35000"
pts [
"17000,35000"
"23250,35000"
]
)
end &53
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 712,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 713,0
va (VaSet
font "courier,8,0"
)
xt "18000,34100,22000,35000"
st "bitCLKx2"
blo "18000,34800"
tm "WireNameMgr"
)
)
on &38
)
*149 (Wire
uid 714,0
shape (OrthoPolyLine
uid 715,0
va (VaSet
vasetType 3
)
xt "17000,36000,23250,36000"
pts [
"17000,36000"
"23250,36000"
]
)
end &57
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 718,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 719,0
va (VaSet
font "courier,8,0"
)
xt "18000,35100,19500,36000"
st "clk"
blo "18000,35800"
tm "WireNameMgr"
)
)
on &37
)
*150 (Wire
uid 742,0
shape (OrthoPolyLine
uid 743,0
va (VaSet
vasetType 3
)
xt "47750,34000,54000,34000"
pts [
"47750,34000"
"51000,34000"
"54000,34000"
]
)
start &49
end &65
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 746,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 747,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "50000,33100,55500,34000"
st "efifoPfull"
blo "50000,33800"
tm "WireNameMgr"
)
)
on &64
)
*151 (Wire
uid 750,0
shape (OrthoPolyLine
uid 751,0
va (VaSet
vasetType 3
)
xt "47750,35000,54000,35000"
pts [
"47750,35000"
"51000,35000"
"54000,35000"
]
)
start &50
end &98
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 754,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 755,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "50000,34100,56500,35000"
st "tx_elink1bit"
blo "50000,34800"
tm "WireNameMgr"
)
)
on &99
)
*152 (Wire
uid 778,0
optionalChildren [
*153 (BdJunction
uid 2079,0
ps "OnConnectorStrategy"
shape (Circle
uid 2080,0
va (VaSet
vasetType 1
)
xt "11600,37600,12400,38400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 779,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "10000,31000,23250,38000"
pts [
"10000,31000"
"12000,31000"
"12000,38000"
"23250,38000"
]
)
start &100
end &56
es 0
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 782,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 783,0
va (VaSet
font "courier,8,0"
)
xt "14000,37100,20500,38000"
st "rec_fifo_din"
blo "14000,37800"
tm "WireNameMgr"
)
)
on &94
)
*154 (Wire
uid 786,0
shape (OrthoPolyLine
uid 787,0
va (VaSet
vasetType 3
)
xt "10000,32000,23250,39000"
pts [
"10000,32000"
"11000,32000"
"11000,39000"
"23250,39000"
]
)
start &100
end &58
es 0
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 790,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 791,0
va (VaSet
font "courier,8,0"
)
xt "14000,38100,23500,39000"
st "rec_fifo_wr_enable"
blo "14000,38800"
tm "WireNameMgr"
)
)
on &95
)
*155 (Wire
uid 794,0
shape (OrthoPolyLine
uid 795,0
va (VaSet
vasetType 3
)
xt "20000,43000,23250,43000"
pts [
"20000,43000"
"23250,43000"
]
)
end &54
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 798,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 799,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "21000,42100,26500,43000"
st "reverse_tx"
blo "21000,42800"
tm "WireNameMgr"
)
)
on &66
)
*156 (Wire
uid 802,0
shape (OrthoPolyLine
uid 803,0
va (VaSet
vasetType 3
)
xt "20000,42000,23250,42000"
pts [
"20000,42000"
"23250,42000"
]
)
end &55
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 806,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 807,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "21000,41100,27000,42000"
st "swap_output"
blo "21000,41800"
tm "WireNameMgr"
)
)
on &67
)
*157 (Wire
uid 973,0
shape (OrthoPolyLine
uid 974,0
va (VaSet
vasetType 3
)
xt "34000,14000,39250,14000"
pts [
"34000,14000"
"39250,14000"
]
)
sat 16
eat 16
st 0
sf 1
tg (WTG
uid 977,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 978,0
va (VaSet
font "courier,8,0"
)
xt "35000,13100,36500,14000"
st "rst"
blo "35000,13800"
tm "WireNameMgr"
)
)
on &63
)
*158 (Wire
uid 1048,0
shape (OrthoPolyLine
uid 1049,0
va (VaSet
vasetType 3
)
xt "43000,10000,46000,10000"
pts [
"43000,10000"
"46000,10000"
]
)
start &74
end &75
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1052,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1053,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "45000,9100,46500,10000"
st "rst"
blo "45000,9800"
tm "WireNameMgr"
)
)
on &63
)
*159 (Wire
uid 1146,0
shape (OrthoPolyLine
uid 1147,0
va (VaSet
vasetType 3
)
xt "-1000,3000,2250,3000"
pts [
"-1000,3000"
"2250,3000"
]
)
end &77
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1150,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1151,0
va (VaSet
font "courier,8,0"
)
xt "0,2100,1500,3000"
st "rst"
blo "0,2800"
tm "WireNameMgr"
)
)
on &63
)
*160 (Wire
uid 1154,0
shape (OrthoPolyLine
uid 1155,0
va (VaSet
vasetType 3
)
xt "-1000,4000,2250,4000"
pts [
"-1000,4000"
"2250,4000"
]
)
end &78
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1158,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1159,0
va (VaSet
font "courier,8,0"
)
xt "0,3100,1500,4000"
st "clk"
blo "0,3800"
tm "WireNameMgr"
)
)
on &37
)
*161 (Wire
uid 1192,0
shape (OrthoPolyLine
uid 1193,0
va (VaSet
vasetType 3
)
xt "0,10000,2250,10000"
pts [
"0,10000"
"2250,10000"
]
)
end &85
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1198,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1199,0
va (VaSet
font "courier,8,0"
)
xt "0,9100,1500,10000"
st "clk"
blo "0,9800"
tm "WireNameMgr"
)
)
on &37
)
*162 (Wire
uid 1200,0
shape (OrthoPolyLine
uid 1201,0
va (VaSet
vasetType 3
)
xt "0,11000,2250,11000"
pts [
"0,11000"
"2250,11000"
]
)
end &87
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1206,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1207,0
va (VaSet
font "courier,8,0"
)
xt "0,10100,1500,11000"
st "clk"
blo "0,10800"
tm "WireNameMgr"
)
)
on &37
)
*163 (Wire
uid 1226,0
optionalChildren [
*164 (Ripper
uid 1244,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"35000,10000"
"34000,9000"
]
uid 1245,0
va (VaSet
vasetType 3
)
xt "34000,9000,35000,10000"
)
)
*165 (Ripper
uid 1250,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"34000,10000"
"33000,9000"
]
uid 1251,0
va (VaSet
vasetType 3
)
xt "33000,9000,34000,10000"
)
)
]
shape (OrthoPolyLine
uid 1227,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "22750,10000,36000,10000"
pts [
"36000,10000"
"22750,10000"
]
)
end &86
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1230,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1231,0
va (VaSet
font "courier,8,0"
)
xt "24000,9100,34500,10000"
st "data_in_clkA : [1:0]"
blo "24000,9800"
tm "WireNameMgr"
)
)
on &92
)
*166 (Wire
uid 1234,0
shape (OrthoPolyLine
uid 1235,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "22750,11000,36000,11000"
pts [
"22750,11000"
"36000,11000"
]
)
start &88
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1238,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1239,0
va (VaSet
font "courier,8,0"
)
xt "24000,10100,35000,11000"
st "data_out_clkB : [1:0]"
blo "24000,10800"
tm "WireNameMgr"
)
)
on &93
)
*167 (Wire
uid 1240,0
shape (OrthoPolyLine
uid 1241,0
va (VaSet
vasetType 3
)
xt "22750,3000,34000,9000"
pts [
"22750,3000"
"34000,3000"
"34000,9000"
]
)
start &79
end &164
sat 32
eat 32
sl "[1]"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1242,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1243,0
va (VaSet
font "courier,8,0"
)
xt "24750,2100,32750,3000"
st "data_in_clkA[1]"
blo "24750,2800"
tm "WireNameMgr"
)
)
on &92
)
*168 (Wire
uid 1246,0
shape (OrthoPolyLine
uid 1247,0
va (VaSet
vasetType 3
)
xt "22750,4000,33000,9000"
pts [
"22750,4000"
"33000,4000"
"33000,9000"
]
)
start &80
end &165
sat 32
eat 32
sl "[0]"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1248,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1249,0
va (VaSet
font "courier,8,0"
)
xt "24750,3100,32750,4000"
st "data_in_clkA[0]"
blo "24750,3800"
tm "WireNameMgr"
)
)
on &92
)
*169 (Wire
uid 1568,0
shape (OrthoPolyLine
uid 1569,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "47750,36000,54000,36000"
pts [
"47750,36000"
"51000,36000"
"54000,36000"
]
)
start &51
end &97
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1572,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1573,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "50000,35100,56500,36000"
st "tx_elink2bit"
blo "50000,35800"
tm "WireNameMgr"
)
)
on &96
)
*170 (Wire
uid 1825,0
shape (OrthoPolyLine
uid 1826,0
va (VaSet
vasetType 3
)
xt "17000,37000,23250,37000"
pts [
"17000,37000"
"23250,37000"
]
)
end &59
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1829,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1830,0
va (VaSet
font "courier,8,0"
)
xt "18000,36100,19500,37000"
st "clk"
blo "18000,36800"
tm "WireNameMgr"
)
)
on &37
)
*171 (Wire
uid 2001,0
shape (OrthoPolyLine
uid 2002,0
va (VaSet
vasetType 3
)
xt "10000,30000,23250,32000"
pts [
"10000,30000"
"13000,30000"
"13000,32000"
"23250,32000"
]
)
start &100
end &48
es 0
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2007,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2008,0
va (VaSet
font "courier,8,0"
)
xt "19000,31100,21500,32000"
st "reset"
blo "19000,31800"
tm "WireNameMgr"
)
)
on &104
)
*172 (Wire
uid 2011,0
shape (OrthoPolyLine
uid 2012,0
va (VaSet
vasetType 3
)
xt "17000,33000,23250,33000"
pts [
"17000,33000"
"23250,33000"
]
)
end &52
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2017,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2018,0
va (VaSet
font "courier,8,0"
)
xt "19000,32100,21500,33000"
st "reset"
blo "19000,32800"
tm "WireNameMgr"
)
)
on &104
)
*173 (Wire
uid 2021,0
shape (OrthoPolyLine
uid 2022,0
va (VaSet
vasetType 3
)
xt "-2000,28000,2000,28000"
pts [
"-2000,28000"
"2000,28000"
]
)
end &100
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2027,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2028,0
va (VaSet
font "courier,8,0"
)
xt "0,27100,1500,28000"
st "rst"
blo "0,27800"
tm "WireNameMgr"
)
)
on &63
)
*174 (Wire
uid 2039,0
shape (OrthoPolyLine
uid 2040,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-14000,32000,2000,32000"
pts [
"-14000,32000"
"2000,32000"
]
)
end &100
sat 16
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2045,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2046,0
va (VaSet
font "courier,8,0"
)
xt "-13000,31100,1500,32000"
st "data_uplink_out_reg : [10:0]"
blo "-13000,31800"
tm "WireNameMgr"
)
)
on &105
)
*175 (Wire
uid 2047,0
shape (OrthoPolyLine
uid 2048,0
va (VaSet
vasetType 3
)
xt "-14000,33000,2000,33000"
pts [
"-14000,33000"
"2000,33000"
]
)
end &100
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2053,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2054,0
va (VaSet
font "courier,8,0"
)
xt "-12000,32100,-500,33000"
st "rec_fifo_wr_enable_reg"
blo "-12000,32800"
tm "WireNameMgr"
)
)
on &106
)
*176 (Wire
uid 2073,0
shape (OrthoPolyLine
uid 2074,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "12000,38000,12000,43000"
pts [
"12000,38000"
"12000,43000"
]
)
start &153
end &107
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2077,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2078,0
ro 270
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "11100,35000,12000,41500"
st "rec_fifo_din"
blo "11800,41500"
tm "WireNameMgr"
)
)
on &94
)
*177 (Wire
uid 2099,0
shape (OrthoPolyLine
uid 2100,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-13000,40000,-1000,40000"
pts [
"-1000,40000"
"-13000,40000"
]
)
end &109
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2104,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-22000,39100,-14000,40000"
st "data_rec_uplink"
blo "-22000,39800"
tm "WireNameMgr"
)
)
on &108
)
*178 (Wire
uid 2121,0
shape (OrthoPolyLine
uid 2122,0
va (VaSet
vasetType 3
)
xt "18000,18000,23250,18000"
pts [
"18000,18000"
"23250,18000"
]
)
end &17
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2127,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2128,0
va (VaSet
font "courier,8,0"
)
xt "19000,17100,21500,18000"
st "reset"
blo "19000,17800"
tm "WireNameMgr"
)
)
on &104
)
*179 (Wire
uid 2147,0
shape (OrthoPolyLine
uid 2148,0
va (VaSet
vasetType 3
)
xt "-22000,22000,-16750,22000"
pts [
"-22000,22000"
"-16750,22000"
]
)
start &115
end &122
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2153,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2154,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-17250,21100,-8250,22000"
st "start_write_elink"
blo "-17250,21800"
tm "WireNameMgr"
)
)
on &111
)
*180 (Wire
uid 2155,0
shape (OrthoPolyLine
uid 2156,0
va (VaSet
vasetType 3
)
xt "-14000,30000,2000,30000"
pts [
"-14000,30000"
"2000,30000"
]
)
start &116
end &100
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2161,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2162,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-12250,29100,-1750,30000"
st "end_write_elink_trig"
blo "-12250,29800"
tm "WireNameMgr"
)
)
on &112
)
*181 (Wire
uid 2163,0
shape (OrthoPolyLine
uid 2164,0
va (VaSet
vasetType 3
)
xt "-23000,21000,-17000,21000"
pts [
"-23000,21000"
"-17000,21000"
]
)
start &114
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2169,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2170,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-21000,20100,-14000,21000"
st "rst_elink_cnt"
blo "-21000,20800"
tm "WireNameMgr"
)
)
on &113
)
*182 (Wire
uid 2237,0
shape (OrthoPolyLine
uid 2238,0
va (VaSet
vasetType 3
)
xt "-21000,19000,-16750,19000"
pts [
"-21000,19000"
"-16750,19000"
]
)
end &119
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2241,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2242,0
va (VaSet
font "courier,8,0"
)
xt "-20000,18100,-18500,19000"
st "rst"
blo "-20000,18800"
tm "WireNameMgr"
)
)
on &63
)
*183 (Wire
uid 2249,0
shape (OrthoPolyLine
uid 2250,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "750,21000,6000,27000"
pts [
"750,21000"
"6000,21000"
"6000,27000"
]
)
start &120
end &100
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2255,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2256,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "5100,21500,6000,25000"
st "sel_cnt"
blo "5800,25000"
tm "WireNameMgr"
)
)
on &110
)
*184 (Wire
uid 2263,0
shape (OrthoPolyLine
uid 2264,0
va (VaSet
vasetType 3
)
xt "-2000,29000,2000,29000"
pts [
"-2000,29000"
"2000,29000"
]
)
end &100
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2269,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2270,0
va (VaSet
font "courier,8,0"
)
xt "0,28100,1500,29000"
st "clk"
blo "0,28800"
tm "WireNameMgr"
)
)
on &37
)
*185 (Wire
uid 2271,0
shape (OrthoPolyLine
uid 2272,0
va (VaSet
vasetType 3
)
xt "-21000,20000,-16750,20000"
pts [
"-21000,20000"
"-16750,20000"
]
)
end &121
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2275,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2276,0
va (VaSet
font "courier,8,0"
)
xt "-20000,19100,-18500,20000"
st "clk"
blo "-20000,19800"
tm "WireNameMgr"
)
)
on &37
)
*186 (Wire
uid 2497,0
shape (OrthoPolyLine
uid 2498,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "47750,22000,52000,22000"
pts [
"52000,22000"
"50000,22000"
"47750,22000"
]
)
start &127
end &18
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2501,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2502,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "49000,21100,55500,22000"
st "rx_elink2bit"
blo "49000,21800"
tm "WireNameMgr"
)
)
on &126
)
*187 (Wire
uid 2773,0
shape (OrthoPolyLine
uid 2774,0
va (VaSet
vasetType 3
)
xt "18000,22000,23250,22000"
pts [
"18000,22000"
"23250,22000"
]
)
end &21
es 0
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 2779,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2780,0
va (VaSet
font "courier,8,0"
)
xt "19000,21100,20500,22000"
st "clk"
blo "19000,21800"
tm "WireNameMgr"
)
)
on &37
)
*188 (Wire
uid 3275,0
shape (OrthoPolyLine
uid 3276,0
va (VaSet
vasetType 3
)
xt "18000,17000,23250,17000"
pts [
"18000,17000"
"23250,17000"
]
)
end &29
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3281,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3282,0
va (VaSet
font "courier,8,0"
)
xt "19000,16100,21500,17000"
st "reset"
blo "19000,16800"
tm "WireNameMgr"
)
)
on &104
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *189 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*190 (Text
uid 42,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,0,26500,900"
st "Package List"
blo "20000,700"
)
*191 (MLText
uid 43,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,900,35000,3600"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*192 (Text
uid 45,0
va (VaSet
font "courier,8,1"
)
xt "72000,27600,82000,28500"
st "Compiler Directives"
blo "72000,28300"
)
*193 (Text
uid 46,0
va (VaSet
font "courier,8,1"
)
xt "72000,28500,83500,29400"
st "Pre-module directives:"
blo "72000,29200"
)
*194 (MLText
uid 47,0
va (VaSet
font "courier,8,0"
)
xt "72000,29400,82100,31200"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*195 (Text
uid 48,0
va (VaSet
font "courier,8,1"
)
xt "72000,31200,84000,32100"
st "Post-module directives:"
blo "72000,31900"
)
*196 (MLText
uid 49,0
va (VaSet
font "courier,8,0"
)
xt "72000,27600,72000,27600"
tm "BdCompilerDirectivesTextMgr"
)
*197 (Text
uid 50,0
va (VaSet
font "courier,8,1"
)
xt "72000,32100,83500,33000"
st "End-module directives:"
blo "72000,32800"
)
*198 (MLText
uid 51,0
va (VaSet
font "courier,8,0"
)
xt "72000,33000,72000,33000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "1912,41,3848,1050"
viewArea "-32216,9386,66817,57833"
cachedDiagramExtent "-33750,0,117200,52500"
hasePageBreakOrigin 1
pageBreakOrigin "-69000,0"
lastUid 3282,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "200,200,2200,1100"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "courier,8,1"
)
xt "1000,1000,4000,1900"
st "Panel0"
blo "1000,1700"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*199 (Text
va (VaSet
font "courier,8,1"
)
xt "1750,3650,6250,4550"
st "<library>"
blo "1750,4350"
tm "BdLibraryNameMgr"
)
*200 (Text
va (VaSet
font "courier,8,1"
)
xt "1750,4550,5250,5450"
st "<block>"
blo "1750,5250"
tm "BlkNameMgr"
)
*201 (Text
va (VaSet
font "courier,8,1"
)
xt "1750,5450,3250,6350"
st "U_0"
blo "1750,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "1750,13650,1750,13650"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*202 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,3650,4500,4550"
st "Library"
blo "1000,4350"
)
*203 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,4550,7000,5450"
st "MWComponent"
blo "1000,5250"
)
*204 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,5450,2500,6350"
st "U_0"
blo "1000,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6000,1650,-6000,1650"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*205 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,3650,4500,4550"
st "Library"
blo "1000,4350"
tm "BdLibraryNameMgr"
)
*206 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,4550,7000,5450"
st "SaComponent"
blo "1000,5250"
tm "CptNameMgr"
)
*207 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,5450,2500,6350"
st "U_0"
blo "1000,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6000,1650,-6000,1650"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*208 (Text
va (VaSet
font "courier,8,1"
)
xt "500,3650,4000,4550"
st "Library"
blo "500,4350"
)
*209 (Text
va (VaSet
font "courier,8,1"
)
xt "500,4550,7500,5450"
st "VhdlComponent"
blo "500,5250"
)
*210 (Text
va (VaSet
font "courier,8,1"
)
xt "500,5450,2000,6350"
st "U_0"
blo "500,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6500,1650,-6500,1650"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-750,0,8750,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*211 (Text
va (VaSet
font "courier,8,1"
)
xt "-250,3650,3250,4550"
st "Library"
blo "-250,4350"
)
*212 (Text
va (VaSet
font "courier,8,1"
)
xt "-250,4550,8250,5450"
st "VerilogComponent"
blo "-250,5250"
)
*213 (Text
va (VaSet
font "courier,8,1"
)
xt "-250,5450,1250,6350"
st "U_0"
blo "-250,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-7250,1650,-7250,1650"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*214 (Text
va (VaSet
font "courier,8,1"
)
xt "3250,4100,4750,5000"
st "eb1"
blo "3250,4800"
tm "HdlTextNameMgr"
)
*215 (Text
va (VaSet
font "courier,8,1"
)
xt "3250,5000,3750,5900"
st "1"
blo "3250,5700"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "courier,8,0"
)
xt "200,200,2200,1100"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "courier,8,1"
)
xt "-250,-450,250,450"
st "G"
blo "-250,250"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,0,2000,900"
st "sig0"
blo "0,700"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,0,2500,900"
st "dbus0"
blo "0,700"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "courier,8,0"
)
xt "0,0,3500,900"
st "bundle0"
blo "0,700"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "courier,8,0"
)
xt "0,900,1000,1800"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "courier,8,0"
)
)
second (MLText
va (VaSet
font "courier,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "courier,8,0"
)
xt "0,-1000,14500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1350"
)
num (Text
va (VaSet
font "courier,8,0"
)
xt "300,250,800,1150"
st "1"
blo "300,950"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*216 (Text
va (VaSet
font "courier,8,1"
)
xt "12500,20000,22000,20900"
st "Frame Declarations"
blo "12500,20700"
)
*217 (MLText
va (VaSet
font "courier,8,0"
)
xt "12500,20900,12500,20900"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "courier,8,0"
)
xt "0,-1000,9000,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1350"
)
num (Text
va (VaSet
font "courier,8,0"
)
xt "300,250,800,1150"
st "1"
blo "300,950"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*218 (Text
va (VaSet
font "courier,8,1"
)
xt "12500,20000,22000,20900"
st "Frame Declarations"
blo "12500,20700"
)
*219 (MLText
va (VaSet
font "courier,8,0"
)
xt "12500,20900,12500,20900"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,2000,1650"
st "Port"
blo "0,1450"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,2000,1650"
st "Port"
blo "0,1450"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "courier,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "courier,8,1"
)
xt "72000,900,78500,1800"
st "Declarations"
blo "72000,1600"
)
portLabel (Text
uid 3,0
va (VaSet
font "courier,8,1"
)
xt "72000,1800,75000,2700"
st "Ports:"
blo "72000,2500"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "72000,900,76500,1800"
st "Pre User:"
blo "72000,1600"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "72000,900,72000,900"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "courier,8,1"
)
xt "72000,19800,80500,20700"
st "Diagram Signals:"
blo "72000,20500"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "72000,900,77500,1800"
st "Post User:"
blo "72000,1600"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "72000,900,72000,900"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 71,0
usingSuid 1
emptyRow *220 (LEmptyRow
)
uid 54,0
optionalChildren [
*221 (RefLabelRowHdr
)
*222 (TitleRowHdr
)
*223 (FilterRowHdr
)
*224 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*225 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*226 (GroupColHdr
tm "GroupColHdrMgr"
)
*227 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*228 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*229 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*230 (SignedColHdr
tm "BlockDiagramSignedColHdrMgr"
)
*231 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*232 (DelayColHdr
tm "BlockDiagramDelayColHdrMgr"
)
*233 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*234 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*235 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "clk"
t "wire"
o 6
suid 21,0
)
)
uid 573,0
)
*236 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "bitCLKx2"
t "wire"
o 7
suid 22,0
)
)
uid 575,0
)
*237 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "bitCLKx4"
t "wire"
o 8
suid 23,0
)
)
uid 577,0
)
*238 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "fifo_flush"
t "wire"
o 10
suid 26,0
)
)
uid 583,0
)
*239 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "rst"
t "wire"
preAdd 0
posAdd 0
o 11
suid 29,0
)
)
uid 854,0
)
*240 (LeafLogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "efifoPfull"
t "wire"
o 12
suid 30,0
)
)
uid 856,0
)
*241 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "reverse_tx"
t "reg"
eolc "0"
o 17
suid 35,0
iv "0"
)
)
uid 860,0
)
*242 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "swap_output"
t "reg"
eolc "// 0 defaultwhen '1', the output bits will be swapped"
o 19
suid 36,0
iv "0"
)
)
uid 862,0
)
*243 (LeafLogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "rx_fifo_empty"
t "wire"
o 2
suid 44,0
)
)
uid 890,0
)
*244 (LeafLogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "rx_fifo_full"
t "wire"
o 3
suid 45,0
)
)
uid 892,0
)
*245 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "data_in_clkA"
t "wire"
b "[1:0]"
o 20
suid 49,0
)
)
uid 1252,0
)
*246 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "data_out_clkB"
t "wire"
b "[1:0]"
o 21
suid 50,0
)
)
uid 1254,0
)
*247 (LeafLogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "rec_fifo_din"
t "wire"
b "[10-1:0]"
o 14
suid 51,0
)
)
uid 1564,0
)
*248 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "rec_fifo_wr_enable"
t "wire"
o 15
suid 52,0
)
)
uid 1566,0
)
*249 (LeafLogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx_elink2bit"
t "wire"
b "[1:0]"
o 5
suid 53,0
)
)
uid 1582,0
)
*250 (LeafLogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx_elink1bit"
t "wire"
o 13
suid 54,0
)
)
uid 1914,0
)
*251 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "reset"
t "wire"
o 22
suid 55,0
)
)
uid 2019,0
)
*252 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "data_uplink_out_reg"
t "reg"
b "[10:0]"
eolc "[17:0]"
o 23
suid 57,0
)
)
uid 2109,0
)
*253 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "rec_fifo_wr_enable_reg"
t "reg"
o 24
suid 58,0
iv "0"
)
)
uid 2111,0
)
*254 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "data_rec_uplink"
t "wire"
b "[75:0]"
o 25
suid 60,0
)
)
uid 2113,0
)
*255 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "sel_cnt"
t "wire"
b "[4:0]"
o 26
suid 61,0
)
)
uid 2145,0
)
*256 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "start_write_elink"
t "wire"
o 27
suid 62,0
)
)
uid 2201,0
)
*257 (LeafLogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "end_write_elink_trig"
t "wire"
o 28
suid 63,0
)
)
uid 2203,0
)
*258 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "rst_elink_cnt"
t "wire"
o 29
suid 64,0
)
)
uid 2205,0
)
*259 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "rx_elink2bit"
t "wire"
b "[1:0]"
o 30
suid 65,0
)
)
uid 2511,0
)
*260 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "rx_elink1bit"
t "wire"
o 4
suid 66,0
)
)
uid 2513,0
)
*261 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "reverse_stream_10b"
t "reg"
o 16
suid 67,0
iv "0"
)
)
uid 2628,0
)
*262 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "swap_tx_bits"
t "reg"
o 18
suid 68,0
iv "0"
)
)
uid 2636,0
)
*263 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "tra_fifo_rd_enable"
t "wire"
o 9
suid 70,0
)
)
uid 2793,0
)
*264 (LeafLogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tra_fifo_dout"
t "wire"
b "[9:0]"
o 1
suid 71,0
)
)
uid 2795,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 69,0
optionalChildren [
*265 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *266 (MRCItem
litem &220
pos 30
dimension 20
)
uid 71,0
optionalChildren [
*267 (MRCItem
litem &221
pos 0
dimension 20
uid 72,0
)
*268 (MRCItem
litem &222
pos 1
dimension 23
uid 73,0
)
*269 (MRCItem
litem &223
pos 2
hidden 1
dimension 20
uid 74,0
)
*270 (MRCItem
litem &235
pos 0
dimension 20
uid 574,0
)
*271 (MRCItem
litem &236
pos 1
dimension 20
uid 576,0
)
*272 (MRCItem
litem &237
pos 2
dimension 20
uid 578,0
)
*273 (MRCItem
litem &238
pos 4
dimension 20
uid 584,0
)
*274 (MRCItem
litem &239
pos 5
dimension 20
uid 855,0
)
*275 (MRCItem
litem &240
pos 3
dimension 20
uid 857,0
)
*276 (MRCItem
litem &241
pos 8
dimension 20
uid 861,0
)
*277 (MRCItem
litem &242
pos 9
dimension 20
uid 863,0
)
*278 (MRCItem
litem &243
pos 6
dimension 20
uid 891,0
)
*279 (MRCItem
litem &244
pos 7
dimension 20
uid 893,0
)
*280 (MRCItem
litem &245
pos 10
dimension 20
uid 1253,0
)
*281 (MRCItem
litem &246
pos 11
dimension 20
uid 1255,0
)
*282 (MRCItem
litem &247
pos 12
dimension 20
uid 1565,0
)
*283 (MRCItem
litem &248
pos 13
dimension 20
uid 1567,0
)
*284 (MRCItem
litem &249
pos 14
dimension 20
uid 1583,0
)
*285 (MRCItem
litem &250
pos 15
dimension 20
uid 1915,0
)
*286 (MRCItem
litem &251
pos 16
dimension 20
uid 2020,0
)
*287 (MRCItem
litem &252
pos 17
dimension 20
uid 2110,0
)
*288 (MRCItem
litem &253
pos 18
dimension 20
uid 2112,0
)
*289 (MRCItem
litem &254
pos 19
dimension 20
uid 2114,0
)
*290 (MRCItem
litem &255
pos 20
dimension 20
uid 2146,0
)
*291 (MRCItem
litem &256
pos 21
dimension 20
uid 2202,0
)
*292 (MRCItem
litem &257
pos 22
dimension 20
uid 2204,0
)
*293 (MRCItem
litem &258
pos 23
dimension 20
uid 2206,0
)
*294 (MRCItem
litem &259
pos 24
dimension 20
uid 2512,0
)
*295 (MRCItem
litem &260
pos 25
dimension 20
uid 2514,0
)
*296 (MRCItem
litem &261
pos 26
dimension 20
uid 2629,0
)
*297 (MRCItem
litem &262
pos 27
dimension 20
uid 2637,0
)
*298 (MRCItem
litem &263
pos 28
dimension 20
uid 2794,0
)
*299 (MRCItem
litem &264
pos 29
dimension 20
uid 2796,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 75,0
optionalChildren [
*300 (MRCItem
litem &224
pos 0
dimension 20
uid 76,0
)
*301 (MRCItem
litem &226
pos 1
dimension 50
uid 77,0
)
*302 (MRCItem
litem &227
pos 2
dimension 100
uid 78,0
)
*303 (MRCItem
litem &228
pos 3
dimension 50
uid 79,0
)
*304 (MRCItem
litem &229
pos 4
dimension 100
uid 80,0
)
*305 (MRCItem
litem &230
pos 5
dimension 60
uid 81,0
)
*306 (MRCItem
litem &231
pos 6
dimension 215
uid 82,0
)
*307 (MRCItem
litem &232
pos 7
dimension 50
uid 83,0
)
*308 (MRCItem
litem &233
pos 8
dimension 50
uid 84,0
)
*309 (MRCItem
litem &234
pos 9
dimension 80
uid 85,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 70,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *310 (LEmptyRow
)
uid 87,0
optionalChildren [
*311 (RefLabelRowHdr
)
*312 (TitleRowHdr
)
*313 (FilterRowHdr
)
*314 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*315 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*316 (GroupColHdr
tm "GroupColHdrMgr"
)
*317 (NameColHdr
tm "GenericNameColHdrMgr"
)
*318 (InitColHdr
tm "GenericValueColHdrMgr"
)
*319 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 97,0
optionalChildren [
*320 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *321 (MRCItem
litem &310
pos 0
dimension 20
)
uid 99,0
optionalChildren [
*322 (MRCItem
litem &311
pos 0
dimension 20
uid 100,0
)
*323 (MRCItem
litem &312
pos 1
dimension 23
uid 101,0
)
*324 (MRCItem
litem &313
pos 2
hidden 1
dimension 20
uid 102,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 103,0
optionalChildren [
*325 (MRCItem
litem &314
pos 0
dimension 20
uid 104,0
)
*326 (MRCItem
litem &316
pos 1
dimension 50
uid 105,0
)
*327 (MRCItem
litem &317
pos 2
dimension 100
uid 106,0
)
*328 (MRCItem
litem &318
pos 3
dimension 50
uid 107,0
)
*329 (MRCItem
litem &319
pos 4
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 98,0
vaOverrides [
]
)
]
)
uid 86,0
type 1
)
activeModelName "BlockDiag"
)
