[06/15 08:49:41      0] 
[06/15 08:49:41      0] Cadence Innovus(TM) Implementation System.
[06/15 08:49:41      0] Copyright 2016 Cadence Design Systems, Inc. All rights reserved worldwide.
[06/15 08:49:41      0] 
[06/15 08:49:41      0] Version:	v16.10-p004_1, built Thu May 12 14:48:49 PDT 2016
[06/15 08:49:41      0] Options:	
[06/15 08:49:41      0] Date:		Thu Jun 15 08:49:41 2023
[06/15 08:49:41      0] Host:		CadenceServer3.localdomain (x86_64 w/Linux 2.6.32-642.el6.x86_64) (8cores*16cpus*Intel(R) Xeon(R) CPU E5-2630 v3 @ 2.40GHz 20480KB)
[06/15 08:49:41      0] OS:		CentOS release 6.8 (Final)
[06/15 08:49:41      0] 
[06/15 08:49:41      0] License:
[06/15 08:49:41      0] 		invs	Innovus Implementation System	16.1	checkout succeeded
[06/15 08:49:41      0] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[06/15 08:49:58      7] @(#)CDS: Innovus v16.10-p004_1 (64bit) 05/12/2016 14:48 (Linux 2.6.18-194.el5)
[06/15 08:49:58      7] @(#)CDS: NanoRoute 16.10-p004_1 NR160506-1445/16_10-UB (database version 2.30, 325.6.1) {superthreading v1.28}
[06/15 08:49:58      7] @(#)CDS: AAE 16.10-p003 (64bit) 05/12/2016 (Linux 2.6.18-194.el5)
[06/15 08:49:58      7] @(#)CDS: CTE 16.10-p002_1 () May  3 2016 03:35:25 ( )
[06/15 08:49:58      7] @(#)CDS: SYNTECH 16.10-d040_1 () Apr 22 2016 00:57:16 ( )
[06/15 08:49:58      7] @(#)CDS: CPE v16.10-p007
[06/15 08:49:58      7] @(#)CDS: IQRC/TQRC 15.2.1-s073 (64bit) Tue May  3 11:39:50 PDT 2016 (Linux 2.6.18-194.el5)
[06/15 08:49:58      7] @(#)CDS: OA 22.50-p043 Tue Feb  9 16:29:38 2016
[06/15 08:49:58      7] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[06/15 08:49:58      7] @(#)CDS: RCDB 11.8
[06/15 08:49:58      7] --- Running on CadenceServer3.localdomain (x86_64 w/Linux 2.6.32-642.el6.x86_64) (8cores*16cpus*Intel(R) Xeon(R) CPU E5-2630 v3 @ 2.40GHz 20480KB) ---
[06/15 08:49:58      7] Create and set the environment variable TMPDIR to /tmp/innovus_temp_107996_CadenceServer3.localdomain_Team14_Yy3xJJ.

[06/15 08:49:59      7] 
[06/15 08:49:59      7] **INFO:  MMMC transition support version v31-84 
[06/15 08:49:59      7] 
[06/15 08:49:59      7] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[06/15 08:49:59      7] <CMD> suppressMessage ENCEXT-2799
[06/15 08:49:59      7] <CMD> getVersion
[06/15 08:49:59      7] <CMD> getVersion
[06/15 08:49:59      7] <CMD> getDrawView
[06/15 08:49:59      7] <CMD> loadWorkspace -name Physical
[06/15 08:49:59      7] <CMD> win
[06/15 08:53:02     10] <CMD> restoreDesign /home/Team14/cds_digital/ALU_Project/PnR/dbs/placeopt.enc.dat TOP
[06/15 08:53:02     10] Set Default Input Pin Transition as 0.1 ps.
[06/15 08:53:02     10] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[06/15 08:53:02     10] #- Begin Load MMMC data ... (date=06/15 08:53:02, mem=510.0M)
[06/15 08:53:02     10] #- End Load MMMC data ... (date=06/15 08:53:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=510.0M, current mem=510.0M)
[06/15 08:53:02     10] **WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[06/15 08:53:02     10] 
[06/15 08:53:02     10] Loading LEF file /home/Team14/cds_digital/ALU_Project/PnR/dbs/placeopt.enc.dat/libs/lef/gsclib045_tech.lef ...
[06/15 08:53:02     10] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PO', 
[06/15 08:53:02     10] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFF', 
[06/15 08:53:02     10] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PSUB', 
[06/15 08:53:02     10] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PIMP', 
[06/15 08:53:02     10] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NIMP', 
[06/15 08:53:02     10] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NWELL', 
[06/15 08:53:02     10] 
[06/15 08:53:02     10] Loading LEF file /home/Team14/cds_digital/ALU_Project/PnR/dbs/placeopt.enc.dat/libs/lef/gsclib045_macro.lef ...
[06/15 08:53:02     10] Set DBUPerIGU to M2 pitch 400.
[06/15 08:53:02     10] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/15 08:53:02     10] Type 'man IMPLF-200' for more detail.
[06/15 08:53:02     10] 
[06/15 08:53:02     10] viaInitial starts at Thu Jun 15 08:53:02 2023
viaInitial ends at Thu Jun 15 08:53:02 2023
Loading view definition file from /home/Team14/cds_digital/ALU_Project/PnR/dbs/placeopt.enc.dat/viewDefinition.tcl
[06/15 08:53:02     10] Reading WC timing library '/home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib' ...
[06/15 08:53:02     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX2' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/15 08:53:02     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/15 08:53:02     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/15 08:53:02     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/15 08:53:02     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/15 08:53:02     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX4' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/15 08:53:02     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX4' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/15 08:53:02     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHXL' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/15 08:53:02     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHXL' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/15 08:53:02     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX1' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/15 08:53:02     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX1' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/15 08:53:02     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX2' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/15 08:53:02     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX2' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/15 08:53:02     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX4' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/15 08:53:02     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX4' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/15 08:53:02     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFXL' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/15 08:53:02     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFXL' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/15 08:53:02     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX1' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/15 08:53:02     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDHX1' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/15 08:53:02     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX2' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/15 08:53:02     10] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[06/15 08:53:03     10] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib, Line 67517)
[06/15 08:53:03     10] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/15 08:53:03     10] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/15 08:53:03     10] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/15 08:53:03     10] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/15 08:53:03     10] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/15 08:53:03     10] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/15 08:53:03     10] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/15 08:53:03     10] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/15 08:53:03     10] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
[06/15 08:53:03     10] Read 489 cells in library 'slow_vdd1v0' 
[06/15 08:53:03     10] Reading BC timing library '/home/Team14/cds_digital/ALU_Project/PnR/fast_vdd1v0_basicCells.lib' ...
[06/15 08:53:03     11] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/fast_vdd1v0_basicCells.lib, Line 67517)
[06/15 08:53:03     11] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/fast_vdd1v0_basicCells.lib)
[06/15 08:53:03     11] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/fast_vdd1v0_basicCells.lib)
[06/15 08:53:03     11] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/fast_vdd1v0_basicCells.lib)
[06/15 08:53:03     11] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/fast_vdd1v0_basicCells.lib)
[06/15 08:53:03     11] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/fast_vdd1v0_basicCells.lib)
[06/15 08:53:03     11] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/fast_vdd1v0_basicCells.lib)
[06/15 08:53:03     11] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/fast_vdd1v0_basicCells.lib)
[06/15 08:53:03     11] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/fast_vdd1v0_basicCells.lib)
[06/15 08:53:03     11] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/fast_vdd1v0_basicCells.lib)
[06/15 08:53:03     11] Read 489 cells in library 'fast_vdd1v0' 
[06/15 08:53:03     11] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.19min, fe_real=3.37min, fe_mem=540.5M) ***
[06/15 08:53:03     11] #- Begin Load netlist data ... (date=06/15 08:53:03, mem=540.5M)
[06/15 08:53:03     11] *** Begin netlist parsing (mem=540.5M) ***
[06/15 08:53:03     11] Created 489 new cells from 2 timing libraries.
[06/15 08:53:03     11] Reading netlist ...
[06/15 08:53:03     11] Backslashed names will retain backslash and a trailing blank character.
[06/15 08:53:03     11] Reading verilogBinary netlist '/home/Team14/cds_digital/ALU_Project/PnR/dbs/placeopt.enc.dat/TOP.v.bin'
[06/15 08:53:03     11] Reading binary database version 1
[06/15 08:53:03     11] 
[06/15 08:53:03     11] *** Memory Usage v#1 (Current mem = 1063.504M, initial mem = 165.195M) ***
[06/15 08:53:03     11] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1063.5M) ***
[06/15 08:53:03     11] #- End Load netlist data ... (date=06/15 08:53:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1063.5M, current mem=1063.5M)
[06/15 08:53:03     11] Top level cell is TOP.
[06/15 08:53:03     11] Hooked 978 DB cells to tlib cells.
[06/15 08:53:03     11] Starting recursive module instantiation check.
[06/15 08:53:03     11] No recursion found.
[06/15 08:53:03     11] Building hierarchical netlist for Cell TOP ...
[06/15 08:53:03     11] *** Netlist is unique.
[06/15 08:53:03     11] ** info: there are 1075 modules.
[06/15 08:53:03     11] ** info: there are 155 stdCell insts.
[06/15 08:53:03     11] 
[06/15 08:53:03     11] *** Memory Usage v#1 (Current mem = 1083.512M, initial mem = 165.195M) ***
[06/15 08:53:03     11] *info: set bottom ioPad orient R0
[06/15 08:53:03     11] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/15 08:53:03     11] Type 'man IMPFP-3961' for more detail.
[06/15 08:53:03     11] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/15 08:53:03     11] Type 'man IMPFP-3961' for more detail.
[06/15 08:53:03     11] Set Default Net Delay as 1000 ps.
[06/15 08:53:03     11] Set Default Net Load as 0.5 pF. 
[06/15 08:53:03     11] Set Default Input Pin Transition as 0.1 ps.
[06/15 08:53:03     11] Loading preference file /home/Team14/cds_digital/ALU_Project/PnR/dbs/placeopt.enc.dat/gui.pref.tcl ...
[06/15 08:53:03     11] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[06/15 08:53:03     11] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[06/15 08:53:03     11] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[06/15 08:53:03     11] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[06/15 08:53:03     11] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[06/15 08:53:03     11] Updating process node dependent CCOpt properties for the 45nm process node.
[06/15 08:53:03     11] Extraction setup Started 
[06/15 08:53:03     11] Initializing multi-corner RC extraction with 2 active RC Corners ...
[06/15 08:53:03     11] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[06/15 08:53:03     11] Loading preRoute extracted patterns from file '/home/Team14/cds_digital/ALU_Project/PnR/dbs/placeopt.enc.dat/TOP.techData.gz' ...
[06/15 08:53:03     11] Completed (cpu: 0:00:00.0 real: 0:00:00.0)
[06/15 08:53:03     11] Set Shrink Factor to 1.00000
[06/15 08:53:03     11] Summary of Active RC-Corners : 
[06/15 08:53:03     11]  
[06/15 08:53:03     11]  Analysis View: func@WC_rcworst125.setup
[06/15 08:53:03     11]     RC-Corner Name        : rcworst125
[06/15 08:53:03     11]     RC-Corner Index       : 0
[06/15 08:53:03     11]     RC-Corner Temperature : 125 Celsius
[06/15 08:53:03     11]     RC-Corner Cap Table   : ''
[06/15 08:53:03     11]     RC-Corner PreRoute Res Factor         : 1
[06/15 08:53:03     11]     RC-Corner PreRoute Cap Factor         : 1
[06/15 08:53:03     11]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/15 08:53:03     11]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/15 08:53:03     11]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/15 08:53:03     11]     RC-Corner PreRoute Clock Res Factor   : 1
[06/15 08:53:03     11]     RC-Corner PreRoute Clock Cap Factor   : 1
[06/15 08:53:03     11]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[06/15 08:53:03     11]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[06/15 08:53:03     11]     RC-Corner Technology file: '/home/Team14/cds_digital/ALU_Project/PnR/dbs/placeopt.enc.dat/libs/mmmc/rcworst125/gpdk045.tch'
[06/15 08:53:03     11]  
[06/15 08:53:03     11]  Analysis View: func@BC_rcbest0.hold
[06/15 08:53:03     11]     RC-Corner Name        : rcbest0
[06/15 08:53:03     11]     RC-Corner Index       : 1
[06/15 08:53:03     11]     RC-Corner Temperature : 0 Celsius
[06/15 08:53:03     11]     RC-Corner Cap Table   : ''
[06/15 08:53:03     11]     RC-Corner PreRoute Res Factor         : 1
[06/15 08:53:03     11]     RC-Corner PreRoute Cap Factor         : 1
[06/15 08:53:03     11]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/15 08:53:03     11]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/15 08:53:03     11]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/15 08:53:03     11]     RC-Corner PreRoute Clock Res Factor   : 1
[06/15 08:53:03     11]     RC-Corner PreRoute Clock Cap Factor   : 1
[06/15 08:53:03     11]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[06/15 08:53:03     11]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[06/15 08:53:03     11]     RC-Corner Technology file: '/home/Team14/cds_digital/ALU_Project/PnR/dbs/placeopt.enc.dat/libs/mmmc/rcworst125/gpdk045.tch'
[06/15 08:53:03     11] Technology file '/home/Team14/cds_digital/ALU_Project/PnR/dbs/placeopt.enc.dat/libs/mmmc/rcworst125/gpdk045.tch' associated with first view 'func@WC_rcworst125.setup' will be used as the primary corner for the multi-corner extraction.
[06/15 08:53:03     11] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[06/15 08:53:03     11] *Info: initialize multi-corner CTS.
[06/15 08:53:03     11] Reading timing constraints file '/home/Team14/cds_digital/ALU_Project/PnR/dbs/placeopt.enc.dat/mmmc/modes/func/func.sdc' ...
[06/15 08:53:03     11] Current (total cpu=0:00:11.7, real=0:03:22, peak res=333.6M, current mem=723.0M)
[06/15 08:53:04     11] INFO (CTE): Constraints read successfully.
[06/15 08:53:04     11] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:01.0, peak res=350.3M, current mem=741.2M)
[06/15 08:53:04     11] Current (total cpu=0:00:11.8, real=0:03:23, peak res=350.3M, current mem=741.2M)
[06/15 08:53:04     11] Summary for sequential cells idenfication: 
[06/15 08:53:04     11] Identified SBFF number: 104
[06/15 08:53:04     11] Identified MBFF number: 0
[06/15 08:53:04     11] Not identified SBFF number: 16
[06/15 08:53:04     11] Not identified MBFF number: 0
[06/15 08:53:04     11] Number of sequential cells which are not FFs: 32
[06/15 08:53:04     11] 
[06/15 08:53:04     11] Total number of combinational cells: 327
[06/15 08:53:04     11] Total number of sequential cells: 152
[06/15 08:53:04     11] Total number of tristate cells: 10
[06/15 08:53:04     11] Total number of level shifter cells: 0
[06/15 08:53:04     11] Total number of power gating cells: 0
[06/15 08:53:04     11] Total number of isolation cells: 0
[06/15 08:53:04     11] Total number of power switch cells: 0
[06/15 08:53:04     11] Total number of pulse generator cells: 0
[06/15 08:53:04     11] Total number of always on buffers: 0
[06/15 08:53:04     11] Total number of retention cells: 0
[06/15 08:53:04     11] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 BUFX3 BUFX4 BUFX6 BUFX8
[06/15 08:53:04     11] Total number of usable buffers: 8
[06/15 08:53:04     11] List of unusable buffers: CLKBUFX2 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[06/15 08:53:04     11] Total number of unusable buffers: 8
[06/15 08:53:04     11] List of usable inverters: INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[06/15 08:53:04     11] Total number of usable inverters: 10
[06/15 08:53:04     11] List of unusable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8
[06/15 08:53:04     11] Total number of unusable inverters: 9
[06/15 08:53:04     11] List of identified usable delay cells:
[06/15 08:53:04     11] Total number of identified usable delay cells: 0
[06/15 08:53:04     11] List of identified unusable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[06/15 08:53:04     11] Total number of identified unusable delay cells: 8
[06/15 08:53:04     11] All delay cells are dont_use. Buffers will be used to fix hold violations.
[06/15 08:53:04     11] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/BUFX12 already has a dont_use attribute false.
[06/15 08:53:04     11] Type 'man IMPOPT-3058' for more detail.
[06/15 08:53:04     11]  Setting dont_use false for cell slow_vdd1v0/BUFX12
[06/15 08:53:04     11] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/BUFX16 already has a dont_use attribute false.
[06/15 08:53:04     11] Type 'man IMPOPT-3058' for more detail.
[06/15 08:53:04     11]  Setting dont_use false for cell slow_vdd1v0/BUFX16
[06/15 08:53:04     11] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/BUFX2 already has a dont_use attribute false.
[06/15 08:53:04     11] Type 'man IMPOPT-3058' for more detail.
[06/15 08:53:04     11]  Setting dont_use false for cell slow_vdd1v0/BUFX2
[06/15 08:53:04     11] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/BUFX20 already has a dont_use attribute false.
[06/15 08:53:04     11] Type 'man IMPOPT-3058' for more detail.
[06/15 08:53:04     11]  Setting dont_use false for cell slow_vdd1v0/BUFX20
[06/15 08:53:04     11] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/BUFX3 already has a dont_use attribute false.
[06/15 08:53:04     11] Type 'man IMPOPT-3058' for more detail.
[06/15 08:53:04     11]  Setting dont_use false for cell slow_vdd1v0/BUFX3
[06/15 08:53:04     11] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/BUFX4 already has a dont_use attribute false.
[06/15 08:53:04     11] Type 'man IMPOPT-3058' for more detail.
[06/15 08:53:04     11]  Setting dont_use false for cell slow_vdd1v0/BUFX4
[06/15 08:53:04     11] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/BUFX6 already has a dont_use attribute false.
[06/15 08:53:04     11] Type 'man IMPOPT-3058' for more detail.
[06/15 08:53:04     11]  Setting dont_use false for cell slow_vdd1v0/BUFX6
[06/15 08:53:04     11] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/BUFX8 already has a dont_use attribute false.
[06/15 08:53:04     11] Type 'man IMPOPT-3058' for more detail.
[06/15 08:53:04     11]  Setting dont_use false for cell slow_vdd1v0/BUFX8
[06/15 08:53:04     11] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/INVX1 already has a dont_use attribute false.
[06/15 08:53:04     11] Type 'man IMPOPT-3058' for more detail.
[06/15 08:53:04     11]  Setting dont_use false for cell slow_vdd1v0/INVX1
[06/15 08:53:04     11] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/INVX12 already has a dont_use attribute false.
[06/15 08:53:04     11] Type 'man IMPOPT-3058' for more detail.
[06/15 08:53:04     11]  Setting dont_use false for cell slow_vdd1v0/INVX12
[06/15 08:53:04     11] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/INVX16 already has a dont_use attribute false.
[06/15 08:53:04     11] Type 'man IMPOPT-3058' for more detail.
[06/15 08:53:04     11]  Setting dont_use false for cell slow_vdd1v0/INVX16
[06/15 08:53:04     11] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/INVX2 already has a dont_use attribute false.
[06/15 08:53:04     11] Type 'man IMPOPT-3058' for more detail.
[06/15 08:53:04     11]  Setting dont_use false for cell slow_vdd1v0/INVX2
[06/15 08:53:04     11] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/INVX20 already has a dont_use attribute false.
[06/15 08:53:04     11] Type 'man IMPOPT-3058' for more detail.
[06/15 08:53:04     11]  Setting dont_use false for cell slow_vdd1v0/INVX20
[06/15 08:53:04     11] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/INVX3 already has a dont_use attribute false.
[06/15 08:53:04     11] Type 'man IMPOPT-3058' for more detail.
[06/15 08:53:04     11]  Setting dont_use false for cell slow_vdd1v0/INVX3
[06/15 08:53:04     11] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/INVX4 already has a dont_use attribute false.
[06/15 08:53:04     11] Type 'man IMPOPT-3058' for more detail.
[06/15 08:53:04     11]  Setting dont_use false for cell slow_vdd1v0/INVX4
[06/15 08:53:04     11] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/INVX6 already has a dont_use attribute false.
[06/15 08:53:04     11] Type 'man IMPOPT-3058' for more detail.
[06/15 08:53:04     11]  Setting dont_use false for cell slow_vdd1v0/INVX6
[06/15 08:53:04     11] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/INVX8 already has a dont_use attribute false.
[06/15 08:53:04     11] Type 'man IMPOPT-3058' for more detail.
[06/15 08:53:04     11]  Setting dont_use false for cell slow_vdd1v0/INVX8
[06/15 08:53:04     11] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/INVXL already has a dont_use attribute false.
[06/15 08:53:04     11] Type 'man IMPOPT-3058' for more detail.
[06/15 08:53:04     11]  Setting dont_use false for cell slow_vdd1v0/INVXL
[06/15 08:53:04     11] #- Begin Load SymbolTable ... (date=06/15 08:53:04, mem=749.2M)
[06/15 08:53:04     11] #- End Load SymbolTable ... (date=06/15 08:53:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=749.2M, current mem=749.2M)
[06/15 08:53:04     11] #- Begin Load floorplan data ... (date=06/15 08:53:04, mem=749.2M)
[06/15 08:53:04     11] Reading floorplan file - /home/Team14/cds_digital/ALU_Project/PnR/dbs/placeopt.enc.dat/TOP.fp.gz (mem = 749.2M).
[06/15 08:53:04     11] *info: reset 173 existing net BottomPreferredLayer and AvoidDetour
[06/15 08:53:04     11] Deleting old partition specification.
[06/15 08:53:04     11] Set FPlanBox to (0 0 52000 52060)
[06/15 08:53:04     11]  ... processed partition successfully.
[06/15 08:53:04     11] Extracting standard cell pins and blockage ...... 
[06/15 08:53:04     11] Pin and blockage extraction finished
[06/15 08:53:04     11] *** End loading floorplan (cpu = 0:00:00.0, mem = 749.2M) ***
[06/15 08:53:04     11] #- End Load floorplan data ... (date=06/15 08:53:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=749.2M, current mem=749.2M)
[06/15 08:53:04     11] #- Begin Load placement data ... (date=06/15 08:53:04, mem=749.2M)
[06/15 08:53:04     11] *** Checked 4 GNC rules.
[06/15 08:53:04     11] *** applyConnectGlobalNets disabled.
[06/15 08:53:04     11] Reading placement file - /home/Team14/cds_digital/ALU_Project/PnR/dbs/placeopt.enc.dat/TOP.place.gz.
[06/15 08:53:04     11] ** Reading stdCellPlacement "/home/Team14/cds_digital/ALU_Project/PnR/dbs/placeopt.enc.dat/TOP.place.gz" ...
[06/15 08:53:04     11] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=749.2M) ***
[06/15 08:53:04     11] Total net length = 1.329e+03 (6.365e+02 6.924e+02) (ext = 3.141e+02)
[06/15 08:53:04     11] #- End Load placement data ... (date=06/15 08:53:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=749.2M, current mem=749.2M)
[06/15 08:53:04     11] *** Checked 4 GNC rules.
[06/15 08:53:04     11] *** Applying global-net connections...
[06/15 08:53:04     11] *** Applied 4 GNC rules (cpu = 0:00:00.0)
[06/15 08:53:04     11] #- Begin Load routing data ... (date=06/15 08:53:04, mem=749.2M)
[06/15 08:53:04     11] Reading routing file - /home/Team14/cds_digital/ALU_Project/PnR/dbs/placeopt.enc.dat/TOP.route.gz.
[06/15 08:53:04     11] Reading Innovus routing data (Created by Innovus v16.10-p004_1 on Wed Jun 14 15:49:00 2023 Format: 16.1) ...
[06/15 08:53:04     11] Suppress "**WARN ..." messages.
[06/15 08:53:04     11] routingBox: (0 0) (52000 52060)
[06/15 08:53:04     11] coreBox:    (6000 6080) (46000 45980)
[06/15 08:53:04     11] Un-suppress "**WARN ..." messages.
[06/15 08:53:04     11] *** Total 173 nets are successfully restored.
[06/15 08:53:04     11] *** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=749.2M) ***
[06/15 08:53:04     11] #- End Load routing data ... (date=06/15 08:53:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=749.2M, current mem=749.2M)
[06/15 08:53:04     11] Reading property file /home/Team14/cds_digital/ALU_Project/PnR/dbs/placeopt.enc.dat/TOP.prop
[06/15 08:53:04     11] Extracting macro/IO cell pins and blockage ...... 
[06/15 08:53:04     11] Pin and blockage extraction finished
[06/15 08:53:04     11] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=749.2M) ***
[06/15 08:53:04     11] Set Default Input Pin Transition as 0.1 ps.
[06/15 08:53:04     11] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[06/15 08:53:04     11] Updating RC grid for preRoute extraction ...
[06/15 08:53:04     11] Initializing multi-corner resistance tables ...
[06/15 08:53:04     11] Loading rc congestion map /home/Team14/cds_digital/ALU_Project/PnR/dbs/placeopt.enc.dat/TOP.congmap.gz ...
[06/15 08:53:04     11] #- Begin Load power constraints ... (date=06/15 08:53:04, mem=743.8M)
[06/15 08:53:04     12] #- End Load power constraints ... (date=06/15 08:53:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=743.8M, current mem=743.8M)
[06/15 08:53:04     12] #- Begin load AAE data ... (date=06/15 08:53:04, mem=743.8M)
[06/15 08:53:04     12] #- End load AAE data ... (date=06/15 08:53:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=743.8M, current mem=743.8M)
[06/15 08:53:04     12] 
[06/15 08:53:04     12] *** Summary of all messages that are not suppressed in this session:
[06/15 08:53:04     12] Severity  ID               Count  Summary                                  
[06/15 08:53:04     12] WARNING   IMPLF-155            6  ViaRule only supports routing/cut layer,...
[06/15 08:53:04     12] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[06/15 08:53:04     12] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[06/15 08:53:04     12] WARNING   IMPOPT-3058         18  Cell %s/%s already has a dont_use attrib...
[06/15 08:53:04     12] *** Message Summary: 27 warning(s), 0 error(s)
[06/15 08:53:04     12] 
[06/15 08:55:01     13] <CMD> panPage 1 0
[06/15 08:55:02     13] <CMD> panPage 1 0
[06/15 08:58:56     21] <CMD> timeDesign -preCTS
[06/15 08:58:56     21] Start to check current routing status for nets...
[06/15 08:58:56     21] All nets are already routed correctly.
[06/15 08:58:56     21] End to check current routing status for nets (mem=1117.8M)
[06/15 08:58:56     21] Extraction called for design 'TOP' of instances=155 and nets=173 using extraction engine 'preRoute' .
[06/15 08:58:56     21] PreRoute RC Extraction called for design TOP.
[06/15 08:58:56     21] RC Extraction called in multi-corner(2) mode.
[06/15 08:58:56     21] RCMode: PreRoute
[06/15 08:58:56     21]       RC Corner Indexes            0       1   
[06/15 08:58:56     21] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/15 08:58:56     21] Resistance Scaling Factor    : 1.00000 1.00000 
[06/15 08:58:56     21] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/15 08:58:56     21] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/15 08:58:56     21] Shrink Factor                : 1.00000
[06/15 08:58:56     21] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/15 08:58:56     21] Using Quantus QRC technology file ...
[06/15 08:58:56     21] Initializing multi-corner resistance tables ...
[06/15 08:58:56     21] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1117.750M)
[06/15 08:58:56     21] Effort level <high> specified for reg2reg path_group
[06/15 08:58:56     22] #################################################################################
[06/15 08:58:56     22] # Design Stage: PreRoute
[06/15 08:58:56     22] # Design Name: TOP
[06/15 08:58:56     22] # Design Mode: 45nm
[06/15 08:58:56     22] # Analysis Mode: MMMC Non-OCV 
[06/15 08:58:56     22] # Parasitics Mode: No SPEF/RCDB
[06/15 08:58:56     22] # Signoff Settings: SI Off 
[06/15 08:58:56     22] #################################################################################
[06/15 08:58:56     22] AAE_INFO: 1 threads acquired from CTE.
[06/15 08:58:56     22] Calculate delays in BcWc mode...
[06/15 08:58:56     22] Topological Sorting (CPU = 0:00:00.0, MEM = 1122.8M, InitMEM = 1122.8M)
[06/15 08:58:57     22] Total number of fetched objects 171
[06/15 08:58:57     22] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/15 08:58:57     22] End delay calculation. (MEM=1304.05 CPU=0:00:00.0 REAL=0:00:00.0)
[06/15 08:58:57     22] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 1304.1M) ***
[06/15 08:58:57     22] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:00:22.5 mem=1304.1M)
[06/15 08:58:57     22] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func@WC_rcworst125.setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.795  |   N/A   |  2.795  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.364%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[06/15 08:58:57     22] Total CPU time: 0.65 sec
[06/15 08:58:57     22] Total Real time: 1.0 sec
[06/15 08:58:57     22] Total Memory Usage: 1250.578125 Mbytes
[06/15 09:00:07     24] <CMD> restoreDesign /home/Team14/cds_digital/ALU_Project/PnR/dbs/cts.enc.dat TOP
[06/15 09:00:07     24] Resetting process node dependent CCOpt properties.
[06/15 09:00:07     24] Reset to color id 0 for alu_inst (ALU) and all their descendants.
[06/15 09:00:07     24] Reset to color id 0 for shifter_inst (SHIFTER) and all their descendants.
[06/15 09:00:07     24] Free PSO.
[06/15 09:00:07     24] Cleaning up the current multi-corner RC extraction setup.
[06/15 09:00:07     24] Resetting process node dependent CCOpt properties.
[06/15 09:00:07     24] Set DBUPerIGU to 1000.
[06/15 09:00:07     24] Set net toggle Scale Factor to 1.00
[06/15 09:00:07     24] Set Shrink Factor to 1.00000
[06/15 09:00:07     24] Set net toggle Scale Factor to 1.00
[06/15 09:00:07     24] Set Shrink Factor to 1.00000
[06/15 09:00:07     24] Set net toggle Scale Factor to 1.00
[06/15 09:00:07     24] Set Shrink Factor to 1.00000
[06/15 09:00:07     24] 
[06/15 09:00:07     24] *** Memory Usage v#1 (Current mem = 1222.195M, initial mem = 165.195M) ***
[06/15 09:00:07     24] 
[06/15 09:00:07     24] 
[06/15 09:00:07     24] Info (SM2C): Status of key globals:
[06/15 09:00:07     24] 	 MMMC-by-default flow     : 1
[06/15 09:00:07     24] 	 Default MMMC objs envvar : 0
[06/15 09:00:07     24] 	 Data portability         : 0
[06/15 09:00:07     24] 	 MMMC PV Emulation        : 0
[06/15 09:00:07     24] 	 MMMC debug               : 0
[06/15 09:00:07     24] 	 Init_Design flow         : 1
[06/15 09:00:07     24] 
[06/15 09:00:07     24] 
[06/15 09:00:07     24] 	 CTE SM2C global          : false
[06/15 09:00:07     24] 	 Reporting view filter    : false
[06/15 09:00:07     24] Set Default Input Pin Transition as 0.1 ps.
[06/15 09:00:07     25] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[06/15 09:00:07     25] #- Begin Load MMMC data ... (date=06/15 09:00:07, mem=1222.2M)
[06/15 09:00:07     25] #- End Load MMMC data ... (date=06/15 09:00:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1222.2M, current mem=1222.2M)
[06/15 09:00:07     25] **WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[06/15 09:00:07     25] 
[06/15 09:00:07     25] Loading LEF file /home/Team14/cds_digital/ALU_Project/PnR/dbs/cts.enc.dat/libs/lef/gsclib045_tech.lef ...
[06/15 09:00:07     25] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PO', 
[06/15 09:00:07     25] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFF', 
[06/15 09:00:07     25] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PSUB', 
[06/15 09:00:07     25] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PIMP', 
[06/15 09:00:07     25] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NIMP', 
[06/15 09:00:07     25] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NWELL', 
[06/15 09:00:07     25] 
[06/15 09:00:07     25] Loading LEF file /home/Team14/cds_digital/ALU_Project/PnR/dbs/cts.enc.dat/libs/lef/gsclib045_macro.lef ...
[06/15 09:00:07     25] Set DBUPerIGU to M2 pitch 400.
[06/15 09:00:07     25] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/15 09:00:07     25] Type 'man IMPLF-200' for more detail.
[06/15 09:00:07     25] 
[06/15 09:00:07     25] viaInitial starts at Thu Jun 15 09:00:07 2023
viaInitial ends at Thu Jun 15 09:00:07 2023
Loading view definition file from /home/Team14/cds_digital/ALU_Project/PnR/dbs/cts.enc.dat/viewDefinition.tcl
[06/15 09:00:07     25] Reading WC timing library '/home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib' ...
[06/15 09:00:08     25] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[06/15 09:00:08     25] Read 489 cells in library 'slow_vdd1v0' 
[06/15 09:00:08     25] Reading BC timing library '/home/Team14/cds_digital/ALU_Project/PnR/fast_vdd1v0_basicCells.lib' ...
[06/15 09:00:08     26] Read 489 cells in library 'fast_vdd1v0' 
[06/15 09:00:08     26] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.44min, fe_real=10.45min, fe_mem=1001.9M) ***
[06/15 09:00:08     26] #- Begin Load netlist data ... (date=06/15 09:00:08, mem=1001.9M)
[06/15 09:00:08     26] *** Begin netlist parsing (mem=1001.9M) ***
[06/15 09:00:08     26] Created 489 new cells from 2 timing libraries.
[06/15 09:00:08     26] Reading netlist ...
[06/15 09:00:08     26] Backslashed names will retain backslash and a trailing blank character.
[06/15 09:00:08     26] Reading verilogBinary netlist '/home/Team14/cds_digital/ALU_Project/PnR/dbs/cts.enc.dat/TOP.v.bin'
[06/15 09:00:08     26] Reading binary database version 1
[06/15 09:00:08     26] 
[06/15 09:00:08     26] *** Memory Usage v#1 (Current mem = 1515.934M, initial mem = 165.195M) ***
[06/15 09:00:08     26] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1515.9M) ***
[06/15 09:00:08     26] #- End Load netlist data ... (date=06/15 09:00:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1515.9M, current mem=1515.9M)
[06/15 09:00:08     26] Top level cell is TOP.
[06/15 09:00:09     26] Hooked 978 DB cells to tlib cells.
[06/15 09:00:09     26] Starting recursive module instantiation check.
[06/15 09:00:09     26] No recursion found.
[06/15 09:00:09     26] Building hierarchical netlist for Cell TOP ...
[06/15 09:00:09     26] *** Netlist is unique.
[06/15 09:00:09     26] ** info: there are 1075 modules.
[06/15 09:00:09     26] ** info: there are 156 stdCell insts.
[06/15 09:00:09     26] 
[06/15 09:00:09     26] *** Memory Usage v#1 (Current mem = 1535.941M, initial mem = 165.195M) ***
[06/15 09:00:09     26] *info: set bottom ioPad orient R0
[06/15 09:00:09     26] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/15 09:00:09     26] Type 'man IMPFP-3961' for more detail.
[06/15 09:00:09     26] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/15 09:00:09     26] Type 'man IMPFP-3961' for more detail.
[06/15 09:00:09     26] Set Default Net Delay as 1000 ps.
[06/15 09:00:09     26] Set Default Net Load as 0.5 pF. 
[06/15 09:00:09     26] Set Default Input Pin Transition as 0.1 ps.
[06/15 09:00:09     26] Loading preference file /home/Team14/cds_digital/ALU_Project/PnR/dbs/cts.enc.dat/gui.pref.tcl ...
[06/15 09:00:09     26] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[06/15 09:00:09     26] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[06/15 09:00:09     26] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[06/15 09:00:09     26] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[06/15 09:00:09     26] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[06/15 09:00:09     26] Updating process node dependent CCOpt properties for the 45nm process node.
[06/15 09:00:09     26] **WARN: analysis view func@BC_rcbest0.hold not found, use default_view_setup
[06/15 09:00:09     26] Extraction setup Started 
[06/15 09:00:09     26] Initializing multi-corner RC extraction with 2 active RC Corners ...
[06/15 09:00:09     26] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[06/15 09:00:09     26] Loading preRoute extracted patterns from file '/home/Team14/cds_digital/ALU_Project/PnR/dbs/cts.enc.dat/TOP.techData.gz' ...
[06/15 09:00:09     26] Completed (cpu: 0:00:00.0 real: 0:00:00.0)
[06/15 09:00:09     26] Set Shrink Factor to 1.00000
[06/15 09:00:09     26] Summary of Active RC-Corners : 
[06/15 09:00:09     26]  
[06/15 09:00:09     26]  Analysis View: func@WC_rcworst125.setup
[06/15 09:00:09     26]     RC-Corner Name        : rcworst125
[06/15 09:00:09     26]     RC-Corner Index       : 0
[06/15 09:00:09     26]     RC-Corner Temperature : 125 Celsius
[06/15 09:00:09     26]     RC-Corner Cap Table   : ''
[06/15 09:00:09     26]     RC-Corner PreRoute Res Factor         : 1
[06/15 09:00:09     26]     RC-Corner PreRoute Cap Factor         : 1
[06/15 09:00:09     26]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/15 09:00:09     26]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/15 09:00:09     26]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/15 09:00:09     26]     RC-Corner PreRoute Clock Res Factor   : 1
[06/15 09:00:09     26]     RC-Corner PreRoute Clock Cap Factor   : 1
[06/15 09:00:09     26]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[06/15 09:00:09     26]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[06/15 09:00:09     26]     RC-Corner Technology file: '/home/Team14/cds_digital/ALU_Project/PnR/dbs/cts.enc.dat/libs/mmmc/rcworst125/gpdk045.tch'
[06/15 09:00:09     26]  
[06/15 09:00:09     26]  Analysis View: func@BC_rcbest0.hold
[06/15 09:00:09     26]     RC-Corner Name        : rcbest0
[06/15 09:00:09     26]     RC-Corner Index       : 1
[06/15 09:00:09     26]     RC-Corner Temperature : 0 Celsius
[06/15 09:00:09     26]     RC-Corner Cap Table   : ''
[06/15 09:00:09     26]     RC-Corner PreRoute Res Factor         : 1
[06/15 09:00:09     26]     RC-Corner PreRoute Cap Factor         : 1
[06/15 09:00:09     26]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/15 09:00:09     26]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/15 09:00:09     26]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/15 09:00:09     26]     RC-Corner PreRoute Clock Res Factor   : 1
[06/15 09:00:09     26]     RC-Corner PreRoute Clock Cap Factor   : 1
[06/15 09:00:09     26]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[06/15 09:00:09     26]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[06/15 09:00:09     26]     RC-Corner Technology file: '/home/Team14/cds_digital/ALU_Project/PnR/dbs/cts.enc.dat/libs/mmmc/rcworst125/gpdk045.tch'
[06/15 09:00:09     26] Technology file '/home/Team14/cds_digital/ALU_Project/PnR/dbs/cts.enc.dat/libs/mmmc/rcworst125/gpdk045.tch' associated with first view 'func@WC_rcworst125.setup' will be used as the primary corner for the multi-corner extraction.
[06/15 09:00:09     26] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[06/15 09:00:09     26] *Info: initialize multi-corner CTS.
[06/15 09:00:09     26] Reading timing constraints file '/home/Team14/cds_digital/ALU_Project/PnR/dbs/cts.enc.dat/mmmc/modes/func/func.sdc' ...
[06/15 09:00:09     26] Current (total cpu=0:00:26.7, real=0:10:28, peak res=631.3M, current mem=1152.7M)
[06/15 09:00:09     26] INFO (CTE): Constraints read successfully.
[06/15 09:00:09     26] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=628.2M, current mem=1163.9M)
[06/15 09:00:09     26] Current (total cpu=0:00:26.8, real=0:10:28, peak res=631.3M, current mem=1163.9M)
[06/15 09:00:09     26] Summary for sequential cells idenfication: 
[06/15 09:00:09     26] Identified SBFF number: 104
[06/15 09:00:09     26] Identified MBFF number: 0
[06/15 09:00:09     26] Not identified SBFF number: 16
[06/15 09:00:09     26] Not identified MBFF number: 0
[06/15 09:00:09     26] Number of sequential cells which are not FFs: 32
[06/15 09:00:09     26] 
[06/15 09:00:09     26] Total number of combinational cells: 327
[06/15 09:00:09     26] Total number of sequential cells: 152
[06/15 09:00:09     26] Total number of tristate cells: 10
[06/15 09:00:09     26] Total number of level shifter cells: 0
[06/15 09:00:09     26] Total number of power gating cells: 0
[06/15 09:00:09     26] Total number of isolation cells: 0
[06/15 09:00:09     26] Total number of power switch cells: 0
[06/15 09:00:09     26] Total number of pulse generator cells: 0
[06/15 09:00:09     26] Total number of always on buffers: 0
[06/15 09:00:09     26] Total number of retention cells: 0
[06/15 09:00:09     26] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 BUFX3 BUFX4 BUFX6 BUFX8
[06/15 09:00:09     26] Total number of usable buffers: 8
[06/15 09:00:09     26] List of unusable buffers: CLKBUFX2 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[06/15 09:00:09     26] Total number of unusable buffers: 8
[06/15 09:00:09     26] List of usable inverters: INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[06/15 09:00:09     26] Total number of usable inverters: 10
[06/15 09:00:09     26] List of unusable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8
[06/15 09:00:09     26] Total number of unusable inverters: 9
[06/15 09:00:09     26] List of identified usable delay cells:
[06/15 09:00:09     26] Total number of identified usable delay cells: 0
[06/15 09:00:09     26] List of identified unusable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[06/15 09:00:09     26] Total number of identified unusable delay cells: 8
[06/15 09:00:09     26] All delay cells are dont_use. Buffers will be used to fix hold violations.
[06/15 09:00:09     26] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/BUFX12 already has a dont_use attribute false.
[06/15 09:00:09     26] Type 'man IMPOPT-3058' for more detail.
[06/15 09:00:09     26]  Setting dont_use false for cell slow_vdd1v0/BUFX12
[06/15 09:00:09     26] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/BUFX16 already has a dont_use attribute false.
[06/15 09:00:09     26] Type 'man IMPOPT-3058' for more detail.
[06/15 09:00:09     26]  Setting dont_use false for cell slow_vdd1v0/BUFX16
[06/15 09:00:09     26] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/BUFX2 already has a dont_use attribute false.
[06/15 09:00:09     26] Type 'man IMPOPT-3058' for more detail.
[06/15 09:00:09     26]  Setting dont_use false for cell slow_vdd1v0/BUFX2
[06/15 09:00:09     26] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/BUFX20 already has a dont_use attribute false.
[06/15 09:00:09     26] Type 'man IMPOPT-3058' for more detail.
[06/15 09:00:09     26]  Setting dont_use false for cell slow_vdd1v0/BUFX20
[06/15 09:00:09     26] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/BUFX3 already has a dont_use attribute false.
[06/15 09:00:09     26] Type 'man IMPOPT-3058' for more detail.
[06/15 09:00:09     26]  Setting dont_use false for cell slow_vdd1v0/BUFX3
[06/15 09:00:09     26] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/BUFX4 already has a dont_use attribute false.
[06/15 09:00:09     26] Type 'man IMPOPT-3058' for more detail.
[06/15 09:00:09     26]  Setting dont_use false for cell slow_vdd1v0/BUFX4
[06/15 09:00:09     26] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/BUFX6 already has a dont_use attribute false.
[06/15 09:00:09     26] Type 'man IMPOPT-3058' for more detail.
[06/15 09:00:09     26]  Setting dont_use false for cell slow_vdd1v0/BUFX6
[06/15 09:00:09     26] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/BUFX8 already has a dont_use attribute false.
[06/15 09:00:09     26] Type 'man IMPOPT-3058' for more detail.
[06/15 09:00:09     26]  Setting dont_use false for cell slow_vdd1v0/BUFX8
[06/15 09:00:09     26]  Setting dont_use false for cell slow_vdd1v0/CLKINVX1
[06/15 09:00:09     26]  Setting dont_use false for cell slow_vdd1v0/CLKINVX12
[06/15 09:00:09     26]  Setting dont_use false for cell slow_vdd1v0/CLKINVX16
[06/15 09:00:09     26]  Setting dont_use false for cell slow_vdd1v0/CLKINVX2
[06/15 09:00:09     26]  Setting dont_use false for cell slow_vdd1v0/CLKINVX20
[06/15 09:00:09     26]  Setting dont_use false for cell slow_vdd1v0/CLKINVX3
[06/15 09:00:09     26]  Setting dont_use false for cell slow_vdd1v0/CLKINVX4
[06/15 09:00:09     26]  Setting dont_use false for cell slow_vdd1v0/CLKINVX6
[06/15 09:00:09     26]  Setting dont_use false for cell slow_vdd1v0/CLKINVX8
[06/15 09:00:09     26] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/INVX1 already has a dont_use attribute false.
[06/15 09:00:09     26] Type 'man IMPOPT-3058' for more detail.
[06/15 09:00:09     26]  Setting dont_use false for cell slow_vdd1v0/INVX1
[06/15 09:00:09     26] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/INVX12 already has a dont_use attribute false.
[06/15 09:00:09     26] Type 'man IMPOPT-3058' for more detail.
[06/15 09:00:09     26]  Setting dont_use false for cell slow_vdd1v0/INVX12
[06/15 09:00:09     26] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/INVX16 already has a dont_use attribute false.
[06/15 09:00:09     26] Type 'man IMPOPT-3058' for more detail.
[06/15 09:00:09     26]  Setting dont_use false for cell slow_vdd1v0/INVX16
[06/15 09:00:09     26] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/INVX2 already has a dont_use attribute false.
[06/15 09:00:09     26] Type 'man IMPOPT-3058' for more detail.
[06/15 09:00:09     26]  Setting dont_use false for cell slow_vdd1v0/INVX2
[06/15 09:00:09     26] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/INVX20 already has a dont_use attribute false.
[06/15 09:00:09     26] Type 'man IMPOPT-3058' for more detail.
[06/15 09:00:09     26]  Setting dont_use false for cell slow_vdd1v0/INVX20
[06/15 09:00:09     26] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/INVX3 already has a dont_use attribute false.
[06/15 09:00:09     26] Type 'man IMPOPT-3058' for more detail.
[06/15 09:00:09     26]  Setting dont_use false for cell slow_vdd1v0/INVX3
[06/15 09:00:09     26] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/INVX4 already has a dont_use attribute false.
[06/15 09:00:09     26] Type 'man IMPOPT-3058' for more detail.
[06/15 09:00:09     26]  Setting dont_use false for cell slow_vdd1v0/INVX4
[06/15 09:00:09     26] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/INVX6 already has a dont_use attribute false.
[06/15 09:00:09     26] Type 'man IMPOPT-3058' for more detail.
[06/15 09:00:09     26]  Setting dont_use false for cell slow_vdd1v0/INVX6
[06/15 09:00:09     26] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/INVX8 already has a dont_use attribute false.
[06/15 09:00:09     26] Type 'man IMPOPT-3058' for more detail.
[06/15 09:00:09     26]  Setting dont_use false for cell slow_vdd1v0/INVX8
[06/15 09:00:09     26] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/INVXL already has a dont_use attribute false.
[06/15 09:00:09     26] Type 'man IMPOPT-3058' for more detail.
[06/15 09:00:09     26]  Setting dont_use false for cell slow_vdd1v0/INVXL
[06/15 09:00:09     26] #- Begin Load SymbolTable ... (date=06/15 09:00:09, mem=1167.9M)
[06/15 09:00:09     26] #- End Load SymbolTable ... (date=06/15 09:00:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1167.9M, current mem=1167.9M)
[06/15 09:00:09     26] #- Begin Load floorplan data ... (date=06/15 09:00:09, mem=1167.9M)
[06/15 09:00:09     26] Reading floorplan file - /home/Team14/cds_digital/ALU_Project/PnR/dbs/cts.enc.dat/TOP.fp.gz (mem = 1167.9M).
[06/15 09:00:09     26] *info: reset 174 existing net BottomPreferredLayer and AvoidDetour
[06/15 09:00:09     26] Deleting old partition specification.
[06/15 09:00:09     26] Set FPlanBox to (0 0 52000 52060)
[06/15 09:00:09     26]  ... processed partition successfully.
[06/15 09:00:09     26] There are 1 nets with weight being set
[06/15 09:00:09     26] There are 1 nets with bottomPreferredRoutingLayer being set
[06/15 09:00:09     26] There are 1 nets with avoidDetour being set
[06/15 09:00:09     26] Extracting standard cell pins and blockage ...... 
[06/15 09:00:09     26] Pin and blockage extraction finished
[06/15 09:00:09     26] *** End loading floorplan (cpu = 0:00:00.0, mem = 1167.9M) ***
[06/15 09:00:09     26] #- End Load floorplan data ... (date=06/15 09:00:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1167.9M, current mem=1167.9M)
[06/15 09:00:09     26] #- Begin Load placement data ... (date=06/15 09:00:09, mem=1167.9M)
[06/15 09:00:09     26] *** Checked 4 GNC rules.
[06/15 09:00:09     26] *** applyConnectGlobalNets disabled.
[06/15 09:00:09     26] Reading placement file - /home/Team14/cds_digital/ALU_Project/PnR/dbs/cts.enc.dat/TOP.place.gz.
[06/15 09:00:09     26] ** Reading stdCellPlacement "/home/Team14/cds_digital/ALU_Project/PnR/dbs/cts.enc.dat/TOP.place.gz" ...
[06/15 09:00:09     26] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1167.9M) ***
[06/15 09:00:09     26] Total net length = 1.344e+03 (6.414e+02 7.024e+02) (ext = 3.195e+02)
[06/15 09:00:09     26] #- End Load placement data ... (date=06/15 09:00:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1167.9M, current mem=1167.9M)
[06/15 09:00:09     26] *** Checked 4 GNC rules.
[06/15 09:00:09     26] *** Applying global-net connections...
[06/15 09:00:09     26] *** Applied 4 GNC rules (cpu = 0:00:00.0)
[06/15 09:00:09     26] #- Begin Load routing data ... (date=06/15 09:00:09, mem=1167.9M)
[06/15 09:00:09     26] Reading routing file - /home/Team14/cds_digital/ALU_Project/PnR/dbs/cts.enc.dat/TOP.route.gz.
[06/15 09:00:09     26] Reading Innovus routing data (Created by Innovus v16.10-p004_1 on Wed Jun 14 15:49:40 2023 Format: 16.1) ...
[06/15 09:00:09     26] Suppress "**WARN ..." messages.
[06/15 09:00:09     26] routingBox: (0 0) (52000 52060)
[06/15 09:00:09     26] coreBox:    (6000 6080) (46000 45980)
[06/15 09:00:09     26] Un-suppress "**WARN ..." messages.
[06/15 09:00:09     26] *** Total 174 nets are successfully restored.
[06/15 09:00:09     26] *** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1167.9M) ***
[06/15 09:00:09     26] #- End Load routing data ... (date=06/15 09:00:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1167.9M, current mem=1167.9M)
[06/15 09:00:09     26] Reading property file /home/Team14/cds_digital/ALU_Project/PnR/dbs/cts.enc.dat/TOP.prop
[06/15 09:00:09     26] Extracting macro/IO cell pins and blockage ...... 
[06/15 09:00:09     26] Pin and blockage extraction finished
[06/15 09:00:09     26] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1167.9M) ***
[06/15 09:00:09     26] Set Default Input Pin Transition as 0.1 ps.
[06/15 09:00:09     26] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[06/15 09:00:09     27] Updating RC grid for preRoute extraction ...
[06/15 09:00:09     27] Initializing multi-corner resistance tables ...
[06/15 09:00:09     27] Loading rc congestion map /home/Team14/cds_digital/ALU_Project/PnR/dbs/cts.enc.dat/TOP.congmap.gz ...
[06/15 09:00:09     27] #- Begin Load power constraints ... (date=06/15 09:00:09, mem=1165.9M)
[06/15 09:00:09     27] #- End Load power constraints ... (date=06/15 09:00:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1165.9M, current mem=1165.9M)
[06/15 09:00:09     27] #- Begin load AAE data ... (date=06/15 09:00:09, mem=1165.9M)
[06/15 09:00:09     27] #- End load AAE data ... (date=06/15 09:00:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1165.9M, current mem=1165.9M)
[06/15 09:00:09     27] Restoring CCOpt config...
[06/15 09:00:09     27] Summary for sequential cells idenfication: 
[06/15 09:00:09     27] Identified SBFF number: 104
[06/15 09:00:09     27] Identified MBFF number: 0
[06/15 09:00:09     27] Not identified SBFF number: 16
[06/15 09:00:09     27] Not identified MBFF number: 0
[06/15 09:00:09     27] Number of sequential cells which are not FFs: 32
[06/15 09:00:09     27] 
[06/15 09:00:09     27]   Extracting original clock gating for func_clk...
[06/15 09:00:09     27]     clock_tree func_clk contains 5 sinks and 0 clock gates.
[06/15 09:00:09     27]     Extraction for func_clk complete.
[06/15 09:00:09     27]   Extracting original clock gating for func_clk done.
[06/15 09:00:09     27] Restoring CCOpt config done.
[06/15 09:00:09     27] 
[06/15 09:00:09     27] *** Summary of all messages that are not suppressed in this session:
[06/15 09:00:09     27] Severity  ID               Count  Summary                                  
[06/15 09:00:09     27] WARNING   IMPLF-155            6  ViaRule only supports routing/cut layer,...
[06/15 09:00:09     27] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[06/15 09:00:09     27] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[06/15 09:00:09     27] WARNING   IMPOPT-3058         18  Cell %s/%s already has a dont_use attrib...
[06/15 09:00:09     27] *** Message Summary: 27 warning(s), 0 error(s)
[06/15 09:00:09     27] 
[06/15 09:01:16     27] invalid command name "ctd_Wi"
[06/15 09:02:32     29] <CMD> ctd_win
[06/15 09:02:32     29] Rebuilding timing graph...
[06/15 09:02:32     30] Rebuilding timing graph done.
[06/15 09:04:43     37] <CMD> timeDesign -postCTS
[06/15 09:04:43     37] Start to check current routing status for nets...
[06/15 09:04:43     37] All nets are already routed correctly.
[06/15 09:04:43     37] End to check current routing status for nets (mem=1354.6M)
[06/15 09:04:43     37] Extraction called for design 'TOP' of instances=156 and nets=174 using extraction engine 'preRoute' .
[06/15 09:04:43     37] PreRoute RC Extraction called for design TOP.
[06/15 09:04:43     37] RC Extraction called in multi-corner(2) mode.
[06/15 09:04:43     37] RCMode: PreRoute
[06/15 09:04:43     37]       RC Corner Indexes            0       1   
[06/15 09:04:43     37] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/15 09:04:43     37] Resistance Scaling Factor    : 1.00000 1.00000 
[06/15 09:04:43     37] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/15 09:04:43     37] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/15 09:04:43     37] Shrink Factor                : 1.00000
[06/15 09:04:43     37] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/15 09:04:43     37] Using Quantus QRC technology file ...
[06/15 09:04:43     37] Initializing multi-corner resistance tables ...
[06/15 09:04:43     37] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1354.629M)
[06/15 09:04:43     37] Effort level <high> specified for reg2reg path_group
[06/15 09:04:44     37] #################################################################################
[06/15 09:04:44     37] # Design Stage: PreRoute
[06/15 09:04:44     37] # Design Name: TOP
[06/15 09:04:44     37] # Design Mode: 45nm
[06/15 09:04:44     37] # Analysis Mode: MMMC Non-OCV 
[06/15 09:04:44     37] # Parasitics Mode: No SPEF/RCDB
[06/15 09:04:44     37] # Signoff Settings: SI Off 
[06/15 09:04:44     37] #################################################################################
[06/15 09:04:44     37] AAE_INFO: 1 threads acquired from CTE.
[06/15 09:04:44     37] Calculate delays in BcWc mode...
[06/15 09:04:44     37] Topological Sorting (CPU = 0:00:00.0, MEM = 1357.6M, InitMEM = 1357.6M)
[06/15 09:04:44     37] Total number of fetched objects 172
[06/15 09:04:44     37] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/15 09:04:44     37] End delay calculation. (MEM=1364.83 CPU=0:00:00.0 REAL=0:00:00.0)
[06/15 09:04:44     37] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1364.8M) ***
[06/15 09:04:44     37] *** Done Building Timing Graph (cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:00:37.8 mem=1364.8M)
[06/15 09:04:44     37] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func@WC_rcworst125.setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.800  |   N/A   |  2.800  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.909%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[06/15 09:04:44     37] Total CPU time: 0.28 sec
[06/15 09:04:44     37] Total Real time: 1.0 sec
[06/15 09:04:44     37] Total Memory Usage: 1347.75 Mbytes
[06/15 09:05:29     40] <CMD> timeDesign -postCTS -hold
[06/15 09:05:29     40] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[06/15 09:05:29     40] Type 'man IMPEXT-3493' for more detail.
[06/15 09:05:29     40] Start to check current routing status for nets...
[06/15 09:05:29     40] All nets are already routed correctly.
[06/15 09:05:29     40] End to check current routing status for nets (mem=1317.8M)
[06/15 09:05:29     40] Extraction called for design 'TOP' of instances=156 and nets=174 using extraction engine 'preRoute' .
[06/15 09:05:29     40] PreRoute RC Extraction called for design TOP.
[06/15 09:05:29     40] RC Extraction called in multi-corner(2) mode.
[06/15 09:05:29     40] RCMode: PreRoute
[06/15 09:05:29     40]       RC Corner Indexes            0       1   
[06/15 09:05:29     40] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/15 09:05:29     40] Resistance Scaling Factor    : 1.00000 1.00000 
[06/15 09:05:29     40] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/15 09:05:29     40] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/15 09:05:29     40] Shrink Factor                : 1.00000
[06/15 09:05:29     40] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/15 09:05:29     40] Using Quantus QRC technology file ...
[06/15 09:05:29     40] Initializing multi-corner resistance tables ...
[06/15 09:05:29     40] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1317.781M)
[06/15 09:05:29     40] Effort level <high> specified for reg2reg path_group
[06/15 09:05:29     40] #################################################################################
[06/15 09:05:29     40] # Design Stage: PreRoute
[06/15 09:05:29     40] # Design Name: TOP
[06/15 09:05:29     40] # Design Mode: 45nm
[06/15 09:05:29     40] # Analysis Mode: MMMC Non-OCV 
[06/15 09:05:29     40] # Parasitics Mode: No SPEF/RCDB
[06/15 09:05:29     40] # Signoff Settings: SI Off 
[06/15 09:05:29     40] #################################################################################
[06/15 09:05:29     40] AAE_INFO: 1 threads acquired from CTE.
[06/15 09:05:29     40] Calculate delays in BcWc mode...
[06/15 09:05:29     40] Topological Sorting (CPU = 0:00:00.0, MEM = 1331.1M, InitMEM = 1331.1M)
[06/15 09:05:29     40] *** Calculating scaling factor for BC libraries using the default operating condition of each library.
[06/15 09:05:29     40] Total number of fetched objects 172
[06/15 09:05:29     40] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/15 09:05:29     40] End delay calculation. (MEM=1404.47 CPU=0:00:00.0 REAL=0:00:00.0)
[06/15 09:05:29     40] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1404.5M) ***
[06/15 09:05:29     40] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:40.8 mem=1404.5M)
[06/15 09:05:29     40] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func@BC_rcbest0.hold 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.013  |   N/A   |  0.013  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

Density: 72.909%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[06/15 09:05:29     40] Total CPU time: 0.25 sec
[06/15 09:05:29     40] Total Real time: 0.0 sec
[06/15 09:05:29     40] Total Memory Usage: 1322.796875 Mbytes
[06/15 09:09:08     53] <CMD> restoreDesign /home/Team14/cds_digital/ALU_Project/PnR/finalDesign.enc.dat TOP
[06/15 09:09:08     53] Resetting process node dependent CCOpt properties.
[06/15 09:09:08     53] Reset to color id 0 for alu_inst (ALU) and all their descendants.
[06/15 09:09:08     53] Reset to color id 0 for shifter_inst (SHIFTER) and all their descendants.
[06/15 09:09:08     53] Free PSO.
[06/15 09:09:08     53] Cleaning up the current multi-corner RC extraction setup.
[06/15 09:09:08     53] Resetting process node dependent CCOpt properties.
[06/15 09:09:09     53] Set DBUPerIGU to 1000.
[06/15 09:09:09     53] Set net toggle Scale Factor to 1.00
[06/15 09:09:09     53] Set Shrink Factor to 1.00000
[06/15 09:09:09     53] Set net toggle Scale Factor to 1.00
[06/15 09:09:09     53] Set Shrink Factor to 1.00000
[06/15 09:09:09     53] Set net toggle Scale Factor to 1.00
[06/15 09:09:09     53] Set Shrink Factor to 1.00000
[06/15 09:09:09     53] 
[06/15 09:09:09     53] *** Memory Usage v#1 (Current mem = 1241.773M, initial mem = 165.195M) ***
[06/15 09:09:09     53] 
[06/15 09:09:09     53] 
[06/15 09:09:09     53] Info (SM2C): Status of key globals:
[06/15 09:09:09     53] 	 MMMC-by-default flow     : 1
[06/15 09:09:09     53] 	 Default MMMC objs envvar : 0
[06/15 09:09:09     53] 	 Data portability         : 0
[06/15 09:09:09     53] 	 MMMC PV Emulation        : 0
[06/15 09:09:09     53] 	 MMMC debug               : 0
[06/15 09:09:09     53] 	 Init_Design flow         : 1
[06/15 09:09:09     53] 
[06/15 09:09:09     53] 
[06/15 09:09:09     53] 	 CTE SM2C global          : false
[06/15 09:09:09     53] 	 Reporting view filter    : false
[06/15 09:09:09     53] Set Default Input Pin Transition as 0.1 ps.
[06/15 09:09:09     53] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[06/15 09:09:09     53] #- Begin Load MMMC data ... (date=06/15 09:09:09, mem=1241.8M)
[06/15 09:09:09     53] #- End Load MMMC data ... (date=06/15 09:09:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1241.8M, current mem=1241.8M)
[06/15 09:09:09     53] **WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[06/15 09:09:09     53] 
[06/15 09:09:09     53] Loading LEF file /home/Team14/cds_digital/ALU_Project/PnR/finalDesign.enc.dat/libs/lef/gsclib045_tech.lef ...
[06/15 09:09:09     53] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PO', 
[06/15 09:09:09     53] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFF', 
[06/15 09:09:09     53] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PSUB', 
[06/15 09:09:09     53] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PIMP', 
[06/15 09:09:09     53] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NIMP', 
[06/15 09:09:09     53] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NWELL', 
[06/15 09:09:09     53] 
[06/15 09:09:09     53] Loading LEF file /home/Team14/cds_digital/ALU_Project/PnR/finalDesign.enc.dat/libs/lef/gsclib045_macro.lef ...
[06/15 09:09:09     53] Set DBUPerIGU to M2 pitch 400.
[06/15 09:09:09     54] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/15 09:09:09     54] Type 'man IMPLF-200' for more detail.
[06/15 09:09:09     54] 
[06/15 09:09:09     54] viaInitial starts at Thu Jun 15 09:09:09 2023
viaInitial ends at Thu Jun 15 09:09:09 2023
Loading view definition file from /home/Team14/cds_digital/ALU_Project/PnR/finalDesign.enc.dat/viewDefinition.tcl
[06/15 09:09:09     54] Reading WC timing library '/home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib' ...
[06/15 09:09:10     54] Read 489 cells in library 'slow_vdd1v0' 
[06/15 09:09:10     54] Reading BC timing library '/home/Team14/cds_digital/ALU_Project/PnR/fast_vdd1v0_basicCells.lib' ...
[06/15 09:09:10     54] Read 489 cells in library 'fast_vdd1v0' 
[06/15 09:09:10     54] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.92min, fe_real=19.48min, fe_mem=1036.1M) ***
[06/15 09:09:10     54] #- Begin Load netlist data ... (date=06/15 09:09:10, mem=1036.1M)
[06/15 09:09:10     54] *** Begin netlist parsing (mem=1036.1M) ***
[06/15 09:09:10     54] Created 489 new cells from 2 timing libraries.
[06/15 09:09:10     54] Reading netlist ...
[06/15 09:09:10     54] Backslashed names will retain backslash and a trailing blank character.
[06/15 09:09:10     54] Reading verilogBinary netlist '/home/Team14/cds_digital/ALU_Project/PnR/finalDesign.enc.dat/TOP.v.bin'
[06/15 09:09:10     54] Reading binary database version 1
[06/15 09:09:10     54] 
[06/15 09:09:10     54] *** Memory Usage v#1 (Current mem = 1550.051M, initial mem = 165.195M) ***
[06/15 09:09:10     54] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1550.1M) ***
[06/15 09:09:10     54] #- End Load netlist data ... (date=06/15 09:09:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1550.1M, current mem=1550.1M)
[06/15 09:09:10     54] Top level cell is TOP.
[06/15 09:09:11     55] Hooked 978 DB cells to tlib cells.
[06/15 09:09:11     55] Starting recursive module instantiation check.
[06/15 09:09:11     55] No recursion found.
[06/15 09:09:11     55] Building hierarchical netlist for Cell TOP ...
[06/15 09:09:11     55] *** Netlist is unique.
[06/15 09:09:11     55] ** info: there are 1075 modules.
[06/15 09:09:11     55] ** info: there are 157 stdCell insts.
[06/15 09:09:11     55] 
[06/15 09:09:11     55] *** Memory Usage v#1 (Current mem = 1570.059M, initial mem = 165.195M) ***
[06/15 09:09:11     55] *info: set bottom ioPad orient R0
[06/15 09:09:11     55] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/15 09:09:11     55] Type 'man IMPFP-3961' for more detail.
[06/15 09:09:11     55] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/15 09:09:11     55] Type 'man IMPFP-3961' for more detail.
[06/15 09:09:11     55] Set Default Net Delay as 1000 ps.
[06/15 09:09:11     55] Set Default Net Load as 0.5 pF. 
[06/15 09:09:11     55] Set Default Input Pin Transition as 0.1 ps.
[06/15 09:09:11     55] Loading preference file /home/Team14/cds_digital/ALU_Project/PnR/finalDesign.enc.dat/gui.pref.tcl ...
[06/15 09:09:11     55] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[06/15 09:09:11     55] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[06/15 09:09:11     55] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[06/15 09:09:11     55] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[06/15 09:09:11     55] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[06/15 09:09:11     55] Updating process node dependent CCOpt properties for the 45nm process node.
[06/15 09:09:11     55] **WARN: (IMPEXT-1081):	setExtractRCMode -effortLevel medium is ignored for preRoute extraction. This setting is only applicable for postRoute extraction.
[06/15 09:09:11     55] Type 'man IMPEXT-1081' for more detail.
[06/15 09:09:11     55] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[06/15 09:09:11     55] **WARN: analysis view func@BC_rcbest0.hold not found, use default_view_setup
[06/15 09:09:11     55] **WARN: analysis view func@BC_rcbest0.hold not found, use default_view_setup
[06/15 09:09:11     55] Extraction setup Started 
[06/15 09:09:11     55] Initializing multi-corner RC extraction with 2 active RC Corners ...
[06/15 09:09:11     55] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[06/15 09:09:11     55] Loading preRoute extracted patterns from file '/home/Team14/cds_digital/ALU_Project/PnR/finalDesign.enc.dat/TOP.techData.gz' ...
[06/15 09:09:11     55] Completed (cpu: 0:00:00.0 real: 0:00:00.0)
[06/15 09:09:11     55] Set Shrink Factor to 1.00000
[06/15 09:09:11     55] Summary of Active RC-Corners : 
[06/15 09:09:11     55]  
[06/15 09:09:11     55]  Analysis View: func@WC_rcworst125.setup
[06/15 09:09:11     55]     RC-Corner Name        : rcworst125
[06/15 09:09:11     55]     RC-Corner Index       : 0
[06/15 09:09:11     55]     RC-Corner Temperature : 125 Celsius
[06/15 09:09:11     55]     RC-Corner Cap Table   : ''
[06/15 09:09:11     55]     RC-Corner PreRoute Res Factor         : 1
[06/15 09:09:11     55]     RC-Corner PreRoute Cap Factor         : 1
[06/15 09:09:11     55]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/15 09:09:11     55]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/15 09:09:11     55]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/15 09:09:11     55]     RC-Corner PreRoute Clock Res Factor   : 1
[06/15 09:09:11     55]     RC-Corner PreRoute Clock Cap Factor   : 1
[06/15 09:09:11     55]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel medium)]
[06/15 09:09:11     55]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel medium)]
[06/15 09:09:11     55]     RC-Corner Technology file: '/home/Team14/cds_digital/ALU_Project/PnR/finalDesign.enc.dat/libs/mmmc/rcworst125/gpdk045.tch'
[06/15 09:09:11     55]  
[06/15 09:09:11     55]  Analysis View: func@BC_rcbest0.hold
[06/15 09:09:11     55]     RC-Corner Name        : rcbest0
[06/15 09:09:11     55]     RC-Corner Index       : 1
[06/15 09:09:11     55]     RC-Corner Temperature : 0 Celsius
[06/15 09:09:11     55]     RC-Corner Cap Table   : ''
[06/15 09:09:11     55]     RC-Corner PreRoute Res Factor         : 1
[06/15 09:09:11     55]     RC-Corner PreRoute Cap Factor         : 1
[06/15 09:09:11     55]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/15 09:09:11     55]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/15 09:09:11     55]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/15 09:09:11     55]     RC-Corner PreRoute Clock Res Factor   : 1
[06/15 09:09:11     55]     RC-Corner PreRoute Clock Cap Factor   : 1
[06/15 09:09:11     55]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel medium)]
[06/15 09:09:11     55]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel medium)]
[06/15 09:09:11     55]     RC-Corner Technology file: '/home/Team14/cds_digital/ALU_Project/PnR/finalDesign.enc.dat/libs/mmmc/rcworst125/gpdk045.tch'
[06/15 09:09:11     55] Technology file '/home/Team14/cds_digital/ALU_Project/PnR/finalDesign.enc.dat/libs/mmmc/rcworst125/gpdk045.tch' associated with first view 'func@WC_rcworst125.setup' will be used as the primary corner for the multi-corner extraction.
[06/15 09:09:11     55] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[06/15 09:09:11     55] *Info: initialize multi-corner CTS.
[06/15 09:09:11     55] Reading timing constraints file '/home/Team14/cds_digital/ALU_Project/PnR/finalDesign.enc.dat/mmmc/modes/func/func.sdc' ...
[06/15 09:09:11     55] Current (total cpu=0:00:55.4, real=0:19:30, peak res=663.2M, current mem=1179.8M)
[06/15 09:09:11     55] INFO (CTE): Constraints read successfully.
[06/15 09:09:11     55] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=656.8M, current mem=1189.5M)
[06/15 09:09:11     55] Current (total cpu=0:00:55.5, real=0:19:30, peak res=663.2M, current mem=1189.5M)
[06/15 09:09:11     55] Summary for sequential cells idenfication: 
[06/15 09:09:11     55] Identified SBFF number: 104
[06/15 09:09:11     55] Identified MBFF number: 0
[06/15 09:09:11     55] Not identified SBFF number: 16
[06/15 09:09:11     55] Not identified MBFF number: 0
[06/15 09:09:11     55] Number of sequential cells which are not FFs: 32
[06/15 09:09:11     55] 
[06/15 09:09:11     55] Total number of combinational cells: 327
[06/15 09:09:11     55] Total number of sequential cells: 152
[06/15 09:09:11     55] Total number of tristate cells: 10
[06/15 09:09:11     55] Total number of level shifter cells: 0
[06/15 09:09:11     55] Total number of power gating cells: 0
[06/15 09:09:11     55] Total number of isolation cells: 0
[06/15 09:09:11     55] Total number of power switch cells: 0
[06/15 09:09:11     55] Total number of pulse generator cells: 0
[06/15 09:09:11     55] Total number of always on buffers: 0
[06/15 09:09:11     55] Total number of retention cells: 0
[06/15 09:09:11     55] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 BUFX3 BUFX4 BUFX6 BUFX8
[06/15 09:09:11     55] Total number of usable buffers: 8
[06/15 09:09:11     55] List of unusable buffers: CLKBUFX2 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[06/15 09:09:11     55] Total number of unusable buffers: 8
[06/15 09:09:11     55] List of usable inverters: INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[06/15 09:09:11     55] Total number of usable inverters: 10
[06/15 09:09:11     55] List of unusable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8
[06/15 09:09:11     55] Total number of unusable inverters: 9
[06/15 09:09:11     55] List of identified usable delay cells:
[06/15 09:09:11     55] Total number of identified usable delay cells: 0
[06/15 09:09:11     55] List of identified unusable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[06/15 09:09:11     55] Total number of identified unusable delay cells: 8
[06/15 09:09:11     55] All delay cells are dont_use. Buffers will be used to fix hold violations.
[06/15 09:09:11     55] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/BUFX12 already has a dont_use attribute false.
[06/15 09:09:11     55] Type 'man IMPOPT-3058' for more detail.
[06/15 09:09:11     55]  Setting dont_use false for cell slow_vdd1v0/BUFX12
[06/15 09:09:11     55] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/BUFX16 already has a dont_use attribute false.
[06/15 09:09:11     55] Type 'man IMPOPT-3058' for more detail.
[06/15 09:09:11     55]  Setting dont_use false for cell slow_vdd1v0/BUFX16
[06/15 09:09:11     55] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/BUFX2 already has a dont_use attribute false.
[06/15 09:09:11     55] Type 'man IMPOPT-3058' for more detail.
[06/15 09:09:11     55]  Setting dont_use false for cell slow_vdd1v0/BUFX2
[06/15 09:09:11     55] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/BUFX20 already has a dont_use attribute false.
[06/15 09:09:11     55] Type 'man IMPOPT-3058' for more detail.
[06/15 09:09:11     55]  Setting dont_use false for cell slow_vdd1v0/BUFX20
[06/15 09:09:11     55] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/BUFX3 already has a dont_use attribute false.
[06/15 09:09:11     55] Type 'man IMPOPT-3058' for more detail.
[06/15 09:09:11     55]  Setting dont_use false for cell slow_vdd1v0/BUFX3
[06/15 09:09:11     55] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/BUFX4 already has a dont_use attribute false.
[06/15 09:09:11     55] Type 'man IMPOPT-3058' for more detail.
[06/15 09:09:11     55]  Setting dont_use false for cell slow_vdd1v0/BUFX4
[06/15 09:09:11     55] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/BUFX6 already has a dont_use attribute false.
[06/15 09:09:11     55] Type 'man IMPOPT-3058' for more detail.
[06/15 09:09:11     55]  Setting dont_use false for cell slow_vdd1v0/BUFX6
[06/15 09:09:11     55] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/BUFX8 already has a dont_use attribute false.
[06/15 09:09:11     55] Type 'man IMPOPT-3058' for more detail.
[06/15 09:09:11     55]  Setting dont_use false for cell slow_vdd1v0/BUFX8
[06/15 09:09:11     55] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/INVX1 already has a dont_use attribute false.
[06/15 09:09:11     55] Type 'man IMPOPT-3058' for more detail.
[06/15 09:09:11     55]  Setting dont_use false for cell slow_vdd1v0/INVX1
[06/15 09:09:11     55] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/INVX12 already has a dont_use attribute false.
[06/15 09:09:11     55] Type 'man IMPOPT-3058' for more detail.
[06/15 09:09:11     55]  Setting dont_use false for cell slow_vdd1v0/INVX12
[06/15 09:09:11     55] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/INVX16 already has a dont_use attribute false.
[06/15 09:09:11     55] Type 'man IMPOPT-3058' for more detail.
[06/15 09:09:11     55]  Setting dont_use false for cell slow_vdd1v0/INVX16
[06/15 09:09:11     55] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/INVX2 already has a dont_use attribute false.
[06/15 09:09:11     55] Type 'man IMPOPT-3058' for more detail.
[06/15 09:09:11     55]  Setting dont_use false for cell slow_vdd1v0/INVX2
[06/15 09:09:11     55] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/INVX20 already has a dont_use attribute false.
[06/15 09:09:11     55] Type 'man IMPOPT-3058' for more detail.
[06/15 09:09:11     55]  Setting dont_use false for cell slow_vdd1v0/INVX20
[06/15 09:09:11     55] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/INVX3 already has a dont_use attribute false.
[06/15 09:09:11     55] Type 'man IMPOPT-3058' for more detail.
[06/15 09:09:11     55]  Setting dont_use false for cell slow_vdd1v0/INVX3
[06/15 09:09:11     55] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/INVX4 already has a dont_use attribute false.
[06/15 09:09:11     55] Type 'man IMPOPT-3058' for more detail.
[06/15 09:09:11     55]  Setting dont_use false for cell slow_vdd1v0/INVX4
[06/15 09:09:11     55] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/INVX6 already has a dont_use attribute false.
[06/15 09:09:11     55] Type 'man IMPOPT-3058' for more detail.
[06/15 09:09:11     55]  Setting dont_use false for cell slow_vdd1v0/INVX6
[06/15 09:09:11     55] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/INVX8 already has a dont_use attribute false.
[06/15 09:09:11     55] Type 'man IMPOPT-3058' for more detail.
[06/15 09:09:11     55]  Setting dont_use false for cell slow_vdd1v0/INVX8
[06/15 09:09:11     55] **WARN: (IMPOPT-3058):	Cell slow_vdd1v0/INVXL already has a dont_use attribute false.
[06/15 09:09:11     55] Type 'man IMPOPT-3058' for more detail.
[06/15 09:09:11     55]  Setting dont_use false for cell slow_vdd1v0/INVXL
[06/15 09:09:11     55] #- Begin Load SymbolTable ... (date=06/15 09:09:11, mem=1197.5M)
[06/15 09:09:11     55] #- End Load SymbolTable ... (date=06/15 09:09:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1197.5M, current mem=1197.5M)
[06/15 09:09:11     55] #- Begin Load floorplan data ... (date=06/15 09:09:11, mem=1197.5M)
[06/15 09:09:11     55] Reading floorplan file - /home/Team14/cds_digital/ALU_Project/PnR/finalDesign.enc.dat/TOP.fp.gz (mem = 1197.5M).
[06/15 09:09:11     55] *info: reset 175 existing net BottomPreferredLayer and AvoidDetour
[06/15 09:09:11     55] Deleting old partition specification.
[06/15 09:09:11     55] Set FPlanBox to (0 0 52000 52060)
[06/15 09:09:11     55]  ... processed partition successfully.
[06/15 09:09:11     55] There are 1 nets with weight being set
[06/15 09:09:11     55] There are 175 nets with bottomPreferredRoutingLayer being set
[06/15 09:09:11     55] There are 1 nets with avoidDetour being set
[06/15 09:09:11     55] Extracting standard cell pins and blockage ...... 
[06/15 09:09:11     55] Pin and blockage extraction finished
[06/15 09:09:11     55] *** End loading floorplan (cpu = 0:00:00.0, mem = 1197.5M) ***
[06/15 09:09:11     55] #- End Load floorplan data ... (date=06/15 09:09:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1197.5M, current mem=1197.5M)
[06/15 09:09:11     55] #- Begin Load placement data ... (date=06/15 09:09:11, mem=1197.5M)
[06/15 09:09:11     55] *** Checked 4 GNC rules.
[06/15 09:09:11     55] *** applyConnectGlobalNets disabled.
[06/15 09:09:11     55] Reading placement file - /home/Team14/cds_digital/ALU_Project/PnR/finalDesign.enc.dat/TOP.place.gz.
[06/15 09:09:11     55] ** Reading stdCellPlacement "/home/Team14/cds_digital/ALU_Project/PnR/finalDesign.enc.dat/TOP.place.gz" ...
[06/15 09:09:11     55] *** Checked 4 GNC rules.
[06/15 09:09:11     55] *** applyConnectGlobalNets disabled.
[06/15 09:09:11     55] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1197.5M) ***
[06/15 09:09:11     55] Total net length = 1.347e+03 (6.453e+02 7.014e+02) (ext = 3.144e+02)
[06/15 09:09:11     55] #- End Load placement data ... (date=06/15 09:09:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1197.5M, current mem=1197.5M)
[06/15 09:09:11     55] *** Checked 4 GNC rules.
[06/15 09:09:11     55] *** Applying global-net connections...
[06/15 09:09:11     55] *** Applied 4 GNC rules (cpu = 0:00:00.0)
[06/15 09:09:11     55] #- Begin Load routing data ... (date=06/15 09:09:11, mem=1197.5M)
[06/15 09:09:11     55] Reading routing file - /home/Team14/cds_digital/ALU_Project/PnR/finalDesign.enc.dat/TOP.route.gz.
[06/15 09:09:11     55] Reading Innovus routing data (Created by Innovus v16.10-p004_1 on Wed Jun 14 15:56:40 2023 Format: 16.1) ...
[06/15 09:09:11     55] Suppress "**WARN ..." messages.
[06/15 09:09:11     55] routingBox: (0 0) (52000 52060)
[06/15 09:09:11     55] coreBox:    (6000 6080) (46000 45980)
[06/15 09:09:11     55] Un-suppress "**WARN ..." messages.
[06/15 09:09:11     55] *** Total 175 nets are successfully restored.
[06/15 09:09:11     55] *** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1197.5M) ***
[06/15 09:09:11     55] #- End Load routing data ... (date=06/15 09:09:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1197.5M, current mem=1197.5M)
[06/15 09:09:11     55] Reading property file /home/Team14/cds_digital/ALU_Project/PnR/finalDesign.enc.dat/TOP.prop
[06/15 09:09:11     55] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1197.5M) ***
[06/15 09:09:11     55] Set Default Input Pin Transition as 0.1 ps.
[06/15 09:09:11     55] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[06/15 09:09:11     55] Updating RC grid for preRoute extraction ...
[06/15 09:09:11     55] Initializing multi-corner resistance tables ...
[06/15 09:09:11     55] #- Begin Load power constraints ... (date=06/15 09:09:11, mem=1191.5M)
[06/15 09:09:11     55] #- End Load power constraints ... (date=06/15 09:09:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1191.5M, current mem=1191.5M)
[06/15 09:09:11     55] #- Begin load AAE data ... (date=06/15 09:09:11, mem=1191.5M)
[06/15 09:09:11     55] #- End load AAE data ... (date=06/15 09:09:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1191.5M, current mem=1191.5M)
[06/15 09:09:11     55] Restoring CCOpt config...
[06/15 09:09:11     55] Summary for sequential cells idenfication: 
[06/15 09:09:11     55] Identified SBFF number: 104
[06/15 09:09:11     55] Identified MBFF number: 0
[06/15 09:09:11     55] Not identified SBFF number: 16
[06/15 09:09:11     55] Not identified MBFF number: 0
[06/15 09:09:11     55] Number of sequential cells which are not FFs: 32
[06/15 09:09:11     55] 
[06/15 09:09:11     55]   Extracting original clock gating for func_clk...
[06/15 09:09:11     55]     clock_tree func_clk contains 5 sinks and 0 clock gates.
[06/15 09:09:11     55]     Extraction for func_clk complete.
[06/15 09:09:11     55]   Extracting original clock gating for func_clk done.
[06/15 09:09:12     55] Restoring CCOpt config done.
[06/15 09:09:12     55] 
[06/15 09:09:12     55] *** Summary of all messages that are not suppressed in this session:
[06/15 09:09:12     55] Severity  ID               Count  Summary                                  
[06/15 09:09:12     55] WARNING   IMPLF-155            6  ViaRule only supports routing/cut layer,...
[06/15 09:09:12     55] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[06/15 09:09:12     55] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[06/15 09:09:12     55] WARNING   IMPEXT-1081          1  setExtractRCMode -effortLevel %s is igno...
[06/15 09:09:12     55] WARNING   IMPOPT-3058         18  Cell %s/%s already has a dont_use attrib...
[06/15 09:09:12     55] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[06/15 09:09:12     55] *** Message Summary: 29 warning(s), 0 error(s)
[06/15 09:09:12     55] 
[06/15 09:11:03     57] <CMD> timeDesign -postCTS -hold
[06/15 09:11:03     57]  Reset EOS DB
[06/15 09:11:03     57] Ignoring AAE DB Resetting ...
[06/15 09:11:03     57] #WARNING (NRDB-728) PIN CK in CELL_VIEW SRDFFRQX1 does not have antenna diff area.
[06/15 09:11:03     58] ### Net info: total nets: 175
[06/15 09:11:03     58] ### Net info: dirty nets: 0
[06/15 09:11:03     58] ### Net info: marked as disconnected nets: 0
[06/15 09:11:03     58] ### Net info: fully routed nets: 173
[06/15 09:11:03     58] ### Net info: trivial (single pin) nets: 0
[06/15 09:11:03     58] ### Net info: unrouted nets: 2
[06/15 09:11:03     58] ### Net info: re-extraction nets: 0
[06/15 09:11:03     58] ### Net info: ignored nets: 0
[06/15 09:11:03     58] ### Net info: skip routing nets: 0
[06/15 09:11:03     58] #Start routing data preparation.
[06/15 09:11:03     58] #Minimum voltage of a net in the design = 0.000.
[06/15 09:11:03     58] #Maximum voltage of a net in the design = 1.100.
[06/15 09:11:03     58] #Voltage range [0.000 - 0.000] has 1 net.
[06/15 09:11:03     58] #Voltage range [0.900 - 1.100] has 1 net.
[06/15 09:11:03     58] #Voltage range [0.000 - 1.100] has 173 nets.
[06/15 09:11:03     58] # Metal1       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.130
[06/15 09:11:03     58] # Metal2       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[06/15 09:11:03     58] # Metal3       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[06/15 09:11:03     58] # Metal4       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[06/15 09:11:03     58] # Metal5       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[06/15 09:11:03     58] # Metal6       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[06/15 09:11:03     58] # Metal7       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[06/15 09:11:03     58] # Metal8       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[06/15 09:11:03     58] # Metal9       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[06/15 09:11:03     58] # Metal10      V   Track-Pitch = 0.500    Line-2-Via Pitch = 0.420
[06/15 09:11:03     58] # Metal11      H   Track-Pitch = 0.475    Line-2-Via Pitch = 0.430
[06/15 09:11:03     58] #Regenerating Ggrids automatically.
[06/15 09:11:03     58] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.190.
[06/15 09:11:03     58] #Using automatically generated G-grids.
[06/15 09:11:03     58] #Done routing data preparation.
[06/15 09:11:03     58] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1026.70 (MB), peak = 1089.61 (MB)
[06/15 09:11:03     58] #Extract in post route mode
[06/15 09:11:03     58] #
[06/15 09:11:03     58] #Start tQuantus RC extraction...
[06/15 09:11:03     58] #Start building rc corner(s)...
[06/15 09:11:03     58] #Number of RC Corner = 2
[06/15 09:11:03     58] #Corner rcworst125 /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 125.000000 (real) 
[06/15 09:11:03     58] #Corner rcbest0 /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 0.000000 (real) 
[06/15 09:11:03     58] #METAL_1 -> Metal1 (1)
[06/15 09:11:03     58] #METAL_2 -> Metal2 (2)
[06/15 09:11:03     58] #METAL_3 -> Metal3 (3)
[06/15 09:11:03     58] #METAL_4 -> Metal4 (4)
[06/15 09:11:03     58] #METAL_5 -> Metal5 (5)
[06/15 09:11:03     58] #METAL_6 -> Metal6 (6)
[06/15 09:11:03     58] #METAL_7 -> Metal7 (7)
[06/15 09:11:03     58] #METAL_8 -> Metal8 (8)
[06/15 09:11:03     58] #METAL_9 -> Metal9 (9)
[06/15 09:11:03     58] #METAL_10 -> Metal10 (10)
[06/15 09:11:03     58] #METAL_11 -> Metal11 (11)
[06/15 09:11:04     58] # Corner(s) : 
[06/15 09:11:04     58] #rcworst125 [125.00] 
[06/15 09:11:04     58] #rcbest0 [ 0.00]
[06/15 09:11:05     59] # Corner id: 0
[06/15 09:11:05     59] # Layout Scale: 1.000000
[06/15 09:11:05     59] # Has Metal Fill model: yes
[06/15 09:11:05     59] # Temperature was set
[06/15 09:11:05     59] # Temperature : 125.000000
[06/15 09:11:05     59] # Ref. Temp   : 25.000000
[06/15 09:11:05     59] # Corner id: 1
[06/15 09:11:05     59] # Layout Scale: 1.000000
[06/15 09:11:05     59] # Has Metal Fill model: yes
[06/15 09:11:05     59] # Temperature was set
[06/15 09:11:05     59] # Temperature : 0.000000
[06/15 09:11:05     59] # Ref. Temp   : 25.000000
[06/15 09:11:05     59] #total pattern=286 [22, 792]
[06/15 09:11:05     59] #Reading previously stored rc_model file ( /home/Team14/cds_digital/ALU_Project/PnR/finalDesign.enc.dat/libs/misc/rc_model.bin ) ...
[06/15 09:11:05     59] #found CAPMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch
[06/15 09:11:05     59] #found RESMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 125.000000 
[06/15 09:11:05     59] #found RESMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 0.000000 
[06/15 09:11:05     59] #number model r/c [2,1] [22,792] read
[06/15 09:11:05     59] #0 rcmodel(s) requires rebuild
[06/15 09:11:05     59] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1076.93 (MB), peak = 1089.61 (MB)
[06/15 09:11:07     62] #Start building rc corner(s)...
[06/15 09:11:07     62] #Number of RC Corner = 2
[06/15 09:11:07     62] #Corner rcworst125 /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 125.000000 (real) 
[06/15 09:11:07     62] #Corner rcbest0 /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 0.000000 (real) 
[06/15 09:11:07     62] #METAL_1 -> Metal1 (1)
[06/15 09:11:07     62] #METAL_2 -> Metal2 (2)
[06/15 09:11:07     62] #METAL_3 -> Metal3 (3)
[06/15 09:11:07     62] #METAL_4 -> Metal4 (4)
[06/15 09:11:07     62] #METAL_5 -> Metal5 (5)
[06/15 09:11:07     62] #METAL_6 -> Metal6 (6)
[06/15 09:11:07     62] #METAL_7 -> Metal7 (7)
[06/15 09:11:07     62] #METAL_8 -> Metal8 (8)
[06/15 09:11:07     62] #METAL_9 -> Metal9 (9)
[06/15 09:11:07     62] #METAL_10 -> Metal10 (10)
[06/15 09:11:07     62] #METAL_11 -> Metal11 (11)
[06/15 09:11:07     62] # Corner(s) : 
[06/15 09:11:07     62] #rcworst125 [125.00] 
[06/15 09:11:07     62] #rcbest0 [ 0.00]
[06/15 09:11:09     63] # Corner id: 0
[06/15 09:11:09     63] # Layout Scale: 1.000000
[06/15 09:11:09     63] # Has Metal Fill model: yes
[06/15 09:11:09     63] # Temperature was set
[06/15 09:11:09     63] # Temperature : 125.000000
[06/15 09:11:09     63] # Ref. Temp   : 25.000000
[06/15 09:11:09     63] # Corner id: 1
[06/15 09:11:09     63] # Layout Scale: 1.000000
[06/15 09:11:09     63] # Has Metal Fill model: yes
[06/15 09:11:09     63] # Temperature was set
[06/15 09:11:09     63] # Temperature : 0.000000
[06/15 09:11:09     63] # Ref. Temp   : 25.000000
[06/15 09:11:09     63] #total pattern=286 [22, 792]
[06/15 09:11:09     63] #Reading previously stored rc_model file ( /home/Team14/cds_digital/ALU_Project/PnR/finalDesign.enc.dat/libs/misc/rc_model.bin ) ...
[06/15 09:11:09     63] #found CAPMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch
[06/15 09:11:09     63] #found RESMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 125.000000 
[06/15 09:11:09     63] #found RESMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 0.000000 
[06/15 09:11:09     63] #number model r/c [2,1] [22,792] read
[06/15 09:11:09     63] #0 rcmodel(s) requires rebuild
[06/15 09:11:09     63] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1078.70 (MB), peak = 1089.61 (MB)
[06/15 09:11:11     65] #Length limit = 200 pitches
[06/15 09:11:11     65] #opt mode = 2
[06/15 09:11:11     65] #
[06/15 09:11:11     65] #Connectivity extraction summary:
[06/15 09:11:11     65] #Total number of nets = 0.
[06/15 09:11:11     65] #
[06/15 09:11:11     65] #
[06/15 09:11:11     65] #Extract using 30 x 30 Hboxes
[06/15 09:11:11     65] #Extract 1 hboxes with single thread on machine with  Xeon 2.40GHz 20480KB Cache 16CPU...
[06/15 09:11:11     65] #Process 0 special clock nets for rc extraction
[06/15 09:11:11     65] #0 temporary NDR added
[06/15 09:11:11     65] #Run Statistics for Extraction:
[06/15 09:11:11     65] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[06/15 09:11:11     65] #   Increased memory =     2.64 (MB), total memory =  1052.91 (MB), peak memory =  1089.61 (MB)
[06/15 09:11:11     65] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1052.93 (MB), peak = 1089.61 (MB)
[06/15 09:11:11     65] #RC Statistics: 791 Res, 375 Ground Cap, 0 XCap (Edge to Edge)
[06/15 09:11:11     65] #RC V/H edge ratio: 0.25, Avg V/H Edge Length: 1272.21 (439), Avg L-Edge Length: 6342.21 (267)
[06/15 09:11:11     65] #Start writing rcdb into /tmp/innovus_temp_107996_CadenceServer3.localdomain_Team14_Yy3xJJ/nr107996_WF99jS.rcdb.d
[06/15 09:11:11     65] #Finish writing rcdb with 973 nodes, 800 edges, and 0 xcaps
[06/15 09:11:11     65] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1055.95 (MB), peak = 1089.61 (MB)
[06/15 09:11:11     65] Restoring parasitic data from file '/tmp/innovus_temp_107996_CadenceServer3.localdomain_Team14_Yy3xJJ/nr107996_WF99jS.rcdb.d' ...
[06/15 09:11:11     65] Opening parasitic data file '/tmp/innovus_temp_107996_CadenceServer3.localdomain_Team14_Yy3xJJ/nr107996_WF99jS.rcdb.d' for content verification.
[06/15 09:11:11     65] Reading RCDB with compressed RC data.
[06/15 09:11:11     65] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1309.344M)
[06/15 09:11:11     65] Opening parasitic data file '/tmp/innovus_temp_107996_CadenceServer3.localdomain_Team14_Yy3xJJ/nr107996_WF99jS.rcdb.d' for reading.
[06/15 09:11:11     65] Reading RCDB with compressed RC data.
[06/15 09:11:11     65] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1310.352M)
[06/15 09:11:11     65] #
[06/15 09:11:11     65] #Restore RCDB.
[06/15 09:11:11     65] #
[06/15 09:11:11     65] #Complete tQuantus RC extraction.
[06/15 09:11:11     65] #Cpu time = 00:00:08
[06/15 09:11:11     65] #Elapsed time = 00:00:08
[06/15 09:11:11     65] #Increased memory = 26.56 (MB)
[06/15 09:11:11     65] #Total memory = 1053.27 (MB)
[06/15 09:11:11     65] #Peak memory = 1089.61 (MB)
[06/15 09:11:11     65] #
[06/15 09:11:11     65] #0 inserted nodes are removed
[06/15 09:11:11     65] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[06/15 09:11:11     65] Type 'man IMPEXT-3493' for more detail.
[06/15 09:11:11     66] Start to check current routing status for nets...
[06/15 09:11:11     66] All nets are already routed correctly.
[06/15 09:11:11     66] End to check current routing status for nets (mem=1300.3M)
[06/15 09:11:11     66] Extraction called for design 'TOP' of instances=309 and nets=175 using extraction engine 'preRoute' .
[06/15 09:11:11     66] PreRoute RC Extraction called for design TOP.
[06/15 09:11:11     66] RC Extraction called in multi-corner(2) mode.
[06/15 09:11:11     66] RCMode: PreRoute
[06/15 09:11:11     66]       RC Corner Indexes            0       1   
[06/15 09:11:11     66] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/15 09:11:11     66] Resistance Scaling Factor    : 1.00000 1.00000 
[06/15 09:11:11     66] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/15 09:11:11     66] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/15 09:11:11     66] Shrink Factor                : 1.00000
[06/15 09:11:11     66] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/15 09:11:11     66] Using Quantus QRC technology file ...
[06/15 09:11:11     66] Updating RC grid for preRoute extraction ...
[06/15 09:11:11     66] Initializing multi-corner resistance tables ...
[06/15 09:11:11     66] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1300.344M)
[06/15 09:11:11     66] Effort level <high> specified for reg2reg path_group
[06/15 09:11:12     66] Starting SI iteration 1 using Infinite Timing Windows
[06/15 09:11:12     66] #################################################################################
[06/15 09:11:12     66] # Design Stage: PostRoute
[06/15 09:11:12     66] # Design Name: TOP
[06/15 09:11:12     66] # Design Mode: 45nm
[06/15 09:11:12     66] # Analysis Mode: MMMC OCV 
[06/15 09:11:12     66] # Parasitics Mode: No SPEF/RCDB
[06/15 09:11:12     66] # Signoff Settings: SI On 
[06/15 09:11:12     66] #################################################################################
[06/15 09:11:12     66] AAE_INFO: 1 threads acquired from CTE.
[06/15 09:11:12     66] Setting infinite Tws ...
[06/15 09:11:12     66] First Iteration Infinite Tw... 
[06/15 09:11:12     66] Calculate late delays in OCV mode...
[06/15 09:11:12     66] Calculate early delays in OCV mode...
[06/15 09:11:12     66] Topological Sorting (CPU = 0:00:00.0, MEM = 1337.8M, InitMEM = 1337.8M)
[06/15 09:11:12     66] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[06/15 09:11:12     66] *** Calculating scaling factor for BC libraries using the default operating condition of each library.
[06/15 09:11:12     66] Total number of fetched objects 173
[06/15 09:11:12     66] AAE_INFO-618: Total number of nets in the design is 175,  98.3 percent of the nets selected for SI analysis
[06/15 09:11:12     66] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/15 09:11:12     66] End delay calculation. (MEM=1457.45 CPU=0:00:00.0 REAL=0:00:00.0)
[06/15 09:11:12     66] Save waveform /tmp/innovus_temp_107996_CadenceServer3.localdomain_Team14_Yy3xJJ/.AAE_haDXE3/.AAE_107996/waveform.data...
[06/15 09:11:12     66] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1457.4M) ***
[06/15 09:11:12     66] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1457.4M)
[06/15 09:11:12     66] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/15 09:11:12     66] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1457.4M)
[06/15 09:11:12     66] Starting SI iteration 2
[06/15 09:11:12     66] AAE_INFO: 1 threads acquired from CTE.
[06/15 09:11:12     66] Calculate late delays in OCV mode...
[06/15 09:11:12     66] Calculate early delays in OCV mode...
[06/15 09:11:12     66] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[06/15 09:11:12     66] Glitch Analysis: View func@BC_rcbest0.hold -- Total Number of Nets Skipped = 0. 
[06/15 09:11:12     66] Glitch Analysis: View func@BC_rcbest0.hold -- Total Number of Nets Analyzed = 0. 
[06/15 09:11:12     66] Total number of fetched objects 173
[06/15 09:11:12     66] AAE_INFO-618: Total number of nets in the design is 175,  0.0 percent of the nets selected for SI analysis
[06/15 09:11:12     66] End delay calculation. (MEM=1465.49 CPU=0:00:00.0 REAL=0:00:00.0)
[06/15 09:11:12     66] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1465.5M) ***
[06/15 09:11:12     66] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:01:07 mem=1465.5M)
[06/15 09:11:12     66] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func@BC_rcbest0.hold 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.035  |   N/A   |  0.035  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

Density: 74.727%
       (100.000% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[06/15 09:11:12     66] Total CPU time: 9.27 sec
[06/15 09:11:12     66] Total Real time: 9.0 sec
[06/15 09:11:12     66] Total Memory Usage: 1371.722656 Mbytes
[06/15 09:11:12     66] Reset AAE Options
[06/15 09:12:53     75] <CMD> report_power
[06/15 09:12:53     75] 
[06/15 09:12:53     75] Power Net Detected:
[06/15 09:12:53     75]     Voltage	    Name
[06/15 09:12:53     75]     0.00V	    VSS
[06/15 09:12:53     75]     0.90V	    VDD
[06/15 09:12:53     75] Starting SI iteration 1 using Infinite Timing Windows
[06/15 09:12:53     75] #################################################################################
[06/15 09:12:53     75] # Design Stage: PostRoute
[06/15 09:12:53     75] # Design Name: TOP
[06/15 09:12:53     75] # Design Mode: 45nm
[06/15 09:12:53     75] # Analysis Mode: MMMC OCV 
[06/15 09:12:53     75] # Parasitics Mode: No SPEF/RCDB
[06/15 09:12:53     75] # Signoff Settings: SI On 
[06/15 09:12:53     75] #################################################################################
[06/15 09:12:53     75] Setting infinite Tws ...
[06/15 09:12:53     75] First Iteration Infinite Tw... 
[06/15 09:12:53     75] Calculate early delays in OCV mode...
[06/15 09:12:53     75] Calculate late delays in OCV mode...
[06/15 09:12:53     75] Topological Sorting (CPU = 0:00:00.0, MEM = 1376.3M, InitMEM = 1376.3M)
[06/15 09:12:53     75] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[06/15 09:12:53     75] *** Calculating scaling factor for WC libraries using the default operating condition of each library.
[06/15 09:12:53     75] Total number of fetched objects 173
[06/15 09:12:53     75] AAE_INFO-618: Total number of nets in the design is 175,  98.3 percent of the nets selected for SI analysis
[06/15 09:12:53     75] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/15 09:12:53     75] End delay calculation. (MEM=1460.19 CPU=0:00:00.0 REAL=0:00:00.0)
[06/15 09:12:53     75] Save waveform /tmp/innovus_temp_107996_CadenceServer3.localdomain_Team14_Yy3xJJ/.AAE_haDXE3/.AAE_107996/waveform.data...
[06/15 09:12:53     75] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1460.2M) ***
[06/15 09:12:53     75] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1460.2M)
[06/15 09:12:53     75] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/15 09:12:53     75] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1460.2M)
[06/15 09:12:53     75] Starting SI iteration 2
[06/15 09:12:53     75] Calculate early delays in OCV mode...
[06/15 09:12:53     75] Calculate late delays in OCV mode...
[06/15 09:12:53     75] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[06/15 09:12:53     75] Glitch Analysis: View func@WC_rcworst125.setup -- Total Number of Nets Skipped = 0. 
[06/15 09:12:53     75] Glitch Analysis: View func@WC_rcworst125.setup -- Total Number of Nets Analyzed = 173. 
[06/15 09:12:53     75] Total number of fetched objects 173
[06/15 09:12:53     75] AAE_INFO-618: Total number of nets in the design is 175,  0.0 percent of the nets selected for SI analysis
[06/15 09:12:53     75] End delay calculation. (MEM=1468.24 CPU=0:00:00.0 REAL=0:00:00.0)
[06/15 09:12:53     75] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1468.2M) ***
[06/15 09:12:53     75] 
[06/15 09:12:53     75] Begin Power Analysis
[06/15 09:12:53     75] 
[06/15 09:12:53     75]     0.00V	    VSS
[06/15 09:12:53     75]     0.90V	    VDD
[06/15 09:12:53     75] Begin Processing Timing Library for Power Calculation
[06/15 09:12:53     75] 
[06/15 09:12:53     75] Begin Processing Timing Library for Power Calculation
[06/15 09:12:53     75] 
[06/15 09:12:53     75] 
[06/15 09:12:53     75] 
[06/15 09:12:53     75] Begin Processing Power Net/Grid for Power Calculation
[06/15 09:12:53     75] 
[06/15 09:12:53     75] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1092.44MB/1092.44MB)
[06/15 09:12:53     75] 
[06/15 09:12:53     75] Begin Processing Timing Window Data for Power Calculation
[06/15 09:12:53     75] 
[06/15 09:12:53     75] func_clk(200MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1092.52MB/1092.52MB)
[06/15 09:12:53     75] 
[06/15 09:12:53     75] Begin Processing User Attributes
[06/15 09:12:53     75] 
[06/15 09:12:53     75] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1092.56MB/1092.56MB)
[06/15 09:12:53     75] 
[06/15 09:12:53     75] Begin Processing Signal Activity
[06/15 09:12:53     75] 
[06/15 09:12:53     75] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1092.77MB/1092.77MB)
[06/15 09:12:53     75] 
[06/15 09:12:53     75] Begin Power Computation
[06/15 09:12:53     75] 
[06/15 09:12:53     75]       ----------------------------------------------------------
[06/15 09:12:53     75]       # of cell(s) missing both power/leakage table: 0
[06/15 09:12:53     75]       # of cell(s) missing power table: 0
[06/15 09:12:53     75]       # of cell(s) missing leakage table: 0
[06/15 09:12:53     75]       # of MSMV cell(s) missing power_level: 0
[06/15 09:12:53     75]       ----------------------------------------------------------
[06/15 09:12:53     75] 
[06/15 09:12:53     75] 
[06/15 09:12:53     75] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1093.50MB/1093.50MB)
[06/15 09:12:53     75] 
[06/15 09:12:53     75] Begin Processing User Attributes
[06/15 09:12:53     75] 
[06/15 09:12:53     75] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1093.54MB/1093.54MB)
[06/15 09:12:53     75] 
[06/15 09:12:53     75] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1093.55MB/1093.55MB)
[06/15 09:12:53     75] 
[06/15 09:14:34     83] <CMD> report_area
[06/15 09:14:41     84] <CMD> report_area
[06/15 09:23:35    128] <CMD> saveNetlist TOP.lvs_netlist.vg -flat -includePowerGround -phys -excludeLeafCell
[06/15 09:23:35    128] Writing Netlist "TOP.lvs_netlist.vg" ...
[06/15 09:23:35    128] Pwr name (VDD).
[06/15 09:23:35    128] Gnd name (VSS).
[06/15 09:23:35    128] 1 Pwr names and 1 Gnd names.
[06/15 09:23:35    128] Creating all pg connections for top cell (TOP).
[06/15 09:23:35    128] <CMD> streamOut TOP.merged.gds -mapFile /home/cad/VLSI2Lab/Digital/PnR/editted.map -mode ALL -units 2000 -merge /home/cad/VLSI2Lab/Digital/library/gsclib045.gds -dieAreaAsBoundary -stripes 1 -structureName TOP -libName DesignLib
[06/15 09:23:35    128] Finding the highest version number among the merge files
[06/15 09:23:35    128] Merge file: /home/cad/VLSI2Lab/Digital/library/gsclib045.gds has version number: 5
[06/15 09:23:35    128] 
[06/15 09:23:35    128] Parse map file...
[06/15 09:23:35    128] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (Cont Metal1) of a VIA object is(are) specified in map file '/home/cad/VLSI2Lab/Digital/PnR/editted.map'. A VIA object needs 3 layers (Poly Cont Metal1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): Poly or remove VIA construct(s) from the map file for the following layer(s): Cont Metal1.
[06/15 09:23:35    128] Type 'man IMPOGDS-399' for more detail.
[06/15 09:23:35    128] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (Cont Metal1) of a VIAFILL object is(are) specified in map file '/home/cad/VLSI2Lab/Digital/PnR/editted.map'. A VIAFILL object needs 3 layers (Poly Cont Metal1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): Poly or remove VIAFILL construct(s) from the map file for the following layer(s): Cont Metal1.
[06/15 09:23:35    128] Type 'man IMPOGDS-399' for more detail.
[06/15 09:23:35    128] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (Cont Metal1) of a VIAFILLOPC object is(are) specified in map file '/home/cad/VLSI2Lab/Digital/PnR/editted.map'. A VIAFILLOPC object needs 3 layers (Poly Cont Metal1) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): Poly or remove VIAFILLOPC construct(s) from the map file for the following layer(s): Cont Metal1.
[06/15 09:23:35    128] Type 'man IMPOGDS-399' for more detail.
[06/15 09:23:35    128] **WARN: (IMPOGDS-399):	 Only 1 layer(s) (Metal4) of a VIA object is(are) specified in map file '/home/cad/VLSI2Lab/Digital/PnR/editted.map'. A VIA object needs 3 layers (Metal4 Via4 Metal5) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): Via4 Metal5 or remove VIA construct(s) from the map file for the following layer(s): Metal4.
[06/15 09:23:35    128] Type 'man IMPOGDS-399' for more detail.
[06/15 09:23:35    128] **WARN: (IMPOGDS-399):	 Only 1 layer(s) (Metal4) of a VIAFILL object is(are) specified in map file '/home/cad/VLSI2Lab/Digital/PnR/editted.map'. A VIAFILL object needs 3 layers (Metal4 Via4 Metal5) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): Via4 Metal5 or remove VIAFILL construct(s) from the map file for the following layer(s): Metal4.
[06/15 09:23:35    128] Type 'man IMPOGDS-399' for more detail.
[06/15 09:23:35    128] **WARN: (IMPOGDS-399):	 Only 1 layer(s) (Metal4) of a VIAFILLOPC object is(are) specified in map file '/home/cad/VLSI2Lab/Digital/PnR/editted.map'. A VIAFILLOPC object needs 3 layers (Metal4 Via4 Metal5) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): Via4 Metal5 or remove VIAFILLOPC construct(s) from the map file for the following layer(s): Metal4.
[06/15 09:23:35    128] Type 'man IMPOGDS-399' for more detail.
[06/15 09:23:35    128] Writing GDSII file ...
[06/15 09:23:35    128] 	****** db unit per micron = 2000 ******
[06/15 09:23:35    128] 	****** output gds2 file unit per micron = 2000 ******
[06/15 09:23:35    128] 	****** unit scaling factor = 1 ******
[06/15 09:23:35    128] Output for instance
[06/15 09:23:35    128] Output for bump
[06/15 09:23:35    128] Output for physical terminals
[06/15 09:23:35    128] Output for logical terminals
[06/15 09:23:35    128] Output for regular nets
[06/15 09:23:35    128] Output for special nets and metal fills
[06/15 09:23:35    128] Output for via structure generation
[06/15 09:23:35    128] Statistics for GDS generated (version 5)
[06/15 09:23:35    128] ----------------------------------------
[06/15 09:23:35    128] Stream Out Layer Mapping Information:
[06/15 09:23:35    128] GDS Layer Number          GDS Layer Name
[06/15 09:23:35    128] ----------------------------------------
[06/15 09:23:35    128]     233                             COMP
[06/15 09:23:35    128]     234                          DIEAREA
[06/15 09:23:35    128]     6                               Cont
[06/15 09:23:35    128]     7                             Metal1
[06/15 09:23:35    128]     8                               Via1
[06/15 09:23:35    128]     9                             Metal2
[06/15 09:23:35    128]     10                              Via2
[06/15 09:23:35    128]     11                            Metal3
[06/15 09:23:35    128]     30                              Via3
[06/15 09:23:35    128]     31                            Metal4
[06/15 09:23:35    128]     7                             Metal1
[06/15 09:23:35    128]     9                             Metal2
[06/15 09:23:35    128]     11                            Metal3
[06/15 09:23:35    128]     31                            Metal4
[06/15 09:23:35    128] 
[06/15 09:23:35    128] 
[06/15 09:23:35    128] Stream Out Information Processed for GDS version 5:
[06/15 09:23:35    128] Units: 2000 DBU
[06/15 09:23:35    128] 
[06/15 09:23:35    128] Object                             Count
[06/15 09:23:35    128] ----------------------------------------
[06/15 09:23:35    128] Instances                            309
[06/15 09:23:35    128] 
[06/15 09:23:35    128] Ports/Pins                            19
[06/15 09:23:35    128]     metal layer Metal3                13
[06/15 09:23:35    128]     metal layer Metal4                 6
[06/15 09:23:35    128] 
[06/15 09:23:35    128] Nets                                1439
[06/15 09:23:35    128]     metal layer Metal1                47
[06/15 09:23:35    128]     metal layer Metal2               801
[06/15 09:23:35    128]     metal layer Metal3               497
[06/15 09:23:35    128]     metal layer Metal4                94
[06/15 09:23:35    128] 
[06/15 09:23:35    128]     Via Instances                   1225
[06/15 09:23:35    128] 
[06/15 09:23:35    128] Special Nets                          35
[06/15 09:23:35    128]     metal layer Metal1                35
[06/15 09:23:35    128] 
[06/15 09:23:35    128]     Via Instances                    686
[06/15 09:23:35    128] 
[06/15 09:23:35    128] Metal Fills                            0
[06/15 09:23:35    128] 
[06/15 09:23:35    128]     Via Instances                      0
[06/15 09:23:35    128] 
[06/15 09:23:35    128] Metal FillOPCs                         0
[06/15 09:23:35    128] 
[06/15 09:23:35    128]     Via Instances                      0
[06/15 09:23:35    128] 
[06/15 09:23:35    128] Text                                 192
[06/15 09:23:35    128]     metal layer Metal1                12
[06/15 09:23:35    128]     metal layer Metal2               115
[06/15 09:23:35    128]     metal layer Metal3                55
[06/15 09:23:35    128]     metal layer Metal4                10
[06/15 09:23:35    128] 
[06/15 09:23:35    128] 
[06/15 09:23:35    128] Blockages                              0
[06/15 09:23:35    128] 
[06/15 09:23:35    128] 
[06/15 09:23:35    128] Custom Text                            0
[06/15 09:23:35    128] 
[06/15 09:23:35    128] 
[06/15 09:23:35    128] Custom Box                             0
[06/15 09:23:35    128] 
[06/15 09:23:35    128] Trim Metal                             0
[06/15 09:23:35    128] 
[06/15 09:23:35    128] Merging with GDS libraries
[06/15 09:23:35    128] Scanning GDS file /home/cad/VLSI2Lab/Digital/library/gsclib045.gds to register cell name ......
[06/15 09:23:35    128] Merging GDS file /home/cad/VLSI2Lab/Digital/library/gsclib045.gds ......
[06/15 09:23:35    128] 	****** Merge file: /home/cad/VLSI2Lab/Digital/library/gsclib045.gds has version number: 5.
[06/15 09:23:35    128] 	****** Merge file: /home/cad/VLSI2Lab/Digital/library/gsclib045.gds has units: 2000 per micron.
[06/15 09:23:35    128] 	****** unit scaling factor = 1 ******
[06/15 09:23:35    128] **WARN: (IMPOGDS-1176):	There are 10 empty cells. Check innovus.log# for the details.
[06/15 09:23:35    128]   It is probably because your mapping file does not contain corresponding rules.
[06/15 09:23:35    128]   Use default mapping file(without option -mapFile) to output all information of a cell.
[06/15 09:23:35    128] ######Streamout is finished!
[06/15 09:33:16    177] invalid command name "verifyDRV"
[06/15 09:33:26    178] invalid command name "-help"
[06/15 09:33:31    178] <CMD> help *drv*
[06/15 09:33:31    178] Multiple matches found:
[06/15 09:33:31    178]       analyze_paths_by_drv
[06/15 09:33:31    178]       timing_disable_drv_reports_on_constant_nets
[06/15 09:33:31    178]       timing_extract_model_consider_design_level_drv
[06/15 09:33:31    178]       timing_library_use_table_limit_for_drv
[06/15 09:33:31    178]       timing_library_use_trilib_drv_values
[06/15 09:33:31    178]       timing_report_constraint_enable_extended_drv_format
[06/15 09:33:31    178]       timing_report_enable_max_capacitance_drv_for_constants
[06/15 09:33:31    178] 
[06/15 09:33:44    179] <CMD> help *drv violations*
[06/15 09:33:44    179] 
[06/15 09:33:44    179] Usage: help [-help] [-k | -cmd | -var ] [<pattern>]
[06/15 09:33:44    179] 
[06/15 09:33:44    179] **ERROR: (IMPTCM-48):	"violations*" is not a legal option for command "help". Either the current option or an option prior to it is not specified correctly.
[06/15 09:33:44    179]   
[06/15 09:34:09    181] <CMD> analyze_paths_by_drv
[06/15 09:34:09    181] **ERROR: (IMPTCM-46):	Argument "{[-generate_cap_file | -load_cap_file] [-generate_tran_file | -load_tran_file] [-generate_fanout_file | -load_fanout_file]}" is required for command "analyze_paths_by_drv", either this option is not specified or an option prior to it is not specified correctly.
[06/15 09:34:09    181]   
[06/15 09:44:57    232] <CMD> selectWire 0.4500 24.1900 25.5500 24.9900 9 VSS
[06/15 09:46:09    232] <CMD> deselectAll
[06/15 09:46:09    232] <CMD> selectWire 0.4500 0.4700 1.2500 24.9900 8 VSS
[06/15 09:46:15    232] **ERROR: (IMPQTF-4003):	Form 'attrInQt' does not exist.
[06/15 09:47:47    238] <CMD> deselectAll
[06/15 09:47:47    238] <CMD> selectWire 0.4500 0.4700 1.2500 24.9900 8 VSS
[06/15 11:30:21    755] <CMD> deselectAll
[06/15 11:30:21    755] <CMD> fit
[06/15 11:32:09    763] <CMD> setLayerPreference net -isVisible 0
[06/15 11:32:09    763] <CMD> setLayerPreference power -isVisible 0
[06/15 11:32:09    763] <CMD> setLayerPreference pgPower -isVisible 0
[06/15 11:32:09    763] <CMD> setLayerPreference pgGround -isVisible 0
[06/15 11:32:09    763] <CMD> setLayerPreference shield -isVisible 0
[06/15 11:32:09    763] <CMD> setLayerPreference unknowState -isVisible 0
[06/15 11:32:09    763] <CMD> setLayerPreference metalFill -isVisible 0
[06/15 11:32:09    763] <CMD> setLayerPreference clock -isVisible 0
[06/15 11:32:09    763] <CMD> setLayerPreference whatIfShape -isVisible 0
[06/15 11:36:49    773] <CMD> setDrawView fplan
[06/15 11:37:38    773] <CMD> fit
[06/15 11:37:45    773] <CMD> setDrawView place
[06/15 11:38:26    773] <CMD> setLayerPreference pinblock -isVisible 1
[06/15 11:38:26    773] <CMD> setLayerPreference pinstdCell -isVisible 1
[06/15 11:38:26    773] <CMD> setLayerPreference pinio -isVisible 1
[06/15 11:38:26    773] <CMD> setLayerPreference piniopin -isVisible 1
[06/15 11:38:26    773] <CMD> setLayerPreference pinother -isVisible 1
[06/15 11:38:26    773] <CMD> setLayerPreference obsblock -isVisible 1
[06/15 11:38:26    773] <CMD> setLayerPreference obsstdCell -isVisible 1
[06/15 11:38:26    773] <CMD> setLayerPreference obsio -isVisible 1
[06/15 11:38:26    773] <CMD> setLayerPreference obsother -isVisible 1
[06/15 11:38:26    773] <CMD> setLayerPreference layoutObj -isVisible 1
[06/15 11:38:26    773] <CMD> setLayerPreference net -isVisible 1
[06/15 11:38:26    773] <CMD> setLayerPreference power -isVisible 1
[06/15 11:38:26    773] <CMD> setLayerPreference pgPower -isVisible 1
[06/15 11:38:26    773] <CMD> setLayerPreference pgGround -isVisible 1
[06/15 11:38:26    773] <CMD> setLayerPreference shield -isVisible 1
[06/15 11:38:26    773] <CMD> setLayerPreference unknowState -isVisible 1
[06/15 11:38:26    773] <CMD> setLayerPreference metalFill -isVisible 1
[06/15 11:38:26    773] <CMD> setLayerPreference clock -isVisible 1
[06/15 11:38:26    773] <CMD> setLayerPreference whatIfShape -isVisible 1
[06/15 11:41:43    782] <CMD> fit
[06/15 11:42:04    784] <CMD> fit
[06/15 11:43:58    793] <CMD> setLayerPreference net -isVisible 0
[06/15 11:43:58    793] <CMD> setLayerPreference power -isVisible 0
[06/15 11:43:58    793] <CMD> setLayerPreference pgPower -isVisible 0
[06/15 11:43:58    793] <CMD> setLayerPreference pgGround -isVisible 0
[06/15 11:43:58    793] <CMD> setLayerPreference shield -isVisible 0
[06/15 11:43:58    793] <CMD> setLayerPreference unknowState -isVisible 0
[06/15 11:43:58    793] <CMD> setLayerPreference metalFill -isVisible 0
[06/15 11:43:58    793] <CMD> setLayerPreference clock -isVisible 0
[06/15 11:43:58    793] <CMD> setLayerPreference whatIfShape -isVisible 0
[06/15 11:44:49    793] <CMD> setLayerPreference net -isVisible 1
[06/15 11:44:49    793] <CMD> setLayerPreference power -isVisible 1
[06/15 11:44:49    793] <CMD> setLayerPreference pgPower -isVisible 1
[06/15 11:44:49    793] <CMD> setLayerPreference pgGround -isVisible 1
[06/15 11:44:49    793] <CMD> setLayerPreference shield -isVisible 1
[06/15 11:44:49    793] <CMD> setLayerPreference unknowState -isVisible 1
[06/15 11:44:49    793] <CMD> setLayerPreference metalFill -isVisible 1
[06/15 11:44:49    793] <CMD> setLayerPreference clock -isVisible 1
[06/15 11:44:49    793] <CMD> setLayerPreference whatIfShape -isVisible 1
[06/15 11:46:28    800] <CMD> fit
[06/15 11:50:02    816] <CMD> fit
