$comment
	File created using the following command:
		vcd file MI-CircuitosDigitais-Problema-2.msim.vcd -direction
$end
$date
	Sat Sep 30 03:35:47 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module pbl_vlg_vec_tst $end
$var reg 1 ! button_confirmation $end
$var reg 1 " clk $end
$var reg 2 # hh1 [1:0] $end
$var reg 6 $ hh2 [5:0] $end
$var wire 1 % m_col [7] $end
$var wire 1 & m_col [6] $end
$var wire 1 ' m_col [5] $end
$var wire 1 ( m_col [4] $end
$var wire 1 ) m_col [3] $end
$var wire 1 * m_col [2] $end
$var wire 1 + m_col [1] $end
$var wire 1 , m_col [0] $end
$var wire 1 - m_line [6] $end
$var wire 1 . m_line [5] $end
$var wire 1 / m_line [4] $end
$var wire 1 0 m_line [3] $end
$var wire 1 1 m_line [2] $end
$var wire 1 2 m_line [1] $end
$var wire 1 3 m_line [0] $end
$var wire 1 4 out_7seg [7] $end
$var wire 1 5 out_7seg [6] $end
$var wire 1 6 out_7seg [5] $end
$var wire 1 7 out_7seg [4] $end
$var wire 1 8 out_7seg [3] $end
$var wire 1 9 out_7seg [2] $end
$var wire 1 : out_7seg [1] $end
$var wire 1 ; out_7seg [0] $end
$var wire 1 < out_7seg_ac [3] $end
$var wire 1 = out_7seg_ac [2] $end
$var wire 1 > out_7seg_ac [1] $end
$var wire 1 ? out_7seg_ac [0] $end

$scope module i1 $end
$var wire 1 @ gnd $end
$var wire 1 A vcc $end
$var wire 1 B unknown $end
$var tri1 1 C devclrn $end
$var tri1 1 D devpor $end
$var tri1 1 E devoe $end
$var wire 1 F clk~combout $end
$var wire 1 G div_1|ff_1|q~regout $end
$var wire 1 H div_1|ff_2|q~regout $end
$var wire 1 I div_1|ff_3|q~regout $end
$var wire 1 J div_1|ff_4|q~regout $end
$var wire 1 K div_1|ff_5|q~regout $end
$var wire 1 L div_1|ff_6|q~regout $end
$var wire 1 M div_1|ff_7|q~regout $end
$var wire 1 N div_1|ff_8|q~regout $end
$var wire 1 O div_1|ff_9|q~regout $end
$var wire 1 P div_1|ff_10|q~regout $end
$var wire 1 Q div_1|ff_11|q~regout $end
$var wire 1 R div_1|ff_12|q~regout $end
$var wire 1 S div_1|ff_13|q~regout $end
$var wire 1 T div_1|ff_14|q~regout $end
$var wire 1 U div_1|ff_15|q~regout $end
$var wire 1 V div_1|ff_16|q~regout $end
$var wire 1 W div_1|ff_17|q~regout $end
$var wire 1 X div_1|ff_18|q~regout $end
$var wire 1 Y div_1|ff_19|q~regout $end
$var wire 1 Z div_1|ff_20|q~regout $end
$var wire 1 [ count_2_bits_1|ff_2|q~regout $end
$var wire 1 \ count_2_bits_1|ff_1|q~regout $end
$var wire 1 ] mux_3|gate_5|WideOr0~1_combout $end
$var wire 1 ^ mux_3|gate_5|WideOr0~0_combout $end
$var wire 1 _ mux_3|gate_5|WideOr0~2_combout $end
$var wire 1 ` mux_1|gate_5|WideOr0~0_combout $end
$var wire 1 a mux_4|gate_5|WideOr0~0_combout $end
$var wire 1 b mux_4|gate_5|WideOr0~1_combout $end
$var wire 1 c mux_2|gate_5|WideOr0~0_combout $end
$var wire 1 d mux_2|gate_5|WideOr0~1_combout $end
$var wire 1 e decodificador_bcd_ex_1|gate_34|WideOr0~0_combout $end
$var wire 1 f decodificador_bcd_ex_1|gate_29|WideOr0~0_combout $end
$var wire 1 g decodificador_bcd_ex_1|gate_24|WideOr0~0_combout $end
$var wire 1 h decodificador_bcd_ex_1|gate_24|WideOr0~1_combout $end
$var wire 1 i decodificador_bcd_ex_1|gate_24|WideOr0~2_combout $end
$var wire 1 j decodificador_bcd_ex_1|gate_19|WideOr0~0_combout $end
$var wire 1 k decodificador_bcd_ex_1|gate_13|WideOr0~0_combout $end
$var wire 1 l decodificador_bcd_ex_1|gate_8|WideOr0~0_combout $end
$var wire 1 m decodificador_bcd_ex_1|gate_4|WideOr0~0_combout $end
$var wire 1 n demux_button_confirmation|gate_3|WideAnd0~0_combout $end
$var wire 1 o count_3_bits_1|ff_3|q~regout $end
$var wire 1 p count_3_bits_1|ff_1|q~regout $end
$var wire 1 q count_3_bits_1|ff_2|q~regout $end
$var wire 1 r mux_8|gate_1|WideAnd0~0_combout $end
$var wire 1 s mux_8|gate_1|WideAnd0~1_combout $end
$var wire 1 t mux_8|gate_1|WideAnd0~2_combout $end
$var wire 1 u mux_8|gate_1|WideAnd0~3_combout $end
$var wire 1 v mux_8|gate_1|WideAnd0~4_combout $end
$var wire 1 w mux_8|gate_1|WideAnd0~5_combout $end
$var wire 1 x mux_8|gate_1|WideAnd0~6_combout $end
$var wire 1 y mux_8|gate_1|WideAnd0~7_combout $end
$var wire 1 z button_confirmation~combout $end
$var wire 1 { demux_button_confirmation|gate_2|WideAnd0~combout $end
$var wire 1 | demux_button_confirmation|gate_4|WideAnd0~combout $end
$var wire 1 } reg_matriz_po_1|ff_33|q~regout $end
$var wire 1 ~ reg_matriz_po_1|ff_11|q~0_combout $end
$var wire 1 !! reg_matriz_po_1|ff_10|q~regout $end
$var wire 1 "! mux_37|gate_5|WideOr0~4_combout $end
$var wire 1 #! mux_37|gate_5|WideOr0~5_combout $end
$var wire 1 $! mux_37|gate_5|WideOr0~6_combout $end
$var wire 1 %! mod_sel_demux_1_4_1|gate_10|S~combout $end
$var wire 1 &! mod_sel_demux_1_4_1|gate_7|WideOr0~0_combout $end
$var wire 1 '! mod_sel_demux_1_16_1|gate_26|S~1_combout $end
$var wire 1 (! mod_sel_demux_1_16_1|gate_26|S~2_combout $end
$var wire 1 )! mod_sel_demux_1_16_1|gate_26|S~0_combout $end
$var wire 1 *! mod_sel_demux_1_16_1|gate_15|S~0_combout $end
$var wire 1 +! mod_sel_demux_1_16_1|gate_15|S~1_combout $end
$var wire 1 ,! demux_20|gate_2|WideAnd0~0_combout $end
$var wire 1 -! demux_20|gate_3|WideAnd0~combout $end
$var wire 1 .! reg_matriz_at_1|ff_34|q~regout $end
$var wire 1 /! demux_20|gate_2|WideAnd0~combout $end
$var wire 1 0! reg_matriz_at_1|ff_33|q~regout $end
$var wire 1 1! mux_37|gate_5|WideOr0~1_combout $end
$var wire 1 2! demux_20|gate_4|WideAnd0~combout $end
$var wire 1 3! reg_matriz_at_1|ff_35|q~regout $end
$var wire 1 4! mux_37|gate_5|WideOr0~2_combout $end
$var wire 1 5! reg_matriz_po_1|ff_31|q~regout $end
$var wire 1 6! mux_37|gate_5|WideOr0~0_combout $end
$var wire 1 7! mux_37|gate_5|WideOr0~3_combout $end
$var wire 1 8! mux_37|gate_5|WideOr0~7_combout $end
$var wire 1 9! reg_matriz_po_1|ff_26|q~regout $end
$var wire 1 :! reg_matriz_po_1|ff_1|q~0_combout $end
$var wire 1 ;! reg_matriz_po_1|ff_15|q~regout $end
$var wire 1 <! mux_36|gate_5|WideOr0~0_combout $end
$var wire 1 =! reg_matriz_po_1|ff_30|q~regout $end
$var wire 1 >! mux_36|gate_5|WideOr0~1_combout $end
$var wire 1 ?! mux_36|gate_5|WideOr0~2_combout $end
$var wire 1 @! reg_matriz_po_1|ff_19|q~regout $end
$var wire 1 A! mux_35|gate_5|WideOr0~1_combout $end
$var wire 1 B! mux_35|gate_5|WideOr0~0 $end
$var wire 1 C! mux_35|gate_5|WideOr0~2_combout $end
$var wire 1 D! demux_16|gate_1|WideAnd0~3_combout $end
$var wire 1 E! demux_16|gate_3|WideAnd0~combout $end
$var wire 1 F! reg_matriz_at_1|ff_19|q~regout $end
$var wire 1 G! demux_16|gate_2|WideAnd0~combout $end
$var wire 1 H! reg_matriz_at_1|ff_18|q~regout $end
$var wire 1 I! mux_34|gate_5|WideOr0~0_combout $end
$var wire 1 J! demux_16|gate_1|WideAnd0~combout $end
$var wire 1 K! reg_matriz_at_1|ff_17|q~regout $end
$var wire 1 L! demux_16|gate_4|WideAnd0~combout $end
$var wire 1 M! reg_matriz_at_1|ff_20|q~regout $end
$var wire 1 N! mux_34|gate_5|WideOr0~1_combout $end
$var wire 1 O! mux_34|gate_5|WideOr0~2_combout $end
$var wire 1 P! mux_34|gate_5|WideOr0~3_combout $end
$var wire 1 Q! mux_34|gate_5|WideOr0~4 $end
$var wire 1 R! mux_34|gate_5|WideOr0~5_combout $end
$var wire 1 S! reg_matriz_po_1|ff_11|q~regout $end
$var wire 1 T! mux_33|gate_5|WideOr0~3_combout $end
$var wire 1 U! reg_matriz_po_1|ff_14|q~regout $end
$var wire 1 V! mux_33|gate_5|WideOr0~2_combout $end
$var wire 1 W! mux_33|gate_5|WideOr0~4_combout $end
$var wire 1 X! demux_14|gate_3|WideAnd0~combout $end
$var wire 1 Y! reg_matriz_at_1|ff_11|q~regout $end
$var wire 1 Z! demux_14|gate_4|WideAnd0~combout $end
$var wire 1 [! reg_matriz_at_1|ff_12|q~regout $end
$var wire 1 \! mux_33|gate_5|WideOr0~0_combout $end
$var wire 1 ]! mux_33|gate_5|WideOr0~1_combout $end
$var wire 1 ^! mux_33|gate_5|WideOr0~5_combout $end
$var wire 1 _! mux_33|gate_5|WideOr0~6_combout $end
$var wire 1 `! mux_32|gate_5|WideOr0~3_combout $end
$var wire 1 a! demux_14|gate_1|WideAnd0~combout $end
$var wire 1 b! reg_matriz_at_1|ff_9|q~regout $end
$var wire 1 c! demux_14|gate_2|WideAnd0~combout $end
$var wire 1 d! reg_matriz_at_1|ff_10|q~regout $end
$var wire 1 e! mux_32|gate_5|WideOr0~1_combout $end
$var wire 1 f! mux_32|gate_5|WideOr0~0_combout $end
$var wire 1 g! mux_32|gate_5|WideOr0~2_combout $end
$var wire 1 h! mux_32|gate_5|WideOr0~4_combout $end
$var wire 1 i! mux_31|gate_5|WideOr0~1_combout $end
$var wire 1 j! reg_matriz_po_1|ff_1|q~regout $end
$var wire 1 k! mux_31|gate_5|WideOr0~2_combout $end
$var wire 1 l! demux_12|gate_2|WideAnd0~combout $end
$var wire 1 m! reg_matriz_at_1|ff_2|q~regout $end
$var wire 1 n! demux_12|gate_1|WideAnd0~combout $end
$var wire 1 o! reg_matriz_at_1|ff_1|q~regout $end
$var wire 1 p! mux_31|gate_5|WideOr0~4_combout $end
$var wire 1 q! demux_12|gate_3|WideAnd0~combout $end
$var wire 1 r! reg_matriz_at_1|ff_3|q~regout $end
$var wire 1 s! demux_12|gate_4|WideAnd0~combout $end
$var wire 1 t! reg_matriz_at_1|ff_4|q~regout $end
$var wire 1 u! mux_31|gate_5|WideOr0~3_combout $end
$var wire 1 v! mux_31|gate_5|WideOr0~5_combout $end
$var wire 1 w! mux_31|gate_5|WideOr0~0_combout $end
$var wire 1 x! mux_31|gate_5|WideOr0~6_combout $end
$var wire 1 y! hh2~combout [5] $end
$var wire 1 z! hh2~combout [4] $end
$var wire 1 {! hh2~combout [3] $end
$var wire 1 |! hh2~combout [2] $end
$var wire 1 }! hh2~combout [1] $end
$var wire 1 ~! hh2~combout [0] $end
$var wire 1 !" hh1~combout [1] $end
$var wire 1 "" hh1~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
b10 #
b0 $
0,
0+
0*
0)
0(
0'
0&
1%
13
12
11
10
1/
1.
1-
1;
0:
09
08
17
06
05
04
1?
0>
0=
0<
0@
1A
xB
1C
1D
1E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
1^
1_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
1j
0k
0l
0m
1n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
1y
1z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
1(!
1)!
0*!
0+!
0,!
1-!
0.!
1/!
00!
01!
12!
03!
14!
05!
16!
17!
18!
09!
1:!
0;!
1<!
0=!
0>!
1?!
0@!
1A!
0B!
1C!
0D!
1E!
0F!
1G!
0H!
0I!
1J!
0K!
1L!
0M!
0N!
1O!
1P!
1Q!
1R!
0S!
1T!
0U!
1V!
0W!
1X!
0Y!
1Z!
0[!
1\!
1]!
1^!
1_!
1`!
1a!
0b!
1c!
0d!
1e!
0f!
1g!
1h!
1i!
0j!
1k!
1l!
0m!
1n!
0o!
1p!
1q!
0r!
1s!
0t!
0u!
1v!
0w!
1x!
0~!
0}!
0|!
0{!
0z!
0y!
0""
1!"
$end
#10000
0!
1"
0z
1F
1,!
#20000
1!
0"
1z
0F
0,!
1G
#30000
0!
1"
0z
1F
1,!
#40000
0"
0F
0G
1p
1H
0P!
1I!
11!
1$!
0y
1x
0%
1&
#50000
1"
1F
#60000
0"
0F
1G
#70000
1"
1F
#80000
b0 #
0"
0!"
0F
0n
1d
0_
1m
0j
1f
1=
1>
14
07
19
0G
1q
0p
0H
1u!
0p!
1W!
1P!
1N!
0I!
06!
0x
1w
0&
1'
1I
#90000
1"
1F
#100000
0"
0F
1G
#110000
1"
1F
#120000
0"
0F
0G
1p
1H
0`!
0P!
1B!
0A!
0w
1v
0'
1(
#130000
1"
1F
#140000
0"
0F
1G
#150000
1"
1F
#160000
0"
0F
0G
0q
0p
1o
0H
1w!
0u!
1p!
0k!
0W!
0Q!
1P!
0N!
1A!
0<!
01!
0$!
0v
1u
0T!
1>!
0(
1)
0I
1J
#170000
1"
1F
#180000
0"
0F
1G
#190000
1"
1F
#200000
0"
0F
0G
0o
1H
0w!
1k!
1`!
1T!
1Q!
0B!
0>!
1<!
16!
1y
0u
1%
0)
#210000
1"
1F
#220000
0"
0F
1G
#230000
1"
1F
#240000
0"
0F
0G
1p
0H
0P!
1I!
11!
1$!
0y
1x
0%
1&
1I
#250000
1"
1F
#260000
0"
0F
1G
#270000
1"
1F
#280000
0"
0F
0G
1q
0p
1H
1u!
0p!
1W!
1P!
1N!
0I!
06!
0x
1w
0&
1'
#290000
1"
1F
#300000
0"
0F
1G
#310000
1"
1F
#320000
0"
0F
0G
1p
0H
0`!
0P!
1B!
0A!
0w
1v
0'
1(
0I
0J
1K
#330000
1"
1F
#340000
0"
0F
1G
#350000
1"
1F
#360000
0"
0F
0G
0q
0p
1o
1H
1w!
0u!
1p!
0k!
0W!
0Q!
1P!
0N!
1A!
0<!
01!
0$!
0v
1u
0T!
1>!
0(
1)
#370000
1"
1F
#380000
0"
0F
1G
#390000
1"
1F
#400000
0"
0F
0G
0o
0H
0w!
1k!
1`!
1T!
1Q!
0B!
0>!
1<!
16!
1y
0u
1%
0)
1I
#410000
1"
1F
#420000
0"
0F
1G
#430000
1"
1F
#440000
0"
0F
0G
1p
1H
0P!
1I!
11!
1$!
0y
1x
0%
1&
#450000
1"
1F
#460000
0"
0F
1G
#470000
1"
1F
#480000
0"
0F
0G
1q
0p
0H
1u!
0p!
1W!
1P!
1N!
0I!
06!
0x
1w
0&
1'
0I
1J
#490000
1"
1F
#500000
0"
0F
1G
#510000
1"
1F
#520000
0"
0F
0G
1p
1H
0`!
0P!
1B!
0A!
0w
1v
0'
1(
#530000
1"
1F
#540000
0"
0F
1G
#550000
1"
1F
#560000
0"
0F
0G
0q
0p
1o
0H
1w!
0u!
1p!
0k!
0W!
0Q!
1P!
0N!
1A!
0<!
01!
0$!
0v
1u
0T!
1>!
0(
1)
1I
#570000
1"
1F
#580000
0"
0F
1G
#590000
1"
1F
#600000
0"
0F
0G
0o
1H
0w!
1k!
1`!
1T!
1Q!
0B!
0>!
1<!
16!
1y
0u
1%
0)
#610000
1"
1F
#620000
0"
0F
1G
#630000
1"
1F
#640000
0"
0F
0G
1p
0H
0P!
1I!
11!
1$!
0y
1x
0%
1&
0I
0J
0K
1L
#650000
1"
1F
#660000
0"
0F
1G
#670000
1"
1F
#680000
0"
0F
0G
1q
0p
1H
1u!
0p!
1W!
1P!
1N!
0I!
06!
0x
1w
0&
1'
#690000
1"
1F
#700000
0"
0F
1G
#710000
1"
1F
#720000
0"
0F
0G
1p
0H
0`!
0P!
1B!
0A!
0w
1v
0'
1(
1I
#730000
1"
1F
#740000
0"
0F
1G
#750000
1"
1F
#760000
0"
0F
0G
0q
0p
1o
1H
1w!
0u!
1p!
0k!
0W!
0Q!
1P!
0N!
1A!
0<!
01!
0$!
0v
1u
0T!
1>!
0(
1)
#770000
1"
1F
#780000
0"
0F
1G
#790000
1"
1F
#800000
0"
0F
0G
0o
0H
0w!
1k!
1`!
1T!
1Q!
0B!
0>!
1<!
16!
1y
0u
1%
0)
0I
1J
#810000
1"
1F
#820000
0"
0F
1G
#830000
1"
1F
#840000
0"
0F
0G
1p
1H
0P!
1I!
11!
1$!
0y
1x
0%
1&
#850000
1"
1F
#860000
0"
0F
1G
#870000
1"
1F
#880000
0"
0F
0G
1q
0p
0H
1u!
0p!
1W!
1P!
1N!
0I!
06!
0x
1w
0&
1'
1I
#890000
1"
1F
#900000
0"
0F
1G
#910000
1"
1F
#920000
0"
0F
0G
1p
1H
0`!
0P!
1B!
0A!
0w
1v
0'
1(
#930000
1"
1F
#940000
0"
0F
1G
#950000
1"
1F
#960000
0"
0F
0G
0q
0p
1o
0H
1w!
0u!
1p!
0k!
0W!
0Q!
1P!
0N!
1A!
0<!
01!
0$!
0v
1u
0T!
1>!
0(
1)
0I
0J
1K
#970000
1"
1F
#980000
0"
0F
1G
#990000
1"
1F
#1000000
