
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10652 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 350.430 ; gain = 98.727
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/ALE/Nueva carpeta/top_basys3.v:3]
INFO: [Synth 8-6157] synthesizing module 'top_data_alu' [C:/Users/ALE/Nueva carpeta/alu_basys3.v:3]
INFO: [Synth 8-6157] synthesizing module 'data' [C:/Users/ALE/Nueva carpeta/alu_basys3.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ALE/Nueva carpeta/alu_basys3.v:76]
INFO: [Synth 8-6155] done synthesizing module 'data' (1#1) [C:/Users/ALE/Nueva carpeta/alu_basys3.v:37]
INFO: [Synth 8-6157] synthesizing module 'ALU_case' [C:/Users/ALE/Nueva carpeta/alu_basys3.v:86]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ALE/Nueva carpeta/alu_basys3.v:97]
WARNING: [Synth 8-567] referenced signal 'out' should be on the sensitivity list [C:/Users/ALE/Nueva carpeta/alu_basys3.v:124]
INFO: [Synth 8-6155] done synthesizing module 'ALU_case' (2#1) [C:/Users/ALE/Nueva carpeta/alu_basys3.v:86]
INFO: [Synth 8-6155] done synthesizing module 'top_data_alu' (3#1) [C:/Users/ALE/Nueva carpeta/alu_basys3.v:3]
WARNING: [Synth 8-350] instance 'alu' of module 'top_data_alu' requires 6 connections, but only 4 given [C:/Users/ALE/Nueva carpeta/top_basys3.v:19]
INFO: [Synth 8-6157] synthesizing module 'top_bcd' [C:/Users/ALE/Nueva carpeta/bcd_7dig_basys3.v:3]
INFO: [Synth 8-6157] synthesizing module 'bcd' [C:/Users/ALE/Nueva carpeta/bcd_7dig_basys3.v:37]
INFO: [Synth 8-6155] done synthesizing module 'bcd' (4#1) [C:/Users/ALE/Nueva carpeta/bcd_7dig_basys3.v:37]
INFO: [Synth 8-6157] synthesizing module 'bcdto7segmentclocked' [C:/Users/ALE/Nueva carpeta/bcd_7dig_basys3.v:82]
INFO: [Synth 8-6157] synthesizing module 'bcdto7segment_dataflow' [C:/Users/ALE/Nueva carpeta/bcd_7dig_basys3.v:102]
INFO: [Synth 8-6155] done synthesizing module 'bcdto7segment_dataflow' (5#1) [C:/Users/ALE/Nueva carpeta/bcd_7dig_basys3.v:102]
INFO: [Synth 8-6157] synthesizing module 'mux16to4' [C:/Users/ALE/Nueva carpeta/bcd_7dig_basys3.v:128]
INFO: [Synth 8-226] default block is never used [C:/Users/ALE/Nueva carpeta/bcd_7dig_basys3.v:138]
INFO: [Synth 8-6155] done synthesizing module 'mux16to4' (6#1) [C:/Users/ALE/Nueva carpeta/bcd_7dig_basys3.v:128]
INFO: [Synth 8-6157] synthesizing module 'demux4to1' [C:/Users/ALE/Nueva carpeta/bcd_7dig_basys3.v:148]
INFO: [Synth 8-226] default block is never used [C:/Users/ALE/Nueva carpeta/bcd_7dig_basys3.v:156]
INFO: [Synth 8-6155] done synthesizing module 'demux4to1' (7#1) [C:/Users/ALE/Nueva carpeta/bcd_7dig_basys3.v:148]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/ALE/Nueva carpeta/bcd_7dig_basys3.v:165]
INFO: [Synth 8-6155] done synthesizing module 'counter' (8#1) [C:/Users/ALE/Nueva carpeta/bcd_7dig_basys3.v:165]
INFO: [Synth 8-6157] synthesizing module 'ClkDivider' [C:/Users/ALE/Nueva carpeta/bcd_7dig_basys3.v:183]
	Parameter constantNumber bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClkDivider' (9#1) [C:/Users/ALE/Nueva carpeta/bcd_7dig_basys3.v:183]
INFO: [Synth 8-6155] done synthesizing module 'bcdto7segmentclocked' (10#1) [C:/Users/ALE/Nueva carpeta/bcd_7dig_basys3.v:82]
INFO: [Synth 8-6155] done synthesizing module 'top_bcd' (11#1) [C:/Users/ALE/Nueva carpeta/bcd_7dig_basys3.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top' (12#1) [C:/Users/ALE/Nueva carpeta/top_basys3.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 406.555 ; gain = 154.852
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 406.555 ; gain = 154.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 406.555 ; gain = 154.852
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ALE/Nueva carpeta/basys3_example-master/basys3_labs-master/project_alu_basys3/const_top_basys3.xdc]
Finished Parsing XDC File [C:/Users/ALE/Nueva carpeta/basys3_example-master/basys3_labs-master/project_alu_basys3/const_top_basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ALE/Nueva carpeta/basys3_example-master/basys3_labs-master/project_alu_basys3/const_top_basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 735.391 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 735.391 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 735.391 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 735.391 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 735.391 ; gain = 483.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 735.391 ; gain = 483.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 735.391 ; gain = 483.688
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "x" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "opcode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "zr0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_div" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'x_reg' [C:/Users/ALE/Nueva carpeta/alu_basys3.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg' [C:/Users/ALE/Nueva carpeta/alu_basys3.v:71]
WARNING: [Synth 8-327] inferring latch for variable 'opcode_reg' [C:/Users/ALE/Nueva carpeta/alu_basys3.v:72]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/ALE/Nueva carpeta/alu_basys3.v:98]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 735.391 ; gain = 483.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 5     
	   3 Input     16 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 30    
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 22    
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 2     
	  24 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module data 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 3     
Module ALU_case 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 5     
	   3 Input     16 Bit       Adders := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 1     
Module bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 30    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 22    
Module mux16to4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module demux4to1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 4     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module ClkDivider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "alu/ALU/out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "bcd/bcdto7segmentclocked/ClkDivider/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "bcd/bcdto7segmentclocked/ClkDivider/clk_div" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP alu/ALU/out0, operation Mode is: A*B.
DSP Report: operator alu/ALU/out0 is absorbed into DSP alu/ALU/out0.
DSP Report: Generating DSP alu/ALU/out1, operation Mode is: A*B.
DSP Report: operator alu/ALU/out1 is absorbed into DSP alu/ALU/out1.
DSP Report: Generating DSP alu/ALU/out1, operation Mode is: A*B.
DSP Report: operator alu/ALU/out1 is absorbed into DSP alu/ALU/out1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 735.391 ; gain = 483.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU_case    | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU_case    | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU_case    | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 774.734 ; gain = 523.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 795.867 ; gain = 544.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 795.883 ; gain = 544.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 795.883 ; gain = 544.180
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 795.883 ; gain = 544.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 795.883 ; gain = 544.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 795.883 ; gain = 544.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 795.883 ; gain = 544.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 795.883 ; gain = 544.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   116|
|3     |DSP48E1 |     3|
|4     |LUT1    |   122|
|5     |LUT2    |    71|
|6     |LUT3    |   248|
|7     |LUT4    |    12|
|8     |LUT5    |   108|
|9     |LUT6    |    99|
|10    |MUXF7   |     1|
|11    |FDCE    |    35|
|12    |LD      |    16|
|13    |LDC     |    39|
|14    |IBUF    |    21|
|15    |OBUF    |    27|
+------+--------+------+

Report Instance Areas: 
+------+-------------------------+---------------------+------+
|      |Instance                 |Module               |Cells |
+------+-------------------------+---------------------+------+
|1     |top                      |                     |   919|
|2     |  alu                    |top_data_alu         |   778|
|3     |    ALU                  |ALU_case             |   340|
|4     |    my_data              |data                 |   438|
|5     |  bcd                    |top_bcd              |    92|
|6     |    bcdto7segmentclocked |bcdto7segmentclocked |    92|
|7     |      ClkDivider         |ClkDivider           |    82|
|8     |      counter            |counter              |    10|
+------+-------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 795.883 ; gain = 544.180
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 795.883 ; gain = 215.344
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 795.883 ; gain = 544.180
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 175 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 795.883 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 55 instances were transformed.
  LD => LDCE: 16 instances
  LDC => LDCE: 39 instances

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 795.883 ; gain = 544.180
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 795.883 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ALE/Tarea2.0/Tarea2.0.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar  8 10:37:22 2019...
