// Seed: 2760241961
module module_0;
endmodule
module module_1;
  assign id_1 = 1;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = 1;
  module_0();
  assign id_3 = 1;
  assign id_2 = id_1;
  always @* force id_4 = 1;
  id_5(
      .id_0(id_1), .id_1(1)
  );
  wire id_6;
  wire id_7;
endmodule
module module_3;
  always id_1 <= 1;
  wire id_2;
  module_0();
  wire id_3;
  wire id_5;
  final $display;
  assign id_4 = 1;
  wire id_6;
endmodule
