WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2542674 heartbeat IPC: 3.933 cumulative IPC: 3.933 (Simulation time: 00 hr 00 min 51 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2542675 cumulative IPC: 3.933 (Simulation time: 00 hr 00 min 51 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2542675 cumulative IPC: 3.933 (Simulation time: 00 hr 00 min 51 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 150920499 heartbeat IPC: 0.0674 cumulative IPC: 0.0674 (Simulation time: 00 hr 13 min 01 sec)
Simulation finished CPU 0 instructions: 10000000 cycles: 148378024 cumulative IPC: 0.0674 (Simulation time: 00 hr 13 min 01 sec)
Simulation complete CPU 0 instructions: 10000000 cycles: 148378024 cumulative IPC: 0.0674 (Simulation time: 00 hr 13 min 01 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/mcf_158B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.0674 instructions: 10000000 cycles: 148378024
CPU 0 Branch Prediction Accuracy: 90.27% MPKI: 28.73 Average ROB Occupancy at Mispredict: 18.29
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.478
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 28.3
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:    1483728 HIT:     597710 MISS:     886018
LLC LOAD         ACCESS:    1323166 HIT:     487635 MISS:     835531
LLC RFO          ACCESS:       7126 HIT:       2806 MISS:       4320
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      83440 HIT:      83438 MISS:          2
LLC TRANSLATION  ACCESS:      69996 HIT:      23831 MISS:      46165
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 555 cycles
cpu0_DTLB TOTAL        ACCESS:    2841783 HIT:     638675 MISS:    2203108
cpu0_DTLB LOAD         ACCESS:    2841783 HIT:     638675 MISS:    2203108
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 27.55 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    3279492 HIT:     596430 MISS:    2683062
cpu0_L1D LOAD         ACCESS:    2966010 HIT:     384075 MISS:    2581935
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     218449 HIT:     205079 MISS:      13370
cpu0_L1D TRANSLATION  ACCESS:      95033 HIT:       7276 MISS:      87757
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 200.4 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:    1864194 HIT:     463906 MISS:    1400288
cpu0_L2C LOAD         ACCESS:    1666679 HIT:     343513 MISS:    1323166
cpu0_L2C RFO          ACCESS:      10108 HIT:       2982 MISS:       7126
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     100032 HIT:     100032 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:      87375 HIT:      17379 MISS:      69996
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 371.8 cycles
cpu0_STLB TOTAL        ACCESS:    1509354 HIT:    1438845 MISS:      70509
cpu0_STLB LOAD         ACCESS:    1509354 HIT:    1438845 MISS:      70509
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 727.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      16458
  ROW_BUFFER_MISS:     869359
 AVG DBUS CONGESTED CYCLE: 3.978
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       3504
  FULL:      60767
