// Seed: 3614968551
module module_0 #(
    parameter id_10 = 32'd11,
    parameter id_9  = 32'd5
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  output wire _id_10;
  output wire _id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  parameter id_17 = "";
  logic [id_10 : id_9  >=  -1 'd0] id_18;
endmodule
module module_1 #(
    parameter id_1  = 32'd50,
    parameter id_11 = 32'd48,
    parameter id_14 = 32'd56,
    parameter id_8  = 32'd2,
    parameter id_9  = 32'd94
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    _id_9,
    id_10,
    _id_11,
    id_12,
    id_13
);
  input wire id_13;
  input wire id_12;
  inout wire _id_11;
  input wire id_10;
  inout wire _id_9;
  inout wire _id_8;
  output wire id_7;
  output wire id_6;
  output logic [7:0] id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire _id_1;
  assign id_2 = id_1;
  wire [-1  -  -1 : id_11] _id_14;
  assign id_9 = id_10;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_3,
      id_6,
      id_4,
      id_7,
      id_6,
      id_4,
      id_9,
      id_9,
      id_12,
      id_10,
      id_13,
      id_3,
      id_4,
      id_3
  );
  wire [{  id_14  ,  id_9  } : id_8] id_15;
  parameter id_16 = 1;
  wire  id_17;
  wire  id_18;
  logic id_19;
  ;
  assign id_8 = id_3;
  assign id_5[id_1] = id_17;
  assign id_2 = -1;
endmodule
