\hypertarget{IAR_2AtmelSAM7S64_2port_8c}{\section{/home/henrique/rep/open\-M\-M\-C/\-Free\-R\-T\-O\-S/portable/\-I\-A\-R/\-Atmel\-S\-A\-M7\-S64/port.c File Reference}
\label{IAR_2AtmelSAM7S64_2port_8c}\index{/home/henrique/rep/open\-M\-M\-C/\-Free\-R\-T\-O\-S/portable/\-I\-A\-R/\-Atmel\-S\-A\-M7\-S64/port.\-c@{/home/henrique/rep/open\-M\-M\-C/\-Free\-R\-T\-O\-S/portable/\-I\-A\-R/\-Atmel\-S\-A\-M7\-S64/port.\-c}}
}
{\ttfamily \#include $<$stdlib.\-h$>$}\\*
{\ttfamily \#include \char`\"{}Free\-R\-T\-O\-S.\-h\char`\"{}}\\*
{\ttfamily \#include \char`\"{}task.\-h\char`\"{}}\\*
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{IAR_2AtmelSAM7S64_2port_8c_a153b1b0b2476d5fea865a32e6d27027d}{port\-I\-N\-I\-T\-I\-A\-L\-\_\-\-S\-P\-S\-R}~( ( \hyperlink{Flsh186_2prtmacro_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{Stack\-Type\-\_\-t} ) 0x1f ) /$\ast$ System mode, A\-R\-M mode, interrupts enabled. $\ast$/
\item 
\#define \hyperlink{IAR_2AtmelSAM7S64_2port_8c_a156ba74bc35da2293a2482ab4195183b}{port\-T\-H\-U\-M\-B\-\_\-\-M\-O\-D\-E\-\_\-\-B\-I\-T}~( ( \hyperlink{Flsh186_2prtmacro_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{Stack\-Type\-\_\-t} ) 0x20 )
\item 
\#define \hyperlink{IAR_2AtmelSAM7S64_2port_8c_a4a09bb6297fbc0a50ed78a132ff9f0fe}{port\-I\-N\-S\-T\-R\-U\-C\-T\-I\-O\-N\-\_\-\-S\-I\-Z\-E}~( ( \hyperlink{Flsh186_2prtmacro_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{Stack\-Type\-\_\-t} ) 4 )
\item 
\#define \hyperlink{IAR_2AtmelSAM7S64_2port_8c_ac8ebc81d6d06194e138f7469e73c7e9f}{port\-P\-I\-T\-\_\-\-C\-L\-O\-C\-K\-\_\-\-D\-I\-V\-I\-S\-O\-R}~( ( uint32\-\_\-t ) 16 )
\item 
\#define \hyperlink{IAR_2AtmelSAM7S64_2port_8c_a2d4bfcfe77c1d526880a32b37f3b93a3}{port\-P\-I\-T\-\_\-\-C\-O\-U\-N\-T\-E\-R\-\_\-\-V\-A\-L\-U\-E}~( ( ( \hyperlink{FreeRTOSConfig_8h_aa68082df879e6fc96bcb9b26513639e7}{config\-C\-P\-U\-\_\-\-C\-L\-O\-C\-K\-\_\-\-H\-Z} / \hyperlink{IAR_2LPC2000_2port_8c_ac8ebc81d6d06194e138f7469e73c7e9f}{port\-P\-I\-T\-\_\-\-C\-L\-O\-C\-K\-\_\-\-D\-I\-V\-I\-S\-O\-R} ) / 1000\-U\-L ) $\ast$ port\-T\-I\-C\-K\-\_\-\-P\-E\-R\-I\-O\-D\-\_\-\-M\-S )
\item 
\#define \hyperlink{IAR_2AtmelSAM7S64_2port_8c_ab7c7cbbda4fb9a253c7e5086071db162}{port\-N\-O\-\_\-\-C\-R\-I\-T\-I\-C\-A\-L\-\_\-\-N\-E\-S\-T\-I\-N\-G}~( ( uint32\-\_\-t ) 0 )
\item 
\#define \hyperlink{IAR_2AtmelSAM7S64_2port_8c_a3230887f4c3f901b75a9539e0d78f575}{port\-I\-N\-T\-\_\-\-L\-E\-V\-E\-L\-\_\-\-S\-E\-N\-S\-I\-T\-I\-V\-E}~0
\item 
\#define \hyperlink{IAR_2AtmelSAM7S64_2port_8c_a038863bde1f42af8e4252b68e47277b4}{port\-P\-I\-T\-\_\-\-E\-N\-A\-B\-L\-E}~( ( uint16\-\_\-t ) 0x1 $<$$<$ 24 )
\item 
\#define \hyperlink{IAR_2AtmelSAM7S64_2port_8c_a08ab55fbcf6ed73fc3c8b368c481f2e0}{port\-P\-I\-T\-\_\-\-I\-N\-T\-\_\-\-E\-N\-A\-B\-L\-E}~( ( uint16\-\_\-t ) 0x1 $<$$<$ 25 )
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{Flsh186_2prtmacro_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{Stack\-Type\-\_\-t} $\ast$ \hyperlink{IAR_2AtmelSAM7S64_2port_8c_a474fbbb58ea661a1557f05adc41120c1}{px\-Port\-Initialise\-Stack} (\hyperlink{Flsh186_2prtmacro_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{Stack\-Type\-\_\-t} $\ast$px\-Top\-Of\-Stack, \hyperlink{projdefs_8h_a24177544ba9c507a9429d6d5761eb487}{Task\-Function\-\_\-t} px\-Code, \hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void} $\ast$pv\-Parameters)
\item 
\hyperlink{Flsh186_2prtmacro_8h_ac826f39420fcf5b32ba7123a1d243f99}{Base\-Type\-\_\-t} \hyperlink{IAR_2AtmelSAM7S64_2port_8c_ade5a8c6666e7413a0355cc252029c5c6}{x\-Port\-Start\-Scheduler} (\hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void})
\item 
\hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void} \hyperlink{IAR_2AtmelSAM7S64_2port_8c_af76f3c0b44c5b5c06fc046a4ee1a6423}{v\-Port\-End\-Scheduler} (\hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void})
\item 
\hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void} \hyperlink{IAR_2AtmelSAM7S64_2port_8c_a2ed3554a3de09a3bd09d396ee081ab69}{v\-Port\-Enter\-Critical} (\hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void})
\item 
\hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void} \hyperlink{IAR_2AtmelSAM7S64_2port_8c_aed20ada05b957181a0de042802a82a5b}{v\-Port\-Exit\-Critical} (\hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void})
\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
uint32\-\_\-t \hyperlink{IAR_2AtmelSAM7S64_2port_8c_abd5c4f2fdb773b389a89cf1bb14f22c8}{ul\-Critical\-Nesting} = ( uint32\-\_\-t ) 9999
\end{DoxyCompactItemize}


\subsection{Macro Definition Documentation}
\hypertarget{IAR_2AtmelSAM7S64_2port_8c_a153b1b0b2476d5fea865a32e6d27027d}{\index{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/port.\-c@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/port.\-c}!port\-I\-N\-I\-T\-I\-A\-L\-\_\-\-S\-P\-S\-R@{port\-I\-N\-I\-T\-I\-A\-L\-\_\-\-S\-P\-S\-R}}
\index{port\-I\-N\-I\-T\-I\-A\-L\-\_\-\-S\-P\-S\-R@{port\-I\-N\-I\-T\-I\-A\-L\-\_\-\-S\-P\-S\-R}!IAR/AtmelSAM7S64/port.c@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/port.\-c}}
\subsubsection[{port\-I\-N\-I\-T\-I\-A\-L\-\_\-\-S\-P\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-I\-N\-I\-T\-I\-A\-L\-\_\-\-S\-P\-S\-R~( ( {\bf Stack\-Type\-\_\-t} ) 0x1f ) /$\ast$ System mode, A\-R\-M mode, interrupts enabled. $\ast$/}}\label{IAR_2AtmelSAM7S64_2port_8c_a153b1b0b2476d5fea865a32e6d27027d}
\hypertarget{IAR_2AtmelSAM7S64_2port_8c_a4a09bb6297fbc0a50ed78a132ff9f0fe}{\index{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/port.\-c@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/port.\-c}!port\-I\-N\-S\-T\-R\-U\-C\-T\-I\-O\-N\-\_\-\-S\-I\-Z\-E@{port\-I\-N\-S\-T\-R\-U\-C\-T\-I\-O\-N\-\_\-\-S\-I\-Z\-E}}
\index{port\-I\-N\-S\-T\-R\-U\-C\-T\-I\-O\-N\-\_\-\-S\-I\-Z\-E@{port\-I\-N\-S\-T\-R\-U\-C\-T\-I\-O\-N\-\_\-\-S\-I\-Z\-E}!IAR/AtmelSAM7S64/port.c@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/port.\-c}}
\subsubsection[{port\-I\-N\-S\-T\-R\-U\-C\-T\-I\-O\-N\-\_\-\-S\-I\-Z\-E}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-I\-N\-S\-T\-R\-U\-C\-T\-I\-O\-N\-\_\-\-S\-I\-Z\-E~( ( {\bf Stack\-Type\-\_\-t} ) 4 )}}\label{IAR_2AtmelSAM7S64_2port_8c_a4a09bb6297fbc0a50ed78a132ff9f0fe}
\hypertarget{IAR_2AtmelSAM7S64_2port_8c_a3230887f4c3f901b75a9539e0d78f575}{\index{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/port.\-c@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/port.\-c}!port\-I\-N\-T\-\_\-\-L\-E\-V\-E\-L\-\_\-\-S\-E\-N\-S\-I\-T\-I\-V\-E@{port\-I\-N\-T\-\_\-\-L\-E\-V\-E\-L\-\_\-\-S\-E\-N\-S\-I\-T\-I\-V\-E}}
\index{port\-I\-N\-T\-\_\-\-L\-E\-V\-E\-L\-\_\-\-S\-E\-N\-S\-I\-T\-I\-V\-E@{port\-I\-N\-T\-\_\-\-L\-E\-V\-E\-L\-\_\-\-S\-E\-N\-S\-I\-T\-I\-V\-E}!IAR/AtmelSAM7S64/port.c@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/port.\-c}}
\subsubsection[{port\-I\-N\-T\-\_\-\-L\-E\-V\-E\-L\-\_\-\-S\-E\-N\-S\-I\-T\-I\-V\-E}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-I\-N\-T\-\_\-\-L\-E\-V\-E\-L\-\_\-\-S\-E\-N\-S\-I\-T\-I\-V\-E~0}}\label{IAR_2AtmelSAM7S64_2port_8c_a3230887f4c3f901b75a9539e0d78f575}
\hypertarget{IAR_2AtmelSAM7S64_2port_8c_ab7c7cbbda4fb9a253c7e5086071db162}{\index{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/port.\-c@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/port.\-c}!port\-N\-O\-\_\-\-C\-R\-I\-T\-I\-C\-A\-L\-\_\-\-N\-E\-S\-T\-I\-N\-G@{port\-N\-O\-\_\-\-C\-R\-I\-T\-I\-C\-A\-L\-\_\-\-N\-E\-S\-T\-I\-N\-G}}
\index{port\-N\-O\-\_\-\-C\-R\-I\-T\-I\-C\-A\-L\-\_\-\-N\-E\-S\-T\-I\-N\-G@{port\-N\-O\-\_\-\-C\-R\-I\-T\-I\-C\-A\-L\-\_\-\-N\-E\-S\-T\-I\-N\-G}!IAR/AtmelSAM7S64/port.c@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/port.\-c}}
\subsubsection[{port\-N\-O\-\_\-\-C\-R\-I\-T\-I\-C\-A\-L\-\_\-\-N\-E\-S\-T\-I\-N\-G}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-N\-O\-\_\-\-C\-R\-I\-T\-I\-C\-A\-L\-\_\-\-N\-E\-S\-T\-I\-N\-G~( ( uint32\-\_\-t ) 0 )}}\label{IAR_2AtmelSAM7S64_2port_8c_ab7c7cbbda4fb9a253c7e5086071db162}
\hypertarget{IAR_2AtmelSAM7S64_2port_8c_ac8ebc81d6d06194e138f7469e73c7e9f}{\index{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/port.\-c@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/port.\-c}!port\-P\-I\-T\-\_\-\-C\-L\-O\-C\-K\-\_\-\-D\-I\-V\-I\-S\-O\-R@{port\-P\-I\-T\-\_\-\-C\-L\-O\-C\-K\-\_\-\-D\-I\-V\-I\-S\-O\-R}}
\index{port\-P\-I\-T\-\_\-\-C\-L\-O\-C\-K\-\_\-\-D\-I\-V\-I\-S\-O\-R@{port\-P\-I\-T\-\_\-\-C\-L\-O\-C\-K\-\_\-\-D\-I\-V\-I\-S\-O\-R}!IAR/AtmelSAM7S64/port.c@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/port.\-c}}
\subsubsection[{port\-P\-I\-T\-\_\-\-C\-L\-O\-C\-K\-\_\-\-D\-I\-V\-I\-S\-O\-R}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-P\-I\-T\-\_\-\-C\-L\-O\-C\-K\-\_\-\-D\-I\-V\-I\-S\-O\-R~( ( uint32\-\_\-t ) 16 )}}\label{IAR_2AtmelSAM7S64_2port_8c_ac8ebc81d6d06194e138f7469e73c7e9f}
\hypertarget{IAR_2AtmelSAM7S64_2port_8c_a2d4bfcfe77c1d526880a32b37f3b93a3}{\index{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/port.\-c@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/port.\-c}!port\-P\-I\-T\-\_\-\-C\-O\-U\-N\-T\-E\-R\-\_\-\-V\-A\-L\-U\-E@{port\-P\-I\-T\-\_\-\-C\-O\-U\-N\-T\-E\-R\-\_\-\-V\-A\-L\-U\-E}}
\index{port\-P\-I\-T\-\_\-\-C\-O\-U\-N\-T\-E\-R\-\_\-\-V\-A\-L\-U\-E@{port\-P\-I\-T\-\_\-\-C\-O\-U\-N\-T\-E\-R\-\_\-\-V\-A\-L\-U\-E}!IAR/AtmelSAM7S64/port.c@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/port.\-c}}
\subsubsection[{port\-P\-I\-T\-\_\-\-C\-O\-U\-N\-T\-E\-R\-\_\-\-V\-A\-L\-U\-E}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-P\-I\-T\-\_\-\-C\-O\-U\-N\-T\-E\-R\-\_\-\-V\-A\-L\-U\-E~( ( ( {\bf config\-C\-P\-U\-\_\-\-C\-L\-O\-C\-K\-\_\-\-H\-Z} / {\bf port\-P\-I\-T\-\_\-\-C\-L\-O\-C\-K\-\_\-\-D\-I\-V\-I\-S\-O\-R} ) / 1000\-U\-L ) $\ast$ port\-T\-I\-C\-K\-\_\-\-P\-E\-R\-I\-O\-D\-\_\-\-M\-S )}}\label{IAR_2AtmelSAM7S64_2port_8c_a2d4bfcfe77c1d526880a32b37f3b93a3}
\hypertarget{IAR_2AtmelSAM7S64_2port_8c_a038863bde1f42af8e4252b68e47277b4}{\index{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/port.\-c@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/port.\-c}!port\-P\-I\-T\-\_\-\-E\-N\-A\-B\-L\-E@{port\-P\-I\-T\-\_\-\-E\-N\-A\-B\-L\-E}}
\index{port\-P\-I\-T\-\_\-\-E\-N\-A\-B\-L\-E@{port\-P\-I\-T\-\_\-\-E\-N\-A\-B\-L\-E}!IAR/AtmelSAM7S64/port.c@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/port.\-c}}
\subsubsection[{port\-P\-I\-T\-\_\-\-E\-N\-A\-B\-L\-E}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-P\-I\-T\-\_\-\-E\-N\-A\-B\-L\-E~( ( uint16\-\_\-t ) 0x1 $<$$<$ 24 )}}\label{IAR_2AtmelSAM7S64_2port_8c_a038863bde1f42af8e4252b68e47277b4}
\hypertarget{IAR_2AtmelSAM7S64_2port_8c_a08ab55fbcf6ed73fc3c8b368c481f2e0}{\index{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/port.\-c@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/port.\-c}!port\-P\-I\-T\-\_\-\-I\-N\-T\-\_\-\-E\-N\-A\-B\-L\-E@{port\-P\-I\-T\-\_\-\-I\-N\-T\-\_\-\-E\-N\-A\-B\-L\-E}}
\index{port\-P\-I\-T\-\_\-\-I\-N\-T\-\_\-\-E\-N\-A\-B\-L\-E@{port\-P\-I\-T\-\_\-\-I\-N\-T\-\_\-\-E\-N\-A\-B\-L\-E}!IAR/AtmelSAM7S64/port.c@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/port.\-c}}
\subsubsection[{port\-P\-I\-T\-\_\-\-I\-N\-T\-\_\-\-E\-N\-A\-B\-L\-E}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-P\-I\-T\-\_\-\-I\-N\-T\-\_\-\-E\-N\-A\-B\-L\-E~( ( uint16\-\_\-t ) 0x1 $<$$<$ 25 )}}\label{IAR_2AtmelSAM7S64_2port_8c_a08ab55fbcf6ed73fc3c8b368c481f2e0}
\hypertarget{IAR_2AtmelSAM7S64_2port_8c_a156ba74bc35da2293a2482ab4195183b}{\index{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/port.\-c@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/port.\-c}!port\-T\-H\-U\-M\-B\-\_\-\-M\-O\-D\-E\-\_\-\-B\-I\-T@{port\-T\-H\-U\-M\-B\-\_\-\-M\-O\-D\-E\-\_\-\-B\-I\-T}}
\index{port\-T\-H\-U\-M\-B\-\_\-\-M\-O\-D\-E\-\_\-\-B\-I\-T@{port\-T\-H\-U\-M\-B\-\_\-\-M\-O\-D\-E\-\_\-\-B\-I\-T}!IAR/AtmelSAM7S64/port.c@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/port.\-c}}
\subsubsection[{port\-T\-H\-U\-M\-B\-\_\-\-M\-O\-D\-E\-\_\-\-B\-I\-T}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-T\-H\-U\-M\-B\-\_\-\-M\-O\-D\-E\-\_\-\-B\-I\-T~( ( {\bf Stack\-Type\-\_\-t} ) 0x20 )}}\label{IAR_2AtmelSAM7S64_2port_8c_a156ba74bc35da2293a2482ab4195183b}


\subsection{Function Documentation}
\hypertarget{IAR_2AtmelSAM7S64_2port_8c_a474fbbb58ea661a1557f05adc41120c1}{\index{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/port.\-c@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/port.\-c}!px\-Port\-Initialise\-Stack@{px\-Port\-Initialise\-Stack}}
\index{px\-Port\-Initialise\-Stack@{px\-Port\-Initialise\-Stack}!IAR/AtmelSAM7S64/port.c@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/port.\-c}}
\subsubsection[{px\-Port\-Initialise\-Stack}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Stack\-Type\-\_\-t}$\ast$ px\-Port\-Initialise\-Stack (
\begin{DoxyParamCaption}
\item[{{\bf Stack\-Type\-\_\-t} $\ast$}]{px\-Top\-Of\-Stack, }
\item[{{\bf Task\-Function\-\_\-t}}]{px\-Code, }
\item[{{\bf void} $\ast$}]{pv\-Parameters}
\end{DoxyParamCaption}
)}}\label{IAR_2AtmelSAM7S64_2port_8c_a474fbbb58ea661a1557f05adc41120c1}
\hypertarget{IAR_2AtmelSAM7S64_2port_8c_af76f3c0b44c5b5c06fc046a4ee1a6423}{\index{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/port.\-c@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/port.\-c}!v\-Port\-End\-Scheduler@{v\-Port\-End\-Scheduler}}
\index{v\-Port\-End\-Scheduler@{v\-Port\-End\-Scheduler}!IAR/AtmelSAM7S64/port.c@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/port.\-c}}
\subsubsection[{v\-Port\-End\-Scheduler}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} v\-Port\-End\-Scheduler (
\begin{DoxyParamCaption}
\item[{{\bf void}}]{}
\end{DoxyParamCaption}
)}}\label{IAR_2AtmelSAM7S64_2port_8c_af76f3c0b44c5b5c06fc046a4ee1a6423}
\hypertarget{IAR_2AtmelSAM7S64_2port_8c_a2ed3554a3de09a3bd09d396ee081ab69}{\index{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/port.\-c@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/port.\-c}!v\-Port\-Enter\-Critical@{v\-Port\-Enter\-Critical}}
\index{v\-Port\-Enter\-Critical@{v\-Port\-Enter\-Critical}!IAR/AtmelSAM7S64/port.c@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/port.\-c}}
\subsubsection[{v\-Port\-Enter\-Critical}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} v\-Port\-Enter\-Critical (
\begin{DoxyParamCaption}
\item[{{\bf void}}]{}
\end{DoxyParamCaption}
)}}\label{IAR_2AtmelSAM7S64_2port_8c_a2ed3554a3de09a3bd09d396ee081ab69}
\hypertarget{IAR_2AtmelSAM7S64_2port_8c_aed20ada05b957181a0de042802a82a5b}{\index{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/port.\-c@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/port.\-c}!v\-Port\-Exit\-Critical@{v\-Port\-Exit\-Critical}}
\index{v\-Port\-Exit\-Critical@{v\-Port\-Exit\-Critical}!IAR/AtmelSAM7S64/port.c@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/port.\-c}}
\subsubsection[{v\-Port\-Exit\-Critical}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} v\-Port\-Exit\-Critical (
\begin{DoxyParamCaption}
\item[{{\bf void}}]{}
\end{DoxyParamCaption}
)}}\label{IAR_2AtmelSAM7S64_2port_8c_aed20ada05b957181a0de042802a82a5b}
\hypertarget{IAR_2AtmelSAM7S64_2port_8c_ade5a8c6666e7413a0355cc252029c5c6}{\index{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/port.\-c@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/port.\-c}!x\-Port\-Start\-Scheduler@{x\-Port\-Start\-Scheduler}}
\index{x\-Port\-Start\-Scheduler@{x\-Port\-Start\-Scheduler}!IAR/AtmelSAM7S64/port.c@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/port.\-c}}
\subsubsection[{x\-Port\-Start\-Scheduler}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Base\-Type\-\_\-t} x\-Port\-Start\-Scheduler (
\begin{DoxyParamCaption}
\item[{{\bf void}}]{}
\end{DoxyParamCaption}
)}}\label{IAR_2AtmelSAM7S64_2port_8c_ade5a8c6666e7413a0355cc252029c5c6}


\subsection{Variable Documentation}
\hypertarget{IAR_2AtmelSAM7S64_2port_8c_abd5c4f2fdb773b389a89cf1bb14f22c8}{\index{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/port.\-c@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/port.\-c}!ul\-Critical\-Nesting@{ul\-Critical\-Nesting}}
\index{ul\-Critical\-Nesting@{ul\-Critical\-Nesting}!IAR/AtmelSAM7S64/port.c@{I\-A\-R/\-Atmel\-S\-A\-M7\-S64/port.\-c}}
\subsubsection[{ul\-Critical\-Nesting}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t ul\-Critical\-Nesting = ( uint32\-\_\-t ) 9999}}\label{IAR_2AtmelSAM7S64_2port_8c_abd5c4f2fdb773b389a89cf1bb14f22c8}
