  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/GBM/in.dat' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/GBM/in.dat' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/GBM/out.golden.dat' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/GBM/out.golden.dat' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/GBM/test_func.c' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/GBM/test_func.c' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=GBM' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1465] Applying ini 'part=xcku5p-ffva676-3-e' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xcku5p-ffva676-3-e'
INFO: [HLS 200-1465] Applying ini 'clock=8ns' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(12)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=12%' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(13)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.96ns.
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(15)
INFO: [HLS 200-1465] Applying ini 'package.output.file=/Users/steve/thesis-monte-carlo/GBM/FPGA/output.xo' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(14)
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.683 seconds; current allocated memory: 619.836 MB.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.893 seconds; current allocated memory: 622.582 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 53 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,110 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,805 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,721 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,721 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,714 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,417 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,417 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,417 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,417 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,417 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,317 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,317 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,317 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,822 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,123 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_24_2' (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:24:22) in function 'GBM': changing partial unrolling into complete unrolling since the unrolling factor (=100) is no less than the loop trip count (=100). (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_24_2' (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:24:22) in function 'GBM' completely with a factor of 100 (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_17_1' (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:17:22) in function 'GBM': changing partial unrolling into complete unrolling since the unrolling factor (=100) is no less than the loop trip count (=100). (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:17:22) in function 'GBM' completely with a factor of 100 (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
INFO: [HLS 214-248] Applying array_partition to 'S': Complete partitioning on dimension 1. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
INFO: [HLS 214-248] Applying array_partition to 'random_increments': Block partitioning with factor 100 on dimension 1. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_28_3> at C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_99' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_98' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_97' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_96' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_95' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_94' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_93' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_92' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_91' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_90' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_89' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_88' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_87' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_86' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_85' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_84' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_83' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_82' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_81' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_80' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_79' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_78' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_77' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_76' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_75' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_74' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_73' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_72' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_71' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_70' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_69' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_68' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_67' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_66' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_65' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_64' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_63' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_62' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_61' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_60' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_59' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_58' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_57' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_56' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_55' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_54' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_53' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_52' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_51' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_50' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_49' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_48' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_47' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_46' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_45' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_44' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_43' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_42' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_41' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_40' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_39' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_38' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_37' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_36' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_35' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_34' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_33' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_32' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_31' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_30' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_29' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_28' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_27' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_26' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_25' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_24' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_23' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_22' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_21' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_20' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_19' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_18' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_17' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_16' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_15' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_14' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_13' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_12' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_11' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_10' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_9' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_8' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_7' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_6' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_5' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_4' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_3' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_2' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_1' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_0' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_5'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_7'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_8'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_9'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_10'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_11'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_12'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_13'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_14'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_15'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_16'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_17'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_18'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_19'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_20'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_21'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_22'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_23'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_24'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_25'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_26'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_27'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_28'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_29'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_30'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_31'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_32'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_33'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_34'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_35'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_36'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_37'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_38'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_39'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_40'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_41'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_42'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_43'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_44'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_45'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_46'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_47'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_48'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_49'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_50'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_51'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_52'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_53'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_54'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_55'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_56'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_57'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_58'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_59'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_60'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_61'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_62'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_63'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_64'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_65'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_66'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_67'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_68'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_69'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_70'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_71'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_72'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_73'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_74'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_75'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_76'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_77'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_78'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_79'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_80'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_81'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_82'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_83'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_84'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_85'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_86'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_87'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_88'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_89'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_90'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_91'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_92'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_93'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_94'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_95'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_96'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_97'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_98'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_99'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 39.38 seconds; current allocated memory: 635.938 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 636.008 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 646.832 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 649.387 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.931 seconds; current allocated memory: 683.078 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.715 seconds; current allocated memory: 1.519 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'GBM' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_3' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul3', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204' and 'load' operation 64 bit ('mul204_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_3' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul3', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204' and 'load' operation 64 bit ('mul204_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_3' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul3', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204' and 'load' operation 64 bit ('mul204_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.672 seconds; current allocated memory: 1.524 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 1.525 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_31' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_1_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_1', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_1' and 'load' operation 64 bit ('mul204_1_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_1'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_31' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_1_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_1', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_1' and 'load' operation 64 bit ('mul204_1_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_1'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_31' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_1_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_1', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_1' and 'load' operation 64 bit ('mul204_1_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_1'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.281 seconds; current allocated memory: 1.526 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 1.526 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_32' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_2_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_2', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_2' and 'load' operation 64 bit ('mul204_2_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_2'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_32' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_2_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_2', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_2' and 'load' operation 64 bit ('mul204_2_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_2'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_32' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_2_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_2', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_2' and 'load' operation 64 bit ('mul204_2_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_2'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.963 seconds; current allocated memory: 1.526 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 1.526 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_33' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_3_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_3', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_3' and 'load' operation 64 bit ('mul204_3_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_3'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_33' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_3_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_3', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_3' and 'load' operation 64 bit ('mul204_3_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_3'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_33' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_3_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_3', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_3' and 'load' operation 64 bit ('mul204_3_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_3'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.526 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.526 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_34' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_4_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_4', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_4' and 'load' operation 64 bit ('mul204_4_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_4'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_34' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_4_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_4', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_4' and 'load' operation 64 bit ('mul204_4_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_4'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_34' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_4_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_4', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_4' and 'load' operation 64 bit ('mul204_4_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_4'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.883 seconds; current allocated memory: 1.527 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.527 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_35' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_5_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_5', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_5' and 'load' operation 64 bit ('mul204_5_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_5'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_35' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_5_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_5', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_5' and 'load' operation 64 bit ('mul204_5_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_5'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_35' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_5_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_5', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_5' and 'load' operation 64 bit ('mul204_5_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_5'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.954 seconds; current allocated memory: 1.527 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.527 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_36' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_6_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_6', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_6' and 'load' operation 64 bit ('mul204_6_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_6'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_36' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_6_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_6', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_6' and 'load' operation 64 bit ('mul204_6_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_6'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_36' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_6_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_6', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_6' and 'load' operation 64 bit ('mul204_6_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_6'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.952 seconds; current allocated memory: 1.528 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.528 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_37' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_7_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_7', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_7' and 'load' operation 64 bit ('mul204_7_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_7'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_37' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_7_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_7', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_7' and 'load' operation 64 bit ('mul204_7_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_7'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_37' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_7_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_7', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_7' and 'load' operation 64 bit ('mul204_7_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_7'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.528 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 1.528 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_38' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_8_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_8', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_8' and 'load' operation 64 bit ('mul204_8_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_8'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_38' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_8_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_8', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_8' and 'load' operation 64 bit ('mul204_8_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_8'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_38' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_8_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_8', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_8' and 'load' operation 64 bit ('mul204_8_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_8'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.87 seconds; current allocated memory: 1.529 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 1.529 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_39' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_9_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_9', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_9' and 'load' operation 64 bit ('mul204_9_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_9'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_39' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_9_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_9', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_9' and 'load' operation 64 bit ('mul204_9_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_9'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_39' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_9_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_9', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_9' and 'load' operation 64 bit ('mul204_9_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_9'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.936 seconds; current allocated memory: 1.529 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.529 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_310' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_310' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_10_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_10' and 'load' operation 64 bit ('mul204_10_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_10'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_310' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_10_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_10' and 'load' operation 64 bit ('mul204_10_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_10'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_310' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_10_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_10' and 'load' operation 64 bit ('mul204_10_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_10'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.944 seconds; current allocated memory: 1.530 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 1.530 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_311' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_311' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_11_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_11' and 'load' operation 64 bit ('mul204_11_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_11'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_311' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_11_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_11' and 'load' operation 64 bit ('mul204_11_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_11'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_311' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_11_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_11' and 'load' operation 64 bit ('mul204_11_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_11'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.530 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.530 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_312' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_312' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_12_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_12' and 'load' operation 64 bit ('mul204_12_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_12'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_312' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_12_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_12' and 'load' operation 64 bit ('mul204_12_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_12'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_312' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_12_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_12' and 'load' operation 64 bit ('mul204_12_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_12'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.882 seconds; current allocated memory: 1.530 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.531 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_313' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_313' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_13_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_13' and 'load' operation 64 bit ('mul204_13_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_13'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_313' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_13_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_13' and 'load' operation 64 bit ('mul204_13_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_13'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_313' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_13_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_13' and 'load' operation 64 bit ('mul204_13_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_13'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.924 seconds; current allocated memory: 1.531 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.532 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_314' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_314' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_14_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_14' and 'load' operation 64 bit ('mul204_14_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_14'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_314' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_14_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_14' and 'load' operation 64 bit ('mul204_14_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_14'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_314' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_14_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_14' and 'load' operation 64 bit ('mul204_14_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_14'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.941 seconds; current allocated memory: 1.532 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 1.532 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_315' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_315' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_15_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_15' and 'load' operation 64 bit ('mul204_15_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_15'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_315' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_15_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_15' and 'load' operation 64 bit ('mul204_15_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_15'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_315' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_15_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_15' and 'load' operation 64 bit ('mul204_15_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_15'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.532 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.532 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_316' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_316' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_16_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_16' and 'load' operation 64 bit ('mul204_16_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_16'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_316' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_16_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_16' and 'load' operation 64 bit ('mul204_16_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_16'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_316' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_16_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_16' and 'load' operation 64 bit ('mul204_16_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_16'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.854 seconds; current allocated memory: 1.532 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.532 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_317' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_317' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_17_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_17' and 'load' operation 64 bit ('mul204_17_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_17'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_317' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_17_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_17' and 'load' operation 64 bit ('mul204_17_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_17'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_317' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_17_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_17' and 'load' operation 64 bit ('mul204_17_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_17'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.929 seconds; current allocated memory: 1.533 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.533 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_318' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_318' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_18_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_18' and 'load' operation 64 bit ('mul204_18_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_18'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_318' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_18_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_18' and 'load' operation 64 bit ('mul204_18_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_18'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_318' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_18_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_18' and 'load' operation 64 bit ('mul204_18_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_18'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.938 seconds; current allocated memory: 1.533 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.534 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_319' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_319' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_19_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_19' and 'load' operation 64 bit ('mul204_19_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_19'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_319' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_19_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_19' and 'load' operation 64 bit ('mul204_19_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_19'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_319' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_19_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_19' and 'load' operation 64 bit ('mul204_19_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_19'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.534 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.534 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_320' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_320' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_20_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_20' and 'load' operation 64 bit ('mul204_20_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_20'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_320' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_20_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_20' and 'load' operation 64 bit ('mul204_20_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_20'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_320' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_20_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_20' and 'load' operation 64 bit ('mul204_20_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_20'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.859 seconds; current allocated memory: 1.535 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 1.535 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_321' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_321' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_21_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_21' and 'load' operation 64 bit ('mul204_21_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_21'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_321' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_21_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_21' and 'load' operation 64 bit ('mul204_21_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_21'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_321' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_21_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_21' and 'load' operation 64 bit ('mul204_21_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_21'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.921 seconds; current allocated memory: 1.535 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 1.535 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_322' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_322' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_22_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_22' and 'load' operation 64 bit ('mul204_22_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_22'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_322' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_22_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_22' and 'load' operation 64 bit ('mul204_22_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_22'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_322' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_22_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_22' and 'load' operation 64 bit ('mul204_22_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_22'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.939 seconds; current allocated memory: 1.536 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.536 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_323' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_323' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_23_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_23' and 'load' operation 64 bit ('mul204_23_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_23'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_323' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_23_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_23' and 'load' operation 64 bit ('mul204_23_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_23'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_323' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_23_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_23' and 'load' operation 64 bit ('mul204_23_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_23'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.536 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.536 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_324' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_324' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_24_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_24' and 'load' operation 64 bit ('mul204_24_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_24'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_324' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_24_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_24' and 'load' operation 64 bit ('mul204_24_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_24'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_324' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_24_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_24' and 'load' operation 64 bit ('mul204_24_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_24'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.849 seconds; current allocated memory: 1.537 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 1.537 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_325' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_325' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_25_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_25' and 'load' operation 64 bit ('mul204_25_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_25'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_325' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_25_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_25' and 'load' operation 64 bit ('mul204_25_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_25'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_325' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_25_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_25' and 'load' operation 64 bit ('mul204_25_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_25'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.911 seconds; current allocated memory: 1.537 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.537 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_326' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_326' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_26_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_26' and 'load' operation 64 bit ('mul204_26_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_26'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_326' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_26_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_26' and 'load' operation 64 bit ('mul204_26_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_26'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_326' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_26_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_26' and 'load' operation 64 bit ('mul204_26_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_26'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.942 seconds; current allocated memory: 1.538 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.538 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_327' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_327' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_27_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_27' and 'load' operation 64 bit ('mul204_27_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_27'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_327' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_27_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_27' and 'load' operation 64 bit ('mul204_27_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_27'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_327' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_27_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_27' and 'load' operation 64 bit ('mul204_27_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_27'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.539 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.539 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_328' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_328' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_28_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_28' and 'load' operation 64 bit ('mul204_28_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_28'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_328' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_28_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_28' and 'load' operation 64 bit ('mul204_28_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_28'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_328' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_28_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_28' and 'load' operation 64 bit ('mul204_28_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_28'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.826 seconds; current allocated memory: 1.539 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.539 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_329' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_329' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_29_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_29' and 'load' operation 64 bit ('mul204_29_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_29'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_329' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_29_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_29' and 'load' operation 64 bit ('mul204_29_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_29'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_329' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_29_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_29' and 'load' operation 64 bit ('mul204_29_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_29'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.91 seconds; current allocated memory: 1.540 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.540 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_330' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_330' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_30_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_30' and 'load' operation 64 bit ('mul204_30_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_30'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_330' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_30_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_30' and 'load' operation 64 bit ('mul204_30_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_30'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_330' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_30_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_30' and 'load' operation 64 bit ('mul204_30_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_30'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.932 seconds; current allocated memory: 1.540 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.540 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_331' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_331' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_31_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_31' and 'load' operation 64 bit ('mul204_31_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_31'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_331' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_31_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_31' and 'load' operation 64 bit ('mul204_31_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_31'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_331' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_31_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_31' and 'load' operation 64 bit ('mul204_31_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_31'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.541 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.541 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_332' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_332' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_32_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_32' and 'load' operation 64 bit ('mul204_32_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_32'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_332' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_32_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_32' and 'load' operation 64 bit ('mul204_32_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_32'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_332' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_32_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_32' and 'load' operation 64 bit ('mul204_32_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_32'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.824 seconds; current allocated memory: 1.542 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_333' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_333' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_33_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_33' and 'load' operation 64 bit ('mul204_33_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_33'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_333' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_33_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_33' and 'load' operation 64 bit ('mul204_33_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_33'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_333' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_33_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_33' and 'load' operation 64 bit ('mul204_33_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_33'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.902 seconds; current allocated memory: 1.542 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_334' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_334' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_34_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_34' and 'load' operation 64 bit ('mul204_34_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_34'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_334' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_34_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_34' and 'load' operation 64 bit ('mul204_34_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_34'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_334' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_34_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_34' and 'load' operation 64 bit ('mul204_34_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_34'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.922 seconds; current allocated memory: 1.542 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_335' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_335' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_35_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_35' and 'load' operation 64 bit ('mul204_35_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_35'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_335' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_35_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_35' and 'load' operation 64 bit ('mul204_35_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_35'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_335' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_35_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_35' and 'load' operation 64 bit ('mul204_35_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_35'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.543 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.543 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_336' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_336' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_36_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_36' and 'load' operation 64 bit ('mul204_36_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_36'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_336' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_36_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_36' and 'load' operation 64 bit ('mul204_36_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_36'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_336' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_36_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_36' and 'load' operation 64 bit ('mul204_36_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_36'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.819 seconds; current allocated memory: 1.544 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.544 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_337' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_337' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_37_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_37' and 'load' operation 64 bit ('mul204_37_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_37'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_337' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_37_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_37' and 'load' operation 64 bit ('mul204_37_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_37'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_337' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_37_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_37' and 'load' operation 64 bit ('mul204_37_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_37'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.902 seconds; current allocated memory: 1.544 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.544 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_338' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_338' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_38_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_38' and 'load' operation 64 bit ('mul204_38_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_38'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_338' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_38_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_38' and 'load' operation 64 bit ('mul204_38_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_38'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_338' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_38_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_38' and 'load' operation 64 bit ('mul204_38_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_38'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.925 seconds; current allocated memory: 1.545 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.545 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_339' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_339' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_39_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_39' and 'load' operation 64 bit ('mul204_39_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_39'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_339' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_39_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_39' and 'load' operation 64 bit ('mul204_39_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_39'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_339' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_39_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_39' and 'load' operation 64 bit ('mul204_39_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_39'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.546 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.546 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_340' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_340' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_40_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_40' and 'load' operation 64 bit ('mul204_40_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_40'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_340' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_40_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_40' and 'load' operation 64 bit ('mul204_40_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_40'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_340' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_40_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_40' and 'load' operation 64 bit ('mul204_40_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_40'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.804 seconds; current allocated memory: 1.546 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.547 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_341' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_341' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_41_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_41' and 'load' operation 64 bit ('mul204_41_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_41'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_341' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_41_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_41' and 'load' operation 64 bit ('mul204_41_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_41'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_341' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_41_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_41' and 'load' operation 64 bit ('mul204_41_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_41'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.892 seconds; current allocated memory: 1.547 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.547 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_342' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_342' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_42_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_42' and 'load' operation 64 bit ('mul204_42_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_42'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_342' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_42_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_42' and 'load' operation 64 bit ('mul204_42_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_42'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_342' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_42_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_42' and 'load' operation 64 bit ('mul204_42_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_42'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.916 seconds; current allocated memory: 1.547 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.547 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_343' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_343' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_43_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_43' and 'load' operation 64 bit ('mul204_43_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_43'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_343' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_43_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_43' and 'load' operation 64 bit ('mul204_43_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_43'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_343' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_43_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_43' and 'load' operation 64 bit ('mul204_43_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_43'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.549 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.549 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_344' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_344' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_44_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_44' and 'load' operation 64 bit ('mul204_44_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_44'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_344' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_44_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_44' and 'load' operation 64 bit ('mul204_44_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_44'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_344' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_44_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_44' and 'load' operation 64 bit ('mul204_44_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_44'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.792 seconds; current allocated memory: 1.549 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.549 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_345' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_345' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_45_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_45' and 'load' operation 64 bit ('mul204_45_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_45'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_345' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_45_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_45' and 'load' operation 64 bit ('mul204_45_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_45'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_345' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_45_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_45' and 'load' operation 64 bit ('mul204_45_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_45'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.885 seconds; current allocated memory: 1.549 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.549 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_346' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_346' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_46_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_46' and 'load' operation 64 bit ('mul204_46_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_46'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_346' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_46_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_46' and 'load' operation 64 bit ('mul204_46_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_46'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_346' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_46_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_46' and 'load' operation 64 bit ('mul204_46_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_46'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.915 seconds; current allocated memory: 1.549 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.549 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_347' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_347' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_47_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_47' and 'load' operation 64 bit ('mul204_47_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_47'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_347' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_47_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_47' and 'load' operation 64 bit ('mul204_47_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_47'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_347' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_47_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_47' and 'load' operation 64 bit ('mul204_47_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_47'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.550 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.550 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_348' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_348' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_48_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_48' and 'load' operation 64 bit ('mul204_48_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_48'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_348' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_48_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_48' and 'load' operation 64 bit ('mul204_48_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_48'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_348' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_48_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_48' and 'load' operation 64 bit ('mul204_48_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_48'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.777 seconds; current allocated memory: 1.550 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.550 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_349' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_349' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_49_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_49' and 'load' operation 64 bit ('mul204_49_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_49'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_349' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_49_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_49' and 'load' operation 64 bit ('mul204_49_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_49'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_349' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_49_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_49' and 'load' operation 64 bit ('mul204_49_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_49'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.883 seconds; current allocated memory: 1.551 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_350' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_350' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_50_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_50' and 'load' operation 64 bit ('mul204_50_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_50'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_350' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_50_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_50' and 'load' operation 64 bit ('mul204_50_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_50'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_350' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_50_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_50' and 'load' operation 64 bit ('mul204_50_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_50'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.911 seconds; current allocated memory: 1.552 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.553 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_351' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_351' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_51_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_51' and 'load' operation 64 bit ('mul204_51_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_51'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_351' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_51_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_51' and 'load' operation 64 bit ('mul204_51_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_51'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_351' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_51_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_51' and 'load' operation 64 bit ('mul204_51_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_51'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.553 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.553 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_352' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_352' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_52_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_52' and 'load' operation 64 bit ('mul204_52_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_52'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_352' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_52_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_52' and 'load' operation 64 bit ('mul204_52_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_52'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_352' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_52_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_52' and 'load' operation 64 bit ('mul204_52_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_52'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.764 seconds; current allocated memory: 1.553 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.553 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_353' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_353' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_53_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_53' and 'load' operation 64 bit ('mul204_53_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_53'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_353' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_53_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_53' and 'load' operation 64 bit ('mul204_53_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_53'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_353' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_53_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_53' and 'load' operation 64 bit ('mul204_53_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_53'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.916 seconds; current allocated memory: 1.553 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.553 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_354' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_354' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_54_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_54' and 'load' operation 64 bit ('mul204_54_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_54'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_354' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_54_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_54' and 'load' operation 64 bit ('mul204_54_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_54'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_354' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_54_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_54' and 'load' operation 64 bit ('mul204_54_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_54'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.85 seconds; current allocated memory: 1.554 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.554 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_355' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_355' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_55_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_55' and 'load' operation 64 bit ('mul204_55_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_55'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_355' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_55_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_55' and 'load' operation 64 bit ('mul204_55_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_55'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_355' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_55_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_55' and 'load' operation 64 bit ('mul204_55_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_55'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.555 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.555 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_356' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_356' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_56_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_56' and 'load' operation 64 bit ('mul204_56_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_56'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_356' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_56_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_56' and 'load' operation 64 bit ('mul204_56_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_56'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_356' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_56_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_56' and 'load' operation 64 bit ('mul204_56_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_56'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.581 seconds; current allocated memory: 1.555 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.555 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_357' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_357' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_57_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_57' and 'load' operation 64 bit ('mul204_57_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_57'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_357' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_57_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_57' and 'load' operation 64 bit ('mul204_57_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_57'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_357' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_57_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_57' and 'load' operation 64 bit ('mul204_57_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_57'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.848 seconds; current allocated memory: 1.555 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.556 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_358' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_358' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_58_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_58' and 'load' operation 64 bit ('mul204_58_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_58'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_358' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_58_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_58' and 'load' operation 64 bit ('mul204_58_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_58'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_358' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_58_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_58' and 'load' operation 64 bit ('mul204_58_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_58'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.854 seconds; current allocated memory: 1.556 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.557 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_359' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_359' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_59_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_59' and 'load' operation 64 bit ('mul204_59_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_59'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_359' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_59_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_59' and 'load' operation 64 bit ('mul204_59_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_59'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_359' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_59_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_59' and 'load' operation 64 bit ('mul204_59_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_59'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.557 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.557 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_360' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_360' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_60_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_60' and 'load' operation 64 bit ('mul204_60_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_60'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_360' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_60_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_60' and 'load' operation 64 bit ('mul204_60_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_60'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_360' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_60_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_60' and 'load' operation 64 bit ('mul204_60_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_60'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.797 seconds; current allocated memory: 1.557 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.558 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_361' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_361' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_61_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_61' and 'load' operation 64 bit ('mul204_61_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_61'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_361' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_61_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_61' and 'load' operation 64 bit ('mul204_61_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_61'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_361' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_61_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_61' and 'load' operation 64 bit ('mul204_61_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_61'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.75 seconds; current allocated memory: 1.558 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.558 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_362' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_362' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_62_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_62' and 'load' operation 64 bit ('mul204_62_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_62'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_362' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_62_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_62' and 'load' operation 64 bit ('mul204_62_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_62'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_362' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_62_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_62' and 'load' operation 64 bit ('mul204_62_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_62'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.892 seconds; current allocated memory: 1.558 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.559 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_363' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_363' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_63_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_63' and 'load' operation 64 bit ('mul204_63_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_63'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_363' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_63_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_63' and 'load' operation 64 bit ('mul204_63_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_63'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_363' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_63_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_63' and 'load' operation 64 bit ('mul204_63_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_63'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.559 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.560 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_364' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_364' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_64_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_64' and 'load' operation 64 bit ('mul204_64_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_64'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_364' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_64_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_64' and 'load' operation 64 bit ('mul204_64_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_64'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_364' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_64_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_64' and 'load' operation 64 bit ('mul204_64_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_64'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.643 seconds; current allocated memory: 1.560 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.560 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_365' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_365' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_65_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_65' and 'load' operation 64 bit ('mul204_65_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_65'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_365' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_65_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_65' and 'load' operation 64 bit ('mul204_65_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_65'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_365' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_65_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_65' and 'load' operation 64 bit ('mul204_65_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_65'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.825 seconds; current allocated memory: 1.560 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.560 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_366' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_366' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_66_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_66' and 'load' operation 64 bit ('mul204_66_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_66'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_366' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_66_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_66' and 'load' operation 64 bit ('mul204_66_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_66'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_366' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_66_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_66' and 'load' operation 64 bit ('mul204_66_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_66'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.888 seconds; current allocated memory: 1.561 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.561 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_367' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_367' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_67_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_67' and 'load' operation 64 bit ('mul204_67_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_67'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_367' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_67_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_67' and 'load' operation 64 bit ('mul204_67_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_67'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_367' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_67_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_67' and 'load' operation 64 bit ('mul204_67_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_67'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.561 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.561 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_368' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_368' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_68_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_68' and 'load' operation 64 bit ('mul204_68_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_68'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_368' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_68_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_68' and 'load' operation 64 bit ('mul204_68_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_68'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_368' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_68_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_68' and 'load' operation 64 bit ('mul204_68_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_68'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.739 seconds; current allocated memory: 1.562 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.562 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_369' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_369' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_69_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_69' and 'load' operation 64 bit ('mul204_69_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_69'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_369' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_69_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_69' and 'load' operation 64 bit ('mul204_69_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_69'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_369' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_69_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_69' and 'load' operation 64 bit ('mul204_69_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_69'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.858 seconds; current allocated memory: 1.562 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.562 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_370' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_370' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_70_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_70' and 'load' operation 64 bit ('mul204_70_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_70'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_370' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_70_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_70' and 'load' operation 64 bit ('mul204_70_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_70'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_370' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_70_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_70' and 'load' operation 64 bit ('mul204_70_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_70'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.884 seconds; current allocated memory: 1.563 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.563 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_371' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_371' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_71_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_71' and 'load' operation 64 bit ('mul204_71_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_71'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_371' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_71_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_71' and 'load' operation 64 bit ('mul204_71_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_71'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_371' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_71_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_71' and 'load' operation 64 bit ('mul204_71_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_71'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.563 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.564 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_372' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_372' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_72_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_72' and 'load' operation 64 bit ('mul204_72_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_72'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_372' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_72_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_72' and 'load' operation 64 bit ('mul204_72_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_72'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_372' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_72_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_72' and 'load' operation 64 bit ('mul204_72_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_72'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.732 seconds; current allocated memory: 1.564 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.565 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_373' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_373' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_73_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_73' and 'load' operation 64 bit ('mul204_73_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_73'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_373' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_73_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_73' and 'load' operation 64 bit ('mul204_73_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_73'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_373' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_73_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_73' and 'load' operation 64 bit ('mul204_73_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_73'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.846 seconds; current allocated memory: 1.565 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.565 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_374' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_374' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_74_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_74' and 'load' operation 64 bit ('mul204_74_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_74'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_374' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_74_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_74' and 'load' operation 64 bit ('mul204_74_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_74'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_374' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_74_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_74' and 'load' operation 64 bit ('mul204_74_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_74'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.873 seconds; current allocated memory: 1.565 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.567 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_375' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_375' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_75_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_75' and 'load' operation 64 bit ('mul204_75_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_75'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_375' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_75_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_75' and 'load' operation 64 bit ('mul204_75_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_75'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_375' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_75_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_75' and 'load' operation 64 bit ('mul204_75_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_75'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.567 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.567 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_376' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_376' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_76_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_76' and 'load' operation 64 bit ('mul204_76_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_76'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_376' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_76_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_76' and 'load' operation 64 bit ('mul204_76_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_76'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_376' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_76_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_76' and 'load' operation 64 bit ('mul204_76_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_76'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.714 seconds; current allocated memory: 1.567 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.567 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_377' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_377' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_77_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_77' and 'load' operation 64 bit ('mul204_77_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_77'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_377' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_77_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_77' and 'load' operation 64 bit ('mul204_77_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_77'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_377' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_77_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_77' and 'load' operation 64 bit ('mul204_77_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_77'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.835 seconds; current allocated memory: 1.567 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.567 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_378' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_378' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_78_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_78' and 'load' operation 64 bit ('mul204_78_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_78'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_378' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_78_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_78' and 'load' operation 64 bit ('mul204_78_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_78'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_378' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_78_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_78' and 'load' operation 64 bit ('mul204_78_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_78'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.878 seconds; current allocated memory: 1.568 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_379' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_379' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_79_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_79' and 'load' operation 64 bit ('mul204_79_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_79'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_379' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_79_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_79' and 'load' operation 64 bit ('mul204_79_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_79'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_379' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_79_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_79' and 'load' operation 64 bit ('mul204_79_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_79'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.569 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.569 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_380' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_380' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_80_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_80' and 'load' operation 64 bit ('mul204_80_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_80'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_380' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_80_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_80' and 'load' operation 64 bit ('mul204_80_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_80'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_380' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_80_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_80' and 'load' operation 64 bit ('mul204_80_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_80'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.694 seconds; current allocated memory: 1.569 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.569 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_381' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_381' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_81_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_81' and 'load' operation 64 bit ('mul204_81_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_81'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_381' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_81_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_81' and 'load' operation 64 bit ('mul204_81_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_81'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_381' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_81_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_81' and 'load' operation 64 bit ('mul204_81_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_81'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.834 seconds; current allocated memory: 1.569 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.569 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_382' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_382' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_82_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_82' and 'load' operation 64 bit ('mul204_82_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_82'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_382' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_82_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_82' and 'load' operation 64 bit ('mul204_82_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_82'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_382' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_82_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_82' and 'load' operation 64 bit ('mul204_82_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_82'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.863 seconds; current allocated memory: 1.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_383' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_383' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_83_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_83' and 'load' operation 64 bit ('mul204_83_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_83'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_383' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_83_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_83' and 'load' operation 64 bit ('mul204_83_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_83'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_383' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_83_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_83' and 'load' operation 64 bit ('mul204_83_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_83'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_384' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_384' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_84_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_84' and 'load' operation 64 bit ('mul204_84_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_84'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_384' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_84_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_84' and 'load' operation 64 bit ('mul204_84_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_84'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_384' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_84_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_84' and 'load' operation 64 bit ('mul204_84_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_84'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.69 seconds; current allocated memory: 1.571 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_385' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_385' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_85_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_85' and 'load' operation 64 bit ('mul204_85_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_85'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_385' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_85_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_85' and 'load' operation 64 bit ('mul204_85_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_85'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_385' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_85_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_85' and 'load' operation 64 bit ('mul204_85_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_85'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.834 seconds; current allocated memory: 1.572 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.572 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_386' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_386' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_86_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_86' and 'load' operation 64 bit ('mul204_86_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_86'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_386' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_86_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_86' and 'load' operation 64 bit ('mul204_86_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_86'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_386' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_86_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_86' and 'load' operation 64 bit ('mul204_86_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_86'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.856 seconds; current allocated memory: 1.572 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.572 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_387' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_387' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_87_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_87' and 'load' operation 64 bit ('mul204_87_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_87'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_387' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_87_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_87' and 'load' operation 64 bit ('mul204_87_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_87'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_387' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_87_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_87' and 'load' operation 64 bit ('mul204_87_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_87'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.573 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.574 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_388' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_388' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_88_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_88' and 'load' operation 64 bit ('mul204_88_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_88'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_388' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_88_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_88' and 'load' operation 64 bit ('mul204_88_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_88'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_388' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_88_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_88' and 'load' operation 64 bit ('mul204_88_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_88'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.679 seconds; current allocated memory: 1.574 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.575 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_389' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_389' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_89_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_89' and 'load' operation 64 bit ('mul204_89_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_89'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_389' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_89_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_89' and 'load' operation 64 bit ('mul204_89_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_89'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_389' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_89_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_89' and 'load' operation 64 bit ('mul204_89_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_89'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.824 seconds; current allocated memory: 1.575 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.575 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_390' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_390' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_90_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_90' and 'load' operation 64 bit ('mul204_90_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_90'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_390' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_90_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_90' and 'load' operation 64 bit ('mul204_90_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_90'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_390' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_90_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_90' and 'load' operation 64 bit ('mul204_90_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_90'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.862 seconds; current allocated memory: 1.576 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.577 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_391' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_391' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_91_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_91' and 'load' operation 64 bit ('mul204_91_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_91'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_391' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_91_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_91' and 'load' operation 64 bit ('mul204_91_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_91'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_391' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_91_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_91' and 'load' operation 64 bit ('mul204_91_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_91'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.577 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.577 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_392' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_392' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_92_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_92' and 'load' operation 64 bit ('mul204_92_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_92'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_392' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_92_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_92' and 'load' operation 64 bit ('mul204_92_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_92'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_392' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_92_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_92' and 'load' operation 64 bit ('mul204_92_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_92'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.672 seconds; current allocated memory: 1.577 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_393' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_393' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_93_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_93' and 'load' operation 64 bit ('mul204_93_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_93'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_393' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_93_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_93' and 'load' operation 64 bit ('mul204_93_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_93'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_393' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_93_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_93' and 'load' operation 64 bit ('mul204_93_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_93'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.814 seconds; current allocated memory: 1.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_394' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_394' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_94_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_94' and 'load' operation 64 bit ('mul204_94_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_94'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_394' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_94_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_94' and 'load' operation 64 bit ('mul204_94_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_94'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_394' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_94_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_94' and 'load' operation 64 bit ('mul204_94_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_94'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.847 seconds; current allocated memory: 1.579 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.579 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_395' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_395' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_95_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_95' and 'load' operation 64 bit ('mul204_95_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_95'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_395' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_95_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_95' and 'load' operation 64 bit ('mul204_95_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_95'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_395' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_95_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_95' and 'load' operation 64 bit ('mul204_95_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_95'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.579 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.579 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_396' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_396' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_96_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_96' and 'load' operation 64 bit ('mul204_96_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_96'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_396' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_96_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_96' and 'load' operation 64 bit ('mul204_96_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_96'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_396' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_96_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_96' and 'load' operation 64 bit ('mul204_96_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_96'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.676 seconds; current allocated memory: 1.579 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.580 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_397' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_397' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_97_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_97' and 'load' operation 64 bit ('mul204_97_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_97'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_397' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_97_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_97' and 'load' operation 64 bit ('mul204_97_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_97'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_397' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_97_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_97' and 'load' operation 64 bit ('mul204_97_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_97'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.805 seconds; current allocated memory: 1.581 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.581 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_398' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_398' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_98_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_98' and 'load' operation 64 bit ('mul204_98_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_98'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_398' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_98_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_98' and 'load' operation 64 bit ('mul204_98_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_98'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_398' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_98_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_98' and 'load' operation 64 bit ('mul204_98_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_98'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.835 seconds; current allocated memory: 1.582 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.582 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_399' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_399' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_99_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_99' and 'load' operation 64 bit ('mul204_99_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_99'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_399' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_99_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_99' and 'load' operation 64 bit ('mul204_99_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_99'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_399' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_99_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_99' and 'load' operation 64 bit ('mul204_99_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_99'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.583 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.583 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 31 seconds. CPU system time: 0 seconds. Elapsed time: 33.219 seconds; current allocated memory: 1.619 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.821 seconds; current allocated memory: 1.650 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_3' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_3/m_axi_gmem_0_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_3/m_axi_gmem_0_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_3/m_axi_gmem_0_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_3/m_axi_gmem_0_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_3/m_axi_gmem_0_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_3/m_axi_gmem_0_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_3/m_axi_gmem_0_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_3/m_axi_gmem_0_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_3/m_axi_gmem_0_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_3/m_axi_gmem_0_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_3/m_axi_gmem_0_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_3/m_axi_gmem_0_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.065 seconds; current allocated memory: 1.657 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_31' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_31/m_axi_gmem_1_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_31/m_axi_gmem_1_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_31/m_axi_gmem_1_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_31/m_axi_gmem_1_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_31/m_axi_gmem_1_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_31/m_axi_gmem_1_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_31/m_axi_gmem_1_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_31/m_axi_gmem_1_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_31/m_axi_gmem_1_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_31/m_axi_gmem_1_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_31/m_axi_gmem_1_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_31/m_axi_gmem_1_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_31'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.536 seconds; current allocated memory: 1.658 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_32' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_32/m_axi_gmem_2_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_32/m_axi_gmem_2_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_32/m_axi_gmem_2_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_32/m_axi_gmem_2_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_32/m_axi_gmem_2_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_32/m_axi_gmem_2_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_32/m_axi_gmem_2_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_32/m_axi_gmem_2_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_32/m_axi_gmem_2_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_32/m_axi_gmem_2_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_32/m_axi_gmem_2_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_32/m_axi_gmem_2_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.468 seconds; current allocated memory: 1.660 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_33' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_33/m_axi_gmem_3_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_33/m_axi_gmem_3_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_33/m_axi_gmem_3_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_33/m_axi_gmem_3_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_33/m_axi_gmem_3_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_33/m_axi_gmem_3_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_33/m_axi_gmem_3_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_33/m_axi_gmem_3_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_33/m_axi_gmem_3_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_33/m_axi_gmem_3_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_33/m_axi_gmem_3_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_33/m_axi_gmem_3_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_33'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.579 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_34' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_34/m_axi_gmem_4_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_34/m_axi_gmem_4_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_34/m_axi_gmem_4_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_34/m_axi_gmem_4_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_34/m_axi_gmem_4_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_34/m_axi_gmem_4_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_34/m_axi_gmem_4_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_34/m_axi_gmem_4_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_34/m_axi_gmem_4_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_34/m_axi_gmem_4_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_34/m_axi_gmem_4_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_34/m_axi_gmem_4_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_34'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.473 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_35' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_35/m_axi_gmem_5_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_35/m_axi_gmem_5_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_35/m_axi_gmem_5_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_35/m_axi_gmem_5_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_35/m_axi_gmem_5_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_35/m_axi_gmem_5_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_35/m_axi_gmem_5_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_35/m_axi_gmem_5_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_35/m_axi_gmem_5_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_35/m_axi_gmem_5_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_35/m_axi_gmem_5_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_35/m_axi_gmem_5_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_35'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.558 seconds; current allocated memory: 1.664 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_36' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_36/m_axi_gmem_6_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_36/m_axi_gmem_6_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_36/m_axi_gmem_6_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_36/m_axi_gmem_6_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_36/m_axi_gmem_6_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_36/m_axi_gmem_6_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_36/m_axi_gmem_6_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_36/m_axi_gmem_6_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_36/m_axi_gmem_6_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_36/m_axi_gmem_6_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_36/m_axi_gmem_6_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_36/m_axi_gmem_6_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_36'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.473 seconds; current allocated memory: 1.666 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_37' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_37/m_axi_gmem_7_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_37/m_axi_gmem_7_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_37/m_axi_gmem_7_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_37/m_axi_gmem_7_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_37/m_axi_gmem_7_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_37/m_axi_gmem_7_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_37/m_axi_gmem_7_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_37/m_axi_gmem_7_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_37/m_axi_gmem_7_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_37/m_axi_gmem_7_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_37/m_axi_gmem_7_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_37/m_axi_gmem_7_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_37'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.547 seconds; current allocated memory: 1.667 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_38' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_38/m_axi_gmem_8_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_38/m_axi_gmem_8_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_38/m_axi_gmem_8_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_38/m_axi_gmem_8_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_38/m_axi_gmem_8_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_38/m_axi_gmem_8_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_38/m_axi_gmem_8_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_38/m_axi_gmem_8_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_38/m_axi_gmem_8_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_38/m_axi_gmem_8_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_38/m_axi_gmem_8_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_38/m_axi_gmem_8_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_38'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.486 seconds; current allocated memory: 1.669 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_39' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_39/m_axi_gmem_9_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_39/m_axi_gmem_9_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_39/m_axi_gmem_9_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_39/m_axi_gmem_9_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_39/m_axi_gmem_9_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_39/m_axi_gmem_9_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_39/m_axi_gmem_9_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_39/m_axi_gmem_9_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_39/m_axi_gmem_9_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_39/m_axi_gmem_9_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_39/m_axi_gmem_9_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_39/m_axi_gmem_9_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_39'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.577 seconds; current allocated memory: 1.671 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_310' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_310' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_310/m_axi_gmem_10_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_310/m_axi_gmem_10_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_310/m_axi_gmem_10_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_310/m_axi_gmem_10_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_310/m_axi_gmem_10_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_310/m_axi_gmem_10_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_310/m_axi_gmem_10_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_310/m_axi_gmem_10_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_310/m_axi_gmem_10_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_310/m_axi_gmem_10_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_310/m_axi_gmem_10_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_310/m_axi_gmem_10_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_310'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.494 seconds; current allocated memory: 1.674 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_311' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_311' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_311/m_axi_gmem_11_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_311/m_axi_gmem_11_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_311/m_axi_gmem_11_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_311/m_axi_gmem_11_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_311/m_axi_gmem_11_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_311/m_axi_gmem_11_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_311/m_axi_gmem_11_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_311/m_axi_gmem_11_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_311/m_axi_gmem_11_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_311/m_axi_gmem_11_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_311/m_axi_gmem_11_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_311/m_axi_gmem_11_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_311'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.494 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_312' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_312' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_312/m_axi_gmem_12_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_312/m_axi_gmem_12_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_312/m_axi_gmem_12_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_312/m_axi_gmem_12_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_312/m_axi_gmem_12_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_312/m_axi_gmem_12_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_312/m_axi_gmem_12_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_312/m_axi_gmem_12_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_312/m_axi_gmem_12_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_312/m_axi_gmem_12_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_312/m_axi_gmem_12_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_312/m_axi_gmem_12_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_312'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.553 seconds; current allocated memory: 1.677 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_313' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_313' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_313/m_axi_gmem_13_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_313/m_axi_gmem_13_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_313/m_axi_gmem_13_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_313/m_axi_gmem_13_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_313/m_axi_gmem_13_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_313/m_axi_gmem_13_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_313/m_axi_gmem_13_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_313/m_axi_gmem_13_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_313/m_axi_gmem_13_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_313/m_axi_gmem_13_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_313/m_axi_gmem_13_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_313/m_axi_gmem_13_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_313'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.508 seconds; current allocated memory: 1.678 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_314' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_314' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_314/m_axi_gmem_14_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_314/m_axi_gmem_14_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_314/m_axi_gmem_14_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_314/m_axi_gmem_14_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_314/m_axi_gmem_14_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_314/m_axi_gmem_14_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_314/m_axi_gmem_14_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_314/m_axi_gmem_14_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_314/m_axi_gmem_14_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_314/m_axi_gmem_14_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_314/m_axi_gmem_14_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_314/m_axi_gmem_14_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_314'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.55 seconds; current allocated memory: 1.680 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_315' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_315' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_315/m_axi_gmem_15_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_315/m_axi_gmem_15_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_315/m_axi_gmem_15_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_315/m_axi_gmem_15_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_315/m_axi_gmem_15_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_315/m_axi_gmem_15_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_315/m_axi_gmem_15_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_315/m_axi_gmem_15_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_315/m_axi_gmem_15_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_315/m_axi_gmem_15_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_315/m_axi_gmem_15_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_315/m_axi_gmem_15_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_315'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.543 seconds; current allocated memory: 1.681 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_316' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_316' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_316/m_axi_gmem_16_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_316/m_axi_gmem_16_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_316/m_axi_gmem_16_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_316/m_axi_gmem_16_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_316/m_axi_gmem_16_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_316/m_axi_gmem_16_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_316/m_axi_gmem_16_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_316/m_axi_gmem_16_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_316/m_axi_gmem_16_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_316/m_axi_gmem_16_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_316/m_axi_gmem_16_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_316/m_axi_gmem_16_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_316'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.488 seconds; current allocated memory: 1.682 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_317' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_317' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_317/m_axi_gmem_17_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_317/m_axi_gmem_17_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_317/m_axi_gmem_17_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_317/m_axi_gmem_17_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_317/m_axi_gmem_17_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_317/m_axi_gmem_17_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_317/m_axi_gmem_17_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_317/m_axi_gmem_17_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_317/m_axi_gmem_17_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_317/m_axi_gmem_17_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_317/m_axi_gmem_17_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_317/m_axi_gmem_17_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_317'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.541 seconds; current allocated memory: 1.684 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_318' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_318' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_318/m_axi_gmem_18_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_318/m_axi_gmem_18_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_318/m_axi_gmem_18_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_318/m_axi_gmem_18_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_318/m_axi_gmem_18_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_318/m_axi_gmem_18_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_318/m_axi_gmem_18_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_318/m_axi_gmem_18_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_318/m_axi_gmem_18_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_318/m_axi_gmem_18_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_318/m_axi_gmem_18_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_318/m_axi_gmem_18_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_318'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.532 seconds; current allocated memory: 1.685 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_319' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_319' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_319/m_axi_gmem_19_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_319/m_axi_gmem_19_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_319/m_axi_gmem_19_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_319/m_axi_gmem_19_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_319/m_axi_gmem_19_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_319/m_axi_gmem_19_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_319/m_axi_gmem_19_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_319/m_axi_gmem_19_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_319/m_axi_gmem_19_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_319/m_axi_gmem_19_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_319/m_axi_gmem_19_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_319/m_axi_gmem_19_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_319'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.559 seconds; current allocated memory: 1.688 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_320' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_320' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_320/m_axi_gmem_20_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_320/m_axi_gmem_20_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_320/m_axi_gmem_20_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_320/m_axi_gmem_20_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_320/m_axi_gmem_20_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_320/m_axi_gmem_20_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_320/m_axi_gmem_20_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_320/m_axi_gmem_20_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_320/m_axi_gmem_20_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_320/m_axi_gmem_20_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_320/m_axi_gmem_20_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_320/m_axi_gmem_20_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_320'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.523 seconds; current allocated memory: 1.690 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_321' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_321' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_321/m_axi_gmem_21_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_321/m_axi_gmem_21_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_321/m_axi_gmem_21_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_321/m_axi_gmem_21_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_321/m_axi_gmem_21_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_321/m_axi_gmem_21_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_321/m_axi_gmem_21_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_321/m_axi_gmem_21_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_321/m_axi_gmem_21_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_321/m_axi_gmem_21_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_321/m_axi_gmem_21_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_321/m_axi_gmem_21_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_321'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.607 seconds; current allocated memory: 1.691 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_322' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_322' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_322/m_axi_gmem_22_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_322/m_axi_gmem_22_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_322/m_axi_gmem_22_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_322/m_axi_gmem_22_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_322/m_axi_gmem_22_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_322/m_axi_gmem_22_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_322/m_axi_gmem_22_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_322/m_axi_gmem_22_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_322/m_axi_gmem_22_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_322/m_axi_gmem_22_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_322/m_axi_gmem_22_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_322/m_axi_gmem_22_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_322'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.552 seconds; current allocated memory: 1.694 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_323' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_323' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_323/m_axi_gmem_23_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_323/m_axi_gmem_23_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_323/m_axi_gmem_23_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_323/m_axi_gmem_23_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_323/m_axi_gmem_23_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_323/m_axi_gmem_23_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_323/m_axi_gmem_23_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_323/m_axi_gmem_23_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_323/m_axi_gmem_23_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_323/m_axi_gmem_23_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_323/m_axi_gmem_23_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_323/m_axi_gmem_23_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_323'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.499 seconds; current allocated memory: 1.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_324' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_324' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_324/m_axi_gmem_24_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_324/m_axi_gmem_24_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_324/m_axi_gmem_24_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_324/m_axi_gmem_24_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_324/m_axi_gmem_24_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_324/m_axi_gmem_24_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_324/m_axi_gmem_24_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_324/m_axi_gmem_24_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_324/m_axi_gmem_24_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_324/m_axi_gmem_24_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_324/m_axi_gmem_24_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_324/m_axi_gmem_24_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_324'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.533 seconds; current allocated memory: 1.698 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_325' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_325' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_325/m_axi_gmem_25_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_325/m_axi_gmem_25_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_325/m_axi_gmem_25_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_325/m_axi_gmem_25_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_325/m_axi_gmem_25_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_325/m_axi_gmem_25_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_325/m_axi_gmem_25_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_325/m_axi_gmem_25_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_325/m_axi_gmem_25_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_325/m_axi_gmem_25_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_325/m_axi_gmem_25_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_325/m_axi_gmem_25_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_325'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.519 seconds; current allocated memory: 1.699 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_326' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_326' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_326/m_axi_gmem_26_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_326/m_axi_gmem_26_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_326/m_axi_gmem_26_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_326/m_axi_gmem_26_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_326/m_axi_gmem_26_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_326/m_axi_gmem_26_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_326/m_axi_gmem_26_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_326/m_axi_gmem_26_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_326/m_axi_gmem_26_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_326/m_axi_gmem_26_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_326/m_axi_gmem_26_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_326/m_axi_gmem_26_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_326'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.545 seconds; current allocated memory: 1.701 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_327' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_327' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_327/m_axi_gmem_27_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_327/m_axi_gmem_27_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_327/m_axi_gmem_27_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_327/m_axi_gmem_27_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_327/m_axi_gmem_27_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_327/m_axi_gmem_27_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_327/m_axi_gmem_27_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_327/m_axi_gmem_27_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_327/m_axi_gmem_27_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_327/m_axi_gmem_27_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_327/m_axi_gmem_27_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_327/m_axi_gmem_27_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_327'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.499 seconds; current allocated memory: 1.702 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_328' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_328' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_328/m_axi_gmem_28_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_328/m_axi_gmem_28_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_328/m_axi_gmem_28_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_328/m_axi_gmem_28_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_328/m_axi_gmem_28_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_328/m_axi_gmem_28_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_328/m_axi_gmem_28_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_328/m_axi_gmem_28_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_328/m_axi_gmem_28_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_328/m_axi_gmem_28_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_328/m_axi_gmem_28_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_328/m_axi_gmem_28_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_328'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.566 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_329' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_329' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_329/m_axi_gmem_29_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_329/m_axi_gmem_29_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_329/m_axi_gmem_29_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_329/m_axi_gmem_29_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_329/m_axi_gmem_29_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_329/m_axi_gmem_29_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_329/m_axi_gmem_29_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_329/m_axi_gmem_29_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_329/m_axi_gmem_29_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_329/m_axi_gmem_29_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_329/m_axi_gmem_29_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_329/m_axi_gmem_29_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_329'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.531 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_330' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_330' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_330/m_axi_gmem_30_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_330/m_axi_gmem_30_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_330/m_axi_gmem_30_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_330/m_axi_gmem_30_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_330/m_axi_gmem_30_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_330/m_axi_gmem_30_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_330/m_axi_gmem_30_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_330/m_axi_gmem_30_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_330/m_axi_gmem_30_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_330/m_axi_gmem_30_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_330/m_axi_gmem_30_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_330/m_axi_gmem_30_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_330'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.595 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_331' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_331' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_331/m_axi_gmem_31_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_331/m_axi_gmem_31_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_331/m_axi_gmem_31_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_331/m_axi_gmem_31_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_331/m_axi_gmem_31_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_331/m_axi_gmem_31_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_331/m_axi_gmem_31_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_331/m_axi_gmem_31_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_331/m_axi_gmem_31_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_331/m_axi_gmem_31_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_331/m_axi_gmem_31_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_331/m_axi_gmem_31_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_331'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.573 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_332' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_332' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_332/m_axi_gmem_32_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_332/m_axi_gmem_32_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_332/m_axi_gmem_32_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_332/m_axi_gmem_32_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_332/m_axi_gmem_32_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_332/m_axi_gmem_32_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_332/m_axi_gmem_32_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_332/m_axi_gmem_32_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_332/m_axi_gmem_32_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_332/m_axi_gmem_32_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_332/m_axi_gmem_32_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_332/m_axi_gmem_32_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_332'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.475 seconds; current allocated memory: 1.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_333' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_333' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_333/m_axi_gmem_33_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_333/m_axi_gmem_33_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_333/m_axi_gmem_33_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_333/m_axi_gmem_33_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_333/m_axi_gmem_33_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_333/m_axi_gmem_33_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_333/m_axi_gmem_33_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_333/m_axi_gmem_33_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_333/m_axi_gmem_33_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_333/m_axi_gmem_33_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_333/m_axi_gmem_33_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_333/m_axi_gmem_33_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_333'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.571 seconds; current allocated memory: 1.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_334' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_334' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_334/m_axi_gmem_34_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_334/m_axi_gmem_34_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_334/m_axi_gmem_34_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_334/m_axi_gmem_34_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_334/m_axi_gmem_34_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_334/m_axi_gmem_34_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_334/m_axi_gmem_34_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_334/m_axi_gmem_34_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_334/m_axi_gmem_34_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_334/m_axi_gmem_34_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_334/m_axi_gmem_34_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_334/m_axi_gmem_34_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_334'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.486 seconds; current allocated memory: 1.714 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_335' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_335' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_335/m_axi_gmem_35_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_335/m_axi_gmem_35_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_335/m_axi_gmem_35_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_335/m_axi_gmem_35_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_335/m_axi_gmem_35_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_335/m_axi_gmem_35_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_335/m_axi_gmem_35_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_335/m_axi_gmem_35_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_335/m_axi_gmem_35_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_335/m_axi_gmem_35_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_335/m_axi_gmem_35_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_335/m_axi_gmem_35_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_335'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.575 seconds; current allocated memory: 1.715 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_336' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_336' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_336/m_axi_gmem_36_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_336/m_axi_gmem_36_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_336/m_axi_gmem_36_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_336/m_axi_gmem_36_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_336/m_axi_gmem_36_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_336/m_axi_gmem_36_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_336/m_axi_gmem_36_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_336/m_axi_gmem_36_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_336/m_axi_gmem_36_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_336/m_axi_gmem_36_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_336/m_axi_gmem_36_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_336/m_axi_gmem_36_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_336'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.466 seconds; current allocated memory: 1.718 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_337' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_337' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_337/m_axi_gmem_37_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_337/m_axi_gmem_37_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_337/m_axi_gmem_37_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_337/m_axi_gmem_37_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_337/m_axi_gmem_37_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_337/m_axi_gmem_37_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_337/m_axi_gmem_37_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_337/m_axi_gmem_37_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_337/m_axi_gmem_37_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_337/m_axi_gmem_37_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_337/m_axi_gmem_37_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_337/m_axi_gmem_37_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_337'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.583 seconds; current allocated memory: 1.718 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_338' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_338' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_338/m_axi_gmem_38_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_338/m_axi_gmem_38_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_338/m_axi_gmem_38_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_338/m_axi_gmem_38_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_338/m_axi_gmem_38_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_338/m_axi_gmem_38_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_338/m_axi_gmem_38_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_338/m_axi_gmem_38_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_338/m_axi_gmem_38_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_338/m_axi_gmem_38_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_338/m_axi_gmem_38_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_338/m_axi_gmem_38_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_338'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.506 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_339' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_339' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_339/m_axi_gmem_39_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_339/m_axi_gmem_39_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_339/m_axi_gmem_39_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_339/m_axi_gmem_39_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_339/m_axi_gmem_39_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_339/m_axi_gmem_39_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_339/m_axi_gmem_39_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_339/m_axi_gmem_39_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_339/m_axi_gmem_39_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_339/m_axi_gmem_39_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_339/m_axi_gmem_39_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_339/m_axi_gmem_39_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_339'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.572 seconds; current allocated memory: 1.722 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_340' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_340' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_340/m_axi_gmem_40_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_340/m_axi_gmem_40_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_340/m_axi_gmem_40_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_340/m_axi_gmem_40_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_340/m_axi_gmem_40_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_340/m_axi_gmem_40_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_340/m_axi_gmem_40_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_340/m_axi_gmem_40_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_340/m_axi_gmem_40_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_340/m_axi_gmem_40_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_340/m_axi_gmem_40_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_340/m_axi_gmem_40_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_340'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.725 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_341' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_341' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_341/m_axi_gmem_41_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_341/m_axi_gmem_41_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_341/m_axi_gmem_41_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_341/m_axi_gmem_41_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_341/m_axi_gmem_41_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_341/m_axi_gmem_41_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_341/m_axi_gmem_41_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_341/m_axi_gmem_41_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_341/m_axi_gmem_41_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_341/m_axi_gmem_41_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_341/m_axi_gmem_41_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_341/m_axi_gmem_41_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_341'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.496 seconds; current allocated memory: 1.726 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_342' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_342' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_342/m_axi_gmem_42_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_342/m_axi_gmem_42_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_342/m_axi_gmem_42_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_342/m_axi_gmem_42_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_342/m_axi_gmem_42_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_342/m_axi_gmem_42_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_342/m_axi_gmem_42_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_342/m_axi_gmem_42_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_342/m_axi_gmem_42_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_342/m_axi_gmem_42_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_342/m_axi_gmem_42_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_342/m_axi_gmem_42_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_342'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.602 seconds; current allocated memory: 1.728 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_343' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_343' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_343/m_axi_gmem_43_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_343/m_axi_gmem_43_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_343/m_axi_gmem_43_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_343/m_axi_gmem_43_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_343/m_axi_gmem_43_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_343/m_axi_gmem_43_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_343/m_axi_gmem_43_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_343/m_axi_gmem_43_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_343/m_axi_gmem_43_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_343/m_axi_gmem_43_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_343/m_axi_gmem_43_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_343/m_axi_gmem_43_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_343'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.459 seconds; current allocated memory: 1.729 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_344' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_344' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_344/m_axi_gmem_44_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_344/m_axi_gmem_44_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_344/m_axi_gmem_44_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_344/m_axi_gmem_44_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_344/m_axi_gmem_44_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_344/m_axi_gmem_44_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_344/m_axi_gmem_44_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_344/m_axi_gmem_44_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_344/m_axi_gmem_44_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_344/m_axi_gmem_44_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_344/m_axi_gmem_44_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_344/m_axi_gmem_44_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_344'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_345' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_345' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_345/m_axi_gmem_45_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_345/m_axi_gmem_45_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_345/m_axi_gmem_45_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_345/m_axi_gmem_45_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_345/m_axi_gmem_45_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_345/m_axi_gmem_45_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_345/m_axi_gmem_45_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_345/m_axi_gmem_45_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_345/m_axi_gmem_45_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_345/m_axi_gmem_45_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_345/m_axi_gmem_45_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_345/m_axi_gmem_45_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_345'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.436 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_346' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_346' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_346/m_axi_gmem_46_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_346/m_axi_gmem_46_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_346/m_axi_gmem_46_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_346/m_axi_gmem_46_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_346/m_axi_gmem_46_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_346/m_axi_gmem_46_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_346/m_axi_gmem_46_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_346/m_axi_gmem_46_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_346/m_axi_gmem_46_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_346/m_axi_gmem_46_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_346/m_axi_gmem_46_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_346/m_axi_gmem_46_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_346'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.626 seconds; current allocated memory: 1.733 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_347' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_347' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_347/m_axi_gmem_47_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_347/m_axi_gmem_47_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_347/m_axi_gmem_47_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_347/m_axi_gmem_47_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_347/m_axi_gmem_47_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_347/m_axi_gmem_47_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_347/m_axi_gmem_47_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_347/m_axi_gmem_47_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_347/m_axi_gmem_47_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_347/m_axi_gmem_47_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_347/m_axi_gmem_47_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_347/m_axi_gmem_47_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_347'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.49 seconds; current allocated memory: 1.735 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_348' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_348' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_348/m_axi_gmem_48_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_348/m_axi_gmem_48_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_348/m_axi_gmem_48_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_348/m_axi_gmem_48_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_348/m_axi_gmem_48_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_348/m_axi_gmem_48_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_348/m_axi_gmem_48_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_348/m_axi_gmem_48_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_348/m_axi_gmem_48_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_348/m_axi_gmem_48_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_348/m_axi_gmem_48_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_348/m_axi_gmem_48_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_348'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.523 seconds; current allocated memory: 1.736 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_349' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_349' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_349/m_axi_gmem_49_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_349/m_axi_gmem_49_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_349/m_axi_gmem_49_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_349/m_axi_gmem_49_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_349/m_axi_gmem_49_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_349/m_axi_gmem_49_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_349/m_axi_gmem_49_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_349/m_axi_gmem_49_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_349/m_axi_gmem_49_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_349/m_axi_gmem_49_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_349/m_axi_gmem_49_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_349/m_axi_gmem_49_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_349'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.633 seconds; current allocated memory: 1.739 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_350' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_350' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_350/m_axi_gmem_50_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_350/m_axi_gmem_50_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_350/m_axi_gmem_50_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_350/m_axi_gmem_50_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_350/m_axi_gmem_50_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_350/m_axi_gmem_50_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_350/m_axi_gmem_50_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_350/m_axi_gmem_50_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_350/m_axi_gmem_50_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_350/m_axi_gmem_50_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_350/m_axi_gmem_50_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_350/m_axi_gmem_50_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_350'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.448 seconds; current allocated memory: 1.741 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_351' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_351' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_351/m_axi_gmem_51_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_351/m_axi_gmem_51_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_351/m_axi_gmem_51_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_351/m_axi_gmem_51_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_351/m_axi_gmem_51_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_351/m_axi_gmem_51_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_351/m_axi_gmem_51_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_351/m_axi_gmem_51_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_351/m_axi_gmem_51_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_351/m_axi_gmem_51_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_351/m_axi_gmem_51_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_351/m_axi_gmem_51_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_351'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.635 seconds; current allocated memory: 1.742 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_352' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_352' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_352/m_axi_gmem_52_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_352/m_axi_gmem_52_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_352/m_axi_gmem_52_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_352/m_axi_gmem_52_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_352/m_axi_gmem_52_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_352/m_axi_gmem_52_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_352/m_axi_gmem_52_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_352/m_axi_gmem_52_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_352/m_axi_gmem_52_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_352/m_axi_gmem_52_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_352/m_axi_gmem_52_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_352/m_axi_gmem_52_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_352'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.413 seconds; current allocated memory: 1.743 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_353' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_353' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_353/m_axi_gmem_53_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_353/m_axi_gmem_53_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_353/m_axi_gmem_53_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_353/m_axi_gmem_53_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_353/m_axi_gmem_53_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_353/m_axi_gmem_53_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_353/m_axi_gmem_53_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_353/m_axi_gmem_53_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_353/m_axi_gmem_53_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_353/m_axi_gmem_53_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_353/m_axi_gmem_53_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_353/m_axi_gmem_53_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_353'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.644 seconds; current allocated memory: 1.744 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_354' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_354' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_354/m_axi_gmem_54_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_354/m_axi_gmem_54_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_354/m_axi_gmem_54_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_354/m_axi_gmem_54_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_354/m_axi_gmem_54_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_354/m_axi_gmem_54_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_354/m_axi_gmem_54_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_354/m_axi_gmem_54_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_354/m_axi_gmem_54_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_354/m_axi_gmem_54_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_354/m_axi_gmem_54_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_354/m_axi_gmem_54_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_354'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.426 seconds; current allocated memory: 1.746 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_355' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_355' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_355/m_axi_gmem_55_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_355/m_axi_gmem_55_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_355/m_axi_gmem_55_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_355/m_axi_gmem_55_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_355/m_axi_gmem_55_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_355/m_axi_gmem_55_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_355/m_axi_gmem_55_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_355/m_axi_gmem_55_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_355/m_axi_gmem_55_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_355/m_axi_gmem_55_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_355/m_axi_gmem_55_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_355/m_axi_gmem_55_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_355'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.748 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_356' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_356' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_356/m_axi_gmem_56_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_356/m_axi_gmem_56_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_356/m_axi_gmem_56_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_356/m_axi_gmem_56_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_356/m_axi_gmem_56_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_356/m_axi_gmem_56_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_356/m_axi_gmem_56_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_356/m_axi_gmem_56_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_356/m_axi_gmem_56_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_356/m_axi_gmem_56_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_356/m_axi_gmem_56_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_356/m_axi_gmem_56_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_356'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.448 seconds; current allocated memory: 1.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_357' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_357' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_357/m_axi_gmem_57_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_357/m_axi_gmem_57_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_357/m_axi_gmem_57_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_357/m_axi_gmem_57_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_357/m_axi_gmem_57_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_357/m_axi_gmem_57_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_357/m_axi_gmem_57_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_357/m_axi_gmem_57_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_357/m_axi_gmem_57_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_357/m_axi_gmem_57_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_357/m_axi_gmem_57_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_357/m_axi_gmem_57_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_357'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.515 seconds; current allocated memory: 1.750 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_358' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_358' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_358/m_axi_gmem_58_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_358/m_axi_gmem_58_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_358/m_axi_gmem_58_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_358/m_axi_gmem_58_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_358/m_axi_gmem_58_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_358/m_axi_gmem_58_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_358/m_axi_gmem_58_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_358/m_axi_gmem_58_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_358/m_axi_gmem_58_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_358/m_axi_gmem_58_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_358/m_axi_gmem_58_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_358/m_axi_gmem_58_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_358'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.654 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_359' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_359' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_359/m_axi_gmem_59_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_359/m_axi_gmem_59_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_359/m_axi_gmem_59_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_359/m_axi_gmem_59_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_359/m_axi_gmem_59_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_359/m_axi_gmem_59_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_359/m_axi_gmem_59_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_359/m_axi_gmem_59_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_359/m_axi_gmem_59_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_359/m_axi_gmem_59_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_359/m_axi_gmem_59_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_359/m_axi_gmem_59_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_359'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.438 seconds; current allocated memory: 1.754 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_360' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_360' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_360/m_axi_gmem_60_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_360/m_axi_gmem_60_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_360/m_axi_gmem_60_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_360/m_axi_gmem_60_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_360/m_axi_gmem_60_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_360/m_axi_gmem_60_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_360/m_axi_gmem_60_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_360/m_axi_gmem_60_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_360/m_axi_gmem_60_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_360/m_axi_gmem_60_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_360/m_axi_gmem_60_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_360/m_axi_gmem_60_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_360'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.664 seconds; current allocated memory: 1.756 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_361' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_361' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_361/m_axi_gmem_61_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_361/m_axi_gmem_61_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_361/m_axi_gmem_61_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_361/m_axi_gmem_61_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_361/m_axi_gmem_61_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_361/m_axi_gmem_61_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_361/m_axi_gmem_61_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_361/m_axi_gmem_61_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_361/m_axi_gmem_61_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_361/m_axi_gmem_61_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_361/m_axi_gmem_61_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_361/m_axi_gmem_61_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_361'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.395 seconds; current allocated memory: 1.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_362' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_362' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_362/m_axi_gmem_62_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_362/m_axi_gmem_62_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_362/m_axi_gmem_62_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_362/m_axi_gmem_62_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_362/m_axi_gmem_62_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_362/m_axi_gmem_62_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_362/m_axi_gmem_62_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_362/m_axi_gmem_62_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_362/m_axi_gmem_62_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_362/m_axi_gmem_62_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_362/m_axi_gmem_62_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_362/m_axi_gmem_62_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_362'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.677 seconds; current allocated memory: 1.760 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_363' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_363' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_363/m_axi_gmem_63_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_363/m_axi_gmem_63_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_363/m_axi_gmem_63_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_363/m_axi_gmem_63_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_363/m_axi_gmem_63_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_363/m_axi_gmem_63_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_363/m_axi_gmem_63_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_363/m_axi_gmem_63_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_363/m_axi_gmem_63_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_363/m_axi_gmem_63_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_363/m_axi_gmem_63_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_363/m_axi_gmem_63_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_363'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.398 seconds; current allocated memory: 1.761 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_364' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_364' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_364/m_axi_gmem_64_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_364/m_axi_gmem_64_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_364/m_axi_gmem_64_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_364/m_axi_gmem_64_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_364/m_axi_gmem_64_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_364/m_axi_gmem_64_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_364/m_axi_gmem_64_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_364/m_axi_gmem_64_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_364/m_axi_gmem_64_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_364/m_axi_gmem_64_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_364/m_axi_gmem_64_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_364/m_axi_gmem_64_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_364'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.676 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_365' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_365' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_365/m_axi_gmem_65_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_365/m_axi_gmem_65_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_365/m_axi_gmem_65_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_365/m_axi_gmem_65_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_365/m_axi_gmem_65_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_365/m_axi_gmem_65_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_365/m_axi_gmem_65_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_365/m_axi_gmem_65_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_365/m_axi_gmem_65_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_365/m_axi_gmem_65_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_365/m_axi_gmem_65_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_365/m_axi_gmem_65_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_365'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.424 seconds; current allocated memory: 1.764 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_366' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_366' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_366/m_axi_gmem_66_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_366/m_axi_gmem_66_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_366/m_axi_gmem_66_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_366/m_axi_gmem_66_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_366/m_axi_gmem_66_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_366/m_axi_gmem_66_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_366/m_axi_gmem_66_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_366/m_axi_gmem_66_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_366/m_axi_gmem_66_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_366/m_axi_gmem_66_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_366/m_axi_gmem_66_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_366/m_axi_gmem_66_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_366'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.489 seconds; current allocated memory: 1.766 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_367' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_367' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_367/m_axi_gmem_67_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_367/m_axi_gmem_67_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_367/m_axi_gmem_67_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_367/m_axi_gmem_67_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_367/m_axi_gmem_67_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_367/m_axi_gmem_67_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_367/m_axi_gmem_67_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_367/m_axi_gmem_67_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_367/m_axi_gmem_67_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_367/m_axi_gmem_67_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_367/m_axi_gmem_67_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_367/m_axi_gmem_67_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_367'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.691 seconds; current allocated memory: 1.767 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_368' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_368' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_368/m_axi_gmem_68_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_368/m_axi_gmem_68_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_368/m_axi_gmem_68_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_368/m_axi_gmem_68_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_368/m_axi_gmem_68_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_368/m_axi_gmem_68_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_368/m_axi_gmem_68_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_368/m_axi_gmem_68_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_368/m_axi_gmem_68_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_368/m_axi_gmem_68_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_368/m_axi_gmem_68_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_368/m_axi_gmem_68_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_368'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.411 seconds; current allocated memory: 1.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_369' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_369' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_369/m_axi_gmem_69_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_369/m_axi_gmem_69_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_369/m_axi_gmem_69_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_369/m_axi_gmem_69_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_369/m_axi_gmem_69_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_369/m_axi_gmem_69_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_369/m_axi_gmem_69_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_369/m_axi_gmem_69_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_369/m_axi_gmem_69_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_369/m_axi_gmem_69_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_369/m_axi_gmem_69_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_369/m_axi_gmem_69_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_369'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.692 seconds; current allocated memory: 1.771 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_370' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_370' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_370/m_axi_gmem_70_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_370/m_axi_gmem_70_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_370/m_axi_gmem_70_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_370/m_axi_gmem_70_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_370/m_axi_gmem_70_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_370/m_axi_gmem_70_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_370/m_axi_gmem_70_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_370/m_axi_gmem_70_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_370/m_axi_gmem_70_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_370/m_axi_gmem_70_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_370/m_axi_gmem_70_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_370/m_axi_gmem_70_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_370'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.37 seconds; current allocated memory: 1.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_371' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_371' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_371/m_axi_gmem_71_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_371/m_axi_gmem_71_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_371/m_axi_gmem_71_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_371/m_axi_gmem_71_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_371/m_axi_gmem_71_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_371/m_axi_gmem_71_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_371/m_axi_gmem_71_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_371/m_axi_gmem_71_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_371/m_axi_gmem_71_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_371/m_axi_gmem_71_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_371/m_axi_gmem_71_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_371/m_axi_gmem_71_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_371'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.698 seconds; current allocated memory: 1.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_372' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_372' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_372/m_axi_gmem_72_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_372/m_axi_gmem_72_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_372/m_axi_gmem_72_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_372/m_axi_gmem_72_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_372/m_axi_gmem_72_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_372/m_axi_gmem_72_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_372/m_axi_gmem_72_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_372/m_axi_gmem_72_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_372/m_axi_gmem_72_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_372/m_axi_gmem_72_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_372/m_axi_gmem_72_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_372/m_axi_gmem_72_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_372'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.377 seconds; current allocated memory: 1.777 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_373' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_373' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_373/m_axi_gmem_73_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_373/m_axi_gmem_73_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_373/m_axi_gmem_73_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_373/m_axi_gmem_73_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_373/m_axi_gmem_73_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_373/m_axi_gmem_73_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_373/m_axi_gmem_73_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_373/m_axi_gmem_73_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_373/m_axi_gmem_73_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_373/m_axi_gmem_73_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_373/m_axi_gmem_73_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_373/m_axi_gmem_73_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_373'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.743 seconds; current allocated memory: 1.778 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_374' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_374' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_374/m_axi_gmem_74_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_374/m_axi_gmem_74_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_374/m_axi_gmem_74_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_374/m_axi_gmem_74_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_374/m_axi_gmem_74_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_374/m_axi_gmem_74_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_374/m_axi_gmem_74_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_374/m_axi_gmem_74_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_374/m_axi_gmem_74_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_374/m_axi_gmem_74_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_374/m_axi_gmem_74_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_374/m_axi_gmem_74_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_374'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.361 seconds; current allocated memory: 1.779 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_375' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_375' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_375/m_axi_gmem_75_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_375/m_axi_gmem_75_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_375/m_axi_gmem_75_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_375/m_axi_gmem_75_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_375/m_axi_gmem_75_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_375/m_axi_gmem_75_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_375/m_axi_gmem_75_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_375/m_axi_gmem_75_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_375/m_axi_gmem_75_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_375/m_axi_gmem_75_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_375/m_axi_gmem_75_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_375/m_axi_gmem_75_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_375'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.466 seconds; current allocated memory: 1.780 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_376' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_376' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_376/m_axi_gmem_76_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_376/m_axi_gmem_76_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_376/m_axi_gmem_76_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_376/m_axi_gmem_76_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_376/m_axi_gmem_76_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_376/m_axi_gmem_76_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_376/m_axi_gmem_76_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_376/m_axi_gmem_76_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_376/m_axi_gmem_76_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_376/m_axi_gmem_76_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_376/m_axi_gmem_76_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_376/m_axi_gmem_76_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_376'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.783 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_377' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_377' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_377/m_axi_gmem_77_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_377/m_axi_gmem_77_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_377/m_axi_gmem_77_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_377/m_axi_gmem_77_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_377/m_axi_gmem_77_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_377/m_axi_gmem_77_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_377/m_axi_gmem_77_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_377/m_axi_gmem_77_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_377/m_axi_gmem_77_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_377/m_axi_gmem_77_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_377/m_axi_gmem_77_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_377/m_axi_gmem_77_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_377'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.383 seconds; current allocated memory: 1.784 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_378' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_378' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_378/m_axi_gmem_78_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_378/m_axi_gmem_78_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_378/m_axi_gmem_78_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_378/m_axi_gmem_78_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_378/m_axi_gmem_78_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_378/m_axi_gmem_78_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_378/m_axi_gmem_78_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_378/m_axi_gmem_78_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_378/m_axi_gmem_78_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_378/m_axi_gmem_78_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_378/m_axi_gmem_78_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_378/m_axi_gmem_78_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_378'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.726 seconds; current allocated memory: 1.786 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_379' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_379' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_379/m_axi_gmem_79_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_379/m_axi_gmem_79_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_379/m_axi_gmem_79_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_379/m_axi_gmem_79_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_379/m_axi_gmem_79_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_379/m_axi_gmem_79_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_379/m_axi_gmem_79_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_379/m_axi_gmem_79_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_379/m_axi_gmem_79_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_379/m_axi_gmem_79_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_379/m_axi_gmem_79_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_379/m_axi_gmem_79_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_379'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.346 seconds; current allocated memory: 1.787 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_380' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_380' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_380/m_axi_gmem_80_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_380/m_axi_gmem_80_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_380/m_axi_gmem_80_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_380/m_axi_gmem_80_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_380/m_axi_gmem_80_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_380/m_axi_gmem_80_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_380/m_axi_gmem_80_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_380/m_axi_gmem_80_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_380/m_axi_gmem_80_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_380/m_axi_gmem_80_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_380/m_axi_gmem_80_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_380/m_axi_gmem_80_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_380'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.725 seconds; current allocated memory: 1.790 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_381' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_381' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_381/m_axi_gmem_81_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_381/m_axi_gmem_81_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_381/m_axi_gmem_81_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_381/m_axi_gmem_81_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_381/m_axi_gmem_81_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_381/m_axi_gmem_81_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_381/m_axi_gmem_81_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_381/m_axi_gmem_81_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_381/m_axi_gmem_81_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_381/m_axi_gmem_81_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_381/m_axi_gmem_81_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_381/m_axi_gmem_81_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_381'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.33 seconds; current allocated memory: 1.791 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_382' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_382' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_382/m_axi_gmem_82_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_382/m_axi_gmem_82_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_382/m_axi_gmem_82_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_382/m_axi_gmem_82_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_382/m_axi_gmem_82_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_382/m_axi_gmem_82_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_382/m_axi_gmem_82_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_382/m_axi_gmem_82_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_382/m_axi_gmem_82_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_382/m_axi_gmem_82_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_382/m_axi_gmem_82_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_382/m_axi_gmem_82_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_382'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.739 seconds; current allocated memory: 1.793 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_383' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_383' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_383/m_axi_gmem_83_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_383/m_axi_gmem_83_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_383/m_axi_gmem_83_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_383/m_axi_gmem_83_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_383/m_axi_gmem_83_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_383/m_axi_gmem_83_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_383/m_axi_gmem_83_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_383/m_axi_gmem_83_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_383/m_axi_gmem_83_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_383/m_axi_gmem_83_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_383/m_axi_gmem_83_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_383/m_axi_gmem_83_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_383'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.371 seconds; current allocated memory: 1.794 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_384' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_384' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_384/m_axi_gmem_84_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_384/m_axi_gmem_84_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_384/m_axi_gmem_84_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_384/m_axi_gmem_84_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_384/m_axi_gmem_84_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_384/m_axi_gmem_84_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_384/m_axi_gmem_84_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_384/m_axi_gmem_84_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_384/m_axi_gmem_84_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_384/m_axi_gmem_84_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_384/m_axi_gmem_84_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_384/m_axi_gmem_84_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_384'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.43 seconds; current allocated memory: 1.795 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_385' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_385' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_385/m_axi_gmem_85_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_385/m_axi_gmem_85_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_385/m_axi_gmem_85_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_385/m_axi_gmem_85_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_385/m_axi_gmem_85_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_385/m_axi_gmem_85_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_385/m_axi_gmem_85_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_385/m_axi_gmem_85_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_385/m_axi_gmem_85_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_385/m_axi_gmem_85_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_385/m_axi_gmem_85_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_385/m_axi_gmem_85_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_385'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.749 seconds; current allocated memory: 1.797 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_386' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_386' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_386/m_axi_gmem_86_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_386/m_axi_gmem_86_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_386/m_axi_gmem_86_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_386/m_axi_gmem_86_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_386/m_axi_gmem_86_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_386/m_axi_gmem_86_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_386/m_axi_gmem_86_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_386/m_axi_gmem_86_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_386/m_axi_gmem_86_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_386/m_axi_gmem_86_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_386/m_axi_gmem_86_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_386/m_axi_gmem_86_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_386'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.349 seconds; current allocated memory: 1.799 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_387' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_387' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_387/m_axi_gmem_87_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_387/m_axi_gmem_87_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_387/m_axi_gmem_87_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_387/m_axi_gmem_87_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_387/m_axi_gmem_87_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_387/m_axi_gmem_87_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_387/m_axi_gmem_87_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_387/m_axi_gmem_87_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_387/m_axi_gmem_87_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_387/m_axi_gmem_87_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_387/m_axi_gmem_87_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_387/m_axi_gmem_87_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_387'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.800 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_388' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_388' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_388/m_axi_gmem_88_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_388/m_axi_gmem_88_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_388/m_axi_gmem_88_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_388/m_axi_gmem_88_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_388/m_axi_gmem_88_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_388/m_axi_gmem_88_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_388/m_axi_gmem_88_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_388/m_axi_gmem_88_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_388/m_axi_gmem_88_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_388/m_axi_gmem_88_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_388/m_axi_gmem_88_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_388/m_axi_gmem_88_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_388'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.323 seconds; current allocated memory: 1.802 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_389' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_389' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_389/m_axi_gmem_89_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_389/m_axi_gmem_89_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_389/m_axi_gmem_89_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_389/m_axi_gmem_89_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_389/m_axi_gmem_89_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_389/m_axi_gmem_89_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_389/m_axi_gmem_89_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_389/m_axi_gmem_89_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_389/m_axi_gmem_89_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_389/m_axi_gmem_89_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_389/m_axi_gmem_89_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_389/m_axi_gmem_89_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_389'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.763 seconds; current allocated memory: 1.804 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_390' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_390' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_390/m_axi_gmem_90_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_390/m_axi_gmem_90_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_390/m_axi_gmem_90_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_390/m_axi_gmem_90_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_390/m_axi_gmem_90_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_390/m_axi_gmem_90_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_390/m_axi_gmem_90_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_390/m_axi_gmem_90_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_390/m_axi_gmem_90_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_390/m_axi_gmem_90_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_390/m_axi_gmem_90_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_390/m_axi_gmem_90_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_390'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.299 seconds; current allocated memory: 1.806 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_391' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_391' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_391/m_axi_gmem_91_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_391/m_axi_gmem_91_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_391/m_axi_gmem_91_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_391/m_axi_gmem_91_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_391/m_axi_gmem_91_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_391/m_axi_gmem_91_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_391/m_axi_gmem_91_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_391/m_axi_gmem_91_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_391/m_axi_gmem_91_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_391/m_axi_gmem_91_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_391/m_axi_gmem_91_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_391/m_axi_gmem_91_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_391'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.778 seconds; current allocated memory: 1.808 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_392' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_392' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_392/m_axi_gmem_92_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_392/m_axi_gmem_92_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_392/m_axi_gmem_92_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_392/m_axi_gmem_92_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_392/m_axi_gmem_92_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_392/m_axi_gmem_92_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_392/m_axi_gmem_92_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_392/m_axi_gmem_92_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_392/m_axi_gmem_92_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_392/m_axi_gmem_92_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_392/m_axi_gmem_92_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_392/m_axi_gmem_92_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_392'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.355 seconds; current allocated memory: 1.809 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_393' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_393' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_393/m_axi_gmem_93_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_393/m_axi_gmem_93_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_393/m_axi_gmem_93_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_393/m_axi_gmem_93_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_393/m_axi_gmem_93_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_393/m_axi_gmem_93_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_393/m_axi_gmem_93_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_393/m_axi_gmem_93_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_393/m_axi_gmem_93_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_393/m_axi_gmem_93_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_393/m_axi_gmem_93_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_393/m_axi_gmem_93_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_393'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.4 seconds; current allocated memory: 1.811 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_394' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_394' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_394/m_axi_gmem_94_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_394/m_axi_gmem_94_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_394/m_axi_gmem_94_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_394/m_axi_gmem_94_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_394/m_axi_gmem_94_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_394/m_axi_gmem_94_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_394/m_axi_gmem_94_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_394/m_axi_gmem_94_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_394/m_axi_gmem_94_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_394/m_axi_gmem_94_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_394/m_axi_gmem_94_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_394/m_axi_gmem_94_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_394'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.113 seconds; current allocated memory: 1.813 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_395' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_395' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_395/m_axi_gmem_95_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_395/m_axi_gmem_95_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_395/m_axi_gmem_95_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_395/m_axi_gmem_95_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_395/m_axi_gmem_95_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_395/m_axi_gmem_95_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_395/m_axi_gmem_95_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_395/m_axi_gmem_95_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_395/m_axi_gmem_95_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_395/m_axi_gmem_95_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_395/m_axi_gmem_95_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_395/m_axi_gmem_95_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_395'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.066 seconds; current allocated memory: 1.815 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_396' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_396' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_396/m_axi_gmem_96_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_396/m_axi_gmem_96_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_396/m_axi_gmem_96_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_396/m_axi_gmem_96_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_396/m_axi_gmem_96_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_396/m_axi_gmem_96_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_396/m_axi_gmem_96_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_396/m_axi_gmem_96_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_396/m_axi_gmem_96_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_396/m_axi_gmem_96_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_396/m_axi_gmem_96_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_396/m_axi_gmem_96_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_396'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.02 seconds; current allocated memory: 1.816 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_397' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_397' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_397/m_axi_gmem_97_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_397/m_axi_gmem_97_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_397/m_axi_gmem_97_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_397/m_axi_gmem_97_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_397/m_axi_gmem_97_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_397/m_axi_gmem_97_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_397/m_axi_gmem_97_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_397/m_axi_gmem_97_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_397/m_axi_gmem_97_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_397/m_axi_gmem_97_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_397/m_axi_gmem_97_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_397/m_axi_gmem_97_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_397'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.128 seconds; current allocated memory: 1.818 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_398' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_398' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_398/m_axi_gmem_98_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_398/m_axi_gmem_98_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_398/m_axi_gmem_98_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_398/m_axi_gmem_98_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_398/m_axi_gmem_98_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_398/m_axi_gmem_98_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_398/m_axi_gmem_98_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_398/m_axi_gmem_98_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_398/m_axi_gmem_98_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_398/m_axi_gmem_98_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_398/m_axi_gmem_98_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_398/m_axi_gmem_98_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_398'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.191 seconds; current allocated memory: 1.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_399' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_399' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_399/m_axi_gmem_99_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_399/m_axi_gmem_99_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_399/m_axi_gmem_99_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_399/m_axi_gmem_99_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_399/m_axi_gmem_99_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_399/m_axi_gmem_99_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_399/m_axi_gmem_99_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_399/m_axi_gmem_99_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_399/m_axi_gmem_99_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_399/m_axi_gmem_99_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_399/m_axi_gmem_99_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_399/m_axi_gmem_99_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_399'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.921 seconds; current allocated memory: 1.822 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_8' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_9' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_10' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_11' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_12' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_13' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_14' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_15' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_16' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_17' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_18' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_19' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_20' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_21' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_22' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_23' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_24' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_25' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_26' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_27' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_28' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_29' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_30' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_31' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_32' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_33' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_34' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_35' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_36' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_37' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_38' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_39' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_40' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_41' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_42' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_43' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_44' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_45' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_46' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_47' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_48' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_49' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_50' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_51' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_52' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_53' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_54' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_55' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_56' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_57' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_58' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_59' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_60' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_61' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_62' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_63' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_64' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_65' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_66' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_67' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_68' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_69' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_70' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_71' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_72' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_73' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_74' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_75' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_76' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_77' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_78' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_79' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_80' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_81' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_82' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_83' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_84' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_85' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_86' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_87' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_88' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_89' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_90' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_91' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_92' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_93' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_94' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_95' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_96' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_97' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_98' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_99' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_25' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_26' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_27' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_28' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_29' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_30' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_31' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_32' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_33' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_34' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_35' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_36' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_37' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_38' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_39' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_40' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_41' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_42' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_43' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_44' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_45' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_46' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_47' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_48' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_49' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_50' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_51' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_52' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_53' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_54' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_55' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_56' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_57' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_58' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_59' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_60' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_61' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_62' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_63' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_64' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_65' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_66' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_67' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_68' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_69' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_70' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_71' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_72' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_73' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_74' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_75' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_76' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_77' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_78' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_79' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_80' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_81' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_82' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_83' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_84' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_85' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_86' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_87' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_88' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_89' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_90' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_91' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_92' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_93' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_94' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_95' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_96' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_97' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_98' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_99' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/sigma' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/T' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_25' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_26' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_27' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_28' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_29' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_30' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_31' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_32' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_33' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_34' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_35' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_36' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_37' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_38' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_39' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_40' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_41' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_42' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_43' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_44' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_45' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_46' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_47' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_48' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_49' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_50' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_51' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_52' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_53' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_54' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_55' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_56' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_57' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_58' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_59' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_60' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_61' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_62' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_63' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_64' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_65' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_66' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_67' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_68' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_69' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_70' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_71' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_72' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_73' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_74' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_75' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_76' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_77' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_78' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_79' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_80' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_81' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_82' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_83' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_84' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_85' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_86' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_87' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_88' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_89' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_90' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_91' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_92' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_93' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_94' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_95' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_96' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_97' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_98' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_99' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'GBM' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'S_0', 'S_1', 'S_2', 'S_3', 'S_4', 'S_5', 'S_6', 'S_7', 'S_8', 'S_9', 'S_10', 'S_11', 'S_12', 'S_13', 'S_14', 'S_15', 'S_16', 'S_17', 'S_18', 'S_19', 'S_20', 'S_21', 'S_22', 'S_23', 'S_24', 'S_25', 'S_26', 'S_27', 'S_28', 'S_29', 'S_30', 'S_31', 'S_32', 'S_33', 'S_34', 'S_35', 'S_36', 'S_37', 'S_38', 'S_39', 'S_40', 'S_41', 'S_42', 'S_43', 'S_44', 'S_45', 'S_46', 'S_47', 'S_48', 'S_49', 'S_50', 'S_51', 'S_52', 'S_53', 'S_54', 'S_55', 'S_56', 'S_57', 'S_58', 'S_59', 'S_60', 'S_61', 'S_62', 'S_63', 'S_64', 'S_65', 'S_66', 'S_67', 'S_68', 'S_69', 'S_70', 'S_71', 'S_72', 'S_73', 'S_74', 'S_75', 'S_76', 'S_77', 'S_78', 'S_79', 'S_80', 'S_81', 'S_82', 'S_83', 'S_84', 'S_85', 'S_86', 'S_87', 'S_88', 'S_89', 'S_90', 'S_91', 'S_92', 'S_93', 'S_94', 'S_95', 'S_96', 'S_97', 'S_98', 'S_99', 'S0', 'r', 'sigma', 'T', 'random_increments_0', 'random_increments_1', 'random_increments_2', 'random_increments_3', 'random_increments_4', 'random_increments_5', 'random_increments_6', 'random_increments_7', 'random_increments_8', 'random_increments_9', 'random_increments_10', 'random_increments_11', 'random_increments_12', 'random_increments_13', 'random_increments_14', 'random_increments_15', 'random_increments_16', 'random_increments_17', 'random_increments_18', 'random_increments_19', 'random_increments_20', 'random_increments_21', 'random_increments_22', 'random_increments_23', 'random_increments_24', 'random_increments_25', 'random_increments_26', 'random_increments_27', 'random_increments_28', 'random_increments_29', 'random_increments_30', 'random_increments_31', 'random_increments_32', 'random_increments_33', 'random_increments_34', 'random_increments_35', 'random_increments_36', 'random_increments_37', 'random_increments_38', 'random_increments_39', 'random_increments_40', 'random_increments_41', 'random_increments_42', 'random_increments_43', 'random_increments_44', 'random_increments_45', 'random_increments_46', 'random_increments_47', 'random_increments_48', 'random_increments_49', 'random_increments_50', 'random_increments_51', 'random_increments_52', 'random_increments_53', 'random_increments_54', 'random_increments_55', 'random_increments_56', 'random_increments_57', 'random_increments_58', 'random_increments_59', 'random_increments_60', 'random_increments_61', 'random_increments_62', 'random_increments_63', 'random_increments_64', 'random_increments_65', 'random_increments_66', 'random_increments_67', 'random_increments_68', 'random_increments_69', 'random_increments_70', 'random_increments_71', 'random_increments_72', 'random_increments_73', 'random_increments_74', 'random_increments_75', 'random_increments_76', 'random_increments_77', 'random_increments_78', 'random_increments_79', 'random_increments_80', 'random_increments_81', 'random_increments_82', 'random_increments_83', 'random_increments_84', 'random_increments_85', 'random_increments_86', 'random_increments_87', 'random_increments_88', 'random_increments_89', 'random_increments_90', 'random_increments_91', 'random_increments_92', 'random_increments_93', 'random_increments_94', 'random_increments_95', 'random_increments_96', 'random_increments_97', 'random_increments_98', 'random_increments_99' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'GBM' is 12864 from HDL expression: ((1'b0 == ap_block_state2_io) & (1'b1 == ap_CS_fsm_state2))
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_22_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_21_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12 seconds. CPU system time: 1 seconds. Elapsed time: 17.07 seconds; current allocated memory: 1.890 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5 seconds. CPU system time: 3 seconds. Elapsed time: 7.693 seconds; current allocated memory: 1.963 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 191 seconds. CPU system time: 12 seconds. Elapsed time: 206.096 seconds; current allocated memory: 2.062 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for GBM.
INFO: [VLOG 209-307] Generating Verilog RTL for GBM.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.05 MHz
INFO: [HLS 200-112] Total CPU user time: 330 seconds. Total CPU system time: 30 seconds. Total elapsed time: 577.205 seconds; peak allocated memory: 2.062 GB.
INFO: [v++ 60-791] Total elapsed time: 0h 9m 41s
