

================================================================
== Vivado HLS Report for 'Data_Gen'
================================================================
* Date:           Sun Mar 26 23:31:22 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        13_UPLANE_Appn_Secn_Gen
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.20|     1.486|        0.40|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.48>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.axis.i64P(i64* %L1_axis_V, i32 1)" [13_UPLANE_Appn_Secn_Gen/datagen.cpp:30]   --->   Operation 3 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "br i1 %tmp, label %0, label %._crit_edge383" [13_UPLANE_Appn_Secn_Gen/datagen.cpp:30]   --->   Operation 4 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp1 = call i64 @_ssdm_op_Read.axis.volatile.i64P(i64* %L1_axis_V)" [13_UPLANE_Appn_Secn_Gen/datagen.cpp:32]   --->   Operation 5 'read' 'tmp1' <Predicate = (tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_dst_module_V_loa = call i10 @_ssdm_op_PartSelect.i10.i64.i32.i32(i64 %tmp1, i32 54, i32 63)" [13_UPLANE_Appn_Secn_Gen/datagen.h:61->13_UPLANE_Appn_Secn_Gen/datagen.cpp:32]   --->   Operation 6 'partselect' 'tmp_dst_module_V_loa' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.91ns)   --->   "%icmp_ln879 = icmp eq i10 %tmp_dst_module_V_loa, 17" [13_UPLANE_Appn_Secn_Gen/datagen.cpp:33]   --->   Operation 7 'icmp' 'icmp_ln879' <Predicate = (tmp)> <Delay = 0.91> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %1, label %._crit_edge384" [13_UPLANE_Appn_Secn_Gen/datagen.cpp:33]   --->   Operation 8 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Result_s = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %tmp1, i32 52, i32 53)" [13_UPLANE_Appn_Secn_Gen/datagen.cpp:34]   --->   Operation 9 'partselect' 'p_Result_s' <Predicate = (tmp & icmp_ln879)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.58>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i48* %section_header_V), !map !80"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %application_header_V), !map !102"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %L1_axis_V), !map !124"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_out_V), !map !131"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %symb_check_V), !map !135"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %symbol_check_id_V), !map !139"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @Data_Gen_str) nounwind"   --->   Operation 16 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i48* %section_header_V, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [13_UPLANE_Appn_Secn_Gen/datagen.cpp:14]   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %application_header_V, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [13_UPLANE_Appn_Secn_Gen/datagen.cpp:15]   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %L1_axis_V, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [13_UPLANE_Appn_Secn_Gen/datagen.cpp:16]   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [13_UPLANE_Appn_Secn_Gen/datagen.cpp:17]   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %state_out_V, [8 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [13_UPLANE_Appn_Secn_Gen/datagen.cpp:18]   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [13_UPLANE_Appn_Secn_Gen/datagen.cpp:19]   --->   Operation 22 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i2* @state_V, i32 1, [1 x i8]* @p_str) nounwind" [13_UPLANE_Appn_Secn_Gen/datagen.cpp:27]   --->   Operation 23 'specreset' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%state_V_load = load i2* @state_V, align 1" [13_UPLANE_Appn_Secn_Gen/datagen.cpp:29]   --->   Operation 24 'load' 'state_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i2 %state_V_load to i8" [13_UPLANE_Appn_Secn_Gen/datagen.cpp:29]   --->   Operation 25 'zext' 'zext_ln209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %state_out_V, i8 %zext_ln209)" [13_UPLANE_Appn_Secn_Gen/datagen.cpp:29]   --->   Operation 26 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "store i2 %p_Result_s, i2* @state_V, align 1" [13_UPLANE_Appn_Secn_Gen/datagen.cpp:34]   --->   Operation 27 'store' <Predicate = (tmp & icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.58ns)   --->   "switch i2 %p_Result_s, label %._crit_edge385 [
    i2 0, label %2
    i2 1, label %3
  ]" [13_UPLANE_Appn_Secn_Gen/datagen.cpp:37]   --->   Operation 28 'switch' <Predicate = (tmp & icmp_ln879)> <Delay = 0.58>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_sectionID_V = call i12 @_ssdm_op_PartSelect.i12.i64.i32.i32(i64 %tmp1, i32 40, i32 51)" [13_UPLANE_Appn_Secn_Gen/datagen.cpp:56]   --->   Operation 29 'partselect' 'tmp_sectionID_V' <Predicate = (tmp & icmp_ln879 & p_Result_s == 1)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_startPrbu_V = call i10 @_ssdm_op_PartSelect.i10.i64.i32.i32(i64 %tmp1, i32 28, i32 37)" [13_UPLANE_Appn_Secn_Gen/datagen.cpp:59]   --->   Operation 30 'partselect' 'tmp_startPrbu_V' <Predicate = (tmp & icmp_ln879 & p_Result_s == 1)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_numPrbu_V = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp1, i32 20, i32 27)" [13_UPLANE_Appn_Secn_Gen/datagen.cpp:60]   --->   Operation 31 'partselect' 'tmp_numPrbu_V' <Predicate = (tmp & icmp_ln879 & p_Result_s == 1)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_4 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %tmp1, i32 39, i32 38)" [13_UPLANE_Appn_Secn_Gen/datagen.cpp:64]   --->   Operation 32 'partselect' 'tmp_4' <Predicate = (tmp & icmp_ln879 & p_Result_s == 1)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_2 = call i48 @_ssdm_op_BitConcatenate.i48.i16.i8.i10.i2.i12(i16 0, i8 %tmp_numPrbu_V, i10 %tmp_startPrbu_V, i2 %tmp_4, i12 %tmp_sectionID_V)" [13_UPLANE_Appn_Secn_Gen/datagen.cpp:64]   --->   Operation 33 'bitconcatenate' 'tmp_2' <Predicate = (tmp & icmp_ln879 & p_Result_s == 1)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i48P(i48* %section_header_V, i48 %tmp_2)" [13_UPLANE_Appn_Secn_Gen/datagen.cpp:64]   --->   Operation 34 'write' <Predicate = (tmp & icmp_ln879 & p_Result_s == 1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br label %._crit_edge385" [13_UPLANE_Appn_Secn_Gen/datagen.cpp:65]   --->   Operation 35 'br' <Predicate = (tmp & icmp_ln879 & p_Result_s == 1)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_frameId_V = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp1, i32 36, i32 43)" [13_UPLANE_Appn_Secn_Gen/datagen.cpp:44]   --->   Operation 36 'partselect' 'tmp_frameId_V' <Predicate = (tmp & icmp_ln879 & p_Result_s == 0)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_subframeId_V = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp1, i32 32, i32 35)" [13_UPLANE_Appn_Secn_Gen/datagen.cpp:45]   --->   Operation 37 'partselect' 'tmp_subframeId_V' <Predicate = (tmp & icmp_ln879 & p_Result_s == 0)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_slotID_V = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %tmp1, i32 26, i32 31)" [13_UPLANE_Appn_Secn_Gen/datagen.cpp:46]   --->   Operation 38 'partselect' 'tmp_slotID_V' <Predicate = (tmp & icmp_ln879 & p_Result_s == 0)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_startsymbolId_V = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %tmp1, i32 20, i32 25)" [13_UPLANE_Appn_Secn_Gen/datagen.cpp:47]   --->   Operation 39 'partselect' 'tmp_startsymbolId_V' <Predicate = (tmp & icmp_ln879 & p_Result_s == 0)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i6P(i6* %symb_check_V, i6 %tmp_startsymbolId_V)" [13_UPLANE_Appn_Secn_Gen/datagen.cpp:49]   --->   Operation 40 'write' <Predicate = (tmp & icmp_ln879 & p_Result_s == 0)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i6P(i6* %symbol_check_id_V, i6 %tmp_startsymbolId_V)" [13_UPLANE_Appn_Secn_Gen/datagen.cpp:50]   --->   Operation 41 'write' <Predicate = (tmp & icmp_ln879 & p_Result_s == 0)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp1, i32 44, i32 51)" [13_UPLANE_Appn_Secn_Gen/datagen.cpp:52]   --->   Operation 42 'partselect' 'tmp_3' <Predicate = (tmp & icmp_ln879 & p_Result_s == 0)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i6.i4.i8.i8(i6 %tmp_startsymbolId_V, i6 %tmp_slotID_V, i4 %tmp_subframeId_V, i8 %tmp_frameId_V, i8 %tmp_3)" [13_UPLANE_Appn_Secn_Gen/datagen.cpp:52]   --->   Operation 43 'bitconcatenate' 'tmp_1' <Predicate = (tmp & icmp_ln879 & p_Result_s == 0)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %application_header_V, i32 %tmp_1)" [13_UPLANE_Appn_Secn_Gen/datagen.cpp:52]   --->   Operation 44 'write' <Predicate = (tmp & icmp_ln879 & p_Result_s == 0)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "br label %._crit_edge385" [13_UPLANE_Appn_Secn_Gen/datagen.cpp:53]   --->   Operation 45 'br' <Predicate = (tmp & icmp_ln879 & p_Result_s == 0)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br label %._crit_edge384" [13_UPLANE_Appn_Secn_Gen/datagen.cpp:67]   --->   Operation 46 'br' <Predicate = (tmp & icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br label %._crit_edge383" [13_UPLANE_Appn_Secn_Gen/datagen.cpp:68]   --->   Operation 47 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "ret void" [13_UPLANE_Appn_Secn_Gen/datagen.cpp:70]   --->   Operation 48 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.4ns.

 <State 1>: 1.49ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln879', 13_UPLANE_Appn_Secn_Gen/datagen.cpp:33) [30]  (0.912 ns)
	blocking operation 0.574 ns on control path)

 <State 2>: 0.584ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
