Library ieee;
use ieee.std_logic_1164.all;

entity late is
port (    D : in std_logic;
      CLOCK : in std_logic;
             Q : out std_logic
       );
             
end late;

architecture behavior of late is
begin
    process (D,CLOCK)
        begin
        
        if CLOCK =  '1' then 
            Q<=D;
        end if;
    end process;

end behavior;