Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
| Date         : Sun Mar 13 10:04:52 2022
| Host         : KC-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  53          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.864        0.000                      0                  158        0.261        0.000                      0                  158        4.500        0.000                       0                    79  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               4.864        0.000                      0                  158        0.261        0.000                      0                  158        4.500        0.000                       0                    79  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.864ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.864ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu16/out0/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 0.944ns (21.512%)  route 3.444ns (78.488%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.622     5.206    inputstorer/btnA/CLK
    SLICE_X61Y61         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.456     5.662 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.354    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X60Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.478 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.307     6.786    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X60Y60         LUT5 (Prop_lut5_I4_O)        0.124     6.910 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.807     7.716    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I4_O)        0.124     7.840 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.426     8.267    inputstorer/btnA/M_detector_a_in
    SLICE_X60Y58         LUT2 (Prop_lut2_I0_O)        0.116     8.383 r  inputstorer/btnA/M_storeA_q[15]_i_1/O
                         net (fo=17, routed)          1.212     9.594    alu16/E[0]
    DSP48_X1Y20          DSP48E1                                      r  alu16/out0/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.532    14.937    alu16/CLK
    DSP48_X1Y20          DSP48E1                                      r  alu16/out0/CLK
                         clock pessimism              0.258    15.195    
                         clock uncertainty           -0.035    15.159    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.701    14.458    alu16/out0
  -------------------------------------------------------------------
                         required time                         14.458    
                         arrival time                          -9.594    
  -------------------------------------------------------------------
                         slack                                  4.864    

Slack (MET) :             5.065ns  (required time - arrival time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu16/out0/CEB2
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 1.014ns (22.841%)  route 3.425ns (77.159%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.557     5.141    inputstorer/btnB/CLK
    SLICE_X56Y60         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  inputstorer/btnB/M_ctr_q_reg[17]/Q
                         net (fo=2, routed)           0.694     6.353    inputstorer/btnB/M_ctr_q_reg[17]
    SLICE_X57Y60         LUT4 (Prop_lut4_I0_O)        0.124     6.477 f  inputstorer/btnB/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.401     6.878    inputstorer/btnB/M_last_q_i_4__0_n_0
    SLICE_X57Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.002 f  inputstorer/btnB/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.856     7.858    inputstorer/btnB/M_last_q_i_2__0_n_0
    SLICE_X57Y56         LUT6 (Prop_lut6_I4_O)        0.124     7.982 r  inputstorer/btnB/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.412     8.394    inputstorer/btnB/M_detector_b_in
    SLICE_X57Y58         LUT2 (Prop_lut2_I0_O)        0.124     8.518 r  inputstorer/btnB/M_storeB_q[15]_i_1/O
                         net (fo=17, routed)          1.063     9.580    alu16/out0_0[0]
    DSP48_X1Y20          DSP48E1                                      r  alu16/out0/CEB2
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.532    14.937    alu16/CLK
    DSP48_X1Y20          DSP48E1                                      r  alu16/out0/CLK
                         clock pessimism              0.258    15.195    
                         clock uncertainty           -0.035    15.159    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_CEB2)
                                                     -0.514    14.645    alu16/out0
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                          -9.580    
  -------------------------------------------------------------------
                         slack                                  5.065    

Slack (MET) :             5.308ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 0.944ns (22.768%)  route 3.202ns (77.232%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.622     5.206    inputstorer/btnA/CLK
    SLICE_X61Y61         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.456     5.662 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.354    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X60Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.478 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.307     6.786    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X60Y60         LUT5 (Prop_lut5_I4_O)        0.124     6.910 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.807     7.716    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I4_O)        0.124     7.840 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.426     8.267    inputstorer/btnA/M_detector_a_in
    SLICE_X60Y58         LUT2 (Prop_lut2_I0_O)        0.116     8.383 r  inputstorer/btnA/M_storeA_q[15]_i_1/O
                         net (fo=17, routed)          0.970     9.352    inputstorer/E[0]
    SLICE_X55Y51         FDRE                                         r  inputstorer/M_storeA_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.443    14.847    inputstorer/CLK
    SLICE_X55Y51         FDRE                                         r  inputstorer/M_storeA_q_reg[11]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X55Y51         FDRE (Setup_fdre_C_CE)      -0.409    14.661    inputstorer/M_storeA_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -9.352    
  -------------------------------------------------------------------
                         slack                                  5.308    

Slack (MET) :             5.308ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 0.944ns (22.768%)  route 3.202ns (77.232%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.622     5.206    inputstorer/btnA/CLK
    SLICE_X61Y61         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.456     5.662 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.354    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X60Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.478 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.307     6.786    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X60Y60         LUT5 (Prop_lut5_I4_O)        0.124     6.910 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.807     7.716    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I4_O)        0.124     7.840 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.426     8.267    inputstorer/btnA/M_detector_a_in
    SLICE_X60Y58         LUT2 (Prop_lut2_I0_O)        0.116     8.383 r  inputstorer/btnA/M_storeA_q[15]_i_1/O
                         net (fo=17, routed)          0.970     9.352    inputstorer/E[0]
    SLICE_X55Y51         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.443    14.847    inputstorer/CLK
    SLICE_X55Y51         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X55Y51         FDRE (Setup_fdre_C_CE)      -0.409    14.661    inputstorer/M_storeA_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -9.352    
  -------------------------------------------------------------------
                         slack                                  5.308    

Slack (MET) :             5.308ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 0.944ns (22.768%)  route 3.202ns (77.232%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.622     5.206    inputstorer/btnA/CLK
    SLICE_X61Y61         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.456     5.662 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.354    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X60Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.478 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.307     6.786    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X60Y60         LUT5 (Prop_lut5_I4_O)        0.124     6.910 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.807     7.716    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I4_O)        0.124     7.840 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.426     8.267    inputstorer/btnA/M_detector_a_in
    SLICE_X60Y58         LUT2 (Prop_lut2_I0_O)        0.116     8.383 r  inputstorer/btnA/M_storeA_q[15]_i_1/O
                         net (fo=17, routed)          0.970     9.352    inputstorer/E[0]
    SLICE_X55Y51         FDRE                                         r  inputstorer/M_storeA_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.443    14.847    inputstorer/CLK
    SLICE_X55Y51         FDRE                                         r  inputstorer/M_storeA_q_reg[6]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X55Y51         FDRE (Setup_fdre_C_CE)      -0.409    14.661    inputstorer/M_storeA_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -9.352    
  -------------------------------------------------------------------
                         slack                                  5.308    

Slack (MET) :             5.308ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 0.944ns (22.768%)  route 3.202ns (77.232%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.622     5.206    inputstorer/btnA/CLK
    SLICE_X61Y61         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.456     5.662 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.354    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X60Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.478 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.307     6.786    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X60Y60         LUT5 (Prop_lut5_I4_O)        0.124     6.910 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.807     7.716    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I4_O)        0.124     7.840 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.426     8.267    inputstorer/btnA/M_detector_a_in
    SLICE_X60Y58         LUT2 (Prop_lut2_I0_O)        0.116     8.383 r  inputstorer/btnA/M_storeA_q[15]_i_1/O
                         net (fo=17, routed)          0.970     9.352    inputstorer/E[0]
    SLICE_X55Y51         FDRE                                         r  inputstorer/M_storeA_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.443    14.847    inputstorer/CLK
    SLICE_X55Y51         FDRE                                         r  inputstorer/M_storeA_q_reg[7]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X55Y51         FDRE (Setup_fdre_C_CE)      -0.409    14.661    inputstorer/M_storeA_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -9.352    
  -------------------------------------------------------------------
                         slack                                  5.308    

Slack (MET) :             5.397ns  (required time - arrival time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeB_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 1.014ns (23.434%)  route 3.313ns (76.566%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.557     5.141    inputstorer/btnB/CLK
    SLICE_X56Y60         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  inputstorer/btnB/M_ctr_q_reg[17]/Q
                         net (fo=2, routed)           0.694     6.353    inputstorer/btnB/M_ctr_q_reg[17]
    SLICE_X57Y60         LUT4 (Prop_lut4_I0_O)        0.124     6.477 f  inputstorer/btnB/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.401     6.878    inputstorer/btnB/M_last_q_i_4__0_n_0
    SLICE_X57Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.002 f  inputstorer/btnB/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.856     7.858    inputstorer/btnB/M_last_q_i_2__0_n_0
    SLICE_X57Y56         LUT6 (Prop_lut6_I4_O)        0.124     7.982 r  inputstorer/btnB/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.412     8.394    inputstorer/btnB/M_detector_b_in
    SLICE_X57Y58         LUT2 (Prop_lut2_I0_O)        0.124     8.518 r  inputstorer/btnB/M_storeB_q[15]_i_1/O
                         net (fo=17, routed)          0.951     9.468    inputstorer/M_last_q_reg[0]
    SLICE_X55Y50         FDRE                                         r  inputstorer/M_storeB_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.443    14.847    inputstorer/CLK
    SLICE_X55Y50         FDRE                                         r  inputstorer/M_storeB_q_reg[6]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X55Y50         FDRE (Setup_fdre_C_CE)      -0.205    14.865    inputstorer/M_storeB_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  5.397    

Slack (MET) :             5.397ns  (required time - arrival time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeB_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 1.014ns (23.434%)  route 3.313ns (76.566%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.557     5.141    inputstorer/btnB/CLK
    SLICE_X56Y60         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  inputstorer/btnB/M_ctr_q_reg[17]/Q
                         net (fo=2, routed)           0.694     6.353    inputstorer/btnB/M_ctr_q_reg[17]
    SLICE_X57Y60         LUT4 (Prop_lut4_I0_O)        0.124     6.477 f  inputstorer/btnB/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.401     6.878    inputstorer/btnB/M_last_q_i_4__0_n_0
    SLICE_X57Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.002 f  inputstorer/btnB/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.856     7.858    inputstorer/btnB/M_last_q_i_2__0_n_0
    SLICE_X57Y56         LUT6 (Prop_lut6_I4_O)        0.124     7.982 r  inputstorer/btnB/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.412     8.394    inputstorer/btnB/M_detector_b_in
    SLICE_X57Y58         LUT2 (Prop_lut2_I0_O)        0.124     8.518 r  inputstorer/btnB/M_storeB_q[15]_i_1/O
                         net (fo=17, routed)          0.951     9.468    inputstorer/M_last_q_reg[0]
    SLICE_X55Y50         FDRE                                         r  inputstorer/M_storeB_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.443    14.847    inputstorer/CLK
    SLICE_X55Y50         FDRE                                         r  inputstorer/M_storeB_q_reg[7]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X55Y50         FDRE (Setup_fdre_C_CE)      -0.205    14.865    inputstorer/M_storeB_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  5.397    

Slack (MET) :             5.497ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnA/M_ctr_q_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 0.952ns (22.334%)  route 3.311ns (77.666%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.622     5.206    inputstorer/btnA/CLK
    SLICE_X61Y61         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.456     5.662 f  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.354    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X60Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.478 r  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.307     6.786    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X60Y60         LUT5 (Prop_lut5_I4_O)        0.124     6.910 r  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.807     7.716    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I4_O)        0.124     7.840 f  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.426     8.267    inputstorer/btnA/M_detector_a_in
    SLICE_X60Y58         LUT1 (Prop_lut1_I0_O)        0.124     8.391 r  inputstorer/btnA/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          1.078     9.469    inputstorer/btnA/sel
    SLICE_X61Y61         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.505    14.909    inputstorer/btnA/CLK
    SLICE_X61Y61         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[16]/C
                         clock pessimism              0.297    15.206    
                         clock uncertainty           -0.035    15.171    
    SLICE_X61Y61         FDRE (Setup_fdre_C_CE)      -0.205    14.966    inputstorer/btnA/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                          -9.469    
  -------------------------------------------------------------------
                         slack                                  5.497    

Slack (MET) :             5.497ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnA/M_ctr_q_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 0.952ns (22.334%)  route 3.311ns (77.666%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.622     5.206    inputstorer/btnA/CLK
    SLICE_X61Y61         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.456     5.662 f  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.354    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X60Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.478 r  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.307     6.786    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X60Y60         LUT5 (Prop_lut5_I4_O)        0.124     6.910 r  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.807     7.716    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I4_O)        0.124     7.840 f  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.426     8.267    inputstorer/btnA/M_detector_a_in
    SLICE_X60Y58         LUT1 (Prop_lut1_I0_O)        0.124     8.391 r  inputstorer/btnA/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          1.078     9.469    inputstorer/btnA/sel
    SLICE_X61Y61         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.505    14.909    inputstorer/btnA/CLK
    SLICE_X61Y61         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[17]/C
                         clock pessimism              0.297    15.206    
                         clock uncertainty           -0.035    15.171    
    SLICE_X61Y61         FDRE (Setup_fdre_C_CE)      -0.205    14.966    inputstorer/btnA/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                          -9.469    
  -------------------------------------------------------------------
                         slack                                  5.497    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnA/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.591     1.535    inputstorer/btnA/CLK
    SLICE_X61Y57         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  inputstorer/btnA/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.117     1.793    inputstorer/btnA/M_ctr_q_reg[3]
    SLICE_X61Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.901 r  inputstorer/btnA/M_ctr_q_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.901    inputstorer/btnA/M_ctr_q_reg[0]_i_3_n_4
    SLICE_X61Y57         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.860     2.050    inputstorer/btnA/CLK
    SLICE_X61Y57         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[3]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X61Y57         FDRE (Hold_fdre_C_D)         0.105     1.640    inputstorer/btnA/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnA/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.591     1.535    inputstorer/btnA/CLK
    SLICE_X61Y59         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  inputstorer/btnA/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.795    inputstorer/btnA/M_ctr_q_reg[11]
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.903 r  inputstorer/btnA/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.903    inputstorer/btnA/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X61Y59         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.860     2.050    inputstorer/btnA/CLK
    SLICE_X61Y59         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[11]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X61Y59         FDRE (Hold_fdre_C_D)         0.105     1.640    inputstorer/btnA/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnA/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.590     1.534    inputstorer/btnA/CLK
    SLICE_X61Y60         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  inputstorer/btnA/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.119     1.794    inputstorer/btnA/M_ctr_q_reg[15]
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.902 r  inputstorer/btnA/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.902    inputstorer/btnA/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X61Y60         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.860     2.049    inputstorer/btnA/CLK
    SLICE_X61Y60         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[15]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X61Y60         FDRE (Hold_fdre_C_D)         0.105     1.639    inputstorer/btnA/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnA/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.590     1.534    inputstorer/btnA/CLK
    SLICE_X61Y61         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.119     1.794    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X61Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.902 r  inputstorer/btnA/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.902    inputstorer/btnA/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X61Y61         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.860     2.049    inputstorer/btnA/CLK
    SLICE_X61Y61         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X61Y61         FDRE (Hold_fdre_C_D)         0.105     1.639    inputstorer/btnA/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnA/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.591     1.535    inputstorer/btnA/CLK
    SLICE_X61Y58         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  inputstorer/btnA/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.795    inputstorer/btnA/M_ctr_q_reg[7]
    SLICE_X61Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.903 r  inputstorer/btnA/M_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.903    inputstorer/btnA/M_ctr_q_reg[4]_i_1_n_4
    SLICE_X61Y58         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.860     2.050    inputstorer/btnA/CLK
    SLICE_X61Y58         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[7]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X61Y58         FDRE (Hold_fdre_C_D)         0.105     1.640    inputstorer/btnA/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnB/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.564     1.508    inputstorer/btnB/CLK
    SLICE_X56Y60         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  inputstorer/btnB/M_ctr_q_reg[18]/Q
                         net (fo=2, routed)           0.125     1.797    inputstorer/btnB/M_ctr_q_reg[18]
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.907 r  inputstorer/btnB/M_ctr_q_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.907    inputstorer/btnB/M_ctr_q_reg[16]_i_1__0_n_5
    SLICE_X56Y60         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.832     2.022    inputstorer/btnB/CLK
    SLICE_X56Y60         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[18]/C
                         clock pessimism             -0.515     1.508    
    SLICE_X56Y60         FDRE (Hold_fdre_C_D)         0.134     1.642    inputstorer/btnB/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnB/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.565     1.509    inputstorer/btnB/CLK
    SLICE_X56Y59         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y59         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  inputstorer/btnB/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.125     1.798    inputstorer/btnB/M_ctr_q_reg[14]
    SLICE_X56Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.908 r  inputstorer/btnB/M_ctr_q_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.908    inputstorer/btnB/M_ctr_q_reg[12]_i_1__0_n_5
    SLICE_X56Y59         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.833     2.023    inputstorer/btnB/CLK
    SLICE_X56Y59         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[14]/C
                         clock pessimism             -0.515     1.509    
    SLICE_X56Y59         FDRE (Hold_fdre_C_D)         0.134     1.643    inputstorer/btnB/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnB/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.566     1.510    inputstorer/btnB/CLK
    SLICE_X56Y56         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y56         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  inputstorer/btnB/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.125     1.799    inputstorer/btnB/M_ctr_q_reg[2]
    SLICE_X56Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.909 r  inputstorer/btnB/M_ctr_q_reg[0]_i_3__0/O[2]
                         net (fo=1, routed)           0.000     1.909    inputstorer/btnB/M_ctr_q_reg[0]_i_3__0_n_5
    SLICE_X56Y56         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.834     2.024    inputstorer/btnB/CLK
    SLICE_X56Y56         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[2]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X56Y56         FDRE (Hold_fdre_C_D)         0.134     1.644    inputstorer/btnB/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnB/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.565     1.509    inputstorer/btnB/CLK
    SLICE_X56Y57         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y57         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  inputstorer/btnB/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.126     1.799    inputstorer/btnB/M_ctr_q_reg[6]
    SLICE_X56Y57         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.909 r  inputstorer/btnB/M_ctr_q_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.909    inputstorer/btnB/M_ctr_q_reg[4]_i_1__0_n_5
    SLICE_X56Y57         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.833     2.023    inputstorer/btnB/CLK
    SLICE_X56Y57         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[6]/C
                         clock pessimism             -0.515     1.509    
    SLICE_X56Y57         FDRE (Hold_fdre_C_D)         0.134     1.643    inputstorer/btnB/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnA/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.590     1.534    inputstorer/btnA/CLK
    SLICE_X61Y60         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  inputstorer/btnA/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.116     1.791    inputstorer/btnA/M_ctr_q_reg[12]
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.906 r  inputstorer/btnA/M_ctr_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.906    inputstorer/btnA/M_ctr_q_reg[12]_i_1_n_7
    SLICE_X61Y60         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.860     2.049    inputstorer/btnA/CLK
    SLICE_X61Y60         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[12]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X61Y60         FDRE (Hold_fdre_C_D)         0.105     1.639    inputstorer/btnA/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y53   inputstorer/M_storeA_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y52   inputstorer/M_storeA_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y51   inputstorer/M_storeA_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y53   inputstorer/M_storeA_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y53   inputstorer/M_storeA_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y52   inputstorer/M_storeA_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y51   inputstorer/M_storeA_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y52   inputstorer/M_storeA_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y51   inputstorer/M_storeA_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y53   inputstorer/M_storeA_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y53   inputstorer/M_storeA_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y52   inputstorer/M_storeA_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y52   inputstorer/M_storeA_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y51   inputstorer/M_storeA_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y51   inputstorer/M_storeA_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y53   inputstorer/M_storeA_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y53   inputstorer/M_storeA_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y53   inputstorer/M_storeA_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y53   inputstorer/M_storeA_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y53   inputstorer/M_storeA_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y53   inputstorer/M_storeA_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y52   inputstorer/M_storeA_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y52   inputstorer/M_storeA_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y51   inputstorer/M_storeA_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y51   inputstorer/M_storeA_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y53   inputstorer/M_storeA_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y53   inputstorer/M_storeA_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y53   inputstorer/M_storeA_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y53   inputstorer/M_storeA_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[2]
                            (input port)
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.726ns  (logic 5.770ns (36.692%)  route 9.956ns (63.308%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2]
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[2]_inst/O
                         net (fo=70, routed)          3.947     5.433    inputstorer/io_dip_IBUF[0]
    SLICE_X57Y48         LUT3 (Prop_lut3_I1_O)        0.152     5.585 r  inputstorer/io_led_OBUF[9]_inst_i_8/O
                         net (fo=4, routed)           1.241     6.826    inputstorer/io_led_OBUF[9]_inst_i_8_n_0
    SLICE_X60Y48         LUT6 (Prop_lut6_I1_O)        0.326     7.152 r  inputstorer/io_led_OBUF[11]_inst_i_7/O
                         net (fo=1, routed)           0.607     7.759    inputstorer/io_led_OBUF[11]_inst_i_7_n_0
    SLICE_X60Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.883 r  inputstorer/io_led_OBUF[11]_inst_i_3/O
                         net (fo=1, routed)           1.043     8.925    alu16/io_led[11]_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.124     9.049 r  alu16/io_led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.118    12.167    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         3.559    15.726 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    15.726    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2]
                            (input port)
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.676ns  (logic 6.660ns (42.485%)  route 9.016ns (57.515%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT3=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2]
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[2]_inst/O
                         net (fo=70, routed)          3.394     4.879    inputstorer/io_dip_IBUF[0]
    SLICE_X55Y50         LUT3 (Prop_lut3_I1_O)        0.124     5.003 r  inputstorer/out0_carry_i_2/O
                         net (fo=1, routed)           0.000     5.003    alu16/S[2]
    SLICE_X55Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.401 r  alu16/out0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.401    alu16/out0_carry_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.515 r  alu16/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.515    alu16/out0_carry__0_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.828 f  alu16/out0_carry__1/O[3]
                         net (fo=2, routed)           1.124     6.952    alu16/out0_carry__1_n_4
    SLICE_X54Y52         LUT4 (Prop_lut4_I0_O)        0.306     7.258 r  alu16/io_led_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.302     7.560    alu16/io_led_OBUF[0]_inst_i_4_n_0
    SLICE_X54Y53         LUT4 (Prop_lut4_I2_O)        0.124     7.684 r  alu16/io_led_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.649     8.333    inputstorer/io_led[23][0]
    SLICE_X56Y54         LUT6 (Prop_lut6_I2_O)        0.124     8.457 r  inputstorer/io_led_OBUF[8]_inst_i_2/O
                         net (fo=1, routed)           0.998     9.455    alu16/io_led[8]_1
    SLICE_X54Y50         LUT6 (Prop_lut6_I4_O)        0.124     9.579 r  alu16/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.550    12.129    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         3.547    15.676 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    15.676    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2]
                            (input port)
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.631ns  (logic 6.410ns (43.813%)  route 8.221ns (56.187%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT3=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2]
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[2]_inst/O
                         net (fo=70, routed)          3.394     4.879    inputstorer/io_dip_IBUF[0]
    SLICE_X55Y50         LUT3 (Prop_lut3_I1_O)        0.124     5.003 r  inputstorer/out0_carry_i_2/O
                         net (fo=1, routed)           0.000     5.003    alu16/S[2]
    SLICE_X55Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.401 r  alu16/out0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.401    alu16/out0_carry_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.515 r  alu16/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.515    alu16/out0_carry__0_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.828 f  alu16/out0_carry__1/O[3]
                         net (fo=2, routed)           1.124     6.952    alu16/out0_carry__1_n_4
    SLICE_X54Y52         LUT4 (Prop_lut4_I0_O)        0.306     7.258 r  alu16/io_led_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.302     7.560    alu16/io_led_OBUF[0]_inst_i_4_n_0
    SLICE_X54Y53         LUT4 (Prop_lut4_I2_O)        0.124     7.684 r  alu16/io_led_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           3.401    11.085    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    14.631 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.631    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2]
                            (input port)
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.599ns  (logic 6.175ns (42.301%)  route 8.423ns (57.699%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2]
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[2]_inst/O
                         net (fo=70, routed)          3.394     4.879    inputstorer/io_dip_IBUF[0]
    SLICE_X55Y50         LUT3 (Prop_lut3_I1_O)        0.124     5.003 r  inputstorer/out0_carry_i_2/O
                         net (fo=1, routed)           0.000     5.003    alu16/S[2]
    SLICE_X55Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.401 r  alu16/out0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.401    alu16/out0_carry_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.640 r  alu16/out0_carry__0/O[2]
                         net (fo=2, routed)           0.682     6.322    inputstorer/O[1]
    SLICE_X54Y52         LUT5 (Prop_lut5_I2_O)        0.302     6.624 r  inputstorer/io_led_OBUF[14]_inst_i_2/O
                         net (fo=1, routed)           1.036     7.661    inputstorer/io_led_OBUF[14]_inst_i_2_n_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.785 r  inputstorer/io_led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.311    11.096    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.503    14.599 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    14.599    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2]
                            (input port)
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.490ns  (logic 5.637ns (38.899%)  route 8.854ns (61.101%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2]
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[2]_inst/O
                         net (fo=70, routed)          3.947     5.433    inputstorer/io_dip_IBUF[0]
    SLICE_X57Y48         LUT3 (Prop_lut3_I1_O)        0.152     5.585 r  inputstorer/io_led_OBUF[9]_inst_i_8/O
                         net (fo=4, routed)           1.325     6.910    inputstorer/io_led_OBUF[9]_inst_i_8_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.326     7.236 r  inputstorer/io_led_OBUF[9]_inst_i_3/O
                         net (fo=1, routed)           1.038     8.273    alu16/io_led[9]_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.124     8.397 r  alu16/io_led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.544    10.941    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         3.549    14.490 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    14.490    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[3]
                            (input port)
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.342ns  (logic 5.656ns (39.438%)  route 8.686ns (60.562%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 f  io_dip[3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[3]
    E5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 f  io_dip_IBUF[3]_inst/O
                         net (fo=59, routed)          2.829     4.316    inputstorer/io_dip_IBUF[1]
    SLICE_X56Y50         LUT3 (Prop_lut3_I0_O)        0.124     4.440 r  inputstorer/io_led_OBUF[12]_inst_i_6/O
                         net (fo=7, routed)           1.336     5.776    inputstorer/io_led_OBUF[12]_inst_i_6_n_0
    SLICE_X60Y48         LUT6 (Prop_lut6_I5_O)        0.124     5.900 r  inputstorer/io_led_OBUF[10]_inst_i_9/O
                         net (fo=1, routed)           0.428     6.328    inputstorer/io_led_OBUF[10]_inst_i_9_n_0
    SLICE_X60Y49         LUT6 (Prop_lut6_I0_O)        0.124     6.452 r  inputstorer/io_led_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           0.452     6.904    inputstorer/io_led_OBUF[10]_inst_i_6_n_0
    SLICE_X60Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.028 r  inputstorer/io_led_OBUF[10]_inst_i_3/O
                         net (fo=1, routed)           0.650     7.678    alu16/io_led[10]_0
    SLICE_X57Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.802 r  alu16/io_led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.990    10.792    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         3.550    14.342 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    14.342    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2]
                            (input port)
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.126ns  (logic 6.322ns (44.751%)  route 7.805ns (55.249%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2]
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[2]_inst/O
                         net (fo=70, routed)          3.394     4.879    inputstorer/io_dip_IBUF[0]
    SLICE_X55Y50         LUT3 (Prop_lut3_I1_O)        0.124     5.003 r  inputstorer/out0_carry_i_2/O
                         net (fo=1, routed)           0.000     5.003    alu16/S[2]
    SLICE_X55Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.401 r  alu16/out0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.401    alu16/out0_carry_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.735 r  alu16/out0_carry__0/O[1]
                         net (fo=2, routed)           0.947     6.682    inputstorer/O[0]
    SLICE_X57Y51         LUT5 (Prop_lut5_I2_O)        0.303     6.985 r  inputstorer/io_led_OBUF[13]_inst_i_2/O
                         net (fo=1, routed)           0.665     7.651    inputstorer/io_led_OBUF[13]_inst_i_2_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I2_O)        0.124     7.775 r  inputstorer/io_led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.799    10.573    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         3.553    14.126 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    14.126    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2]
                            (input port)
  Destination:            io_led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.859ns  (logic 5.740ns (41.418%)  route 8.119ns (58.582%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2]
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[2]_inst/O
                         net (fo=70, routed)          3.947     5.433    inputstorer/io_dip_IBUF[0]
    SLICE_X57Y48         LUT3 (Prop_lut3_I1_O)        0.152     5.585 r  inputstorer/io_led_OBUF[9]_inst_i_8/O
                         net (fo=4, routed)           0.979     6.564    inputstorer/io_led_OBUF[9]_inst_i_8_n_0
    SLICE_X58Y51         LUT6 (Prop_lut6_I0_O)        0.326     6.890 r  inputstorer/io_led_OBUF[21]_inst_i_6/O
                         net (fo=1, routed)           0.280     7.169    inputstorer/io_led_OBUF[21]_inst_i_6_n_0
    SLICE_X58Y51         LUT6 (Prop_lut6_I3_O)        0.124     7.293 r  inputstorer/io_led_OBUF[21]_inst_i_3/O
                         net (fo=1, routed)           0.830     8.124    inputstorer/io_led_OBUF[21]_inst_i_3_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.248 r  inputstorer/io_led_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           2.082    10.330    io_led_OBUF[21]
    J1                   OBUF (Prop_obuf_I_O)         3.529    13.859 r  io_led_OBUF[21]_inst/O
                         net (fo=0)                   0.000    13.859    io_led[21]
    J1                                                                r  io_led[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2]
                            (input port)
  Destination:            io_led[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.677ns  (logic 5.741ns (41.972%)  route 7.936ns (58.028%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2]
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[2]_inst/O
                         net (fo=70, routed)          3.947     5.433    inputstorer/io_dip_IBUF[0]
    SLICE_X57Y48         LUT3 (Prop_lut3_I1_O)        0.152     5.585 r  inputstorer/io_led_OBUF[9]_inst_i_8/O
                         net (fo=4, routed)           0.847     6.431    inputstorer/io_led_OBUF[9]_inst_i_8_n_0
    SLICE_X60Y51         LUT6 (Prop_lut6_I5_O)        0.326     6.757 r  inputstorer/io_led_OBUF[22]_inst_i_8/O
                         net (fo=1, routed)           0.494     7.252    inputstorer/io_led_OBUF[22]_inst_i_8_n_0
    SLICE_X60Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.376 r  inputstorer/io_led_OBUF[22]_inst_i_3/O
                         net (fo=1, routed)           0.813     8.189    inputstorer/io_led_OBUF[22]_inst_i_3_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.313 r  inputstorer/io_led_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           1.835    10.148    io_led_OBUF[22]
    L3                   OBUF (Prop_obuf_I_O)         3.529    13.677 r  io_led_OBUF[22]_inst/O
                         net (fo=0)                   0.000    13.677    io_led[22]
    L3                                                                r  io_led[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2]
                            (input port)
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.670ns  (logic 6.408ns (46.878%)  route 7.262ns (53.122%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2]
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[2]_inst/O
                         net (fo=70, routed)          3.394     4.879    inputstorer/io_dip_IBUF[0]
    SLICE_X55Y50         LUT3 (Prop_lut3_I1_O)        0.124     5.003 r  inputstorer/out0_carry_i_2/O
                         net (fo=1, routed)           0.000     5.003    alu16/S[2]
    SLICE_X55Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.401 r  alu16/out0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.401    alu16/out0_carry_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.515 r  alu16/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.515    alu16/out0_carry__0_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.849 r  alu16/out0_carry__1/O[1]
                         net (fo=2, routed)           0.857     6.706    inputstorer/io_led_OBUF[18]_inst_i_1_0[1]
    SLICE_X54Y52         LUT5 (Prop_lut5_I2_O)        0.303     7.009 r  inputstorer/io_led_OBUF[17]_inst_i_2/O
                         net (fo=1, routed)           0.664     7.673    inputstorer/io_led_OBUF[17]_inst_i_2_n_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.797 r  inputstorer/io_led_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           2.347    10.144    io_led_OBUF[17]
    G1                   OBUF (Prop_obuf_I_O)         3.526    13.670 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000    13.670    io_led[17]
    G1                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[7]
                            (input port)
  Destination:            io_led[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.836ns  (logic 1.612ns (56.841%)  route 1.224ns (43.159%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  io_dip[7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[7]
    C4                   IBUF (Prop_ibuf_I_O)         0.292     0.292 f  io_dip_IBUF[7]_inst/O
                         net (fo=13, routed)          0.717     1.009    inputstorer/io_dip_IBUF[5]
    SLICE_X59Y52         LUT5 (Prop_lut5_I4_O)        0.045     1.054 r  inputstorer/io_led_OBUF[22]_inst_i_2/O
                         net (fo=1, routed)           0.127     1.181    inputstorer/io_led_OBUF[22]_inst_i_2_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I2_O)        0.045     1.226 r  inputstorer/io_led_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           0.380     1.606    io_led_OBUF[22]
    L3                   OBUF (Prop_obuf_I_O)         1.230     2.836 r  io_led_OBUF[22]_inst/O
                         net (fo=0)                   0.000     2.836    io_led[22]
    L3                                                                r  io_led[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[4]
                            (input port)
  Destination:            io_led[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.989ns  (logic 1.560ns (52.205%)  route 1.429ns (47.795%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  io_dip_IBUF[4]_inst/O
                         net (fo=18, routed)          0.885     1.121    inputstorer/io_dip_IBUF[2]
    SLICE_X57Y53         LUT6 (Prop_lut6_I3_O)        0.045     1.166 r  inputstorer/io_led_OBUF[20]_inst_i_2/O
                         net (fo=1, routed)           0.050     1.216    inputstorer/io_led_OBUF[20]_inst_i_2_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I4_O)        0.045     1.261 r  inputstorer/io_led_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           0.493     1.755    io_led_OBUF[20]
    K1                   OBUF (Prop_obuf_I_O)         1.235     2.989 r  io_led_OBUF[20]_inst/O
                         net (fo=0)                   0.000     2.989    io_led[20]
    K1                                                                r  io_led[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            io_led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.030ns  (logic 1.549ns (51.130%)  route 1.481ns (48.870%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  io_dip_IBUF[5]_inst/O
                         net (fo=18, routed)          0.800     1.030    inputstorer/io_dip_IBUF[3]
    SLICE_X55Y54         LUT6 (Prop_lut6_I1_O)        0.045     1.075 r  inputstorer/io_led_OBUF[21]_inst_i_2/O
                         net (fo=1, routed)           0.140     1.215    inputstorer/io_led_OBUF[21]_inst_i_2_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I4_O)        0.045     1.260 r  inputstorer/io_led_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           0.540     1.801    io_led_OBUF[21]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.030 r  io_led_OBUF[21]_inst/O
                         net (fo=0)                   0.000     3.030    io_led[21]
    J1                                                                r  io_led[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            io_led[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.072ns  (logic 1.552ns (50.530%)  route 1.520ns (49.470%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  io_dip_IBUF[5]_inst/O
                         net (fo=18, routed)          0.943     1.173    inputstorer/io_dip_IBUF[3]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.045     1.218 r  inputstorer/io_led_OBUF[23]_inst_i_4/O
                         net (fo=1, routed)           0.082     1.300    inputstorer/io_led_OBUF[23]_inst_i_4_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I4_O)        0.045     1.345 r  inputstorer/io_led_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           0.495     1.839    io_led_OBUF[23]
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.072 r  io_led_OBUF[23]_inst/O
                         net (fo=0)                   0.000     3.072    io_led[23]
    L2                                                                r  io_led[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[4]
                            (input port)
  Destination:            io_led[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.100ns  (logic 1.549ns (49.976%)  route 1.551ns (50.024%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  io_dip_IBUF[4]_inst/O
                         net (fo=18, routed)          0.824     1.060    inputstorer/io_dip_IBUF[2]
    SLICE_X57Y52         LUT6 (Prop_lut6_I3_O)        0.045     1.105 r  inputstorer/io_led_OBUF[19]_inst_i_2/O
                         net (fo=1, routed)           0.135     1.240    alu16/io_led[19]
    SLICE_X57Y52         LUT6 (Prop_lut6_I4_O)        0.045     1.285 r  alu16/io_led_OBUF[19]_inst_i_1/O
                         net (fo=1, routed)           0.591     1.877    io_led_OBUF[19]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.100 r  io_led_OBUF[19]_inst/O
                         net (fo=0)                   0.000     3.100    io_led[19]
    H1                                                                r  io_led[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2]
                            (input port)
  Destination:            io_led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.143ns  (logic 1.566ns (49.816%)  route 1.577ns (50.184%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  io_dip_IBUF[2]_inst/O
                         net (fo=70, routed)          0.982     1.235    inputstorer/io_dip_IBUF[0]
    SLICE_X58Y51         LUT6 (Prop_lut6_I4_O)        0.045     1.280 r  inputstorer/io_led_OBUF[18]_inst_i_4/O
                         net (fo=1, routed)           0.151     1.431    inputstorer/io_led_OBUF[18]_inst_i_4_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I4_O)        0.045     1.476 r  inputstorer/io_led_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           0.444     1.920    io_led_OBUF[18]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.143 r  io_led_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.143    io_led[18]
    H2                                                                r  io_led[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[3]
                            (input port)
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.172ns  (logic 1.546ns (48.735%)  route 1.626ns (51.265%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[3]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[3]_inst/O
                         net (fo=59, routed)          1.084     1.338    inputstorer/io_dip_IBUF[1]
    SLICE_X56Y50         LUT6 (Prop_lut6_I3_O)        0.045     1.383 r  inputstorer/io_led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.054     1.437    inputstorer/io_led_OBUF[15]_inst_i_4_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I4_O)        0.045     1.482 r  inputstorer/io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.488     1.970    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.172 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.172    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.373ns  (logic 1.591ns (47.161%)  route 1.782ns (52.839%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  io_dip_IBUF[5]_inst/O
                         net (fo=18, routed)          0.812     1.042    inputstorer/io_dip_IBUF[3]
    SLICE_X56Y53         LUT5 (Prop_lut5_I4_O)        0.045     1.087 r  inputstorer/io_led_OBUF[16]_inst_i_5/O
                         net (fo=1, routed)           0.140     1.227    inputstorer/io_led_OBUF[16]_inst_i_5_n_0
    SLICE_X56Y53         LUT5 (Prop_lut5_I0_O)        0.045     1.272 r  inputstorer/io_led_OBUF[16]_inst_i_2/O
                         net (fo=1, routed)           0.145     1.417    inputstorer/io_led_OBUF[16]_inst_i_2_n_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I2_O)        0.045     1.462 r  inputstorer/io_led_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           0.685     2.147    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.373 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.373    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[4]
                            (input port)
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.398ns  (logic 1.598ns (47.010%)  route 1.801ns (52.990%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  io_dip_IBUF[4]_inst/O
                         net (fo=18, routed)          0.866     1.102    inputstorer/io_dip_IBUF[2]
    SLICE_X54Y52         LUT5 (Prop_lut5_I2_O)        0.045     1.147 r  inputstorer/io_led_OBUF[17]_inst_i_5/O
                         net (fo=1, routed)           0.054     1.201    inputstorer/io_led_OBUF[17]_inst_i_5_n_0
    SLICE_X54Y52         LUT5 (Prop_lut5_I0_O)        0.045     1.246 r  inputstorer/io_led_OBUF[17]_inst_i_2/O
                         net (fo=1, routed)           0.223     1.469    inputstorer/io_led_OBUF[17]_inst_i_2_n_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I2_O)        0.045     1.514 r  inputstorer/io_led_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           0.658     2.172    io_led_OBUF[17]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.398 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.398    io_led[17]
    G1                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.186ns  (logic 4.635ns (35.147%)  route 8.552ns (64.853%))
  Logic Levels:           6  (LUT3=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.626     5.210    inputstorer/CLK
    SLICE_X58Y52         FDRE                                         r  inputstorer/M_storeA_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  inputstorer/M_storeA_q_reg[10]/Q
                         net (fo=13, routed)          1.771     7.437    inputstorer/Q[10]
    SLICE_X59Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.561 r  inputstorer/io_led_OBUF[13]_inst_i_10/O
                         net (fo=2, routed)           0.962     8.523    inputstorer/io_led_OBUF[13]_inst_i_10_n_0
    SLICE_X62Y49         LUT3 (Prop_lut3_I0_O)        0.124     8.647 r  inputstorer/io_led_OBUF[12]_inst_i_11/O
                         net (fo=2, routed)           0.829     9.476    inputstorer/io_led_OBUF[12]_inst_i_11_n_0
    SLICE_X60Y48         LUT6 (Prop_lut6_I2_O)        0.124     9.600 r  inputstorer/io_led_OBUF[11]_inst_i_4/O
                         net (fo=1, routed)           0.829    10.429    inputstorer/io_led_OBUF[11]_inst_i_4_n_0
    SLICE_X60Y49         LUT6 (Prop_lut6_I1_O)        0.124    10.553 r  inputstorer/io_led_OBUF[11]_inst_i_3/O
                         net (fo=1, routed)           1.043    11.596    alu16/io_led[11]_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.124    11.720 r  alu16/io_led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.118    14.838    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         3.559    18.396 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    18.396    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.981ns  (logic 5.507ns (42.427%)  route 7.474ns (57.573%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.625     5.209    inputstorer/CLK
    SLICE_X60Y53         FDRE                                         r  inputstorer/M_storeA_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.518     5.727 r  inputstorer/M_storeA_q_reg[13]/Q
                         net (fo=17, routed)          2.287     8.014    inputstorer/Q[13]
    SLICE_X55Y53         LUT3 (Prop_lut3_I2_O)        0.124     8.138 r  inputstorer/out0_carry__2_i_3/O
                         net (fo=1, routed)           0.000     8.138    alu16/io_led[2][1]
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.778 f  alu16/out0_carry__2/O[3]
                         net (fo=5, routed)           0.708     9.486    inputstorer/io_led[23][1]
    SLICE_X54Y53         LUT4 (Prop_lut4_I0_O)        0.306     9.792 r  inputstorer/io_led_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.282    10.074    alu16/io_led[0]
    SLICE_X54Y53         LUT4 (Prop_lut4_I3_O)        0.124    10.198 r  alu16/io_led_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.649    10.847    inputstorer/io_led[23][0]
    SLICE_X56Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.971 r  inputstorer/io_led_OBUF[8]_inst_i_2/O
                         net (fo=1, routed)           0.998    11.969    alu16/io_led[8]_1
    SLICE_X54Y50         LUT6 (Prop_lut6_I4_O)        0.124    12.093 r  alu16/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.550    14.643    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         3.547    18.190 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    18.190    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.896ns  (logic 4.829ns (37.443%)  route 8.068ns (62.557%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.560     5.144    inputstorer/CLK
    SLICE_X57Y52         FDRE                                         r  inputstorer/M_storeB_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  inputstorer/M_storeB_q_reg[2]/Q
                         net (fo=62, routed)          1.884     7.484    inputstorer/M_inputstorer_outB[2]
    SLICE_X56Y47         LUT5 (Prop_lut5_I1_O)        0.150     7.634 r  inputstorer/io_led_OBUF[15]_inst_i_10/O
                         net (fo=2, routed)           0.684     8.318    inputstorer/io_led_OBUF[15]_inst_i_10_n_0
    SLICE_X56Y47         LUT3 (Prop_lut3_I0_O)        0.348     8.666 r  inputstorer/io_led_OBUF[13]_inst_i_8/O
                         net (fo=2, routed)           0.413     9.078    inputstorer/io_led_OBUF[13]_inst_i_8_n_0
    SLICE_X57Y48         LUT5 (Prop_lut5_I1_O)        0.124     9.202 r  inputstorer/io_led_OBUF[14]_inst_i_8/O
                         net (fo=1, routed)           0.665     9.868    inputstorer/io_led_OBUF[14]_inst_i_8_n_0
    SLICE_X57Y48         LUT6 (Prop_lut6_I5_O)        0.124     9.992 r  inputstorer/io_led_OBUF[14]_inst_i_3/O
                         net (fo=1, routed)           1.111    11.102    inputstorer/io_led_OBUF[14]_inst_i_3_n_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I3_O)        0.124    11.226 r  inputstorer/io_led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.311    14.538    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.503    18.040 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    18.040    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.782ns  (logic 4.883ns (38.202%)  route 7.899ns (61.798%))
  Logic Levels:           6  (LUT3=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.625     5.209    inputstorer/CLK
    SLICE_X60Y53         FDRE                                         r  inputstorer/M_storeA_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.518     5.727 r  inputstorer/M_storeA_q_reg[8]/Q
                         net (fo=13, routed)          1.889     7.616    inputstorer/Q[8]
    SLICE_X62Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.740 r  inputstorer/io_led_OBUF[12]_inst_i_12/O
                         net (fo=2, routed)           0.484     8.224    inputstorer/io_led_OBUF[12]_inst_i_12_n_0
    SLICE_X62Y49         LUT3 (Prop_lut3_I0_O)        0.118     8.342 r  inputstorer/io_led_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.108     9.450    inputstorer/io_led_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.326     9.776 r  inputstorer/io_led_OBUF[9]_inst_i_4/O
                         net (fo=1, routed)           0.836    10.612    inputstorer/io_led_OBUF[9]_inst_i_4_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I1_O)        0.124    10.736 r  inputstorer/io_led_OBUF[9]_inst_i_3/O
                         net (fo=1, routed)           1.038    11.774    alu16/io_led[9]_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.124    11.898 r  alu16/io_led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.544    14.442    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         3.549    17.991 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    17.991    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.739ns  (logic 5.086ns (39.921%)  route 7.654ns (60.079%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.560     5.144    inputstorer/CLK
    SLICE_X57Y52         FDRE                                         r  inputstorer/M_storeB_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  inputstorer/M_storeB_q_reg[3]/Q
                         net (fo=65, routed)          1.387     6.987    inputstorer/M_inputstorer_outB[3]
    SLICE_X58Y49         LUT3 (Prop_lut3_I1_O)        0.152     7.139 r  inputstorer/io_led_OBUF[10]_inst_i_11/O
                         net (fo=1, routed)           0.981     8.120    inputstorer/io_led_OBUF[10]_inst_i_11_n_0
    SLICE_X60Y49         LUT6 (Prop_lut6_I3_O)        0.326     8.446 r  inputstorer/io_led_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.814     9.260    inputstorer/io_led_OBUF[10]_inst_i_7_n_0
    SLICE_X63Y49         LUT5 (Prop_lut5_I0_O)        0.152     9.412 r  inputstorer/io_led_OBUF[10]_inst_i_4/O
                         net (fo=1, routed)           0.832    10.244    inputstorer/io_led_OBUF[10]_inst_i_4_n_0
    SLICE_X60Y49         LUT6 (Prop_lut6_I1_O)        0.326    10.570 r  inputstorer/io_led_OBUF[10]_inst_i_3/O
                         net (fo=1, routed)           0.650    11.220    alu16/io_led[10]_0
    SLICE_X57Y50         LUT6 (Prop_lut6_I5_O)        0.124    11.344 r  alu16/io_led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.990    14.334    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         3.550    17.884 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    17.884    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.660ns  (logic 5.307ns (41.919%)  route 7.353ns (58.081%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.560     5.144    inputstorer/CLK
    SLICE_X57Y52         FDRE                                         r  inputstorer/M_storeB_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  inputstorer/M_storeB_q_reg[2]/Q
                         net (fo=62, routed)          1.884     7.484    inputstorer/M_inputstorer_outB[2]
    SLICE_X56Y47         LUT5 (Prop_lut5_I1_O)        0.150     7.634 r  inputstorer/io_led_OBUF[15]_inst_i_10/O
                         net (fo=2, routed)           0.684     8.318    inputstorer/io_led_OBUF[15]_inst_i_10_n_0
    SLICE_X56Y47         LUT3 (Prop_lut3_I2_O)        0.374     8.692 r  inputstorer/io_led_OBUF[15]_inst_i_8/O
                         net (fo=2, routed)           1.149     9.840    inputstorer/io_led_OBUF[15]_inst_i_8_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I1_O)        0.350    10.190 r  inputstorer/io_led_OBUF[16]_inst_i_7/O
                         net (fo=1, routed)           0.469    10.660    inputstorer/io_led_OBUF[16]_inst_i_7_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I5_O)        0.328    10.988 r  inputstorer/io_led_OBUF[16]_inst_i_3/O
                         net (fo=1, routed)           0.813    11.801    inputstorer/io_led_OBUF[16]_inst_i_3_n_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I3_O)        0.124    11.925 r  inputstorer/io_led_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           2.354    14.279    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         3.525    17.804 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000    17.804    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.623ns  (logic 4.629ns (36.675%)  route 7.993ns (63.325%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.560     5.144    inputstorer/CLK
    SLICE_X57Y52         FDRE                                         r  inputstorer/M_storeB_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  inputstorer/M_storeB_q_reg[2]/Q
                         net (fo=62, routed)          2.131     7.731    inputstorer/M_inputstorer_outB[2]
    SLICE_X56Y48         LUT5 (Prop_lut5_I1_O)        0.124     7.855 r  inputstorer/io_led_OBUF[14]_inst_i_13/O
                         net (fo=2, routed)           0.710     8.565    inputstorer/io_led_OBUF[14]_inst_i_13_n_0
    SLICE_X56Y48         LUT3 (Prop_lut3_I0_O)        0.124     8.689 r  inputstorer/io_led_OBUF[13]_inst_i_9/O
                         net (fo=2, routed)           1.021     9.710    inputstorer/io_led_OBUF[13]_inst_i_9_n_0
    SLICE_X58Y49         LUT5 (Prop_lut5_I0_O)        0.124     9.834 r  inputstorer/io_led_OBUF[13]_inst_i_7/O
                         net (fo=1, routed)           0.280    10.114    inputstorer/io_led_OBUF[13]_inst_i_7_n_0
    SLICE_X58Y49         LUT6 (Prop_lut6_I5_O)        0.124    10.238 r  inputstorer/io_led_OBUF[13]_inst_i_3/O
                         net (fo=1, routed)           1.053    11.291    inputstorer/io_led_OBUF[13]_inst_i_3_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I3_O)        0.124    11.415 r  inputstorer/io_led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.799    14.213    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         3.553    17.767 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    17.767    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.566ns  (logic 4.620ns (36.765%)  route 7.946ns (63.235%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.560     5.144    inputstorer/CLK
    SLICE_X57Y52         FDRE                                         r  inputstorer/M_storeB_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  inputstorer/M_storeB_q_reg[2]/Q
                         net (fo=62, routed)          2.131     7.731    inputstorer/M_inputstorer_outB[2]
    SLICE_X56Y48         LUT5 (Prop_lut5_I1_O)        0.124     7.855 r  inputstorer/io_led_OBUF[14]_inst_i_13/O
                         net (fo=2, routed)           0.710     8.565    inputstorer/io_led_OBUF[14]_inst_i_13_n_0
    SLICE_X56Y48         LUT3 (Prop_lut3_I0_O)        0.124     8.689 r  inputstorer/io_led_OBUF[13]_inst_i_9/O
                         net (fo=2, routed)           0.520     9.209    inputstorer/io_led_OBUF[13]_inst_i_9_n_0
    SLICE_X58Y48         LUT6 (Prop_lut6_I2_O)        0.124     9.333 r  inputstorer/io_led_OBUF[12]_inst_i_4/O
                         net (fo=1, routed)           0.954    10.288    inputstorer/io_led_OBUF[12]_inst_i_4_n_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I1_O)        0.124    10.412 r  inputstorer/io_led_OBUF[12]_inst_i_3/O
                         net (fo=1, routed)           0.677    11.089    alu16/io_led[12]_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I5_O)        0.124    11.213 r  alu16/io_led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.953    14.166    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         3.544    17.710 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    17.710    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.100ns  (logic 4.602ns (38.031%)  route 7.498ns (61.969%))
  Logic Levels:           6  (LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.560     5.144    inputstorer/CLK
    SLICE_X57Y52         FDRE                                         r  inputstorer/M_storeB_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  inputstorer/M_storeB_q_reg[2]/Q
                         net (fo=62, routed)          2.042     7.642    inputstorer/M_inputstorer_outB[2]
    SLICE_X55Y49         LUT5 (Prop_lut5_I1_O)        0.124     7.766 r  inputstorer/io_led_OBUF[16]_inst_i_12/O
                         net (fo=2, routed)           0.745     8.512    inputstorer/io_led_OBUF[16]_inst_i_12_n_0
    SLICE_X56Y49         LUT6 (Prop_lut6_I5_O)        0.124     8.636 r  inputstorer/io_led_OBUF[16]_inst_i_9/O
                         net (fo=2, routed)           0.867     9.502    inputstorer/io_led_OBUF[16]_inst_i_9_n_0
    SLICE_X57Y49         LUT5 (Prop_lut5_I1_O)        0.124     9.626 r  inputstorer/io_led_OBUF[17]_inst_i_7/O
                         net (fo=1, routed)           0.402    10.029    inputstorer/io_led_OBUF[17]_inst_i_7_n_0
    SLICE_X57Y49         LUT6 (Prop_lut6_I5_O)        0.124    10.153 r  inputstorer/io_led_OBUF[17]_inst_i_3/O
                         net (fo=1, routed)           1.094    11.247    inputstorer/io_led_OBUF[17]_inst_i_3_n_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I3_O)        0.124    11.371 r  inputstorer/io_led_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           2.347    13.718    io_led_OBUF[17]
    G1                   OBUF (Prop_obuf_I_O)         3.526    17.244 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000    17.244    io_led[17]
    G1                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.936ns  (logic 5.258ns (44.049%)  route 6.678ns (55.951%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.625     5.209    inputstorer/CLK
    SLICE_X60Y53         FDRE                                         r  inputstorer/M_storeA_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.518     5.727 r  inputstorer/M_storeA_q_reg[13]/Q
                         net (fo=17, routed)          2.287     8.014    inputstorer/Q[13]
    SLICE_X55Y53         LUT3 (Prop_lut3_I2_O)        0.124     8.138 r  inputstorer/out0_carry__2_i_3/O
                         net (fo=1, routed)           0.000     8.138    alu16/io_led[2][1]
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.778 f  alu16/out0_carry__2/O[3]
                         net (fo=5, routed)           0.708     9.486    inputstorer/io_led[23][1]
    SLICE_X54Y53         LUT4 (Prop_lut4_I0_O)        0.306     9.792 r  inputstorer/io_led_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.282    10.074    alu16/io_led[0]
    SLICE_X54Y53         LUT4 (Prop_lut4_I3_O)        0.124    10.198 r  alu16/io_led_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           3.401    13.599    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    17.145 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.145    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.157ns  (logic 1.466ns (67.927%)  route 0.692ns (32.073%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.566     1.510    inputstorer/CLK
    SLICE_X57Y53         FDRE                                         r  inputstorer/M_storeB_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y53         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  inputstorer/M_storeB_q_reg[12]/Q
                         net (fo=2, routed)           0.148     1.799    inputstorer/M_inputstorer_outB[12]
    SLICE_X57Y53         LUT6 (Prop_lut6_I4_O)        0.045     1.844 r  inputstorer/io_led_OBUF[20]_inst_i_2/O
                         net (fo=1, routed)           0.050     1.894    inputstorer/io_led_OBUF[20]_inst_i_2_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I4_O)        0.045     1.939 r  inputstorer/io_led_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           0.493     2.433    io_led_OBUF[20]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.667 r  io_led_OBUF[20]_inst/O
                         net (fo=0)                   0.000     3.667    io_led[20]
    K1                                                                r  io_led[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.186ns  (logic 1.463ns (66.934%)  route 0.723ns (33.066%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.565     1.509    inputstorer/CLK
    SLICE_X55Y51         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  inputstorer/M_storeA_q_reg[15]/Q
                         net (fo=30, routed)          0.146     1.796    inputstorer/M_inputstorer_outA[15]
    SLICE_X57Y52         LUT6 (Prop_lut6_I5_O)        0.045     1.841 r  inputstorer/io_led_OBUF[23]_inst_i_4/O
                         net (fo=1, routed)           0.082     1.923    inputstorer/io_led_OBUF[23]_inst_i_4_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I4_O)        0.045     1.968 r  inputstorer/io_led_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           0.495     2.463    io_led_OBUF[23]
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.695 r  io_led_OBUF[23]_inst/O
                         net (fo=0)                   0.000     3.695    io_led[23]
    L2                                                                r  io_led[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.229ns  (logic 1.433ns (64.282%)  route 0.796ns (35.718%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.565     1.509    inputstorer/CLK
    SLICE_X55Y51         FDRE                                         r  inputstorer/M_storeA_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  inputstorer/M_storeA_q_reg[7]/Q
                         net (fo=12, routed)          0.254     1.904    inputstorer/Q[7]
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.045     1.949 r  inputstorer/io_led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.054     2.003    inputstorer/io_led_OBUF[15]_inst_i_4_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I4_O)        0.045     2.048 r  inputstorer/io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.488     2.536    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.738 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.738    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.343ns  (logic 1.460ns (62.322%)  route 0.883ns (37.678%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.564     1.508    inputstorer/CLK
    SLICE_X55Y53         FDRE                                         r  inputstorer/M_storeB_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  inputstorer/M_storeB_q_reg[13]/Q
                         net (fo=2, routed)           0.202     1.851    inputstorer/M_inputstorer_outB[13]
    SLICE_X55Y54         LUT6 (Prop_lut6_I4_O)        0.045     1.896 r  inputstorer/io_led_OBUF[21]_inst_i_2/O
                         net (fo=1, routed)           0.140     2.036    inputstorer/io_led_OBUF[21]_inst_i_2_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I4_O)        0.045     2.081 r  inputstorer/io_led_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           0.540     2.622    io_led_OBUF[21]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.851 r  io_led_OBUF[21]_inst/O
                         net (fo=0)                   0.000     3.851    io_led[21]
    J1                                                                r  io_led[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.351ns  (logic 1.454ns (61.862%)  route 0.897ns (38.138%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.567     1.511    inputstorer/CLK
    SLICE_X57Y52         FDRE                                         r  inputstorer/M_storeB_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  inputstorer/M_storeB_q_reg[11]/Q
                         net (fo=2, routed)           0.170     1.822    inputstorer/M_inputstorer_outB[11]
    SLICE_X57Y52         LUT6 (Prop_lut6_I4_O)        0.045     1.867 r  inputstorer/io_led_OBUF[19]_inst_i_2/O
                         net (fo=1, routed)           0.135     2.002    alu16/io_led[19]
    SLICE_X57Y52         LUT6 (Prop_lut6_I4_O)        0.045     2.047 r  alu16/io_led_OBUF[19]_inst_i_1/O
                         net (fo=1, routed)           0.591     2.638    io_led_OBUF[19]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.862 r  io_led_OBUF[19]_inst/O
                         net (fo=0)                   0.000     3.862    io_led[19]
    H1                                                                r  io_led[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.382ns  (logic 1.484ns (62.288%)  route 0.898ns (37.712%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.593     1.537    inputstorer/CLK
    SLICE_X60Y52         FDRE                                         r  inputstorer/M_storeA_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  inputstorer/M_storeA_q_reg[14]/Q
                         net (fo=18, routed)          0.303     2.004    inputstorer/Q[14]
    SLICE_X59Y51         LUT6 (Prop_lut6_I1_O)        0.045     2.049 r  inputstorer/io_led_OBUF[22]_inst_i_4/O
                         net (fo=1, routed)           0.215     2.264    inputstorer/io_led_OBUF[22]_inst_i_4_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I4_O)        0.045     2.309 r  inputstorer/io_led_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           0.380     2.689    io_led_OBUF[22]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.919 r  io_led_OBUF[22]_inst/O
                         net (fo=0)                   0.000     3.919    io_led[22]
    L3                                                                r  io_led[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.421ns  (logic 1.453ns (60.036%)  route 0.967ns (39.964%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.564     1.508    inputstorer/CLK
    SLICE_X55Y53         FDRE                                         r  inputstorer/M_storeB_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  inputstorer/M_storeB_q_reg[0]/Q
                         net (fo=42, routed)          0.377     2.026    inputstorer/M_inputstorer_outB[0]
    SLICE_X58Y52         LUT6 (Prop_lut6_I0_O)        0.045     2.071 r  inputstorer/io_led_OBUF[18]_inst_i_3/O
                         net (fo=1, routed)           0.146     2.217    inputstorer/io_led_OBUF[18]_inst_i_3_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I3_O)        0.045     2.262 r  inputstorer/io_led_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           0.444     2.706    io_led_OBUF[18]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.929 r  io_led_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.929    io_led[18]
    H2                                                                r  io_led[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.502ns  (logic 1.458ns (58.266%)  route 1.044ns (41.734%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.564     1.508    inputstorer/CLK
    SLICE_X55Y53         FDRE                                         r  inputstorer/M_storeB_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  inputstorer/M_storeB_q_reg[0]/Q
                         net (fo=42, routed)          0.297     1.946    inputstorer/M_inputstorer_outB[0]
    SLICE_X56Y52         LUT6 (Prop_lut6_I5_O)        0.045     1.991 r  inputstorer/io_led_OBUF[17]_inst_i_4/O
                         net (fo=1, routed)           0.089     2.080    inputstorer/io_led_OBUF[17]_inst_i_4_n_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I4_O)        0.045     2.125 r  inputstorer/io_led_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           0.658     2.783    io_led_OBUF[17]
    G1                   OBUF (Prop_obuf_I_O)         1.227     4.009 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000     4.009    io_led[17]
    G1                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.540ns  (logic 1.432ns (56.407%)  route 1.107ns (43.593%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.566     1.510    inputstorer/CLK
    SLICE_X57Y53         FDRE                                         r  inputstorer/M_storeB_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y53         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  inputstorer/M_storeB_q_reg[15]/Q
                         net (fo=4, routed)           0.165     1.816    inputstorer/M_inputstorer_outB[15]
    SLICE_X56Y54         LUT4 (Prop_lut4_I0_O)        0.045     1.861 r  inputstorer/io_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.942     2.803    io_led_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         1.246     4.049 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.049    io_led[1]
    B5                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.728ns  (logic 1.525ns (55.882%)  route 1.204ns (44.118%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.566     1.510    inputstorer/CLK
    SLICE_X56Y53         FDRE                                         r  inputstorer/M_storeB_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  inputstorer/M_storeB_q_reg[8]/Q
                         net (fo=2, routed)           0.233     1.907    inputstorer/M_inputstorer_outB[8]
    SLICE_X56Y53         LUT5 (Prop_lut5_I1_O)        0.045     1.952 r  inputstorer/io_led_OBUF[16]_inst_i_5/O
                         net (fo=1, routed)           0.140     2.092    inputstorer/io_led_OBUF[16]_inst_i_5_n_0
    SLICE_X56Y53         LUT5 (Prop_lut5_I0_O)        0.045     2.137 r  inputstorer/io_led_OBUF[16]_inst_i_2/O
                         net (fo=1, routed)           0.145     2.283    inputstorer/io_led_OBUF[16]_inst_i_2_n_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I2_O)        0.045     2.328 r  inputstorer/io_led_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           0.685     3.012    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         1.226     4.238 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000     4.238    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay           100 Endpoints
Min Delay           100 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.686ns  (logic 1.536ns (27.016%)  route 4.150ns (72.984%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_dip_IBUF[14]_inst/O
                         net (fo=4, routed)           4.150     5.686    inputstorer/io_dip_IBUF[12]
    SLICE_X55Y50         FDRE                                         r  inputstorer/M_storeB_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.443     4.847    inputstorer/CLK
    SLICE_X55Y50         FDRE                                         r  inputstorer/M_storeB_q_reg[6]/C

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.591ns  (logic 1.534ns (27.443%)  route 4.057ns (72.557%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  io_dip_IBUF[15]_inst/O
                         net (fo=4, routed)           4.057     5.591    inputstorer/io_dip_IBUF[13]
    SLICE_X55Y50         FDRE                                         r  inputstorer/M_storeB_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.443     4.847    inputstorer/CLK
    SLICE_X55Y50         FDRE                                         r  inputstorer/M_storeB_q_reg[7]/C

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.485ns  (logic 1.534ns (27.975%)  route 3.950ns (72.025%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  io_dip_IBUF[15]_inst/O
                         net (fo=4, routed)           3.950     5.485    inputstorer/io_dip_IBUF[13]
    SLICE_X55Y51         FDRE                                         r  inputstorer/M_storeA_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.443     4.847    inputstorer/CLK
    SLICE_X55Y51         FDRE                                         r  inputstorer/M_storeA_q_reg[7]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            alu16/out0/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.401ns  (logic 1.501ns (27.787%)  route 3.900ns (72.213%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          3.900     5.401    alu16/SR[0]
    DSP48_X1Y20          DSP48E1                                      r  alu16/out0/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.532     4.937    alu16/CLK
    DSP48_X1Y20          DSP48E1                                      r  alu16/out0/CLK

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            alu16/out0/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.163ns  (logic 1.536ns (29.750%)  route 3.627ns (70.250%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_dip_IBUF[14]_inst/O
                         net (fo=4, routed)           3.627     5.163    alu16/io_dip_IBUF[7]
    DSP48_X1Y20          DSP48E1                                      r  alu16/out0/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.532     4.937    alu16/CLK
    DSP48_X1Y20          DSP48E1                                      r  alu16/out0/CLK

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.142ns  (logic 1.536ns (29.874%)  route 3.606ns (70.126%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_dip_IBUF[14]_inst/O
                         net (fo=4, routed)           3.606     5.142    inputstorer/io_dip_IBUF[12]
    SLICE_X55Y51         FDRE                                         r  inputstorer/M_storeA_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.443     4.847    inputstorer/CLK
    SLICE_X55Y51         FDRE                                         r  inputstorer/M_storeA_q_reg[6]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            alu16/out0/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.122ns  (logic 1.501ns (29.301%)  route 3.621ns (70.699%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          3.621     5.122    alu16/SR[0]
    DSP48_X1Y20          DSP48E1                                      r  alu16/out0/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.532     4.937    alu16/CLK
    DSP48_X1Y20          DSP48E1                                      r  alu16/out0/CLK

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            alu16/out0/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.114ns  (logic 1.536ns (30.037%)  route 3.578ns (69.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_dip_IBUF[14]_inst/O
                         net (fo=4, routed)           3.578     5.114    alu16/io_dip_IBUF[7]
    DSP48_X1Y20          DSP48E1                                      r  alu16/out0/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.532     4.937    alu16/CLK
    DSP48_X1Y20          DSP48E1                                      r  alu16/out0/CLK

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            inputstorer/btnB/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.025ns  (logic 1.529ns (30.430%)  route 3.496ns (69.570%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 r  io_button_IBUF[4]_inst/O
                         net (fo=1, routed)           3.496     5.025    inputstorer/btnB/sync/io_button_IBUF[0]
    SLICE_X54Y57         FDRE                                         r  inputstorer/btnB/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.441     4.845    inputstorer/btnB/sync/CLK
    SLICE_X54Y57         FDRE                                         r  inputstorer/btnB/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            alu16/out0/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.021ns  (logic 1.534ns (30.557%)  route 3.487ns (69.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  io_dip_IBUF[15]_inst/O
                         net (fo=4, routed)           3.487     5.021    alu16/io_dip_IBUF[8]
    DSP48_X1Y20          DSP48E1                                      r  alu16/out0/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.532     4.937    alu16/CLK
    DSP48_X1Y20          DSP48E1                                      r  alu16/out0/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.590ns  (logic 0.221ns (37.395%)  route 0.369ns (62.605%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_dip_IBUF[22]_inst/O
                         net (fo=4, routed)           0.369     0.590    inputstorer/io_dip_IBUF[20]
    SLICE_X60Y52         FDRE                                         r  inputstorer/M_storeA_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.863     2.052    inputstorer/CLK
    SLICE_X60Y52         FDRE                                         r  inputstorer/M_storeA_q_reg[14]/C

Slack:                    inf
  Source:                 io_dip[18]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.716ns  (logic 0.254ns (35.523%)  route 0.462ns (64.477%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  io_dip[18] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[18]
    J3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[18]_inst/O
                         net (fo=4, routed)           0.462     0.716    inputstorer/io_dip_IBUF[16]
    SLICE_X58Y52         FDRE                                         r  inputstorer/M_storeA_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.863     2.052    inputstorer/CLK
    SLICE_X58Y52         FDRE                                         r  inputstorer/M_storeA_q_reg[10]/C

Slack:                    inf
  Source:                 io_dip[21]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.240ns (32.273%)  route 0.503ns (67.727%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  io_dip[21] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[21]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  io_dip_IBUF[21]_inst/O
                         net (fo=4, routed)           0.503     0.743    inputstorer/io_dip_IBUF[19]
    SLICE_X60Y53         FDRE                                         r  inputstorer/M_storeA_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.861     2.051    inputstorer/CLK
    SLICE_X60Y53         FDRE                                         r  inputstorer/M_storeA_q_reg[13]/C

Slack:                    inf
  Source:                 io_dip[17]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.761ns  (logic 0.244ns (32.086%)  route 0.517ns (67.914%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H4                                                0.000     0.000 r  io_dip[17] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[17]
    H4                   IBUF (Prop_ibuf_I_O)         0.244     0.244 r  io_dip_IBUF[17]_inst/O
                         net (fo=4, routed)           0.517     0.761    inputstorer/io_dip_IBUF[15]
    SLICE_X60Y52         FDRE                                         r  inputstorer/M_storeA_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.863     2.052    inputstorer/CLK
    SLICE_X60Y52         FDRE                                         r  inputstorer/M_storeA_q_reg[9]/C

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.254ns (33.267%)  route 0.510ns (66.733%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[16]_inst/O
                         net (fo=4, routed)           0.510     0.764    inputstorer/io_dip_IBUF[14]
    SLICE_X60Y53         FDRE                                         r  inputstorer/M_storeA_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.861     2.051    inputstorer/CLK
    SLICE_X60Y53         FDRE                                         r  inputstorer/M_storeA_q_reg[8]/C

Slack:                    inf
  Source:                 io_dip[20]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.771ns  (logic 0.243ns (31.491%)  route 0.528ns (68.509%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  io_dip[20] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[20]
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  io_dip_IBUF[20]_inst/O
                         net (fo=4, routed)           0.528     0.771    inputstorer/io_dip_IBUF[18]
    SLICE_X60Y53         FDRE                                         r  inputstorer/M_storeA_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.861     2.051    inputstorer/CLK
    SLICE_X60Y53         FDRE                                         r  inputstorer/M_storeA_q_reg[12]/C

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.232ns (29.692%)  route 0.549ns (70.308%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  io_dip_IBUF[23]_inst/O
                         net (fo=4, routed)           0.549     0.780    inputstorer/io_dip_IBUF[21]
    SLICE_X55Y51         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.835     2.025    inputstorer/CLK
    SLICE_X55Y51         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C

Slack:                    inf
  Source:                 io_dip[19]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.848ns  (logic 0.257ns (30.295%)  route 0.591ns (69.705%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H3                                                0.000     0.000 r  io_dip[19] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[19]
    H3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_dip_IBUF[19]_inst/O
                         net (fo=4, routed)           0.591     0.848    inputstorer/io_dip_IBUF[17]
    SLICE_X57Y52         FDRE                                         r  inputstorer/M_storeB_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.835     2.025    inputstorer/CLK
    SLICE_X57Y52         FDRE                                         r  inputstorer/M_storeB_q_reg[11]/C

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.860ns  (logic 0.232ns (26.933%)  route 0.629ns (73.067%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  io_dip_IBUF[23]_inst/O
                         net (fo=4, routed)           0.629     0.860    inputstorer/io_dip_IBUF[21]
    SLICE_X57Y53         FDRE                                         r  inputstorer/M_storeB_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.834     2.024    inputstorer/CLK
    SLICE_X57Y53         FDRE                                         r  inputstorer/M_storeB_q_reg[15]/C

Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.882ns  (logic 0.221ns (25.012%)  route 0.662ns (74.988%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_dip_IBUF[22]_inst/O
                         net (fo=4, routed)           0.662     0.882    inputstorer/io_dip_IBUF[20]
    SLICE_X55Y53         FDRE                                         r  inputstorer/M_storeB_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.834     2.024    inputstorer/CLK
    SLICE_X55Y53         FDRE                                         r  inputstorer/M_storeB_q_reg[14]/C





