m255
K4
z2
!s11f vlog 2020.3 2020.10, Oct 14 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Duncan/git/ForthCPU/busController/test/busSequencerTestbench
vbusSequencer
Z1 !s110 1700939975
!i10b 1
!s100 O8;W5iDc;Z9DgH=IK[gHZ3
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IMN>AAWnfj>LLOda?IDRhH1
R0
w1700939029
8C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v
FC:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v
!i122 47
L0 7 82
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OT;L;2020.3;71
r1
!s85 0
31
Z5 !s108 1700939975.000000
!s107 C:\Users\Duncan\git\ForthCPU\busController\source\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v|
!s101 -O0
!i113 1
Z6 o-work work -O0
Z7 tCvgOpt 0
nbus@sequencer
vbusSequencerTests
R1
!i10b 1
!s100 LVI;`9ReE^1XdaVc=SNP51
R2
Ihb3GRR@QUiEZe:3S3JS1X0
R0
w1700939972
8C:/Users/Duncan/git/ForthCPU/busController/test/busSequencerTests.v
FC:/Users/Duncan/git/ForthCPU/busController/test/busSequencerTests.v
!i122 48
L0 6 150
R3
R4
r1
!s85 0
31
R5
!s107 C:\Users\Duncan\git\ForthCPU\busController\test\..\..\testSetup.v|C:\Users\Duncan\git\ForthCPU\busController\test\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/busController/test/busSequencerTests.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/busController/test/busSequencerTests.v|
!s101 -O0
!i113 1
R6
R7
nbus@sequencer@tests
vinstructionPhaseDecoder
R1
!i10b 1
!s100 gc8ZMZQNQE7F08GUD0b0b1
R2
IWoI@?9XET39]IVH6DE01@3
R0
w1700938432
8C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
FC:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
!i122 46
L0 21 127
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|
!s101 -O0
!i113 1
R6
R7
ninstruction@phase@decoder
