TOP_FILE :=  +define+PYGMY_ES1Y+FPGA+STATION_VP_PKG__SV+USE_POWER_PINS \
    $(TEST_DIR)rtl/common/pygmy_define.sv \
    $(TEST_DIR)rtl/common/pygmy_cfg.sv \
    $(TEST_DIR)rtl/common/pygmy_typedef.sv \
    $(TEST_DIR)rtl/common/pygmy_func.sv \
    $(TEST_DIR)rtl/png-32/rtl/orv/orv_cfg.sv\
    $(TEST_DIR)rtl/png-32/rtl/orv/orv_typedef.sv\
    $(TEST_DIR)rtl/png-32/rtl/orv/orv_func.sv\
    $(TEST_DIR)rtl/plic/plic_typedef.sv\
    $(TEST_DIR)rtl/orv64/orv64_param_pkg.sv\
    $(TEST_DIR)rtl/orv64/orv64_typedef_pkg.sv\
    $(TEST_DIR)rtl/orv64/orv64_func_pkg.sv\
    $(TEST_DIR)rtl/vcore_gen2/rtl/vcore_cfg.sv\
    $(TEST_DIR)rtl/vcore_gen2/rtl/vcore_pkg.sv\
    $(TEST_DIR)rtl/common/oursring_typedef.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/pygmy_intf_typedef.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/orv64_csr_mmu_if.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/orv64_dc_ma_if.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/orv64_ex_dc_if.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/orv64_tlb_flush_if.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/oursring_req_if.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/pcie_req_if.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/usb_cache_if.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/vpfp_chkr_csr_if.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/station_dma.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/mem_bar_status_if.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/pcie_resp_if.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/spi_m_req_if.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/station_dt.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/l2_ctrl_cfg_if.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/mem_bar_clear_banks_if.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/spi_s_rsp_if.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/station_ddr_top.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/orv64_if_ic_if.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/station_usb_top.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/dma_intr_if.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/dma_data_avail_if.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/scan_f_if.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/dtm_if.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/tcm_if.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/station_orv32.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/station_slow_io.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/mem_bar_status_banks_if.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/vpfp_chkr_vrf_if.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/station_pll.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/apb_if.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/station_vp.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/jtag_if.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/orv64_cache_tlb_if.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/vpfp_chkr_irf_if.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/ahb_if.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/orv64_tlb_ptw_if.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/oursring_resp_if.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/io_boot_if.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/vpfp_chkr_wb_if.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/station_byp.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/station_cache.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/acp_if.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/amo_store_if.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/vpfp_chkr_id_if.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/test_io_if.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/cache_mem_if.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/station_sdio.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/cache_fence_if.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/cpu_cache_if.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/csr_satp_if.sv\
    $(TEST_DIR)subproj/es1y/rtl_gen/station_test.sv\
    $(TEST_DIR)rtl/lib/clock/icg.sv\
    $(TEST_DIR)rtl/lib/clock/icg_async.sv\
    $(TEST_DIR)rtl/lib/clock/icg_rstn.sv\
    $(TEST_DIR)rtl/lib/sync/sync.sv\
    $(TEST_DIR)rtl/lib/sd_ppln.sv\
    $(TEST_DIR)rtl/lib/sd_serdes.sv\
    $(TEST_DIR)rtl/lib/sd_sync_fifo.sv\
    $(TEST_DIR)rtl/lib/sd_hold_valid.sv\
    $(TEST_DIR)rtl/lib/ot_ip/misc/sd_input_rstn.v\
    $(TEST_DIR)rtl/lib/ot_ip/misc/sd_output_rstn.v\
    $(TEST_DIR)rtl/lib/ot_ip/misc/sd_ppln_cell_rstn.v\
    $(TEST_DIR)rtl/lib/ot_ip/misc/sd_ppln_delay_rstn.v\
    $(TEST_DIR)rtl/lib/ot_ip/misc/ot_4to1_mux_with_buf_rstn.v\
    $(TEST_DIR)rtl/lib/ot_ip/misc/ot_mux_with_buf_rstn.v\
    $(TEST_DIR)rtl/lib/ot_ip/misc/ot_one_hot_to_idx.v\
    $(TEST_DIR)rtl/lib/ot_ip/arbiter/ot_rr_arbiter_rstn.v\
    $(TEST_DIR)rtl/lib/ot_ip/arbiter/ot_rr_arbiter_with_hold_rstn.v\
    $(TEST_DIR)rtl/lib/ot_ip/fifo/sd_flop_fifo_rstn.v\
    $(TEST_DIR)rtl/lib/flop_sram.sv\
    $(TEST_DIR)rtl/lib/flatten_array.sv\
    $(TEST_DIR)rtl/vcore_gen2/rtl/vcore_ppln.sv\
    $(TEST_DIR)rtl/vcore_gen2/rtl/vcore_ppln_dec_disp.sv\
    $(TEST_DIR)rtl/vcore_gen2/rtl/vcore_ppln_disp_exe.sv\
    $(TEST_DIR)rtl/lib/ot_ip/barrel/ot_barrel_shift_left.v\
    $(TEST_DIR)rtl/lib/ot_ip/barrel/ot_barrel_shift_right.v\
    $(TEST_DIR)rtl/lib/sdlib/rtl/verilog/forks/sd_mirror_atomic.v\
    $(TEST_DIR)rtl/lib/ot_ip/misc/sd_ppln_cell.v\
    $(TEST_DIR)rtl/lib/ot_ip/fifo/sd_flop_fifo.v\
    $(TEST_DIR)rtl/lib/sdlib/rtl/verilog/closure/sd_input.v\
    $(TEST_DIR)rtl/lib/sdlib/rtl/verilog/closure/sd_output.v\
    $(TEST_DIR)rtl/lib/ot_ip/misc/sd_id_pool.v\
    $(TEST_DIR)rtl/lib/ot_ip/memory/ot_flop_mem_1r1w.v\
    $(TEST_DIR)rtl/lib/ot_ip/fifo/ot_flop_fifo.v\
    $(TEST_DIR)rtl/lib/ours_ip/ours_rob.sv\
    $(TEST_DIR)rtl/lib/ours_ip/ours_fifo.sv\
    $(TEST_DIR)rtl/lib/ours_ip/ours_vld_rdy_buf.sv\
    $(TEST_DIR)rtl/lib/ours_ip/ours_one_hot_rr_arb.sv\
    $(TEST_DIR)rtl/lib/ours_ip/ours_vld_rdy_rr_arb.sv\
    $(TEST_DIR)rtl/lib/ours_ip/ours_vld_rdy_rr_arb_buf.sv\
    $(TEST_DIR)rtl/lib/ours_ip/ours_multi_lyr_vld_rdy_rr_arb.sv\
    $(TEST_DIR)rtl/lib/ours_ip/ours_vld_rdy_delay_line.sv\
    $(TEST_DIR)rtl/lib/ours_ip/ours_axi4_aw_w_rr_arb_buf.sv\
    $(TEST_DIR)rtl/lib/ours_ip/ours_axi4_r_rr_arb_buf.sv\
    $(TEST_DIR)rtl/lib/ours_ip/ours_multi_lyr_axi4_aw_w_rr_arb.sv\
    $(TEST_DIR)rtl/lib/ours_ip/ours_multi_lyr_axi4_r_rr_arb.sv\
    $(TEST_DIR)rtl/lib/ours_ip/ours_conv_oursring_64_to_32.sv\
    $(TEST_DIR)rtl/lib/ours_ip/ours_input_ppln.sv\
    $(TEST_DIR)rtl/lib/ours_ip/ours_output_ppln.sv\
    $(TEST_DIR)rtl/lib/ours_ip/ours_ppln_cell.sv\
    $(TEST_DIR)rtl/lib/clock/glitch_free_clk_switch.sv\
    $(TEST_DIR)rtl/lib/clock/glitch_free_clk_switch_rstn.sv\
    $(TEST_DIR)rtl/lib/clock/pll.sv\
    $(TEST_DIR)rtl/lib/clock/clk_div.sv\
    $(TEST_DIR)rtl/lib/clock/clk_div_pwr2.sv\
    $(TEST_DIR)rtl/lib/clock/clk_div_cfg.sv\
    $(TEST_DIR)rtl/lib/clock/clk_div_fix.sv\
    $(TEST_DIR)rtl/lib/top_cell/inv.sv\
    $(TEST_DIR)rtl/lib/top_cell/or_gate.sv\
    $(TEST_DIR)rtl/lib/top_cell/buf.sv\
    $(TEST_DIR)rtl/lib/top_cell/clk_buf.sv\
    $(TEST_DIR)rtl/lib/top_cell/chip_idle_gen.sv\
    $(TEST_DIR)rtl/lib/top_cell/mux_Nto1_1bit.sv\
    $(TEST_DIR)rtl/lib/dft_cell.sv\
    $(TEST_DIR)rtl/lib/ours_bdg_x2p/ours_bdg_x2p_pkg.sv\
    $(TEST_DIR)rtl/lib/ours_bdg_x2p/ours_bdg_x2p_cvt.sv\
    $(TEST_DIR)rtl/lib/ours_bdg_x2p/ours_bdg_x2p_fifo.sv\
    $(TEST_DIR)rtl/lib/ours_bdg_x2p/ours_bdg_x2p_pdec.sv\
    $(TEST_DIR)rtl/lib/ours_bdg_x2p/ours_bdg_x2p.sv\
    $(TEST_DIR)rtl/lib/ours_xm_to_cpu_noc/ours_xm_to_cpu_noc.sv\
    $(TEST_DIR)rtl/lib/ours_xm_to_jtag/ours_xm_to_jtag.sv\
    $(TEST_DIR)rtl/lib/ours_xm_to_jtag/ours_xm_to_jtag_req_proc.sv\
    $(TEST_DIR)rtl/lib/ours_xm_to_jtag/ours_xm_to_jtag_shift_inst_data.sv\
    $(TEST_DIR)rtl/lib/ours_xm_to_test_io/ours_xm_to_test_io.sv\
    $(TEST_DIR)rtl/lib/ours_xm_to_test_io/ours_xm_to_test_io_req_proc.sv\
    $(TEST_DIR)rtl/lib/ours_xm_to_test_io/ours_xm_to_test_io_shift_inst_data.sv\
    $(TEST_DIR)rtl/oursring/oursring_req_ppln.sv\
    $(TEST_DIR)rtl/oursring/oursring_req_arbiter.sv\
    $(TEST_DIR)rtl/oursring/oursring_req_ppln.sv\
    $(TEST_DIR)rtl/oursring/oursring_req.sv\
    $(TEST_DIR)rtl/oursring/oursring_resp_arbiter.sv\
    $(TEST_DIR)rtl/oursring/oursring_resp_ppln.sv\
    $(TEST_DIR)rtl/oursring/oursring_resp.sv\
    $(TEST_DIR)rtl/oursring/oursring_station.sv\
    $(TEST_DIR)rtl/oursring/oursring_junction.sv\
    $(TEST_DIR)rtl/orv64/orv64_define.sv\
    $(TEST_DIR)rtl/orv64/orv64_param_pkg.sv\
    $(TEST_DIR)rtl/orv64/orv64_typedef_pkg.sv\
    $(TEST_DIR)rtl/orv64/orv64_func_pkg.sv\
    $(TEST_DIR)rtl/orv64/orv64_oursring_if_arbiter.sv\
    $(TEST_DIR)rtl/orv64/orv64_ram.sv\
    $(TEST_DIR)rtl/orv64/orv64_perm_checker.sv\
    $(TEST_DIR)rtl/orv64/orv64_napot_addr.sv\
    $(TEST_DIR)rtl/orv64/orv64_clk_gating.sv\
    $(TEST_DIR)rtl/orv64/orv64_regfile.sv\
    $(TEST_DIR)rtl/orv64/orv64_int_regfile.sv\
    $(TEST_DIR)rtl/orv64/orv64_fp_regfile.sv\
    $(TEST_DIR)rtl/orv64/orv64_fetch.sv\
    $(TEST_DIR)rtl/orv64/orv64_decode_func_pkg.sv\
    $(TEST_DIR)rtl/orv64/orv64_decode.sv\
    $(TEST_DIR)rtl/orv64/orv64_alu.sv\
    $(TEST_DIR)rtl/orv64/orv64_mul.sv\
    $(TEST_DIR)rtl/orv64/orv64_div.sv\
    $(TEST_DIR)rtl/orv64/orv64_execute.sv\
    $(TEST_DIR)rtl/orv64/orv64_mem_access.sv\
    $(TEST_DIR)rtl/orv64/orv64_edeleg_checker.sv\
    $(TEST_DIR)rtl/orv64/orv64_ideleg_checker.sv\
    $(TEST_DIR)rtl/orv64/orv64_csr.sv\
    $(TEST_DIR)rtl/orv64/orv64_rvc_inst_build.sv\
    $(TEST_DIR)rtl/orv64/orv64_icache.sv\
    $(TEST_DIR)rtl/orv64/orv64_icache_sysbus.sv\
    $(TEST_DIR)rtl/orv64/orv64_inst_buffer.sv                             \
    $(TEST_DIR)rtl/orv64/orv64_icache_top.sv\
    $(TEST_DIR)rtl/orv64/orv64_storebuf.sv\
    $(TEST_DIR)rtl/orv64/orv64_dcache_bypass.sv\
    $(TEST_DIR)rtl/orv64/orv64_breakpoint.sv\
    $(TEST_DIR)rtl/orv64/orv64_stall.sv\
    $(TEST_DIR)rtl/orv64/orv64_inst_trace_buf.sv\
    $(TEST_DIR)rtl/orv64/orv64_debug_access.sv\
    $(TEST_DIR)rtl/orv64/orv64_cache_noc.sv\
    $(TEST_DIR)rtl/orv64/orv64_tlb.sv\
    $(TEST_DIR)rtl/orv64/orv64_pmp_match.sv\
    $(TEST_DIR)rtl/orv64/orv64_pmp_checker.sv\
    $(TEST_DIR)rtl/orv64/orv64_ptw_core.sv\
    $(TEST_DIR)rtl/orv64/orv64_ptw.sv\
    $(TEST_DIR)rtl/orv64/orv64.sv



TOP_MODULE := orv64
SURELOG_FLAGS := +define+SYNTHESIS +define+FPGA +define+PYGMY_ES1Y --disable-feature=parametersubstitution
