$date
	Wed Jul 31 11:32:05 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top $end
$var wire 1 ! cout $end
$var wire 1 " sum $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module FA_0 $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 ( cin $end
$var wire 1 ! cout $end
$var wire 1 " sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
x'
0&
x%
x$
0#
x"
x!
$end
#10
0!
0$
0'
#20
0"
0%
0(
#30
1"
1%
1(
#40
0%
0(
1$
1'
#50
0$
0'
1#
1&
#60
1!
0"
1%
1(
1$
1'
0#
0&
#70
0%
0(
1#
1&
#80
1%
1(
0$
0'
#90
1"
1$
1'
#100
