$date
	Sat Sep 04 03:42:50 2021
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module FA_4bit_testbench $end
$var wire 1 ! c_out $end
$var wire 4 " SUM [3:0] $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$var integer 32 % a [31:0] $end
$scope module uut $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 1 ! c_out $end
$var wire 1 ( c3 $end
$var wire 1 ) c2 $end
$var wire 1 * c1 $end
$var wire 4 + SUM [3:0] $end
$var reg 1 , c_in $end
$scope module FA1 $end
$var wire 1 - a $end
$var wire 1 . b $end
$var wire 1 / c1 $end
$var wire 1 0 c2 $end
$var wire 1 , c_in $end
$var wire 1 * c_out $end
$var wire 1 1 s1 $end
$var wire 1 2 sum $end
$upscope $end
$scope module FA2 $end
$var wire 1 3 a $end
$var wire 1 4 b $end
$var wire 1 5 c1 $end
$var wire 1 6 c2 $end
$var wire 1 * c_in $end
$var wire 1 ) c_out $end
$var wire 1 7 s1 $end
$var wire 1 8 sum $end
$upscope $end
$scope module FA3 $end
$var wire 1 9 a $end
$var wire 1 : b $end
$var wire 1 ; c1 $end
$var wire 1 < c2 $end
$var wire 1 ) c_in $end
$var wire 1 ( c_out $end
$var wire 1 = s1 $end
$var wire 1 > sum $end
$upscope $end
$scope module FA4 $end
$var wire 1 ? a $end
$var wire 1 @ b $end
$var wire 1 A c1 $end
$var wire 1 B c2 $end
$var wire 1 ( c_in $end
$var wire 1 ! c_out $end
$var wire 1 C s1 $end
$var wire 1 D sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
b0 +
0*
0)
0(
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
0!
$end
#200
b10 "
b10 +
18
1*
1/
1.
1-
b1 $
b1 '
b1 #
b1 &
b1 %
#400
08
b100 "
b100 +
1>
0*
1)
0/
15
0.
14
0-
13
b10 $
b10 '
b10 #
b10 &
b10 %
#600
b110 "
b110 +
18
1*
1/
1.
1-
b11 $
b11 '
b11 #
b11 &
b11 %
#800
08
0>
b1000 "
b1000 +
1D
0*
0)
1(
0/
05
1;
0.
04
1:
0-
03
19
b100 $
b100 '
b100 #
b100 &
b100 %
#1000
b1010 "
b1010 +
18
1*
1/
1.
1-
b101 $
b101 '
b101 #
b101 &
b101 %
#1200
08
b1100 "
b1100 +
1>
0*
1)
0/
15
0.
14
0-
13
b110 $
b110 '
b110 #
b110 &
b110 %
#1400
b1110 "
b1110 +
18
1*
1/
1.
1-
b111 $
b111 '
b111 #
b111 &
b111 %
#1600
08
0>
b0 "
b0 +
0D
0*
0)
0(
1!
0/
05
0;
1A
0.
04
0:
1@
0-
03
09
1?
b1000 $
b1000 '
b1000 #
b1000 &
b1000 %
#1800
b10 "
b10 +
18
1*
1/
1.
1-
b1001 $
b1001 '
b1001 #
b1001 &
b1001 %
#2000
08
b100 "
b100 +
1>
0*
1)
0/
15
0.
14
0-
13
b1010 $
b1010 '
b1010 #
b1010 &
b1010 %
#2200
b110 "
b110 +
18
1*
1/
1.
1-
b1011 $
b1011 '
b1011 #
b1011 &
b1011 %
#2400
08
0>
b1000 "
b1000 +
1D
0*
0)
1(
0/
05
1;
0.
04
1:
0-
03
19
b1100 $
b1100 '
b1100 #
b1100 &
b1100 %
#2600
b1010 "
b1010 +
18
1*
1/
1.
1-
b1101 $
b1101 '
b1101 #
b1101 &
b1101 %
#2800
08
b1100 "
b1100 +
1>
0*
1)
0/
15
0.
14
0-
13
b1110 $
b1110 '
b1110 #
b1110 &
b1110 %
#3000
b1110 "
b1110 +
18
1*
1/
1.
1-
b1111 $
b1111 '
b1111 #
b1111 &
b1111 %
#3200
b10000 %
