// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        arr_1_load_9,
        arr_load_9,
        arr_1_load_8,
        arr_load_8,
        arr_load_7,
        add_ln60_3,
        mul211,
        mul202,
        mul237,
        mul221,
        mul229,
        mul2,
        mul246,
        mul254,
        mul262,
        mul299,
        mul3,
        mul290,
        mul4,
        mul318,
        mul325,
        mul5,
        mul360,
        mul369,
        mul344,
        mul353,
        add239_222_out,
        add239_222_out_ap_vld,
        add274_218_out,
        add274_218_out_ap_vld,
        add301_214_out,
        add301_214_out_ap_vld,
        add337_210_out,
        add337_210_out_ap_vld,
        add371_26_out,
        add371_26_out_ap_vld,
        add204_214_out,
        add204_214_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] arr_1_load_9;
input  [63:0] arr_load_9;
input  [63:0] arr_1_load_8;
input  [63:0] arr_load_8;
input  [63:0] arr_load_7;
input  [63:0] add_ln60_3;
input  [63:0] mul211;
input  [63:0] mul202;
input  [63:0] mul237;
input  [63:0] mul221;
input  [63:0] mul229;
input  [63:0] mul2;
input  [63:0] mul246;
input  [63:0] mul254;
input  [63:0] mul262;
input  [63:0] mul299;
input  [63:0] mul3;
input  [63:0] mul290;
input  [63:0] mul4;
input  [63:0] mul318;
input  [63:0] mul325;
input  [63:0] mul5;
input  [63:0] mul360;
input  [63:0] mul369;
input  [63:0] mul344;
input  [63:0] mul353;
output  [63:0] add239_222_out;
output   add239_222_out_ap_vld;
output  [63:0] add274_218_out;
output   add274_218_out_ap_vld;
output  [63:0] add301_214_out;
output   add301_214_out_ap_vld;
output  [63:0] add337_210_out;
output   add337_210_out_ap_vld;
output  [63:0] add371_26_out;
output   add371_26_out_ap_vld;
output  [63:0] add204_214_out;
output   add204_214_out_ap_vld;

reg ap_idle;
reg add239_222_out_ap_vld;
reg add274_218_out_ap_vld;
reg add301_214_out_ap_vld;
reg add337_210_out_ap_vld;
reg add371_26_out_ap_vld;
reg add204_214_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln68_fu_733_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [63:0] ap_phi_mux_add239_221_phi_fu_327_p12;
wire   [63:0] ap_phi_reg_pp0_iter1_add239_221_reg_324;
wire   [2:0] i_1_load_fu_685_p1;
wire   [63:0] add_ln83_2_fu_802_p2;
reg   [63:0] ap_phi_mux_add274_217_phi_fu_344_p12;
wire   [63:0] ap_phi_reg_pp0_iter1_add274_217_reg_341;
wire   [63:0] add_ln89_3_fu_790_p2;
reg   [63:0] ap_phi_mux_add301_213_phi_fu_361_p12;
wire   [63:0] ap_phi_reg_pp0_iter1_add301_213_reg_358;
wire   [63:0] add_ln94_2_fu_769_p2;
reg   [63:0] ap_phi_mux_add337_29_phi_fu_378_p12;
wire   [63:0] ap_phi_reg_pp0_iter1_add337_29_reg_375;
wire   [63:0] add_ln100_3_fu_753_p2;
reg   [63:0] ap_phi_mux_add371_25_phi_fu_395_p12;
wire   [63:0] ap_phi_reg_pp0_iter1_add371_25_reg_392;
wire   [63:0] add_ln106_3_fu_823_p2;
reg   [63:0] ap_phi_mux_add239_224_phi_fu_412_p12;
wire   [63:0] add_ln83_5_fu_874_p2;
wire   [63:0] ap_phi_reg_pp0_iter1_add239_224_reg_409;
reg   [63:0] ap_phi_mux_add274_220_phi_fu_434_p12;
wire   [63:0] ap_phi_reg_pp0_iter1_add274_220_reg_431;
wire   [63:0] add_ln89_7_fu_862_p2;
reg   [63:0] ap_phi_mux_add301_216_phi_fu_456_p12;
wire   [63:0] ap_phi_reg_pp0_iter1_add301_216_reg_453;
wire   [63:0] add_ln94_5_fu_855_p2;
reg   [63:0] ap_phi_mux_add337_212_phi_fu_478_p12;
wire   [63:0] ap_phi_reg_pp0_iter1_add337_212_reg_475;
wire   [63:0] add_ln100_7_fu_848_p2;
reg   [63:0] ap_phi_mux_add371_28_phi_fu_500_p12;
wire   [63:0] ap_phi_reg_pp0_iter1_add371_28_reg_497;
wire   [63:0] add_ln106_7_fu_881_p2;
reg   [63:0] ap_phi_mux_add274_219_phi_fu_522_p10;
wire   [63:0] add_ln89_11_fu_895_p2;
wire   [63:0] ap_phi_reg_pp0_iter1_add274_219_reg_519;
reg   [63:0] ap_phi_mux_add301_215_phi_fu_541_p10;
wire   [63:0] ap_phi_reg_pp0_iter1_add301_215_reg_538;
wire   [63:0] add_ln94_8_fu_888_p2;
reg   [63:0] ap_phi_mux_add337_211_phi_fu_560_p10;
wire   [63:0] ap_phi_reg_pp0_iter1_add337_211_reg_557;
wire   [63:0] add_ln100_11_fu_902_p2;
reg   [63:0] ap_phi_mux_add371_27_phi_fu_579_p10;
wire   [63:0] ap_phi_reg_pp0_iter1_add371_27_reg_576;
wire   [63:0] add_ln106_11_fu_909_p2;
reg   [2:0] i_fu_98;
wire   [2:0] i_2_fu_916_p2;
wire    ap_loop_init;
wire    ap_block_pp0_stage0;
reg   [63:0] add204_214_fu_102;
wire   [63:0] add_ln78_fu_838_p2;
reg   [63:0] add371_26_fu_106;
reg   [63:0] add337_210_fu_110;
reg   [63:0] add301_214_fu_114;
reg   [63:0] add274_218_fu_118;
reg   [63:0] add239_222_fu_122;
wire    ap_block_pp0_stage0_01001;
wire   [63:0] grp_fu_599_p2;
wire   [63:0] grp_fu_603_p2;
wire   [63:0] grp_fu_613_p2;
wire   [63:0] grp_fu_622_p2;
wire   [63:0] grp_fu_626_p2;
wire   [63:0] grp_fu_636_p2;
wire   [63:0] grp_fu_640_p2;
wire   [63:0] add_ln100_1_fu_743_p2;
wire   [63:0] add_ln100_2_fu_748_p2;
wire   [63:0] add_ln100_fu_739_p2;
wire   [63:0] add_ln94_1_fu_764_p2;
wire   [63:0] add_ln94_fu_760_p2;
wire   [63:0] add_ln89_1_fu_780_p2;
wire   [63:0] add_ln89_2_fu_785_p2;
wire   [63:0] add_ln89_fu_776_p2;
wire   [63:0] add_ln83_1_fu_797_p2;
wire   [63:0] grp_fu_595_p2;
wire   [63:0] add_ln106_1_fu_813_p2;
wire   [63:0] add_ln106_2_fu_818_p2;
wire   [63:0] add_ln106_fu_809_p2;
wire   [63:0] add_ln78_1_fu_833_p2;
wire   [63:0] grp_fu_607_p2;
wire   [63:0] grp_fu_617_p2;
wire   [63:0] grp_fu_630_p2;
wire   [63:0] add_ln83_4_fu_869_p2;
wire   [63:0] grp_fu_644_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_580;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
end

fiat_25519_carry_square_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add204_214_fu_102 <= add_ln60_3;
        end else if ((1'b1 == ap_condition_580)) begin
            add204_214_fu_102 <= add_ln78_fu_838_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add239_222_fu_122 <= arr_1_load_9;
        end else if (((icmp_ln68_fu_733_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            add239_222_fu_122 <= ap_phi_mux_add239_224_phi_fu_412_p12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add274_218_fu_118 <= arr_load_9;
        end else if (((icmp_ln68_fu_733_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            add274_218_fu_118 <= ap_phi_mux_add274_219_phi_fu_522_p10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add301_214_fu_114 <= arr_1_load_8;
        end else if (((icmp_ln68_fu_733_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            add301_214_fu_114 <= ap_phi_mux_add301_215_phi_fu_541_p10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add337_210_fu_110 <= arr_load_8;
        end else if (((icmp_ln68_fu_733_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            add337_210_fu_110 <= ap_phi_mux_add337_211_phi_fu_560_p10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add371_26_fu_106 <= arr_load_7;
        end else if (((icmp_ln68_fu_733_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            add371_26_fu_106 <= ap_phi_mux_add371_27_phi_fu_579_p10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            i_fu_98 <= 3'd0;
        end else if (((icmp_ln68_fu_733_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            i_fu_98 <= i_2_fu_916_p2;
        end
    end
end

always @ (*) begin
    if (((icmp_ln68_fu_733_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add204_214_out_ap_vld = 1'b1;
    end else begin
        add204_214_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_fu_733_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add239_222_out_ap_vld = 1'b1;
    end else begin
        add239_222_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_fu_733_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add274_218_out_ap_vld = 1'b1;
    end else begin
        add274_218_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_fu_733_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add301_214_out_ap_vld = 1'b1;
    end else begin
        add301_214_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_fu_733_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add337_210_out_ap_vld = 1'b1;
    end else begin
        add337_210_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_fu_733_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add371_26_out_ap_vld = 1'b1;
    end else begin
        add371_26_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_fu_733_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd1))) begin
        ap_phi_mux_add239_221_phi_fu_327_p12 = add_ln83_2_fu_802_p2;
    end else if (((~(i_1_load_fu_685_p1 == 3'd4) & ~(i_1_load_fu_685_p1 == 3'd3) & ~(i_1_load_fu_685_p1 == 3'd2) & ~(i_1_load_fu_685_p1 == 3'd1) & ~(i_1_load_fu_685_p1 == 3'd5) & (icmp_ln68_fu_733_p2 == 1'd1)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd4)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd3)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd2)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd5)))) begin
        ap_phi_mux_add239_221_phi_fu_327_p12 = add239_222_fu_122;
    end else begin
        ap_phi_mux_add239_221_phi_fu_327_p12 = ap_phi_reg_pp0_iter1_add239_221_reg_324;
    end
end

always @ (*) begin
    if (((~(i_1_load_fu_685_p1 == 3'd0) & ~(i_1_load_fu_685_p1 == 3'd4) & ~(i_1_load_fu_685_p1 == 3'd3) & ~(i_1_load_fu_685_p1 == 3'd2) & ~(i_1_load_fu_685_p1 == 3'd1) & (icmp_ln68_fu_733_p2 == 1'd1)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd4)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd3)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd2)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd1)))) begin
        ap_phi_mux_add239_224_phi_fu_412_p12 = ap_phi_mux_add239_221_phi_fu_327_p12;
    end else if (((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd0))) begin
        ap_phi_mux_add239_224_phi_fu_412_p12 = add_ln83_5_fu_874_p2;
    end else begin
        ap_phi_mux_add239_224_phi_fu_412_p12 = ap_phi_reg_pp0_iter1_add239_224_reg_409;
    end
end

always @ (*) begin
    if (((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd2))) begin
        ap_phi_mux_add274_217_phi_fu_344_p12 = add_ln89_3_fu_790_p2;
    end else if (((~(i_1_load_fu_685_p1 == 3'd4) & ~(i_1_load_fu_685_p1 == 3'd3) & ~(i_1_load_fu_685_p1 == 3'd2) & ~(i_1_load_fu_685_p1 == 3'd1) & ~(i_1_load_fu_685_p1 == 3'd5) & (icmp_ln68_fu_733_p2 == 1'd1)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd4)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd3)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd1)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd5)))) begin
        ap_phi_mux_add274_217_phi_fu_344_p12 = add274_218_fu_118;
    end else begin
        ap_phi_mux_add274_217_phi_fu_344_p12 = ap_phi_reg_pp0_iter1_add274_217_reg_341;
    end
end

always @ (*) begin
    if (((~(i_1_load_fu_685_p1 == 3'd0) & ~(i_1_load_fu_685_p1 == 3'd3) & ~(i_1_load_fu_685_p1 == 3'd2) & ~(i_1_load_fu_685_p1 == 3'd1) & (icmp_ln68_fu_733_p2 == 1'd1)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd3)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd2)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd1)))) begin
        ap_phi_mux_add274_219_phi_fu_522_p10 = ap_phi_mux_add274_220_phi_fu_434_p12;
    end else if (((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd0))) begin
        ap_phi_mux_add274_219_phi_fu_522_p10 = add_ln89_11_fu_895_p2;
    end else begin
        ap_phi_mux_add274_219_phi_fu_522_p10 = ap_phi_reg_pp0_iter1_add274_219_reg_519;
    end
end

always @ (*) begin
    if (((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd1))) begin
        ap_phi_mux_add274_220_phi_fu_434_p12 = add_ln89_7_fu_862_p2;
    end else if (((~(i_1_load_fu_685_p1 == 3'd0) & ~(i_1_load_fu_685_p1 == 3'd4) & ~(i_1_load_fu_685_p1 == 3'd3) & ~(i_1_load_fu_685_p1 == 3'd2) & ~(i_1_load_fu_685_p1 == 3'd1) & (icmp_ln68_fu_733_p2 == 1'd1)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd0)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd4)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd3)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd2)))) begin
        ap_phi_mux_add274_220_phi_fu_434_p12 = ap_phi_mux_add274_217_phi_fu_344_p12;
    end else begin
        ap_phi_mux_add274_220_phi_fu_434_p12 = ap_phi_reg_pp0_iter1_add274_220_reg_431;
    end
end

always @ (*) begin
    if (((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd3))) begin
        ap_phi_mux_add301_213_phi_fu_361_p12 = add_ln94_2_fu_769_p2;
    end else if (((~(i_1_load_fu_685_p1 == 3'd4) & ~(i_1_load_fu_685_p1 == 3'd3) & ~(i_1_load_fu_685_p1 == 3'd2) & ~(i_1_load_fu_685_p1 == 3'd1) & ~(i_1_load_fu_685_p1 == 3'd5) & (icmp_ln68_fu_733_p2 == 1'd1)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd4)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd2)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd1)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd5)))) begin
        ap_phi_mux_add301_213_phi_fu_361_p12 = add301_214_fu_114;
    end else begin
        ap_phi_mux_add301_213_phi_fu_361_p12 = ap_phi_reg_pp0_iter1_add301_213_reg_358;
    end
end

always @ (*) begin
    if (((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd1))) begin
        ap_phi_mux_add301_215_phi_fu_541_p10 = add_ln94_8_fu_888_p2;
    end else if (((~(i_1_load_fu_685_p1 == 3'd0) & ~(i_1_load_fu_685_p1 == 3'd3) & ~(i_1_load_fu_685_p1 == 3'd2) & ~(i_1_load_fu_685_p1 == 3'd1) & (icmp_ln68_fu_733_p2 == 1'd1)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd0)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd3)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd2)))) begin
        ap_phi_mux_add301_215_phi_fu_541_p10 = ap_phi_mux_add301_216_phi_fu_456_p12;
    end else begin
        ap_phi_mux_add301_215_phi_fu_541_p10 = ap_phi_reg_pp0_iter1_add301_215_reg_538;
    end
end

always @ (*) begin
    if (((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd2))) begin
        ap_phi_mux_add301_216_phi_fu_456_p12 = add_ln94_5_fu_855_p2;
    end else if (((~(i_1_load_fu_685_p1 == 3'd0) & ~(i_1_load_fu_685_p1 == 3'd4) & ~(i_1_load_fu_685_p1 == 3'd3) & ~(i_1_load_fu_685_p1 == 3'd2) & ~(i_1_load_fu_685_p1 == 3'd1) & (icmp_ln68_fu_733_p2 == 1'd1)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd0)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd4)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd3)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd1)))) begin
        ap_phi_mux_add301_216_phi_fu_456_p12 = ap_phi_mux_add301_213_phi_fu_361_p12;
    end else begin
        ap_phi_mux_add301_216_phi_fu_456_p12 = ap_phi_reg_pp0_iter1_add301_216_reg_453;
    end
end

always @ (*) begin
    if (((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd2))) begin
        ap_phi_mux_add337_211_phi_fu_560_p10 = add_ln100_11_fu_902_p2;
    end else if (((~(i_1_load_fu_685_p1 == 3'd0) & ~(i_1_load_fu_685_p1 == 3'd3) & ~(i_1_load_fu_685_p1 == 3'd2) & ~(i_1_load_fu_685_p1 == 3'd1) & (icmp_ln68_fu_733_p2 == 1'd1)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd0)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd3)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd1)))) begin
        ap_phi_mux_add337_211_phi_fu_560_p10 = ap_phi_mux_add337_212_phi_fu_478_p12;
    end else begin
        ap_phi_mux_add337_211_phi_fu_560_p10 = ap_phi_reg_pp0_iter1_add337_211_reg_557;
    end
end

always @ (*) begin
    if (((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd3))) begin
        ap_phi_mux_add337_212_phi_fu_478_p12 = add_ln100_7_fu_848_p2;
    end else if (((~(i_1_load_fu_685_p1 == 3'd0) & ~(i_1_load_fu_685_p1 == 3'd4) & ~(i_1_load_fu_685_p1 == 3'd3) & ~(i_1_load_fu_685_p1 == 3'd2) & ~(i_1_load_fu_685_p1 == 3'd1) & (icmp_ln68_fu_733_p2 == 1'd1)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd0)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd4)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd2)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd1)))) begin
        ap_phi_mux_add337_212_phi_fu_478_p12 = ap_phi_mux_add337_29_phi_fu_378_p12;
    end else begin
        ap_phi_mux_add337_212_phi_fu_478_p12 = ap_phi_reg_pp0_iter1_add337_212_reg_475;
    end
end

always @ (*) begin
    if (((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd4))) begin
        ap_phi_mux_add337_29_phi_fu_378_p12 = add_ln100_3_fu_753_p2;
    end else if (((~(i_1_load_fu_685_p1 == 3'd4) & ~(i_1_load_fu_685_p1 == 3'd3) & ~(i_1_load_fu_685_p1 == 3'd2) & ~(i_1_load_fu_685_p1 == 3'd1) & ~(i_1_load_fu_685_p1 == 3'd5) & (icmp_ln68_fu_733_p2 == 1'd1)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd3)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd2)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd1)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd5)))) begin
        ap_phi_mux_add337_29_phi_fu_378_p12 = add337_210_fu_110;
    end else begin
        ap_phi_mux_add337_29_phi_fu_378_p12 = ap_phi_reg_pp0_iter1_add337_29_reg_375;
    end
end

always @ (*) begin
    if (((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd5))) begin
        ap_phi_mux_add371_25_phi_fu_395_p12 = add_ln106_3_fu_823_p2;
    end else if (((~(i_1_load_fu_685_p1 == 3'd4) & ~(i_1_load_fu_685_p1 == 3'd3) & ~(i_1_load_fu_685_p1 == 3'd2) & ~(i_1_load_fu_685_p1 == 3'd1) & ~(i_1_load_fu_685_p1 == 3'd5) & (icmp_ln68_fu_733_p2 == 1'd1)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd4)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd3)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd2)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd1)))) begin
        ap_phi_mux_add371_25_phi_fu_395_p12 = add371_26_fu_106;
    end else begin
        ap_phi_mux_add371_25_phi_fu_395_p12 = ap_phi_reg_pp0_iter1_add371_25_reg_392;
    end
end

always @ (*) begin
    if (((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd3))) begin
        ap_phi_mux_add371_27_phi_fu_579_p10 = add_ln106_11_fu_909_p2;
    end else if (((~(i_1_load_fu_685_p1 == 3'd0) & ~(i_1_load_fu_685_p1 == 3'd3) & ~(i_1_load_fu_685_p1 == 3'd2) & ~(i_1_load_fu_685_p1 == 3'd1) & (icmp_ln68_fu_733_p2 == 1'd1)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd0)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd2)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd1)))) begin
        ap_phi_mux_add371_27_phi_fu_579_p10 = ap_phi_mux_add371_28_phi_fu_500_p12;
    end else begin
        ap_phi_mux_add371_27_phi_fu_579_p10 = ap_phi_reg_pp0_iter1_add371_27_reg_576;
    end
end

always @ (*) begin
    if (((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd4))) begin
        ap_phi_mux_add371_28_phi_fu_500_p12 = add_ln106_7_fu_881_p2;
    end else if (((~(i_1_load_fu_685_p1 == 3'd0) & ~(i_1_load_fu_685_p1 == 3'd4) & ~(i_1_load_fu_685_p1 == 3'd3) & ~(i_1_load_fu_685_p1 == 3'd2) & ~(i_1_load_fu_685_p1 == 3'd1) & (icmp_ln68_fu_733_p2 == 1'd1)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd0)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd3)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd2)) | ((icmp_ln68_fu_733_p2 == 1'd1) & (i_1_load_fu_685_p1 == 3'd1)))) begin
        ap_phi_mux_add371_28_phi_fu_500_p12 = ap_phi_mux_add371_25_phi_fu_395_p12;
    end else begin
        ap_phi_mux_add371_28_phi_fu_500_p12 = ap_phi_reg_pp0_iter1_add371_28_reg_497;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add204_214_out = add204_214_fu_102;

assign add239_222_out = add239_222_fu_122;

assign add274_218_out = add274_218_fu_118;

assign add301_214_out = add301_214_fu_114;

assign add337_210_out = add337_210_fu_110;

assign add371_26_out = add371_26_fu_106;

assign add_ln100_11_fu_902_p2 = (grp_fu_607_p2 + ap_phi_mux_add337_212_phi_fu_478_p12);

assign add_ln100_1_fu_743_p2 = (mul325 + add337_210_fu_110);

assign add_ln100_2_fu_748_p2 = (add_ln100_1_fu_743_p2 + mul5);

assign add_ln100_3_fu_753_p2 = (add_ln100_2_fu_748_p2 + add_ln100_fu_739_p2);

assign add_ln100_7_fu_848_p2 = (grp_fu_607_p2 + ap_phi_mux_add337_29_phi_fu_378_p12);

assign add_ln100_fu_739_p2 = (mul4 + mul318);

assign add_ln106_11_fu_909_p2 = (grp_fu_644_p2 + ap_phi_mux_add371_28_phi_fu_500_p12);

assign add_ln106_1_fu_813_p2 = (mul344 + add371_26_fu_106);

assign add_ln106_2_fu_818_p2 = (add_ln106_1_fu_813_p2 + mul353);

assign add_ln106_3_fu_823_p2 = (add_ln106_2_fu_818_p2 + add_ln106_fu_809_p2);

assign add_ln106_7_fu_881_p2 = (grp_fu_644_p2 + ap_phi_mux_add371_25_phi_fu_395_p12);

assign add_ln106_fu_809_p2 = (mul360 + mul369);

assign add_ln78_1_fu_833_p2 = (mul211 + add204_214_fu_102);

assign add_ln78_fu_838_p2 = (add_ln78_1_fu_833_p2 + mul202);

assign add_ln83_1_fu_797_p2 = (mul229 + add239_222_fu_122);

assign add_ln83_2_fu_802_p2 = (add_ln83_1_fu_797_p2 + grp_fu_595_p2);

assign add_ln83_4_fu_869_p2 = (mul229 + ap_phi_mux_add239_221_phi_fu_327_p12);

assign add_ln83_5_fu_874_p2 = (add_ln83_4_fu_869_p2 + grp_fu_595_p2);

assign add_ln89_11_fu_895_p2 = (grp_fu_630_p2 + ap_phi_mux_add274_220_phi_fu_434_p12);

assign add_ln89_1_fu_780_p2 = (mul254 + add274_218_fu_118);

assign add_ln89_2_fu_785_p2 = (add_ln89_1_fu_780_p2 + mul262);

assign add_ln89_3_fu_790_p2 = (add_ln89_2_fu_785_p2 + add_ln89_fu_776_p2);

assign add_ln89_7_fu_862_p2 = (grp_fu_630_p2 + ap_phi_mux_add274_217_phi_fu_344_p12);

assign add_ln89_fu_776_p2 = (mul2 + mul246);

assign add_ln94_1_fu_764_p2 = (mul290 + add301_214_fu_114);

assign add_ln94_2_fu_769_p2 = (add_ln94_1_fu_764_p2 + add_ln94_fu_760_p2);

assign add_ln94_5_fu_855_p2 = (grp_fu_617_p2 + ap_phi_mux_add301_213_phi_fu_361_p12);

assign add_ln94_8_fu_888_p2 = (grp_fu_617_p2 + ap_phi_mux_add301_216_phi_fu_456_p12);

assign add_ln94_fu_760_p2 = (mul299 + mul3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_580 = (~(i_1_load_fu_685_p1 == 3'd4) & ~(i_1_load_fu_685_p1 == 3'd3) & ~(i_1_load_fu_685_p1 == 3'd2) & ~(i_1_load_fu_685_p1 == 3'd1) & ~(i_1_load_fu_685_p1 == 3'd5) & (icmp_ln68_fu_733_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign ap_phi_reg_pp0_iter1_add239_221_reg_324 = 'bx;

assign ap_phi_reg_pp0_iter1_add239_224_reg_409 = 'bx;

assign ap_phi_reg_pp0_iter1_add274_217_reg_341 = 'bx;

assign ap_phi_reg_pp0_iter1_add274_219_reg_519 = 'bx;

assign ap_phi_reg_pp0_iter1_add274_220_reg_431 = 'bx;

assign ap_phi_reg_pp0_iter1_add301_213_reg_358 = 'bx;

assign ap_phi_reg_pp0_iter1_add301_215_reg_538 = 'bx;

assign ap_phi_reg_pp0_iter1_add301_216_reg_453 = 'bx;

assign ap_phi_reg_pp0_iter1_add337_211_reg_557 = 'bx;

assign ap_phi_reg_pp0_iter1_add337_212_reg_475 = 'bx;

assign ap_phi_reg_pp0_iter1_add337_29_reg_375 = 'bx;

assign ap_phi_reg_pp0_iter1_add371_25_reg_392 = 'bx;

assign ap_phi_reg_pp0_iter1_add371_27_reg_576 = 'bx;

assign ap_phi_reg_pp0_iter1_add371_28_reg_497 = 'bx;

assign grp_fu_595_p2 = (mul237 + mul221);

assign grp_fu_599_p2 = (mul4 + mul318);

assign grp_fu_603_p2 = (mul5 + mul325);

assign grp_fu_607_p2 = (grp_fu_599_p2 + grp_fu_603_p2);

assign grp_fu_613_p2 = (mul299 + mul3);

assign grp_fu_617_p2 = (grp_fu_613_p2 + mul290);

assign grp_fu_622_p2 = (mul2 + mul246);

assign grp_fu_626_p2 = (mul262 + mul254);

assign grp_fu_630_p2 = (grp_fu_622_p2 + grp_fu_626_p2);

assign grp_fu_636_p2 = (mul360 + mul369);

assign grp_fu_640_p2 = (mul353 + mul344);

assign grp_fu_644_p2 = (grp_fu_636_p2 + grp_fu_640_p2);

assign i_1_load_fu_685_p1 = i_fu_98;

assign i_2_fu_916_p2 = (i_fu_98 + 3'd3);

assign icmp_ln68_fu_733_p2 = ((i_fu_98 < 3'd6) ? 1'b1 : 1'b0);

endmodule //fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9
