#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x28b3870 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x28c4130 .scope module, "tb" "tb" 3 109;
 .timescale -12 -12;
L_0x28b1750 .functor NOT 1, L_0x290e9c0, C4<0>, C4<0>, C4<0>;
L_0x28b1990 .functor XOR 1, L_0x290e670, L_0x290e710, C4<0>, C4<0>;
L_0x28b1c50 .functor XOR 1, L_0x28b1990, L_0x290e850, C4<0>, C4<0>;
v0x28fd3d0_0 .net *"_ivl_10", 0 0, L_0x290e850;  1 drivers
v0x28fd4d0_0 .net *"_ivl_12", 0 0, L_0x28b1c50;  1 drivers
v0x28fd5b0_0 .net *"_ivl_2", 0 0, L_0x290e5d0;  1 drivers
v0x28fd670_0 .net *"_ivl_4", 0 0, L_0x290e670;  1 drivers
v0x28fd750_0 .net *"_ivl_6", 0 0, L_0x290e710;  1 drivers
v0x28fd880_0 .net *"_ivl_8", 0 0, L_0x28b1990;  1 drivers
v0x28fd960_0 .var "clk", 0 0;
v0x28fda00_0 .net "in", 0 0, v0x28fc040_0;  1 drivers
v0x28fdaa0_0 .net "out_dut", 0 0, v0x28fce10_0;  1 drivers
v0x28fdbd0_0 .net "out_ref", 0 0, L_0x290e440;  1 drivers
v0x28fdc70_0 .net "reset", 0 0, v0x28fc110_0;  1 drivers
v0x28fdd10_0 .var/2u "stats1", 159 0;
v0x28fddb0_0 .var/2u "strobe", 0 0;
v0x28fde70_0 .net "tb_match", 0 0, L_0x290e9c0;  1 drivers
v0x28fdf10_0 .net "tb_mismatch", 0 0, L_0x28b1750;  1 drivers
v0x28fdfb0_0 .net "wavedrom_enable", 0 0, v0x28fc2b0_0;  1 drivers
v0x28fe080_0 .net "wavedrom_title", 511 0, v0x28fc3a0_0;  1 drivers
L_0x290e5d0 .concat [ 1 0 0 0], L_0x290e440;
L_0x290e670 .concat [ 1 0 0 0], L_0x290e440;
L_0x290e710 .concat [ 1 0 0 0], v0x28fce10_0;
L_0x290e850 .concat [ 1 0 0 0], L_0x290e440;
L_0x290e9c0 .cmp/eeq 1, L_0x290e5d0, L_0x28b1c50;
S_0x28ce300 .scope module, "good1" "reference_module" 3 150, 3 4 0, S_0x28c4130;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
P_0x28d8ec0 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x28d8f00 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x28d8f40 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x28d8f80 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
v0x28b78b0_0 .net *"_ivl_0", 31 0, L_0x28fe290;  1 drivers
L_0x7fd94f99f018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x28b7aa0_0 .net *"_ivl_3", 29 0, L_0x7fd94f99f018;  1 drivers
L_0x7fd94f99f060 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x28b17c0_0 .net/2u *"_ivl_4", 31 0, L_0x7fd94f99f060;  1 drivers
v0x28b1a60_0 .net "clk", 0 0, v0x28fd960_0;  1 drivers
v0x28b1d20_0 .net "in", 0 0, v0x28fc040_0;  alias, 1 drivers
v0x28b2520_0 .var "next", 1 0;
v0x28b29e0_0 .net "out", 0 0, L_0x290e440;  alias, 1 drivers
v0x28faff0_0 .net "reset", 0 0, v0x28fc110_0;  alias, 1 drivers
v0x28fb0b0_0 .var "state", 1 0;
E_0x28c10d0 .event posedge, v0x28b1a60_0;
E_0x28c0e70 .event anyedge, v0x28fb0b0_0, v0x28b1d20_0;
L_0x28fe290 .concat [ 2 30 0 0], v0x28fb0b0_0, L_0x7fd94f99f018;
L_0x290e440 .cmp/eq 32, L_0x28fe290, L_0x7fd94f99f060;
S_0x28fb2a0 .scope module, "stim1" "stimulus_gen" 3 145, 3 33 0, S_0x28c4130;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 1 "reset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
v0x28fbf70_0 .net "clk", 0 0, v0x28fd960_0;  alias, 1 drivers
v0x28fc040_0 .var "in", 0 0;
v0x28fc110_0 .var "reset", 0 0;
v0x28fc210_0 .net "tb_match", 0 0, L_0x290e9c0;  alias, 1 drivers
v0x28fc2b0_0 .var "wavedrom_enable", 0 0;
v0x28fc3a0_0 .var "wavedrom_title", 511 0;
E_0x28a99f0/0 .event negedge, v0x28b1a60_0;
E_0x28a99f0/1 .event posedge, v0x28b1a60_0;
E_0x28a99f0 .event/or E_0x28a99f0/0, E_0x28a99f0/1;
S_0x28fb540 .scope task, "reset_test" "reset_test" 3 41, 3 41 0, S_0x28fb2a0;
 .timescale -12 -12;
v0x28fb780_0 .var/2u "arfail", 0 0;
v0x28fb860_0 .var "async", 0 0;
v0x28fb920_0 .var/2u "datafail", 0 0;
v0x28fb9c0_0 .var/2u "srfail", 0 0;
E_0x28ddf50 .event negedge, v0x28b1a60_0;
TD_tb.stim1.reset_test ;
    %wait E_0x28c10d0;
    %wait E_0x28c10d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28fc110_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28c10d0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x28ddf50;
    %load/vec4 v0x28fc210_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x28fb920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28fc110_0, 0;
    %wait E_0x28c10d0;
    %load/vec4 v0x28fc210_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x28fb780_0, 0, 1;
    %wait E_0x28c10d0;
    %load/vec4 v0x28fc210_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x28fb9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28fc110_0, 0;
    %load/vec4 v0x28fb9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 55 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x28fb780_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x28fb860_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x28fb920_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x28fb860_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 57 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x28fba80 .scope task, "wavedrom_start" "wavedrom_start" 3 68, 3 68 0, S_0x28fb2a0;
 .timescale -12 -12;
v0x28fbc80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x28fbd60 .scope task, "wavedrom_stop" "wavedrom_stop" 3 71, 3 71 0, S_0x28fb2a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x28fc500 .scope module, "top_module1" "top_module" 3 156, 4 1 0, S_0x28c4130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
P_0x28fc6e0 .param/l "A" 0 4 11, C4<00>;
P_0x28fc720 .param/l "B" 0 4 12, C4<01>;
P_0x28fc760 .param/l "C" 0 4 13, C4<10>;
P_0x28fc7a0 .param/l "D" 0 4 14, C4<11>;
v0x28fcb50_0 .net "clk", 0 0, v0x28fd960_0;  alias, 1 drivers
v0x28fcc60_0 .net "in", 0 0, v0x28fc040_0;  alias, 1 drivers
v0x28fcd70_0 .var "next_state", 1 0;
v0x28fce10_0 .var "out", 0 0;
v0x28fced0_0 .net "reset", 0 0, v0x28fc110_0;  alias, 1 drivers
v0x28fd010_0 .var "state", 1 0;
E_0x28c1a20 .event anyedge, v0x28fd010_0;
E_0x28fca90 .event anyedge, v0x28fd010_0, v0x28b1d20_0;
E_0x28fcaf0 .event posedge, v0x28faff0_0, v0x28b1a60_0;
S_0x28fd170 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 164, 3 164 0, S_0x28c4130;
 .timescale -12 -12;
E_0x28fd350 .event anyedge, v0x28fddb0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28fddb0_0;
    %nor/r;
    %assign/vec4 v0x28fddb0_0, 0;
    %wait E_0x28fd350;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28fb2a0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28fc110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28fc040_0, 0;
    %wait E_0x28c10d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28fc110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28fc040_0, 0;
    %wait E_0x28c10d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28fc040_0, 0;
    %wait E_0x28c10d0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28fc040_0, 0;
    %wait E_0x28c10d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28fc040_0, 0;
    %wait E_0x28c10d0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28fc040_0, 0;
    %wait E_0x28c10d0;
    %wait E_0x28ddf50;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28fc110_0, 0;
    %wait E_0x28c10d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28fc110_0, 0;
    %wait E_0x28c10d0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28fc040_0, 0;
    %wait E_0x28c10d0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28fc040_0, 0;
    %wait E_0x28c10d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28fc040_0, 0;
    %wait E_0x28c10d0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28fc040_0, 0;
    %wait E_0x28c10d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28fc040_0, 0;
    %wait E_0x28c10d0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28fc040_0, 0;
    %wait E_0x28c10d0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28fc040_0, 0;
    %wait E_0x28c10d0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28fc040_0, 0;
    %wait E_0x28ddf50;
    %fork TD_tb.stim1.wavedrom_stop, S_0x28fbd60;
    %join;
    %pushi/vec4 200, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28a99f0;
    %vpi_func 3 100 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x28fc040_0, 0;
    %vpi_func 3 101 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x28fc110_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 104 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x28ce300;
T_5 ;
Ewait_0 .event/or E_0x28c0e70, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x28fb0b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x28b1d20_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 2;
    %store/vec4 v0x28b2520_0, 0, 2;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x28b1d20_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.8, 8;
T_5.7 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.8, 8;
 ; End of false expr.
    %blend;
T_5.8;
    %pad/s 2;
    %store/vec4 v0x28b2520_0, 0, 2;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x28b1d20_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.9, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_5.10, 8;
T_5.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.10, 8;
 ; End of false expr.
    %blend;
T_5.10;
    %pad/s 2;
    %store/vec4 v0x28b2520_0, 0, 2;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x28b1d20_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.12, 8;
T_5.11 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.12, 8;
 ; End of false expr.
    %blend;
T_5.12;
    %pad/s 2;
    %store/vec4 v0x28b2520_0, 0, 2;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x28ce300;
T_6 ;
    %wait E_0x28c10d0;
    %load/vec4 v0x28faff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x28fb0b0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x28b2520_0;
    %assign/vec4 v0x28fb0b0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x28fc500;
T_7 ;
    %wait E_0x28fcaf0;
    %load/vec4 v0x28fced0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x28fd010_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x28fcd70_0;
    %assign/vec4 v0x28fd010_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x28fc500;
T_8 ;
    %wait E_0x28fca90;
    %load/vec4 v0x28fd010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x28fcd70_0, 0, 2;
    %jmp T_8.5;
T_8.0 ;
    %load/vec4 v0x28fcc60_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_8.7, 8;
T_8.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.7, 8;
 ; End of false expr.
    %blend;
T_8.7;
    %store/vec4 v0x28fcd70_0, 0, 2;
    %jmp T_8.5;
T_8.1 ;
    %load/vec4 v0x28fcc60_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.8, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_8.9, 8;
T_8.8 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_8.9, 8;
 ; End of false expr.
    %blend;
T_8.9;
    %store/vec4 v0x28fcd70_0, 0, 2;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v0x28fcc60_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.10, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_8.11, 8;
T_8.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.11, 8;
 ; End of false expr.
    %blend;
T_8.11;
    %store/vec4 v0x28fcd70_0, 0, 2;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v0x28fcc60_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.12, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_8.13, 8;
T_8.12 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_8.13, 8;
 ; End of false expr.
    %blend;
T_8.13;
    %store/vec4 v0x28fcd70_0, 0, 2;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x28fc500;
T_9 ;
    %wait E_0x28c1a20;
    %load/vec4 v0x28fd010_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x28fce10_0, 0, 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x28c4130;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28fd960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28fddb0_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_0x28c4130;
T_11 ;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v0x28fd960_0;
    %inv;
    %store/vec4 v0x28fd960_0, 0, 1;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0x28c4130;
T_12 ;
    %vpi_call/w 3 137 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 138 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28fbf70_0, v0x28fdf10_0, v0x28fd960_0, v0x28fda00_0, v0x28fdc70_0, v0x28fdbd0_0, v0x28fdaa0_0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x28c4130;
T_13 ;
    %load/vec4 v0x28fdd10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x28fdd10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28fdd10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 173 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 3 174 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_13.1 ;
    %load/vec4 v0x28fdd10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28fdd10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 176 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 177 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28fdd10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28fdd10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 178 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_13, $final;
    .scope S_0x28c4130;
T_14 ;
    %wait E_0x28a99f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28fdd10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28fdd10_0, 4, 32;
    %load/vec4 v0x28fde70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x28fdd10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_func 3 189 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28fdd10_0, 4, 32;
T_14.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28fdd10_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28fdd10_0, 4, 32;
T_14.0 ;
    %load/vec4 v0x28fdbd0_0;
    %load/vec4 v0x28fdbd0_0;
    %load/vec4 v0x28fdaa0_0;
    %xor;
    %load/vec4 v0x28fdbd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.4, 6;
    %load/vec4 v0x28fdd10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %vpi_func 3 193 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28fdd10_0, 4, 32;
T_14.6 ;
    %load/vec4 v0x28fdd10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28fdd10_0, 4, 32;
T_14.4 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/fsm3s/fsm3s_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth5/machine/fsm3s/iter3/response0/top_module.sv";
