# do clk_en.do 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module clk_en
# 
# Top level modules:
# 	clk_en
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module clk_en_vlg_sample_tst
# -- Compiling module clk_en_vlg_check_tst
# -- Compiling module clk_en_vlg_vec_tst
# 
# Top level modules:
# 	clk_en_vlg_vec_tst
# vsim -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -voptargs=\"+acc\" -t 1ps -novopt work.clk_en_vlg_vec_tst 
# Loading work.clk_en_vlg_vec_tst
# Loading work.clk_en
# Loading altera_ver.dffeas
# Loading work.clk_en_vlg_sample_tst
# Loading work.clk_en_vlg_check_tst
# Loading altera_ver.PRIM_GDFF_LOW
# Simulation passed !
# ** Note: $finish    : test1.vwf.vt(148)
#    Time: 1 us  Iteration: 0  Instance: /clk_en_vlg_vec_tst/tb_out
