#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1be93f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1be0f30 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0x1c1ea10 .functor NOT 1, L_0x1c20240, C4<0>, C4<0>, C4<0>;
L_0x1c1ffd0 .functor XOR 1, L_0x1c1fe70, L_0x1c1ff30, C4<0>, C4<0>;
L_0x1c20130 .functor XOR 1, L_0x1c1ffd0, L_0x1c20090, C4<0>, C4<0>;
v0x1c1dd70_0 .net *"_ivl_10", 0 0, L_0x1c20090;  1 drivers
v0x1c1de70_0 .net *"_ivl_12", 0 0, L_0x1c20130;  1 drivers
v0x1c1df50_0 .net *"_ivl_2", 0 0, L_0x1c1fdb0;  1 drivers
v0x1c1e010_0 .net *"_ivl_4", 0 0, L_0x1c1fe70;  1 drivers
v0x1c1e0f0_0 .net *"_ivl_6", 0 0, L_0x1c1ff30;  1 drivers
v0x1c1e220_0 .net *"_ivl_8", 0 0, L_0x1c1ffd0;  1 drivers
v0x1c1e300_0 .var "clk", 0 0;
v0x1c1e3a0_0 .var/2u "stats1", 159 0;
v0x1c1e460_0 .var/2u "strobe", 0 0;
v0x1c1e5b0_0 .net "tb_match", 0 0, L_0x1c20240;  1 drivers
v0x1c1e670_0 .net "tb_mismatch", 0 0, L_0x1c1ea10;  1 drivers
v0x1c1e730_0 .net "x", 0 0, v0x1c1b370_0;  1 drivers
v0x1c1e7d0_0 .net "y", 0 0, v0x1c1b430_0;  1 drivers
v0x1c1e870_0 .net "z_dut", 0 0, L_0x1c1fc50;  1 drivers
v0x1c1e940_0 .net "z_ref", 0 0, L_0x1c1eb80;  1 drivers
L_0x1c1fdb0 .concat [ 1 0 0 0], L_0x1c1eb80;
L_0x1c1fe70 .concat [ 1 0 0 0], L_0x1c1eb80;
L_0x1c1ff30 .concat [ 1 0 0 0], L_0x1c1fc50;
L_0x1c20090 .concat [ 1 0 0 0], L_0x1c1eb80;
L_0x1c20240 .cmp/eeq 1, L_0x1c1fdb0, L_0x1c20130;
S_0x1be7a30 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0x1be0f30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1c1eae0 .functor NOT 1, v0x1c1b430_0, C4<0>, C4<0>, C4<0>;
L_0x1c1eb80 .functor OR 1, v0x1c1b370_0, L_0x1c1eae0, C4<0>, C4<0>;
v0x1bea8d0_0 .net *"_ivl_0", 0 0, L_0x1c1eae0;  1 drivers
v0x1bea970_0 .net "x", 0 0, v0x1c1b370_0;  alias, 1 drivers
v0x1c1ae70_0 .net "y", 0 0, v0x1c1b430_0;  alias, 1 drivers
v0x1c1af10_0 .net "z", 0 0, L_0x1c1eb80;  alias, 1 drivers
S_0x1c1b050 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0x1be0f30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0x1c1b290_0 .net "clk", 0 0, v0x1c1e300_0;  1 drivers
v0x1c1b370_0 .var "x", 0 0;
v0x1c1b430_0 .var "y", 0 0;
E_0x1bc60d0 .event negedge, v0x1c1b290_0;
E_0x1bc6250/0 .event negedge, v0x1c1b290_0;
E_0x1bc6250/1 .event posedge, v0x1c1b290_0;
E_0x1bc6250 .event/or E_0x1bc6250/0, E_0x1bc6250/1;
S_0x1c1b4d0 .scope module, "top_module1" "top_module" 3 76, 4 15 0, S_0x1be0f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1c1fb50 .functor OR 1, L_0x1c1ede0, L_0x1c1f210, C4<0>, C4<0>;
L_0x1c1fbc0 .functor AND 1, L_0x1c1f3e0, L_0x1c1f9f0, C4<1>, C4<1>;
L_0x1c1fc50 .functor XOR 1, L_0x1c1fb50, L_0x1c1fbc0, C4<0>, C4<0>;
v0x1c1d440_0 .net "out1", 0 0, L_0x1c1ede0;  1 drivers
v0x1c1d4e0_0 .net "out2", 0 0, L_0x1c1f210;  1 drivers
v0x1c1d5b0_0 .net "out3", 0 0, L_0x1c1f3e0;  1 drivers
v0x1c1d6b0_0 .net "out4", 0 0, L_0x1c1f9f0;  1 drivers
v0x1c1d780_0 .net "temp1", 0 0, L_0x1c1fb50;  1 drivers
v0x1c1d870_0 .net "temp2", 0 0, L_0x1c1fbc0;  1 drivers
v0x1c1d910_0 .net "x", 0 0, v0x1c1b370_0;  alias, 1 drivers
v0x1c1d9b0_0 .net "y", 0 0, v0x1c1b430_0;  alias, 1 drivers
v0x1c1da50_0 .net "z", 0 0, L_0x1c1fc50;  alias, 1 drivers
S_0x1c1b6b0 .scope module, "a1" "A" 4 21, 4 1 0, S_0x1c1b4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1c1ed50 .functor XOR 1, v0x1c1b370_0, v0x1c1b430_0, C4<0>, C4<0>;
L_0x1c1ede0 .functor AND 1, L_0x1c1ed50, v0x1c1b370_0, C4<1>, C4<1>;
v0x1c1b920_0 .net *"_ivl_0", 0 0, L_0x1c1ed50;  1 drivers
v0x1c1ba20_0 .net "x", 0 0, v0x1c1b370_0;  alias, 1 drivers
v0x1c1bb30_0 .net "y", 0 0, v0x1c1b430_0;  alias, 1 drivers
v0x1c1bc20_0 .net "z", 0 0, L_0x1c1ede0;  alias, 1 drivers
S_0x1c1bd20 .scope module, "a2" "A" 4 23, 4 1 0, S_0x1c1b4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1c1f370 .functor XOR 1, v0x1c1b370_0, v0x1c1b430_0, C4<0>, C4<0>;
L_0x1c1f3e0 .functor AND 1, L_0x1c1f370, v0x1c1b370_0, C4<1>, C4<1>;
v0x1c1bf70_0 .net *"_ivl_0", 0 0, L_0x1c1f370;  1 drivers
v0x1c1c070_0 .net "x", 0 0, v0x1c1b370_0;  alias, 1 drivers
v0x1c1c130_0 .net "y", 0 0, v0x1c1b430_0;  alias, 1 drivers
v0x1c1c1d0_0 .net "z", 0 0, L_0x1c1f3e0;  alias, 1 drivers
S_0x1c1c2d0 .scope module, "b1" "B" 4 22, 4 8 0, S_0x1c1b4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1c1ef10 .functor AND 1, v0x1c1b370_0, v0x1c1b430_0, C4<1>, C4<1>;
L_0x1c1efa0 .functor NOT 1, v0x1c1b370_0, C4<0>, C4<0>, C4<0>;
L_0x1c1f030 .functor NOT 1, v0x1c1b430_0, C4<0>, C4<0>, C4<0>;
L_0x1c1f0a0 .functor AND 1, L_0x1c1efa0, L_0x1c1f030, C4<1>, C4<1>;
L_0x1c1f210 .functor OR 1, L_0x1c1ef10, L_0x1c1f0a0, C4<0>, C4<0>;
v0x1c1c550_0 .net *"_ivl_0", 0 0, L_0x1c1ef10;  1 drivers
v0x1c1c630_0 .net *"_ivl_2", 0 0, L_0x1c1efa0;  1 drivers
v0x1c1c710_0 .net *"_ivl_4", 0 0, L_0x1c1f030;  1 drivers
v0x1c1c800_0 .net *"_ivl_6", 0 0, L_0x1c1f0a0;  1 drivers
v0x1c1c8e0_0 .net "x", 0 0, v0x1c1b370_0;  alias, 1 drivers
v0x1c1c9d0_0 .net "y", 0 0, v0x1c1b430_0;  alias, 1 drivers
v0x1c1cb00_0 .net "z", 0 0, L_0x1c1f210;  alias, 1 drivers
S_0x1c1cc40 .scope module, "b2" "B" 4 24, 4 8 0, S_0x1c1b4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1c1f510 .functor AND 1, v0x1c1b370_0, v0x1c1b430_0, C4<1>, C4<1>;
L_0x1c1f5a0 .functor NOT 1, v0x1c1b370_0, C4<0>, C4<0>, C4<0>;
L_0x1c1f840 .functor NOT 1, v0x1c1b430_0, C4<0>, C4<0>, C4<0>;
L_0x1c1f8b0 .functor AND 1, L_0x1c1f5a0, L_0x1c1f840, C4<1>, C4<1>;
L_0x1c1f9f0 .functor OR 1, L_0x1c1f510, L_0x1c1f8b0, C4<0>, C4<0>;
v0x1c1ce40_0 .net *"_ivl_0", 0 0, L_0x1c1f510;  1 drivers
v0x1c1cf40_0 .net *"_ivl_2", 0 0, L_0x1c1f5a0;  1 drivers
v0x1c1d020_0 .net *"_ivl_4", 0 0, L_0x1c1f840;  1 drivers
v0x1c1d0e0_0 .net *"_ivl_6", 0 0, L_0x1c1f8b0;  1 drivers
v0x1c1d1c0_0 .net "x", 0 0, v0x1c1b370_0;  alias, 1 drivers
v0x1c1d260_0 .net "y", 0 0, v0x1c1b430_0;  alias, 1 drivers
v0x1c1d300_0 .net "z", 0 0, L_0x1c1f9f0;  alias, 1 drivers
S_0x1c1dbc0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0x1be0f30;
 .timescale -12 -12;
E_0x1bc86b0 .event anyedge, v0x1c1e460_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c1e460_0;
    %nor/r;
    %assign/vec4 v0x1c1e460_0, 0;
    %wait E_0x1bc86b0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c1b050;
T_1 ;
    %wait E_0x1bc6250;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1c1b430_0, 0;
    %assign/vec4 v0x1c1b370_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1c1b050;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1bc60d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1be0f30;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c1e300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c1e460_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1be0f30;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c1e300_0;
    %inv;
    %store/vec4 v0x1c1e300_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1be0f30;
T_5 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c1b290_0, v0x1c1e670_0, v0x1c1e730_0, v0x1c1e7d0_0, v0x1c1e940_0, v0x1c1e870_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1be0f30;
T_6 ;
    %load/vec4 v0x1c1e3a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1c1e3a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c1e3a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_6.1 ;
    %load/vec4 v0x1c1e3a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c1e3a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c1e3a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c1e3a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x1be0f30;
T_7 ;
    %wait E_0x1bc6250;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c1e3a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1e3a0_0, 4, 32;
    %load/vec4 v0x1c1e5b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1c1e3a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1e3a0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c1e3a0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1e3a0_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x1c1e940_0;
    %load/vec4 v0x1c1e940_0;
    %load/vec4 v0x1c1e870_0;
    %xor;
    %load/vec4 v0x1c1e940_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x1c1e3a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1e3a0_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x1c1e3a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1e3a0_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth1/human/mt2015_q4/iter1/response2/top_module.sv";
