# Thu Sep 27 13:56:07 2018


Copyright (C) 1994-2017 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2017.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_PolarFire_v2.3\SynplifyPro
OS: Windows 6.1

Hostname: EMEAPC0002

Implementation : synthesis
Synopsys Generic Technology Mapper, Version mapact2017q4p1, Build 003R, Built Apr 11 2018 11:07:45


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 286MB peak: 287MB)

@N: MO111 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\coreaxi4interconnect.v":2207:2:2207:15|Tristate driver SLAVE31_RREADY (in view: work.COREAXI4INTERCONNECT_Z2(verilog)) on net SLAVE31_RREADY (in view: work.COREAXI4INTERCONNECT_Z2(verilog)) has its enable tied to GND.
@N: MO111 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\coreaxi4interconnect.v":2199:2:2199:15|Tristate driver SLAVE30_RREADY (in view: work.COREAXI4INTERCONNECT_Z2(verilog)) on net SLAVE30_RREADY (in view: work.COREAXI4INTERCONNECT_Z2(verilog)) has its enable tied to GND.
@N: MO111 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\coreaxi4interconnect.v":2191:2:2191:15|Tristate driver SLAVE29_RREADY (in view: work.COREAXI4INTERCONNECT_Z2(verilog)) on net SLAVE29_RREADY (in view: work.COREAXI4INTERCONNECT_Z2(verilog)) has its enable tied to GND.
@N: MO111 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\coreaxi4interconnect.v":2183:2:2183:15|Tristate driver SLAVE28_RREADY (in view: work.COREAXI4INTERCONNECT_Z2(verilog)) on net SLAVE28_RREADY (in view: work.COREAXI4INTERCONNECT_Z2(verilog)) has its enable tied to GND.
@N: MO111 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\coreaxi4interconnect.v":2175:2:2175:15|Tristate driver SLAVE27_RREADY (in view: work.COREAXI4INTERCONNECT_Z2(verilog)) on net SLAVE27_RREADY (in view: work.COREAXI4INTERCONNECT_Z2(verilog)) has its enable tied to GND.
@N: MO111 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\coreaxi4interconnect.v":2167:2:2167:15|Tristate driver SLAVE26_RREADY (in view: work.COREAXI4INTERCONNECT_Z2(verilog)) on net SLAVE26_RREADY (in view: work.COREAXI4INTERCONNECT_Z2(verilog)) has its enable tied to GND.
@N: MO111 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\coreaxi4interconnect.v":2159:2:2159:15|Tristate driver SLAVE25_RREADY (in view: work.COREAXI4INTERCONNECT_Z2(verilog)) on net SLAVE25_RREADY (in view: work.COREAXI4INTERCONNECT_Z2(verilog)) has its enable tied to GND.
@N: MO111 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\coreaxi4interconnect.v":2151:2:2151:15|Tristate driver SLAVE24_RREADY (in view: work.COREAXI4INTERCONNECT_Z2(verilog)) on net SLAVE24_RREADY (in view: work.COREAXI4INTERCONNECT_Z2(verilog)) has its enable tied to GND.
@N: MO111 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\coreaxi4interconnect.v":2143:2:2143:15|Tristate driver SLAVE23_RREADY (in view: work.COREAXI4INTERCONNECT_Z2(verilog)) on net SLAVE23_RREADY (in view: work.COREAXI4INTERCONNECT_Z2(verilog)) has its enable tied to GND.
@N: MO111 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\coreaxi4interconnect.v":2135:2:2135:15|Tristate driver SLAVE22_RREADY (in view: work.COREAXI4INTERCONNECT_Z2(verilog)) on net SLAVE22_RREADY (in view: work.COREAXI4INTERCONNECT_Z2(verilog)) has its enable tied to GND.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing sequential instance DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW270_DELAY_LINE_DIRECTION[1:0] because it is equivalent to instance DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing sequential instance DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.REFCLK_DELAY_LINE_DIRECTION because it is equivalent to instance DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.
Dissolving instances under view:work.caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s(verilog) (flattening)

Dissolving instances under view:work.caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s(verilog) (flattening)

@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Removing sequential instance _T_594[20:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":1009:2:1009:7|Removing sequential instance SystemBus._T_2687[5:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":1009:2:1009:7|Removing sequential instance SystemBus._T_2793_1 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":1009:2:1009:7|Removing sequential instance SystemBus._T_2793_0 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_29.q (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_26.q (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@W: FA239 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":2005:27:2005:51|ROM s2_report_param[2:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":2005:27:2005:51|ROM s2_report_param[2:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":2005:27:2005:51|Found ROM s2_report_param[2:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) with 4 words by 3 bits.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v":464:0:464:5|Register bit xhdl1\.GEN_BITS\[3\]\.APB_32\.edge_both[3] (in view view:work.CoreGPIO_Z77(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v":464:0:464:5|Register bit xhdl1\.GEN_BITS\[2\]\.APB_32\.edge_both[2] (in view view:work.CoreGPIO_Z77(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v":464:0:464:5|Register bit xhdl1\.GEN_BITS\[1\]\.APB_32\.edge_both[1] (in view view:work.CoreGPIO_Z77(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v":464:0:464:5|Register bit xhdl1\.GEN_BITS\[0\]\.APB_32\.edge_both[0] (in view view:work.CoreGPIO_Z77(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\apb_if.v":206:3:206:8|Removing sequential instance apb_we_p (in view: work.APB_IF(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\apb_if.v":244:0:244:5|Removing sequential instance apb_we_s1 (in view: work.APB_IF(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\apb_if.v":244:0:244:5|Removing sequential instance apb_we_s0 (in view: work.APB_IF(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\gate_training.v":1403:3:1403:8|Removing sequential instance set_error[2:0] (in view: work.gate_training_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\gate_training.v":1620:3:1620:8|Removing sequential instance no_burst_detect_error[1:0] (in view: work.gate_training_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\gate_training.v":1620:3:1620:8|Removing sequential instance initial_burst_error[1:0] (in view: work.gate_training_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\gate_training.v":1620:3:1620:8|Removing sequential instance oor_error[1:0] (in view: work.gate_training_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\gate_training.v":1532:3:1532:8|Removing sequential instance apb_clear_error (in view: work.gate_training_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\dq_align_dqs_optimization.v":1041:3:1041:8|Removing sequential instance dqs_delays_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\dq_align_dqs_optimization.v":1041:3:1041:8|Removing sequential instance dqs_delays_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\gate_training.v":1403:3:1403:8|Removing sequential instance set_error[2:0] (in view: work.gate_training_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\gate_training.v":1620:3:1620:8|Removing sequential instance no_burst_detect_error[1:0] (in view: work.gate_training_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\gate_training.v":1620:3:1620:8|Removing sequential instance initial_burst_error[1:0] (in view: work.gate_training_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\gate_training.v":1620:3:1620:8|Removing sequential instance oor_error[1:0] (in view: work.gate_training_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\gate_training.v":1532:3:1532:8|Removing sequential instance apb_clear_error (in view: work.gate_training_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\dq_align_dqs_optimization.v":1041:3:1041:8|Removing sequential instance dqs_delays_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\dq_align_dqs_optimization.v":1041:3:1041:8|Removing sequential instance dqs_delays_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\wrlvl_bot.v":148:0:148:5|Removing sequential instance delay_val1[6:0] (in view: work.WRLVL_BOT_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\wrlvl_bot.v":148:0:148:5|Removing sequential instance delay_val0[6:0] (in view: work.WRLVL_BOT_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\wrlvl_bot.v":148:0:148:5|Removing sequential instance delay_val1[6:0] (in view: work.WRLVL_BOT_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\wrlvl_bot.v":148:0:148:5|Removing sequential instance delay_val0[6:0] (in view: work.WRLVL_BOT_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\phy_sig_mod.v":622:1:622:6|Removing sequential instance per_lane\[1\]\.odt_dyn_on\[1\][1:0] (in view: work.PHY_SIG_MOD_2s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\phy_sig_mod.v":622:1:622:6|Removing sequential instance per_lane\[0\]\.odt_dyn_on\[0\][1:0] (in view: work.PHY_SIG_MOD_2s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\lsram_64kbytes\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsramif.v":350:0:350:5|Removing sequential instance ahbsram_wdata_usram_d[31:0] (in view: work.LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z78(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v":454:15:454:43|Removing user instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[1].APB_32.edge_neg_17[1] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[1].APB_32.edge_pos_17[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v":454:15:454:43|Removing user instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[2].APB_32.edge_neg_31[2] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[2].APB_32.edge_pos_31[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v":454:15:454:43|Removing user instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[3].APB_32.edge_neg_45[3] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[3].APB_32.edge_pos_45[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v":454:15:454:43|Removing user instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[0].APB_32.edge_neg_4[0] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[0].APB_32.edge_pos_4[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v":451:0:451:1|Removing user instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[2].APB_32.edge_neg_37[2] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[2].APB_32.edge_pos_37[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v":451:0:451:1|Removing user instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[1].APB_32.edge_neg_23[1] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[1].APB_32.edge_pos_23[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v":451:0:451:1|Removing user instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[0].APB_32.edge_neg_9[0] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[0].APB_32.edge_pos_9[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v":451:0:451:1|Removing user instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[3].APB_32.edge_neg_51[3] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[3].APB_32.edge_pos_51[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v":444:0:444:5|Removing sequential instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[2].APB_32.edge_neg[2] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[2].APB_32.edge_pos[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v":444:0:444:5|Removing sequential instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[3].APB_32.edge_neg[3] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[3].APB_32.edge_pos[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v":444:0:444:5|Removing sequential instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[0].APB_32.edge_neg[0] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[0].APB_32.edge_pos[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v":424:0:424:5|Removing sequential instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[1].APB_32.edge_pos[1] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[1].APB_32.edge_neg[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished RTL optimizations (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 302MB peak: 343MB)

@N: FX403 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\ram_simple_dp.v":48:0:48:5|Property "block_ram" or "no_rw_check" found for RAM DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem[63:0] with specified coding style. Inferring block RAM.
@W: FX107 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\ram_simple_dp.v":48:0:48:5|RAM DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem[63:0] (in view: work.TOP(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX403 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\ram_simple_dp.v":48:0:48:5|Property "block_ram" or "no_rw_check" found for RAM DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem[63:0] with specified coding style. Inferring block RAM.
@W: FX107 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\ram_simple_dp.v":48:0:48:5|RAM DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem[63:0] (in view: work.TOP(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[1] because it is equivalent to instance DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[0] because it is equivalent to instance DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine genblk2\.mstAHBtoAXI4Conv.AHB_SM_i.visual_AHB_SM_current[2:0] (in view: work.caxi4interconnect_MasterConvertor_Z4(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ahb_sm.v":2347:3:2347:8|Removing sequential instance genblk2\.mstAHBtoAXI4Conv.AHB_SM_i.wrerr (in view: work.caxi4interconnect_MasterConvertor_Z4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
Encoding state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z4(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z4(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z4(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z4(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z4(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z4(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z4(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z4(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z4(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z4(verilog)); safe FSM implementation is not required.
@N: MO230 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ahb_sm.v":2347:3:2347:8|Found up-down counter in view:work.caxi4interconnect_MasterConvertor_Z4(verilog) instance genblk2\.mstAHBtoAXI4Conv.AHB_SM_i.wrcnt[7:0]  
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ahb_sm.v":2347:3:2347:8|Removing sequential instance genblk2\.mstAHBtoAXI4Conv.AHB_SM_i.wrcnt[7:0] (in view: work.caxi4interconnect_MasterConvertor_Z4(verilog)) of type view:PrimLib.counter(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance rgsl.genblk5\.brs.sDat[0] (in view: work.caxi4interconnect_MasterConvertor_Z4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance rgsl.genblk5\.brs.sDat[3] (in view: work.caxi4interconnect_MasterConvertor_Z4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance rgsl.genblk5\.brs.sDat[4] (in view: work.caxi4interconnect_MasterConvertor_Z4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance rgsl.genblk5\.brs.sDat[5] (in view: work.caxi4interconnect_MasterConvertor_Z4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance rgsl.genblk5\.brs.sDat[6] (in view: work.caxi4interconnect_MasterConvertor_Z4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance rgsl.genblk3\.rrs.sDat[1] (in view: work.caxi4interconnect_MasterConvertor_Z4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance rgsl.genblk3\.rrs.sDat[68] (in view: work.caxi4interconnect_MasterConvertor_Z4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance rgsl.genblk3\.rrs.sDat[69] (in view: work.caxi4interconnect_MasterConvertor_Z4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance rgsl.genblk3\.rrs.sDat[70] (in view: work.caxi4interconnect_MasterConvertor_Z4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance rgsl.genblk3\.rrs.sDat[71] (in view: work.caxi4interconnect_MasterConvertor_Z4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance rgsl.genblk5\.brs.holdDat[0] (in view: work.caxi4interconnect_MasterConvertor_Z4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance rgsl.genblk5\.brs.holdDat[3] (in view: work.caxi4interconnect_MasterConvertor_Z4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance rgsl.genblk5\.brs.holdDat[4] (in view: work.caxi4interconnect_MasterConvertor_Z4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance rgsl.genblk5\.brs.holdDat[5] (in view: work.caxi4interconnect_MasterConvertor_Z4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance rgsl.genblk5\.brs.holdDat[6] (in view: work.caxi4interconnect_MasterConvertor_Z4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance rgsl.genblk3\.rrs.holdDat[1] (in view: work.caxi4interconnect_MasterConvertor_Z4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance rgsl.genblk3\.rrs.holdDat[68] (in view: work.caxi4interconnect_MasterConvertor_Z4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance rgsl.genblk3\.rrs.holdDat[69] (in view: work.caxi4interconnect_MasterConvertor_Z4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance rgsl.genblk3\.rrs.holdDat[70] (in view: work.caxi4interconnect_MasterConvertor_Z4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance rgsl.genblk3\.rrs.holdDat[71] (in view: work.caxi4interconnect_MasterConvertor_Z4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ahb_sm.v":2299:3:2299:8|Register bit genblk2\.mstAHBtoAXI4Conv.AHB_SM_i.hsize_latched[2] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[66] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[65] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[64] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[63] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[17] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[16] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[15] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[14] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[13] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[12] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[8] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[7] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[6] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[5] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[4] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[3] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[2] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[1] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[0] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[66] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[65] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[64] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[63] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[17] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[16] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[15] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[14] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[13] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[12] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[8] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[7] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[6] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[5] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[4] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[3] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[2] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[1] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[0] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[66] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[65] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[64] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[63] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[17] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[16] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[15] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[14] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[13] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[12] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[8] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[7] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[6] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[5] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[4] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[3] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[2] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[1] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[0] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[66] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[65] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[64] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[63] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[17] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[16] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[15] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[14] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[13] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[12] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[8] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[7] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[6] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[5] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[4] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[3] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[2] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[1] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[0] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.sValid because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.mReady because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.sValid because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.sValid because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.mReady because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.sValid because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.sValid because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v":44:1:44:6|RAM DWC_WChan.data_fifo.genblk1\[1\]\.ram.mem[35:0] (in view: work.caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v":44:1:44:6|RAM DWC_WChan.data_fifo.genblk1\[0\]\.ram.mem[35:0] (in view: work.caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_wchan_hold_reg.v":81:2:81:7|Removing sequential instance DWC_WChan.caxi4interconnect_DWC_UpConv_WChan_Hold_Reg.addr_out[3] (in view: work.caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_wchan_hold_reg.v":81:2:81:7|Removing sequential instance DWC_WChan.caxi4interconnect_DWC_UpConv_WChan_Hold_Reg.addr_out[4] (in view: work.caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_wchan_hold_reg.v":81:2:81:7|Removing sequential instance DWC_WChan.caxi4interconnect_DWC_UpConv_WChan_Hold_Reg.addr_out[5] (in view: work.caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Register bit DWC_UpConv_preCalcAChannel_ar_inst.MASTER_APROT_out[2] (in view view:work.caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Register bit DWC_UpConv_preCalcAChannel_ar_inst.MASTER_APROT_out[1] (in view view:work.caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Register bit DWC_UpConv_preCalcAChannel_ar_inst.MASTER_ASIZE_out[2] (in view view:work.caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Register bit DWC_UpConv_preCalcAChannel_ar_inst.MASTER_ALEN_out[7] (in view view:work.caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Register bit DWC_UpConv_preCalcAChannel_ar_inst.MASTER_ALEN_out[6] (in view view:work.caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Register bit DWC_UpConv_preCalcAChannel_ar_inst.MASTER_ALEN_out[5] (in view view:work.caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Register bit DWC_UpConv_preCalcAChannel_ar_inst.MASTER_ALEN_out[4] (in view view:work.caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Register bit DWC_UpConv_preCalcAChannel_ar_inst.sizeDiff_pre[2] (in view view:work.caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Register bit DWC_UpConv_preCalcAChannel_aw_inst.MASTER_APROT_out[2] (in view view:work.caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Register bit DWC_UpConv_preCalcAChannel_aw_inst.MASTER_APROT_out[1] (in view view:work.caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Register bit DWC_UpConv_preCalcAChannel_aw_inst.MASTER_ASIZE_out[2] (in view view:work.caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Register bit DWC_UpConv_preCalcAChannel_aw_inst.MASTER_ALEN_out[7] (in view view:work.caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Register bit DWC_UpConv_preCalcAChannel_aw_inst.MASTER_ALEN_out[6] (in view view:work.caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Register bit DWC_UpConv_preCalcAChannel_aw_inst.MASTER_ALEN_out[5] (in view view:work.caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Register bit DWC_UpConv_preCalcAChannel_aw_inst.MASTER_ALEN_out[4] (in view view:work.caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Register bit DWC_UpConv_preCalcAChannel_aw_inst.sizeDiff_pre[2] (in view view:work.caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\fifo_upsizing.v":156:2:156:7|Register bit DWC_WChan.data_fifo.data_out_reg[72] (in view view:work.caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Only the first 100 messages of id 'MO160' are reported. To see all messages use 'report_messages -log C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\synlog\TOP_fpga_mapper.srr -id MO160' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {MO160} -count unlimited' in the Tcl shell.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_ar_inst.alen_wrap_pre[7] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_ar_inst.alen_wrap_pre[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_ar_inst.alen_wrap_pre[6] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_ar_inst.alen_wrap_pre[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_wchan_hold_reg.v":81:2:81:7|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_WChan.caxi4interconnect_DWC_UpConv_WChan_Hold_Reg.size_shifted_out[0] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_WChan.caxi4interconnect_DWC_UpConv_WChan_Hold_Reg.mask_addr_out_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_aw_inst.alen_wrap_pre[7] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_aw_inst.alen_wrap_pre[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_aw_inst.alen_wrap_pre[6] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_aw_inst.alen_wrap_pre[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v":44:1:44:6|RAM genblk1\[0\]\.ram.mem[24:0] (in view: work.caxi4interconnect_FIFO_10s_25s_25s_9s_0s_10s_4s_0s_9s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v":44:1:44:6|RAM genblk1\[0\]\.ram.mem[7:0] (in view: work.caxi4interconnect_FIFO_10s_8s_8s_9s_1s_10s_4s_1s_9s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_wchan_readdatafifoctrl.v":332:3:332:8|Found counter in view:work.caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl_3s_4s_0_1(verilog) instance slave_beat_cnt[7:0] 
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_wchan_readdatafifoctrl.v":353:3:353:8|Removing sequential instance master_beat_cnt_shifted[3] (in view: work.caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl_3s_4s_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_wchan_readdatafifoctrl.v":353:3:353:8|Removing sequential instance master_beat_cnt_shifted[4] (in view: work.caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl_3s_4s_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_wchan_readdatafifoctrl.v":353:3:353:8|Removing sequential instance master_beat_cnt_shifted[5] (in view: work.caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl_3s_4s_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_wchan_readdatafifoctrl.v":353:3:353:8|Removing sequential instance master_beat_cnt_shifted[6] (in view: work.caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl_3s_4s_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_wchan_readdatafifoctrl.v":353:3:353:8|Removing sequential instance master_beat_cnt_shifted[7] (in view: work.caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl_3s_4s_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_wchan_readdatafifoctrl.v":353:3:353:8|Removing sequential instance master_beat_cnt_shifted[8] (in view: work.caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl_3s_4s_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_wchan_readdatafifoctrl.v":353:3:353:8|Removing sequential instance master_beat_cnt_shifted[9] (in view: work.caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl_3s_4s_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_wchan_readdatafifoctrl.v":353:3:353:8|Removing sequential instance master_beat_cnt_shifted[10] (in view: work.caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl_3s_4s_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_wchan_readdatafifoctrl.v":353:3:353:8|Removing sequential instance master_beat_cnt_shifted[11] (in view: work.caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl_3s_4s_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_wchan_readdatafifoctrl.v":353:3:353:8|Removing sequential instance master_beat_cnt_to_boundary_shifted[3] (in view: work.caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl_3s_4s_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_wchan_readdatafifoctrl.v":353:3:353:8|Removing sequential instance master_beat_cnt_to_boundary_shifted[4] (in view: work.caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl_3s_4s_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_wchan_readdatafifoctrl.v":353:3:353:8|Removing sequential instance master_beat_cnt_to_boundary_shifted[5] (in view: work.caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl_3s_4s_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_wchan_readdatafifoctrl.v":353:3:353:8|Removing sequential instance master_beat_cnt_to_boundary_shifted[6] (in view: work.caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl_3s_4s_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_wchan_readdatafifoctrl.v":353:3:353:8|Removing sequential instance master_beat_cnt_to_boundary_shifted[7] (in view: work.caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl_3s_4s_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_wchan_readdatafifoctrl.v":353:3:353:8|Removing sequential instance master_beat_cnt_to_boundary_shifted[8] (in view: work.caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl_3s_4s_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_wchan_readdatafifoctrl.v":353:3:353:8|Removing sequential instance master_beat_cnt_to_boundary_shifted[9] (in view: work.caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl_3s_4s_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_wchan_readdatafifoctrl.v":353:3:353:8|Removing sequential instance master_beat_cnt_to_boundary_shifted[10] (in view: work.caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl_3s_4s_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_wchan_readdatafifoctrl.v":353:3:353:8|Removing sequential instance master_beat_cnt_to_boundary_shifted[11] (in view: work.caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl_3s_4s_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: FX107 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v":44:1:44:6|RAM genblk1\[0\]\.ram.mem[0] (in view: work.caxi4interconnect_FIFO_10s_5s_5s_9s_0s_10s_4s_0s_9s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v":44:1:44:6|RAM data_fifo.ram.mem[64:0] (in view: work.caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_8s_64s_32s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcrchan_ctrl.v":89:2:89:7|Removing sequential instance preCalcRChan_Ctrl.addr_out[6] (in view: work.caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_8s_64s_32s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcrchan_ctrl.v":89:2:89:7|Removing sequential instance preCalcRChan_Ctrl.addr_out[7] (in view: work.caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_8s_64s_32s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcrchan_ctrl.v":89:2:89:7|Removing sequential instance preCalcRChan_Ctrl.addr_out[8] (in view: work.caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_8s_64s_32s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcrchan_ctrl.v":89:2:89:7|Removing sequential instance preCalcRChan_Ctrl.addr_out[9] (in view: work.caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_8s_64s_32s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcrchan_ctrl.v":89:2:89:7|Removing sequential instance preCalcRChan_Ctrl.mask_pre[6] (in view: work.caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_8s_64s_32s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcrchan_ctrl.v":89:2:89:7|Removing sequential instance preCalcRChan_Ctrl.mask_pre[7] (in view: work.caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_8s_64s_32s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcrchan_ctrl.v":89:2:89:7|Removing sequential instance preCalcRChan_Ctrl.mask_pre[8] (in view: work.caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_8s_64s_32s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcrchan_ctrl.v":89:2:89:7|Removing sequential instance preCalcRChan_Ctrl.mask_pre[9] (in view: work.caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_8s_64s_32s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\fifo_downsizing.v":114:2:114:7|Removing sequential instance data_fifo.data_out_reg[32] (in view: work.caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_8s_64s_32s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcrchan_ctrl.v":89:2:89:7|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.preCalcRChan_Ctrl.rd_src_shift_pre_1[0] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.preCalcRChan_Ctrl.MASTER_RSIZE_out[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcrchan_ctrl.v":89:2:89:7|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.preCalcRChan_Ctrl.mask_pre[5] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.preCalcRChan_Ctrl.mask_pre[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcrchan_ctrl.v":89:2:89:7|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.preCalcRChan_Ctrl.mask_pre[4] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.preCalcRChan_Ctrl.mask_pre[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v":44:1:44:6|RAM genblk1\[0\]\.ram.mem[24:0] (in view: work.caxi4interconnect_FIFO_8s_29s_29s_7s_1s_8s_3s_1s_7s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_rchan_ctrl.v":232:3:232:8|Found counter in view:work.caxi4interconnect_DWC_UpConv_RChan_Ctrl_64s_32s_4s(verilog) instance rd_src_cnt[5:0] 
@N: MF179 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_rchan_ctrl.v":429:38:429:110|Found 9 by 9 bit equality operator ('==') un7_last_next (in view: work.caxi4interconnect_DWC_UpConv_RChan_Ctrl_64s_32s_4s(verilog))
@W: FX107 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v":44:1:44:6|RAM ram.mem[1:0] (in view: work.caxi4interconnect_FIFO_downsizing_16s_2s_2s_0s_15s_0s_16s_4s_0s_15s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\fifo_downsizing.v":114:2:114:7|Removing sequential instance data_out_reg[0] (in view: work.caxi4interconnect_FIFO_downsizing_16s_2s_2s_0s_15s_0s_16s_4s_0s_15s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z8(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z8(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z8(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z8(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z8(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z8(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z8(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z8(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z8(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z8(verilog)); safe FSM implementation is not required.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance rgsl.genblk5\.brs.sDat[7] (in view: work.caxi4interconnect_SlaveConvertor_Z8(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance rgsl.genblk3\.rrs.sDat[72] (in view: work.caxi4interconnect_SlaveConvertor_Z8(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance rgsl.genblk1\.awrs.sDat[1] (in view: work.caxi4interconnect_SlaveConvertor_Z8(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance rgsl.genblk1\.awrs.sDat[2] (in view: work.caxi4interconnect_SlaveConvertor_Z8(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance rgsl.genblk1\.awrs.sDat[3] (in view: work.caxi4interconnect_SlaveConvertor_Z8(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance rgsl.genblk1\.awrs.sDat[4] (in view: work.caxi4interconnect_SlaveConvertor_Z8(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance rgsl.genblk5\.brs.holdDat[7] (in view: work.caxi4interconnect_SlaveConvertor_Z8(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance rgsl.genblk3\.rrs.holdDat[72] (in view: work.caxi4interconnect_SlaveConvertor_Z8(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance rgsl.genblk1\.awrs.holdDat[1] (in view: work.caxi4interconnect_SlaveConvertor_Z8(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance rgsl.genblk1\.awrs.holdDat[2] (in view: work.caxi4interconnect_SlaveConvertor_Z8(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance rgsl.genblk1\.awrs.holdDat[3] (in view: work.caxi4interconnect_SlaveConvertor_Z8(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance rgsl.genblk1\.awrs.holdDat[4] (in view: work.caxi4interconnect_SlaveConvertor_Z8(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.mReady because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.mReady because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.sValid because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sValid because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sValid because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.sValid because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.sValid because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine currStateAWr[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_5s_4s_4s_4s_16(verilog))
original code -> new code
   00 -> 0
   01 -> 1
@N: MO225 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slvaxi4protconvwrite.v":418:1:418:6|There are no possible illegal states for state machine currStateAWr[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_5s_4s_4s_4s_16(verilog)); safe FSM implementation is not required.
@W: FX107 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4crossbar\dualport_ram_syncwr_syncrd.v":94:0:94:5|RAM wrDataFif.genblk1\.DPRam.mem[72:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_5s_4s_4s_4s_16(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4crossbar\dualport_ram_syncwr_syncrd.v":94:0:94:5|RAM genblk1\.DPRam.mem[8:0] (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_9s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine currStateARd[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_5s_4s_4s_4s_16(verilog))
original code -> new code
   00 -> 0
   01 -> 1
@N: MO225 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slvaxi4protconvread.v":337:1:337:6|There are no possible illegal states for state machine currStateARd[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_5s_4s_4s_4s_16(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slvaxi4protconvread.v":508:1:508:6|Found counter in view:work.caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_5s_4s_4s_4s_16(verilog) instance numCombRd[7:0] 
@W: FX107 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4crossbar\dualport_ram_syncwr_syncrd.v":94:0:94:5|RAM rdDataFif.genblk1\.DPRam.mem[65:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_5s_4s_4s_4s_16(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4crossbar\dualport_ram_syncwr_syncrd.v":94:0:94:5|RAM rdIdFif.genblk1\.DPRam.mem[12:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_5s_4s_4s_4s_16(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v":44:1:44:6|RAM ram.mem[49:0] (in view: work.caxi4interconnect_CDC_FIFO_4s_68s_2s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\cdc_graycodecounter.v":42:2:42:7|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.slvCDC.genblk1.cdc_ARChan.wrGrayCounterP2.cntGray[0] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.slvCDC.genblk1.cdc_ARChan.wrGrayCounterP2.cntBinary[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v":44:1:44:6|RAM ram.mem[72:0] (in view: work.caxi4interconnect_CDC_FIFO_4s_74s_2s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v":44:1:44:6|RAM ram.mem[71:0] (in view: work.caxi4interconnect_CDC_FIFO_4s_73s_2s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\cdc_graycodecounter.v":42:2:42:7|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.slvCDC.genblk1.cdc_RChan.wrGrayCounterP2.cntGray[0] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.slvCDC.genblk1.cdc_RChan.wrGrayCounterP2.cntBinary[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v":44:1:44:6|RAM ram.mem[6:0] (in view: work.caxi4interconnect_CDC_FIFO_4s_8s_2s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine state[78:0] (in view: work.C0_ddr4_nwl_phy_init_Z9(verilog))
original code -> new code
   0000000 -> 0000000
   0000001 -> 0000001
   0000010 -> 0000011
   0000011 -> 0000010
   0000100 -> 0000110
   0000101 -> 0000111
   0000110 -> 0000101
   0000111 -> 0000100
   0001000 -> 0001100
   0001001 -> 0001101
   0001010 -> 0001111
   0001011 -> 0001110
   0001100 -> 0001010
   0001101 -> 0001011
   0001110 -> 0001001
   0001111 -> 0001000
   0010000 -> 0011000
   0010001 -> 0011001
   0010010 -> 0011011
   0010011 -> 0011010
   0010100 -> 0011110
   0010101 -> 0011111
   0010110 -> 0011101
   0010111 -> 0011100
   0011000 -> 0010100
   0011001 -> 0010101
   0011010 -> 0010111
   0011011 -> 0010110
   0011100 -> 0010010
   0011101 -> 0010011
   0011110 -> 0010001
   0011111 -> 0010000
   0100000 -> 0110000
   0100001 -> 0110001
   0100010 -> 0110011
   0100011 -> 0110010
   0100100 -> 0110110
   0100101 -> 0110111
   0100110 -> 0110101
   0100111 -> 0110100
   0101000 -> 0111100
   0101001 -> 0111101
   0101010 -> 0111111
   0101011 -> 0111110
   0101100 -> 0111010
   0101101 -> 0111011
   0101110 -> 0111001
   0101111 -> 0111000
   0110000 -> 0101000
   0110001 -> 0101001
   0110010 -> 0101011
   0110011 -> 0101010
   0110100 -> 0101110
   0110101 -> 0101111
   0110110 -> 0101101
   0110111 -> 0101100
   0111000 -> 0100100
   0111001 -> 0100101
   0111010 -> 0100111
   0111011 -> 0100110
   0111100 -> 0100010
   0111101 -> 0100011
   0111110 -> 0100001
   0111111 -> 0100000
   1000000 -> 1100000
   1000001 -> 1100001
   1000010 -> 1100011
   1000011 -> 1100010
   1000100 -> 1100110
   1000101 -> 1100111
   1000110 -> 1100101
   1000111 -> 1100100
   1001000 -> 1101100
   1001001 -> 1101101
   1001010 -> 1101111
   1001011 -> 1101110
   1001100 -> 1101010
   1001101 -> 1101011
   1001110 -> 1101001
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_8s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_8s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_44s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_44s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_129s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_129s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_92s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_92s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_145s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_145s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_79s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_79s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_72s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_72s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_61s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_61s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[3:0] (in view: work.C0_rmw_Z35(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine init_sm[51:0] (in view: work.C0_fastinit_Z50(verilog))
original code -> new code
   0000000 -> 000000
   0000001 -> 000001
   0000010 -> 000011
   0000011 -> 000010
   0000100 -> 000110
   0000101 -> 000111
   0000110 -> 000101
   0000111 -> 000100
   0001000 -> 001100
   0001001 -> 001101
   0001010 -> 001111
   0001011 -> 001110
   0001100 -> 001010
   0001101 -> 001011
   0001110 -> 001001
   0001111 -> 001000
   0010000 -> 011000
   0010001 -> 011001
   0010010 -> 011011
   0010011 -> 011010
   0010100 -> 011110
   0011011 -> 011111
   0011100 -> 011101
   0011101 -> 011100
   0011110 -> 010100
   0011111 -> 010101
   0100000 -> 010111
   0100001 -> 010110
   0100010 -> 010010
   0100011 -> 010011
   0101001 -> 010001
   0101010 -> 010000
   0101011 -> 110000
   0101100 -> 110001
   0101101 -> 110011
   0101110 -> 110010
   0101111 -> 110110
   0110000 -> 110111
   0110001 -> 110101
   0110010 -> 110100
   0110011 -> 111100
   0110100 -> 111101
   0110101 -> 111111
   0110110 -> 111110
   0110111 -> 111010
   0111000 -> 111011
   0111001 -> 111001
   0111010 -> 111000
   0111011 -> 101000
   0111100 -> 101001
   0111101 -> 101011
   0111110 -> 101010
Encoding state machine srx_state[5:0] (in view: work.C0_fastinit_Z50(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine lp4_zqcal_state[6:0] (in view: work.C0_fastinit_Z50(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine mr_reload_sm[6:0] (in view: work.C0_fastinit_Z50(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine ctrlupd_sm[2:0] (in view: work.C0_fastsdram_Z44(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine qm_load_sel[3:0] (in view: work.C0_fastsdram_Z44(verilog))
original code -> new code
   0000000000000000 -> 00
   0000000000000001 -> 01
   0000000000000010 -> 10
   0000000000000100 -> 11
Encoding state machine visual_Start_current[2:0] (in view: work.APB_IF(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: MO129 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\apb_if.v":206:3:206:8|Sequential instance DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.APB_IF.visual_Start_current[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\apb_if.v":206:3:206:8|Sequential instance DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.APB_IF.visual_Start_current[1] is reduced to a combinational gate by constant propagation.
Encoding state machine current_state[4:0] (in view: work.TRN_CLK_2s_1s_0s_1s_2s_3s_4s(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
Encoding state machine current_state[22:0] (in view: work.trn_dqsw(verilog))
original code -> new code
   000000000 -> 00000000000000000000001
   000000001 -> 00000000000000000000010
   000000010 -> 00000000000000000000100
   000000011 -> 00000000000000000001000
   000000100 -> 00000000000000000010000
   000000101 -> 00000000000000000100000
   000000111 -> 00000000000000001000000
   000001000 -> 00000000000000010000000
   000001001 -> 00000000000000100000000
   000001010 -> 00000000000001000000000
   000001011 -> 00000000000010000000000
   000001100 -> 00000000000100000000000
   000001101 -> 00000000001000000000000
   000001110 -> 00000000010000000000000
   000001111 -> 00000000100000000000000
   000010000 -> 00000001000000000000000
   000010001 -> 00000010000000000000000
   000010010 -> 00000100000000000000000
   000010011 -> 00001000000000000000000
   000010100 -> 00010000000000000000000
   000010101 -> 00100000000000000000000
   000010110 -> 01000000000000000000000
   000010111 -> 10000000000000000000000
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\trn_dqsw.v":229:0:229:5|Removing sequential instance current_state[0] (in view: work.trn_dqsw(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: MO231 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\trn_dqsw.v":368:0:368:5|Found counter in view:work.trn_dqsw(verilog) instance tap_count_dqsw[7:0] 
@N: MO231 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\trn_dqsw.v":368:0:368:5|Found counter in view:work.trn_dqsw(verilog) instance tap_count_dqsw270[7:0] 
@N: MO231 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\trn_dqsw.v":368:0:368:5|Found counter in view:work.trn_dqsw(verilog) instance tap_offset_move_count[7:0] 
Encoding state machine current_state[15:0] (in view: work.trn_bclksclk(verilog))
original code -> new code
   00000 -> 0000000000000001
   00001 -> 0000000000000010
   00010 -> 0000000000000100
   00011 -> 0000000000001000
   00100 -> 0000000000010000
   00101 -> 0000000000100000
   00111 -> 0000000001000000
   01000 -> 0000000010000000
   01001 -> 0000000100000000
   01010 -> 0000001000000000
   01011 -> 0000010000000000
   01100 -> 0000100000000000
   01101 -> 0001000000000000
   01110 -> 0010000000000000
   01111 -> 0100000000000000
   10000 -> 1000000000000000
@N: MO231 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\trn_bclksclk.v":274:0:274:5|Found counter in view:work.trn_bclksclk(verilog) instance dly_cnt[4:0] 
@N: MO231 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\trn_bclksclk.v":141:0:141:5|Found counter in view:work.trn_bclksclk(verilog) instance transition_check_counter[9:0] 
@N: MO231 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\trn_bclksclk.v":238:0:238:5|Found counter in view:work.trn_bclksclk(verilog) instance vcophsel_bclk[6:0] 
Encoding state machine current_state[28:0] (in view: work.trn_cmd_addr(verilog))
original code -> new code
   00000000000000000000000000001 -> 00000000000000000000000000001
   00000000000000000000000000010 -> 00000000000000000000000000010
   00000000000000000000000000100 -> 00000000000000000000000000100
   00000000000000000000000001000 -> 00000000000000000000000001000
   00000000000000000000000010000 -> 00000000000000000000000010000
   00000000000000000000000100000 -> 00000000000000000000000100000
   00000000000000000000001000000 -> 00000000000000000000001000000
   00000000000000000000010000000 -> 00000000000000000000010000000
   00000000000000000000100000000 -> 00000000000000000000100000000
   00000000000000000001000000000 -> 00000000000000000001000000000
   00000000000000000010000000000 -> 00000000000000000010000000000
   00000000000000000100000000000 -> 00000000000000000100000000000
   00000000000000001000000000000 -> 00000000000000001000000000000
   00000000000000010000000000000 -> 00000000000000010000000000000
   00000000000000100000000000000 -> 00000000000000100000000000000
   00000000000001000000000000000 -> 00000000000001000000000000000
   00000000000010000000000000000 -> 00000000000010000000000000000
   00000000000100000000000000000 -> 00000000000100000000000000000
   00000000001000000000000000000 -> 00000000001000000000000000000
   00000000010000000000000000000 -> 00000000010000000000000000000
   00000000100000000000000000000 -> 00000000100000000000000000000
   00000001000000000000000000000 -> 00000001000000000000000000000
   00000010000000000000000000000 -> 00000010000000000000000000000
   00000100000000000000000000000 -> 00000100000000000000000000000
   00001000000000000000000000000 -> 00001000000000000000000000000
   00010000000000000000000000000 -> 00010000000000000000000000000
   00100000000000000000000000000 -> 00100000000000000000000000000
   01000000000000000000000000000 -> 01000000000000000000000000000
   10000000000000000000000000000 -> 10000000000000000000000000000
@N: MO231 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\trn_cmdaddr.v":541:0:541:5|Found counter in view:work.trn_cmd_addr(verilog) instance tap_count_cmd[7:0] 
@N: MO231 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\trn_cmdaddr.v":509:0:509:5|Found counter in view:work.trn_cmd_addr(verilog) instance dly_cnt[9:0] 
@N: MO231 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\trn_cmdaddr.v":541:0:541:5|Found counter in view:work.trn_cmd_addr(verilog) instance tap_count_refclk[7:0] 
@W: FX107 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\trn_cmdaddr.v":696:0:696:5|RAM outdly[7:0] (in view: work.trn_cmd_addr(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\trn_cmdaddr.v":696:0:696:5|RAM indly[7:0] (in view: work.trn_cmd_addr(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine visual_gate_training_current[28:0] (in view: work.gate_training_0(verilog))
original code -> new code
   00000 -> 00000000000000000000000000001
   00001 -> 00000000000000000000000000010
   00010 -> 00000000000000000000000000100
   00011 -> 00000000000000000000000001000
   00100 -> 00000000000000000000000010000
   00101 -> 00000000000000000000000100000
   00110 -> 00000000000000000000001000000
   00111 -> 00000000000000000000010000000
   01000 -> 00000000000000000000100000000
   01001 -> 00000000000000000001000000000
   01010 -> 00000000000000000010000000000
   01011 -> 00000000000000000100000000000
   01100 -> 00000000000000001000000000000
   01101 -> 00000000000000010000000000000
   01110 -> 00000000000000100000000000000
   01111 -> 00000000000001000000000000000
   10000 -> 00000000000010000000000000000
   10001 -> 00000000000100000000000000000
   10010 -> 00000000001000000000000000000
   10011 -> 00000000010000000000000000000
   10100 -> 00000000100000000000000000000
   10101 -> 00000001000000000000000000000
   10110 -> 00000010000000000000000000000
   10111 -> 00000100000000000000000000000
   11000 -> 00001000000000000000000000000
   11001 -> 00010000000000000000000000000
   11010 -> 00100000000000000000000000000
   11011 -> 01000000000000000000000000000
   11100 -> 10000000000000000000000000000
Encoding state machine visual_shim_logic_2_current[2:0] (in view: work.gate_training_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine visual_shim_logic_1_current[2:0] (in view: work.gate_training_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine visual_shim_logic_0_current[2:0] (in view: work.gate_training_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\gate_training.v":1403:3:1403:8|Removing sequential instance DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.gate_training.dfi_rdlvl_resp because it is equivalent to instance DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.gate_training.visual_gate_training_current[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\gate_training.v":1403:3:1403:8|Found counter in view:work.gate_training_0(verilog) instance read_count[11:0] 
@N: MO231 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\gate_training.v":1403:3:1403:8|Found counter in view:work.gate_training_0(verilog) instance en_wait_cnt[9:0] 
@N: MO231 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\gate_training.v":1403:3:1403:8|Found counter in view:work.gate_training_0(verilog) instance txdly_cnt[7:0] 
Encoding state machine visual_rx_valid_current[4:0] (in view: work.dq_align_dqs_optimization(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine visual_dq_dqs_optimisation_current[28:0] (in view: work.dq_align_dqs_optimization(verilog))
original code -> new code
   00000 -> 00000000000000000000000000001
   00001 -> 00000000000000000000000000010
   00010 -> 00000000000000000000000000100
   00011 -> 00000000000000000000000001000
   00100 -> 00000000000000000000000010000
   00101 -> 00000000000000000000000100000
   00110 -> 00000000000000000000001000000
   00111 -> 00000000000000000000010000000
   01000 -> 00000000000000000000100000000
   01001 -> 00000000000000000001000000000
   01010 -> 00000000000000000010000000000
   01011 -> 00000000000000000100000000000
   01100 -> 00000000000000001000000000000
   01101 -> 00000000000000010000000000000
   01110 -> 00000000000000100000000000000
   01111 -> 00000000000001000000000000000
   10000 -> 00000000000010000000000000000
   10001 -> 00000000000100000000000000000
   10010 -> 00000000001000000000000000000
   10011 -> 00000000010000000000000000000
   10100 -> 00000000100000000000000000000
   10101 -> 00000001000000000000000000000
   10110 -> 00000010000000000000000000000
   10111 -> 00000100000000000000000000000
   11000 -> 00001000000000000000000000000
   11001 -> 00010000000000000000000000000
   11010 -> 00100000000000000000000000000
   11011 -> 01000000000000000000000000000
   11100 -> 10000000000000000000000000000
Encoding state machine visual_Lane_Fifo_Protect_current[2:0] (in view: work.dq_align_dqs_optimization(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Found counter in view:work.dq_align_dqs_optimization(verilog) instance delay_cnt[7:0] 
@N: MO231 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\dq_align_dqs_optimization.v":977:3:977:8|Found counter in view:work.dq_align_dqs_optimization(verilog) instance pause_delay_cnt[7:0] 
@N: MO231 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Found counter in view:work.dq_align_dqs_optimization(verilog) instance init_delay[7:0] 
@N: MO231 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Found counter in view:work.dq_align_dqs_optimization(verilog) instance good_cnt[7:0] 
Encoding state machine visual_gate_training_current[28:0] (in view: work.gate_training_1(verilog))
original code -> new code
   00000 -> 00000000000000000000000000001
   00001 -> 00000000000000000000000000010
   00010 -> 00000000000000000000000000100
   00011 -> 00000000000000000000000001000
   00100 -> 00000000000000000000000010000
   00101 -> 00000000000000000000000100000
   00110 -> 00000000000000000000001000000
   00111 -> 00000000000000000000010000000
   01000 -> 00000000000000000000100000000
   01001 -> 00000000000000000001000000000
   01010 -> 00000000000000000010000000000
   01011 -> 00000000000000000100000000000
   01100 -> 00000000000000001000000000000
   01101 -> 00000000000000010000000000000
   01110 -> 00000000000000100000000000000
   01111 -> 00000000000001000000000000000
   10000 -> 00000000000010000000000000000
   10001 -> 00000000000100000000000000000
   10010 -> 00000000001000000000000000000
   10011 -> 00000000010000000000000000000
   10100 -> 00000000100000000000000000000
   10101 -> 00000001000000000000000000000
   10110 -> 00000010000000000000000000000
   10111 -> 00000100000000000000000000000
   11000 -> 00001000000000000000000000000
   11001 -> 00010000000000000000000000000
   11010 -> 00100000000000000000000000000
   11011 -> 01000000000000000000000000000
   11100 -> 10000000000000000000000000000
Encoding state machine visual_shim_logic_2_current[2:0] (in view: work.gate_training_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine visual_shim_logic_1_current[2:0] (in view: work.gate_training_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine visual_shim_logic_0_current[2:0] (in view: work.gate_training_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\gate_training.v":1403:3:1403:8|Removing sequential instance DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.gate_training.dfi_rdlvl_resp because it is equivalent to instance DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.gate_training.visual_gate_training_current[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\gate_training.v":1403:3:1403:8|Found counter in view:work.gate_training_1(verilog) instance read_count[11:0] 
@N: MO231 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\gate_training.v":1403:3:1403:8|Found counter in view:work.gate_training_1(verilog) instance en_wait_cnt[9:0] 
@N: MO231 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\gate_training.v":1403:3:1403:8|Found counter in view:work.gate_training_1(verilog) instance txdly_cnt[7:0] 
Encoding state machine current_state[16:0] (in view: work.WRLVL_BOT(verilog))
original code -> new code
   0000000000000000000 -> 00000000000000001
   0000000000000000010 -> 00000000000000010
   0000000000000001000 -> 00000000000000100
   0000000000000010000 -> 00000000000001000
   0000000000000100000 -> 00000000000010000
   0000000000001000000 -> 00000000000100000
   0000000000010000000 -> 00000000001000000
   0000000000100000000 -> 00000000010000000
   0000000001000000000 -> 00000000100000000
   0000000010000000000 -> 00000001000000000
   0000000100000000000 -> 00000010000000000
   0000001000000000000 -> 00000100000000000
   0000010000000000000 -> 00001000000000000
   0000100000000000000 -> 00010000000000000
   0001000000000000000 -> 00100000000000000
   0010000000000000000 -> 01000000000000000
   1000000000000000000 -> 10000000000000000
@N: MO231 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\wrlvl_bot.v":194:0:194:5|Found counter in view:work.WRLVL_BOT(verilog) instance tap_count[6:0] 
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\iog_if.v":205:0:205:5|Removing sequential instance out_of_range_in[1] (in view: work.IOG_IF_2s_18s_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\iog_if.v":205:0:205:5|Removing sequential instance out_of_range_in[2] (in view: work.IOG_IF_2s_18s_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\iog_if.v":205:0:205:5|Removing sequential instance out_of_range_in[3] (in view: work.IOG_IF_2s_18s_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\iog_if.v":205:0:205:5|Removing sequential instance out_of_range_in[4] (in view: work.IOG_IF_2s_18s_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\iog_if.v":205:0:205:5|Removing sequential instance out_of_range_in[5] (in view: work.IOG_IF_2s_18s_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\iog_if.v":205:0:205:5|Removing sequential instance out_of_range_in[6] (in view: work.IOG_IF_2s_18s_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\synlog\TOP_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
Encoding state machine visual_APB_IOG_CONTROLLER_current[4:0] (in view: work.APB_IOG_CTRL_SM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@N: MO231 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\apb_iog_ctrl_sm.v":234:3:234:8|Found counter in view:work.APB_IOG_CTRL_SM(verilog) instance delay_cnt[7:0] 
@W: MO197 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\apb_iog_ctrl_sm.v":234:3:234:8|Removing FSM register visual_APB_IOG_CONTROLLER_current[2] (in view view:work.APB_IOG_CTRL_SM(verilog)) because its output is a constant.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\apb_iog_ctrl_sm.v":234:3:234:8|Removing instance DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.move because it is equivalent to instance DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.visual_APB_IOG_CONTROLLER_current[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine visual_trn_compl_current[9:0] (in view: work.TRN_COMPLETE_Z64(verilog))
original code -> new code
   0000 -> 0000000001
   0001 -> 0000000010
   0010 -> 0000000100
   0011 -> 0000001000
   0100 -> 0000010000
   0101 -> 0000100000
   0110 -> 0001000000
   0111 -> 0010000000
   1000 -> 0100000000
   1001 -> 1000000000
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\trn_complete.v":236:3:236:8|Removing sequential instance DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.TRN_COMPLETE.do_train_vref because it is equivalent to instance DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.TRN_COMPLETE.visual_trn_compl_current[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine current_state[6:0] (in view: work.ddr4_vref(verilog))
original code -> new code
   0000 -> 0000001
   0001 -> 0000010
   0010 -> 0000100
   0011 -> 0001000
   0100 -> 0010000
   0101 -> 0100000
   0110 -> 1000000
Encoding state machine current_state[13:0] (in view: work.write_callibrator_Z65(verilog))
original code -> new code
   0000000 -> 00000000000001
   0000001 -> 00000000000010
   0000010 -> 00000000000100
   0000011 -> 00000000001000
   0000100 -> 00000000010000
   0000101 -> 00000000100000
   0000110 -> 00000001000000
   0000111 -> 00000010000000
   0001000 -> 00000100000000
   0001001 -> 00001000000000
   0001010 -> 00010000000000
   0001011 -> 00100000000000
   0001111 -> 01000000000000
   0010000 -> 10000000000000
@N: MO231 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\write_callibrator.v":449:0:449:5|Found counter in view:work.write_callibrator_Z65(verilog) instance write_counter[7:0] 
@N: MF179 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\write_callibrator.v":484:10:484:73|Found 16 by 16 bit equality operator ('==') data_register\.data_match16_0 (in view: work.write_callibrator_Z65(verilog))
@N: MF179 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\write_callibrator.v":484:10:484:73|Found 16 by 16 bit equality operator ('==') data_register\.data_match16_1 (in view: work.write_callibrator_Z65(verilog))
@N: MF179 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\write_callibrator.v":484:10:484:73|Found 16 by 16 bit equality operator ('==') data_register\.data_match16_2 (in view: work.write_callibrator_Z65(verilog))
@N: MF179 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\write_callibrator.v":484:10:484:73|Found 16 by 16 bit equality operator ('==') data_register\.data_match16_3 (in view: work.write_callibrator_Z65(verilog))
@N: MO231 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\ddr_init_iterator.v":34:0:34:5|Found counter in view:work.ddr_init_iterator(verilog) instance timeout_counter[22:0] 
@N: MF135 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|RAM Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source[11:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 12 bits.
@N: MF135 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":277:2:277:7|RAM Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param[9:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 10 bits.
@N: MF135 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v":277:2:277:7|RAM SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source[15:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 16 bits.
@N: MF135 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v":255:2:255:7|RAM SystemBus_TLBuffer.Queue_3.ram_size[6:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 7 bits.
@N: MF135 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v":277:2:277:7|RAM SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error[13:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 14 bits.
@N: MF135 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":277:2:277:7|RAM Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink[1:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 2 bits.
@N: MF135 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v":255:2:255:7|RAM SystemBus_TLBuffer.Queue_3.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v":255:2:255:7|RAM SystemBus_TLBuffer.Queue_3.ram_address[31:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v":277:2:277:7|RAM SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v":277:2:277:7|RAM SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v":277:2:277:7|RAM SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address[31:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":277:2:277:7|RAM Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|RAM Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|RAM Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address[30:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 31 bits.
@W: MO161 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v":195:2:195:7|Register bit Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7.ram_opcode\[0\][2] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v":181:2:181:7|Register bit error_TLBuffer.Queue_3.ram_opcode\[0\][2] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: MF135 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":277:2:277:7|RAM Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source[4:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK(verilog)) is 2 words by 5 bits.
@N: MF135 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":277:2:277:7|RAM Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_size[1:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK(verilog)) is 2 words by 2 bits.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v":308:2:308:7|Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[3] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v":308:2:308:7|Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[2] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v":308:2:308:7|Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[1] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine ctrlStateReg[2:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_DM_INNER(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine release_state[6:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
@N: MO231 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Found counter in view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog) instance flushCounter[6:0] 
@N: MO231 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Found counter in view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog) instance lrscCount[4:0] 
@W: FX107 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|RAM tag_array_0[20:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v":213:2:213:7|RAM data.data_arrays_0_3[7:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v":213:2:213:7|RAM data.data_arrays_0_2[7:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v":213:2:213:7|RAM data.data_arrays_0_1[7:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v":213:2:213:7|RAM data.data_arrays_0_0[7:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF179 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":2071:19:2071:37|Found 26 by 26 bit equality operator ('==') _T_1289 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog))
@N: MF179 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":1793:18:1793:34|Found 19 by 19 bit equality operator ('==') _T_433 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog))
@N: MF179 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":2167:19:2167:37|Found 11 by 11 bit equality operator ('==') _T_1571 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog))
@N: MF179 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":2196:19:2196:37|Found 11 by 11 bit equality operator ('==') _T_1627 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog))
@W: FX107 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|RAM tag_array_0[19:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|RAM data_arrays_0_0[31:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF179 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":344:18:344:34|Found 19 by 19 bit equality operator ('==') _T_239 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE(verilog))
@W: FX107 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|RAM _T_1189_1[31:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|RAM _T_1189[31:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Found counter in view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CSR_FILE(verilog) instance _T_246[5:0] 
@N: MO231 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Found counter in view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CSR_FILE(verilog) instance _T_250[57:0] 
@N: MO231 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Found counter in view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CSR_FILE(verilog) instance _T_237[57:0] 
@N: MF179 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":234:18:234:33|Found 32 by 32 bit equality operator ('==') _T_131 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
@N: MF179 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":276:18:276:34|Found 32 by 32 bit equality operator ('==') _T_186 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
@N: MF179 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":287:18:287:34|Found 32 by 32 bit equality operator ('==') _T_252 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
@N: MF179 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":224:17:224:31|Found 32 by 32 bit equality operator ('==') _T_65 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
Encoding state machine state[6:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_MUL_DIV(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
@N: MO231 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_mul_div.v":396:2:396:7|Found counter in view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_MUL_DIV(verilog) instance count[5:0] 
@N: MF135 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_18.v":145:2:145:7|RAM ram_sink[1:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_18(verilog)) is 2 words by 2 bits.
@N: MF135 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v":299:2:299:7|RAM Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source[5:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER(verilog)) is 2 words by 6 bits.
@N: MF135 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v":299:2:299:7|RAM Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v":299:2:299:7|RAM Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v":299:2:299:7|RAM Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_error (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v":299:2:299:7|RAM Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source[4:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB(verilog)) is 2 words by 5 bits.
@N: MF135 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v":299:2:299:7|RAM Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v":299:2:299:7|RAM Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v":299:2:299:7|RAM Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_error (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB(verilog)) is 2 words by 1 bits.
@N: MO231 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_error_error.v":474:2:474:7|Found counter in view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR(verilog) instance _T_82[9:0] 
@N: MO231 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_error_error.v":474:2:474:7|Found counter in view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR(verilog) instance _T_136[9:0] 
@N: MO231 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_error_error.v":474:2:474:7|Found counter in view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR(verilog) instance _T_109[9:0] 
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z72_1(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z72_0(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine ahbToApbSMState[4:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v":265:4:265:9|Removing sequential instance IO_0.AHBtoAPB_0.AHBtoAPB_0.U_AhbToApbSM.PWRITE because it is equivalent to instance IO_0.AHBtoAPB_0.AHBtoAPB_0.U_AhbToApbSM.ahbToApbSMState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine penableSchedulerState[2:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: FX107 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v":101:0:101:5|RAM fifo_mem_q[8:0] (in view: CORESPI_LIB.spi_fifo_8s_32s_5_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v":101:0:101:5|RAM fifo_mem_q[8:0] (in view: CORESPI_LIB.spi_fifo_8s_32s_5_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine mtx_state[5:0] (in view: CORESPI_LIB.spi_chanctrl_Z75(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0111 -> 001000
   1000 -> 010000
   1001 -> 100000
@N: MO231 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v":823:0:823:5|Found counter in view:CORESPI_LIB.spi_chanctrl_Z75(verilog) instance stxs_bitcnt[4:0] 
@N: MO231 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v":286:0:286:5|Found counter in view:CORESPI_LIB.spi_chanctrl_Z75(verilog) instance spi_clk_count[7:0] 
Encoding state machine ahbcurr_state[2:0] (in view: work.LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z78(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\lsram_64kbytes\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsramif.v":277:0:277:5|Found counter in view:work.LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z78(verilog) instance count[4:0] 
Encoding state machine sramcurr_state[2:0] (in view: work.LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_65536s_16_0s_32s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rx_state[3:0] (in view: work.UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\uart\uart_0\rtl\vlog\core\coreuart.v":293:0:293:5|There are no possible illegal states for state machine rx_state[3:0] (in view: work.UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s(verilog)); safe FSM implementation is not required.
@N: MO230 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\uart\uart_0\rtl\vlog\core\fifo_256x8_g5.v":145:0:145:5|Found up-down counter in view:work.UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s(verilog) instance genblk3\.rx_fifo.fifo_256x8_g5.counter[7:0]  
@N: MO231 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\uart\uart_0\rtl\vlog\core\fifo_256x8_g5.v":145:0:145:5|Found counter in view:work.UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s(verilog) instance genblk3\.rx_fifo.fifo_256x8_g5.wr_pointer[7:0] 
@N: MO231 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\uart\uart_0\rtl\vlog\core\fifo_256x8_g5.v":145:0:145:5|Found counter in view:work.UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s(verilog) instance genblk3\.rx_fifo.fifo_256x8_g5.rd_pointer[7:0] 
@N: MO230 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\uart\uart_0\rtl\vlog\core\fifo_256x8_g5.v":145:0:145:5|Found up-down counter in view:work.UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s(verilog) instance genblk2\.tx_fifo.fifo_256x8_g5.counter[7:0]  
@N: MO231 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\uart\uart_0\rtl\vlog\core\fifo_256x8_g5.v":145:0:145:5|Found counter in view:work.UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s(verilog) instance genblk2\.tx_fifo.fifo_256x8_g5.wr_pointer[7:0] 
@N: MO231 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\uart\uart_0\rtl\vlog\core\fifo_256x8_g5.v":145:0:145:5|Found counter in view:work.UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s(verilog) instance genblk2\.tx_fifo.fifo_256x8_g5.rd_pointer[7:0] 
@N: MO231 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\uart\uart_0\rtl\vlog\core\clock_gen.v":283:6:283:11|Found counter in view:work.UART_UART_0_Clock_gen_0s_0s(verilog) instance genblk1\.baud_cntr[12:0] 
Encoding state machine xmit_state[6:0] (in view: work.UART_UART_0_Tx_async_0s_1s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 0000001
   00000000000000000000000000000001 -> 0000010
   00000000000000000000000000000010 -> 0000100
   00000000000000000000000000000011 -> 0001000
   00000000000000000000000000000100 -> 0010000
   00000000000000000000000000000101 -> 0100000
   00000000000000000000000000000110 -> 1000000
Encoding state machine rx_state[3:0] (in view: work.UART_UART_0_Rx_async_0s_1s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\uart\uart_0\rtl\vlog\core\rx_async.v":286:0:286:5|There are no possible illegal states for state machine rx_state[3:0] (in view: work.UART_UART_0_Rx_async_0s_1s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\uart\uart_0\rtl\vlog\core\rx_async.v":261:0:261:5|Removing instance IO_0.UART_0.UART_0.uUART.make_RX.last_bit[2] because it is equivalent to instance IO_0.UART_0.UART_0.uUART.make_RX.last_bit[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:37s; CPU Time elapsed 0h:00m:29s; Memory used current: 395MB peak: 396MB)

@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcrchan_ctrl.v":89:2:89:7|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.preCalcRChan_Ctrl.rd_src_top[3] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.preCalcRChan_Ctrl.MASTER_RSIZE_out[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.holdDat[11] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.holdDat[11] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.sDat[11] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.sDat[11] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[6] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[5] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[4] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[3] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[2] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[1] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[17] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[16] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[15] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[14] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[13] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[12] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[8] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[7] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[66] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[65] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[64] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[63] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[15] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[14] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[13] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[8] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[7] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[6] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[5] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[12] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[17] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[16] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[66] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[65] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[64] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[63] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[12] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[14] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[15] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[16] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[66] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[65] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[5] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[7] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Only the first 100 messages of id 'BN132' are reported. To see all messages use 'report_messages -log C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\synlog\TOP_fpga_mapper.srr -id BN132' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN132} -count unlimited' in the Tcl shell.
Auto Dissolve of LSRAM_64kBytes_0 (inst of view:work.LSRAM_64kBytes(verilog))

Finished factoring (Real Time elapsed 0h:00m:55s; CPU Time elapsed 0h:00m:47s; Memory used current: 492MB peak: 493MB)

@N: FF150 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_mul_div.v":284:35:284:52|Multiplier PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.div._T_122[48:0] implemented with multiple MACC_PA blocks using cascade/shift feature.

Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:01m:02s; CPU Time elapsed 0h:00m:54s; Memory used current: 498MB peak: 585MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:01m:02s; CPU Time elapsed 0h:00m:54s; Memory used current: 498MB peak: 585MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:01m:15s; CPU Time elapsed 0h:01m:07s; Memory used current: 449MB peak: 585MB)


Starting Early Timing Optimization (Real Time elapsed 0h:01m:32s; CPU Time elapsed 0h:01m:23s; Memory used current: 461MB peak: 585MB)


Finished Early Timing Optimization (Real Time elapsed 0h:02m:26s; CPU Time elapsed 0h:02m:17s; Memory used current: 512MB peak: 585MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:02m:28s; CPU Time elapsed 0h:02m:20s; Memory used current: 502MB peak: 585MB)

@W: BN114 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v":44:1:44:6|Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_BChan.ram.mem_mem_0_0 (in view: work.TOP(verilog)) of black box view:VIRTEX.RAMB16(PRIM) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:02m:46s; CPU Time elapsed 0h:02m:38s; Memory used current: 504MB peak: 585MB)


Finished technology mapping (Real Time elapsed 0h:03m:01s; CPU Time elapsed 0h:02m:53s; Memory used current: 490MB peak: 585MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:02m:56s		    -4.71ns		30904 /     17038
   2		0h:02m:59s		    -4.34ns		26534 /     17038
   3		0h:02m:59s		    -4.33ns		26531 /     17038
@N: FX271 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":953:19:953:36|Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus._T_3114[0] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":953:19:953:36|Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus._T_3114[35] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":953:19:953:36|Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus._T_3114[36] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":953:19:953:36|Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus.g0_6 (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":953:19:953:36|Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus._T_3114[37] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":953:19:953:36|Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus.g0_3 (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":953:19:953:36|Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus._T_3114[43] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":953:19:953:36|Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus.g0 (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":953:19:953:36|Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus._T_3114[14] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":953:19:953:36|Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus._T_3114[27] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":953:19:953:36|Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus._T_3114[31] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":953:19:953:36|Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus._T_3114[18] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":953:19:953:36|Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus._T_3114[22] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":953:19:953:36|Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus._T_3114[20] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":953:19:953:36|Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus._T_3114[29] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":953:19:953:36|Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus._T_3114[6] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":953:19:953:36|Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus._T_3114[10] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":953:19:953:36|Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus._T_3114[24] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":953:19:953:36|Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus._T_3114[28] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":953:19:953:36|Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus._T_3114[9] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":953:19:953:36|Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus._T_3114[42] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":953:19:953:36|Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus._T_3114[32] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":953:19:953:36|Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus._T_3114[4] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":953:19:953:36|Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus._T_3114[5] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":953:19:953:36|Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus._T_3114[26] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":953:19:953:36|Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus._T_3114[15] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":953:19:953:36|Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus._T_3114[19] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":953:19:953:36|Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus._T_3114[11] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":953:19:953:36|Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus._T_3114[12] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":953:19:953:36|Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus._T_3114[25] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":953:19:953:36|Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus._T_3114[3] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":953:19:953:36|Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus._T_3114[17] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":953:19:953:36|Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus._T_3114_2[44] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":953:19:953:36|Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus._T_3114[13] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":953:19:953:36|Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus._T_3114[7] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":953:19:953:36|Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus._T_3114[2] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":953:19:953:36|Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus._T_3114[16] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":953:19:953:36|Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus._T_3114[23] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":953:19:953:36|Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus._T_3114[1] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":953:19:953:36|Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus._T_3114[30] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":953:19:953:36|Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus._T_3114[21] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":953:19:953:36|Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus._T_3114[8] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 42 LUTs via timing driven replication

   4		0h:03m:13s		    -3.70ns		26698 /     17038
   5		0h:03m:14s		    -3.57ns		26700 /     17038
   6		0h:03m:14s		    -3.39ns		26702 /     17038
   7		0h:03m:14s		    -3.19ns		26705 /     17038
   8		0h:03m:15s		    -2.81ns		26707 /     17038
   9		0h:03m:15s		    -2.73ns		26710 /     17038
  10		0h:03m:15s		    -2.73ns		26713 /     17038
  11		0h:03m:16s		    -2.60ns		26714 /     17038
  12		0h:03m:16s		    -2.60ns		26716 /     17038
@N: FX271 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_cache_cork.v":786:2:786:7|Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK._T_279[0] (in view: work.TOP(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.maybe_full (in view: work.TOP(verilog)) with 66 loads 2 times to improve timing.
@N: FX271 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":943:19:943:46|Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus._T_3103[41] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 2 LUTs via timing driven replication


  13		0h:03m:27s		    -2.05ns		26748 /     17041
  14		0h:03m:28s		    -1.84ns		26760 /     17041
  15		0h:03m:28s		    -1.84ns		26762 /     17041
@N: FP130 |Promoting Net N_19392 on CLKINT  I_3184 
@N: FP130 |Promoting Net N_15403 on CLKINT  I_3185 
@N: FP130 |Promoting Net N_1190 on CLKINT  I_3678 
@N: FP130 |Promoting Net N_1191 on CLKINT  I_3679 
@N: FP130 |Promoting Net DDR4_0.DDRPHY_BLK_0_SYNC_SYS_RST_N on CLKINT  I_3680 
@N: FP130 |Promoting Net sdram_sys_top.ctrlr_reset_n_sync_i on CLKINT  I_3186 
@N: FP130 |Promoting Net AXI4_interconnect_0.AXI4_interconnect_0.ACLK_syncReset on CLKINT  I_3681 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:03m:54s; CPU Time elapsed 0h:03m:45s; Memory used current: 512MB peak: 585MB)


Finished restoring hierarchy (Real Time elapsed 0h:03m:57s; CPU Time elapsed 0h:03m:48s; Memory used current: 532MB peak: 585MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
2 non-gated/non-generated clock tree(s) driving 17 clock pin(s) of sequential element(s)
5 gated/generated clock tree(s) driving 17163 clock pin(s) of sequential element(s)
0 instances converted, 17163 sequential instances remain driven by gated/generated clocks

=============================================================================== Non-Gated/Non-Generated Clocks ===============================================================================
Clock Tree ID     Driving Element                                            Drive Element Type                   Fanout     Sample Instance                                                  
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0006       PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJTAG_0     UJTAG                                16         PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.pauselow
@K:CKID0007       CLOCKS_RESETS_0.RCOSC_0.RCOSC_0.I_OSC_160                  clock definition on OSC_RC160MHZ     1          CLOCKS_RESETS_0.CCC_100MHz_0.CCC_100MHz_0.pll_inst_0             
==============================================================================================================================================================================================
===================================================================================================================================== Gated/Generated Clocks =====================================================================================================================================
Clock Tree ID     Driving Element                                                             Drive Element Type     Fanout     Sample Instance                                                            Explanation                                                                            
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       DDR4_0.CCC_0.pll_inst_0                                                     PLL                    9834       DDR4_0.DDRCTRL_0.sdram_sys_top.dfi_rddata_w0_i[10]                         No generated or derived clock directive on output of sequential instance               
@K:CKID0002       CLOCKS_RESETS_0.CCC_100MHz_0.CCC_100MHz_0.pll_inst_0                        PLL                    7035       CLOCKS_RESETS_0.reset_synchronizer_0.genblk1\.reset_sync_reg[1]            Multiple clocks on generating sequential element from nets RCOSC_0_RCOSC_160MHZ_GL, GND
@K:CKID0003       DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.MOVE_LOAD_RESET[1]     CFG2                   1          DDR4_0.DDRPHY_BLK_0_SYNC_SYS_RST_N_i_rs                                    No clocks found on inputs                                                              
@K:CKID0004       DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.MOVE_LOAD_RESET[0]     CFG2                   1          DDR4_0.DDRPHY_BLK_0_SYNC_SYS_RST_N_i_rs_0                                  No clocks found on inputs                                                              
@K:CKID0005       PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.un1_duttck         CFG4                   292        PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm.skipOpReg     Clock conversion disabled                                                              
==================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:04m:01s; CPU Time elapsed 0h:03m:52s; Memory used current: 295MB peak: 585MB)

Writing Analyst data base C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\synwork\TOP_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:04m:09s; CPU Time elapsed 0h:04m:00s; Memory used current: 407MB peak: 585MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@W: BW150 :|Cannot forward annotate set_clock_groups command because clock uj_jtag_85|un1_duttck_inferred_clock cannot be found

Finished Writing Verilog Simulation files (Real Time elapsed 0h:04m:18s; CPU Time elapsed 0h:04m:09s; Memory used current: 393MB peak: 585MB)


Start final timing analysis (Real Time elapsed 0h:04m:20s; CPU Time elapsed 0h:04m:11s; Memory used current: 392MB peak: 585MB)

@W: MT246 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\ddr4_ddrphy_blk\ddr4_ddrphy_blk.v":10654:21:10654:31|Blackbox OUTBUF_FEEDBACK_DIFF is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\ddr4_ddrphy_blk\ddr4_ddrphy_blk.v":10645:16:10645:22|Blackbox OUTBUF_FEEDBACK is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\ddr4_ddrphy_blk\lane_1_iod_dqs\ddr4_ddrphy_blk_lane_1_iod_dqs_pf_iod.v":61:19:61:36|Blackbox BIBUF_DIFF_DQS is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\ddr4_ddrphy_blk\lane_1_iod_dm\ddr4_ddrphy_blk_lane_1_iod_dm_pf_iod.v":43:21:43:40|Blackbox TRIBUFF_FEEDBACK is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\rcosc\rcosc_0\rcosc_rcosc_0_pf_osc.v":13:17:13:25|Blackbox OSC_RC160MHZ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\init_monitor\init_monitor_0\init_monitor_init_monitor_0_pf_init_monitor.v":38:53:38:58|Blackbox INIT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@N: MT615 |Found clock CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160/CLK with period 6.25ns 
@N: MT615 |Found clock CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0 with period 10.00ns 
@W: MT420 |Found inferred clock DDR4_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DDR4_0.CCC_0.pll_inst_0_clkint_4.
@W: MT420 |Found inferred clock COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.iUDRCK.


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Sep 27 14:00:28 2018
#


Top view:               TOP
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\designer\TOP\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.984

                                                              Requested     Estimated     Requested     Estimated                Clock                                                              Clock              
Starting Clock                                                Frequency     Frequency     Period        Period        Slack      Type                                                               Group              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     100.0 MHz     91.0 MHz      10.000        10.984        -0.984     generated (from CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160/CLK)     default_clkgroup   
CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160/CLK                 160.0 MHz     NA            6.250         NA            NA         declared                                                           default_clkgroup   
COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock                     100.0 MHz     143.8 MHz     10.000        6.954         1.523      inferred                                                           Inferred_clkgroup_2
DDR4_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock          100.0 MHz     134.7 MHz     10.000        7.426         2.574      inferred                                                           Inferred_clkgroup_0
System                                                        100.0 MHz     265.2 MHz     10.000        3.771         6.229      system                                                             system_clkgroup    
=======================================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                   Ending                                                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                     DDR4_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock       |  10.000      7.039   |  No paths    -      |  No paths    -      |  No paths    -    
System                                                     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock                  |  10.000      6.229   |  No paths    -      |  10.000      7.774  |  No paths    -    
CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0  System                                                     |  10.000      7.668   |  No paths    -      |  No paths    -      |  No paths    -    
CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0  CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0  |  10.000      -0.984  |  No paths    -      |  No paths    -      |  No paths    -    
CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0  DDR4_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock       |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0  COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock                  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
DDR4_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock       CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
DDR4_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock       DDR4_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock       |  10.000      2.574   |  No paths    -      |  No paths    -      |  No paths    -    
COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock                  System                                                     |  10.000      8.881   |  No paths    -      |  No paths    -      |  No paths    -    
COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock                  CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock                  COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock                  |  10.000      5.185   |  10.000      8.035  |  5.000       1.872  |  5.000       1.523
=============================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                                                                             Starting                                                                                         Arrival           
Instance                                                                                                                                                                                     Reference                                                     Type     Pin     Net               Time        Slack 
                                                                                                                                                                                             Clock                                                                                                              
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[2]                                                                                                  CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     SLE      Q       s2_req_cmd[2]     0.122       -0.984
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[3]                                                                                                  CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     SLE      Q       s2_req_cmd[3]     0.171       -0.945
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[1]                                                                                                  CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     SLE      Q       s2_req_cmd[1]     0.122       -0.865
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[0]                                                                                                  CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     SLE      Q       s2_req_cmd[0]     0.122       -0.798
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.value_1                                                 CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     SLE      Q       value_1           0.171       -0.694
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.value_1                                                                                                  CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     SLE      Q       value_1           0.171       -0.563
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK._T_279[1]                                                          CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     SLE      Q       _T_279[1]         0.171       -0.405
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.value_1     CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     SLE      Q       value_1           0.171       -0.207
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK._T_279[2]                                                          CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     SLE      Q       _T_279[2]         0.171       -0.199
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.value                                                   CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     SLE      Q       value             0.171       -0.078
================================================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                                                                                                                      Starting                                                                                                                                   Required           
Instance                                                                                                                                                                                                                                              Reference                                                     Type        Pin           Net                                                Time         Slack 
                                                                                                                                                                                                                                                      Clock                                                                                                                                                         
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_0                                                                                                                              CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[3]     data_arrays_0_0__T_318_addr_pipe_0_0[0]            9.385        -0.984
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_1                                                                                                                              CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[3]     data_arrays_0_0__T_318_addr_pipe_0_0[0]            9.385        -0.984
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_2                                                                                                                              CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[3]     data_arrays_0_0__T_318_addr_pipe_0_0[0]            9.385        -0.984
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_3                                                                                                                              CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[3]     data_arrays_0_0__T_318_addr_pipe_0_0[0]            9.385        -0.984
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_ram1_[3]     CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     SLE         D             SystemBus_io_in_0_d_bits_source[0]                 10.000       -0.694
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_ram1_[4]     CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     SLE         D             SystemBus_io_in_0_d_bits_source[1]                 10.000       -0.694
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_ram0_[3]     CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     SLE         D             SystemBus_io_in_0_d_bits_source_0_rep1             10.000       -0.682
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_ram0_[4]     CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     SLE         D             SystemBus_io_in_0_d_bits_source_1_rep1             10.000       -0.682
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK._T_444[3]                                                                                                                   CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     SLE         D             _T_444_7[3]                                        10.000       -0.650
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_0                                                                                                                              CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[7]     data_arrays_0_0__T_318_addr_pipe_0_RNIE09D4[4]     9.385        -0.626
====================================================================================================================================================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.615
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.385

    - Propagation time:                      10.369
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.984

    Number of logic level(s):                10
    Starting point:                          PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[2] / Q
    Ending point:                            PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_0 / A_ADDR[3]
    The start point is clocked by            CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0 [rising] on pin CLK
    The end   point is clocked by            CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0 [rising] on pin A_CLK

Instance / Net                                                                                                                               Pin           Pin               Arrival     No. of    
Name                                                                                                                             Type        Name          Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[2]                                      SLE         Q             Out     0.122     0.122       -         
s2_req_cmd[2]                                                                                                                    Net         -             -       0.775     -           16        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache._T_525                                               CFG4        D             In      -         0.897       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache._T_525                                               CFG4        Y             Out     0.282     1.180       -         
_T_525                                                                                                                           Net         -             -       0.864     -           40        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2_RNIG4GG[1]                              CFG4        C             In      -         2.043       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2_RNIG4GG[1]                              CFG4        Y             Out     0.251     2.294       -         
s2_write                                                                                                                         Net         -             -       0.753     -           13        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache._T_700                                               CFG2        A             In      -         3.047       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache._T_700                                               CFG2        Y             Out     0.103     3.150       -         
_T_700                                                                                                                           Net         -             -       0.666     -           8         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_valid_hit_pre_data_ecc                            CFG4        B             In      -         3.817       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_valid_hit_pre_data_ecc                            CFG4        Y             Out     0.170     3.986       -         
_T_1429_N_3L3_0_1                                                                                                                Net         -             -       0.714     -           10        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache._T_3297                                              CFG4        D             In      -         4.700       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache._T_3297                                              CFG4        Y             Out     0.239     4.939       -         
_T_3297                                                                                                                          Net         -             -       0.349     -           3         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.replay_wb_common_1                                     CFG3        C             In      -         5.288       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.replay_wb_common_1                                     CFG3        Y             Out     0.189     5.477       -         
replay_wb_common_1                                                                                                               Net         -             -       0.033     -           1         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.replay_wb_common                                       CFG4        C             In      -         5.510       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.replay_wb_common                                       CFG4        Y             Out     0.251     5.761       -         
replay_wb_common                                                                                                                 Net         -             -       0.885     -           46        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.bpu.io_imem_req_valid                                  CFG4        C             In      -         6.646       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.bpu.io_imem_req_valid                                  CFG4        Y             Out     0.251     6.897       -         
core_io_imem_req_valid                                                                                                           Net         -             -       0.928     -           58        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache._T_291_ns[0]                                CFG4        C             In      -         7.825       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache._T_291_ns[0]                                CFG4        Y             Out     0.251     8.076       -         
_T_291[0]                                                                                                                        Net         -             -       1.062     -           5         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0__T_318_addr_pipe_0_0[0]     CFG3        B             In      -         9.137       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0__T_318_addr_pipe_0_0[0]     CFG3        Y             Out     0.170     9.307       -         
data_arrays_0_0__T_318_addr_pipe_0_0[0]                                                                                          Net         -             -       1.062     -           4         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_0         RAM1K20     A_ADDR[3]     In      -         10.369      -         
===================================================================================================================================================================================================
Total path delay (propagation time + setup) of 10.984 is 2.894(26.3%) logic and 8.090(73.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.615
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.385

    - Propagation time:                      10.369
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.984

    Number of logic level(s):                10
    Starting point:                          PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[2] / Q
    Ending point:                            PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_3 / A_ADDR[3]
    The start point is clocked by            CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0 [rising] on pin CLK
    The end   point is clocked by            CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0 [rising] on pin A_CLK

Instance / Net                                                                                                                               Pin           Pin               Arrival     No. of    
Name                                                                                                                             Type        Name          Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[2]                                      SLE         Q             Out     0.122     0.122       -         
s2_req_cmd[2]                                                                                                                    Net         -             -       0.775     -           16        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache._T_525                                               CFG4        D             In      -         0.897       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache._T_525                                               CFG4        Y             Out     0.282     1.180       -         
_T_525                                                                                                                           Net         -             -       0.864     -           40        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2_RNIG4GG[1]                              CFG4        C             In      -         2.043       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2_RNIG4GG[1]                              CFG4        Y             Out     0.251     2.294       -         
s2_write                                                                                                                         Net         -             -       0.753     -           13        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache._T_700                                               CFG2        A             In      -         3.047       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache._T_700                                               CFG2        Y             Out     0.103     3.150       -         
_T_700                                                                                                                           Net         -             -       0.666     -           8         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_valid_hit_pre_data_ecc                            CFG4        B             In      -         3.817       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_valid_hit_pre_data_ecc                            CFG4        Y             Out     0.170     3.986       -         
_T_1429_N_3L3_0_1                                                                                                                Net         -             -       0.714     -           10        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache._T_3297                                              CFG4        D             In      -         4.700       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache._T_3297                                              CFG4        Y             Out     0.239     4.939       -         
_T_3297                                                                                                                          Net         -             -       0.349     -           3         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.replay_wb_common_1                                     CFG3        C             In      -         5.288       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.replay_wb_common_1                                     CFG3        Y             Out     0.189     5.477       -         
replay_wb_common_1                                                                                                               Net         -             -       0.033     -           1         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.replay_wb_common                                       CFG4        C             In      -         5.510       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.replay_wb_common                                       CFG4        Y             Out     0.251     5.761       -         
replay_wb_common                                                                                                                 Net         -             -       0.885     -           46        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.bpu.io_imem_req_valid                                  CFG4        C             In      -         6.646       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.bpu.io_imem_req_valid                                  CFG4        Y             Out     0.251     6.897       -         
core_io_imem_req_valid                                                                                                           Net         -             -       0.928     -           58        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache._T_291_ns[0]                                CFG4        C             In      -         7.825       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache._T_291_ns[0]                                CFG4        Y             Out     0.251     8.076       -         
_T_291[0]                                                                                                                        Net         -             -       1.062     -           5         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0__T_318_addr_pipe_0_0[0]     CFG3        B             In      -         9.137       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0__T_318_addr_pipe_0_0[0]     CFG3        Y             Out     0.170     9.307       -         
data_arrays_0_0__T_318_addr_pipe_0_0[0]                                                                                          Net         -             -       1.062     -           4         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_3         RAM1K20     A_ADDR[3]     In      -         10.369      -         
===================================================================================================================================================================================================
Total path delay (propagation time + setup) of 10.984 is 2.894(26.3%) logic and 8.090(73.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.615
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.385

    - Propagation time:                      10.369
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.984

    Number of logic level(s):                10
    Starting point:                          PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[2] / Q
    Ending point:                            PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_2 / A_ADDR[3]
    The start point is clocked by            CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0 [rising] on pin CLK
    The end   point is clocked by            CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0 [rising] on pin A_CLK

Instance / Net                                                                                                                               Pin           Pin               Arrival     No. of    
Name                                                                                                                             Type        Name          Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[2]                                      SLE         Q             Out     0.122     0.122       -         
s2_req_cmd[2]                                                                                                                    Net         -             -       0.775     -           16        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache._T_525                                               CFG4        D             In      -         0.897       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache._T_525                                               CFG4        Y             Out     0.282     1.180       -         
_T_525                                                                                                                           Net         -             -       0.864     -           40        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2_RNIG4GG[1]                              CFG4        C             In      -         2.043       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2_RNIG4GG[1]                              CFG4        Y             Out     0.251     2.294       -         
s2_write                                                                                                                         Net         -             -       0.753     -           13        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache._T_700                                               CFG2        A             In      -         3.047       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache._T_700                                               CFG2        Y             Out     0.103     3.150       -         
_T_700                                                                                                                           Net         -             -       0.666     -           8         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_valid_hit_pre_data_ecc                            CFG4        B             In      -         3.817       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_valid_hit_pre_data_ecc                            CFG4        Y             Out     0.170     3.986       -         
_T_1429_N_3L3_0_1                                                                                                                Net         -             -       0.714     -           10        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache._T_3297                                              CFG4        D             In      -         4.700       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache._T_3297                                              CFG4        Y             Out     0.239     4.939       -         
_T_3297                                                                                                                          Net         -             -       0.349     -           3         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.replay_wb_common_1                                     CFG3        C             In      -         5.288       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.replay_wb_common_1                                     CFG3        Y             Out     0.189     5.477       -         
replay_wb_common_1                                                                                                               Net         -             -       0.033     -           1         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.replay_wb_common                                       CFG4        C             In      -         5.510       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.replay_wb_common                                       CFG4        Y             Out     0.251     5.761       -         
replay_wb_common                                                                                                                 Net         -             -       0.885     -           46        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.bpu.io_imem_req_valid                                  CFG4        C             In      -         6.646       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.bpu.io_imem_req_valid                                  CFG4        Y             Out     0.251     6.897       -         
core_io_imem_req_valid                                                                                                           Net         -             -       0.928     -           58        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache._T_291_ns[0]                                CFG4        C             In      -         7.825       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache._T_291_ns[0]                                CFG4        Y             Out     0.251     8.076       -         
_T_291[0]                                                                                                                        Net         -             -       1.062     -           5         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0__T_318_addr_pipe_0_0[0]     CFG3        B             In      -         9.137       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0__T_318_addr_pipe_0_0[0]     CFG3        Y             Out     0.170     9.307       -         
data_arrays_0_0__T_318_addr_pipe_0_0[0]                                                                                          Net         -             -       1.062     -           4         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_2         RAM1K20     A_ADDR[3]     In      -         10.369      -         
===================================================================================================================================================================================================
Total path delay (propagation time + setup) of 10.984 is 2.894(26.3%) logic and 8.090(73.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.615
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.385

    - Propagation time:                      10.369
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.984

    Number of logic level(s):                10
    Starting point:                          PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[2] / Q
    Ending point:                            PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_1 / A_ADDR[3]
    The start point is clocked by            CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0 [rising] on pin CLK
    The end   point is clocked by            CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0 [rising] on pin A_CLK

Instance / Net                                                                                                                               Pin           Pin               Arrival     No. of    
Name                                                                                                                             Type        Name          Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[2]                                      SLE         Q             Out     0.122     0.122       -         
s2_req_cmd[2]                                                                                                                    Net         -             -       0.775     -           16        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache._T_525                                               CFG4        D             In      -         0.897       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache._T_525                                               CFG4        Y             Out     0.282     1.180       -         
_T_525                                                                                                                           Net         -             -       0.864     -           40        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2_RNIG4GG[1]                              CFG4        C             In      -         2.043       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2_RNIG4GG[1]                              CFG4        Y             Out     0.251     2.294       -         
s2_write                                                                                                                         Net         -             -       0.753     -           13        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache._T_700                                               CFG2        A             In      -         3.047       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache._T_700                                               CFG2        Y             Out     0.103     3.150       -         
_T_700                                                                                                                           Net         -             -       0.666     -           8         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_valid_hit_pre_data_ecc                            CFG4        B             In      -         3.817       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_valid_hit_pre_data_ecc                            CFG4        Y             Out     0.170     3.986       -         
_T_1429_N_3L3_0_1                                                                                                                Net         -             -       0.714     -           10        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache._T_3297                                              CFG4        D             In      -         4.700       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache._T_3297                                              CFG4        Y             Out     0.239     4.939       -         
_T_3297                                                                                                                          Net         -             -       0.349     -           3         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.replay_wb_common_1                                     CFG3        C             In      -         5.288       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.replay_wb_common_1                                     CFG3        Y             Out     0.189     5.477       -         
replay_wb_common_1                                                                                                               Net         -             -       0.033     -           1         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.replay_wb_common                                       CFG4        C             In      -         5.510       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.replay_wb_common                                       CFG4        Y             Out     0.251     5.761       -         
replay_wb_common                                                                                                                 Net         -             -       0.885     -           46        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.bpu.io_imem_req_valid                                  CFG4        C             In      -         6.646       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.bpu.io_imem_req_valid                                  CFG4        Y             Out     0.251     6.897       -         
core_io_imem_req_valid                                                                                                           Net         -             -       0.928     -           58        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache._T_291_ns[0]                                CFG4        C             In      -         7.825       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache._T_291_ns[0]                                CFG4        Y             Out     0.251     8.076       -         
_T_291[0]                                                                                                                        Net         -             -       1.062     -           5         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0__T_318_addr_pipe_0_0[0]     CFG3        B             In      -         9.137       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0__T_318_addr_pipe_0_0[0]     CFG3        Y             Out     0.170     9.307       -         
data_arrays_0_0__T_318_addr_pipe_0_0[0]                                                                                          Net         -             -       1.062     -           4         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_1         RAM1K20     A_ADDR[3]     In      -         10.369      -         
===================================================================================================================================================================================================
Total path delay (propagation time + setup) of 10.984 is 2.894(26.3%) logic and 8.090(73.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.615
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.385

    - Propagation time:                      10.330
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.945

    Number of logic level(s):                10
    Starting point:                          PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[3] / Q
    Ending point:                            PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_0 / A_ADDR[3]
    The start point is clocked by            CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0 [rising] on pin CLK
    The end   point is clocked by            CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0 [rising] on pin A_CLK

Instance / Net                                                                                                                               Pin           Pin               Arrival     No. of    
Name                                                                                                                             Type        Name          Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[3]                                      SLE         Q             Out     0.171     0.171       -         
s2_req_cmd[3]                                                                                                                    Net         -             -       0.781     -           17        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache._T_525                                               CFG4        C             In      -         0.952       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache._T_525                                               CFG4        Y             Out     0.189     1.141       -         
_T_525                                                                                                                           Net         -             -       0.864     -           40        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2_RNIG4GG[1]                              CFG4        C             In      -         2.005       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2_RNIG4GG[1]                              CFG4        Y             Out     0.251     2.256       -         
s2_write                                                                                                                         Net         -             -       0.753     -           13        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache._T_700                                               CFG2        A             In      -         3.009       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache._T_700                                               CFG2        Y             Out     0.103     3.112       -         
_T_700                                                                                                                           Net         -             -       0.666     -           8         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_valid_hit_pre_data_ecc                            CFG4        B             In      -         3.778       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_valid_hit_pre_data_ecc                            CFG4        Y             Out     0.170     3.948       -         
_T_1429_N_3L3_0_1                                                                                                                Net         -             -       0.714     -           10        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache._T_3297                                              CFG4        D             In      -         4.661       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache._T_3297                                              CFG4        Y             Out     0.239     4.901       -         
_T_3297                                                                                                                          Net         -             -       0.349     -           3         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.replay_wb_common_1                                     CFG3        C             In      -         5.249       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.replay_wb_common_1                                     CFG3        Y             Out     0.189     5.439       -         
replay_wb_common_1                                                                                                               Net         -             -       0.033     -           1         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.replay_wb_common                                       CFG4        C             In      -         5.471       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.replay_wb_common                                       CFG4        Y             Out     0.251     5.722       -         
replay_wb_common                                                                                                                 Net         -             -       0.885     -           46        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.bpu.io_imem_req_valid                                  CFG4        C             In      -         6.607       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.bpu.io_imem_req_valid                                  CFG4        Y             Out     0.251     6.858       -         
core_io_imem_req_valid                                                                                                           Net         -             -       0.928     -           58        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache._T_291_ns[0]                                CFG4        C             In      -         7.786       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache._T_291_ns[0]                                CFG4        Y             Out     0.251     8.037       -         
_T_291[0]                                                                                                                        Net         -             -       1.062     -           5         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0__T_318_addr_pipe_0_0[0]     CFG3        B             In      -         9.099       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0__T_318_addr_pipe_0_0[0]     CFG3        Y             Out     0.170     9.268       -         
data_arrays_0_0__T_318_addr_pipe_0_0[0]                                                                                          Net         -             -       1.062     -           4         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_0         RAM1K20     A_ADDR[3]     In      -         10.330      -         
===================================================================================================================================================================================================
Total path delay (propagation time + setup) of 10.945 is 2.850(26.0%) logic and 8.096(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                                       Starting                                                                                                      Arrival          
Instance                                                                                                                                               Reference                                     Type     Pin     Net                                            Time        Slack
                                                                                                                                                       Clock                                                                                                                          
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[1]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[1]     0.171       1.523
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[2]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[2]     0.171       1.645
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[3]     0.171       1.668
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[4]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[4]     0.122       1.813
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.state[0]                                                                                      COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       state[0]                                       0.122       1.872
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[0]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       _T_206_sn                                      0.122       1.939
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.state[1]                                                                                      COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       state[1]                                       0.171       1.949
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.state[2]                                                                                      COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       state[2]                                       0.171       2.036
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.count[3]                                                                                      COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       count[3]                                       0.171       2.420
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.count[4]                                                                                      COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       count[4]                                       0.171       2.539
======================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                     Starting                                                                                              Required          
Instance                                                                             Reference                                     Type     Pin     Net                                    Time         Slack
                                                                                     Clock                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm.idcodeChain.regs_2      COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      EN      regs_0_1_sqmuxa_i_a2_0_a3_RNIE7LA2     4.909        1.523
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm.idcodeChain.regs_3      COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      EN      regs_0_1_sqmuxa_i_a2_0_a3_RNIE7LA2     4.909        1.523
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm.idcodeChain.regs_5      COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      EN      regs_0_1_sqmuxa_i_a2_0_a3_RNIE7LA2     4.909        1.523
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm.idcodeChain.regs_6      COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      EN      regs_0_1_sqmuxa_i_a2_0_a3_RNIE7LA2     4.909        1.523
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm.idcodeChain.regs_7      COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      EN      regs_0_1_sqmuxa_i_a2_0_a3_RNIE7LA2     4.909        1.523
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm.idcodeChain.regs_9      COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      EN      regs_0_1_sqmuxa_i_a2_0_a3_RNIE7LA2     4.909        1.523
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm.idcodeChain.regs_10     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      EN      regs_0_1_sqmuxa_i_a2_0_a3_RNIE7LA2     4.909        1.523
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm.idcodeChain.regs_13     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      EN      regs_0_1_sqmuxa_i_a2_0_a3_RNIE7LA2     4.909        1.523
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm.idcodeChain.regs_14     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      EN      regs_0_1_sqmuxa_i_a2_0_a3_RNIE7LA2     4.909        1.523
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm.idcodeChain.regs_15     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      EN      regs_0_1_sqmuxa_i_a2_0_a3_RNIE7LA2     4.909        1.523
=============================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.091
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.909

    - Propagation time:                      3.386
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.523

    Number of logic level(s):                3
    Starting point:                          PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[1] / Q
    Ending point:                            PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm.idcodeChain.regs_2 / EN
    The start point is clocked by            COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                                                                   Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[1]     SLE      Q        Out     0.171     0.171       -         
JtagTapController_io_output_instruction[1]                                                                                                             Net      -        -       0.587     -           6         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm._T_206_i_o2                                                                               CFG3     C        In      -         0.758       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm._T_206_i_o2                                                                               CFG3     Y        Out     0.189     0.947       -         
N_190                                                                                                                                                  Net      -        -       0.666     -           8         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm.idcodeChain.regs_0_1_sqmuxa_i_a2_0_a3                                                     CFG4     B        In      -         1.613       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm.idcodeChain.regs_0_1_sqmuxa_i_a2_0_a3                                                     CFG4     Y        Out     0.148     1.761       -         
N_288                                                                                                                                                  Net      -        -       0.748     -           14        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm.idcodeChain.regs_0_1_sqmuxa_i_a2_0_a3_RNIE7LA2                                            CFG2     A        In      -         2.509       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm.idcodeChain.regs_0_1_sqmuxa_i_a2_0_a3_RNIE7LA2                                            CFG2     Y        Out     0.103     2.612       -         
regs_0_1_sqmuxa_i_a2_0_a3_RNIE7LA2                                                                                                                     Net      -        -       0.774     -           19        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm.idcodeChain.regs_2                                                                        SLE      EN       In      -         3.386       -         
=================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 3.477 is 0.701(20.2%) logic and 2.776(79.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: DDR4_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                 Starting                                                                                              Arrival          
Instance                                                                                         Reference                                                Type     Pin     Net                         Time        Slack
                                                                                                 Clock                                                                                                                  
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR4_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.init_sm[2]                                      DDR4_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       init_sm[2]                  0.171       2.574
DDR4_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.init_sm[3]                                      DDR4_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       init_sm[3]                  0.122       2.665
DDR4_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.cal_select                           DDR4_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       cal_select_i                0.171       3.001
DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.select     DDR4_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       DDRPHY_BLK_0_CAL_SELECT     0.171       3.067
DDR4_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.wrap_flag_st2                                   DDR4_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       wrap_flag_st2               0.171       3.147
DDR4_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.init_sm[5]                                      DDR4_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       init_sm[5]                  0.122       3.150
DDR4_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.init_sm[4]                                      DDR4_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       init_sm[4]                  0.171       3.170
DDR4_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.cmd_fifo_almost_full                            DDR4_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       cmd_fifo_almost_full        0.171       3.221
DDR4_0.DDRCTRL_0.sdram_sys_top.sdram_lb.rmw.mb_qr\.multiburst_qr.burst_xfer_active               DDR4_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       burst_xfer_active           0.171       3.362
DDR4_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.qm_active_index[0]                    DDR4_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       qm_active_index[0]          0.171       3.423
========================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                Starting                                                                                       Required          
Instance                                                                        Reference                                                Type     Pin     Net                  Time         Slack
                                                                                Clock                                                                                                            
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR4_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.pchg_sb_ack[0]       DDR4_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       pchg_sb_ack_6[0]     10.000       2.574
DDR4_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.pchg_sb_ack[1]       DDR4_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       pchg_sb_ack_6[1]     10.000       2.574
DDR4_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.pchg_sb_ack[2]       DDR4_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       pchg_sb_ack_6[2]     10.000       2.574
DDR4_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.prch[0]              DDR4_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       prch_6[0]            10.000       2.574
DDR4_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.prch[1]              DDR4_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       prch_6[1]            10.000       2.574
DDR4_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.prch[2]              DDR4_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       prch_6[2]            10.000       2.574
DDR4_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.prch[3]              DDR4_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       prch_6[3]            10.000       2.574
DDR4_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.pch_bank_addr[0]     DDR4_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      EN      prch5                9.909        2.619
DDR4_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.pch_bank_addr[1]     DDR4_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      EN      prch5                9.909        2.619
DDR4_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.pch_bank_addr[2]     DDR4_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      EN      prch5                9.909        2.619
=================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      7.426
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.574

    Number of logic level(s):                9
    Starting point:                          DDR4_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.init_sm[2] / Q
    Ending point:                            DDR4_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.pchg_sb_ack[0] / D
    The start point is clocked by            DDR4_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock [rising] on pin CLK
    The end   point is clocked by            DDR4_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                 Pin      Pin               Arrival     No. of    
Name                                                                                                  Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR4_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.init_sm[2]                                           SLE      Q        Out     0.171     0.171       -         
init_sm[2]                                                                                            Net      -        -       0.826     -           29        
DDR4_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.init_sm_ns_5_0_.un1_init_sm_41_i_o6                  CFG2     B        In      -         0.997       -         
DDR4_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.init_sm_ns_5_0_.un1_init_sm_41_i_o6                  CFG2     Y        Out     0.148     1.145       -         
N_3010_i                                                                                              Net      -        -       0.753     -           13        
DDR4_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.init_sm_ns_5_0_.init_sm_s7_0_a6_0_a2                 CFG4     D        In      -         1.898       -         
DDR4_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.init_sm_ns_5_0_.init_sm_s7_0_a6_0_a2                 CFG4     Y        Out     0.308     2.206       -         
init_sm_d[7]                                                                                          Net      -        -       0.802     -           22        
DDR4_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.mode_m3_1_10                               CFG4     D        In      -         3.008       -         
DDR4_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.mode_m3_1_10                               CFG4     Y        Out     0.293     3.301       -         
mode_m3_1_10                                                                                          Net      -        -       0.033     -           1         
DDR4_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.mode_m3_1_12                               CFG4     C        In      -         3.334       -         
DDR4_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.mode_m3_1_12                               CFG4     Y        Out     0.251     3.585       -         
mode_m3_1_12                                                                                          Net      -        -       0.033     -           1         
DDR4_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.un16_lpddr23_mode_regs_0_a0_0_RNI7APJH     CFG4     B        In      -         3.618       -         
DDR4_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.un16_lpddr23_mode_regs_0_a0_0_RNI7APJH     CFG4     Y        Out     0.170     3.788       -         
mode_req_i                                                                                            Net      -        -       0.528     -           5         
DDR4_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.precharge_command_ready_1_0                CFG4     C        In      -         4.317       -         
DDR4_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.precharge_command_ready_1_0                CFG4     Y        Out     0.189     4.506       -         
prch5_1_0                                                                                             Net      -        -       0.743     -           12        
DDR4_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.activate_command_ready                     CFG4     D        In      -         5.248       -         
DDR4_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.activate_command_ready                     CFG4     Y        Out     0.308     5.557       -         
act5                                                                                                  Net      -        -       0.774     -           28        
DDR4_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.precharge_command_ready                    CFG4     D        In      -         6.331       -         
DDR4_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.precharge_command_ready                    CFG4     Y        Out     0.293     6.624       -         
prch5                                                                                                 Net      -        -       0.666     -           12        
DDR4_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.C0_odt_gen.pchg_sb_ack_6[0]                CFG2     A        In      -         7.290       -         
DDR4_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.C0_odt_gen.pchg_sb_ack_6[0]                CFG2     Y        Out     0.103     7.393       -         
pchg_sb_ack_6[0]                                                                                      Net      -        -       0.033     -           1         
DDR4_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.pchg_sb_ack[0]                             SLE      D        In      -         7.426       -         
================================================================================================================================================================
Total path delay (propagation time + setup) of 7.426 is 2.234(30.1%) logic and 5.192(69.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                           Starting                                                                    Arrival          
Instance                                                   Reference     Type      Pin          Net                                    Time        Slack
                                                           Clock                                                                                        
--------------------------------------------------------------------------------------------------------------------------------------------------------
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UTDI         JTAG_DEBUG_0_TGT_TDI                   0.000       6.229
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[0]     UJTAG_0_UIREG[0]                       0.000       6.929
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[2]     UJTAG_0_UIREG[2]                       0.000       6.961
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[1]     UJTAG_0_UIREG[1]                       0.000       6.991
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[3]     UJTAG_0_UIREG[3]                       0.000       7.033
DDR4_0.DDRPHY_BLK_0_SYNC_SYS_RST_N_i_rs                    System        SLE       Q            DDRPHY_BLK_0_SYNC_SYS_RST_N_i_rs       0.122       7.039
DDR4_0.DDRPHY_BLK_0_SYNC_SYS_RST_N_i_rs_0                  System        SLE       Q            DDRPHY_BLK_0_SYNC_SYS_RST_N_i_rs_0     0.122       7.039
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[4]     UJTAG_0_UIREG[4]                       0.000       7.042
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[6]     UJTAG_0_UIREG[6]                       0.000       7.077
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UDRCAP       UJTAG_0_UDRCAP                         0.000       7.109
========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                         Starting                                                   Required          
Instance                                                                                                                 Reference     Type         Pin      Net                    Time         Slack
                                                                                                                         Clock                                                                        
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.state[0]                                                        System        SLE          D        state_20[0]            10.000       6.229
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.state[3]                                                        System        SLE          D        state_20[3]            10.000       6.513
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.state[2]                                                        System        SLE          D        state_20_1_iv_i[2]     10.000       6.578
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.state[1]                                                        System        SLE          D        state_20[1]            10.000       6.745
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.state[4]                                                        System        SLE          D        state_20[4]            10.000       6.860
DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_0     System        RAM64x12     W_EN     mem_mem_0_0_we         9.937        7.039
DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_0     System        RAM64x12     W_EN     mem_mem_0_0_we         9.937        7.039
DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_1     System        RAM64x12     W_EN     mem_mem_0_1_we         9.937        7.039
DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_1     System        RAM64x12     W_EN     mem_mem_0_1_we         9.937        7.039
DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_2     System        RAM64x12     W_EN     mem_mem_0_2_we         9.937        7.039
======================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      3.771
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.229

    Number of logic level(s):                7
    Starting point:                          PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJTAG_0 / UTDI
    Ending point:                            PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.state[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                              Pin      Pin               Arrival     No. of    
Name                                                                              Type      Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJTAG_0                            UJTAG     UTDI     Out     0.000     0.000       -         
JTAG_DEBUG_0_TGT_TDI                                                              Net       -        -       0.666     -           8         
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.countnextzero_m4_RNO     CFG4      C        In      -         0.666       -         
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.countnextzero_m4_RNO     CFG4      Y        Out     0.251     0.917       -         
countnextzero_m4_1_2                                                              Net       -        -       0.033     -           1         
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.countnextzero_m4         CFG4      C        In      -         0.950       -         
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.countnextzero_m4         CFG4      Y        Out     0.251     1.201       -         
countnextzero_m4                                                                  Net       -        -       0.033     -           1         
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.countnextzero_m6         CFG3      C        In      -         1.234       -         
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.countnextzero_m6         CFG3      Y        Out     0.189     1.423       -         
countnextzero                                                                     Net       -        -       0.666     -           8         
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.state_0_sqmuxa_3         CFG2      A        In      -         2.090       -         
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.state_0_sqmuxa_3         CFG2      Y        Out     0.103     2.193       -         
state_0_sqmuxa_3                                                                  Net       -        -       0.349     -           3         
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.state89_RNISE2C1         CFG4      D        In      -         2.541       -         
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.state89_RNISE2C1         CFG4      Y        Out     0.282     2.823       -         
un1_state_0_sqmuxa_5_s3                                                           Net       -        -       0.349     -           3         
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.state_20_1_iv_3[0]       CFG4      D        In      -         3.172       -         
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.state_20_1_iv_3[0]       CFG4      Y        Out     0.282     3.454       -         
state_20_1_iv_3[0]                                                                Net       -        -       0.033     -           1         
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.state_20_1_iv[0]         CFG4      C        In      -         3.487       -         
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.state_20_1_iv[0]         CFG4      Y        Out     0.251     3.738       -         
state_20[0]                                                                       Net       -        -       0.033     -           1         
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.state[0]                 SLE       D        In      -         3.771       -         
=============================================================================================================================================
Total path delay (propagation time + setup) of 3.771 is 1.609(42.7%) logic and 2.162(57.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:04m:21s; CPU Time elapsed 0h:04m:12s; Memory used current: 392MB peak: 585MB)


Finished timing report (Real Time elapsed 0h:04m:21s; CPU Time elapsed 0h:04m:12s; Memory used current: 392MB peak: 585MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: mpf300tfcg1152-1
Cell usage:
AND3            1 use
BIBUF_DIFF_DQS  2 uses
CLKINT          8 uses
CLKINT_PRESERVE  1 use
DFN1            1 use
DLL             1 use
HS_IO_CLK       2 uses
INIT            1 use
INV             8 uses
IOD             51 uses
LANECTRL        3 uses
OR2             32 uses
OR4             320 uses
OSC_RC160MHZ    1 use
OUTBUF_FEEDBACK  1 use
OUTBUF_FEEDBACK_DIFF  1 use
PF_SPI          1 use
PLL             2 uses
TRIBUFF_FEEDBACK  2 uses
UJTAG           1 use
CFG1           148 uses
CFG2           3006 uses
CFG3           9464 uses
CFG4           10205 uses

Carry cells:
ARI1            3230 uses - used for arithmetic functions
ARI1            748 uses - used for Wide-Mux implementation
Total ARI1      3978 uses


Sequential Cells: 
SLE            16791 uses

DSP Blocks:    2 of 924 (0%)
 MACC_PA:         1 Mult
 MACC_PA:         1 MultAdd

I/O ports: 69
I/O primitives: 49
BIBUF          16 uses
INBUF          2 uses
OUTBUF         1 use
TRIBUFF        30 uses


Global Clock Buffers: 8

RAM/ROM usage summary
Total Block RAMs (RAM1K20) : 50 of 952 (5%)
Total Block RAMs (RAM64x12) : 127 of 2772 (4%)

Total LUTs:    26801

Extra resources required for RAM and MACC_PA interface logic during P&R:

RAM64X12 Interface Logic : SLEs = 1524; LUTs = 1524;
RAM1K20  Interface Logic : SLEs = 1800; LUTs = 1800;
MACC_PA     Interface Logic : SLEs = 72; LUTs = 72;
MACC_PA_BC_ROM     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  16791 + 1524 + 1800 + 72 = 20187;
Total number of LUTs after P&R:  26801 + 1524 + 1800 + 72 = 30197;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:04m:22s; CPU Time elapsed 0h:04m:13s; Memory used current: 132MB peak: 585MB)

Process took 0h:04m:22s realtime, 0h:04m:13s cputime
# Thu Sep 27 14:00:29 2018

###########################################################]
