#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Sep  1 10:38:05 2023
# Process ID: 3076
# Current directory: C:/Users/windows-master/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6928
# Log file: C:/Users/windows-master/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/windows-master/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/project/DN_NewNP/NewNP_PJ/New_NP_PJ/New_NP_PJ.xpr
CRITICAL WARNING: [Project 1-863] The design checkpoint file D:/project/DN_NewNP/NewNP_PJ/IP/rgmii_ethernet_mac_m/rgmii_ethernet_mac_m.dcp was generated for a block design or an IP or BD by an out of context synthesis run and should not directly be used as a source in a Vivado flow to refer to an IP source.  As of 2017.1, the DCP from OOC runs will not contain XDC timing constraints because these are expected to be referred to by the IP .xci or .xcix file source. DCP files prior to 2017.1 will contain incorrect constraints because they were generated with default OOC clock period which will not likely match your top level clock constraints when used in the full design context. 
 
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 835.289 ; gain = 246.332
update_compile_order -fileset sources_1
archive_project D:/project/DN_NewNP/NewNP_PJ/New_NP_PJ.xpr.zip -temp_dir D:/project/DN_NewNP -force -exclude_run_results -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'D:/project/DN_NewNP' for archiving project
CRITICAL WARNING: [Project 1-863] The design checkpoint file D:/project/DN_NewNP/NewNP_PJ/IP/rgmii_ethernet_mac_m/rgmii_ethernet_mac_m.dcp was generated for a block design or an IP or BD by an out of context synthesis run and should not directly be used as a source in a Vivado flow to refer to an IP source.  As of 2017.1, the DCP from OOC runs will not contain XDC timing constraints because these are expected to be referred to by the IP .xci or .xcix file source. DCP files prior to 2017.1 will contain incorrect constraints because they were generated with default OOC clock period which will not likely match your top level clock constraints when used in the full design context. 
 
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
WARNING: [Coretcl 2-105] Run 'synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
WARNING: [Coretcl 2-105] Run 'DELAY_PLL_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'DELAY_PLL_synth_1'...
WARNING: [Coretcl 2-105] Run 'rgmii_ethernet_mac_m_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'rgmii_ethernet_mac_m_synth_1'...
WARNING: [Coretcl 2-105] Run 'SFP_M_axi_10g_ethernet_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'SFP_M_axi_10g_ethernet_synth_1'...
WARNING: [Coretcl 2-105] Run 'bd_c84c_xmac_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'bd_c84c_xmac_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'bd_c84c_xpcs_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'bd_c84c_xpcs_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'SGMII_S_axi_ethernet_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'SGMII_S_axi_ethernet_synth_1'...
WARNING: [Coretcl 2-105] Run 'bd_1953_mac_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'bd_1953_mac_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'bd_1953_pcs_pma_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'bd_1953_pcs_pma_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'bd_1953_c_shift_ram_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'bd_1953_c_shift_ram_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'bd_1953_c_counter_binary_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'bd_1953_c_counter_binary_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'bd_1953_util_vector_logic_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'bd_1953_util_vector_logic_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'bd_1953_reset_inv_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'bd_1953_reset_inv_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'SYS_PLL_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'SYS_PLL_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-133] re-setting run 'DELAY_PLL_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'rgmii_ethernet_mac_m_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SFP_M_axi_10g_ethernet_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'bd_c84c_xmac_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'bd_c84c_xpcs_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SGMII_S_axi_ethernet_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'bd_1953_mac_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'bd_1953_pcs_pma_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'bd_1953_c_shift_ram_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'bd_1953_c_counter_binary_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'bd_1953_util_vector_logic_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'bd_1953_reset_inv_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SYS_PLL_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'DELAY_PLL'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'SFP_M_axi_10g_ethernet'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'SGMII_S_axi_ethernet'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'SYS_PLL'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'bd_1953_c_counter_binary_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'bd_1953_c_counter_binary_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'bd_1953_c_shift_ram_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'bd_1953_c_shift_ram_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'bd_1953_mac_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'bd_1953_mac_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'bd_1953_pcs_pma_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'bd_1953_pcs_pma_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'bd_1953_reset_inv_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'bd_1953_reset_inv_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'bd_1953_util_vector_logic_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'bd_1953_util_vector_logic_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'bd_c84c_xmac_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'bd_c84c_xmac_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'bd_c84c_xpcs_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'bd_c84c_xpcs_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'rgmii_ethernet_mac_m'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'utils_1'
