<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE model SYSTEM "embsysregview.dtd">
<model chipname="S3C44B0X">
	<chip_description>
S3C44B0X
Based on Samsung's datasheet ver. 1.21, DEC.19.2001

Developed by:
  Dept. Computer Architecture and Systems Engineering
  Faculty of Computer Science
  Univ. Complutense de Madrid
  http://informatica.ucm.es/
  (DEC.17.2013)
    </chip_description>
	<group name="MC" description="MEMORY CONTROLLER">
		<registergroup name="MC" description="Memory Controller Registers">
			<register name="BWSCON" description="Bus Width and Wait Status Control Register" address="0x01C80000" size="4" resetvalue="0x000000" access="rw">
				<field bitoffset="31" bitlength="1" name="ST7" description="This bit determines SRAM for using UB/LB for bank 7">
					<interpretation key="0" text="Not using UB/LB ( Pin[14:11] is dedicated nWBE[3:0] )"/>
					<interpretation key="1" text="Using UB/LB ( Pin[14:11] is dedicated nBE[3:0] )"/>
				</field>
				<field bitoffset="30" bitlength="1" name="WS7" description="This bit determines WAIT status for bank 7 (If bank7 has DRAM or SDRAM, WAIT function is not supported)">
					<interpretation key="0" text="WAIT disable"/>
					<interpretation key="1" text="WAIT enable"/>
				</field>
				<field bitoffset="28" bitlength="2" name="DW7" description="These two bits determine data bus width for bank 7">
					<interpretation key="0" text="8-bit"/>
					<interpretation key="1" text="16-bit"/>
					<interpretation key="2" text="32-bit"/>				
				</field>
				<field bitoffset="27" bitlength="1" name="ST6" description="This bit determines SRAM for using UB/LB for bank 6">
					<interpretation key="0" text="Not using UB/LB ( Pin[14:11] is dedicated nWBE[3:0] )"/>
					<interpretation key="1" text="Using UB/LB ( Pin[14:11] is dedicated nBE[3:0] )"/>
				</field>
				<field bitoffset="26" bitlength="1" name="WS6" description="This bit determines WAIT status for bank 6 (If bank6 has DRAM or SDRAM, WAIT function is not supported)">
					<interpretation key="0" text="WAIT disable"/>
					<interpretation key="1" text="WAIT enable"/>
				</field>
				<field bitoffset="24" bitlength="2" name="DW6" description="These two bits determine data bus width for bank 6">
					<interpretation key="0" text="8-bit"/>
					<interpretation key="1" text="16-bit"/>
					<interpretation key="2" text="32-bit"/>				
				</field>
				<field bitoffset="23" bitlength="1" name="ST5" description="This bit determines SRAM for using UB/LB for bank 5">
					<interpretation key="0" text="Not using UB/LB ( Pin[14:11] is dedicated nWBE[3:0] )"/>
					<interpretation key="1" text="Using UB/LB ( Pin[14:11] is dedicated nBE[3:0] )"/>
				</field>
				<field bitoffset="22" bitlength="1" name="WS5" description="This bit determines WAIT status for bank 5">
					<interpretation key="0" text="WAIT disable"/>
					<interpretation key="1" text="WAIT enable"/>
				</field>
				<field bitoffset="20" bitlength="2" name="DW5" description="These two bits determine data bus width for bank 5">
					<interpretation key="0" text="8-bit"/>
					<interpretation key="1" text="16-bit"/>
					<interpretation key="2" text="32-bit"/>				
				</field>
				<field bitoffset="19" bitlength="1" name="ST4" description="This bit determines SRAM for using UB/LB for bank 4">
					<interpretation key="0" text="Not using UB/LB ( Pin[14:11] is dedicated nWBE[3:0] )"/>
					<interpretation key="1" text="Using UB/LB ( Pin[14:11] is dedicated nBE[3:0] )"/>
				</field>
				<field bitoffset="18" bitlength="1" name="WS4" description="This bit determines WAIT status for bank 4">
					<interpretation key="0" text="WAIT disable"/>
					<interpretation key="1" text="WAIT enable"/>
				</field>
				<field bitoffset="16" bitlength="2" name="DW4" description="These two bits determine data bus width for bank 4">
					<interpretation key="0" text="8-bit"/>
					<interpretation key="1" text="16-bit"/>
					<interpretation key="2" text="32-bit"/>				
				</field>
				<field bitoffset="15" bitlength="1" name="ST3" description="This bit determines SRAM for using UB/LB for bank 3">
					<interpretation key="0" text="Not using UB/LB ( Pin[14:11] is dedicated nWBE[3:0] )"/>
					<interpretation key="1" text="Using UB/LB ( Pin[14:11] is dedicated nBE[3:0] )"/>
				</field>
				<field bitoffset="14" bitlength="1" name="WS3" description="This bit determines WAIT status for bank 3">
					<interpretation key="0" text="WAIT disable"/>
					<interpretation key="1" text="WAIT enable"/>
				</field>
				<field bitoffset="12" bitlength="2" name="DW3" description="These two bits determine data bus width for bank 3">
					<interpretation key="0" text="8-bit"/>
					<interpretation key="1" text="16-bit"/>
					<interpretation key="2" text="32-bit"/>				
				</field>
				<field bitoffset="11" bitlength="1" name="ST2" description="This bit determines SRAM for using UB/LB for bank 2">
					<interpretation key="0" text="Not using UB/LB ( Pin[14:11] is dedicated nWBE[3:0] )"/>
					<interpretation key="1" text="Using UB/LB ( Pin[14:11] is dedicated nBE[3:0] )"/>
				</field>
				<field bitoffset="10" bitlength="1" name="WS2" description="This bit determines WAIT status for bank 2">
					<interpretation key="0" text="WAIT disable"/>
					<interpretation key="1" text="WAIT enable"/>
				</field>
				<field bitoffset="8" bitlength="2" name="DW2" description="These two bits determine data bus width for bank 2">
					<interpretation key="0" text="8-bit"/>
					<interpretation key="1" text="16-bit"/>
					<interpretation key="2" text="32-bit"/>				
				</field>
				<field bitoffset="7" bitlength="1" name="ST1" description="This bit determines SRAM for using UB/LB for bank 1">
					<interpretation key="0" text="Not using UB/LB ( Pin[14:11] is dedicated nWBE[3:0] )"/>
					<interpretation key="1" text="Using UB/LB ( Pin[14:11] is dedicated nBE[3:0] )"/>
				</field>
				<field bitoffset="6" bitlength="1" name="WS1" description="This bit determines WAIT status for bank 1">
					<interpretation key="0" text="WAIT disable"/>
					<interpretation key="1" text="WAIT enable"/>
				</field>
				<field bitoffset="4" bitlength="2" name="DW1" description="These two bits determine data bus width for bank 1">
					<interpretation key="0" text="8-bit"/>
					<interpretation key="1" text="16-bit"/>
					<interpretation key="2" text="32-bit"/>				
				</field>
				<field bitoffset="1" bitlength="2" name="DW0" description="Indicates data bus width for bank 0 (read only)">
					<interpretation key="0" text="8-bit"/>
					<interpretation key="1" text="16-bit"/>
					<interpretation key="2" text="32-bit"/>				
				</field>
				<field bitoffset="0" bitlength="1" name="ENDIAN" description="Indicates endian mode (read only)">
					<interpretation key="0" text="Little endian"/>
					<interpretation key="1" text="Big endian"/>
				</field>
			</register>
			<register name="BANKCON0" description="Bank 0 control register" address="0x01C80004" size="2" resetvalue="0x0700" access="rw">
				<field bitoffset="13" bitlength="2" name="Tcas" description="Address set-up before nGCSn">
					<interpretation key="0" text="0 clock"/>
					<interpretation key="1" text="1 clock"/>
					<interpretation key="2" text="2 clocks"/>
					<interpretation key="3" text="4 clocks"/>								
				</field>
				<field bitoffset="11" bitlength="2" name="Tcos" description="Chip selection set-up nOE">
					<interpretation key="0" text="0 clock"/>
					<interpretation key="1" text="1 clock"/>
					<interpretation key="2" text="2 clocks"/>
					<interpretation key="3" text="4 clocks"/>								
				</field>
				<field bitoffset="8" bitlength="3" name="Tacc" description="Access cycle">
					<interpretation key="0" text="1 clock"/>
					<interpretation key="1" text="2 clocks"/>
					<interpretation key="2" text="3 clocks"/>
					<interpretation key="3" text="4 clocks"/>								
					<interpretation key="4" text="6 clocks"/>
					<interpretation key="5" text="8 clocks"/>
					<interpretation key="6" text="10 clocks"/>
					<interpretation key="7" text="14 clocks"/>								
				</field>
				<field bitoffset="6" bitlength="2" name="Toch" description="Chip selection hold on nOE">
					<interpretation key="0" text="0 clock"/>
					<interpretation key="1" text="1 clock"/>
					<interpretation key="2" text="2 clocks"/>
					<interpretation key="3" text="4 clocks"/>								
				</field>
				<field bitoffset="4" bitlength="2" name="Tcah" description="Address holding time after nGCSn">
					<interpretation key="0" text="0 clock"/>
					<interpretation key="1" text="1 clock"/>
					<interpretation key="2" text="2 clocks"/>
					<interpretation key="3" text="4 clocks"/>								
				</field>
				<field bitoffset="2" bitlength="2" name="Tpac" description="Page mode access cycle @ Page mode">
					<interpretation key="0" text="2 clocks"/>
					<interpretation key="1" text="3 clocks"/>
					<interpretation key="2" text="4 clocks"/>
					<interpretation key="3" text="6 clocks"/>								
				</field>
				<field bitoffset="0" bitlength="2" name="PMC" description="Page mode configuration">
					<interpretation key="0" text="normal (1 data)"/>
					<interpretation key="1" text="4 data"/>
					<interpretation key="2" text="8 data"/>
					<interpretation key="3" text="16 data"/>								
				</field>
			</register>
			<register name="BANKCON1" description="Bank 1 control register" address="0x01C80008" size="2" resetvalue="0x0700" access="rw">
				<field bitoffset="13" bitlength="2" name="Tcas" description="Address set-up before nGCSn">
					<interpretation key="0" text="0 clock"/>
					<interpretation key="1" text="1 clock"/>
					<interpretation key="2" text="2 clocks"/>
					<interpretation key="3" text="4 clocks"/>								
				</field>
				<field bitoffset="11" bitlength="2" name="Tcos" description="Chip selection set-up nOE">
					<interpretation key="0" text="0 clock"/>
					<interpretation key="1" text="1 clock"/>
					<interpretation key="2" text="2 clocks"/>
					<interpretation key="3" text="4 clocks"/>								
				</field>
				<field bitoffset="8" bitlength="3" name="Tacc" description="Access cycle">
					<interpretation key="0" text="1 clock"/>
					<interpretation key="1" text="2 clocks"/>
					<interpretation key="2" text="3 clocks"/>
					<interpretation key="3" text="4 clocks"/>								
					<interpretation key="4" text="6 clocks"/>
					<interpretation key="5" text="8 clocks"/>
					<interpretation key="6" text="10 clocks"/>
					<interpretation key="7" text="14 clocks"/>								
				</field>
				<field bitoffset="6" bitlength="2" name="Toch" description="Chip selection hold on nOE">
					<interpretation key="0" text="0 clock"/>
					<interpretation key="1" text="1 clock"/>
					<interpretation key="2" text="2 clocks"/>
					<interpretation key="3" text="4 clocks"/>								
				</field>
				<field bitoffset="4" bitlength="2" name="Tcah" description="Address holding time after nGCSn">
					<interpretation key="0" text="0 clock"/>
					<interpretation key="1" text="1 clock"/>
					<interpretation key="2" text="2 clocks"/>
					<interpretation key="3" text="4 clocks"/>								
				</field>
				<field bitoffset="2" bitlength="2" name="Tpac" description="Page mode access cycle @ Page mode">
					<interpretation key="0" text="2 clocks"/>
					<interpretation key="1" text="3 clocks"/>
					<interpretation key="2" text="4 clocks"/>
					<interpretation key="3" text="6 clocks"/>								
				</field>
				<field bitoffset="0" bitlength="2" name="PMC" description="Page mode configuration">
					<interpretation key="0" text="normal (1 data)"/>
					<interpretation key="1" text="4 data"/>
					<interpretation key="2" text="8 data"/>
					<interpretation key="3" text="16 data"/>								
				</field>
			</register>
			<register name="BANKCON2" description="Bank 2 control register" address="0x01C8000C" size="2" resetvalue="0x0700" access="rw">
				<field bitoffset="13" bitlength="2" name="Tcas" description="Address set-up before nGCSn">
					<interpretation key="0" text="0 clock"/>
					<interpretation key="1" text="1 clock"/>
					<interpretation key="2" text="2 clocks"/>
					<interpretation key="3" text="4 clocks"/>								
				</field>
				<field bitoffset="11" bitlength="2" name="Tcos" description="Chip selection set-up nOE">
					<interpretation key="0" text="0 clock"/>
					<interpretation key="1" text="1 clock"/>
					<interpretation key="2" text="2 clocks"/>
					<interpretation key="3" text="4 clocks"/>								
				</field>
				<field bitoffset="8" bitlength="3" name="Tacc" description="Access cycle">
					<interpretation key="0" text="1 clock"/>
					<interpretation key="1" text="2 clocks"/>
					<interpretation key="2" text="3 clocks"/>
					<interpretation key="3" text="4 clocks"/>								
					<interpretation key="4" text="6 clocks"/>
					<interpretation key="5" text="8 clocks"/>
					<interpretation key="6" text="10 clocks"/>
					<interpretation key="7" text="14 clocks"/>								
				</field>
				<field bitoffset="6" bitlength="2" name="Toch" description="Chip selection hold on nOE">
					<interpretation key="0" text="0 clock"/>
					<interpretation key="1" text="1 clock"/>
					<interpretation key="2" text="2 clocks"/>
					<interpretation key="3" text="4 clocks"/>								
				</field>
				<field bitoffset="4" bitlength="2" name="Tcah" description="Address holding time after nGCSn">
					<interpretation key="0" text="0 clock"/>
					<interpretation key="1" text="1 clock"/>
					<interpretation key="2" text="2 clocks"/>
					<interpretation key="3" text="4 clocks"/>								
				</field>
				<field bitoffset="2" bitlength="2" name="Tpac" description="Page mode access cycle @ Page mode">
					<interpretation key="0" text="2 clocks"/>
					<interpretation key="1" text="3 clocks"/>
					<interpretation key="2" text="4 clocks"/>
					<interpretation key="3" text="6 clocks"/>								
				</field>
				<field bitoffset="0" bitlength="2" name="PMC" description="Page mode configuration">
					<interpretation key="0" text="normal (1 data)"/>
					<interpretation key="1" text="4 data"/>
					<interpretation key="2" text="8 data"/>
					<interpretation key="3" text="16 data"/>								
				</field>
			</register>
			<register name="BANKCON3" description="Bank 3 control register" address="0x01C80010" size="2" resetvalue="0x0700" access="rw">
				<field bitoffset="13" bitlength="2" name="Tcas" description="Address set-up before nGCSn">
					<interpretation key="0" text="0 clock"/>
					<interpretation key="1" text="1 clock"/>
					<interpretation key="2" text="2 clocks"/>
					<interpretation key="3" text="4 clocks"/>								
				</field>
				<field bitoffset="11" bitlength="2" name="Tcos" description="Chip selection set-up nOE">
					<interpretation key="0" text="0 clock"/>
					<interpretation key="1" text="1 clock"/>
					<interpretation key="2" text="2 clocks"/>
					<interpretation key="3" text="4 clocks"/>								
				</field>
				<field bitoffset="8" bitlength="3" name="Tacc" description="Access cycle">
					<interpretation key="0" text="1 clock"/>
					<interpretation key="1" text="2 clocks"/>
					<interpretation key="2" text="3 clocks"/>
					<interpretation key="3" text="4 clocks"/>								
					<interpretation key="4" text="6 clocks"/>
					<interpretation key="5" text="8 clocks"/>
					<interpretation key="6" text="10 clocks"/>
					<interpretation key="7" text="14 clocks"/>								
				</field>
				<field bitoffset="6" bitlength="2" name="Toch" description="Chip selection hold on nOE">
					<interpretation key="0" text="0 clock"/>
					<interpretation key="1" text="1 clock"/>
					<interpretation key="2" text="2 clocks"/>
					<interpretation key="3" text="4 clocks"/>								
				</field>
				<field bitoffset="4" bitlength="2" name="Tcah" description="Address holding time after nGCSn">
					<interpretation key="0" text="0 clock"/>
					<interpretation key="1" text="1 clock"/>
					<interpretation key="2" text="2 clocks"/>
					<interpretation key="3" text="4 clocks"/>								
				</field>
				<field bitoffset="2" bitlength="2" name="Tpac" description="Page mode access cycle @ Page mode">
					<interpretation key="0" text="2 clocks"/>
					<interpretation key="1" text="3 clocks"/>
					<interpretation key="2" text="4 clocks"/>
					<interpretation key="3" text="6 clocks"/>								
				</field>
				<field bitoffset="0" bitlength="2" name="PMC" description="Page mode configuration">
					<interpretation key="0" text="normal (1 data)"/>
					<interpretation key="1" text="4 data"/>
					<interpretation key="2" text="8 data"/>
					<interpretation key="3" text="16 data"/>								
				</field>
			</register>
			<register name="BANKCON4" description="Bank 4 control register" address="0x01C80014" size="2" resetvalue="0x0700" access="rw">
				<field bitoffset="13" bitlength="2" name="Tcas" description="Address set-up before nGCSn">
					<interpretation key="0" text="0 clock"/>
					<interpretation key="1" text="1 clock"/>
					<interpretation key="2" text="2 clocks"/>
					<interpretation key="3" text="4 clocks"/>								
				</field>
				<field bitoffset="11" bitlength="2" name="Tcos" description="Chip selection set-up nOE">
					<interpretation key="0" text="0 clock"/>
					<interpretation key="1" text="1 clock"/>
					<interpretation key="2" text="2 clocks"/>
					<interpretation key="3" text="4 clocks"/>								
				</field>
				<field bitoffset="8" bitlength="3" name="Tacc" description="Access cycle">
					<interpretation key="0" text="1 clock"/>
					<interpretation key="1" text="2 clocks"/>
					<interpretation key="2" text="3 clocks"/>
					<interpretation key="3" text="4 clocks"/>								
					<interpretation key="4" text="6 clocks"/>
					<interpretation key="5" text="8 clocks"/>
					<interpretation key="6" text="10 clocks"/>
					<interpretation key="7" text="14 clocks"/>								
				</field>
				<field bitoffset="6" bitlength="2" name="Toch" description="Chip selection hold on nOE">
					<interpretation key="0" text="0 clock"/>
					<interpretation key="1" text="1 clock"/>
					<interpretation key="2" text="2 clocks"/>
					<interpretation key="3" text="4 clocks"/>								
				</field>
				<field bitoffset="4" bitlength="2" name="Tcah" description="Address holding time after nGCSn">
					<interpretation key="0" text="0 clock"/>
					<interpretation key="1" text="1 clock"/>
					<interpretation key="2" text="2 clocks"/>
					<interpretation key="3" text="4 clocks"/>								
				</field>
				<field bitoffset="2" bitlength="2" name="Tpac" description="Page mode access cycle @ Page mode">
					<interpretation key="0" text="2 clocks"/>
					<interpretation key="1" text="3 clocks"/>
					<interpretation key="2" text="4 clocks"/>
					<interpretation key="3" text="6 clocks"/>								
				</field>
				<field bitoffset="0" bitlength="2" name="PMC" description="Page mode configuration">
					<interpretation key="0" text="normal (1 data)"/>
					<interpretation key="1" text="4 data"/>
					<interpretation key="2" text="8 data"/>
					<interpretation key="3" text="16 data"/>								
				</field>
			</register>
			<register name="BANKCON5" description="Bank 5 control register" address="0x01C80018" size="2" resetvalue="0x0700" access="rw">
				<field bitoffset="13" bitlength="2" name="Tcas" description="Address set-up before nGCSn">
					<interpretation key="0" text="0 clock"/>
					<interpretation key="1" text="1 clock"/>
					<interpretation key="2" text="2 clocks"/>
					<interpretation key="3" text="4 clocks"/>								
				</field>
				<field bitoffset="11" bitlength="2" name="Tcos" description="Chip selection set-up nOE">
					<interpretation key="0" text="0 clock"/>
					<interpretation key="1" text="1 clock"/>
					<interpretation key="2" text="2 clocks"/>
					<interpretation key="3" text="4 clocks"/>								
				</field>
				<field bitoffset="8" bitlength="3" name="Tacc" description="Access cycle">
					<interpretation key="0" text="1 clock"/>
					<interpretation key="1" text="2 clocks"/>
					<interpretation key="2" text="3 clocks"/>
					<interpretation key="3" text="4 clocks"/>								
					<interpretation key="4" text="6 clocks"/>
					<interpretation key="5" text="8 clocks"/>
					<interpretation key="6" text="10 clocks"/>
					<interpretation key="7" text="14 clocks"/>								
				</field>
				<field bitoffset="6" bitlength="2" name="Toch" description="Chip selection hold on nOE">
					<interpretation key="0" text="0 clock"/>
					<interpretation key="1" text="1 clock"/>
					<interpretation key="2" text="2 clocks"/>
					<interpretation key="3" text="4 clocks"/>								
				</field>
				<field bitoffset="4" bitlength="2" name="Tcah" description="Address holding time after nGCSn">
					<interpretation key="0" text="0 clock"/>
					<interpretation key="1" text="1 clock"/>
					<interpretation key="2" text="2 clocks"/>
					<interpretation key="3" text="4 clocks"/>								
				</field>
				<field bitoffset="2" bitlength="2" name="Tpac" description="Page mode access cycle @ Page mode">
					<interpretation key="0" text="2 clocks"/>
					<interpretation key="1" text="3 clocks"/>
					<interpretation key="2" text="4 clocks"/>
					<interpretation key="3" text="6 clocks"/>								
				</field>
				<field bitoffset="0" bitlength="2" name="PMC" description="Page mode configuration">
					<interpretation key="0" text="normal (1 data)"/>
					<interpretation key="1" text="4 data"/>
					<interpretation key="2" text="8 data"/>
					<interpretation key="3" text="16 data"/>								
				</field>
			</register>
			<register name="BANKCON6" description="Bank 6 control register" address="0x01C8001C" size="3" resetvalue="0x18008" access="rw">
				<field bitoffset="15" bitlength="2" name="MT" description="These two bits determine the memory type for bank6">
					<interpretation key="0" text="ROM or SRAM"/>
					<interpretation key="1" text="FP DRAM"/>
					<interpretation key="2" text="EDO DRAM"/>
					<interpretation key="3" text="Sync. DRAM"/>								
				</field>
				<field bitoffset="2" bitlength="2" name="Trcd" description="RAS to CAS delay">
					<interpretation key="0" text="2 clocks"/>
					<interpretation key="1" text="3 clocks"/>
					<interpretation key="2" text="4 clocks"/>							
				</field>
				<field bitoffset="0" bitlength="2" name="SCAN" description="Column address number">
					<interpretation key="0" text="8 bit"/>
					<interpretation key="1" text="9 bit"/>
					<interpretation key="2" text="10 bit"/>
				</field>
			</register>
			<register name="BANKCON7" description="Bank 7 control register" address="0x01C80020" size="3" resetvalue="0x18008" access="rw">
				<field bitoffset="15" bitlength="2" name="MT" description="These two bits determine the memory type for bank7">
					<interpretation key="0" text="ROM or SRAM"/>
					<interpretation key="1" text="FP DRAM"/>
					<interpretation key="2" text="EDO DRAM"/>
					<interpretation key="3" text="Sync. DRAM"/>								
				</field>
				<field bitoffset="2" bitlength="2" name="Trcd" description="RAS to CAS delay">
					<interpretation key="0" text="2 clocks"/>
					<interpretation key="1" text="3 clocks"/>
					<interpretation key="2" text="4 clocks"/>							
				</field>
				<field bitoffset="0" bitlength="2" name="SCAN" description="Column address number">
					<interpretation key="0" text="8 bit"/>
					<interpretation key="1" text="9 bit"/>
					<interpretation key="2" text="10 bit"/>
				</field>
			</register>
			<register name="REFRESH" description="DRAM/SDRAM refresh control register" address="0x01C80024" size="2" resetvalue="0xac0000" access="rw">
				<field bitoffset="23" bitlength="1" name="REFEN" description="DRAM/SDRAM Refresh Enable">
					<interpretation key="0" text="Disable"/>
					<interpretation key="1" text="Enable(self or CBR/auto refresh)"/>						
				</field>
				<field bitoffset="22" bitlength="1" name="TREFMD" description="DRAM/SDRAM Refresh Mode">
					<interpretation key="0" text="CBR/Auto Refresh"/>
					<interpretation key="1" text="Self Refresh"/>						
				</field>
				<field bitoffset="20" bitlength="2" name="Trp" description="DRAM/SDRAM RAS pre-charge Time">
					<interpretation key="0" text="1.5/2 clocks"/>
					<interpretation key="1" text="2.5/3 clocks"/>
					<interpretation key="2" text="3.5/4 clocks"/>
					<interpretation key="3" text="4.5/Not support"/>								
				</field>
				<field bitoffset="18" bitlength="2" name="Trc" description="SDRAM RC minimum Time">
					<interpretation key="0" text="4 clocks"/>
					<interpretation key="1" text="5 clocks"/>
					<interpretation key="2" text="6 clocks"/>
					<interpretation key="3" text="7 clocks"/>								
				</field>
				<field bitoffset="16" bitlength="2" name="Tchr" description="CAS Hold Time(DRAM)">
					<interpretation key="0" text="1 clock"/>
					<interpretation key="1" text="2 clocks"/>
					<interpretation key="2" text="3 clocks"/>
					<interpretation key="3" text="4 clocks"/>								
				</field>
				<field bitoffset="11" bitlength="5" name="Reserved" description="Not use">
				</field>
				<field bitoffset="0" bitlength="11" name="Refresh Counter" description="DRAM/SDRAM refresh count value">
				</field>
			</register>
			<register name="BANKSIZE" description="Flexible bank size register" address="0x01C80028" size="1" resetvalue="0x0" access="rw">
				<field bitoffset="4" bitlength="1" name="SCLKEN" description="SCLK will be generated only during SDRAM access cycle. This feature will reduce the power consumption.">
					<interpretation key="0" text="normal SCLK"/>
					<interpretation key="1" text="SCLK for reducing power consumption"/>
				</field>
				<field bitoffset="3" bitlength="1" name="Reserved" description="Not use">						
				</field>
				<field bitoffset="0" bitlength="3" name="BK76MAP" description="BANK6/7 memory map">
					<interpretation key="0" text="32M/32M"/>
					<interpretation key="4" text="2M/2M"/>
					<interpretation key="5" text="4M/4M"/>
					<interpretation key="6" text="8M/8M"/>								
					<interpretation key="7" text="16M/16M"/>								
				</field>
			</register>
			<register name="MRSRB6" description="Mode register set register bank6 (just for DRAM/EDO-DRAM, MT=01/10)" address="0x01C8002C" size="2" resetvalue="" access="rw">
				<field bitoffset="10" bitlength="2" name="Reserved" description="Not use">						
				</field>
				<field bitoffset="9" bitlength="1" name="WBL" description="Write burst length">
					<interpretation key="0" text="The recommended value"/>
				</field>
				<field bitoffset="7" bitlength="2" name="TM" description="Test mode">
					<interpretation key="0" text="Mode register set"/>
					<interpretation key="1" text="Reserved"/>
					<interpretation key="2" text="Reserved"/>								
					<interpretation key="3" text="Reserved"/>								
				</field>
				<field bitoffset="4" bitlength="3" name="CL" description="CAS latency">
					<interpretation key="0" text="1 clock"/>
					<interpretation key="1" text="2 clocks"/>
					<interpretation key="2" text="3 clocks"/>								
					<interpretation key="3" text="Reserved"/>								
					<interpretation key="4" text="Reserved"/>								
					<interpretation key="5" text="Reserved"/>								
					<interpretation key="6" text="Reserved"/>								
					<interpretation key="7" text="Reserved"/>								
				</field>				
				<field bitoffset="3" bitlength="1" name="BT" description="Burst type">
					<interpretation key="0" text="Sequential (recommended)"/>
					<interpretation key="1" text="N/A"/>			
				</field>
				<field bitoffset="0" bitlength="3" name="BL" description="Burst length">
					<interpretation key="0" text="1"/>
					<interpretation key="1" text="N/A"/>
					<interpretation key="2" text="N/A"/>								
					<interpretation key="3" text="N/A"/>								
					<interpretation key="4" text="N/A"/>								
					<interpretation key="5" text="N/A"/>								
					<interpretation key="6" text="N/A"/>								
					<interpretation key="7" text="N/A"/>								
				</field>				
			</register>
			<register name="MRSRB7" description="Mode register set register bank7 (just for DRAM/EDO-DRAM, MT=01/10)" address="0x01C80030" size="2" resetvalue="" access="rw">
				<field bitoffset="10" bitlength="2" name="Reserved" description="Not use">						
				</field>
				<field bitoffset="9" bitlength="1" name="WBL" description="Write burst length">
					<interpretation key="0" text="The recommended value"/>
				</field>
				<field bitoffset="7" bitlength="2" name="TM" description="Test mode">
					<interpretation key="0" text="Mode register set"/>
					<interpretation key="1" text="Reserved"/>
					<interpretation key="2" text="Reserved"/>								
					<interpretation key="3" text="Reserved"/>								
				</field>
				<field bitoffset="4" bitlength="3" name="CL" description="CAS latency">
					<interpretation key="0" text="1 clock"/>
					<interpretation key="1" text="2 clocks"/>
					<interpretation key="2" text="3 clocks"/>								
					<interpretation key="3" text="Reserved"/>								
					<interpretation key="4" text="Reserved"/>								
					<interpretation key="5" text="Reserved"/>								
					<interpretation key="6" text="Reserved"/>								
					<interpretation key="7" text="Reserved"/>								
				</field>				
				<field bitoffset="3" bitlength="1" name="BT" description="Burst type">
					<interpretation key="0" text="Sequential (recommended)"/>
					<interpretation key="1" text="N/A"/>			
				</field>
				<field bitoffset="0" bitlength="3" name="BL" description="Burst length">
					<interpretation key="0" text="1"/>
					<interpretation key="1" text="N/A"/>
					<interpretation key="2" text="N/A"/>								
					<interpretation key="3" text="N/A"/>								
					<interpretation key="4" text="N/A"/>								
					<interpretation key="5" text="N/A"/>								
					<interpretation key="6" text="N/A"/>								
					<interpretation key="7" text="N/A"/>								
				</field>				
			</register>
		</registergroup>
	</group>
	<group name="CLK-PWR" description="CLOCK AND POWER MANAGEMENT">
		<registergroup name="CLK-PWR" description="Clock generator and power management Registers">
			<register name="PLLCON" description="PLL configuration Register" address="0x01D80000" size="3" resetvalue="0x38080" access="rw">
				<field bitoffset="12" bitlength="8" name="MDIV" description="Main divider control"/>
				<field bitoffset="4" bitlength="6" name="PDIV" description="Pre-divider control"/>
				<field bitoffset="0" bitlength="2" name="SDIV" description="Post divider control"/>		
			</register>
			<register name="CLKCON" description="Clock generator control Register" address="0x01D80004" size="2" resetvalue="0x7ff8" access="rw">
				<field bitoffset="14" bitlength="1" name="IIS" description="Controls MCLK into IIS block">
					<interpretation key="0" text="Disable"/>
					<interpretation key="1" text="Enable"/>
				</field>
				<field bitoffset="13" bitlength="1" name="IIC" description="Controls MCLK into IIC block">
					<interpretation key="0" text="Disable"/>
					<interpretation key="1" text="Enable"/>
				</field>
				<field bitoffset="12" bitlength="1" name="ADC" description="Controls MCLK into ADC block">
					<interpretation key="0" text="Disable"/>
					<interpretation key="1" text="Enable"/>
				</field>
				<field bitoffset="11" bitlength="1" name="RTC" description="Controls MCLK into RTC block">
					<interpretation key="0" text="Disable"/>
					<interpretation key="1" text="Enable"/>
				</field>
				<field bitoffset="10" bitlength="1" name="GPIO" description="Controls MCLK into GPIO block">
					<interpretation key="0" text="Disable"/>
					<interpretation key="1" text="Enable"/>
				</field>
				<field bitoffset="9" bitlength="1" name="UART1" description="Controls MCLK into UART1 block">
					<interpretation key="0" text="Disable"/>
					<interpretation key="1" text="Enable"/>
				</field>
				<field bitoffset="8" bitlength="1" name="UART0" description="Controls MCLK into UART0 block">
					<interpretation key="0" text="Disable"/>
					<interpretation key="1" text="Enable"/>
				</field>
				<field bitoffset="7" bitlength="1" name="BDMA" description="Controls MCLK into BDMA block">
					<interpretation key="0" text="Disable"/>
					<interpretation key="1" text="Enable"/>
				</field>
				<field bitoffset="6" bitlength="1" name="LCDC" description="Controls MCLK into LCDC block">
					<interpretation key="0" text="Disable"/>
					<interpretation key="1" text="Enable"/>
				</field>
				<field bitoffset="5" bitlength="1" name="SIO" description="Controls MCLK into SIO block">
					<interpretation key="0" text="Disable"/>
					<interpretation key="1" text="Enable"/>
				</field>
				<field bitoffset="4" bitlength="1" name="ZDMA" description="Controls MCLK into ZDMA block">
					<interpretation key="0" text="Disable"/>
					<interpretation key="1" text="Enable"/>
				</field>
				<field bitoffset="3" bitlength="1" name="PWMTIMER" description="Controls MCLK into PWMTIMER block">
					<interpretation key="0" text="Disable"/>
					<interpretation key="1" text="Enable"/>
				</field>
				<field bitoffset="2" bitlength="1" name="IDLE BIT" description="Enters IDLE mode. This bit can't be cleared automatically">
					<interpretation key="0" text="Disable"/>
					<interpretation key="1" text="Transition to IDLE(SL_IDLE) mode"/>
				</field>
				<field bitoffset="1" bitlength="1" name="SL_IDLE" description="SL_IDLE mode option. This bit can't be cleared automatically">
					<interpretation key="0" text="Disable"/>
					<interpretation key="1" text="SL_IDLE mode"/>
				</field>
				<field bitoffset="0" bitlength="1" name="STOP BIT" description="Enters STOP mode. This bit can't be cleared automatically">
					<interpretation key="0" text="Disable"/>
					<interpretation key="1" text="Transition to STOP mode"/>
				</field>
			</register>
			<register name="CLKSLOW" description="Slow clock control register" address="0x01D80008" size="1" resetvalue="0x9" access="rw">
				<field bitoffset="5" bitlength="1" name="PLL_OFF" description="PLL status">
					<interpretation key="0" text="PLL is turned on."/>
					<interpretation key="1" text="PLL is turned off"/>
				</field>
				<field bitoffset="4" bitlength="1" name="SLOW_BIT" description="Fout source">
					<interpretation key="0" text="Fout = Fpllo (PLL output)"/>
					<interpretation key="1" text="Fout = Fin / (2 x SLOW_VAL), (SLOW_VAL > 0); Fout = Fin, (SLOW_VAL = 0)"/>
				</field>
				<field bitoffset="0" bitlength="4" name="SLOW_VAL" description="The divider value for the slow clock when SLOW_BIT is on"/>		
			</register>
			<register name="LOCKTIME" description="PLL lock time count register" address="0x01D8000C" size="2" resetvalue="0xfff" access="rw">
				<field bitoffset="0" bitlength="12" name="LTIME CNT" description="PLL lock time count value"/>		
			</register>					
		</registergroup>
	</group>
	<group name="CPU-BUS" description="CPU WRAPPER AND BUS PRIORITIES">
		<registergroup name="CPU" description="CPU Wrapper Registers">
			<register name="SYSCFG" description="System Cofiguration Register" address="0x01C00000" size="1" resetvalue="0x01" access="rw">
				<field bitoffset="7" bitlength="1" name="Reserved" description="Reserved to 0"/>
				<field bitoffset="6" bitlength="1" name="Reserved" description="Reserved to 0"/>					
				<field bitoffset="5" bitlength="1" name="DA(reserved)" description="DATA ABORT controls. This bit is recommended to be 0">
					<interpretation key="0" text="Enable data abort"/>
					<interpretation key="1" text="Disable data abort"/>
				</field>
				<field bitoffset="4" bitlength="1" name="RSE(reserved)" description="Enable read stall option. This bit is recommended to be 0">
					<interpretation key="0" text="Read stall disable"/>
					<interpretation key="1" text="Read stall enable"/>
				</field>
				<field bitoffset="3" bitlength="1" name="WE" description="This bit determines write buffer enable / disable">
					<interpretation key="0" text="Disable write buffer operation"/>
					<interpretation key="1" text="Enable write buffer operation"/>
				</field>
				<field bitoffset="1" bitlength="2" name="CM" description="These two bits determine cache mode">
					<interpretation key="0" text="Disable cache (8KB internal SRAM)"/>
					<interpretation key="1" text="Half cache enable (4KB cache, 4KB internal SRAM)"/>
					<interpretation key="2" text="Reserved"/>
					<interpretation key="3" text="Full Cache enable (8KB cache)"/>		
				</field>
				<field bitoffset="0" bitlength="1" name="SE" description="Enable stall option. This bit is recommended to be 0">
					<interpretation key="0" text="Stall disable"/>
					<interpretation key="1" text="Stall enable"/>
				</field>
			</register>
			<register name="NCACHBE0" description="Start address and end address of non-cacheable area 0" address="0x01C00004" size="4" resetvalue="0x0" access="rw">
				<field bitoffset="16" bitlength="16" name="SE0" description="End address of non-cacheable area 0. SE0 = (End address + 1)/4K"/>
				<field bitoffset="0" bitlength="16" name="SA0" description="Start address of non-cacheable area 0. SA0 = Start address/4K"/>
			</register>
			<register name="NCACHBE1" description="Start address and end address of non-cacheable area 1" address="0x01C00008" size="4" resetvalue="0x0" access="rw">
				<field bitoffset="16" bitlength="16" name="SE1" description="End address of non-cacheable area 1. SE1 = (End address + 1)/4K"/>
				<field bitoffset="0" bitlength="16" name="SA1" description="Start address of non-cacheable area 0. SA1 = Start address/4K"/>
			</register>	
		</registergroup>
		<registergroup name="BUS" description="Bus Priority Registers">
			<register name="SBUSCON" description="Determines the bus priorities among the bus masters" address="0x01C40000" size="4" resetvalue="0x80001B1B" access="rw">
				<field bitoffset="31" bitlength="1" name="FIX" description="Priority mode">
					<interpretation key="0" text="Round-robin priorities"/>
					<interpretation key="1" text="Fixed priorities"/>
				</field>
				<field bitoffset="14" bitlength="2" name="S_LCD_DMA" description="Indicates the LCD_DMA bus priority (read only)">
					<interpretation key="0" text="1st"/>
					<interpretation key="1" text="2nd"/>
					<interpretation key="2" text="3rd"/>
					<interpretation key="3" text="4th"/>		
				</field>
				<field bitoffset="12" bitlength="2" name="S_ZDMA" description="Indicates the ZDMA bus priority (read only)">
					<interpretation key="0" text="1st"/>
					<interpretation key="1" text="2nd"/>
					<interpretation key="2" text="3rd"/>
					<interpretation key="3" text="4th"/>		
				</field>
				<field bitoffset="10" bitlength="2" name="S_BDMA" description="Indicates the BDMA bus priority (read only)">
					<interpretation key="0" text="1st"/>
					<interpretation key="1" text="2nd"/>
					<interpretation key="2" text="3rd"/>
					<interpretation key="3" text="4th"/>		
				</field>
				<field bitoffset="8" bitlength="2" name="S_nBREQ" description="Indicates the nBREQ bus priority (read only)">
					<interpretation key="0" text="1st"/>
					<interpretation key="1" text="2nd"/>
					<interpretation key="2" text="3rd"/>
					<interpretation key="3" text="4th"/>		
				</field>
				<field bitoffset="6" bitlength="2" name="LCD_DMA" description="Determines the LCD_DMA bus priority">
					<interpretation key="0" text="1st"/>
					<interpretation key="1" text="2nd"/>
					<interpretation key="2" text="3rd"/>
					<interpretation key="3" text="4th"/>		
				</field>
				<field bitoffset="4" bitlength="2" name="ZDMA" description="Determines the ZDMA bus priority">
					<interpretation key="0" text="1st"/>
					<interpretation key="1" text="2nd"/>
					<interpretation key="2" text="3rd"/>
					<interpretation key="3" text="4th"/>		
				</field>
				<field bitoffset="2" bitlength="2" name="BDMA" description="Determines the BDMA bus priority">
					<interpretation key="0" text="1st"/>
					<interpretation key="1" text="2nd"/>
					<interpretation key="2" text="3rd"/>
					<interpretation key="3" text="4th"/>		
				</field>
				<field bitoffset="0" bitlength="2" name="nBREQ" description="Determines the nBREQ bus priority">
					<interpretation key="0" text="1st"/>
					<interpretation key="1" text="2nd"/>
					<interpretation key="2" text="3rd"/>
					<interpretation key="3" text="4th"/>		
				</field>
			</register>		
		</registergroup>
	</group>
	<group name="DMA" description="DMA CONTROLLER">
		<registergroup name="ZDMA 0" description="General DMA 0 Registers">
			<register name="ZDCON0" description="ZDMA 0 Control Register" address="0x01E80000" size="1" resetvalue="0x0" access="rw">
				<field bitoffset="6" bitlength="2" name="INT" description="Reserved"/>
				<field bitoffset="4" bitlength="2" name="STE" description="Status of DMA channel (Read only)">
					<interpretation key="0" text="Ready"/>
					<interpretation key="1" text="Not TC yet"/>
					<interpretation key="2" text="Terminal Count"/>
					<interpretation key="3" text="N/A"/>
				</field>
				<field bitoffset="2" bitlength="2" name="QDS" description="Disable/Enable External DMA request (nXDREQ)">
					<interpretation key="0" text="Enable"/>
					<interpretation key="1" text="Disable"/>
					<interpretation key="2" text="Disable"/>
					<interpretation key="3" text="Disable"/>
				</field>
				<field bitoffset="0" bitlength="2" name="CMD" description="Software commands">
					<interpretation key="0" text="No command"/>
					<interpretation key="1" text="Starts DMA operation by S/W without nXDREQ"/>
					<interpretation key="2" text="Pauses DMA operation"/>
					<interpretation key="3" text="Cancels DMA operation"/>
				</field>
			</register>
			<register name="ZDISRC0" description="ZDMA 0 initial source address Register" address="0x01E80004" size="4" resetvalue="0x0" access="rw">
				<field bitoffset="30" bitlength="2" name="DST" description="Data size for transfer">
					<interpretation key="0" text="Byte"/>
					<interpretation key="1" text="Half word"/>
					<interpretation key="2" text="Word"/>
					<interpretation key="3" text="Not used"/>
				</field>	
				<field bitoffset="28" bitlength="2" name="DAL" description="Direction of address for load">
					<interpretation key="0" text="N/A"/>
					<interpretation key="1" text="Increment"/>
					<interpretation key="2" text="Decrement"/>
					<interpretation key="3" text="Fixed"/>
				</field>	
				<field bitoffset="0" bitlength="28" name="ISADDR" description="Initial source address for ZDMA0"/>
			</register>
			<register name="ZDIDES0" description="ZDMA 0 initial destination address Register" address="0x01E80008" size="4" resetvalue="0x0" access="rw">
				<field bitoffset="30" bitlength="2" name="OPT" description="DMA internal options. OPT = 10 is recommended">
					<interpretation key="2" text="Normal"/> 
					<interpretation key="3" text="DMA does word-swap or half-word swap"/>
				</field>
				<field bitoffset="28" bitlength="2" name="DAS" description="Direction of address for store">
					<interpretation key="0" text="N/A"/>
					<interpretation key="1" text="Increment"/>
					<interpretation key="2" text="Decrement"/>
					<interpretation key="3" text="Fixed"/>
				</field>
				<field bitoffset="0" bitlength="28" name="IDADDR" description="Initial destination address for ZDMA0"/>					
			</register>
			<register name="ZDICNT0" description="ZDMA 0 initial count register" address="0x01E8000C" size="4" resetvalue="0x0" access="rw">
				<field bitoffset="30" bitlength="2" name="QSC" description="DREQ(DMA request) source selection">
					<interpretation key="0" text="nXDREQ[0]"/>
					<interpretation key="1" text="nXDREQ[1]"/>
					<interpretation key="2" text="N/A"/>
					<interpretation key="3" text="N/A"/>
				</field>
				<field bitoffset="28" bitlength="2" name="QTY" description="DREQ protocol">
					<interpretation key="0" text="Handshake"/>
					<interpretation key="1" text="Single step"/>
					<interpretation key="2" text="Whole Service"/>
					<interpretation key="3" text="Demand"/>
				</field>
				<field bitoffset="26" bitlength="2" name="TMD" description="Transfer mode">
					<interpretation key="0" text="Not used"/>
					<interpretation key="1" text="Unit transfer mode"/>
					<interpretation key="2" text="Block(4-word) transfer mode"/>
					<interpretation key="3" text="On the fly"/>
				</field>
				<field bitoffset="24" bitlength="2" name="OTF" description="On the fly mode">
					<interpretation key="0" text="N/A"/>
					<interpretation key="1" text="N/A"/>
					<interpretation key="2" text="Read time on the fly"/>
					<interpretation key="3" text="Write time on the fly"/>
				</field>
				<field bitoffset="22" bitlength="2" name="INTS" description="Interrupt mode set">
					<interpretation key="0" text="Polling mode"/>
					<interpretation key="1" text="N/A"/>
					<interpretation key="2" text="Int. whenever transferred"/>
					<interpretation key="3" text="Int. whenever terminated count"/>
				</field>
				<field bitoffset="21" bitlength="1" name="AR" description="Auto-reload and Auto-start after DMA count are 0">
					<interpretation key="0" text="Disable"/>
					<interpretation key="1" text="Enable"/>
				</field>
				<field bitoffset="20" bitlength="1" name="EN" description="DMA H/W enable/disable">
					<interpretation key="0" text="Disable DMA"/>
					<interpretation key="1" text="Enable DMA"/>
				</field>
				<field bitoffset="0" bitlength="20" name="ICNT" description="Initial transfer count for ZDMA0"/>					
			</register>			
			<register name="ZDCSRC0" description="ZDMA 0 current source address Register" address="0x01E80010" size="4" resetvalue="0x0" access="r">
				<field bitoffset="30" bitlength="2" name="DST" description="Data size for transfer">
					<interpretation key="0" text="Byte"/>
					<interpretation key="1" text="Half word"/>
					<interpretation key="2" text="Word"/>
					<interpretation key="3" text="Not used"/>
				</field>	
				<field bitoffset="28" bitlength="2" name="DAL" description="Direction of address for load">
					<interpretation key="0" text="N/A"/>
					<interpretation key="1" text="Increment"/>
					<interpretation key="2" text="Decrement"/>
					<interpretation key="3" text="Fixed"/>
				</field>	
				<field bitoffset="0" bitlength="28" name="CSADDR" description="Current source address for ZDMA0"/>
			</register>
			<register name="ZDCDES0" description="ZDMA 0 current destination address Register" address="0x01E80014" size="4" resetvalue="0x0" access="r">
				<field bitoffset="30" bitlength="2" name="OPT" description="DMA internal options. OPT = 10 is recommended">
					<interpretation key="2" text="Normal"/> 
					<interpretation key="3" text="DMA does word-swap or half-word swap"/>
				</field>
				<field bitoffset="28" bitlength="2" name="DAS" description="Direction of address for store">
					<interpretation key="0" text="N/A"/>
					<interpretation key="1" text="Increment"/>
					<interpretation key="2" text="Decrement"/>
					<interpretation key="3" text="Fixed"/>
				</field>
				<field bitoffset="0" bitlength="28" name="CDADDR" description="Current destination address for ZDMA0"/>					
			</register>
			<register name="ZDCCNT0" description="ZDMA 0 current count register" address="0x01E80018" size="4" resetvalue="0x0" access="r">
				<field bitoffset="30" bitlength="2" name="QSC" description="DREQ(DMA request) source selection">
					<interpretation key="0" text="nXDREQ[0]"/>
					<interpretation key="1" text="nXDREQ[1]"/>
					<interpretation key="2" text="N/A"/>
					<interpretation key="3" text="N/A"/>
				</field>
				<field bitoffset="28" bitlength="2" name="QTY" description="DREQ protocol">
					<interpretation key="0" text="Handshake"/>
					<interpretation key="1" text="Single step"/>
					<interpretation key="2" text="Whole Service"/>
					<interpretation key="3" text="Demand"/>
				</field>
				<field bitoffset="26" bitlength="2" name="TMD" description="Transfer mode">
					<interpretation key="0" text="Not used"/>
					<interpretation key="1" text="Unit transfer mode"/>
					<interpretation key="2" text="Block(4-word) transfer mode"/>
					<interpretation key="3" text="On the fly"/>
				</field>
				<field bitoffset="24" bitlength="2" name="OTF" description="On the fly mode">
					<interpretation key="0" text="N/A"/>
					<interpretation key="1" text="N/A"/>
					<interpretation key="2" text="Read time on the fly"/>
					<interpretation key="3" text="Write time on the fly"/>
				</field>
				<field bitoffset="22" bitlength="2" name="INTS" description="Interrupt mode set">
					<interpretation key="0" text="Polling mode"/>
					<interpretation key="1" text="N/A"/>
					<interpretation key="2" text="Int. whenever transferred"/>
					<interpretation key="3" text="Int. whenever terminated count"/>
				</field>
				<field bitoffset="21" bitlength="1" name="AR" description="Auto-reload and Auto-start after DMA count are 0">
					<interpretation key="0" text="Disable"/>
					<interpretation key="1" text="Enable"/>
				</field>
				<field bitoffset="20" bitlength="1" name="EN" description="DMA H/W enable/disable">
					<interpretation key="0" text="Disable DMA"/>
					<interpretation key="1" text="Enable DMA"/>
				</field>
				<field bitoffset="0" bitlength="20" name="CCNT" description="Current transfer count for ZDMA0"/>					
			</register>
		</registergroup>
		<registergroup name="ZDMA 1" description="General DMA 1 Registers">
			<register name="ZDCON1" description="ZDMA 1 Control Register" address="0x01E80020" size="1" resetvalue="0x0" access="rw">
				<field bitoffset="6" bitlength="2" name="INT" description="Reserved"/>
				<field bitoffset="4" bitlength="2" name="STE" description="Status of DMA channel (Read only)">
					<interpretation key="0" text="Ready"/>
					<interpretation key="1" text="Not TC yet"/>
					<interpretation key="2" text="Terminal Count"/>
					<interpretation key="3" text="N/A"/>
				</field>
				<field bitoffset="2" bitlength="2" name="QDS" description="Disable/Enable External DMA request (nXDREQ)">
					<interpretation key="0" text="Enable"/>
					<interpretation key="1" text="Disable"/>
					<interpretation key="2" text="Disable"/>
					<interpretation key="3" text="Disable"/>
				</field>
				<field bitoffset="0" bitlength="2" name="CMD" description="Software commands">
					<interpretation key="0" text="No command"/>
					<interpretation key="1" text="Starts DMA operation by S/W without nXDREQ"/>
					<interpretation key="2" text="Pauses DMA operation"/>
					<interpretation key="3" text="Cancels DMA operation"/>
				</field>
			</register>
			<register name="ZDISRC1" description="ZDMA 1 initial source address Register" address="0x01E80024" size="4" resetvalue="0x0" access="rw">
				<field bitoffset="30" bitlength="2" name="DST" description="Data size for transfer">
					<interpretation key="0" text="Byte"/>
					<interpretation key="1" text="Half word"/>
					<interpretation key="2" text="Word"/>
					<interpretation key="3" text="Not used"/>
				</field>	
				<field bitoffset="28" bitlength="2" name="DAL" description="Direction of address for load">
					<interpretation key="0" text="N/A"/>
					<interpretation key="1" text="Increment"/>
					<interpretation key="2" text="Decrement"/>
					<interpretation key="3" text="Fixed"/>
				</field>	
				<field bitoffset="0" bitlength="28" name="ISADDR" description="Initial source address for ZDMA1"/>
			</register>
			<register name="ZDIDES1" description="ZDMA 1 initial destination address Register" address="0x01E80028" size="4" resetvalue="0x0" access="rw">
				<field bitoffset="30" bitlength="2" name="OPT" description="DMA internal options. OPT = 10 is recommended">
					<interpretation key="2" text="Normal"/> 
					<interpretation key="3" text="DMA does word-swap or half-word swap"/>
				</field>
				<field bitoffset="28" bitlength="2" name="DAS" description="Direction of address for store">
					<interpretation key="0" text="N/A"/>
					<interpretation key="1" text="Increment"/>
					<interpretation key="2" text="Decrement"/>
					<interpretation key="3" text="Fixed"/>
				</field>
				<field bitoffset="0" bitlength="28" name="IDADDR" description="Initial destination address for ZDMA1"/>					
			</register>
			<register name="ZDICNT1" description="ZDMA 1 initial count register" address="0x01E8002C" size="4" resetvalue="0x0" access="rw">
				<field bitoffset="30" bitlength="2" name="QSC" description="DREQ(DMA request) source selection">
					<interpretation key="0" text="nXDREQ[0]"/>
					<interpretation key="1" text="nXDREQ[1]"/>
					<interpretation key="2" text="N/A"/>
					<interpretation key="3" text="N/A"/>
				</field>
				<field bitoffset="28" bitlength="2" name="QTY" description="DREQ protocol">
					<interpretation key="0" text="Handshake"/>
					<interpretation key="1" text="Single step"/>
					<interpretation key="2" text="Whole Service"/>
					<interpretation key="3" text="Demand"/>
				</field>
				<field bitoffset="26" bitlength="2" name="TMD" description="Transfer mode">
					<interpretation key="0" text="Not used"/>
					<interpretation key="1" text="Unit transfer mode"/>
					<interpretation key="2" text="Block(4-word) transfer mode"/>
					<interpretation key="3" text="On the fly"/>
				</field>
				<field bitoffset="24" bitlength="2" name="OTF" description="On the fly mode">
					<interpretation key="0" text="N/A"/>
					<interpretation key="1" text="N/A"/>
					<interpretation key="2" text="Read time on the fly"/>
					<interpretation key="3" text="Write time on the fly"/>
				</field>
				<field bitoffset="22" bitlength="2" name="INTS" description="Interrupt mode set">
					<interpretation key="0" text="Polling mode"/>
					<interpretation key="1" text="N/A"/>
					<interpretation key="2" text="Int. whenever transferred"/>
					<interpretation key="3" text="Int. whenever terminated count"/>
				</field>
				<field bitoffset="21" bitlength="1" name="AR" description="Auto-reload and Auto-start after DMA count are 0">
					<interpretation key="0" text="Disable"/>
					<interpretation key="1" text="Enable"/>
				</field>
				<field bitoffset="20" bitlength="1" name="EN" description="DMA H/W enable/disable">
					<interpretation key="0" text="Disable DMA"/>
					<interpretation key="1" text="Enable DMA"/>
				</field>
				<field bitoffset="0" bitlength="20" name="ICNT" description="Initial transfer count for ZDMA1"/>					
			</register>
			<register name="ZDCSRC1" description="ZDMA 1 current source address Register" address="0x01E80030" size="4" resetvalue="0x0" access="r">
				<field bitoffset="30" bitlength="2" name="DST" description="Data size for transfer">
					<interpretation key="0" text="Byte"/>
					<interpretation key="1" text="Half word"/>
					<interpretation key="2" text="Word"/>
					<interpretation key="3" text="Not used"/>
				</field>	
				<field bitoffset="28" bitlength="2" name="DAL" description="Direction of address for load">
					<interpretation key="0" text="N/A"/>
					<interpretation key="1" text="Increment"/>
					<interpretation key="2" text="Decrement"/>
					<interpretation key="3" text="Fixed"/>
				</field>	
				<field bitoffset="0" bitlength="28" name="CSADDR" description="Current source address for ZDMA1"/>
			</register>	
			<register name="ZDCDES1" description="ZDMA 1 current destination address Register" address="0x01E80034" size="4" resetvalue="0x0" access="r">
				<field bitoffset="30" bitlength="2" name="OPT" description="DMA internal options. OPT = 10 is recommended">
					<interpretation key="2" text="Normal"/> 
					<interpretation key="3" text="DMA does word-swap or half-word swap"/>
				</field>
				<field bitoffset="28" bitlength="2" name="DAS" description="Direction of address for store">
					<interpretation key="0" text="N/A"/>
					<interpretation key="1" text="Increment"/>
					<interpretation key="2" text="Decrement"/>
					<interpretation key="3" text="Fixed"/>
				</field>
				<field bitoffset="0" bitlength="28" name="CDADDR" description="Current destination address for ZDMA1"/>					
			</register>
			<register name="ZDCCNT1" description="ZDMA 1 current count register" address="0x01E80038" size="4" resetvalue="0x0" access="r">
				<field bitoffset="30" bitlength="2" name="QSC" description="DREQ(DMA request) source selection">
					<interpretation key="0" text="nXDREQ[0]"/>
					<interpretation key="1" text="nXDREQ[1]"/>
					<interpretation key="2" text="N/A"/>
					<interpretation key="3" text="N/A"/>
				</field>
				<field bitoffset="28" bitlength="2" name="QTY" description="DREQ protocol">
					<interpretation key="0" text="Handshake"/>
					<interpretation key="1" text="Single step"/>
					<interpretation key="2" text="Whole Service"/>
					<interpretation key="3" text="Demand"/>
				</field>
				<field bitoffset="26" bitlength="2" name="TMD" description="Transfer mode">
					<interpretation key="0" text="Not used"/>
					<interpretation key="1" text="Unit transfer mode"/>
					<interpretation key="2" text="Block(4-word) transfer mode"/>
					<interpretation key="3" text="On the fly"/>
				</field>
				<field bitoffset="24" bitlength="2" name="OTF" description="On the fly mode">
					<interpretation key="0" text="N/A"/>
					<interpretation key="1" text="N/A"/>
					<interpretation key="2" text="Read time on the fly"/>
					<interpretation key="3" text="Write time on the fly"/>
				</field>
				<field bitoffset="22" bitlength="2" name="INTS" description="Interrupt mode set">
					<interpretation key="0" text="Polling mode"/>
					<interpretation key="1" text="N/A"/>
					<interpretation key="2" text="Int. whenever transferred"/>
					<interpretation key="3" text="Int. whenever terminated count"/>
				</field>
				<field bitoffset="21" bitlength="1" name="AR" description="Auto-reload and Auto-start after DMA count are 0">
					<interpretation key="0" text="Disable"/>
					<interpretation key="1" text="Enable"/>
				</field>
				<field bitoffset="20" bitlength="1" name="EN" description="DMA H/W enable/disable">
					<interpretation key="0" text="Disable DMA"/>
					<interpretation key="1" text="Enable DMA"/>
				</field>
				<field bitoffset="0" bitlength="20" name="CCNT" description="Current transfer count for ZDMA1"/>					
			</register>
		</registergroup>
		<registergroup name="BDMA 0" description="Bridge DMA 0 Registers">
			<register name="BDCON0" description="Bridge DMA 0 Control Register" address="0x01F80000" size="1" resetvalue="0x0" access="rw">
				<field bitoffset="6" bitlength="2" name="INT" description="Reserved"/>
				<field bitoffset="4" bitlength="2" name="STE" description="Status of DMA channel (Read only)">
					<interpretation key="0" text="Ready"/>
					<interpretation key="1" text="Not TC yet"/>
					<interpretation key="2" text="Terminal Count"/>
					<interpretation key="3" text="N/A"/>
				</field>
				<field bitoffset="2" bitlength="2" name="QDS" description="Disable/Enable External/Internal DMA request (UARTn, SIO, IIS, Timer)">
					<interpretation key="0" text="Enable"/>
					<interpretation key="1" text="Disable"/>
					<interpretation key="2" text="Disable"/>
					<interpretation key="3" text="Disable"/>
				</field>
				<field bitoffset="0" bitlength="2" name="CMD" description="Software commands">
					<interpretation key="0" text="No command"/>
					<interpretation key="1" text="Reserved"/>
					<interpretation key="2" text="Reserved"/>
					<interpretation key="3" text="Cancels DMA operation"/>
				</field>
			</register>
			<register name="BDISRC0" description="BDMA 0 initial source address Register" address="0x01F80004" size="4" resetvalue="0x0" access="rw">
				<field bitoffset="30" bitlength="2" name="DST" description="Data size for transfer">
					<interpretation key="0" text="Byte"/>
					<interpretation key="1" text="Half word"/>
					<interpretation key="2" text="Word"/>
					<interpretation key="3" text="Not used"/>
				</field>	
				<field bitoffset="28" bitlength="2" name="DAL" description="Direction of address for load">
					<interpretation key="0" text="N/A"/>
					<interpretation key="1" text="Increment"/>
					<interpretation key="2" text="Decrement"/>
					<interpretation key="3" text="Internal peripheral (fixed address)"/>
				</field>	
				<field bitoffset="0" bitlength="28" name="ISADDR" description="Initial source address for BDMA0"/>
			</register>
			<register name="BDIDES0" description="BDMA 0 initial destination address Register" address="0x01F80008" size="4" resetvalue="0x0" access="rw">
				<field bitoffset="30" bitlength="2" name="TDM" description="Transfer direction mode">
					<interpretation key="0" text="Reserved"/> 
					<interpretation key="1" text="M2IO (from external memory to internal peripheral)"/>
					<interpretation key="2" text="IO2M (from internal peripheral to external memory)"/> 
					<interpretation key="3" text="IO2IO (from internal peripheral to internal peripheral)"/>
				</field>
				<field bitoffset="28" bitlength="2" name="DAS" description="Direction of address for store">
					<interpretation key="0" text="N/A"/>
					<interpretation key="1" text="Increment"/>
					<interpretation key="2" text="Decrement"/>
					<interpretation key="3" text="Internal peripheral (fixed address)"/>
				</field>
				<field bitoffset="0" bitlength="28" name="IDADDR" description="Initial destination address for BDMA0"/>					
			</register>
			<register name="BDICNT0" description="BDMA 0 initial count register" address="0x01F8000C" size="4" resetvalue="0x0" access="rw">
				<field bitoffset="30" bitlength="2" name="QSC" description="DMA request source selection">
					<interpretation key="0" text="N/A"/>
					<interpretation key="1" text="IIS"/>
					<interpretation key="2" text="UART0"/>
					<interpretation key="3" text="SIO"/>
				</field>
				<field bitoffset="28" bitlength="2" name="Reserved" description="Reserved"/>
				<field bitoffset="26" bitlength="2" name="Reserved" description="Reserved"/>
				<field bitoffset="24" bitlength="2" name="Reserved" description="Reserved"/>
				<field bitoffset="22" bitlength="2" name="INTS" description="Interrupt mode set">
					<interpretation key="0" text="Polling mode"/>
					<interpretation key="1" text="N/A"/>
					<interpretation key="2" text="Int. whenever transferred"/>
					<interpretation key="3" text="Int. whenever terminated count"/>
				</field>
				<field bitoffset="21" bitlength="1" name="AR" description="Auto-reload and Auto-start after DMA count are 0">
					<interpretation key="0" text="Disable"/>
					<interpretation key="1" text="Enable"/>
				</field>
				<field bitoffset="20" bitlength="1" name="EN" description="DMA H/W enable/disable">
					<interpretation key="0" text="Disable DMA"/>
					<interpretation key="1" text="Enable DMA"/>
				</field>
				<field bitoffset="0" bitlength="20" name="ICNT" description="Initial transfer count for ZDMA0"/>					
			</register>			
			<register name="BDCSRC0" description="BDMA 0 current source address Register" address="0x01F80010" size="4" resetvalue="0x0" access="r">
				<field bitoffset="30" bitlength="2" name="DST" description="Data size for transfer">
					<interpretation key="0" text="Byte"/>
					<interpretation key="1" text="Half word"/>
					<interpretation key="2" text="Word"/>
					<interpretation key="3" text="Not used"/>
				</field>	
				<field bitoffset="28" bitlength="2" name="DAL" description="Direction of address for load">
					<interpretation key="0" text="N/A"/>
					<interpretation key="1" text="Increment"/>
					<interpretation key="2" text="Decrement"/>
					<interpretation key="3" text="Internal peripheral (fixed address)"/>
				</field>	
				<field bitoffset="0" bitlength="28" name="ISADDR" description="Current source address for BDMA0"/>
			</register>
			<register name="BDCDES0" description="BDMA 0 current destination address Register" address="0x01F80014" size="4" resetvalue="0x0" access="r">
				<field bitoffset="30" bitlength="2" name="TDM" description="Transfer direction mode">
					<interpretation key="0" text="Reserved"/> 
					<interpretation key="1" text="M2IO (from external memory to internal peripheral)"/>
					<interpretation key="2" text="IO2M (from internal peripheral to external memory)"/> 
					<interpretation key="3" text="IO2IO (from internal peripheral to internal peripheral)"/>
				</field>
				<field bitoffset="28" bitlength="2" name="DAS" description="Direction of address for store">
					<interpretation key="0" text="N/A"/>
					<interpretation key="1" text="Increment"/>
					<interpretation key="2" text="Decrement"/>
					<interpretation key="3" text="Internal peripheral (fixed address)"/>
				</field>
				<field bitoffset="0" bitlength="28" name="CDADDR" description="Current destination address for BDMA0"/>					
			</register>
			<register name="BDCCNT0" description="BDMA 0 current count register" address="0x01F80018" size="4" resetvalue="0x0" access="r">
				<field bitoffset="30" bitlength="2" name="QSC" description="DMA request source selection">
					<interpretation key="0" text="N/A"/>
					<interpretation key="1" text="IIS"/>
					<interpretation key="2" text="UART0"/>
					<interpretation key="3" text="SIO"/>
				</field>
				<field bitoffset="28" bitlength="2" name="Reserved" description="Reserved"/>
				<field bitoffset="26" bitlength="2" name="Reserved" description="Reserved"/>
				<field bitoffset="24" bitlength="2" name="Reserved" description="Reserved"/>
				<field bitoffset="22" bitlength="2" name="INTS" description="Interrupt mode set">
					<interpretation key="0" text="Polling mode"/>
					<interpretation key="1" text="N/A"/>
					<interpretation key="2" text="Int. whenever transferred"/>
					<interpretation key="3" text="Int. whenever terminated count"/>
				</field>
				<field bitoffset="21" bitlength="1" name="AR" description="Auto-reload and Auto-start after DMA count are 0">
					<interpretation key="0" text="Disable"/>
					<interpretation key="1" text="Enable"/>
				</field>
				<field bitoffset="20" bitlength="1" name="EN" description="DMA H/W enable/disable">
					<interpretation key="0" text="Disable DMA"/>
					<interpretation key="1" text="Enable DMA"/>
				</field>
				<field bitoffset="0" bitlength="20" name="CCNT" description="Current transfer count for ZDMA0"/>					
			</register>			
		</registergroup>
		<registergroup name="BDMA 1" description="Bridge DMA 1 Registers">
			<register name="BDCON1" description="Bridge DMA 1 Control Register" address="0x01F80020" size="1" resetvalue="0x0" access="rw">
				<field bitoffset="6" bitlength="2" name="INT" description="Reserved"/>
				<field bitoffset="4" bitlength="2" name="STE" description="Status of DMA channel (Read only)">
					<interpretation key="0" text="Ready"/>
					<interpretation key="1" text="Not TC yet"/>
					<interpretation key="2" text="Terminal Count"/>
					<interpretation key="3" text="N/A"/>
				</field>
				<field bitoffset="2" bitlength="2" name="QDS" description="Disable/Enable External/Internal DMA request (UARTn, SIO, IIS, Timer)">
					<interpretation key="0" text="Enable"/>
					<interpretation key="1" text="Disable"/>
					<interpretation key="2" text="Disable"/>
					<interpretation key="3" text="Disable"/>
				</field>
				<field bitoffset="0" bitlength="2" name="CMD" description="Software commands">
					<interpretation key="0" text="No command"/>
					<interpretation key="1" text="Reserved"/>
					<interpretation key="2" text="Reserved"/>
					<interpretation key="3" text="Cancels DMA operation"/>
				</field>
			</register>
			<register name="BDISRC1" description="BDMA 1 initial source address Register" address="0x01F80024" size="4" resetvalue="0x0" access="rw">
				<field bitoffset="30" bitlength="2" name="DST" description="Data size for transfer">
					<interpretation key="0" text="Byte"/>
					<interpretation key="1" text="Half word"/>
					<interpretation key="2" text="Word"/>
					<interpretation key="3" text="Not used"/>
				</field>	
				<field bitoffset="28" bitlength="2" name="DAL" description="Direction of address for load">
					<interpretation key="0" text="N/A"/>
					<interpretation key="1" text="Increment"/>
					<interpretation key="2" text="Decrement"/>
					<interpretation key="3" text="Internal peripheral (fixed address)"/>
				</field>	
				<field bitoffset="0" bitlength="28" name="ISADDR" description="Initial source address for BDMA1"/>
			</register>
			<register name="BDIDES1" description="BDMA 1 initial destination address Register" address="0x01F80028" size="4" resetvalue="0x0" access="rw">
				<field bitoffset="30" bitlength="2" name="TDM" description="Transfer direction mode">
					<interpretation key="0" text="Reserved"/> 
					<interpretation key="1" text="M2IO (from external memory to internal peripheral)"/>
					<interpretation key="2" text="IO2M (from internal peripheral to external memory)"/> 
					<interpretation key="3" text="IO2IO (from internal peripheral to internal peripheral)"/>
				</field>
				<field bitoffset="28" bitlength="2" name="DAS" description="Direction of address for store">
					<interpretation key="0" text="N/A"/>
					<interpretation key="1" text="Increment"/>
					<interpretation key="2" text="Decrement"/>
					<interpretation key="3" text="Internal peripheral (fixed address)"/>
				</field>
				<field bitoffset="0" bitlength="28" name="IDADDR" description="Initial destination address for BDMA1"/>					
			</register>
			<register name="BDICNT1" description="BDMA 1 initial count register" address="0x01F8002C" size="4" resetvalue="0x0" access="rw">
				<field bitoffset="30" bitlength="2" name="QSC" description="DMA request source selection">
					<interpretation key="0" text="N/A"/>
					<interpretation key="1" text="Timer"/>
					<interpretation key="2" text="UART1"/>
					<interpretation key="3" text="SIO"/>
				</field>
				<field bitoffset="28" bitlength="2" name="Reserved" description="Reserved"/>
				<field bitoffset="26" bitlength="2" name="Reserved" description="Reserved"/>
				<field bitoffset="24" bitlength="2" name="Reserved" description="Reserved"/>
				<field bitoffset="22" bitlength="2" name="INTS" description="Interrupt mode set">
					<interpretation key="0" text="Polling mode"/>
					<interpretation key="1" text="N/A"/>
					<interpretation key="2" text="Int. whenever transferred"/>
					<interpretation key="3" text="Int. whenever terminated count"/>
				</field>
				<field bitoffset="21" bitlength="1" name="AR" description="Auto-reload and Auto-start after DMA count are 0">
					<interpretation key="0" text="Disable"/>
					<interpretation key="1" text="Enable"/>
				</field>
				<field bitoffset="20" bitlength="1" name="EN" description="DMA H/W enable/disable">
					<interpretation key="0" text="Disable DMA"/>
					<interpretation key="1" text="Enable DMA"/>
				</field>
				<field bitoffset="0" bitlength="20" name="ICNT" description="Initial transfer count for BDMA1"/>					
			</register>			
			<register name="BDCSRC1" description="BDMA 1 current source address Register" address="0x01F80030" size="4" resetvalue="0x0" access="r">
				<field bitoffset="30" bitlength="2" name="DST" description="Data size for transfer">
					<interpretation key="0" text="Byte"/>
					<interpretation key="1" text="Half word"/>
					<interpretation key="2" text="Word"/>
					<interpretation key="3" text="Not used"/>
				</field>	
				<field bitoffset="28" bitlength="2" name="DAL" description="Direction of address for load">
					<interpretation key="0" text="N/A"/>
					<interpretation key="1" text="Increment"/>
					<interpretation key="2" text="Decrement"/>
					<interpretation key="3" text="Internal peripheral (fixed address)"/>
				</field>	
				<field bitoffset="0" bitlength="28" name="CSADDR" description="Current source address for BDMA1"/>
			</register>
			<register name="BDCDES1" description="BDMA 1 current destination address Register" address="0x01F80034" size="4" resetvalue="0x0" access="r">
				<field bitoffset="30" bitlength="2" name="TDM" description="Transfer direction mode">
					<interpretation key="0" text="Reserved"/> 
					<interpretation key="1" text="M2IO (from external memory to internal peripheral)"/>
					<interpretation key="2" text="IO2M (from internal peripheral to external memory)"/> 
					<interpretation key="3" text="IO2IO (from internal peripheral to internal peripheral)"/>
				</field>
				<field bitoffset="28" bitlength="2" name="DAS" description="Direction of address for store">
					<interpretation key="0" text="N/A"/>
					<interpretation key="1" text="Increment"/>
					<interpretation key="2" text="Decrement"/>
					<interpretation key="3" text="Internal peripheral (fixed address)"/>
				</field>
				<field bitoffset="0" bitlength="28" name="CDADDR" description="Current destination address for BDMA1"/>					
			</register>
			<register name="BDCCNT1" description="BDMA 1 current count register" address="0x01F80038" size="4" resetvalue="0x0" access="r">
				<field bitoffset="30" bitlength="2" name="QSC" description="DMA request source selection">
					<interpretation key="0" text="N/A"/>
					<interpretation key="1" text="Timer"/>
					<interpretation key="2" text="UART1"/>
					<interpretation key="3" text="SIO"/>
				</field>
				<field bitoffset="28" bitlength="2" name="Reserved" description="Reserved"/>
				<field bitoffset="26" bitlength="2" name="Reserved" description="Reserved"/>
				<field bitoffset="24" bitlength="2" name="Reserved" description="Reserved"/>
				<field bitoffset="22" bitlength="2" name="INTS" description="Interrupt mode set">
					<interpretation key="0" text="Polling mode"/>
					<interpretation key="1" text="N/A"/>
					<interpretation key="2" text="Int. whenever transferred"/>
					<interpretation key="3" text="Int. whenever terminated count"/>
				</field>
				<field bitoffset="21" bitlength="1" name="AR" description="Auto-reload and Auto-start after DMA count are 0">
					<interpretation key="0" text="Disable"/>
					<interpretation key="1" text="Enable"/>
				</field>
				<field bitoffset="20" bitlength="1" name="EN" description="DMA H/W enable/disable">
					<interpretation key="0" text="Disable DMA"/>
					<interpretation key="1" text="Enable DMA"/>
				</field>
				<field bitoffset="0" bitlength="20" name="CCNT" description="Current transfer count for BDMA1"/>					
			</register>			
		</registergroup>
	</group>
	<group name="IO" description="I/O PORTS">
		<registergroup name="Port A" description="Port A Control Registers">
			<register name="PCONA" description="Configures the pins of port A" address="0x01D20000" size="2" resetvalue="0x3ff" access="rw">
				<field bitoffset="9"  bitlength="1" name="PA9"  description="Output/ADDR24">
					<interpretation key="0" text="Output"/>
					<interpretation key="1" text="ADDR24"/>
				</field>
				<field bitoffset="8"  bitlength="1" name="PA8"  description="Output/ADDR23">
					<interpretation key="0" text="Output"/>
					<interpretation key="1" text="ADDR23"/>
				</field>
				<field bitoffset="7"  bitlength="1" name="PA7"  description="Output/ADDR22">
					<interpretation key="0" text="Output"/>
					<interpretation key="1" text="ADDR22"/>
				</field>
				<field bitoffset="6"  bitlength="1" name="PA6"  description="Output/ADDR21">
					<interpretation key="0" text="Output"/>
					<interpretation key="1" text="ADDR21"/>
				</field>
				<field bitoffset="5"  bitlength="1" name="PA5"  description="Output/ADDR20">
					<interpretation key="0" text="Output"/>
					<interpretation key="1" text="ADDR20"/>
				</field>
				<field bitoffset="4"  bitlength="1" name="PA4"  description="Output/ADDR19">
					<interpretation key="0" text="Output"/>
					<interpretation key="1" text="ADDR19"/>
				</field>
				<field bitoffset="3"  bitlength="1" name="PA3"  description="Output/ADDR18">
					<interpretation key="0" text="Output"/>
					<interpretation key="1" text="ADDR18"/>
				</field>
				<field bitoffset="2"  bitlength="1" name="PA2"  description="Output/ADDR17">
					<interpretation key="0" text="Output"/>
					<interpretation key="1" text="ADDR17"/>
				</field>
				<field bitoffset="1"  bitlength="1" name="PA1"  description="Output/ADDR16">
					<interpretation key="0" text="Output"/>
					<interpretation key="1" text="ADDR16"/>
				</field>
				<field bitoffset="0"  bitlength="1" name="PA0"  description="Output/ADDR0">
					<interpretation key="0" text="Output"/>
					<interpretation key="1" text="ADDR0"/>
				</field>
			</register>
			<register name="PDATA" description="The data register for port A" address="0x01D20004" size="2" access="rw">
				<field bitoffset="0"  bitlength="10" name="PA" description=""/>
			</register>				
		</registergroup>
		<registergroup name="Port B" description="Port B Control Registers">
			<register name="PCONB" description="Configures the pins of port B" address="0x01D20008" size="2" resetvalue="0x7ff" access="rw">
				<field bitoffset="10" bitlength="1" name="PB10" description="Output/nGCS5">
					<interpretation key="0" text="Output"/>
					<interpretation key="1" text="nGCS5"/>
				</field>
				<field bitoffset="9" bitlength="1" name="PB9" description="Output/nGCS4">
					<interpretation key="0" text="Output"/>
					<interpretation key="1" text="nGCS4"/>
				</field>
				<field bitoffset="8" bitlength="1" name="PB8" description="Output/nGCS3">
					<interpretation key="0" text="Output"/>
					<interpretation key="1" text="nGCS3"/>
				</field>
				<field bitoffset="7" bitlength="1" name="PB7" description="Output/nGCS2">
					<interpretation key="0" text="Output"/>
					<interpretation key="1" text="nGCS2"/>
				</field>
				<field bitoffset="6" bitlength="1" name="PB6" description="Output/nGCS1">
					<interpretation key="0" text="Output"/>
					<interpretation key="1" text="nGCS1"/>
				</field>		
				<field bitoffset="5" bitlength="1" name="PB5" description="Output/nWBE3/nBE3/DQM3">
					<interpretation key="0" text="Output"/>
					<interpretation key="1" text="nWBE3/nBE3/DQM3"/>
				</field>		
				<field bitoffset="4" bitlength="1" name="PB4" description="Output/nWBE2/nBE2/DQM2">
					<interpretation key="0" text="Output"/>
					<interpretation key="1" text="nWBE2/nBE2/DQM2"/>
				</field>		
				<field bitoffset="3" bitlength="1" name="PB3" description="Output/nSRAS/nCAS3">
					<interpretation key="0" text="Output"/>
					<interpretation key="1" text="nSRAS/nCAS3"/>
				</field>		
				<field bitoffset="2" bitlength="1" name="PB2" description="Output/nSCAS/nCAS2">
					<interpretation key="0" text="Output"/>
					<interpretation key="1" text="nSCAS/nCAS2"/>
				</field>
				<field bitoffset="1" bitlength="1" name="PB1" description="Output/SCLK">
					<interpretation key="0" text="Output"/>
					<interpretation key="1" text="SCLK"/>
				</field>
				<field bitoffset="0" bitlength="1" name="PB0" description="Output/SCKE">
					<interpretation key="0" text="Output"/>
					<interpretation key="1" text="SCKE"/>
				</field>			
			</register>
			<register name="PDATB" description="The data register for port B" address="0x01D2000C" size="2" access="rw">
				<field bitoffset="0"  bitlength="11" name="PB" description=""/>
			</register>				
		</registergroup>
		<registergroup name="Port C" description="Port C Control Registers">
			<register name="PCONC" description="Configures the pins of port C" address="0x01D20010" size="4" resetvalue="0xaaaaaaaa" access="rw">
				<field bitoffset="30" bitlength="2" name="PC15" description="Input/Output/DATA31/nCTS0">
					<interpretation key="0" text="Input"/>
					<interpretation key="1" text="Output"/>
					<interpretation key="2" text="DATA31"/>
					<interpretation key="3" text="nCTS0"/>
				</field>
				<field bitoffset="28" bitlength="2" name="PC14" description="Input/Output/DATA30/nRTS0">
					<interpretation key="0" text="Input"/>
					<interpretation key="1" text="Output"/>
					<interpretation key="2" text="DATA30"/>
					<interpretation key="3" text="nRTS0"/>
				</field>
				<field bitoffset="26" bitlength="2" name="PC13" description="Input/Output/DATA29/RxD1">
					<interpretation key="0" text="Input"/>
					<interpretation key="1" text="Output"/>
					<interpretation key="2" text="DATA29"/>
					<interpretation key="3" text="RxD1"/>
				</field>
				<field bitoffset="24" bitlength="2" name="PC12" description="Input/Output/DATA28/TxD1">
					<interpretation key="0" text="Input"/>
					<interpretation key="1" text="Output"/>
					<interpretation key="2" text="DATA28"/>
					<interpretation key="3" text="TxD1"/>
				</field>
				<field bitoffset="22" bitlength="2" name="PC11" description="Input/Output/DATA27/nCTS1">
					<interpretation key="0" text="Input"/>
					<interpretation key="1" text="Output"/>
					<interpretation key="2" text="DATA27"/>
					<interpretation key="3" text="nCTS1"/>
				</field>
				<field bitoffset="20" bitlength="2" name="PC10" description="Input/Output/DATA26/nRTS1">
					<interpretation key="0" text="Input"/>
					<interpretation key="1" text="Output"/>
					<interpretation key="2" text="DATA26"/>
					<interpretation key="3" text="nRTS1"/>
				</field>
				<field bitoffset="18" bitlength="2" name="PC9" description="Input/Output/DATA25/nXDREQ1">
					<interpretation key="0" text="Input"/>
					<interpretation key="1" text="Output"/>
					<interpretation key="2" text="DATA25"/>
					<interpretation key="3" text="nXDREQ1"/>
				</field>
				<field bitoffset="16" bitlength="2" name="PC8" description="Input/Output/DATA24/nXDACK1">
					<interpretation key="0" text="Input"/>
					<interpretation key="1" text="Output"/>
					<interpretation key="2" text="DATA24"/>
					<interpretation key="3" text="nXDACK1"/>
				</field>
				<field bitoffset="14" bitlength="2" name="PC7" description="Input/Output/DATA23/VD4">
					<interpretation key="0" text="Input"/>
					<interpretation key="1" text="Output"/>
					<interpretation key="2" text="DATA23"/>
					<interpretation key="3" text="VD4"/>
				</field>
				<field bitoffset="12" bitlength="2" name="PC6" description="Input/Output/DATA22/VD5">
					<interpretation key="0" text="Input"/>
					<interpretation key="1" text="Output"/>
					<interpretation key="2" text="DATA22"/>
					<interpretation key="3" text="VD5"/>
				</field>
				<field bitoffset="10" bitlength="2" name="PC5" description="Input/Output/DATA21/VD6">
					<interpretation key="0" text="Input"/>
					<interpretation key="1" text="Output"/>
					<interpretation key="2" text="DATA21"/>
					<interpretation key="3" text="VD6"/>
				</field>
				<field bitoffset="8" bitlength="2" name="PC4" description="Input/Output/DATA20/VD7">
					<interpretation key="0" text="Input"/>
					<interpretation key="1" text="Output"/>
					<interpretation key="2" text="DATA20"/>
					<interpretation key="3" text="VD7"/>
				</field>
				<field bitoffset="6" bitlength="2" name="PC3" description="Input/Output/DATA19/IISCLK">
					<interpretation key="0" text="Input"/>
					<interpretation key="1" text="Output"/>
					<interpretation key="2" text="DATA19"/>
					<interpretation key="3" text="IISCLK"/>
				</field>
				<field bitoffset="4" bitlength="2" name="PC2" description="Input/Output/DATA18/IISDI">
					<interpretation key="0" text="Input"/>
					<interpretation key="1" text="Output"/>
					<interpretation key="2" text="DATA18"/>
					<interpretation key="3" text="IISDI"/>
				</field>
				<field bitoffset="2" bitlength="2" name="PC1" description="Input/Output/DATA17/IISDO">
					<interpretation key="0" text="Input"/>
					<interpretation key="1" text="Output"/>
					<interpretation key="2" text="DATA17"/>
					<interpretation key="3" text="IISDO"/>
				</field>
				<field bitoffset="0" bitlength="2" name="PC0" description="Input/Output/DATA16/IISLRCK">
					<interpretation key="0" text="Input"/>
					<interpretation key="1" text="Output"/>
					<interpretation key="2" text="DATA16"/>
					<interpretation key="3" text="IISLRCK"/>
				</field>
			</register>
			<register name="PDATC" description="The data register for port C" address="0x01D20014" size="2" access="rw">
				<field bitoffset="0"  bitlength="16" name="PC" description=""/>
			</register>				
			<register name="PUPC" description="Pull-up disable register for port C" address="0x01D20018" size="2" resetvalue="0x0" access="rw">
				<field bitoffset="0"  bitlength="16" name="PC" description=""/>
			</register>				
		</registergroup>
		<registergroup name="Port D" description="Port D Control Registers">
			<register name="PCOND" description="Configures the pins of port D" address="0x01D2001C" size="2" resetvalue="0x0" access="rw">
				<field bitoffset="14" bitlength="2" name="PD7" description="Input/Output/VFRAME">
					<interpretation key="0" text="Input"/>
					<interpretation key="1" text="Output"/>
					<interpretation key="2" text="VFRAME"/>
					<interpretation key="3" text="Reserved"/>
				</field>
				<field bitoffset="12" bitlength="2" name="PD6" description="Input/Output/VM">
					<interpretation key="0" text="Input"/>
					<interpretation key="1" text="Output"/>
					<interpretation key="2" text="VM"/>
					<interpretation key="3" text="Reserved"/>
				</field>
				<field bitoffset="10" bitlength="2" name="PD5" description="Input/Output/VLINE">
					<interpretation key="0" text="Input"/>
					<interpretation key="1" text="Output"/>
					<interpretation key="2" text="VLINE"/>
					<interpretation key="3" text="Reserved"/>
				</field>
				<field bitoffset="8" bitlength="2" name="PD4" description="Input/Output/VCLK">
					<interpretation key="0" text="Input"/>
					<interpretation key="1" text="Output"/>
					<interpretation key="2" text="VCLK"/>
					<interpretation key="3" text="Reserved"/>
				</field>
				<field bitoffset="6" bitlength="2" name="PD3" description="Input/Output/VD3">
					<interpretation key="0" text="Input"/>
					<interpretation key="1" text="Output"/>
					<interpretation key="2" text="VD3"/>
					<interpretation key="3" text="Reserved"/>
				</field>
				<field bitoffset="4" bitlength="2" name="PD2" description="Input/Output/VD2">
					<interpretation key="0" text="Input"/>
					<interpretation key="1" text="Output"/>
					<interpretation key="2" text="VD2"/>
					<interpretation key="3" text="Reserved"/>
				</field>
				<field bitoffset="2" bitlength="2" name="PD1" description="Input/Output/VD1">
					<interpretation key="0" text="Input"/>
					<interpretation key="1" text="Output"/>
					<interpretation key="2" text="VD1"/>
					<interpretation key="3" text="Reserved"/>
				</field>
				<field bitoffset="0" bitlength="2" name="PD0" description="Input/Output/VD0">
					<interpretation key="0" text="Input"/>
					<interpretation key="1" text="Output"/>
					<interpretation key="2" text="VD0"/>
					<interpretation key="3" text="Reserved"/>
				</field>
			</register>
			<register name="PDATD" description="The data register for port D" address="0x01D20020" size="1" access="rw">
				<field bitoffset="0"  bitlength="8" name="PD" description=""/>
			</register>				
			<register name="PUPD" description="Pull-up disable register for port D" address="0x01D20024" size="1" resetvalue="0x0" access="rw">
				<field bitoffset="0"  bitlength="8" name="PD" description=""/>
			</register>				
		</registergroup>
		<registergroup name="Port E" description="Port E Control Registers">
			<register name="PCONE" description="Configures the pins of port E" address="0x01D20028" size="3" resetvalue="0x0" access="rw">
				<field bitoffset="16" bitlength="2" name="PE8" description="Output/CODECLK">
					<interpretation key="0" text="Reserved(ENDIAN)"/>
					<interpretation key="1" text="Output"/>
					<interpretation key="2" text="CODECLK"/>
					<interpretation key="3" text="Reserved"/>
				</field>
			<field bitoffset="14" bitlength="2" name="PE7" description="Input/Output/TOUT4/VD7">
					<interpretation key="0" text="Input"/>
					<interpretation key="1" text="Output"/>
					<interpretation key="2" text="TOUT4"/>
					<interpretation key="3" text="VD7"/>
				</field>
				<field bitoffset="12" bitlength="2" name="PE6" description="Input/Output/TOUT3/VD6">
					<interpretation key="0" text="Input"/>
					<interpretation key="1" text="Output"/>
					<interpretation key="2" text="TOUT3"/>
					<interpretation key="3" text="VD6"/>
				</field>
				<field bitoffset="10" bitlength="2" name="PE5" description="Input/Output/TOUT2/TCLK">
					<interpretation key="0" text="Input"/>
					<interpretation key="1" text="Output"/>
					<interpretation key="2" text="TOUT2"/>
					<interpretation key="3" text="TCLK in"/>
				</field>
				<field bitoffset="8" bitlength="2" name="PE4" description="Input/Output/TOUT1/TCLK">
					<interpretation key="0" text="Input"/>
					<interpretation key="1" text="Output"/>
					<interpretation key="2" text="TOUT1"/>
					<interpretation key="3" text="TCLK in"/>
				</field>
				<field bitoffset="6" bitlength="2" name="PE3" description="Input/Output/TOUT0">
					<interpretation key="0" text="Input"/>
					<interpretation key="1" text="Output"/>
					<interpretation key="2" text="TOUT0"/>
					<interpretation key="3" text="Reserved"/>
				</field>
				<field bitoffset="4" bitlength="2" name="PE2" description="Input/Output/RxD0">
					<interpretation key="0" text="Input"/>
					<interpretation key="1" text="Output"/>
					<interpretation key="2" text="RxD0"/>
					<interpretation key="3" text="Reserved"/>
				</field>
				<field bitoffset="2" bitlength="2" name="PE1" description="Input/Output/TxD0">
					<interpretation key="0" text="Input"/>
					<interpretation key="1" text="Output"/>
					<interpretation key="2" text="TxD0"/>
					<interpretation key="3" text="Reserved"/>
				</field>
				<field bitoffset="0" bitlength="2" name="PE0" description="Input/Output/Fpllo/Fout">
					<interpretation key="0" text="Input"/>
					<interpretation key="1" text="Output"/>
					<interpretation key="2" text="Fpllo out"/>
					<interpretation key="3" text="Fout out"/>
				</field>
			</register>
			<register name="PDATE" description="The data register for port E" address="0x01D2002C" size="2" access="rw">
				<field bitoffset="0"  bitlength="9" name="PE" description=""/>
			</register>				
			<register name="PUPE" description="Pull-up disable register for port E" address="0x01D20030" size="2" resetvalue="0x0" access="rw">
				<field bitoffset="0"  bitlength="8" name="PE" description=""/>
			</register>				
		</registergroup>
		<registergroup name="Port F" description="Port F Control Registers">
			<register name="PCONF" description="Configures the pins of port F" address="0x01D20034" size="3" resetvalue="0x0" access="rw">
				<field bitoffset="19" bitlength="3" name="PE8" description="Input/Output/nCTS1/SIOCLK/IISCLK">
					<interpretation key="0" text="Input"/>
					<interpretation key="1" text="Output"/>
					<interpretation key="2" text="nCTS1"/>
					<interpretation key="3" text="SIOCLK"/>
					<interpretation key="4" text="IISCLK"/>
					<interpretation key="5" text="Reserved"/>
					<interpretation key="6" text="Reserved"/>
					<interpretation key="7" text="Reserved"/>
				</field>
				<field bitoffset="16" bitlength="3" name="PE7" description="Input/Output/RxD1/SIORxD/IISDI">
					<interpretation key="0" text="Input"/>
					<interpretation key="1" text="Output"/>
					<interpretation key="2" text="RxD1"/>
					<interpretation key="3" text="SIORxD"/>
					<interpretation key="4" text="IISDI"/>
					<interpretation key="5" text="Reserved"/>
					<interpretation key="6" text="Reserved"/>
					<interpretation key="7" text="Reserved"/>
				</field>
				<field bitoffset="13" bitlength="3" name="PE6" description="Input/Output/TxD1/SIORDY/IISDO">
					<interpretation key="0" text="Input"/>
					<interpretation key="1" text="Output"/>
					<interpretation key="2" text="TxD1"/>
					<interpretation key="3" text="SIORDY"/>
					<interpretation key="4" text="IISDO"/>
					<interpretation key="5" text="Reserved"/>
					<interpretation key="6" text="Reserved"/>
					<interpretation key="7" text="Reserved"/>
				</field>
				<field bitoffset="10" bitlength="3" name="PE5" description="Input/Output/nRTS1/SIOTxD/IISLRCK">
					<interpretation key="0" text="Input"/>
					<interpretation key="1" text="Output"/>
					<interpretation key="2" text="nRTS1"/>
					<interpretation key="3" text="SIOTxD"/>
					<interpretation key="4" text="IISLRCK"/>
					<interpretation key="5" text="Reserved"/>
					<interpretation key="6" text="Reserved"/>
					<interpretation key="7" text="Reserved"/>
				</field>
				<field bitoffset="8" bitlength="2" name="PE4" description="Input/Output/nXBREQ/nXDREQ0">
					<interpretation key="0" text="Input"/>
					<interpretation key="1" text="Output"/>
					<interpretation key="2" text="nXBREQ"/>
					<interpretation key="3" text="nXDREQ0"/>
				</field>
				<field bitoffset="6" bitlength="2" name="PE3" description="Input/Output/nXBACK/nXDACK0">
					<interpretation key="0" text="Input"/>
					<interpretation key="1" text="Output"/>
					<interpretation key="2" text="nXBACK"/>
					<interpretation key="3" text="nXDACK0"/>
				</field>
				<field bitoffset="4" bitlength="2" name="PE2" description="Input/Output/nWAIT">
					<interpretation key="0" text="Input"/>
					<interpretation key="1" text="Output"/>
					<interpretation key="2" text="nWAIT"/>
					<interpretation key="3" text="Reserved"/>
				</field>
				<field bitoffset="2" bitlength="2" name="PE1" description="Input/Output/IICSDA">
					<interpretation key="0" text="Input"/>
					<interpretation key="1" text="Output"/>
					<interpretation key="2" text="IICSDA"/>
					<interpretation key="3" text="Reserved"/>
				</field>
				<field bitoffset="0" bitlength="2" name="PE0" description="Input/Output/IICSCL">
					<interpretation key="0" text="Input"/>
					<interpretation key="1" text="Output"/>
					<interpretation key="2" text="IICSCL"/>
					<interpretation key="3" text="Reserved"/>
				</field>
			</register>
			<register name="PDATF" description="The data register for port F" address="0x01D20038" size="2" access="rw">
				<field bitoffset="0"  bitlength="9" name="PF" description=""/>
			</register>				
			<register name="PUPF" description="Pull-up disable register for port F" address="0x01D2003C" size="2" resetvalue="0x0" access="rw">
				<field bitoffset="0"  bitlength="9" name="PF" description=""/>
			</register>				
			</registergroup>
		<registergroup name="Port G" description="Port G Control Registers">
			<register name="PCONG" description="Configures the pins of port G" address="0x01D20040" size="2" resetvalue="0x0" access="rw">
				<field bitoffset="14" bitlength="2" name="PG7" description="Input/Output/IISLRCK/EINT7">
					<interpretation key="0" text="Input"/>
					<interpretation key="1" text="Output"/>
					<interpretation key="2" text="IISLRCK"/>
					<interpretation key="3" text="EINT7"/>
				</field>
				<field bitoffset="12" bitlength="2" name="PG6" description="Input/Output/IISDO/EINT6">
					<interpretation key="0" text="Input"/>
					<interpretation key="1" text="Output"/>
					<interpretation key="2" text="IISDO"/>
					<interpretation key="3" text="EINT6"/>
				</field>
				<field bitoffset="10" bitlength="2" name="PG5" description="Input/Output/IISDI/EINT5">
					<interpretation key="0" text="Input"/>
					<interpretation key="1" text="Output"/>
					<interpretation key="2" text="IISDI"/>
					<interpretation key="3" text="EINT5"/>
				</field>
				<field bitoffset="8"  bitlength="2" name="PG4" description="Input/Output/IISCLK/EINT4">
					<interpretation key="0" text="Input"/>
					<interpretation key="1" text="Output"/>
					<interpretation key="2" text="IISCLK"/>
					<interpretation key="3" text="EINT4"/>
				</field>
				<field bitoffset="6"  bitlength="2" name="PG3" description="Input/Output/nRTS0/EINT3">
					<interpretation key="0" text="Input"/>
					<interpretation key="1" text="Output"/>
					<interpretation key="2" text="nRTS0"/>
					<interpretation key="3" text="EINT3"/>
				</field>
				<field bitoffset="4"  bitlength="2" name="PG2" description="Input/Output/nCTS0/EINT2">
					<interpretation key="0" text="Input"/>
					<interpretation key="1" text="Output"/>
					<interpretation key="2" text="nCTS0"/>
					<interpretation key="3" text="EINT2"/>
				</field>
				<field bitoffset="2"  bitlength="2" name="PG1" description="Input/Output/VD5/EINT1">
					<interpretation key="0" text="Input"/>
					<interpretation key="1" text="Output"/>
					<interpretation key="2" text="VD5"/>
					<interpretation key="3" text="EINT1"/>
				</field>
				<field bitoffset="0"  bitlength="2" name="PG0" description="Input/Output/VD4/EINT0">
					<interpretation key="0" text="Input"/>
					<interpretation key="1" text="Output"/>
					<interpretation key="2" text="VD4"/>
					<interpretation key="3" text="EINT0"/>
				</field>
			</register>
			<register name="PDATG" description="The data register for port G" address="0x01D20044" size="1" access="rw">
				<field bitoffset="0"  bitlength="8" name="PG" description=""/>
			</register>				
			<register name="PUPG" description="Pull-up disable register for port G" address="0x01D20048" size="1" resetvalue="0x0" access="rw">
				<field bitoffset="0"  bitlength="8" name="PG" description=""/>
			</register>				
		</registergroup>
		<registergroup name="Others" description="Other Registers">
			<register name="SPUCR" description="Special Pull-up register" address="0x01D2004C" size="1" resetvalue="0x4" access="rw">
				<field bitoffset="2" bitlength="1" name="HZ@STOP" description="">
					<interpretation key="0" text="Previous state of PAD"/>
					<interpretation key="1" text="HZ @ stop"/>
				</field>
				<field bitoffset="1" bitlength="1" name="SPUCR1" description="">
					<interpretation key="0" text="DATA[15:8] port pull-up resistor is enabled"/>
					<interpretation key="1" text="DATA[15:8] port pull-up resistor is disabled"/>
				</field>
				<field bitoffset="0" bitlength="1" name="SPUCR0" description="">
					<interpretation key="0" text="DATA[7:0] port pull-up resistor is enabled"/>
					<interpretation key="1" text="DATA[7:0] port pull-up resistor is disabled"/>
				</field>
			</register>
			<register name="EXTINT" description="External Interrupt control Register" address="0x01D20050" size="4" resetvalue="0x0" access="rw">
				<field bitoffset="28" bitlength="3" name="EINT7">
					<interpretation key="0" text="Low level interrupt"   />
					<interpretation key="1" text="High level interrupt"  />
					<interpretation key="2" text="Falling edge triggered"/>
					<interpretation key="3" text="Falling edge triggered"/>
					<interpretation key="4" text="Rising edge triggered" />
					<interpretation key="5" text="Rising edge triggered" />
					<interpretation key="6" text="Both edge triggered"   />
					<interpretation key="7" text="Both edge triggered"   />
				</field>
				<field bitoffset="24" bitlength="3" name="EINT6" >
					<interpretation key="0" text="Low level interrupt"   />
					<interpretation key="1" text="High level interrupt"  />
					<interpretation key="2" text="Falling edge triggered"/>
					<interpretation key="3" text="Falling edge triggered"/>
					<interpretation key="4" text="Rising edge triggered" />
					<interpretation key="5" text="Rising edge triggered" />
					<interpretation key="6" text="Both edge triggered"   />
					<interpretation key="7" text="Both edge triggered"   />
				</field>
				<field bitoffset="20" bitlength="3" name="EINT5" >
					<interpretation key="0" text="Low level interrupt"   />
					<interpretation key="1" text="High level interrupt"  />
					<interpretation key="2" text="Falling edge triggered"/>
					<interpretation key="3" text="Falling edge triggered"/>
					<interpretation key="4" text="Rising edge triggered" />
					<interpretation key="5" text="Rising edge triggered" />
					<interpretation key="6" text="Both edge triggered"   />
					<interpretation key="7" text="Both edge triggered"   />
				</field>
				<field bitoffset="16" bitlength="3" name="EINT4" >
					<interpretation key="0" text="Low level interrupt"   />
					<interpretation key="1" text="High level interrupt"  />
					<interpretation key="2" text="Falling edge triggered"/>
					<interpretation key="3" text="Falling edge triggered"/>
					<interpretation key="4" text="Rising edge triggered" />
					<interpretation key="5" text="Rising edge triggered" />
					<interpretation key="6" text="Both edge triggered"   />
					<interpretation key="7" text="Both edge triggered"   />
				</field>
				<field bitoffset="12" bitlength="3" name="EINT3" >
					<interpretation key="0" text="Low level interrupt"   />
					<interpretation key="1" text="High level interrupt"  />
					<interpretation key="2" text="Falling edge triggered"/>
					<interpretation key="3" text="Falling edge triggered"/>
					<interpretation key="4" text="Rising edge triggered" />
					<interpretation key="5" text="Rising edge triggered" />
					<interpretation key="6" text="Both edge triggered"   />
					<interpretation key="7" text="Both edge triggered"   />
				</field>
				<field bitoffset="8"  bitlength="3" name="EINT2" >
					<interpretation key="0" text="Low level interrupt"   />
					<interpretation key="1" text="High level interrupt"  />
					<interpretation key="2" text="Falling edge triggered"/>
					<interpretation key="3" text="Falling edge triggered"/>
					<interpretation key="4" text="Rising edge triggered" />
					<interpretation key="5" text="Rising edge triggered" />
					<interpretation key="6" text="Both edge triggered"   />
					<interpretation key="7" text="Both edge triggered"   />
				</field>
				<field bitoffset="4"  bitlength="3" name="EINT1" >
					<interpretation key="0" text="Low level interrupt"   />
					<interpretation key="1" text="High level interrupt"  />
					<interpretation key="2" text="Falling edge triggered"/>
					<interpretation key="3" text="Falling edge triggered"/>
					<interpretation key="4" text="Rising edge triggered" />
					<interpretation key="5" text="Rising edge triggered" />
					<interpretation key="6" text="Both edge triggered"   />
					<interpretation key="7" text="Both edge triggered"   />
				</field>
				<field bitoffset="0"  bitlength="3" name="EINT0" >
					<interpretation key="0" text="Low level interrupt"   />
					<interpretation key="1" text="High level interrupt"  />
					<interpretation key="2" text="Falling edge triggered"/>
					<interpretation key="3" text="Falling edge triggered"/>
					<interpretation key="4" text="Rising edge triggered" />
					<interpretation key="5" text="Rising edge triggered" />
					<interpretation key="6" text="Both edge triggered"   />
					<interpretation key="7" text="Both edge triggered"   />
				</field>
			</register>
			<register name="EXTINTPND" description="External interrupt pending Register" address="0x01D20054" size="1" resetvalue="0x0" access="rw">
				<field bitoffset="3"  bitlength="1" name="EXTINTPND3" description="If EINT7 is activated, EXINTPND3 bit is set to 1, and also INTPND[21] is set to 1."/>
				<field bitoffset="2"  bitlength="1" name="EXTINTPND2" description="If EINT6 is activated, EXINTPND2 bit is set to 1, and also INTPND[21] is set to 1."/>
				<field bitoffset="1"  bitlength="1" name="EXTINTPND1" description="If EINT5 is activated, EXINTPND1 bit is set to 1, and also INTPND[21] is set to 1."/>
				<field bitoffset="0"  bitlength="1" name="EXTINTPND0" description="If EINT4 is activated, EXINTPND0 bit is set to 1, and also INTPND[21] is set to 1."/>
			</register>
		</registergroup>
	</group>
	<group name="PWM" description="PWM TIMER">
		<registergroup name="General" description="PWM Timer Control Registers">
			<register name="TCFG0" description="Configures the three 8-bit prescalers" address="0x01D50000" size="4" resetvalue="0x0" access="rw">
				<field bitoffset="24" bitlength="8" name="Dead zone length" description="These 8 bits determine the dead zone length"/>
				<field bitoffset="16" bitlength="8" name="Prescaler 2" description="These 8 bits determine prescaler value for Timer 4 and 5"/>
				<field bitoffset="8" bitlength="8" name="Prescaler 1" description="These 8 bits determine prescaler value for Timer 2 and 3"/>
				<field bitoffset="0" bitlength="8" name="Prescaler 0" description="These 8 bits determine prescaler value for Timer 0 and 1"/>
			</register>
			<register name="TCFG1" description="6-MUX and DMA mode selecton register" address="0x01D50004" size="4" resetvalue="0x0" access="rw">
				<field bitoffset="24" bitlength="4" name="DMA mode" description="Select DMA request channel">
					<interpretation key="0" text="No select (all interrupt)"/>
					<interpretation key="1" text="Timer0"/>
					<interpretation key="2" text="Timer1"/>
					<interpretation key="3" text="Timer2"/>
					<interpretation key="4" text="Timer3"/>
					<interpretation key="5" text="Timer4"/>
					<interpretation key="6" text="Timer5"/>
					<interpretation key="7" text="Reserved"/>
				</field>
				<field bitoffset="20" bitlength="4" name="MUX 5" description="Select MUX input for PWM Timer5">
					<interpretation key="0" text="1/2"/>
					<interpretation key="1" text="1/4"/>
					<interpretation key="2" text="1/8"/>
					<interpretation key="3" text="1/16"/>
					<interpretation key="4" text="EXTCLK"/>
					<interpretation key="5" text="EXTCLK"/>
					<interpretation key="6" text="EXTCLK"/>
					<interpretation key="7" text="EXTCLK"/>
				</field>
				<field bitoffset="16" bitlength="4" name="MUX 4" description="Select MUX input for PWM Timer4">
					<interpretation key="0" text="1/2"/>
					<interpretation key="1" text="1/4"/>
					<interpretation key="2" text="1/8"/>
					<interpretation key="3" text="1/16"/>
					<interpretation key="4" text="TCLK"/>
					<interpretation key="5" text="TCLK"/>
					<interpretation key="6" text="TCLK"/>
					<interpretation key="7" text="TCLK"/>
				</field>
				<field bitoffset="12" bitlength="4" name="MUX 3" description="Select MUX input for PWM Timer3">
					<interpretation key="0" text="1/2"/>
					<interpretation key="1" text="1/4"/>
					<interpretation key="2" text="1/8"/>
					<interpretation key="3" text="1/16"/>
					<interpretation key="4" text="1/32"/>
					<interpretation key="5" text="1/32"/>
					<interpretation key="6" text="1/32"/>
					<interpretation key="7" text="1/32"/>
				</field>
				<field bitoffset="8" bitlength="4" name="MUX 2" description="Select MUX input for PWM Timer2">
					<interpretation key="0" text="1/2"/>
					<interpretation key="1" text="1/4"/>
					<interpretation key="2" text="1/8"/>
					<interpretation key="3" text="1/16"/>
					<interpretation key="4" text="1/32"/>
					<interpretation key="5" text="1/32"/>
					<interpretation key="6" text="1/32"/>
					<interpretation key="7" text="1/32"/>
				</field>
				<field bitoffset="4" bitlength="4" name="MUX 1" description="Select MUX input for PWM Timer1">
					<interpretation key="0" text="1/2"/>
					<interpretation key="1" text="1/4"/>
					<interpretation key="2" text="1/8"/>
					<interpretation key="3" text="1/16"/>
					<interpretation key="4" text="1/32"/>
					<interpretation key="5" text="1/32"/>
					<interpretation key="6" text="1/32"/>
					<interpretation key="7" text="1/32"/>
				</field>
				<field bitoffset="0" bitlength="4" name="MUX 0" description="Select MUX input for PWM Timer0">
					<interpretation key="0" text="1/2"/>
					<interpretation key="1" text="1/4"/>
					<interpretation key="2" text="1/8"/>
					<interpretation key="3" text="1/16"/>
					<interpretation key="4" text="1/32"/>
					<interpretation key="5" text="1/32"/>
					<interpretation key="6" text="1/32"/>
					<interpretation key="7" text="1/32"/>
				</field>	
			</register>
			<register name="TCON" description="Timer control register" address="0x01D50008" size="4" resetvalue="0x0" access="rw">
				<field bitoffset="26" bitlength="1" name="Timer 5 auto reload on/off" description="This bit determines auto reload on/off for Timer 5">
					<interpretation key="0" text="One-shot"/>
					<interpretation key="1" text="Interval mode (auto reload)"/>
				</field>
				<field bitoffset="25" bitlength="1" name="Timer 5 manual update" description="This bit determines the manual update for Timer 5">
					<interpretation key="0" text="No operation"/>
					<interpretation key="1" text="Update TCNTB5"/>
				</field>
				<field bitoffset="24" bitlength="1" name="Timer 5 start/stop" description="This bit determines start/stop for Timer 5">
					<interpretation key="0" text="Stop"/>
					<interpretation key="1" text="Start for Timer 5"/>
				</field>
				<field bitoffset="23" bitlength="1" name="Timer 4 auto reload on/off" description="This bit determines auto reload on/off for Timer 4">
					<interpretation key="0" text="One-shot"/>
					<interpretation key="1" text="Interval mode (auto reload)"/>
				</field>
				<field bitoffset="22" bitlength="1" name="Timer 4 output inverter on/off" description="This bit determines output inverter on/off for Timer 4">
					<interpretation key="0" text="Inverter off"/>
					<interpretation key="1" text="Inverter on for TOUT4"/>
				</field>	
				<field bitoffset="21" bitlength="1" name="Timer 4 manual update" description="This bit determines the manual update for Timer 4">
					<interpretation key="0" text="No operation"/>
					<interpretation key="1" text="Update TCNTB4, TCMPB4"/>
				</field>
				<field bitoffset="20" bitlength="1" name="Timer 4 start/stop" description="This bit determines start/stop for Timer 4">
					<interpretation key="0" text="Stop"/>
					<interpretation key="1" text="Start for Timer 4"/>
				</field>
				<field bitoffset="19" bitlength="1" name="Timer 3 auto reload on/off" description="This bit determines auto reload on/off for Timer 3">
					<interpretation key="0" text="One-shot"/>
					<interpretation key="1" text="Interval mode (auto reload)"/>
				</field>
				<field bitoffset="18" bitlength="1" name="Timer 3 output inverter on/off" description="This bit determines output inverter on/off for Timer 3">
					<interpretation key="0" text="Inverter off"/>
					<interpretation key="1" text="Inverter on for TOUT3"/>
				</field>	
				<field bitoffset="17" bitlength="1" name="Timer 3 manual update" description="This bit determines the manual update for Timer 3">
					<interpretation key="0" text="No operation"/>
					<interpretation key="1" text="Update TCNTB3, TCMPB3"/>
				</field>
				<field bitoffset="16" bitlength="1" name="Timer 3 start/stop" description="This bit determines start/stop for Timer 3">
					<interpretation key="0" text="Stop"/>
					<interpretation key="1" text="Start for Timer 3"/>
				</field>
				<field bitoffset="15" bitlength="1" name="Timer 2 auto reload on/off" description="This bit determines auto reload on/off for Timer 2">
					<interpretation key="0" text="One-shot"/>
					<interpretation key="1" text="Interval mode (auto reload)"/>
				</field>
				<field bitoffset="14" bitlength="1" name="Timer 2 output inverter on/off" description="This bit determines output inverter on/off for Timer 2">
					<interpretation key="0" text="Inverter off"/>
					<interpretation key="1" text="Inverter on for TOUT2"/>
				</field>	
				<field bitoffset="13" bitlength="1" name="Timer 2 manual update" description="This bit determines the manual update for Timer 2">
					<interpretation key="0" text="No operation"/>
					<interpretation key="1" text="Update TCNTB2, TCMPB2"/>
				</field>
				<field bitoffset="12" bitlength="1" name="Timer 2 start/stop" description="This bit determines start/stop for Timer 2">
					<interpretation key="0" text="Stop"/>
					<interpretation key="1" text="Start for Timer 2"/>
				</field>
				<field bitoffset="11" bitlength="1" name="Timer 1 auto reload on/off" description="This bit determines auto reload on/off for Timer 1">
					<interpretation key="0" text="One-shot"/>
					<interpretation key="1" text="Interval mode (auto reload)"/>
				</field>
				<field bitoffset="10" bitlength="1" name="Timer 1 output inverter on/off" description="This bit determines output inverter on/off for Timer 1">
					<interpretation key="0" text="Inverter off"/>
					<interpretation key="1" text="Inverter on for TOUT1"/>
				</field>	
				<field bitoffset="9" bitlength="1" name="Timer 1 manual update" description="This bit determines the manual update for Timer 1">
					<interpretation key="0" text="No operation"/>
					<interpretation key="1" text="Update TCNTB1, TCMPB1"/>
				</field>
				<field bitoffset="8" bitlength="1" name="Timer 1 start/stop" description="This bit determines start/stop for Timer 1">
					<interpretation key="0" text="Stop"/>
					<interpretation key="1" text="Start for Timer 1"/>
				</field>			
				<field bitoffset="4" bitlength="1" name="Dead zone enable" description="This bit determines the dead zone operation">
					<interpretation key="0" text="Disabled"/>
					<interpretation key="1" text="Enabled"/>
				</field>
				<field bitoffset="3" bitlength="1" name="Timer 0 auto reload on/off" description="This bit determines auto reload on/off for Timer 0">
					<interpretation key="0" text="One-shot"/>
					<interpretation key="1" text="Interval mode (auto reload)"/>
				</field>
				<field bitoffset="2" bitlength="1" name="Timer 0 output inverter on/off" description="This bit determines output inverter on/off for Timer 0">
					<interpretation key="0" text="Inverter off"/>
					<interpretation key="1" text="Inverter on for TOUT0"/>
				</field>	
				<field bitoffset="1" bitlength="1" name="Timer 0 manual update" description="This bit determines the manual update for Timer 0">
					<interpretation key="0" text="No operation"/>
					<interpretation key="1" text="Update TCNTB0, TCMPB0"/>
				</field>
				<field bitoffset="0" bitlength="1" name="Timer 0 start/stop" description="This bit determines start/stop for Timer 0">
					<interpretation key="0" text="Stop"/>
					<interpretation key="1" text="Start for Timer 0"/>
				</field>
			</register>
		</registergroup>
		<registergroup name="Timer 0" description="Timer 0 Control Registers">
			<register name="TCNTB0" description="Timer 0 count buffer register" address="0x01D5000C" size="2" resetvalue="0x0" access="rw">
				<field bitoffset="0" bitlength="16" name="Timer 0 count buffer register" description=""/>
			</register>
			<register name="TCMPB0" description="Timer 0 compare buffer register" address="0x01D50010" size="2" resetvalue="0x0" access="rw">
				<field bitoffset="0" bitlength="16" name="Timer 0 compare buffer register" description=""/>
			</register>
			<register name="TCNTO0" description="Timer 0 count observation register" address="0x01D50014" size="2" resetvalue="0x0" access="r">
				<field bitoffset="0" bitlength="16" name="Timer 0 count observation buffer register" description=""/>
			</register>
		</registergroup>		
		<registergroup name="Timer 1" description="Timer 1 Control Registers">
			<register name="TCNTB1" description="Timer 1 count buffer register" address="0x01D50018" size="2" resetvalue="0x0" access="rw">
				<field bitoffset="0" bitlength="16" name="Timer 1 count buffer register" description=""/>
			</register>
			<register name="TCMPB1" description="Timer 1 compare buffer register" address="0x01D5001C" size="2" resetvalue="0x0" access="rw">
				<field bitoffset="0" bitlength="16" name="Timer 1 compare buffer register" description=""/>
			</register>
			<register name="TCNTO1" description="Timer 1 count observation register" address="0x01D50020" size="2" resetvalue="0x0" access="r">
				<field bitoffset="0" bitlength="16" name="Timer 1 count observation buffer register" description=""/>
			</register>
		</registergroup>		
		<registergroup name="Timer 2" description="Timer 2 Control Registers">
			<register name="TCNTB2" description="Timer 2 count buffer register" address="0x01D50024" size="2" resetvalue="0x0" access="rw">
				<field bitoffset="0" bitlength="16" name="Timer 2 count buffer register" description=""/>
			</register>
			<register name="TCMPB2" description="Timer 2 compare buffer register" address="0x01D50028" size="2" resetvalue="0x0" access="rw">
				<field bitoffset="0" bitlength="16" name="Timer 2 compare buffer register" description=""/>
			</register>
			<register name="TCNTO2" description="Timer 2 count observation register" address="0x01D5002C" size="2" resetvalue="0x0" access="r">
				<field bitoffset="0" bitlength="16" name="Timer 2 count observation buffer register" description=""/>
			</register>
		</registergroup>		
		<registergroup name="Timer 3" description="Timer 3 Control Registers">
			<register name="TCNTB3" description="Timer 3 count buffer register" address="0x01D50030" size="2" resetvalue="0x0" access="rw">
				<field bitoffset="0" bitlength="16" name="Timer 3 count buffer register" description=""/>
			</register>
			<register name="TCMPB3" description="Timer 3 compare buffer register" address="0x01D50034" size="2" resetvalue="0x0" access="rw">
				<field bitoffset="0" bitlength="16" name="Timer 3 compare buffer register" description=""/>
			</register>
			<register name="TCNTO3" description="Timer 3 count observation register" address="0x01D50038" size="2" resetvalue="0x0" access="r">
				<field bitoffset="0" bitlength="16" name="Timer 3 count observation buffer register" description=""/>
			</register>
		</registergroup>		
		<registergroup name="Timer 4" description="Timer 4 Control Registers">
			<register name="TCNTB4" description="Timer 4 count buffer register" address="0x01D5003C" size="2" resetvalue="0x0" access="rw">
				<field bitoffset="0" bitlength="16" name="Timer 4 count buffer register" description=""/>
			</register>
			<register name="TCMPB4" description="Timer 4 compare buffer register" address="0x01D50040" size="2" resetvalue="0x0" access="rw">
				<field bitoffset="0" bitlength="16" name="Timer 4 compare buffer register" description=""/>
			</register>
			<register name="TCNTO4" description="Timer 4 count observation register" address="0x01D50044" size="2" resetvalue="0x0" access="r">
				<field bitoffset="0" bitlength="16" name="Timer 4 count observation buffer register" description=""/>
			</register>
		</registergroup>		
		<registergroup name="Timer 5" description="Timer 5 Control Registers">
			<register name="TCNTB5" description="Timer 5 count buffer register" address="0x01D50048" size="2" resetvalue="0x0" access="rw">
				<field bitoffset="0" bitlength="16" name="Timer 5 count buffer register" description=""/>
			</register>
			<register name="TCNTO5" description="Timer 5 count observation register" address="0x01D5004C" size="2" resetvalue="0x0" access="r">
				<field bitoffset="0" bitlength="16" name="Timer 5 count observation buffer register" description=""/>
			</register>
		</registergroup>		
	</group>
	<group name="UART" description="UART">
		<registergroup name="UART0" description="UART channel 0 Control Registers">
			<register name="ULCON0" description="UART channel 0 line control register" address="0x01D00000" size="1" resetvalue="0x0" access="rw">
				<field bitoffset="7" bitlength="1" name="Reserved" description="Reserved"/>
				<field bitoffset="6" bitlength="1" name="Infra-Red Mode" description="The Infra-Red mode determines whether or not to use the Infra-Red mode">
					<interpretation key="0" text="Normal mode operation"/>
					<interpretation key="1" text="Infra-Red Tx/Rx mode"/>
				</field>
				<field bitoffset="3" bitlength="3" name="Parity Mode" description="Select MUX input for PWM Timer5">
					<interpretation key="0" text="No parity"/>
					<interpretation key="1" text="No parity"/>
					<interpretation key="2" text="No parity"/>
					<interpretation key="3" text="No parity"/>
					<interpretation key="4" text="Odd parity"/>
					<interpretation key="5" text="Even parity"/>
					<interpretation key="6" text="Parity forced/checked as 1"/>
					<interpretation key="7" text="Parity forced/checked as 0"/>
				</field>
				<field bitoffset="2" bitlength="1" name="Number of stop bit" description="The number of stop bits specifies how many stop bits are to be used to signal end-of-frame">
					<interpretation key="0" text="One stop bit per frame"/>
					<interpretation key="1" text="Two stop bit per frame"/>
				</field>
				<field bitoffset="0" bitlength="2" name="Word length" description="The word length indicates the number of data bits to be transmitted or received per frame">
					<interpretation key="0" text="5-bits"/>
					<interpretation key="1" text="6-bits"/>
					<interpretation key="2" text="7-bits"/>
					<interpretation key="3" text="8-bits"/>
				</field>
			</register>
			<register name="UCON0" description="UART channel 0 control register" address="0x01D00004" size="2" resetvalue="0x0" access="rw">
				<field bitoffset="9" bitlength="1" name="Tx interrupt type" description="Interrupt request type">
					<interpretation key="0" text="Pulse (Interrupt is requested the instant Tx buffer becomes empty)"/>
					<interpretation key="1" text="Level (Interrupt is requested while Tx buffer is empty)"/>
				</field>
				<field bitoffset="8" bitlength="1" name="Rx interrupt type" description="Interrupt request type">
					<interpretation key="0" text="Pulse (Interrupt is requested the instant Rx buffer receives the data)"/>
					<interpretation key="1" text="Level (Interrupt is requested while Rx buffer is receiving data)"/>
				</field>
				<field bitoffset="7" bitlength="1" name="Rx time out enable" description="Enable/Disable Rx time out interrupt when UART FIFO is enabled. The interrupt is a receive interrupt">
					<interpretation key="0" text="Disable"/>
					<interpretation key="1" text="Enable"/>
				</field>
				<field bitoffset="6" bitlength="1" name="Rx error status interrupt enable" description="This bit enables the UART to generate an interrupt if an exception, such as a break, frame error, parity error, or overrun error occurs during a receive operation">
					<interpretation key="0" text="Do not generate receive error status interrupt"/>
					<interpretation key="1" text="Generate receive error status interrupt"/>
				</field>
				<field bitoffset="5" bitlength="1" name="Loop-back Mode" description="Setting loop-back bit to 1 causes the UART to enter the loopback mode. This mode is provided for test purposes only.">
					<interpretation key="0" text="Normal operation"/>
					<interpretation key="1" text="Loop-back mode"/>
				</field>
				<field bitoffset="4" bitlength="1" name="Send Break Signal" description="Setting this bit causes the UART to send a break during 1 frame time. This bit is auto-cleared after sending the break signal.">
					<interpretation key="0" text="Normal transmit"/>
					<interpretation key="1" text="Send break signal"/>
				</field>
				<field bitoffset="3" bitlength="2" name="Transmit Mode" description="These two bits determine which function is currently able to write Tx data to the UART transmit holding register">
					<interpretation key="0" text="Disable"/>
					<interpretation key="1" text="Interrupt request or polling mode"/>
					<interpretation key="2" text="BDMA0 request (Only for UART0)"/>
					<interpretation key="3" text="BDMA1 request (Only for UART1)"/>
				</field>
				<field bitoffset="0" bitlength="2" name="Receive Mode" description="These two bits determine which function is currently able to read data from UART receive buffer register.">
					<interpretation key="0" text="Disable"/>
					<interpretation key="1" text="Interrupt request or polling mode"/>
					<interpretation key="2" text="BDMA0 request (Only for UART0)"/>
					<interpretation key="3" text="BDMA1 request (Only for UART1)"/>
				</field>
			</register>
			<register name="UFCON0" description="UART channel 0 FIFO control register" address="0x01D00008" size="1" resetvalue="0x0" access="rw">
				<field bitoffset="6" bitlength="2" name="Tx FIFO Trigger Level" description="These two bits determine the trigger level of transmit FIFO">
					<interpretation key="0" text="Empty"/>
					<interpretation key="1" text="4-byte"/>
					<interpretation key="2" text="8-byte"/>
					<interpretation key="3" text="12-byte"/>
				</field>
				<field bitoffset="4" bitlength="2" name="Rx FIFO Trigger Level" description="These two bits determine the trigger level of receive FIFO">
					<interpretation key="0" text="4-byte"/>
					<interpretation key="1" text="8-byte"/>
					<interpretation key="2" text="12-byte"/>
					<interpretation key="3" text="16-byte"/>
				</field>
				<field bitoffset="3" bitlength="1" name="Reserved" description="Reserved"/>
				<field bitoffset="2" bitlength="1" name="Tx FIFO Reset" description="This bit is auto-cleared after resetting FIFO">
					<interpretation key="0" text="Normal"/>
					<interpretation key="1" text="Tx FIFO reset"/>
				</field>
				<field bitoffset="0" bitlength="1" name="FIFO Enable" description="FIFO Enable">
					<interpretation key="0" text="FIFO disable"/>
					<interpretation key="1" text="FIFO mode"/>
				</field>
			</register>
			<register name="UMCON0" description="UART channel 0 Modem control register" address="0x01D0000C" size="1" resetvalue="0x0" access="rw">
				<field bitoffset="5" bitlength="3" name="Reserved" description="Reserved"/>
				<field bitoffset="4" bitlength="1" name="AFC" description="Auto Flow Control">
					<interpretation key="0" text="Disabled"/>
					<interpretation key="1" text="Enabled"/>
				</field>
				<field bitoffset="1" bitlength="3" name="Reserved" description="Reserved">
						<interpretation key="0" text="These bits must be 0's"/>
				</field>
				<field bitoffset="0" bitlength="1" name="Request to Send" description="If AFC bit is enabled, this value will be ignored. In this case the S3C44B0X will control nRTS automatically. If AFC bit is disabled, nRTS must be controlled by S/W">
					<interpretation key="0" text="H level (Inactivate nRTS)"/>
					<interpretation key="1" text="L level (Activate nRTS)"/>
				</field>
			</register>
			<register name="UTRSTAT0" description="UART channel 0 Tx/Rx status register" address="0x01D00010" size="1" resetvalue="0x0" access="r">
				<field bitoffset="2" bitlength="1" name="Transmit shifter empty" description="This bit is automatically set to 1 when the transmit shift register has no valid data to transmit and the transmit shift register is empty">
					<interpretation key="0" text="Not empty"/>
					<interpretation key="1" text="Transmit holding and shifter register empty"/>
				</field>
				<field bitoffset="1" bitlength="1" name="Transmit buffer empty" description="This bit is automatically set to 1 when the transmit buffer register does not contain valid data">
					<interpretation key="0" text="The buffer register is not empty"/>
					<interpretation key="1" text="Empty"/>
				</field>
				<field bitoffset="0" bitlength="1" name="Receive buffer data ready" description="This bit is automatically set to 1 whenever the receive buffer register contains valid data, received over the RXDn port">
					<interpretation key="0" text="Completely empty"/>
					<interpretation key="1" text="The buffer register has a received data"/>
				</field>
			</register>
			<register name="UERSTAT0" description="UART channel 0 Rx error status register" address="0x01D00014" size="1" resetvalue="0x0" access="r">
				<field bitoffset="3" bitlength="1" name="Break Detect" description="This bit is automatically set to 1 to indicate that a break signal has been received">
					<interpretation key="0" text="No break receive"/>
					<interpretation key="1" text="Break receive"/>
				</field>
				<field bitoffset="2" bitlength="1" name="Frame Error" description="This bit is automatically set to 1 whenever a frame error occurs during receive operation">
					<interpretation key="0" text="No frame error during receive"/>
					<interpretation key="1" text="Frame error"/>
				</field>
				<field bitoffset="1" bitlength="1" name="Parity Error" description="This bit is automatically set to 1 whenever a parity error occurs during receive operation">
					<interpretation key="0" text="No parity error during receive"/>
					<interpretation key="1" text="Parity error"/>
				</field>
				<field bitoffset="0" bitlength="1" name="Overrun Error" description="This bit is automatically set to 1 whenever an overrun error occurs during receive operation">
					<interpretation key="0" text="No overrun error during receive"/>
					<interpretation key="1" text="Overrun error"/>
				</field>
			</register>
			<register name="UFSTAT0" description="UART channel 0 FIFO status register" address="0x01D00018" size="2" resetvalue="0x0" access="r">
				<field bitoffset="10" bitlength="6" name="Reserved" description="Reserved"/>
				<field bitoffset="9" bitlength="1" name="Tx FIFO Full" description="This bit is automatically set to 1 whenever transmit FIFO is full during transmit operation">
					<interpretation key="0" text="Not full"/>
					<interpretation key="1" text="Full"/>
				</field>
				<field bitoffset="8" bitlength="1" name="Rx FIFO Full" description="This bit is automatically set to 1 whenever receive FIFO is full during receive operation">
					<interpretation key="0" text="Not full"/>
					<interpretation key="1" text="Full"/>
				</field>
				<field bitoffset="4" bitlength="4" name="Tx FIFO Count" description="Number of data in Tx FIFO"/>
				<field bitoffset="0" bitlength="4" name="Rx FIFO Count" description="Number of data in Rx FIFO"/>
			</register>
			<register name="UMSTAT0" description="UART channel 0 Modem status register" address="0x01D0001C" size="2" resetvalue="0x0" access="r">
				<field bitoffset="4" bitlength="1" name="Delta CTS" description="This bit indicates that the nCTS input to S3C44B0X has changed state since the last time it was read by CPU">
					<interpretation key="0" text="Has not changed"/>
					<interpretation key="1" text="Has changed"/>
				</field>
				<field bitoffset="1" bitlength="3" name="Reserved" description="Reserved"/>
				<field bitoffset="0" bitlength="1" name="Clear to Send" description="Clear to Send">
					<interpretation key="0" text="CTS signal is not activated(nCTS pin is high)"/>
					<interpretation key="1" text="CTS signal is activated(nCTS pin is low)"/>
				</field>
			</register>
			<register name="UTXH0" description="UART channel 0 transmit holding register" address="0x01D00020" size="1" access="w"/>
			<register name="URXH0" description="UART channel 0 receive buffer register" address="0x01D00024" size="1" access="r">
				<field bitoffset="0" bitlength="8" name="RXDATA" description="Receive data for UART0"/>
			</register>
			<register name="UBRDIV0" description="UART channel 0 receive buffer register" address="0x01D00028" size="2" access="rw">
				<field bitoffset="0" bitlength="16" name="UBRDIV" description="Baud rate division value"/>
			</register>		
		</registergroup>
		<registergroup name="UART1" description="UART channel 1 Control Registers">
			<register name="ULCON1" description="UART channel 1 line control register" address="0x01D04000" size="1" resetvalue="0x0" access="rw">
				<field bitoffset="7" bitlength="1" name="Reserved" description="Reserved"/>
				<field bitoffset="6" bitlength="1" name="Infra-Red Mode" description="The Infra-Red mode determines whether or not to use the Infra-Red mode">
					<interpretation key="0" text="Normal mode operation"/>
					<interpretation key="1" text="Infra-Red Tx/Rx mode"/>
				</field>
				<field bitoffset="3" bitlength="3" name="Parity Mode" description="Select MUX input for PWM Timer5">
					<interpretation key="0" text="No parity"/>
					<interpretation key="1" text="No parity"/>
					<interpretation key="2" text="No parity"/>
					<interpretation key="3" text="No parity"/>
					<interpretation key="4" text="Odd parity"/>
					<interpretation key="5" text="Even parity"/>
					<interpretation key="6" text="Parity forced/checked as 1"/>
					<interpretation key="7" text="Parity forced/checked as 0"/>
				</field>
				<field bitoffset="2" bitlength="1" name="Number of stop bit" description="The number of stop bits specifies how many stop bits are to be used to signal end-of-frame">
					<interpretation key="0" text="One stop bit per frame"/>
					<interpretation key="1" text="Two stop bit per frame"/>
				</field>
				<field bitoffset="0" bitlength="2" name="Word length" description="The word length indicates the number of data bits to be transmitted or received per frame">
					<interpretation key="0" text="5-bits"/>
					<interpretation key="1" text="6-bits"/>
					<interpretation key="2" text="7-bits"/>
					<interpretation key="3" text="8-bits"/>
				</field>
			</register>
			<register name="UCON1" description="UART channel 1 control register" address="0x01D04004" size="2" resetvalue="0x0" access="rw">
				<field bitoffset="9" bitlength="1" name="Tx interrupt type" description="Interrupt request type">
					<interpretation key="0" text="Pulse (Interrupt is requested the instant Tx buffer becomes empty)"/>
					<interpretation key="1" text="Level (Interrupt is requested while Tx buffer is empty)"/>
				</field>
				<field bitoffset="8" bitlength="1" name="Rx interrupt type" description="Interrupt request type">
					<interpretation key="0" text="Pulse (Interrupt is requested the instant Rx buffer receives the data)"/>
					<interpretation key="1" text="Level (Interrupt is requested while Rx buffer is receiving data)"/>
				</field>
				<field bitoffset="7" bitlength="1" name="Rx time out enable" description="Enable/Disable Rx time out interrupt when UART FIFO is enabled. The interrupt is a receive interrupt">
					<interpretation key="0" text="Disable"/>
					<interpretation key="1" text="Enable"/>
				</field>
				<field bitoffset="6" bitlength="1" name="Rx error status interrupt enable" description="This bit enables the UART to generate an interrupt if an exception, such as a break, frame error, parity error, or overrun error occurs during a receive operation">
					<interpretation key="0" text="Do not generate receive error status interrupt"/>
					<interpretation key="1" text="Generate receive error status interrupt"/>
				</field>
				<field bitoffset="5" bitlength="1" name="Loop-back Mode" description="Setting loop-back bit to 1 causes the UART to enter the loopback mode. This mode is provided for test purposes only.">
					<interpretation key="0" text="Normal operation"/>
					<interpretation key="1" text="Loop-back mode"/>
				</field>
				<field bitoffset="4" bitlength="1" name="Send Break Signal" description="Setting this bit causes the UART to send a break during 1 frame time. This bit is auto-cleared after sending the break signal.">
					<interpretation key="0" text="Normal transmit"/>
					<interpretation key="1" text="Send break signal"/>
				</field>
				<field bitoffset="3" bitlength="2" name="Transmit Mode" description="These two bits determine which function is currently able to write Tx data to the UART transmit holding register">
					<interpretation key="0" text="Disable"/>
					<interpretation key="1" text="Interrupt request or polling mode"/>
					<interpretation key="2" text="BDMA0 request (Only for UART0)"/>
					<interpretation key="3" text="BDMA1 request (Only for UART1)"/>
				</field>
				<field bitoffset="0" bitlength="2" name="Receive Mode" description="These two bits determine which function is currently able to read data from UART receive buffer register.">
					<interpretation key="0" text="Disable"/>
					<interpretation key="1" text="Interrupt request or polling mode"/>
					<interpretation key="2" text="BDMA0 request (Only for UART0)"/>
					<interpretation key="3" text="BDMA1 request (Only for UART1)"/>
				</field>
			</register>
			<register name="UFCON1" description="UART channel 1 FIFO control register" address="0x01D04008" size="1" resetvalue="0x0" access="rw">
				<field bitoffset="6" bitlength="2" name="Tx FIFO Trigger Level" description="These two bits determine the trigger level of transmit FIFO">
					<interpretation key="0" text="Empty"/>
					<interpretation key="1" text="4-byte"/>
					<interpretation key="2" text="8-byte"/>
					<interpretation key="3" text="12-byte"/>
				</field>
				<field bitoffset="4" bitlength="2" name="Rx FIFO Trigger Level" description="These two bits determine the trigger level of receive FIFO">
					<interpretation key="0" text="4-byte"/>
					<interpretation key="1" text="8-byte"/>
					<interpretation key="2" text="12-byte"/>
					<interpretation key="3" text="16-byte"/>
				</field>
				<field bitoffset="3" bitlength="1" name="Reserved" description="Reserved"/>
				<field bitoffset="2" bitlength="1" name="Tx FIFO Reset" description="This bit is auto-cleared after resetting FIFO">
					<interpretation key="0" text="Normal"/>
					<interpretation key="1" text="Tx FIFO reset"/>
				</field>
				<field bitoffset="0" bitlength="1" name="FIFO Enable" description="FIFO Enable">
					<interpretation key="0" text="FIFO disable"/>
					<interpretation key="1" text="FIFO mode"/>
				</field>
			</register>
			<register name="UMCON1" description="UART channel 1 Modem control register" address="0x01D0400C" size="1" resetvalue="0x0" access="rw">
				<field bitoffset="5" bitlength="3" name="Reserved" description="Reserved"/>
				<field bitoffset="4" bitlength="1" name="AFC" description="Auto Flow Control">
					<interpretation key="0" text="Disabled"/>
					<interpretation key="1" text="Enabled"/>
				</field>
				<field bitoffset="1" bitlength="3" name="Reserved" description="Reserved">
						<interpretation key="0" text="These bits must be 0's"/>
				</field>
				<field bitoffset="0" bitlength="1" name="Request to Send" description="If AFC bit is enabled, this value will be ignored. In this case the S3C44B0X will control nRTS automatically. If AFC bit is disabled, nRTS must be controlled by S/W">
					<interpretation key="0" text="H level (Inactivate nRTS)"/>
					<interpretation key="1" text="L level (Activate nRTS)"/>
				</field>
			</register>
			<register name="UTRSTAT1" description="UART channel 1 Tx/Rx status register" address="0x01D04010" size="1" resetvalue="0x0" access="r">
				<field bitoffset="2" bitlength="1" name="Transmit shifter empty" description="This bit is automatically set to 1 when the transmit shift register has no valid data to transmit and the transmit shift register is empty">
					<interpretation key="0" text="Not empty"/>
					<interpretation key="1" text="Transmit holding and shifter register empty"/>
				</field>
				<field bitoffset="1" bitlength="1" name="Transmit buffer empty" description="This bit is automatically set to 1 when the transmit buffer register does not contain valid data">
					<interpretation key="0" text="The buffer register is not empty"/>
					<interpretation key="1" text="Empty"/>
				</field>
				<field bitoffset="0" bitlength="1" name="Receive buffer data ready" description="This bit is automatically set to 1 whenever the receive buffer register contains valid data, received over the RXDn port">
					<interpretation key="0" text="Completely empty"/>
					<interpretation key="1" text="The buffer register has a received data"/>
				</field>
			</register>
			<register name="UERSTAT1" description="UART channel 1 Rx error status register" address="0x01D04014" size="1" resetvalue="0x0" access="r">
				<field bitoffset="3" bitlength="1" name="Break Detect" description="This bit is automatically set to 1 to indicate that a break signal has been received">
					<interpretation key="0" text="No break receive"/>
					<interpretation key="1" text="Break receive"/>
				</field>
				<field bitoffset="2" bitlength="1" name="Frame Error" description="This bit is automatically set to 1 whenever a frame error occurs during receive operation">
					<interpretation key="0" text="No frame error during receive"/>
					<interpretation key="1" text="Frame error"/>
				</field>
				<field bitoffset="1" bitlength="1" name="Parity Error" description="This bit is automatically set to 1 whenever a parity error occurs during receive operation">
					<interpretation key="0" text="No parity error during receive"/>
					<interpretation key="1" text="Parity error"/>
				</field>
				<field bitoffset="0" bitlength="1" name="Overrun Error" description="This bit is automatically set to 1 whenever an overrun error occurs during receive operation">
					<interpretation key="0" text="No overrun error during receive"/>
					<interpretation key="1" text="Overrun error"/>
				</field>
			</register>
			<register name="UFSTAT1" description="UART channel 1 FIFO status register" address="0x01D04018" size="2" resetvalue="0x0" access="r">
				<field bitoffset="10" bitlength="6" name="Reserved" description="Reserved"/>
				<field bitoffset="9" bitlength="1" name="Tx FIFO Full" description="This bit is automatically set to 1 whenever transmit FIFO is full during transmit operation">
					<interpretation key="0" text="Not full"/>
					<interpretation key="1" text="Full"/>
				</field>
				<field bitoffset="8" bitlength="1" name="Rx FIFO Full" description="This bit is automatically set to 1 whenever receive FIFO is full during receive operation">
					<interpretation key="0" text="Not full"/>
					<interpretation key="1" text="Full"/>
				</field>
				<field bitoffset="4" bitlength="4" name="Tx FIFO Count" description="Number of data in Tx FIFO"/>
				<field bitoffset="0" bitlength="4" name="Rx FIFO Count" description="Number of data in Rx FIFO"/>
			</register>
			<register name="UMSTAT1" description="UART channel 1 Modem status register" address="0x01D0401C" size="2" resetvalue="0x0" access="r">
				<field bitoffset="4" bitlength="1" name="Delta CTS" description="This bit indicates that the nCTS input to S3C44B0X has changed state since the last time it was read by CPU">
					<interpretation key="0" text="Has not changed"/>
					<interpretation key="1" text="Has changed"/>
				</field>
				<field bitoffset="1" bitlength="3" name="Reserved" description="Reserved"/>
				<field bitoffset="0" bitlength="1" name="Clear to Send" description="Clear to Send">
					<interpretation key="0" text="CTS signal is not activated(nCTS pin is high)"/>
					<interpretation key="1" text="CTS signal is activated(nCTS pin is low)"/>
				</field>
			</register>
			<register name="UTXH1" description="UART channel 1 transmit holding register" address="0x01D04020" size="1" access="w"/>
			<register name="URXH1" description="UART channel 1 receive buffer register" address="0x01D04024" size="1" access="r">
				<field bitoffset="0" bitlength="8" name="RXDATA" description="Receive data for UART1"/>
			</register>
			<register name="UBRDIV1" description="UART channel 1 receive buffer register" address="0x01D04028" size="2" access="rw">
				<field bitoffset="0" bitlength="16" name="UBRDIV" description="Baud rate division value"/>
			</register>		
		</registergroup>			
	</group>	
	<group name="INT" description="INTERRUPT CONTROLLER">
		<registergroup name="INT" description="Interrupt Controller Registers">
			<register name="INTCON" description="Interrupt Control Register" address="0x01E00000" size="1" resetvalue="0x7" access="rw">
				<field bitoffset="3" bitlength="1" name="Reserved" description="Reserved"/>
				<field bitoffset="2" bitlength="1" name="V" description="This bit disables/enables vector mode for IRQ">
					<interpretation key="0" text="Vectored interrupt mode"/>
					<interpretation key="1" text="Non-vectored interrupt mode"/>
				</field>
				<field bitoffset="1" bitlength="1" name="I" description="This bit enables IRQ interrupt request line to CPU">
					<interpretation key="0" text="IRQ interrupt enable"/>
					<interpretation key="1" text="IRQ interrupt disabled"/>
				</field>
				<field bitoffset="0" bitlength="1" name="F" description="This bit enables FIQ interrupt request line to CPU">
					<interpretation key="0" text="FIQ interrupt enable"/>
					<interpretation key="1" text="FIQ interrupt disabled"/>
				</field>
			</register>
			<register name="INTPND" description="Interrupt Pending Register" address="0x01E00004" size="4" resetvalue="0x0" access="r">
				<field bitoffset="25" bitlength="1" name="EINT0" description="Indicates the interrupt request status">
					<interpretation key="0" text="Not requested"/>
					<interpretation key="1" text="Requested"/>
				</field>
				<field bitoffset="24" bitlength="1" name="EINT1" description="Indicates the interrupt request status">
					<interpretation key="0" text="Not requested"/>
					<interpretation key="1" text="Requested"/>
				</field>
				<field bitoffset="23" bitlength="1" name="EINT2" description="Indicates the interrupt request status">
					<interpretation key="0" text="Not requested"/>
					<interpretation key="1" text="Requested"/>
				</field>
				<field bitoffset="22" bitlength="1" name="EINT3" description="Indicates the interrupt request status">
					<interpretation key="0" text="Not requested"/>
					<interpretation key="1" text="Requested"/>
				</field>
				<field bitoffset="21" bitlength="1" name="EINT4/5/6/7" description="Indicates the interrupt request status">
					<interpretation key="0" text="Not requested"/>
					<interpretation key="1" text="Requested"/>
				</field>
				<field bitoffset="20" bitlength="1" name="INT_TICK" description="Indicates the interrupt request status">
					<interpretation key="0" text="Not requested"/>
					<interpretation key="1" text="Requested"/>
				</field>
				<field bitoffset="19" bitlength="1" name="INT_ZDMA0" description="Indicates the interrupt request status">
					<interpretation key="0" text="Not requested"/>
					<interpretation key="1" text="Requested"/>
				</field>
				<field bitoffset="18" bitlength="1" name="INT_ZDMA1" description="Indicates the interrupt request status">
					<interpretation key="0" text="Not requested"/>
					<interpretation key="1" text="Requested"/>
				</field>
				<field bitoffset="17" bitlength="1" name="INT_BDMA0" description="Indicates the interrupt request status">
					<interpretation key="0" text="Not requested"/>
					<interpretation key="1" text="Requested"/>
				</field>
				<field bitoffset="16" bitlength="1" name="INT_BDMA1" description="Indicates the interrupt request status">
					<interpretation key="0" text="Not requested"/>
					<interpretation key="1" text="Requested"/>
				</field>
				<field bitoffset="15" bitlength="1" name="INT_WDT" description="Indicates the interrupt request status">
					<interpretation key="0" text="Not requested"/>
					<interpretation key="1" text="Requested"/>
				</field>
				<field bitoffset="14" bitlength="1" name="INT_UERR0/1" description="Indicates the interrupt request status">
					<interpretation key="0" text="Not requested"/>
					<interpretation key="1" text="Requested"/>
				</field>
				<field bitoffset="13" bitlength="1" name="INT_TIMER0" description="Indicates the interrupt request status">
					<interpretation key="0" text="Not requested"/>
					<interpretation key="1" text="Requested"/>
				</field>
				<field bitoffset="12" bitlength="1" name="INT_TIMER1" description="Indicates the interrupt request status">
					<interpretation key="0" text="Not requested"/>
					<interpretation key="1" text="Requested"/>
				</field>
				<field bitoffset="11" bitlength="1" name="INT_TIMER2" description="Indicates the interrupt request status">
					<interpretation key="0" text="Not requested"/>
					<interpretation key="1" text="Requested"/>
				</field>
				<field bitoffset="10" bitlength="1" name="INT_TIMER3" description="Indicates the interrupt request status">
					<interpretation key="0" text="Not requested"/>
					<interpretation key="1" text="Requested"/>
				</field>
				<field bitoffset="9"  bitlength="1" name="INT_TIMER4" description="Indicates the interrupt request status">
					<interpretation key="0" text="Not requested"/>
					<interpretation key="1" text="Requested"/>
				</field>
				<field bitoffset="8"  bitlength="1" name="INT_TIMER5" description="Indicates the interrupt request status">
					<interpretation key="0" text="Not requested"/>
					<interpretation key="1" text="Requested"/>
				</field>
				<field bitoffset="7"  bitlength="1" name="INT_URXD0" description="Indicates the interrupt request status">
					<interpretation key="0" text="Not requested"/>
					<interpretation key="1" text="Requested"/>
				</field>
				<field bitoffset="6"  bitlength="1" name="INT_URXD1" description="Indicates the interrupt request status">
					<interpretation key="0" text="Not requested"/>
					<interpretation key="1" text="Requested"/>
				</field>
				<field bitoffset="5"  bitlength="1" name="INT_IIC" description="Indicates the interrupt request status">
					<interpretation key="0" text="Not requested"/>
					<interpretation key="1" text="Requested"/>
				</field>
				<field bitoffset="4"  bitlength="1" name="INT_SIO" description="Indicates the interrupt request status">
					<interpretation key="0" text="Not requested"/>
					<interpretation key="1" text="Requested"/>
				</field>
				<field bitoffset="3"  bitlength="1" name="INT_UTXD0" description="Indicates the interrupt request status">
					<interpretation key="0" text="Not requested"/>
					<interpretation key="1" text="Requested"/>
				</field>
				<field bitoffset="2"  bitlength="1" name="INT_UTXD1" description="Indicates the interrupt request status">
					<interpretation key="0" text="Not requested"/>
					<interpretation key="1" text="Requested"/>
				</field>
				<field bitoffset="1"  bitlength="1" name="INT_RTC" description="Indicates the interrupt request status">
					<interpretation key="0" text="Not requested"/>
					<interpretation key="1" text="Requested"/>
				</field>
				<field bitoffset="0"  bitlength="1" name="INT_ADC" description="Indicates the interrupt request status">
					<interpretation key="0" text="Not requested"/>
					<interpretation key="1" text="Requested"/>
				</field>
			</register>
			<register name="INTMOD" description="Interrupt Mode Register" address="0x01E00008" size="4" resetvalue="0x0" access="rw">
				<field bitoffset="25" bitlength="1" name="EINT0" description="Indicates the interrupt mode">
					<interpretation key="0" text="IRQ mode"/>
					<interpretation key="1" text="FIQ mode"/>
				</field>			
				<field bitoffset="24" bitlength="1" name="EINT1" description="Indicates the interrupt mode">
					<interpretation key="0" text="IRQ mode"/>
					<interpretation key="1" text="FIQ mode"/>
				</field>			
				<field bitoffset="23" bitlength="1" name="EINT2" description="Indicates the interrupt mode">
					<interpretation key="0" text="IRQ mode"/>
					<interpretation key="1" text="FIQ mode"/>
				</field>			
				<field bitoffset="22" bitlength="1" name="EINT3" description="Indicates the interrupt mode">
					<interpretation key="0" text="IRQ mode"/>
					<interpretation key="1" text="FIQ mode"/>
				</field>			
				<field bitoffset="21" bitlength="1" name="EINT4/5/6/7" description="Indicates the interrupt mode">
					<interpretation key="0" text="IRQ mode"/>
					<interpretation key="1" text="FIQ mode"/>
				</field>			
				<field bitoffset="20" bitlength="1" name="INT_TICK" description="Indicates the interrupt mode">
					<interpretation key="0" text="IRQ mode"/>
					<interpretation key="1" text="FIQ mode"/>
				</field>			
				<field bitoffset="19" bitlength="1" name="INT_ZDMA0" description="Indicates the interrupt mode">
					<interpretation key="0" text="IRQ mode"/>
					<interpretation key="1" text="FIQ mode"/>
				</field>			
				<field bitoffset="18" bitlength="1" name="INT_ZDMA1" description="Indicates the interrupt mode">
					<interpretation key="0" text="IRQ mode"/>
					<interpretation key="1" text="FIQ mode"/>
				</field>			
				<field bitoffset="17" bitlength="1" name="INT_BDMA0" description="Indicates the interrupt mode">
					<interpretation key="0" text="IRQ mode"/>
					<interpretation key="1" text="FIQ mode"/>
				</field>			
				<field bitoffset="16" bitlength="1" name="INT_BDMA1" description="Indicates the interrupt mode">
					<interpretation key="0" text="IRQ mode"/>
					<interpretation key="1" text="FIQ mode"/>
				</field>			
				<field bitoffset="15" bitlength="1" name="INT_WDT" description="Indicates the interrupt mode">
					<interpretation key="0" text="IRQ mode"/>
					<interpretation key="1" text="FIQ mode"/>
				</field>			
				<field bitoffset="14" bitlength="1" name="INT_UERR0/1" description="Indicates the interrupt mode">
					<interpretation key="0" text="IRQ mode"/>
					<interpretation key="1" text="FIQ mode"/>
				</field>			
				<field bitoffset="13" bitlength="1" name="INT_TIMER0" description="Indicates the interrupt mode">
					<interpretation key="0" text="IRQ mode"/>
					<interpretation key="1" text="FIQ mode"/>
				</field>			
				<field bitoffset="12" bitlength="1" name="INT_TIMER1" description="Indicates the interrupt mode">
					<interpretation key="0" text="IRQ mode"/>
					<interpretation key="1" text="FIQ mode"/>
				</field>			
				<field bitoffset="11" bitlength="1" name="INT_TIMER2" description="Indicates the interrupt mode">
					<interpretation key="0" text="IRQ mode"/>
					<interpretation key="1" text="FIQ mode"/>
				</field>			
				<field bitoffset="10" bitlength="1" name="INT_TIMER3" description="Indicates the interrupt mode">
					<interpretation key="0" text="IRQ mode"/>
					<interpretation key="1" text="FIQ mode"/>
				</field>			
				<field bitoffset="9"  bitlength="1" name="INT_TIMER4" description="Indicates the interrupt mode">
					<interpretation key="0" text="IRQ mode"/>
					<interpretation key="1" text="FIQ mode"/>
				</field>			
				<field bitoffset="8"  bitlength="1" name="INT_TIMER5" description="Indicates the interrupt mode">
					<interpretation key="0" text="IRQ mode"/>
					<interpretation key="1" text="FIQ mode"/>
				</field>			
				<field bitoffset="7"  bitlength="1" name="INT_URXD0" description="Indicates the interrupt mode">
					<interpretation key="0" text="IRQ mode"/>
					<interpretation key="1" text="FIQ mode"/>
				</field>			
				<field bitoffset="6"  bitlength="1" name="INT_URXD1" description="Indicates the interrupt mode">
					<interpretation key="0" text="IRQ mode"/>
					<interpretation key="1" text="FIQ mode"/>
				</field>			
				<field bitoffset="5"  bitlength="1" name="INT_IIC" description="Indicates the interrupt mode">
					<interpretation key="0" text="IRQ mode"/>
					<interpretation key="1" text="FIQ mode"/>
				</field>			
				<field bitoffset="4"  bitlength="1" name="INT_SIO" description="Indicates the interrupt mode">
					<interpretation key="0" text="IRQ mode"/>
					<interpretation key="1" text="FIQ mode"/>
				</field>			
				<field bitoffset="3"  bitlength="1" name="INT_UTXD0" description="Indicates the interrupt mode">
					<interpretation key="0" text="IRQ mode"/>
					<interpretation key="1" text="FIQ mode"/>
				</field>			
				<field bitoffset="2"  bitlength="1" name="INT_UTXD1" description="Indicates the interrupt mode">
					<interpretation key="0" text="IRQ mode"/>
					<interpretation key="1" text="FIQ mode"/>
				</field>			
				<field bitoffset="1"  bitlength="1" name="INT_RTC" description="Indicates the interrupt mode">
					<interpretation key="0" text="IRQ mode"/>
					<interpretation key="1" text="FIQ mode"/>
				</field>			
				<field bitoffset="0"  bitlength="1" name="INT_ADC" description="Indicates the interrupt mode">
					<interpretation key="0" text="IRQ mode"/>
					<interpretation key="1" text="FIQ mode"/>
				</field>			
			</register>
			<register name="INTMSK" description="Interrupt Mask Register" address="0x01E0000C" size="4" resetvalue="0x07ffffff" access="rw">
				<field bitoffset="27" bitlength="1" name="Reserved" description="Reserved"/>
				<field bitoffset="26" bitlength="1" name="Global" description="Interrupt service available/masked">
					<interpretation key="0" text="Service available"/>
					<interpretation key="1" text="Masked"/>
				</field>			
				<field bitoffset="25" bitlength="1" name="EINT0" description="Interrupt service available/masked">
					<interpretation key="0" text="Service available"/>
					<interpretation key="1" text="Masked"/>
				</field>			
				<field bitoffset="24" bitlength="1" name="EINT1" description="Interrupt service available/masked">
					<interpretation key="0" text="Service available"/>
					<interpretation key="1" text="Masked"/>
				</field>			
				<field bitoffset="23" bitlength="1" name="EINT2" description="Interrupt service available/masked">
					<interpretation key="0" text="Service available"/>
					<interpretation key="1" text="Masked"/>
				</field>			
				<field bitoffset="22" bitlength="1" name="EINT3" description="Interrupt service available/masked">
					<interpretation key="0" text="Service available"/>
					<interpretation key="1" text="Masked"/>
				</field>			
				<field bitoffset="21" bitlength="1" name="EINT4/5/6/7" description="Interrupt service available/masked">
					<interpretation key="0" text="Service available"/>
					<interpretation key="1" text="Masked"/>
				</field>			
				<field bitoffset="20" bitlength="1" name="INT_TICK" description="Interrupt service available/masked">
					<interpretation key="0" text="Service available"/>
					<interpretation key="1" text="Masked"/>
				</field>			
				<field bitoffset="19" bitlength="1" name="INT_ZDMA0" description="Interrupt service available/masked">
					<interpretation key="0" text="Service available"/>
					<interpretation key="1" text="Masked"/>
				</field>			
				<field bitoffset="18" bitlength="1" name="INT_ZDMA1" description="Interrupt service available/masked">
					<interpretation key="0" text="Service available"/>
					<interpretation key="1" text="Masked"/>
				</field>			
				<field bitoffset="17" bitlength="1" name="INT_BDMA0" description="Interrupt service available/masked">
					<interpretation key="0" text="Service available"/>
					<interpretation key="1" text="Masked"/>
				</field>			
				<field bitoffset="16" bitlength="1" name="INT_BDMA1" description="Interrupt service available/masked">
					<interpretation key="0" text="Service available"/>
					<interpretation key="1" text="Masked"/>
				</field>			
				<field bitoffset="15" bitlength="1" name="INT_WDT" description="Interrupt service available/masked">
					<interpretation key="0" text="Service available"/>
					<interpretation key="1" text="Masked"/>
				</field>			
				<field bitoffset="14" bitlength="1" name="INT_UERR0/1" description="Interrupt service available/masked">
					<interpretation key="0" text="Service available"/>
					<interpretation key="1" text="Masked"/>
				</field>			
				<field bitoffset="13" bitlength="1" name="INT_TIMER0" description="Interrupt service available/masked">
					<interpretation key="0" text="Service available"/>
					<interpretation key="1" text="Masked"/>
				</field>			
				<field bitoffset="12" bitlength="1" name="INT_TIMER1" description="Interrupt service available/masked">
					<interpretation key="0" text="Service available"/>
					<interpretation key="1" text="Masked"/>
				</field>			
				<field bitoffset="11" bitlength="1" name="INT_TIMER2" description="Interrupt service available/masked">
					<interpretation key="0" text="Service available"/>
					<interpretation key="1" text="Masked"/>
				</field>			
				<field bitoffset="10" bitlength="1" name="INT_TIMER3" description="Interrupt service available/masked">
					<interpretation key="0" text="Service available"/>
					<interpretation key="1" text="Masked"/>
				</field>			
				<field bitoffset="9"  bitlength="1" name="INT_TIMER4" description="Interrupt service available/masked">
					<interpretation key="0" text="Service available"/>
					<interpretation key="1" text="Masked"/>
				</field>			
				<field bitoffset="8"  bitlength="1" name="INT_TIMER5" description="Interrupt service available/masked">
					<interpretation key="0" text="Service available"/>
					<interpretation key="1" text="Masked"/>
				</field>			
				<field bitoffset="7"  bitlength="1" name="INT_URXD0" description="Interrupt service available/masked">
					<interpretation key="0" text="Service available"/>
					<interpretation key="1" text="Masked"/>
				</field>			
				<field bitoffset="6"  bitlength="1" name="INT_URXD1" description="Interrupt service available/masked">
					<interpretation key="0" text="Service available"/>
					<interpretation key="1" text="Masked"/>
				</field>			
				<field bitoffset="5"  bitlength="1" name="INT_IIC" description="Interrupt service available/masked">
					<interpretation key="0" text="Service available"/>
					<interpretation key="1" text="Masked"/>
				</field>			
				<field bitoffset="4"  bitlength="1" name="INT_SIO" description="Interrupt service available/masked">
					<interpretation key="0" text="Service available"/>
					<interpretation key="1" text="Masked"/>
				</field>			
				<field bitoffset="3"  bitlength="1" name="INT_UTXD0" description="Interrupt service available/masked">
					<interpretation key="0" text="Service available"/>
					<interpretation key="1" text="Masked"/>
				</field>			
				<field bitoffset="2"  bitlength="1" name="INT_UTXD1" description="Interrupt service available/masked">
					<interpretation key="0" text="Service available"/>
					<interpretation key="1" text="Masked"/>
				</field>			
				<field bitoffset="1"  bitlength="1" name="INT_RTC" description="Interrupt service available/masked">
					<interpretation key="0" text="Service available"/>
					<interpretation key="1" text="Masked"/>
				</field>			
				<field bitoffset="0"  bitlength="1" name="INT_ADC" description="Interrupt service available/masked">
					<interpretation key="0" text="Service available"/>
					<interpretation key="1" text="Masked"/>
				</field>			
			</register>
		</registergroup>
		<registergroup name="INT-MODE" description="IRQ Vectored Mode Registers">
			<register name="I_PSLV" description="IRQ priority of slave register" address="0x01E00010" size="4" resetvalue="0x1b1b1b1b" access="rw">
				<field bitoffset="30" bitlength="2" name="PSLAVE@mGA-sGA (EINT0)" description="Determine the priorities among sGA, B, C, D of mGA">
					<interpretation key="0" text="1st"/>
					<interpretation key="1" text="2nd"/>
					<interpretation key="2" text="3rd"/>
					<interpretation key="3" text="4th"/>		
				</field>
				<field bitoffset="28" bitlength="2" name="PSLAVE@mGA-sGB (EINT1)" description="Determine the priorities among sGA, B, C, D of mGA">
					<interpretation key="0" text="1st"/>
					<interpretation key="1" text="2nd"/>
					<interpretation key="2" text="3rd"/>
					<interpretation key="3" text="4th"/>		
				</field>
				<field bitoffset="26" bitlength="2" name="PSLAVE@mGA-sGC (EINT2)" description="Determine the priorities among sGA, B, C, D of mGA">
					<interpretation key="0" text="1st"/>
					<interpretation key="1" text="2nd"/>
					<interpretation key="2" text="3rd"/>
					<interpretation key="3" text="4th"/>		
				</field>
				<field bitoffset="24" bitlength="2" name="PSLAVE@mGA-sGD (EINT3)" description="Determine the priorities among sGA, B, C, D of mGA">
					<interpretation key="0" text="1st"/>
					<interpretation key="1" text="2nd"/>
					<interpretation key="2" text="3rd"/>
					<interpretation key="3" text="4th"/>		
				</field>
				<field bitoffset="22" bitlength="2" name="PSLAVE@mGB-sGA (INT_ZDMA0)" description="Determine the priorities among sGA, B, C, D of mGB">
					<interpretation key="0" text="1st"/>
					<interpretation key="1" text="2nd"/>
					<interpretation key="2" text="3rd"/>
					<interpretation key="3" text="4th"/>		
				</field>
				<field bitoffset="20" bitlength="2" name="PSLAVE@mGB-sGB (INT_ZDMA1)" description="Determine the priorities among sGA, B, C, D of mGB">
					<interpretation key="0" text="1st"/>
					<interpretation key="1" text="2nd"/>
					<interpretation key="2" text="3rd"/>
					<interpretation key="3" text="4th"/>		
				</field>
				<field bitoffset="18" bitlength="2" name="PSLAVE@mGB-sGC (INT_BDMA0)" description="Determine the priorities among sGA, B, C, D of mGB">
					<interpretation key="0" text="1st"/>
					<interpretation key="1" text="2nd"/>
					<interpretation key="2" text="3rd"/>
					<interpretation key="3" text="4th"/>		
				</field>
				<field bitoffset="16" bitlength="2" name="PSLAVE@mGB-sGD (INT_BDMA1)" description="Determine the priorities among sGA, B, C, D of mGB">
					<interpretation key="0" text="1st"/>
					<interpretation key="1" text="2nd"/>
					<interpretation key="2" text="3rd"/>
					<interpretation key="3" text="4th"/>		
				</field>				
				<field bitoffset="14" bitlength="2" name="PSLAVE@mGC-sGA (TIMER0)" description="Determine the priorities among sGA, B, C, D of mGC">
					<interpretation key="0" text="1st"/>
					<interpretation key="1" text="2nd"/>
					<interpretation key="2" text="3rd"/>
					<interpretation key="3" text="4th"/>		
				</field>
				<field bitoffset="12" bitlength="2" name="PSLAVE@mGC-sGB (TIMER1)" description="Determine the priorities among sGA, B, C, D of mGC">
					<interpretation key="0" text="1st"/>
					<interpretation key="1" text="2nd"/>
					<interpretation key="2" text="3rd"/>
					<interpretation key="3" text="4th"/>		
				</field>
				<field bitoffset="10" bitlength="2" name="PSLAVE@mGC-sGC (TIMER2)" description="Determine the priorities among sGA, B, C, D of mGC">
					<interpretation key="0" text="1st"/>
					<interpretation key="1" text="2nd"/>
					<interpretation key="2" text="3rd"/>
					<interpretation key="3" text="4th"/>		
				</field>
				<field bitoffset="8" bitlength="2" name="PSLAVE@mGC-sGD (TIMER3)" description="Determine the priorities among sGA, B, C, D of mGC">
					<interpretation key="0" text="1st"/>
					<interpretation key="1" text="2nd"/>
					<interpretation key="2" text="3rd"/>
					<interpretation key="3" text="4th"/>		
				</field>
				<field bitoffset="6" bitlength="2" name="PSLAVE@mGD-sGA (INT_URXD0)" description="Determine the priorities among sGA, B, C, D of mGD">
					<interpretation key="0" text="1st"/>
					<interpretation key="1" text="2nd"/>
					<interpretation key="2" text="3rd"/>
					<interpretation key="3" text="4th"/>		
				</field>
				<field bitoffset="4" bitlength="2" name="PSLAVE@mGD-sGB (INT_URXD1)" description="Determine the priorities among sGA, B, C, D of mGD">
					<interpretation key="0" text="1st"/>
					<interpretation key="1" text="2nd"/>
					<interpretation key="2" text="3rd"/>
					<interpretation key="3" text="4th"/>		
				</field>
				<field bitoffset="2" bitlength="2" name="PSLAVE@mGD-sGC (INT_IIC)" description="Determine the priorities among sGA, B, C, D of mGD">
					<interpretation key="0" text="1st"/>
					<interpretation key="1" text="2nd"/>
					<interpretation key="2" text="3rd"/>
					<interpretation key="3" text="4th"/>		
				</field>
				<field bitoffset="0" bitlength="2" name="PSLAVE@mGD-sGD (INT_SIO)" description="Determine the priorities among sGA, B, C, D of mGD">
					<interpretation key="0" text="1st"/>
					<interpretation key="1" text="2nd"/>
					<interpretation key="2" text="3rd"/>
					<interpretation key="3" text="4th"/>		
				</field>
			</register>
			<register name="I_PMST" description="IRQ priority of master register" address="0x01E00014" size="2" resetvalue="0x00001f1b" access="rw">
				<field bitoffset="13" bitlength="3" name="Reserved" description="Reserved"/>
				<field bitoffset="12"  bitlength="1" name="M" description="Master operating mode">
					<interpretation key="0" text="Round robin"/>
					<interpretation key="1" text="Fix mode"/>
				</field>			
				<field bitoffset="11"  bitlength="1" name="FxSLVA" description="Determines the operating mode of slave unit @mGA">
					<interpretation key="0" text="Round robin"/>
					<interpretation key="1" text="Fix mode"/>
				</field>			
				<field bitoffset="10"  bitlength="1" name="FxSLVB" description="Determines the operating mode of slave unit @mGB">
					<interpretation key="0" text="Round robin"/>
					<interpretation key="1" text="Fix mode"/>
				</field>			
				<field bitoffset="9"  bitlength="1" name="FxSLVC" description="Determines the operating mode of slave unit @mGC">
					<interpretation key="0" text="Round robin"/>
					<interpretation key="1" text="Fix mode"/>
				</field>			
				<field bitoffset="8"  bitlength="1" name="FxSLVD" description="Determines the operating mode of slave unit @mGD">
					<interpretation key="0" text="Round robin"/>
					<interpretation key="1" text="Fix mode"/>
				</field>			
				<field bitoffset="6" bitlength="2" name="PMASTER-mGA" description="Determine the priorities among 4 slave units">
					<interpretation key="0" text="1st"/>
					<interpretation key="1" text="2nd"/>
					<interpretation key="2" text="3rd"/>
					<interpretation key="3" text="4th"/>		
				</field>			
				<field bitoffset="4" bitlength="2" name="PMASTER-mGB" description="Determine the priorities among 4 slave units">
					<interpretation key="0" text="1st"/>
					<interpretation key="1" text="2nd"/>
					<interpretation key="2" text="3rd"/>
					<interpretation key="3" text="4th"/>		
				</field>			
				<field bitoffset="2" bitlength="2" name="PMASTER-mGC" description="Determine the priorities among 4 slave units">
					<interpretation key="0" text="1st"/>
					<interpretation key="1" text="2nd"/>
					<interpretation key="2" text="3rd"/>
					<interpretation key="3" text="4th"/>		
				</field>
				<field bitoffset="0" bitlength="2" name="PMASTER-mGD" description="Determine the priorities among 4 slave units">
					<interpretation key="0" text="1st"/>
					<interpretation key="1" text="2nd"/>
					<interpretation key="2" text="3rd"/>
					<interpretation key="3" text="4th"/>		
				</field>					
			</register>
			<register name="I_CSLV" description="Current IRQ priority of slave register" address="0x01E00018" size="4" resetvalue="0x1b1b1b1b" access="r">
				<field bitoffset="30" bitlength="2" name="CSLAVE@mGA-sGA (EINT0)" description="Indicate the current priority status of mGA">		
					<interpretation key="0" text="1st"/>
					<interpretation key="1" text="2nd"/>
					<interpretation key="2" text="3rd"/>
					<interpretation key="3" text="4th"/>		
				</field>
				<field bitoffset="28" bitlength="2" name="CSLAVE@mGA-sGB (EINT1)" description="Indicate the current priority status of mGA">
					<interpretation key="0" text="1st"/>
					<interpretation key="1" text="2nd"/>
					<interpretation key="2" text="3rd"/>
					<interpretation key="3" text="4th"/>		
				</field>
				<field bitoffset="26" bitlength="2" name="CSLAVE@mGA-sGC (EINT2)" description="Indicate the current priority status of mGA">
					<interpretation key="0" text="1st"/>
					<interpretation key="1" text="2nd"/>
					<interpretation key="2" text="3rd"/>
					<interpretation key="3" text="4th"/>		
				</field>
				<field bitoffset="24" bitlength="2" name="CSLAVE@mGA-sGD (EINT3)" description="Indicate the current priority status of mGA">
					<interpretation key="0" text="1st"/>
					<interpretation key="1" text="2nd"/>
					<interpretation key="2" text="3rd"/>
					<interpretation key="3" text="4th"/>		
				</field>
				<field bitoffset="22" bitlength="2" name="CSLAVE@mGB-sGA (INT_ZDMA0)" description="Indicate the current priority status of mGB">
					<interpretation key="0" text="1st"/>
					<interpretation key="1" text="2nd"/>
					<interpretation key="2" text="3rd"/>
					<interpretation key="3" text="4th"/>		
				</field>
				<field bitoffset="20" bitlength="2" name="CSLAVE@mGB-sGB (INT_ZDMA1)" description="Indicate the current priority status of mGB">
					<interpretation key="0" text="1st"/>
					<interpretation key="1" text="2nd"/>
					<interpretation key="2" text="3rd"/>
					<interpretation key="3" text="4th"/>		
				</field>
				<field bitoffset="18" bitlength="2" name="CSLAVE@mGB-sGC (INT_BDMA0)" description="Indicate the current priority status of mGB">
					<interpretation key="0" text="1st"/>
					<interpretation key="1" text="2nd"/>
					<interpretation key="2" text="3rd"/>
					<interpretation key="3" text="4th"/>		
				</field>
				<field bitoffset="16" bitlength="2" name="CSLAVE@mGB-sGD (INT_BDMA1)" description="Indicate the current priority status of mGB">
					<interpretation key="0" text="1st"/>
					<interpretation key="1" text="2nd"/>
					<interpretation key="2" text="3rd"/>
					<interpretation key="3" text="4th"/>		
				</field>				
				<field bitoffset="14" bitlength="2" name="CSLAVE@mGC-sGA (TIMER0)" description="Indicate the current priority status of mGC">
					<interpretation key="0" text="1st"/>
					<interpretation key="1" text="2nd"/>
					<interpretation key="2" text="3rd"/>
					<interpretation key="3" text="4th"/>		
				</field>
				<field bitoffset="12" bitlength="2" name="CSLAVE@mGC-sGB (TIMER1)" description="Indicate the current priority status of mGC">
					<interpretation key="0" text="1st"/>
					<interpretation key="1" text="2nd"/>
					<interpretation key="2" text="3rd"/>
					<interpretation key="3" text="4th"/>		
				</field>
				<field bitoffset="10" bitlength="2" name="CSLAVE@mGC-sGC (TIMER2)" description="Indicate the current priority status of mGC">
					<interpretation key="0" text="1st"/>
					<interpretation key="1" text="2nd"/>
					<interpretation key="2" text="3rd"/>
					<interpretation key="3" text="4th"/>		
				</field>
				<field bitoffset="8" bitlength="2" name="CSLAVE@mGC-sGD (TIMER3)" description="Indicate the current priority status of mGC">
					<interpretation key="0" text="1st"/>
					<interpretation key="1" text="2nd"/>
					<interpretation key="2" text="3rd"/>
					<interpretation key="3" text="4th"/>		
				</field>
				<field bitoffset="6" bitlength="2" name="CSLAVE@mGD-sGA (INT_URXD0)" description="Indicate the current priority status of mGD">
					<interpretation key="0" text="1st"/>
					<interpretation key="1" text="2nd"/>
					<interpretation key="2" text="3rd"/>
					<interpretation key="3" text="4th"/>		
				</field>
				<field bitoffset="4" bitlength="2" name="CSLAVE@mGD-sGB (INT_URXD1)" description="Indicate the current priority status of mGD">
					<interpretation key="0" text="1st"/>
					<interpretation key="1" text="2nd"/>
					<interpretation key="2" text="3rd"/>
					<interpretation key="3" text="4th"/>		
				</field>
				<field bitoffset="2" bitlength="2" name="SLAVE@mGD-sGC (INT_IIC)" description="Indicate the current priority status of mGD">
					<interpretation key="0" text="1st"/>
					<interpretation key="1" text="2nd"/>
					<interpretation key="2" text="3rd"/>
					<interpretation key="3" text="4th"/>		
				</field>
				<field bitoffset="0" bitlength="2" name="PSLAVE@mGD-sGD (INT_SIO)" description="Indicate the current priority status of mGD">
					<interpretation key="0" text="1st"/>
					<interpretation key="1" text="2nd"/>
					<interpretation key="2" text="3rd"/>
					<interpretation key="3" text="4th"/>		
				</field>
			</register>
			<register name="I_CMST" description="Current IRQ priority of master register" address="0x01E0001C" size="4" resetvalue="0x0000001b" access="r">
				<field bitoffset="14" bitlength="2" name="Reserved" description="Reserved"/>
				<field bitoffset="8"  bitlength="6" name="VECTOR" description="The lower 6 bits of corresponding branch machine code"/>
				<field bitoffset="6" bitlength="2" name="CMASTER-mGA" description="Current priority of master">
					<interpretation key="0" text="1st"/>
					<interpretation key="1" text="2nd"/>
					<interpretation key="2" text="3rd"/>
					<interpretation key="3" text="4th"/>		
				</field>			
				<field bitoffset="4" bitlength="2" name="CMASTER-mGB" description="Current priority of master">
					<interpretation key="0" text="1st"/>
					<interpretation key="1" text="2nd"/>
					<interpretation key="2" text="3rd"/>
					<interpretation key="3" text="4th"/>		
				</field>			
				<field bitoffset="2" bitlength="2" name="CMASTER-mGC" description="Current priority of master">
					<interpretation key="0" text="1st"/>
					<interpretation key="1" text="2nd"/>
					<interpretation key="2" text="3rd"/>
					<interpretation key="3" text="4th"/>		
				</field>
				<field bitoffset="0" bitlength="2" name="CMASTER-mGD" description="Current priority of master">
					<interpretation key="0" text="1st"/>
					<interpretation key="1" text="2nd"/>
					<interpretation key="2" text="3rd"/>
					<interpretation key="3" text="4th"/>		
				</field>
			</register>		
			<register name="I_ISPR" description="IRQ interrupt service pending register" address="0x01E00020" size="4" resetvalue="0x0" access="r">
				<field bitoffset="25" bitlength="1" name="EINT0" description="Indicates the interrupt pending status">
					<interpretation key="0" text="Not serviced"/>
					<interpretation key="1" text="Serviced now"/>
				</field>			
				<field bitoffset="24" bitlength="1" name="EINT1" description="Indicates the interrupt pending status">
					<interpretation key="0" text="Not serviced"/>
					<interpretation key="1" text="Serviced now"/>
				</field>			
				<field bitoffset="23" bitlength="1" name="EINT2" description="Indicates the interrupt pending status">
					<interpretation key="0" text="Not serviced"/>
					<interpretation key="1" text="Serviced now"/>
				</field>			
				<field bitoffset="22" bitlength="1" name="EINT3" description="Indicates the interrupt pending status">
					<interpretation key="0" text="Not serviced"/>
					<interpretation key="1" text="Serviced now"/>
				</field>			
				<field bitoffset="21" bitlength="1" name="EINT4/5/6/7" description="Indicates the interrupt pending status">
					<interpretation key="0" text="Not serviced"/>
					<interpretation key="1" text="Serviced now"/>
				</field>			
				<field bitoffset="20" bitlength="1" name="INT_TICK" description="Indicates the interrupt pending status">
					<interpretation key="0" text="Not serviced"/>
					<interpretation key="1" text="Serviced now"/>
				</field>			
				<field bitoffset="19" bitlength="1" name="INT_ZDMA0" description="Indicates the interrupt pending status">
					<interpretation key="0" text="Not serviced"/>
					<interpretation key="1" text="Serviced now"/>
				</field>			
				<field bitoffset="18" bitlength="1" name="INT_ZDMA1" description="Indicates the interrupt pending status">
					<interpretation key="0" text="Not serviced"/>
					<interpretation key="1" text="Serviced now"/>
				</field>			
				<field bitoffset="17" bitlength="1" name="INT_BDMA0" description="Indicates the interrupt pending status">
					<interpretation key="0" text="Not serviced"/>
					<interpretation key="1" text="Serviced now"/>
				</field>			
				<field bitoffset="16" bitlength="1" name="INT_BDMA1" description="Indicates the interrupt pending status">
					<interpretation key="0" text="Not serviced"/>
					<interpretation key="1" text="Serviced now"/>
				</field>			
				<field bitoffset="15" bitlength="1" name="INT_WDT" description="Indicates the interrupt pending status">
					<interpretation key="0" text="Not serviced"/>
					<interpretation key="1" text="Serviced now"/>
				</field>			
				<field bitoffset="14" bitlength="1" name="INT_UERR0/1" description="Indicates the interrupt pending status">
					<interpretation key="0" text="Not serviced"/>
					<interpretation key="1" text="Serviced now"/>
				</field>			
				<field bitoffset="13" bitlength="1" name="INT_TIMER0" description="Indicates the interrupt pending status">
					<interpretation key="0" text="Not serviced"/>
					<interpretation key="1" text="Serviced now"/>
				</field>			
				<field bitoffset="12" bitlength="1" name="INT_TIMER1" description="Indicates the interrupt pending status">
					<interpretation key="0" text="Not serviced"/>
					<interpretation key="1" text="Serviced now"/>
				</field>			
				<field bitoffset="11" bitlength="1" name="INT_TIMER2" description="Indicates the interrupt pending status">
					<interpretation key="0" text="Not serviced"/>
					<interpretation key="1" text="Serviced now"/>
				</field>			
				<field bitoffset="10" bitlength="1" name="INT_TIMER3" description="Indicates the interrupt pending status">
					<interpretation key="0" text="Not serviced"/>
					<interpretation key="1" text="Serviced now"/>
				</field>			
				<field bitoffset="9"  bitlength="1" name="INT_TIMER4" description="Indicates the interrupt pending status">
					<interpretation key="0" text="Not serviced"/>
					<interpretation key="1" text="Serviced now"/>
				</field>			
				<field bitoffset="8"  bitlength="1" name="INT_TIMER5" description="Indicates the interrupt pending status">
					<interpretation key="0" text="Not serviced"/>
					<interpretation key="1" text="Serviced now"/>
				</field>			
				<field bitoffset="7"  bitlength="1" name="INT_URXD0" description="Indicates the interrupt pending status">
					<interpretation key="0" text="Not serviced"/>
					<interpretation key="1" text="Serviced now"/>
				</field>			
				<field bitoffset="6"  bitlength="1" name="INT_URXD1" description="Indicates the interrupt pending status">
					<interpretation key="0" text="Not serviced"/>
					<interpretation key="1" text="Serviced now"/>
				</field>			
				<field bitoffset="5"  bitlength="1" name="INT_IIC" description="Indicates the interrupt pending status">
					<interpretation key="0" text="Not serviced"/>
					<interpretation key="1" text="Serviced now"/>
				</field>			
				<field bitoffset="4"  bitlength="1" name="INT_SIO" description="Indicates the interrupt pending status">
					<interpretation key="0" text="Not serviced"/>
					<interpretation key="1" text="Serviced now"/>
				</field>			
				<field bitoffset="3"  bitlength="1" name="INT_UTXD0" description="Indicates the interrupt pending status">
					<interpretation key="0" text="Not serviced"/>
					<interpretation key="1" text="Serviced now"/>
				</field>			
				<field bitoffset="2"  bitlength="1" name="INT_UTXD1" description="Indicates the interrupt pending status">
					<interpretation key="0" text="Not serviced"/>
					<interpretation key="1" text="Serviced now"/>
				</field>			
				<field bitoffset="1"  bitlength="1" name="INT_RTC" description="Indicates the interrupt pending status">
					<interpretation key="0" text="Not serviced"/>
					<interpretation key="1" text="Serviced now"/>
				</field>			
				<field bitoffset="0"  bitlength="1" name="INT_ADC" description="Indicates the interrupt pending status">
					<interpretation key="0" text="Not serviced"/>
					<interpretation key="1" text="Serviced now"/>
				</field>			
			</register>
			<register name="I_ISPC" description="IRQ interrupt service pending clear register" address="0x01E00024" size="4" access="w"/>
			<register name="F_ISPC" description="FIQ interrupt service pending clear register" address="0x01E0003C" size="4" access="w"/>
		</registergroup>			
	</group>	
	<group name="LCD" description="LCD CONTROLLER">
		<registergroup name="LCD" description="LCD Controller Registers">
			<register name="LCDCON1" description="LCD control 1 register" address="0x01F00000" size="4" resetvalue="0x00000000" access="rw">
				<field bitoffset="22" bitlength="10" name="LINECNT" description="These bits provide the status of the line counter"/>
				<field bitoffset="12" bitlength="10" name="CLKVAL" description="These bits determine the rate of VCLK"/>
				<field bitoffset="10" bitlength="2" name="WLH" description="These bits determine the VLINE pulse's high level width by counting the number of the system clock">
					<interpretation key="0" text="4 clock"/>
					<interpretation key="1" text="8 clock"/>
					<interpretation key="2" text="12 clock"/>
					<interpretation key="3" text="16 clock"/>		
				</field>
				<field bitoffset="8" bitlength="2" name="WDLY" description="These bits determine the delay between VLINE and VCLK by counting the number of the system clock">
					<interpretation key="0" text="4 clock"/>
					<interpretation key="1" text="8 clock"/>
					<interpretation key="2" text="12 clock"/>
					<interpretation key="3" text="16 clock"/>		
				</field>
				<field bitoffset="7" bitlength="1" name="MMODE" description="This bit determines the toggle rate of the VM">
					<interpretation key="0" text="Each Frame"/>
					<interpretation key="1" text="The rate defined by the MVAL"/>
				</field>
				<field bitoffset="5" bitlength="2" name="DISMODE" description="These bits select the display mode">
					<interpretation key="0" text="4-bit dual scan display mode"/>
					<interpretation key="1" text="4-bit single scan display mode"/>
					<interpretation key="2" text="8-bit single scan display mode"/>
					<interpretation key="3" text="Not used"/>		
				</field>
				<field bitoffset="4" bitlength="1" name="INVCLK" description="This bit controls the polarity of the VCLK active edge">
					<interpretation key="0" text="The video data is fetched at VCLK falling edge"/>
					<interpretation key="1" text="The video data is fetched at VCLK rising edge"/>
				</field>
				<field bitoffset="3" bitlength="1" name="INVLINE" description="This bit indicates the line pulse polarity">
					<interpretation key="0" text="Normal"/>
					<interpretation key="1" text="Inverted"/>
				</field>
				<field bitoffset="2" bitlength="1" name="INVFRAME" description="This bit indicates the line pulse polarity">
					<interpretation key="0" text="Normal"/>
					<interpretation key="1" text="Inverted"/>
				</field>
				<field bitoffset="1" bitlength="1" name="INVVD" description="This bit indicates the video data(VD[7:0]) polarity">
					<interpretation key="0" text="Normal"/>
					<interpretation key="1" text="VD[7:0] output is inverted"/>
				</field>
				<field bitoffset="0" bitlength="1" name="ENVID" description="LCD video output and the logic enable/disable">
					<interpretation key="0" text="Disable the video output and the logic. The LCD FIFO is cleared"/>
					<interpretation key="1" text="Enable the video output and the logic"/>
				</field>
			</register>		
			<register name="LCDCON2" description="LCD control 2 register" address="0x01F00004" size="4" resetvalue="0x00000000" access="rw">
				<field bitoffset="21" bitlength="11" name="LINEBLANK" description="These bits indicate the blank time in one horizontal line duration time"/>
				<field bitoffset="10" bitlength="11" name="HOZVAL" description="These bits determine the horizontal size of the LCD panel"/>
				<field bitoffset="0" bitlength="10" name="LINEVAL" description="These bits determine the vertical size of LCD panel"/>
			</register>		
			<register name="LCDCON3" description="Test Mode Enable Register" address="0x01F00040" size="1" resetvalue="0x00" access="rw">
				<field bitoffset="1" bitlength="2" name="Reserved" description="Reserved for test"/>
				<field bitoffset="0" bitlength="1" name="SELFREF" description="LCD self refresh mode enable bit">
					<interpretation key="0" text="LCD self refresh mode disable"/>
					<interpretation key="1" text="LCD self refresh mode enable"/>
				</field>
			</register>
			<register name="LCDSADDR1" description="Frame buffer start address 1 register" address="0x01F00008" size="4" resetvalue="0x00000000" access="rw">
				<field bitoffset="27" bitlength="2" name="MODESEL" description="These bits select the monochrome, gray, or color mode">
					<interpretation key="0" text="Monochrome mode"/>
					<interpretation key="1" text="4-level gray mode"/>
					<interpretation key="2" text="16-level gray mode"/>
					<interpretation key="3" text="Color mode"/>
				</field>
				<field bitoffset="21" bitlength="6" name="LCDBANK" description="These bits indicate A[27:22] of the bank location for the video buffer in the system memory"/>
				<field bitoffset="0" bitlength="21" name="LCDBASEU" description="These bits indicate A[21:1] of the start address of the upper address counter"/>
			</register>		
			<register name="LCDSADDR2" description="Frame buffer start address 2 register" address="0x01F0000C" size="4" resetvalue="0x00000000" access="rw">
				<field bitoffset="29" bitlength="1" name="BSWP" description="Byte swap control bit">
					<interpretation key="0" text="Swap Enable"/>
					<interpretation key="1" text="Swap Disable"/>
				</field>
				<field bitoffset="21" bitlength="8" name="MVAL" description="These bits define the rate at which the VM signal will toggle if the MMODE bit is set to logic '1'."/>
				<field bitoffset="0" bitlength="21" name="LCDBASEL" description="These bits indicate A[21:1] of the start address of the lower address counter"/>
			</register>		
			<register name="LCDSADDR3" description="Virtual screen address set" address="0x01F00010" size="3" resetvalue="0x000000" access="rw">
				<field bitoffset="9" bitlength="11" name="OFFSIZE" description="Virtual screen offset size(the number of half words)"/>
				<field bitoffset="0" bitlength="9" name="PAGEWIDTH" description="Virtual screen page width(the number of half words)"/>
			</register>	
		</registergroup>
		<registergroup name="LUT" description="Color Lookup Tables">		
			<register name="REDLUT" description="Red lookup table register" address="0x01F00014" size="4" resetvalue="0x00000000" access="rw">
				<field bitoffset="0" bitlength="32" name="REDVAL" description="These bits define which of the 16 shades each of the 8 possible red combinations will choose"/>
			</register>			
			<register name="GREENLUT" description="Green lookup table register" address="0x01F00018" size="4" resetvalue="0x00000000" access="rw">
				<field bitoffset="0" bitlength="32" name="GREENVAL" description="These bits define which of the 16 shades each of the 8 possible green combinations will choose"/>
			</register>			
			<register name="BLUELUT" description="Blue lookup table register" address="0x01F0001C" size="2" resetvalue="0x0000" access="rw">
				<field bitoffset="0" bitlength="32" name="BLUEVAL" description="These bits define which of the 16 shades each of the 8 possible blue combinations will choose"/>
			</register>			
		</registergroup>
		<registergroup name="DITH" description="Dithering Control Registers">		
			<register name="DP1_2" description="Dithering pattern duty 1/2 register" address="0x01F00020" size="2" resetvalue="0xa5a5" access="rw">
				<field bitoffset="0" bitlength="16" name="DP1_2" description=""/>
			</register>			
			<register name="DP4_7" description="Dithering pattern duty 4/7 register" address="0x01F00024" size="4" resetvalue="0xba5da65" access="rw">
				<field bitoffset="0" bitlength="28" name="DP4_7" description=""/>
			</register>			
			<register name="DP3_5" description="Dithering pattern duty 3/5 register" address="0x01F00028" size="3" resetvalue="0xa5a5f" access="rw">
				<field bitoffset="0" bitlength="20" name="DP3_5" description=""/>
			</register>			
			<register name="DP2_3" description="Dithering pattern duty 2/3 register" address="0x01F0002C" size="2" resetvalue="0xd6b" access="rw">
				<field bitoffset="0" bitlength="12" name="DP2_3" description=""/>
			</register>			
			<register name="DP5_7" description="Dithering pattern duty 5/7 register" address="0x01F00030" size="4" resetvalue="0xeb7b5ed" access="rw">
				<field bitoffset="0" bitlength="28" name="DP5_7" description=""/>
			</register>			
			<register name="DP3_4" description="Dithering pattern duty 3/4 register" address="0x01F00034" size="2" resetvalue="0x7dbe" access="rw">
				<field bitoffset="0" bitlength="16" name="DP3_4" description=""/>
			</register>			
			<register name="DP4_5" description="Dithering pattern duty 4/5 register" address="0x01F00038" size="3" resetvalue="0x7ebdf" access="rw">
				<field bitoffset="0" bitlength="20" name="DP4_5" description=""/>
			</register>			
			<register name="DP6_7" description="Dithering pattern duty 6/7 register" address="0x01F0003C" size="4" resetvalue="0x7fdfbfe" access="rw">
				<field bitoffset="0" bitlength="28" name="DP6_7" description=""/>
			</register>			
			<register name="DITHMODE" description="Dithering Mode Register" address="0x01F00044" size="4" resetvalue="0x00000" access="rw">
				<field bitoffset="0" bitlength="19" name="DITHMODE" description=""/>
			</register>			
		</registergroup>	
	</group>
	<group name="ADC" description="A/D CONVERTER">
		<registergroup name="ADC" description="A/D Converter Registers">
			<register name="ADCCON" description="A/D Converter control register" address="0x01D40000" size="1" resetvalue="0x20" access="rw">
				<field bitoffset="6" bitlength="1" name="FLAG" description="A/D converter state flag (Read Only)">
					<interpretation key="0" text="A/D conversion in process"/>
					<interpretation key="1" text="End of A/D conversion"/>
				</field>
				<field bitoffset="5" bitlength="1" name="SLEEP" description="System power down">
					<interpretation key="0" text="Normal operation"/>
					<interpretation key="1" text="Sleep mode"/>
				</field>
				<field bitoffset="2" bitlength="3" name="INPUT SELECT" description="Clock source select">
					<interpretation key="0" text="AIN0"/>
					<interpretation key="1" text="AIN1"/>
					<interpretation key="2" text="AIN2"/>
					<interpretation key="3" text="AIN3"/>
					<interpretation key="4" text="AIN4"/>
					<interpretation key="5" text="AIN5"/>
					<interpretation key="6" text="AIN6"/>
					<interpretation key="7" text="AIN7"/>
				</field>
				<field bitoffset="1" bitlength="1" name="READ_ START" description="A/D conversion start by read">
					<interpretation key="0" text="Disable start by read operation"/>
					<interpretation key="1" text="Enable start by read operation"/>
				</field>
				<field bitoffset="0" bitlength="1" name="ENABLE_START" description="A/D conversion start by enable">
					<interpretation key="0" text="No operation"/>
					<interpretation key="1" text="A/D conversion starts and this bit is cleared after the start-up"/>
				</field>
			</register>	
			<register name="ADCPSR" description="A/D Converter prescaler register" address="0x01D40004" size="1" resetvalue="0x00" access="rw">
				<field bitoffset="0" bitlength="8" name="PRESCALER" description="Prescaler value"/>
			</register>		
			<register name="ADCDAT" description="A/D Converter data register" address="0x01D40008" size="2" access="rw">
				<field bitoffset="0" bitlength="10" name="ADCDAT" description="A/D converter output data value"/>
			</register>	
		</registergroup>			
	</group>	
	<group name="RTC" description="REAL TIME CLOCK">
		<registergroup name="General" description="RTC Control Registers">
			<register name="RTCCON" description="RTC control Register" address="0x01D70040" size="1" resetvalue="0x0" access="rw">
				<field bitoffset="3" bitlength="1" name="CLKRST" description="RTC clock count reset">
					<interpretation key="0" text="No reset"/>
					<interpretation key="1" text="Reset"/>
				</field>				
				<field bitoffset="2" bitlength="1" name="CNTSEL" description="BCD count select">
					<interpretation key="0" text="Merge BCD counters"/>
					<interpretation key="1" text="Reserved (Separate BCD counters)"/>
				</field>
				<field bitoffset="1" bitlength="1" name="CLKSEL" description="BCD clock select">
					<interpretation key="0" text="XTAL 1/2^15 divided clock"/>
					<interpretation key="1" text="Reserved (XTAL clock only for test)"/>
				</field>
				<field bitoffset="0" bitlength="1" name="RTCEN" description="RTC read/write enable">
					<interpretation key="0" text="Disabled"/>
					<interpretation key="1" text="Enabled"/>
				</field>
			</register>
			<register name="RTCRST" description="RTC round reset Register" address="0x01D7006C" size="1" resetvalue="0x0" access="rw">
				<field bitoffset="3" bitlength="1" name="SRSTEN" description="Round second reset enable">
					<interpretation key="0" text="Disabled"/>
					<interpretation key="1" text="Enabled"/>
				</field>				
				<field bitoffset="0" bitlength="3" name="SECCR" description="Round boundary for second carry generation">
					<interpretation key="3" text="Over than 30 sec"/>
					<interpretation key="4" text="Over than 40 sec"/>
					<interpretation key="5" text="Over than 50 sec"/>
				</field>
			</register>
			<register name="TICNT" description="Tick time count Register" address="0x01D7008C" size="1" resetvalue="0x0" access="rw">
				<field bitoffset="7" bitlength="1" name="TICK INT ENABLE" description="Tick time interrupt enable">
					<interpretation key="0" text="Disabled"/>
					<interpretation key="1" text="Enabled"/>
				</field>				
				<field bitoffset="0" bitlength="7" name="TICK TIME COUNT" description="Tick time count value"/>
			</register>
		</registergroup>
		<registergroup name="Alarm" description="RTC alarm registers">
			<register name="RTCALM" description="RTC alarm control Register" address="0x01D70050" size="1" resetvalue="0x0" access="rw">
				<field bitoffset="7" bitlength="1" name="Reserved" description="Reserved"/>
				<field bitoffset="6" bitlength="1" name="ALMEN" description="Alarm global enable">
					<interpretation key="0" text="Disabled"/>
					<interpretation key="1" text="Enabled"/>
				</field>
				<field bitoffset="5" bitlength="1" name="YEAREN" description="Year alarm enable">
					<interpretation key="0" text="Disabled"/>
					<interpretation key="1" text="Enabled"/>
				</field>
				<field bitoffset="4" bitlength="1" name="MONREN" description="Month alarm enable">
					<interpretation key="0" text="Disabled"/>
					<interpretation key="1" text="Enabled"/>
				</field>
				<field bitoffset="3" bitlength="1" name="DAYEN" description="Day alarm enable">
					<interpretation key="0" text="Disabled"/>
					<interpretation key="1" text="Enabled"/>
				</field>
				<field bitoffset="2" bitlength="1" name="HOUREN" description="Hour alarm enable">
					<interpretation key="0" text="Disabled"/>
					<interpretation key="1" text="Enabled"/>
				</field>
				<field bitoffset="1" bitlength="1" name="MINEN" description="Minute alarm enable">
					<interpretation key="0" text="Disabled"/>
					<interpretation key="1" text="Enabled"/>
				</field>
				<field bitoffset="0" bitlength="1" name="SECEN" description="Second alarm enable">
					<interpretation key="0" text="Disabled"/>
					<interpretation key="1" text="Enabled"/>
				</field>
			</register>
			<register name="ALMSEC" description="Alarm second data Register" address="0x01D70054" size="1" resetvalue="0x0" access="rw">
				<field bitoffset="7" bitlength="1" name="Reserved" description="Reserved"/>
				<field bitoffset="0" bitlength="7" name="SECDATA" description="BCD value for alarm second" />
			</register>
			<register name="ALMMIN" description="Alarm minute data Register" address="0x01D70058" size="1" resetvalue="0x0" access="rw">
				<field bitoffset="7" bitlength="1" name="Reserved" description="Reserved"/>
				<field bitoffset="0" bitlength="7" name="MINDATA" description="BCD value for alarm minute" />
			</register>
			<register name="ALMHOUR" description="Alarm hour data Register" address="0x01D7005C" size="1" resetvalue="0x0" access="rw">
				<field bitoffset="6" bitlength="2" name="Reserved" description="Reserved"/>
				<field bitoffset="0" bitlength="6" name="HOURDATA" description="BCD value for alarm hour" />
			</register>
			<register name="ALMDAY" description="Alarm day data Register" address="0x01D70060" size="1" resetvalue="0x0" access="rw">
				<field bitoffset="6" bitlength="2" name="Reserved" description="Reserved"/>
				<field bitoffset="0" bitlength="6" name="DAYDATA" description="BCD value for alarm day" />
			</register>
			<register name="ALMMON" description="Alarm month data Register" address="0x01D70064" size="1" resetvalue="0x0" access="rw">
				<field bitoffset="5" bitlength="3" name="Reserved" description="Reserved"/>
				<field bitoffset="0" bitlength="5" name="MONDATA" description="BCD value for alarm month" />
			</register>
			<register name="ALMYEAR" description="Alarm year data Register" address="0x01D70068" size="1" resetvalue="0x0" access="rw">
				<field bitoffset="0" bitlength="8" name="YEARDATA" description="BCD value for alarm year"/>
			</register>
		</registergroup>
		<registergroup name="Time" description="RTC time registers">
			<register name="BCDSEC" description="BCD second Register" address="0x01D70070" size="1" resetvalue="0x0" access="rw">
				<field bitoffset="7" bitlength="1" name="Reserved" description="Reserved"/>
				<field bitoffset="0" bitlength="7" name="SECDATA" description="BCD value for second" />
			</register>
			<register name="BCDMIN" description="BCD minute Register" address="0x01D70074" size="1" resetvalue="0x0" access="rw">
				<field bitoffset="7" bitlength="1" name="Reserved" description="Reserved"/>
				<field bitoffset="0" bitlength="7" name="MINDATA" description="BCD value for minute" />
			</register>
			<register name="BCDHOUR" description="BCD hour Register" address="0x01D70078" size="1" resetvalue="0x0" access="rw">
				<field bitoffset="6" bitlength="2" name="Reserved" description="Reserved"/>
				<field bitoffset="0" bitlength="6" name="HOURDATA" description="BCD value for hour" />
			</register>
			<register name="BCDDAY" description="BCD day Register" address="0x01D7007C" size="1" resetvalue="0x0" access="rw">
				<field bitoffset="6" bitlength="2" name="Reserved" description="Reserved"/>
				<field bitoffset="0" bitlength="6" name="DAYDATA" description="BCD value for day" />
			</register>
			<register name="BCDDATE" description="BCD date Register" address="0x01D70080" size="1" resetvalue="0x0" access="rw">
				<field bitoffset="3" bitlength="5" name="Reserved" description="Reserved"/>
				<field bitoffset="0" bitlength="3" name="DATEDATA" description="BCD value for date" />
			</register>			
			<register name="BCDMON" description="BCD month Register" address="0x01D70084" size="1" resetvalue="0x0" access="rw">
				<field bitoffset="5" bitlength="3" name="Reserved" description="Reserved"/>
				<field bitoffset="0" bitlength="5" name="MONDATA" description="BCD value for month" />
			</register>
			<register name="BCDYEAR" description="BCD year Register" address="0x01D70088" size="1" resetvalue="0x0" access="rw">
				<field bitoffset="0" bitlength="8" name="YEARDATA" description="BCD value for year"/>
			</register>
		</registergroup>
	</group>
	<group name="WT" description="WATCHDOG TIMER">
		<registergroup name="WT" description="Watchdog Timer Registers">
			<register name="WTCON" description="Watchdog Timer Control" address="0x01D30000" size="2" resetvalue="0x8021" access="rw">
				<field bitoffset="8" bitlength="8" name="Prescaler value" description="The prescaler value"/>
				<field bitoffset="6" bitlength="2" name="Reserved" description="Reserved">
					<interpretation key="0" text="This two bits must be 00 in normal operation"/>
				</field>				
				<field bitoffset="5" bitlength="1" name="Watchdog timer enable/disable" description="Enable or disable bit of watchdog timer">
					<interpretation key="0" text="Watchdog timer disabled"/>
					<interpretation key="1" text="Watchdog timer enabled"/>
				</field>				
				<field bitoffset="3" bitlength="2" name="Clock select" description="The clock division factor">
					<interpretation key="0" text="Divisor: 1/16"/>
					<interpretation key="1" text="Divisor: 1/32"/>
					<interpretation key="2" text="Divisor: 1/64"/>	<interpretation key="3" text="Divisor: 1/128"/>
				</field>
				<field bitoffset="2" bitlength="1" name="Interrupt enable/disable" description="Enable or disable bit of the interrupt">
					<interpretation key="0" text="Interrupt generation disabled"/>
					<interpretation key="1" text="Interrupt generation enabled"/>
				</field>
				<field bitoffset="1" bitlength="1" name="Reserved" description="Reserved">
					<interpretation key="0" text="This bit must be 0 in normal operation"/>
				</field>
				<field bitoffset="0" bitlength="1" name="Reset enable disable" description="Enable or disable bit of watchdog timer output for reset signal">
					<interpretation key="0" text="Reset function of the watchdog timer disabled"/>
					<interpretation key="1" text="Reset function of the watchdog timer enabled"/>
				</field>
			</register>
			<register name="WTDAT" description="Watchdog Timer Data" address="0x01D30004" size="2" resetvalue="0x8000" access="rw">
				<field bitoffset="0"  bitlength="16" name="Count reload value" description="Watchdog timer count value for reload" />
			</register>
			<register name="WTCNT" description="Watchdog Timer Count" address="0x01D30008" size="2" resetvalue="0x8000" access="rw">
				<field bitoffset="0"  bitlength="16" name="Count value" description="The current count value of the watchdog timer" />
			</register>
		</registergroup>
	</group>
	<group name="IIC" description="IIC-BUS INTERFACE">
		<registergroup name="IIC" description="IIC-Bus Interface Registers">
			<register name="IICCON" description="IIC-Bus control register" address="0x01D60000" size="1" resetvalue="0x00" access="rw">
				<field bitoffset="7" bitlength="1" name="Acknowledge enable" description="IIC-bus acknowledge enable bit">
					<interpretation key="0" text="Disable ACK generation"/>
					<interpretation key="1" text="Enable ACK generation"/>
				</field>	
				<field bitoffset="6" bitlength="1" name="Tx clock source selection" description="Source clock of IIC-bus transmit clock prescaler selection bit">
					<interpretation key="0" text="IICCLK = fMCLK /16"/>
					<interpretation key="1" text="IICCLK = fMCLK /512"/>
				</field>				
				<field bitoffset="5" bitlength="1" name="Tx/Rx Interrupt enable" description="IIC-Bus Tx/Rx interrupt enable/disable bit">
					<interpretation key="0" text="Disable interrupt"/>
					<interpretation key="1" text="Enable interrupt"/>
				</field>				
				<field bitoffset="4" bitlength="1" name="Interrupt pending flag" description="IIC-bus Tx/Rx interrupt pending flag">
					<interpretation key="0" text="No interrupt pending(when read) / Clear pending condition and Resume the operation (when write)"/>
					<interpretation key="1" text="Interrupt is pending (when read) / N/A (when write)"/>
				</field>				
				<field bitoffset="0" bitlength="4" name="Transmit clock value" description="IIC-Bus transmit clock prescaler"/>
			</register>		
			<register name="IICSTAT" description="IIC-Bus control/status register" address="0x01D60004" size="1" resetvalue="0x00" access="rw">
				<field bitoffset="6" bitlength="2" name="Mode selection" description="IIC-bus master/slave Tx/Rx mode select bits">
					<interpretation key="0" text="Slave receive mode"/>
					<interpretation key="1" text="Slave transmit mode"/>
					<interpretation key="2" text="Master receive mode"/>
					<interpretation key="3" text="Master transmit mode"/>
				</field>	
				<field bitoffset="5" bitlength="1" name="Busy signal status/START STOP condition" description="IIC-Bus busy signal status bit">
					<interpretation key="0" text="read) IIC-bus not busy (when read) / write) IIC-bus STOP signal generation"/>
					<interpretation key="1" text="read) IIC-bus busy (when read) / write) IIC-bus START signal generation"/>
				</field>				
				<field bitoffset="4" bitlength="1" name="Serial output enable" description="IIC-bus data output enable/disable bit">
					<interpretation key="0" text="Disable Rx/Tx"/>
					<interpretation key="1" text="Enable Rx/Tx"/>
				</field>				
				<field bitoffset="3" bitlength="1" name="Arbitration status flag" description="IIC-bus arbitration procedure status flag bit">
					<interpretation key="0" text="Bus arbitration successful"/>
					<interpretation key="1" text="Bus arbitration failed during serial I/O"/>
				</field>				
				<field bitoffset="2" bitlength="1" name="Address-as-slave status flag" description="IIC-bus address-as-slave status flag bit">
					<interpretation key="0" text="Cleared when START/STOP condition was detected"/>
					<interpretation key="1" text="Received slave address matches the address value in the IICADD"/>
				</field>				
				<field bitoffset="1" bitlength="1" name="Address zero status flag" description="IIC-bus address zero status flag bit">
					<interpretation key="0" text="Cleared when START/STOP condition was detected"/>
					<interpretation key="1" text="Received slave address is 00000000b"/>
				</field>				
				<field bitoffset="0" bitlength="1" name="Last-received bit status flag" description="IIC-bus last-received bit status flag bit">
					<interpretation key="0" text="Last-received bit is 0 (ACK was received)"/>
					<interpretation key="1" text="Last-receive bit is 1 (ACK was not received)"/>
				</field>				
			</register>		
			<register name="IICADD" description="IIC-Bus address register" address="0x01D60008" size="1" access="rw">
				<field bitoffset="0"  bitlength="8" name="Slave address" description="7-bit slave address, latched from the IIC-bus" />
			</register>
			<register name="IICDS" description="IIC-Bus transmit/receive data shift register" address="0x01D6000C" size="1" access="rw">
				<field bitoffset="0"  bitlength="8" name="Data shift" description="8-bit data shift register for IIC-bus Tx/Rx operation" />
			</register>
		</registergroup>
	</group>
	<group name="IIS" description="IIS-BUS INTERFACE">
		<registergroup name="IIS" description="IIS-Bus Interface Registers">
			<register name="IISCON" description="IIS-Bus control register" address="0x01D18000" size="2" resetvalue="0x100" access="rw">
				<field bitoffset="8" bitlength="1" name="Left/Right channel index" description="Left/Right channel index (read only)">
					<interpretation key="0" text="Left channel"/>
					<interpretation key="1" text="Right channel"/>
				</field>	
				<field bitoffset="7" bitlength="1" name="Transmit FIFO ready flag" description="Transmit FIFO ready flag (read only)">
					<interpretation key="0" text="FIFO is not ready (empty)"/>
					<interpretation key="1" text="FIFO is ready (not empty)"/>
				</field>	
				<field bitoffset="6" bitlength="1" name="Receive FIFO ready flag" description="Receive FIFO ready flag (read only)">
					<interpretation key="0" text="FIFO is not ready (empty)"/>
					<interpretation key="1" text="FIFO is ready (not empty)"/>
				</field>	
				<field bitoffset="5" bitlength="1" name="Transmit DMA service request enable" description="Transmit DMA service request enable">
					<interpretation key="0" text="Request disable"/>
					<interpretation key="1" text="Request enable"/>
				</field>	
				<field bitoffset="4" bitlength="1" name="Receive DMA service request enable" description="Receive DMA service request enable">
					<interpretation key="0" text="Request disable"/>
					<interpretation key="1" text="Request enable"/>
				</field>	
				<field bitoffset="3" bitlength="1" name="Transmit channel idle command" description="Transmit channel idle command">
					<interpretation key="0" text="IISLRCK is generated"/>
					<interpretation key="1" text="IISLRCK is not generated"/>
				</field>	
				<field bitoffset="2" bitlength="1" name="Receive channel idle command" description="Receive channel idle command">
					<interpretation key="0" text="IISLRCK is generated"/>
					<interpretation key="1" text="IISLRCK is not generated"/>
				</field>	
				<field bitoffset="1" bitlength="1" name="IIS prescaler enable" description="IIS prescaler enable">
					<interpretation key="0" text="Prescaler disable"/>
					<interpretation key="1" text="Prescaler enable"/>
				</field>	
				<field bitoffset="0" bitlength="1" name="IIS interface enable" description="IIS interface enable (start)">
					<interpretation key="0" text="IIS disable (stop)"/>
					<interpretation key="1" text="IIS enable (start)"/>
				</field>	
			</register>		
			<register name="IISMOD" description="IIS mode register" address="0x01D18004" size="2" resetvalue="0x0" access="rw">
				<field bitoffset="8" bitlength="1" name="Master/slave mode select" description="Master/slave mode select">
					<interpretation key="0" text="Master mode (IISLRCK and IISCLK are output mode)"/>
					<interpretation key="1" text="Slave mode (IISLRCK and IISCLK are input mode)"/>
				</field>	
				<field bitoffset="6" bitlength="2" name="Transmit/receive mode select" description="Transmit/receive mode select">
					<interpretation key="0" text="No transfer"/>
					<interpretation key="1" text="Receive mode"/>
					<interpretation key="2" text="Transmit mode"/>
					<interpretation key="3" text="Transmit and receive mode"/>				
				</field>	
				<field bitoffset="5" bitlength="1" name="Active level of left/right channel" description="Active level of left/right channel">
					<interpretation key="0" text="Low for left channel ( high for right channel)"/>
					<interpretation key="1" text="High for left channel ( low for right channel)"/>
				</field>	
				<field bitoffset="4" bitlength="1" name="Serial interface format" description="Serial interface format">
					<interpretation key="0" text="IIS compatible format"/>
					<interpretation key="1" text="MSB(Left)-justified format"/>
				</field>	
				<field bitoffset="3" bitlength="1" name="Serial data bit per channel" description="Serial data bit per channel">
					<interpretation key="0" text="8-bit"/>
					<interpretation key="1" text="16-bit"/>
				</field>	
				<field bitoffset="2" bitlength="1" name="Master clock(CODECLK) frequency select" description="Master clock(CODECLK) frequency select">
					<interpretation key="0" text="256fs"/>
					<interpretation key="1" text="384fs"/>
				</field>	
				<field bitoffset="0" bitlength="2" name="Serial bit clock frequency select" description="Serial bit clock frequency select">
					<interpretation key="0" text="16fs"/>
					<interpretation key="1" text="32fs"/>
					<interpretation key="0" text="48fs"/>
					<interpretation key="1" text="N/A"/>
				</field>	
			</register>		
			<register name="IISPSR" description="IIS prescaler register" address="0x01D18008" size="1" resetvalue="0x0" access="rw">
				<field bitoffset="4"  bitlength="4" name="Prescaler value A" description="prescaler division factor for the prescaler A" />
				<field bitoffset="0"  bitlength="4" name="Prescaler value B" description="prescaler division factor for the prescaler B" />			
			</register>
			<register name="IISFCON" description="IIS FIFO interface register" address="0x01D1800C" size="2" resetvalue="0x0" access="rw">
				<field bitoffset="11" bitlength="1" name="Transmit FIFO access mode select" description="Transmit FIFO access mode select">
					<interpretation key="0" text="Normal access mode"/>
					<interpretation key="1" text="DMA access mode"/>
				</field>	
				<field bitoffset="10" bitlength="1" name="Receive FIFO access mode select" description="Receive FIFO access mode select">
					<interpretation key="0" text="Normal access mode"/>
					<interpretation key="1" text="DMA access mode"/>
				</field>	
				<field bitoffset="9" bitlength="1" name="Transmit FIFO enable" description="Transmit FIFO enable">
					<interpretation key="0" text="FIFO disable"/>
					<interpretation key="1" text="FIFO enable"/>
				</field>	
				<field bitoffset="8" bitlength="1" name="Receive FIFO enable" description="Receive FIFO enable">
					<interpretation key="0" text="FIFO disable"/>
					<interpretation key="1" text="FIFO enable"/>
				</field>	
				<field bitoffset="4"  bitlength="4" name="Transmit FIFO data count" description="Transmit FIFO data count (read only)" />
				<field bitoffset="0"  bitlength="4" name="Receive FIFO data count" description="Receive FIFO data count (read only)" />			
			</register>			
			<register name="IISFIF" description="IIS FIFO register" address="0x01D18010" size="2" resetvalue="0x0" access="rw">
				<field bitoffset="0"  bitlength="16" name="FENTRY" description="Transmit/Receive data for IIS" />			
			</register>
		</registergroup>	
	</group>	
	<group name="SIO" description="SYNCHRONOUS I/O INTERFACE">
		<registergroup name="SIO" description="Synchronous I/O Interface Registers">
			<register name="SIOCON" description="SIO control register" address="0x01D14000" size="1" resetvalue="0x00" access="rw">
				<field bitoffset="7" bitlength="1" name="Clock source select" description="SIO shift clock source select bit">
					<interpretation key="0" text="Internal clock"/>
					<interpretation key="1" text="External clock"/>
				</field>	
				<field bitoffset="6" bitlength="1" name="Data direction" description="This bit controls whether MSB is transmitted first or LSB is transmitted first">
					<interpretation key="0" text="MSB mode"/>
					<interpretation key="1" text="LSB mode"/>
				</field>	
				<field bitoffset="5" bitlength="1" name="Tx/Rx selection" description="This bit decides whether to enable the transmit operation enabled">
					<interpretation key="0" text="Receive only mode"/>
					<interpretation key="1" text="Transmit/Receive mode"/>
				</field>	
				<field bitoffset="4" bitlength="1" name="Clock edge select" description="This bit determines the clock to be used for serial transmit or receive operation">
					<interpretation key="0" text="Falling edge clock"/>
					<interpretation key="1" text="Rising edge clock"/>
				</field>	
				<field bitoffset="3" bitlength="1" name="SIO start" description="This bit determines whether the SIO functions is running or has stopped">
					<interpretation key="0" text="No action"/>
					<interpretation key="1" text="Clear 3-bit counter and start shift"/>
				</field>	
				<field bitoffset="2" bitlength="1" name="Shift operation" description="Determines SIO shift operation">
					<interpretation key="0" text="Non hand-shaking mode(Auto run mode)"/>
					<interpretation key="1" text="Reserved"/>
				</field>	
				<field bitoffset="0" bitlength="2" name="SIO mode select" description="Determines how and by what SIODATA is read/written">
					<interpretation key="0" text="no operations"/>
					<interpretation key="1" text="SIO interrupt mode"/>
					<interpretation key="2" text="BDMA0 mode"/>
					<interpretation key="3" text="BDMA1 mode"/>
				</field>	
			</register>			
			<register name="SIODAT" description="SIO data register" address="0x01D14004" size="1" resetvalue="0x00" access="rw">
				<field bitoffset="0"  bitlength="8" name="SIO DATA" description="This field contains the data to be transmitted or received over the SIO channel" />			
			</register>			
			<register name="SBRDR" description="SIO baud rate prescaler register" address="0x01D14008" size="2" resetvalue="0x0000" access="rw">
				<field bitoffset="0"  bitlength="12" name="SBRDR" description="This field contains the prescaler value for the baud rate" />			
			</register>			
			<register name="IVTCNT" description="SIO interval counter register" address="0x01D1400C" size="1" resetvalue="0x00" access="rw">
				<field bitoffset="0"  bitlength="8" name="IVTCNT" description="SIO interval counter register" />			
			</register>	
			<register name="DCNTZ" description="SIO dma count zero register" address="0x01D14010" size="1" resetvalue="0x0" access="rw">
				<field bitoffset="1" bitlength="1" name="DCNTZ0" description="DCNTZ0">
					<interpretation key="0" text="Enables BDMA1 service request"/>
					<interpretation key="1" text="Disables BDMA1 service request"/>
				</field>	
				<field bitoffset="0" bitlength="1" name="DCNTZ0" description="DCNTZ0">
					<interpretation key="0" text="Enables BDMA0 service request"/>
					<interpretation key="1" text="Disables BDMA0 service request"/>
				</field>	
			</register>
		</registergroup>
	</group>	
</model>
