{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 21 20:18:38 2024 " "Info: Processing started: Tue May 21 20:18:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TOTAL -c TOTAL --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TOTAL -c TOTAL --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR8 " "Info: Assuming node \"uIR8\" is an undefined clock" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -544 -800 -632 -528 "uIR8" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR8" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "START " "Info: Assuming node \"START\" is an undefined clock" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -512 -800 -632 -496 "START" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -528 -800 -632 -512 "CP" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR13 " "Info: Assuming node \"uIR13\" is an undefined clock" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -912 1192 1360 -896 "uIR13" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR13" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR12 " "Info: Assuming node \"uIR12\" is an undefined clock" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -896 1192 1360 -880 "uIR12" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR12" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR14 " "Info: Assuming node \"uIR14\" is an undefined clock" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -928 1192 1360 -912 "uIR14" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR14" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "15 " "Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst48 " "Info: Detected gated clock \"inst48\" as buffer" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 2128 2176 -400 "inst48" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register-group:inst16\|inst13 " "Info: Detected gated clock \"register-group:inst16\|inst13\" as buffer" {  } { { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-group:inst16\|inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register-group:inst16\|inst14 " "Info: Detected gated clock \"register-group:inst16\|inst14\" as buffer" {  } { { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/register-group.bdf" { { 720 168 232 768 "inst14" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-group:inst16\|inst14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register-group:inst16\|inst12 " "Info: Detected gated clock \"register-group:inst16\|inst12\" as buffer" {  } { { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/register-group.bdf" { { 256 168 232 304 "inst12" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-group:inst16\|inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst46 " "Info: Detected gated clock \"inst46\" as buffer" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1184 1232 -400 "inst46" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst46" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register-group:inst16\|inst21~22 " "Info: Detected gated clock \"register-group:inst16\|inst21~22\" as buffer" {  } { { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-group:inst16\|inst21~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst49 " "Info: Detected gated clock \"inst49\" as buffer" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 2384 2432 -400 "inst49" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register-group:inst16\|inst21 " "Info: Detected gated clock \"register-group:inst16\|inst21\" as buffer" {  } { { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-group:inst16\|inst21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst52 " "Info: Detected gated clock \"inst52\" as buffer" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1648 1696 -400 "inst52" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst52" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "MAR-8:IR\|inst6 " "Info: Detected ripple clock \"MAR-8:IR\|inst6\" as buffer" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "MAR-8:IR\|inst6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "MAR-8:IR\|inst7 " "Info: Detected ripple clock \"MAR-8:IR\|inst7\" as buffer" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "MAR-8:IR\|inst7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst51 " "Info: Detected gated clock \"inst51\" as buffer" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst51" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "halt:inst\|inst3 " "Info: Detected ripple clock \"halt:inst\|inst3\" as buffer" {  } { { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/halt.bdf" { { 144 320 384 224 "inst3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "halt:inst\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "halt:inst\|inst5 " "Info: Detected gated clock \"halt:inst\|inst5\" as buffer" {  } { { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/halt.bdf" { { 72 448 512 120 "inst5" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "halt:inst\|inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst3 " "Info: Detected ripple clock \"inst3\" as buffer" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR8 register register-group:inst16\|MAR-8:inst1\|inst1 register MAR-8:IR\|inst3 76.46 MHz 13.079 ns Internal " "Info: Clock \"uIR8\" has Internal fmax of 76.46 MHz between source register \"register-group:inst16\|MAR-8:inst1\|inst1\" and destination register \"MAR-8:IR\|inst3\" (period= 13.079 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.227 ns + Longest register register " "Info: + Longest register to register delay is 6.227 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst1\|inst1 1 REG LCFF_X32_Y10_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y10_N19; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst1\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst1|inst1 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns select-2:B\|inst22~126 2 COMB LCCOMB_X32_Y10_N18 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X32_Y10_N18; Fanout = 1; COMB Node = 'select-2:B\|inst22~126'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { register-group:inst16|MAR-8:inst1|inst1 select-2:B|inst22~126 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { 464 560 624 512 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.616 ns) 1.384 ns select-2:B\|inst22~127 3 COMB LCCOMB_X32_Y10_N16 1 " "Info: 3: + IC(0.375 ns) + CELL(0.616 ns) = 1.384 ns; Loc. = LCCOMB_X32_Y10_N16; Fanout = 1; COMB Node = 'select-2:B\|inst22~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { select-2:B|inst22~126 select-2:B|inst22~127 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { 464 560 624 512 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.370 ns) 2.126 ns select-2:B\|inst22~128 4 COMB LCCOMB_X32_Y10_N12 3 " "Info: 4: + IC(0.372 ns) + CELL(0.370 ns) = 2.126 ns; Loc. = LCCOMB_X32_Y10_N12; Fanout = 3; COMB Node = 'select-2:B\|inst22~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { select-2:B|inst22~127 select-2:B|inst22~128 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { 464 560 624 512 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 2.705 ns ALU:inst40\|74181:inst\|44~129 5 COMB LCCOMB_X32_Y10_N24 3 " "Info: 5: + IC(0.373 ns) + CELL(0.206 ns) = 2.705 ns; Loc. = LCCOMB_X32_Y10_N24; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst\|44~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { select-2:B|inst22~128 ALU:inst40|74181:inst|44~129 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.624 ns) 4.019 ns ALU:inst40\|74182:inst2\|31~179 6 COMB LCCOMB_X31_Y10_N8 3 " "Info: 6: + IC(0.690 ns) + CELL(0.624 ns) = 4.019 ns; Loc. = LCCOMB_X31_Y10_N8; Fanout = 3; COMB Node = 'ALU:inst40\|74182:inst2\|31~179'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { ALU:inst40|74181:inst|44~129 ALU:inst40|74182:inst2|31~179 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.206 ns) 4.906 ns ALU:inst40\|74182:inst2\|31~180 7 COMB LCCOMB_X32_Y10_N6 1 " "Info: 7: + IC(0.681 ns) + CELL(0.206 ns) = 4.906 ns; Loc. = LCCOMB_X32_Y10_N6; Fanout = 1; COMB Node = 'ALU:inst40\|74182:inst2\|31~180'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.887 ns" { ALU:inst40|74182:inst2|31~179 ALU:inst40|74182:inst2|31~180 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.206 ns) 6.119 ns ALU:inst40\|74181:inst1\|80 8 COMB LCCOMB_X30_Y10_N26 9 " "Info: 8: + IC(1.007 ns) + CELL(0.206 ns) = 6.119 ns; Loc. = LCCOMB_X30_Y10_N26; Fanout = 9; COMB Node = 'ALU:inst40\|74181:inst1\|80'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { ALU:inst40|74182:inst2|31~180 ALU:inst40|74181:inst1|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.227 ns MAR-8:IR\|inst3 9 REG LCFF_X30_Y10_N27 2 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 6.227 ns; Loc. = LCFF_X30_Y10_N27; Fanout = 2; REG Node = 'MAR-8:IR\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst40|74181:inst1|80 MAR-8:IR|inst3 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 352 448 512 432 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.729 ns ( 43.83 % ) " "Info: Total cell delay = 2.729 ns ( 43.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.498 ns ( 56.17 % ) " "Info: Total interconnect delay = 3.498 ns ( 56.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.227 ns" { register-group:inst16|MAR-8:inst1|inst1 select-2:B|inst22~126 select-2:B|inst22~127 select-2:B|inst22~128 ALU:inst40|74181:inst|44~129 ALU:inst40|74182:inst2|31~179 ALU:inst40|74182:inst2|31~180 ALU:inst40|74181:inst1|80 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.227 ns" { register-group:inst16|MAR-8:inst1|inst1 {} select-2:B|inst22~126 {} select-2:B|inst22~127 {} select-2:B|inst22~128 {} ALU:inst40|74181:inst|44~129 {} ALU:inst40|74182:inst2|31~179 {} ALU:inst40|74182:inst2|31~180 {} ALU:inst40|74181:inst1|80 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 0.375ns 0.372ns 0.373ns 0.690ns 0.681ns 1.007ns 0.000ns } { 0.000ns 0.393ns 0.616ns 0.370ns 0.206ns 0.624ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.588 ns - Smallest " "Info: - Smallest clock skew is -6.588 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR8 destination 6.844 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR8\" to destination register is 6.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR8 1 CLK PIN_101 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_101; Fanout = 1; CLK Node = 'uIR8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR8 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -544 -800 -632 -528 "uIR8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.036 ns) + CELL(0.206 ns) 3.226 ns halt:inst\|inst5 2 COMB LCCOMB_X33_Y10_N26 1 " "Info: 2: + IC(2.036 ns) + CELL(0.206 ns) = 3.226 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.242 ns" { uIR8 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.970 ns) 4.517 ns inst3 3 REG LCFF_X33_Y10_N1 10 " "Info: 3: + IC(0.321 ns) + CELL(0.970 ns) = 4.517 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.202 ns) 5.182 ns inst51 4 COMB LCCOMB_X33_Y10_N30 8 " "Info: 4: + IC(0.463 ns) + CELL(0.202 ns) = 5.182 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.665 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.666 ns) 6.844 ns MAR-8:IR\|inst3 5 REG LCFF_X30_Y10_N27 2 " "Info: 5: + IC(0.996 ns) + CELL(0.666 ns) = 6.844 ns; Loc. = LCFF_X30_Y10_N27; Fanout = 2; REG Node = 'MAR-8:IR\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 352 448 512 432 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.028 ns ( 44.24 % ) " "Info: Total cell delay = 3.028 ns ( 44.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.816 ns ( 55.76 % ) " "Info: Total interconnect delay = 3.816 ns ( 55.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.844 ns" { uIR8 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.844 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 2.036ns 0.321ns 0.463ns 0.996ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.202ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR8 source 13.432 ns - Longest register " "Info: - Longest clock path from clock \"uIR8\" to source register is 13.432 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR8 1 CLK PIN_101 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_101; Fanout = 1; CLK Node = 'uIR8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR8 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -544 -800 -632 -528 "uIR8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.036 ns) + CELL(0.206 ns) 3.226 ns halt:inst\|inst5 2 COMB LCCOMB_X33_Y10_N26 1 " "Info: 2: + IC(2.036 ns) + CELL(0.206 ns) = 3.226 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.242 ns" { uIR8 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.970 ns) 4.517 ns inst3 3 REG LCFF_X33_Y10_N1 10 " "Info: 3: + IC(0.321 ns) + CELL(0.970 ns) = 4.517 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.202 ns) 5.182 ns inst51 4 COMB LCCOMB_X33_Y10_N30 8 " "Info: 4: + IC(0.463 ns) + CELL(0.202 ns) = 5.182 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.665 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.970 ns) 7.148 ns MAR-8:IR\|inst6 5 REG LCFF_X30_Y10_N19 17 " "Info: 5: + IC(0.996 ns) + CELL(0.970 ns) = 7.148 ns; Loc. = LCFF_X30_Y10_N19; Fanout = 17; REG Node = 'MAR-8:IR\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { inst51 MAR-8:IR|inst6 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.651 ns) 8.956 ns register-group:inst16\|inst12 6 COMB LCCOMB_X33_Y10_N18 1 " "Info: 6: + IC(1.157 ns) + CELL(0.651 ns) = 8.956 ns; Loc. = LCCOMB_X33_Y10_N18; Fanout = 1; COMB Node = 'register-group:inst16\|inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.808 ns" { MAR-8:IR|inst6 register-group:inst16|inst12 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/register-group.bdf" { { 256 168 232 304 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.931 ns) + CELL(0.000 ns) 11.887 ns register-group:inst16\|inst12~clkctrl 7 COMB CLKCTRL_G1 8 " "Info: 7: + IC(2.931 ns) + CELL(0.000 ns) = 11.887 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'register-group:inst16\|inst12~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { register-group:inst16|inst12 register-group:inst16|inst12~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/register-group.bdf" { { 256 168 232 304 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.666 ns) 13.432 ns register-group:inst16\|MAR-8:inst1\|inst1 8 REG LCFF_X32_Y10_N19 1 " "Info: 8: + IC(0.879 ns) + CELL(0.666 ns) = 13.432 ns; Loc. = LCFF_X32_Y10_N19; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst1\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { register-group:inst16|inst12~clkctrl register-group:inst16|MAR-8:inst1|inst1 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.649 ns ( 34.61 % ) " "Info: Total cell delay = 4.649 ns ( 34.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.783 ns ( 65.39 % ) " "Info: Total interconnect delay = 8.783 ns ( 65.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.432 ns" { uIR8 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst6 register-group:inst16|inst12 register-group:inst16|inst12~clkctrl register-group:inst16|MAR-8:inst1|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.432 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|inst12 {} register-group:inst16|inst12~clkctrl {} register-group:inst16|MAR-8:inst1|inst1 {} } { 0.000ns 0.000ns 2.036ns 0.321ns 0.463ns 0.996ns 1.157ns 2.931ns 0.879ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.202ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.844 ns" { uIR8 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.844 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 2.036ns 0.321ns 0.463ns 0.996ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.202ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.432 ns" { uIR8 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst6 register-group:inst16|inst12 register-group:inst16|inst12~clkctrl register-group:inst16|MAR-8:inst1|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.432 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|inst12 {} register-group:inst16|inst12~clkctrl {} register-group:inst16|MAR-8:inst1|inst1 {} } { 0.000ns 0.000ns 2.036ns 0.321ns 0.463ns 0.996ns 1.157ns 2.931ns 0.879ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.202ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 352 448 512 432 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.227 ns" { register-group:inst16|MAR-8:inst1|inst1 select-2:B|inst22~126 select-2:B|inst22~127 select-2:B|inst22~128 ALU:inst40|74181:inst|44~129 ALU:inst40|74182:inst2|31~179 ALU:inst40|74182:inst2|31~180 ALU:inst40|74181:inst1|80 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.227 ns" { register-group:inst16|MAR-8:inst1|inst1 {} select-2:B|inst22~126 {} select-2:B|inst22~127 {} select-2:B|inst22~128 {} ALU:inst40|74181:inst|44~129 {} ALU:inst40|74182:inst2|31~179 {} ALU:inst40|74182:inst2|31~180 {} ALU:inst40|74181:inst1|80 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 0.375ns 0.372ns 0.373ns 0.690ns 0.681ns 1.007ns 0.000ns } { 0.000ns 0.393ns 0.616ns 0.370ns 0.206ns 0.624ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.844 ns" { uIR8 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.844 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 2.036ns 0.321ns 0.463ns 0.996ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.202ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.432 ns" { uIR8 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst6 register-group:inst16|inst12 register-group:inst16|inst12~clkctrl register-group:inst16|MAR-8:inst1|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.432 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|inst12 {} register-group:inst16|inst12~clkctrl {} register-group:inst16|MAR-8:inst1|inst1 {} } { 0.000ns 0.000ns 2.036ns 0.321ns 0.463ns 0.996ns 1.157ns 2.931ns 0.879ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.202ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "START register register-group:inst16\|MAR-8:inst1\|inst1 register MAR-8:IR\|inst3 76.46 MHz 13.079 ns Internal " "Info: Clock \"START\" has Internal fmax of 76.46 MHz between source register \"register-group:inst16\|MAR-8:inst1\|inst1\" and destination register \"MAR-8:IR\|inst3\" (period= 13.079 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.227 ns + Longest register register " "Info: + Longest register to register delay is 6.227 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst1\|inst1 1 REG LCFF_X32_Y10_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y10_N19; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst1\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst1|inst1 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns select-2:B\|inst22~126 2 COMB LCCOMB_X32_Y10_N18 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X32_Y10_N18; Fanout = 1; COMB Node = 'select-2:B\|inst22~126'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { register-group:inst16|MAR-8:inst1|inst1 select-2:B|inst22~126 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { 464 560 624 512 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.616 ns) 1.384 ns select-2:B\|inst22~127 3 COMB LCCOMB_X32_Y10_N16 1 " "Info: 3: + IC(0.375 ns) + CELL(0.616 ns) = 1.384 ns; Loc. = LCCOMB_X32_Y10_N16; Fanout = 1; COMB Node = 'select-2:B\|inst22~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { select-2:B|inst22~126 select-2:B|inst22~127 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { 464 560 624 512 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.370 ns) 2.126 ns select-2:B\|inst22~128 4 COMB LCCOMB_X32_Y10_N12 3 " "Info: 4: + IC(0.372 ns) + CELL(0.370 ns) = 2.126 ns; Loc. = LCCOMB_X32_Y10_N12; Fanout = 3; COMB Node = 'select-2:B\|inst22~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { select-2:B|inst22~127 select-2:B|inst22~128 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { 464 560 624 512 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 2.705 ns ALU:inst40\|74181:inst\|44~129 5 COMB LCCOMB_X32_Y10_N24 3 " "Info: 5: + IC(0.373 ns) + CELL(0.206 ns) = 2.705 ns; Loc. = LCCOMB_X32_Y10_N24; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst\|44~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { select-2:B|inst22~128 ALU:inst40|74181:inst|44~129 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.624 ns) 4.019 ns ALU:inst40\|74182:inst2\|31~179 6 COMB LCCOMB_X31_Y10_N8 3 " "Info: 6: + IC(0.690 ns) + CELL(0.624 ns) = 4.019 ns; Loc. = LCCOMB_X31_Y10_N8; Fanout = 3; COMB Node = 'ALU:inst40\|74182:inst2\|31~179'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { ALU:inst40|74181:inst|44~129 ALU:inst40|74182:inst2|31~179 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.206 ns) 4.906 ns ALU:inst40\|74182:inst2\|31~180 7 COMB LCCOMB_X32_Y10_N6 1 " "Info: 7: + IC(0.681 ns) + CELL(0.206 ns) = 4.906 ns; Loc. = LCCOMB_X32_Y10_N6; Fanout = 1; COMB Node = 'ALU:inst40\|74182:inst2\|31~180'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.887 ns" { ALU:inst40|74182:inst2|31~179 ALU:inst40|74182:inst2|31~180 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.206 ns) 6.119 ns ALU:inst40\|74181:inst1\|80 8 COMB LCCOMB_X30_Y10_N26 9 " "Info: 8: + IC(1.007 ns) + CELL(0.206 ns) = 6.119 ns; Loc. = LCCOMB_X30_Y10_N26; Fanout = 9; COMB Node = 'ALU:inst40\|74181:inst1\|80'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { ALU:inst40|74182:inst2|31~180 ALU:inst40|74181:inst1|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.227 ns MAR-8:IR\|inst3 9 REG LCFF_X30_Y10_N27 2 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 6.227 ns; Loc. = LCFF_X30_Y10_N27; Fanout = 2; REG Node = 'MAR-8:IR\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst40|74181:inst1|80 MAR-8:IR|inst3 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 352 448 512 432 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.729 ns ( 43.83 % ) " "Info: Total cell delay = 2.729 ns ( 43.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.498 ns ( 56.17 % ) " "Info: Total interconnect delay = 3.498 ns ( 56.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.227 ns" { register-group:inst16|MAR-8:inst1|inst1 select-2:B|inst22~126 select-2:B|inst22~127 select-2:B|inst22~128 ALU:inst40|74181:inst|44~129 ALU:inst40|74182:inst2|31~179 ALU:inst40|74182:inst2|31~180 ALU:inst40|74181:inst1|80 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.227 ns" { register-group:inst16|MAR-8:inst1|inst1 {} select-2:B|inst22~126 {} select-2:B|inst22~127 {} select-2:B|inst22~128 {} ALU:inst40|74181:inst|44~129 {} ALU:inst40|74182:inst2|31~179 {} ALU:inst40|74182:inst2|31~180 {} ALU:inst40|74181:inst1|80 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 0.375ns 0.372ns 0.373ns 0.690ns 0.681ns 1.007ns 0.000ns } { 0.000ns 0.393ns 0.616ns 0.370ns 0.206ns 0.624ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.588 ns - Smallest " "Info: - Smallest clock skew is -6.588 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 8.778 ns + Shortest register " "Info: + Shortest clock path from clock \"START\" to destination register is 8.778 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns START 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -512 -800 -632 -496 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.405 ns) + CELL(0.970 ns) 4.359 ns halt:inst\|inst3 2 REG LCFF_X33_Y10_N9 1 " "Info: 2: + IC(2.405 ns) + CELL(0.970 ns) = 4.359 ns; Loc. = LCFF_X33_Y10_N9; Fanout = 1; REG Node = 'halt:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.375 ns" { START halt:inst|inst3 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/halt.bdf" { { 144 320 384 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.366 ns) 5.160 ns halt:inst\|inst5 3 COMB LCCOMB_X33_Y10_N26 1 " "Info: 3: + IC(0.435 ns) + CELL(0.366 ns) = 5.160 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { halt:inst|inst3 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.970 ns) 6.451 ns inst3 4 REG LCFF_X33_Y10_N1 10 " "Info: 4: + IC(0.321 ns) + CELL(0.970 ns) = 6.451 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.202 ns) 7.116 ns inst51 5 COMB LCCOMB_X33_Y10_N30 8 " "Info: 5: + IC(0.463 ns) + CELL(0.202 ns) = 7.116 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.665 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.666 ns) 8.778 ns MAR-8:IR\|inst3 6 REG LCFF_X30_Y10_N27 2 " "Info: 6: + IC(0.996 ns) + CELL(0.666 ns) = 8.778 ns; Loc. = LCFF_X30_Y10_N27; Fanout = 2; REG Node = 'MAR-8:IR\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 352 448 512 432 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.158 ns ( 47.37 % ) " "Info: Total cell delay = 4.158 ns ( 47.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.620 ns ( 52.63 % ) " "Info: Total interconnect delay = 4.620 ns ( 52.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.778 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.778 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 2.405ns 0.435ns 0.321ns 0.463ns 0.996ns } { 0.000ns 0.984ns 0.970ns 0.366ns 0.970ns 0.202ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 15.366 ns - Longest register " "Info: - Longest clock path from clock \"START\" to source register is 15.366 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns START 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -512 -800 -632 -496 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.405 ns) + CELL(0.970 ns) 4.359 ns halt:inst\|inst3 2 REG LCFF_X33_Y10_N9 1 " "Info: 2: + IC(2.405 ns) + CELL(0.970 ns) = 4.359 ns; Loc. = LCFF_X33_Y10_N9; Fanout = 1; REG Node = 'halt:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.375 ns" { START halt:inst|inst3 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/halt.bdf" { { 144 320 384 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.366 ns) 5.160 ns halt:inst\|inst5 3 COMB LCCOMB_X33_Y10_N26 1 " "Info: 3: + IC(0.435 ns) + CELL(0.366 ns) = 5.160 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { halt:inst|inst3 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.970 ns) 6.451 ns inst3 4 REG LCFF_X33_Y10_N1 10 " "Info: 4: + IC(0.321 ns) + CELL(0.970 ns) = 6.451 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.202 ns) 7.116 ns inst51 5 COMB LCCOMB_X33_Y10_N30 8 " "Info: 5: + IC(0.463 ns) + CELL(0.202 ns) = 7.116 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.665 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.970 ns) 9.082 ns MAR-8:IR\|inst6 6 REG LCFF_X30_Y10_N19 17 " "Info: 6: + IC(0.996 ns) + CELL(0.970 ns) = 9.082 ns; Loc. = LCFF_X30_Y10_N19; Fanout = 17; REG Node = 'MAR-8:IR\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { inst51 MAR-8:IR|inst6 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.651 ns) 10.890 ns register-group:inst16\|inst12 7 COMB LCCOMB_X33_Y10_N18 1 " "Info: 7: + IC(1.157 ns) + CELL(0.651 ns) = 10.890 ns; Loc. = LCCOMB_X33_Y10_N18; Fanout = 1; COMB Node = 'register-group:inst16\|inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.808 ns" { MAR-8:IR|inst6 register-group:inst16|inst12 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/register-group.bdf" { { 256 168 232 304 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.931 ns) + CELL(0.000 ns) 13.821 ns register-group:inst16\|inst12~clkctrl 8 COMB CLKCTRL_G1 8 " "Info: 8: + IC(2.931 ns) + CELL(0.000 ns) = 13.821 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'register-group:inst16\|inst12~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { register-group:inst16|inst12 register-group:inst16|inst12~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/register-group.bdf" { { 256 168 232 304 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.666 ns) 15.366 ns register-group:inst16\|MAR-8:inst1\|inst1 9 REG LCFF_X32_Y10_N19 1 " "Info: 9: + IC(0.879 ns) + CELL(0.666 ns) = 15.366 ns; Loc. = LCFF_X32_Y10_N19; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst1\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { register-group:inst16|inst12~clkctrl register-group:inst16|MAR-8:inst1|inst1 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.779 ns ( 37.61 % ) " "Info: Total cell delay = 5.779 ns ( 37.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.587 ns ( 62.39 % ) " "Info: Total interconnect delay = 9.587 ns ( 62.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.366 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst6 register-group:inst16|inst12 register-group:inst16|inst12~clkctrl register-group:inst16|MAR-8:inst1|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.366 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|inst12 {} register-group:inst16|inst12~clkctrl {} register-group:inst16|MAR-8:inst1|inst1 {} } { 0.000ns 0.000ns 2.405ns 0.435ns 0.321ns 0.463ns 0.996ns 1.157ns 2.931ns 0.879ns } { 0.000ns 0.984ns 0.970ns 0.366ns 0.970ns 0.202ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.778 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.778 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 2.405ns 0.435ns 0.321ns 0.463ns 0.996ns } { 0.000ns 0.984ns 0.970ns 0.366ns 0.970ns 0.202ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.366 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst6 register-group:inst16|inst12 register-group:inst16|inst12~clkctrl register-group:inst16|MAR-8:inst1|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.366 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|inst12 {} register-group:inst16|inst12~clkctrl {} register-group:inst16|MAR-8:inst1|inst1 {} } { 0.000ns 0.000ns 2.405ns 0.435ns 0.321ns 0.463ns 0.996ns 1.157ns 2.931ns 0.879ns } { 0.000ns 0.984ns 0.970ns 0.366ns 0.970ns 0.202ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 352 448 512 432 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.227 ns" { register-group:inst16|MAR-8:inst1|inst1 select-2:B|inst22~126 select-2:B|inst22~127 select-2:B|inst22~128 ALU:inst40|74181:inst|44~129 ALU:inst40|74182:inst2|31~179 ALU:inst40|74182:inst2|31~180 ALU:inst40|74181:inst1|80 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.227 ns" { register-group:inst16|MAR-8:inst1|inst1 {} select-2:B|inst22~126 {} select-2:B|inst22~127 {} select-2:B|inst22~128 {} ALU:inst40|74181:inst|44~129 {} ALU:inst40|74182:inst2|31~179 {} ALU:inst40|74182:inst2|31~180 {} ALU:inst40|74181:inst1|80 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 0.375ns 0.372ns 0.373ns 0.690ns 0.681ns 1.007ns 0.000ns } { 0.000ns 0.393ns 0.616ns 0.370ns 0.206ns 0.624ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.778 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.778 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 2.405ns 0.435ns 0.321ns 0.463ns 0.996ns } { 0.000ns 0.984ns 0.970ns 0.366ns 0.970ns 0.202ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.366 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst6 register-group:inst16|inst12 register-group:inst16|inst12~clkctrl register-group:inst16|MAR-8:inst1|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.366 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|inst12 {} register-group:inst16|inst12~clkctrl {} register-group:inst16|MAR-8:inst1|inst1 {} } { 0.000ns 0.000ns 2.405ns 0.435ns 0.321ns 0.463ns 0.996ns 1.157ns 2.931ns 0.879ns } { 0.000ns 0.984ns 0.970ns 0.366ns 0.970ns 0.202ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CP register register-group:inst16\|MAR-8:inst1\|inst1 register MAR-8:IR\|inst3 76.46 MHz 13.079 ns Internal " "Info: Clock \"CP\" has Internal fmax of 76.46 MHz between source register \"register-group:inst16\|MAR-8:inst1\|inst1\" and destination register \"MAR-8:IR\|inst3\" (period= 13.079 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.227 ns + Longest register register " "Info: + Longest register to register delay is 6.227 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst1\|inst1 1 REG LCFF_X32_Y10_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y10_N19; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst1\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst1|inst1 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns select-2:B\|inst22~126 2 COMB LCCOMB_X32_Y10_N18 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X32_Y10_N18; Fanout = 1; COMB Node = 'select-2:B\|inst22~126'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { register-group:inst16|MAR-8:inst1|inst1 select-2:B|inst22~126 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { 464 560 624 512 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.616 ns) 1.384 ns select-2:B\|inst22~127 3 COMB LCCOMB_X32_Y10_N16 1 " "Info: 3: + IC(0.375 ns) + CELL(0.616 ns) = 1.384 ns; Loc. = LCCOMB_X32_Y10_N16; Fanout = 1; COMB Node = 'select-2:B\|inst22~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { select-2:B|inst22~126 select-2:B|inst22~127 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { 464 560 624 512 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.370 ns) 2.126 ns select-2:B\|inst22~128 4 COMB LCCOMB_X32_Y10_N12 3 " "Info: 4: + IC(0.372 ns) + CELL(0.370 ns) = 2.126 ns; Loc. = LCCOMB_X32_Y10_N12; Fanout = 3; COMB Node = 'select-2:B\|inst22~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { select-2:B|inst22~127 select-2:B|inst22~128 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { 464 560 624 512 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 2.705 ns ALU:inst40\|74181:inst\|44~129 5 COMB LCCOMB_X32_Y10_N24 3 " "Info: 5: + IC(0.373 ns) + CELL(0.206 ns) = 2.705 ns; Loc. = LCCOMB_X32_Y10_N24; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst\|44~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { select-2:B|inst22~128 ALU:inst40|74181:inst|44~129 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.624 ns) 4.019 ns ALU:inst40\|74182:inst2\|31~179 6 COMB LCCOMB_X31_Y10_N8 3 " "Info: 6: + IC(0.690 ns) + CELL(0.624 ns) = 4.019 ns; Loc. = LCCOMB_X31_Y10_N8; Fanout = 3; COMB Node = 'ALU:inst40\|74182:inst2\|31~179'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { ALU:inst40|74181:inst|44~129 ALU:inst40|74182:inst2|31~179 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.206 ns) 4.906 ns ALU:inst40\|74182:inst2\|31~180 7 COMB LCCOMB_X32_Y10_N6 1 " "Info: 7: + IC(0.681 ns) + CELL(0.206 ns) = 4.906 ns; Loc. = LCCOMB_X32_Y10_N6; Fanout = 1; COMB Node = 'ALU:inst40\|74182:inst2\|31~180'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.887 ns" { ALU:inst40|74182:inst2|31~179 ALU:inst40|74182:inst2|31~180 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.206 ns) 6.119 ns ALU:inst40\|74181:inst1\|80 8 COMB LCCOMB_X30_Y10_N26 9 " "Info: 8: + IC(1.007 ns) + CELL(0.206 ns) = 6.119 ns; Loc. = LCCOMB_X30_Y10_N26; Fanout = 9; COMB Node = 'ALU:inst40\|74181:inst1\|80'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { ALU:inst40|74182:inst2|31~180 ALU:inst40|74181:inst1|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.227 ns MAR-8:IR\|inst3 9 REG LCFF_X30_Y10_N27 2 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 6.227 ns; Loc. = LCFF_X30_Y10_N27; Fanout = 2; REG Node = 'MAR-8:IR\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst40|74181:inst1|80 MAR-8:IR|inst3 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 352 448 512 432 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.729 ns ( 43.83 % ) " "Info: Total cell delay = 2.729 ns ( 43.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.498 ns ( 56.17 % ) " "Info: Total interconnect delay = 3.498 ns ( 56.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.227 ns" { register-group:inst16|MAR-8:inst1|inst1 select-2:B|inst22~126 select-2:B|inst22~127 select-2:B|inst22~128 ALU:inst40|74181:inst|44~129 ALU:inst40|74182:inst2|31~179 ALU:inst40|74182:inst2|31~180 ALU:inst40|74181:inst1|80 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.227 ns" { register-group:inst16|MAR-8:inst1|inst1 {} select-2:B|inst22~126 {} select-2:B|inst22~127 {} select-2:B|inst22~128 {} ALU:inst40|74181:inst|44~129 {} ALU:inst40|74182:inst2|31~179 {} ALU:inst40|74182:inst2|31~180 {} ALU:inst40|74181:inst1|80 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 0.375ns 0.372ns 0.373ns 0.690ns 0.681ns 1.007ns 0.000ns } { 0.000ns 0.393ns 0.616ns 0.370ns 0.206ns 0.624ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.588 ns - Smallest " "Info: - Smallest clock skew is -6.588 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 5.997 ns + Shortest register " "Info: + Shortest clock path from clock \"CP\" to destination register is 5.997 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -528 -800 -632 -512 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.623 ns) 2.379 ns halt:inst\|inst5 2 COMB LCCOMB_X33_Y10_N26 1 " "Info: 2: + IC(0.606 ns) + CELL(0.623 ns) = 2.379 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { CP halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.970 ns) 3.670 ns inst3 3 REG LCFF_X33_Y10_N1 10 " "Info: 3: + IC(0.321 ns) + CELL(0.970 ns) = 3.670 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.202 ns) 4.335 ns inst51 4 COMB LCCOMB_X33_Y10_N30 8 " "Info: 4: + IC(0.463 ns) + CELL(0.202 ns) = 4.335 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.665 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.666 ns) 5.997 ns MAR-8:IR\|inst3 5 REG LCFF_X30_Y10_N27 2 " "Info: 5: + IC(0.996 ns) + CELL(0.666 ns) = 5.997 ns; Loc. = LCFF_X30_Y10_N27; Fanout = 2; REG Node = 'MAR-8:IR\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 352 448 512 432 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.611 ns ( 60.21 % ) " "Info: Total cell delay = 3.611 ns ( 60.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.386 ns ( 39.79 % ) " "Info: Total interconnect delay = 2.386 ns ( 39.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.997 ns" { CP halt:inst|inst5 inst3 inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.997 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 0.606ns 0.321ns 0.463ns 0.996ns } { 0.000ns 1.150ns 0.623ns 0.970ns 0.202ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 12.585 ns - Longest register " "Info: - Longest clock path from clock \"CP\" to source register is 12.585 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -528 -800 -632 -512 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.623 ns) 2.379 ns halt:inst\|inst5 2 COMB LCCOMB_X33_Y10_N26 1 " "Info: 2: + IC(0.606 ns) + CELL(0.623 ns) = 2.379 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { CP halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.970 ns) 3.670 ns inst3 3 REG LCFF_X33_Y10_N1 10 " "Info: 3: + IC(0.321 ns) + CELL(0.970 ns) = 3.670 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.202 ns) 4.335 ns inst51 4 COMB LCCOMB_X33_Y10_N30 8 " "Info: 4: + IC(0.463 ns) + CELL(0.202 ns) = 4.335 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.665 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.970 ns) 6.301 ns MAR-8:IR\|inst6 5 REG LCFF_X30_Y10_N19 17 " "Info: 5: + IC(0.996 ns) + CELL(0.970 ns) = 6.301 ns; Loc. = LCFF_X30_Y10_N19; Fanout = 17; REG Node = 'MAR-8:IR\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { inst51 MAR-8:IR|inst6 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.651 ns) 8.109 ns register-group:inst16\|inst12 6 COMB LCCOMB_X33_Y10_N18 1 " "Info: 6: + IC(1.157 ns) + CELL(0.651 ns) = 8.109 ns; Loc. = LCCOMB_X33_Y10_N18; Fanout = 1; COMB Node = 'register-group:inst16\|inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.808 ns" { MAR-8:IR|inst6 register-group:inst16|inst12 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/register-group.bdf" { { 256 168 232 304 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.931 ns) + CELL(0.000 ns) 11.040 ns register-group:inst16\|inst12~clkctrl 7 COMB CLKCTRL_G1 8 " "Info: 7: + IC(2.931 ns) + CELL(0.000 ns) = 11.040 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'register-group:inst16\|inst12~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { register-group:inst16|inst12 register-group:inst16|inst12~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/register-group.bdf" { { 256 168 232 304 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.666 ns) 12.585 ns register-group:inst16\|MAR-8:inst1\|inst1 8 REG LCFF_X32_Y10_N19 1 " "Info: 8: + IC(0.879 ns) + CELL(0.666 ns) = 12.585 ns; Loc. = LCFF_X32_Y10_N19; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst1\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { register-group:inst16|inst12~clkctrl register-group:inst16|MAR-8:inst1|inst1 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.232 ns ( 41.57 % ) " "Info: Total cell delay = 5.232 ns ( 41.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.353 ns ( 58.43 % ) " "Info: Total interconnect delay = 7.353 ns ( 58.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.585 ns" { CP halt:inst|inst5 inst3 inst51 MAR-8:IR|inst6 register-group:inst16|inst12 register-group:inst16|inst12~clkctrl register-group:inst16|MAR-8:inst1|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.585 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|inst12 {} register-group:inst16|inst12~clkctrl {} register-group:inst16|MAR-8:inst1|inst1 {} } { 0.000ns 0.000ns 0.606ns 0.321ns 0.463ns 0.996ns 1.157ns 2.931ns 0.879ns } { 0.000ns 1.150ns 0.623ns 0.970ns 0.202ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.997 ns" { CP halt:inst|inst5 inst3 inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.997 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 0.606ns 0.321ns 0.463ns 0.996ns } { 0.000ns 1.150ns 0.623ns 0.970ns 0.202ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.585 ns" { CP halt:inst|inst5 inst3 inst51 MAR-8:IR|inst6 register-group:inst16|inst12 register-group:inst16|inst12~clkctrl register-group:inst16|MAR-8:inst1|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.585 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|inst12 {} register-group:inst16|inst12~clkctrl {} register-group:inst16|MAR-8:inst1|inst1 {} } { 0.000ns 0.000ns 0.606ns 0.321ns 0.463ns 0.996ns 1.157ns 2.931ns 0.879ns } { 0.000ns 1.150ns 0.623ns 0.970ns 0.202ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 352 448 512 432 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.227 ns" { register-group:inst16|MAR-8:inst1|inst1 select-2:B|inst22~126 select-2:B|inst22~127 select-2:B|inst22~128 ALU:inst40|74181:inst|44~129 ALU:inst40|74182:inst2|31~179 ALU:inst40|74182:inst2|31~180 ALU:inst40|74181:inst1|80 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.227 ns" { register-group:inst16|MAR-8:inst1|inst1 {} select-2:B|inst22~126 {} select-2:B|inst22~127 {} select-2:B|inst22~128 {} ALU:inst40|74181:inst|44~129 {} ALU:inst40|74182:inst2|31~179 {} ALU:inst40|74182:inst2|31~180 {} ALU:inst40|74181:inst1|80 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 0.375ns 0.372ns 0.373ns 0.690ns 0.681ns 1.007ns 0.000ns } { 0.000ns 0.393ns 0.616ns 0.370ns 0.206ns 0.624ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.997 ns" { CP halt:inst|inst5 inst3 inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.997 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 0.606ns 0.321ns 0.463ns 0.996ns } { 0.000ns 1.150ns 0.623ns 0.970ns 0.202ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.585 ns" { CP halt:inst|inst5 inst3 inst51 MAR-8:IR|inst6 register-group:inst16|inst12 register-group:inst16|inst12~clkctrl register-group:inst16|MAR-8:inst1|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.585 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|inst12 {} register-group:inst16|inst12~clkctrl {} register-group:inst16|MAR-8:inst1|inst1 {} } { 0.000ns 0.000ns 0.606ns 0.321ns 0.463ns 0.996ns 1.157ns 2.931ns 0.879ns } { 0.000ns 1.150ns 0.623ns 0.970ns 0.202ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR13 register register-group:inst16\|MAR-8:inst1\|inst1 register MAR-8:IR\|inst3 76.46 MHz 13.079 ns Internal " "Info: Clock \"uIR13\" has Internal fmax of 76.46 MHz between source register \"register-group:inst16\|MAR-8:inst1\|inst1\" and destination register \"MAR-8:IR\|inst3\" (period= 13.079 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.227 ns + Longest register register " "Info: + Longest register to register delay is 6.227 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst1\|inst1 1 REG LCFF_X32_Y10_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y10_N19; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst1\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst1|inst1 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns select-2:B\|inst22~126 2 COMB LCCOMB_X32_Y10_N18 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X32_Y10_N18; Fanout = 1; COMB Node = 'select-2:B\|inst22~126'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { register-group:inst16|MAR-8:inst1|inst1 select-2:B|inst22~126 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { 464 560 624 512 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.616 ns) 1.384 ns select-2:B\|inst22~127 3 COMB LCCOMB_X32_Y10_N16 1 " "Info: 3: + IC(0.375 ns) + CELL(0.616 ns) = 1.384 ns; Loc. = LCCOMB_X32_Y10_N16; Fanout = 1; COMB Node = 'select-2:B\|inst22~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { select-2:B|inst22~126 select-2:B|inst22~127 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { 464 560 624 512 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.370 ns) 2.126 ns select-2:B\|inst22~128 4 COMB LCCOMB_X32_Y10_N12 3 " "Info: 4: + IC(0.372 ns) + CELL(0.370 ns) = 2.126 ns; Loc. = LCCOMB_X32_Y10_N12; Fanout = 3; COMB Node = 'select-2:B\|inst22~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { select-2:B|inst22~127 select-2:B|inst22~128 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { 464 560 624 512 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 2.705 ns ALU:inst40\|74181:inst\|44~129 5 COMB LCCOMB_X32_Y10_N24 3 " "Info: 5: + IC(0.373 ns) + CELL(0.206 ns) = 2.705 ns; Loc. = LCCOMB_X32_Y10_N24; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst\|44~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { select-2:B|inst22~128 ALU:inst40|74181:inst|44~129 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.624 ns) 4.019 ns ALU:inst40\|74182:inst2\|31~179 6 COMB LCCOMB_X31_Y10_N8 3 " "Info: 6: + IC(0.690 ns) + CELL(0.624 ns) = 4.019 ns; Loc. = LCCOMB_X31_Y10_N8; Fanout = 3; COMB Node = 'ALU:inst40\|74182:inst2\|31~179'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { ALU:inst40|74181:inst|44~129 ALU:inst40|74182:inst2|31~179 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.206 ns) 4.906 ns ALU:inst40\|74182:inst2\|31~180 7 COMB LCCOMB_X32_Y10_N6 1 " "Info: 7: + IC(0.681 ns) + CELL(0.206 ns) = 4.906 ns; Loc. = LCCOMB_X32_Y10_N6; Fanout = 1; COMB Node = 'ALU:inst40\|74182:inst2\|31~180'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.887 ns" { ALU:inst40|74182:inst2|31~179 ALU:inst40|74182:inst2|31~180 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.206 ns) 6.119 ns ALU:inst40\|74181:inst1\|80 8 COMB LCCOMB_X30_Y10_N26 9 " "Info: 8: + IC(1.007 ns) + CELL(0.206 ns) = 6.119 ns; Loc. = LCCOMB_X30_Y10_N26; Fanout = 9; COMB Node = 'ALU:inst40\|74181:inst1\|80'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { ALU:inst40|74182:inst2|31~180 ALU:inst40|74181:inst1|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.227 ns MAR-8:IR\|inst3 9 REG LCFF_X30_Y10_N27 2 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 6.227 ns; Loc. = LCFF_X30_Y10_N27; Fanout = 2; REG Node = 'MAR-8:IR\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst40|74181:inst1|80 MAR-8:IR|inst3 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 352 448 512 432 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.729 ns ( 43.83 % ) " "Info: Total cell delay = 2.729 ns ( 43.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.498 ns ( 56.17 % ) " "Info: Total interconnect delay = 3.498 ns ( 56.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.227 ns" { register-group:inst16|MAR-8:inst1|inst1 select-2:B|inst22~126 select-2:B|inst22~127 select-2:B|inst22~128 ALU:inst40|74181:inst|44~129 ALU:inst40|74182:inst2|31~179 ALU:inst40|74182:inst2|31~180 ALU:inst40|74181:inst1|80 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.227 ns" { register-group:inst16|MAR-8:inst1|inst1 {} select-2:B|inst22~126 {} select-2:B|inst22~127 {} select-2:B|inst22~128 {} ALU:inst40|74181:inst|44~129 {} ALU:inst40|74182:inst2|31~179 {} ALU:inst40|74182:inst2|31~180 {} ALU:inst40|74181:inst1|80 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 0.375ns 0.372ns 0.373ns 0.690ns 0.681ns 1.007ns 0.000ns } { 0.000ns 0.393ns 0.616ns 0.370ns 0.206ns 0.624ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.588 ns - Smallest " "Info: - Smallest clock skew is -6.588 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR13 destination 5.389 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR13\" to destination register is 5.389 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns uIR13 1 CLK PIN_106 7 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 7; CLK Node = 'uIR13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR13 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -912 1192 1360 -896 "uIR13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.342 ns) + CELL(0.370 ns) 3.727 ns inst51 2 COMB LCCOMB_X33_Y10_N30 8 " "Info: 2: + IC(2.342 ns) + CELL(0.370 ns) = 3.727 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.712 ns" { uIR13 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.666 ns) 5.389 ns MAR-8:IR\|inst3 3 REG LCFF_X30_Y10_N27 2 " "Info: 3: + IC(0.996 ns) + CELL(0.666 ns) = 5.389 ns; Loc. = LCFF_X30_Y10_N27; Fanout = 2; REG Node = 'MAR-8:IR\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 352 448 512 432 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.051 ns ( 38.06 % ) " "Info: Total cell delay = 2.051 ns ( 38.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.338 ns ( 61.94 % ) " "Info: Total interconnect delay = 3.338 ns ( 61.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.389 ns" { uIR13 inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.389 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 2.342ns 0.996ns } { 0.000ns 1.015ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR13 source 11.977 ns - Longest register " "Info: - Longest clock path from clock \"uIR13\" to source register is 11.977 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns uIR13 1 CLK PIN_106 7 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 7; CLK Node = 'uIR13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR13 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -912 1192 1360 -896 "uIR13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.342 ns) + CELL(0.370 ns) 3.727 ns inst51 2 COMB LCCOMB_X33_Y10_N30 8 " "Info: 2: + IC(2.342 ns) + CELL(0.370 ns) = 3.727 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.712 ns" { uIR13 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.970 ns) 5.693 ns MAR-8:IR\|inst6 3 REG LCFF_X30_Y10_N19 17 " "Info: 3: + IC(0.996 ns) + CELL(0.970 ns) = 5.693 ns; Loc. = LCFF_X30_Y10_N19; Fanout = 17; REG Node = 'MAR-8:IR\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { inst51 MAR-8:IR|inst6 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.651 ns) 7.501 ns register-group:inst16\|inst12 4 COMB LCCOMB_X33_Y10_N18 1 " "Info: 4: + IC(1.157 ns) + CELL(0.651 ns) = 7.501 ns; Loc. = LCCOMB_X33_Y10_N18; Fanout = 1; COMB Node = 'register-group:inst16\|inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.808 ns" { MAR-8:IR|inst6 register-group:inst16|inst12 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/register-group.bdf" { { 256 168 232 304 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.931 ns) + CELL(0.000 ns) 10.432 ns register-group:inst16\|inst12~clkctrl 5 COMB CLKCTRL_G1 8 " "Info: 5: + IC(2.931 ns) + CELL(0.000 ns) = 10.432 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'register-group:inst16\|inst12~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { register-group:inst16|inst12 register-group:inst16|inst12~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/register-group.bdf" { { 256 168 232 304 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.666 ns) 11.977 ns register-group:inst16\|MAR-8:inst1\|inst1 6 REG LCFF_X32_Y10_N19 1 " "Info: 6: + IC(0.879 ns) + CELL(0.666 ns) = 11.977 ns; Loc. = LCFF_X32_Y10_N19; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst1\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { register-group:inst16|inst12~clkctrl register-group:inst16|MAR-8:inst1|inst1 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.672 ns ( 30.66 % ) " "Info: Total cell delay = 3.672 ns ( 30.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.305 ns ( 69.34 % ) " "Info: Total interconnect delay = 8.305 ns ( 69.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.977 ns" { uIR13 inst51 MAR-8:IR|inst6 register-group:inst16|inst12 register-group:inst16|inst12~clkctrl register-group:inst16|MAR-8:inst1|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.977 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|inst12 {} register-group:inst16|inst12~clkctrl {} register-group:inst16|MAR-8:inst1|inst1 {} } { 0.000ns 0.000ns 2.342ns 0.996ns 1.157ns 2.931ns 0.879ns } { 0.000ns 1.015ns 0.370ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.389 ns" { uIR13 inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.389 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 2.342ns 0.996ns } { 0.000ns 1.015ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.977 ns" { uIR13 inst51 MAR-8:IR|inst6 register-group:inst16|inst12 register-group:inst16|inst12~clkctrl register-group:inst16|MAR-8:inst1|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.977 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|inst12 {} register-group:inst16|inst12~clkctrl {} register-group:inst16|MAR-8:inst1|inst1 {} } { 0.000ns 0.000ns 2.342ns 0.996ns 1.157ns 2.931ns 0.879ns } { 0.000ns 1.015ns 0.370ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 352 448 512 432 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.227 ns" { register-group:inst16|MAR-8:inst1|inst1 select-2:B|inst22~126 select-2:B|inst22~127 select-2:B|inst22~128 ALU:inst40|74181:inst|44~129 ALU:inst40|74182:inst2|31~179 ALU:inst40|74182:inst2|31~180 ALU:inst40|74181:inst1|80 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.227 ns" { register-group:inst16|MAR-8:inst1|inst1 {} select-2:B|inst22~126 {} select-2:B|inst22~127 {} select-2:B|inst22~128 {} ALU:inst40|74181:inst|44~129 {} ALU:inst40|74182:inst2|31~179 {} ALU:inst40|74182:inst2|31~180 {} ALU:inst40|74181:inst1|80 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 0.375ns 0.372ns 0.373ns 0.690ns 0.681ns 1.007ns 0.000ns } { 0.000ns 0.393ns 0.616ns 0.370ns 0.206ns 0.624ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.389 ns" { uIR13 inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.389 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 2.342ns 0.996ns } { 0.000ns 1.015ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.977 ns" { uIR13 inst51 MAR-8:IR|inst6 register-group:inst16|inst12 register-group:inst16|inst12~clkctrl register-group:inst16|MAR-8:inst1|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.977 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|inst12 {} register-group:inst16|inst12~clkctrl {} register-group:inst16|MAR-8:inst1|inst1 {} } { 0.000ns 0.000ns 2.342ns 0.996ns 1.157ns 2.931ns 0.879ns } { 0.000ns 1.015ns 0.370ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR12 register register-group:inst16\|MAR-8:inst1\|inst1 register MAR-8:IR\|inst3 76.46 MHz 13.079 ns Internal " "Info: Clock \"uIR12\" has Internal fmax of 76.46 MHz between source register \"register-group:inst16\|MAR-8:inst1\|inst1\" and destination register \"MAR-8:IR\|inst3\" (period= 13.079 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.227 ns + Longest register register " "Info: + Longest register to register delay is 6.227 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst1\|inst1 1 REG LCFF_X32_Y10_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y10_N19; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst1\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst1|inst1 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns select-2:B\|inst22~126 2 COMB LCCOMB_X32_Y10_N18 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X32_Y10_N18; Fanout = 1; COMB Node = 'select-2:B\|inst22~126'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { register-group:inst16|MAR-8:inst1|inst1 select-2:B|inst22~126 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { 464 560 624 512 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.616 ns) 1.384 ns select-2:B\|inst22~127 3 COMB LCCOMB_X32_Y10_N16 1 " "Info: 3: + IC(0.375 ns) + CELL(0.616 ns) = 1.384 ns; Loc. = LCCOMB_X32_Y10_N16; Fanout = 1; COMB Node = 'select-2:B\|inst22~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { select-2:B|inst22~126 select-2:B|inst22~127 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { 464 560 624 512 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.370 ns) 2.126 ns select-2:B\|inst22~128 4 COMB LCCOMB_X32_Y10_N12 3 " "Info: 4: + IC(0.372 ns) + CELL(0.370 ns) = 2.126 ns; Loc. = LCCOMB_X32_Y10_N12; Fanout = 3; COMB Node = 'select-2:B\|inst22~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { select-2:B|inst22~127 select-2:B|inst22~128 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { 464 560 624 512 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 2.705 ns ALU:inst40\|74181:inst\|44~129 5 COMB LCCOMB_X32_Y10_N24 3 " "Info: 5: + IC(0.373 ns) + CELL(0.206 ns) = 2.705 ns; Loc. = LCCOMB_X32_Y10_N24; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst\|44~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { select-2:B|inst22~128 ALU:inst40|74181:inst|44~129 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.624 ns) 4.019 ns ALU:inst40\|74182:inst2\|31~179 6 COMB LCCOMB_X31_Y10_N8 3 " "Info: 6: + IC(0.690 ns) + CELL(0.624 ns) = 4.019 ns; Loc. = LCCOMB_X31_Y10_N8; Fanout = 3; COMB Node = 'ALU:inst40\|74182:inst2\|31~179'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { ALU:inst40|74181:inst|44~129 ALU:inst40|74182:inst2|31~179 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.206 ns) 4.906 ns ALU:inst40\|74182:inst2\|31~180 7 COMB LCCOMB_X32_Y10_N6 1 " "Info: 7: + IC(0.681 ns) + CELL(0.206 ns) = 4.906 ns; Loc. = LCCOMB_X32_Y10_N6; Fanout = 1; COMB Node = 'ALU:inst40\|74182:inst2\|31~180'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.887 ns" { ALU:inst40|74182:inst2|31~179 ALU:inst40|74182:inst2|31~180 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.206 ns) 6.119 ns ALU:inst40\|74181:inst1\|80 8 COMB LCCOMB_X30_Y10_N26 9 " "Info: 8: + IC(1.007 ns) + CELL(0.206 ns) = 6.119 ns; Loc. = LCCOMB_X30_Y10_N26; Fanout = 9; COMB Node = 'ALU:inst40\|74181:inst1\|80'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { ALU:inst40|74182:inst2|31~180 ALU:inst40|74181:inst1|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.227 ns MAR-8:IR\|inst3 9 REG LCFF_X30_Y10_N27 2 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 6.227 ns; Loc. = LCFF_X30_Y10_N27; Fanout = 2; REG Node = 'MAR-8:IR\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst40|74181:inst1|80 MAR-8:IR|inst3 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 352 448 512 432 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.729 ns ( 43.83 % ) " "Info: Total cell delay = 2.729 ns ( 43.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.498 ns ( 56.17 % ) " "Info: Total interconnect delay = 3.498 ns ( 56.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.227 ns" { register-group:inst16|MAR-8:inst1|inst1 select-2:B|inst22~126 select-2:B|inst22~127 select-2:B|inst22~128 ALU:inst40|74181:inst|44~129 ALU:inst40|74182:inst2|31~179 ALU:inst40|74182:inst2|31~180 ALU:inst40|74181:inst1|80 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.227 ns" { register-group:inst16|MAR-8:inst1|inst1 {} select-2:B|inst22~126 {} select-2:B|inst22~127 {} select-2:B|inst22~128 {} ALU:inst40|74181:inst|44~129 {} ALU:inst40|74182:inst2|31~179 {} ALU:inst40|74182:inst2|31~180 {} ALU:inst40|74181:inst1|80 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 0.375ns 0.372ns 0.373ns 0.690ns 0.681ns 1.007ns 0.000ns } { 0.000ns 0.393ns 0.616ns 0.370ns 0.206ns 0.624ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.588 ns - Smallest " "Info: - Smallest clock skew is -6.588 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR12 destination 5.575 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR12\" to destination register is 5.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR12 1 CLK PIN_105 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_105; Fanout = 7; CLK Node = 'uIR12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR12 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -896 1192 1360 -880 "uIR12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.292 ns) + CELL(0.616 ns) 3.913 ns inst51 2 COMB LCCOMB_X33_Y10_N30 8 " "Info: 2: + IC(2.292 ns) + CELL(0.616 ns) = 3.913 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.908 ns" { uIR12 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.666 ns) 5.575 ns MAR-8:IR\|inst3 3 REG LCFF_X30_Y10_N27 2 " "Info: 3: + IC(0.996 ns) + CELL(0.666 ns) = 5.575 ns; Loc. = LCFF_X30_Y10_N27; Fanout = 2; REG Node = 'MAR-8:IR\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 352 448 512 432 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.287 ns ( 41.02 % ) " "Info: Total cell delay = 2.287 ns ( 41.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.288 ns ( 58.98 % ) " "Info: Total interconnect delay = 3.288 ns ( 58.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.575 ns" { uIR12 inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.575 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 2.292ns 0.996ns } { 0.000ns 1.005ns 0.616ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR12 source 12.163 ns - Longest register " "Info: - Longest clock path from clock \"uIR12\" to source register is 12.163 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR12 1 CLK PIN_105 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_105; Fanout = 7; CLK Node = 'uIR12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR12 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -896 1192 1360 -880 "uIR12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.292 ns) + CELL(0.616 ns) 3.913 ns inst51 2 COMB LCCOMB_X33_Y10_N30 8 " "Info: 2: + IC(2.292 ns) + CELL(0.616 ns) = 3.913 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.908 ns" { uIR12 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.970 ns) 5.879 ns MAR-8:IR\|inst6 3 REG LCFF_X30_Y10_N19 17 " "Info: 3: + IC(0.996 ns) + CELL(0.970 ns) = 5.879 ns; Loc. = LCFF_X30_Y10_N19; Fanout = 17; REG Node = 'MAR-8:IR\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { inst51 MAR-8:IR|inst6 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.651 ns) 7.687 ns register-group:inst16\|inst12 4 COMB LCCOMB_X33_Y10_N18 1 " "Info: 4: + IC(1.157 ns) + CELL(0.651 ns) = 7.687 ns; Loc. = LCCOMB_X33_Y10_N18; Fanout = 1; COMB Node = 'register-group:inst16\|inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.808 ns" { MAR-8:IR|inst6 register-group:inst16|inst12 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/register-group.bdf" { { 256 168 232 304 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.931 ns) + CELL(0.000 ns) 10.618 ns register-group:inst16\|inst12~clkctrl 5 COMB CLKCTRL_G1 8 " "Info: 5: + IC(2.931 ns) + CELL(0.000 ns) = 10.618 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'register-group:inst16\|inst12~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { register-group:inst16|inst12 register-group:inst16|inst12~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/register-group.bdf" { { 256 168 232 304 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.666 ns) 12.163 ns register-group:inst16\|MAR-8:inst1\|inst1 6 REG LCFF_X32_Y10_N19 1 " "Info: 6: + IC(0.879 ns) + CELL(0.666 ns) = 12.163 ns; Loc. = LCFF_X32_Y10_N19; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst1\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { register-group:inst16|inst12~clkctrl register-group:inst16|MAR-8:inst1|inst1 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.908 ns ( 32.13 % ) " "Info: Total cell delay = 3.908 ns ( 32.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.255 ns ( 67.87 % ) " "Info: Total interconnect delay = 8.255 ns ( 67.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.163 ns" { uIR12 inst51 MAR-8:IR|inst6 register-group:inst16|inst12 register-group:inst16|inst12~clkctrl register-group:inst16|MAR-8:inst1|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.163 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|inst12 {} register-group:inst16|inst12~clkctrl {} register-group:inst16|MAR-8:inst1|inst1 {} } { 0.000ns 0.000ns 2.292ns 0.996ns 1.157ns 2.931ns 0.879ns } { 0.000ns 1.005ns 0.616ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.575 ns" { uIR12 inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.575 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 2.292ns 0.996ns } { 0.000ns 1.005ns 0.616ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.163 ns" { uIR12 inst51 MAR-8:IR|inst6 register-group:inst16|inst12 register-group:inst16|inst12~clkctrl register-group:inst16|MAR-8:inst1|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.163 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|inst12 {} register-group:inst16|inst12~clkctrl {} register-group:inst16|MAR-8:inst1|inst1 {} } { 0.000ns 0.000ns 2.292ns 0.996ns 1.157ns 2.931ns 0.879ns } { 0.000ns 1.005ns 0.616ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 352 448 512 432 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.227 ns" { register-group:inst16|MAR-8:inst1|inst1 select-2:B|inst22~126 select-2:B|inst22~127 select-2:B|inst22~128 ALU:inst40|74181:inst|44~129 ALU:inst40|74182:inst2|31~179 ALU:inst40|74182:inst2|31~180 ALU:inst40|74181:inst1|80 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.227 ns" { register-group:inst16|MAR-8:inst1|inst1 {} select-2:B|inst22~126 {} select-2:B|inst22~127 {} select-2:B|inst22~128 {} ALU:inst40|74181:inst|44~129 {} ALU:inst40|74182:inst2|31~179 {} ALU:inst40|74182:inst2|31~180 {} ALU:inst40|74181:inst1|80 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 0.375ns 0.372ns 0.373ns 0.690ns 0.681ns 1.007ns 0.000ns } { 0.000ns 0.393ns 0.616ns 0.370ns 0.206ns 0.624ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.575 ns" { uIR12 inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.575 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 2.292ns 0.996ns } { 0.000ns 1.005ns 0.616ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.163 ns" { uIR12 inst51 MAR-8:IR|inst6 register-group:inst16|inst12 register-group:inst16|inst12~clkctrl register-group:inst16|MAR-8:inst1|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.163 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|inst12 {} register-group:inst16|inst12~clkctrl {} register-group:inst16|MAR-8:inst1|inst1 {} } { 0.000ns 0.000ns 2.292ns 0.996ns 1.157ns 2.931ns 0.879ns } { 0.000ns 1.005ns 0.616ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR14 register register-group:inst16\|MAR-8:inst1\|inst1 register MAR-8:IR\|inst3 76.46 MHz 13.079 ns Internal " "Info: Clock \"uIR14\" has Internal fmax of 76.46 MHz between source register \"register-group:inst16\|MAR-8:inst1\|inst1\" and destination register \"MAR-8:IR\|inst3\" (period= 13.079 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.227 ns + Longest register register " "Info: + Longest register to register delay is 6.227 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst1\|inst1 1 REG LCFF_X32_Y10_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y10_N19; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst1\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst1|inst1 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns select-2:B\|inst22~126 2 COMB LCCOMB_X32_Y10_N18 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X32_Y10_N18; Fanout = 1; COMB Node = 'select-2:B\|inst22~126'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { register-group:inst16|MAR-8:inst1|inst1 select-2:B|inst22~126 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { 464 560 624 512 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.616 ns) 1.384 ns select-2:B\|inst22~127 3 COMB LCCOMB_X32_Y10_N16 1 " "Info: 3: + IC(0.375 ns) + CELL(0.616 ns) = 1.384 ns; Loc. = LCCOMB_X32_Y10_N16; Fanout = 1; COMB Node = 'select-2:B\|inst22~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { select-2:B|inst22~126 select-2:B|inst22~127 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { 464 560 624 512 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.370 ns) 2.126 ns select-2:B\|inst22~128 4 COMB LCCOMB_X32_Y10_N12 3 " "Info: 4: + IC(0.372 ns) + CELL(0.370 ns) = 2.126 ns; Loc. = LCCOMB_X32_Y10_N12; Fanout = 3; COMB Node = 'select-2:B\|inst22~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { select-2:B|inst22~127 select-2:B|inst22~128 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { 464 560 624 512 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 2.705 ns ALU:inst40\|74181:inst\|44~129 5 COMB LCCOMB_X32_Y10_N24 3 " "Info: 5: + IC(0.373 ns) + CELL(0.206 ns) = 2.705 ns; Loc. = LCCOMB_X32_Y10_N24; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst\|44~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { select-2:B|inst22~128 ALU:inst40|74181:inst|44~129 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.624 ns) 4.019 ns ALU:inst40\|74182:inst2\|31~179 6 COMB LCCOMB_X31_Y10_N8 3 " "Info: 6: + IC(0.690 ns) + CELL(0.624 ns) = 4.019 ns; Loc. = LCCOMB_X31_Y10_N8; Fanout = 3; COMB Node = 'ALU:inst40\|74182:inst2\|31~179'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { ALU:inst40|74181:inst|44~129 ALU:inst40|74182:inst2|31~179 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.206 ns) 4.906 ns ALU:inst40\|74182:inst2\|31~180 7 COMB LCCOMB_X32_Y10_N6 1 " "Info: 7: + IC(0.681 ns) + CELL(0.206 ns) = 4.906 ns; Loc. = LCCOMB_X32_Y10_N6; Fanout = 1; COMB Node = 'ALU:inst40\|74182:inst2\|31~180'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.887 ns" { ALU:inst40|74182:inst2|31~179 ALU:inst40|74182:inst2|31~180 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.206 ns) 6.119 ns ALU:inst40\|74181:inst1\|80 8 COMB LCCOMB_X30_Y10_N26 9 " "Info: 8: + IC(1.007 ns) + CELL(0.206 ns) = 6.119 ns; Loc. = LCCOMB_X30_Y10_N26; Fanout = 9; COMB Node = 'ALU:inst40\|74181:inst1\|80'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { ALU:inst40|74182:inst2|31~180 ALU:inst40|74181:inst1|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.227 ns MAR-8:IR\|inst3 9 REG LCFF_X30_Y10_N27 2 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 6.227 ns; Loc. = LCFF_X30_Y10_N27; Fanout = 2; REG Node = 'MAR-8:IR\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst40|74181:inst1|80 MAR-8:IR|inst3 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 352 448 512 432 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.729 ns ( 43.83 % ) " "Info: Total cell delay = 2.729 ns ( 43.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.498 ns ( 56.17 % ) " "Info: Total interconnect delay = 3.498 ns ( 56.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.227 ns" { register-group:inst16|MAR-8:inst1|inst1 select-2:B|inst22~126 select-2:B|inst22~127 select-2:B|inst22~128 ALU:inst40|74181:inst|44~129 ALU:inst40|74182:inst2|31~179 ALU:inst40|74182:inst2|31~180 ALU:inst40|74181:inst1|80 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.227 ns" { register-group:inst16|MAR-8:inst1|inst1 {} select-2:B|inst22~126 {} select-2:B|inst22~127 {} select-2:B|inst22~128 {} ALU:inst40|74181:inst|44~129 {} ALU:inst40|74182:inst2|31~179 {} ALU:inst40|74182:inst2|31~180 {} ALU:inst40|74181:inst1|80 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 0.375ns 0.372ns 0.373ns 0.690ns 0.681ns 1.007ns 0.000ns } { 0.000ns 0.393ns 0.616ns 0.370ns 0.206ns 0.624ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.588 ns - Smallest " "Info: - Smallest clock skew is -6.588 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR14 destination 5.132 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR14\" to destination register is 5.132 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR14 1 CLK PIN_108 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_108; Fanout = 7; CLK Node = 'uIR14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR14 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -928 1192 1360 -912 "uIR14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.928 ns) + CELL(0.537 ns) 3.470 ns inst51 2 COMB LCCOMB_X33_Y10_N30 8 " "Info: 2: + IC(1.928 ns) + CELL(0.537 ns) = 3.470 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { uIR14 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.666 ns) 5.132 ns MAR-8:IR\|inst3 3 REG LCFF_X30_Y10_N27 2 " "Info: 3: + IC(0.996 ns) + CELL(0.666 ns) = 5.132 ns; Loc. = LCFF_X30_Y10_N27; Fanout = 2; REG Node = 'MAR-8:IR\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 352 448 512 432 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.208 ns ( 43.02 % ) " "Info: Total cell delay = 2.208 ns ( 43.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.924 ns ( 56.98 % ) " "Info: Total interconnect delay = 2.924 ns ( 56.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.132 ns" { uIR14 inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.132 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 1.928ns 0.996ns } { 0.000ns 1.005ns 0.537ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR14 source 11.720 ns - Longest register " "Info: - Longest clock path from clock \"uIR14\" to source register is 11.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR14 1 CLK PIN_108 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_108; Fanout = 7; CLK Node = 'uIR14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR14 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -928 1192 1360 -912 "uIR14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.928 ns) + CELL(0.537 ns) 3.470 ns inst51 2 COMB LCCOMB_X33_Y10_N30 8 " "Info: 2: + IC(1.928 ns) + CELL(0.537 ns) = 3.470 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { uIR14 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.970 ns) 5.436 ns MAR-8:IR\|inst6 3 REG LCFF_X30_Y10_N19 17 " "Info: 3: + IC(0.996 ns) + CELL(0.970 ns) = 5.436 ns; Loc. = LCFF_X30_Y10_N19; Fanout = 17; REG Node = 'MAR-8:IR\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { inst51 MAR-8:IR|inst6 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.651 ns) 7.244 ns register-group:inst16\|inst12 4 COMB LCCOMB_X33_Y10_N18 1 " "Info: 4: + IC(1.157 ns) + CELL(0.651 ns) = 7.244 ns; Loc. = LCCOMB_X33_Y10_N18; Fanout = 1; COMB Node = 'register-group:inst16\|inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.808 ns" { MAR-8:IR|inst6 register-group:inst16|inst12 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/register-group.bdf" { { 256 168 232 304 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.931 ns) + CELL(0.000 ns) 10.175 ns register-group:inst16\|inst12~clkctrl 5 COMB CLKCTRL_G1 8 " "Info: 5: + IC(2.931 ns) + CELL(0.000 ns) = 10.175 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'register-group:inst16\|inst12~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { register-group:inst16|inst12 register-group:inst16|inst12~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/register-group.bdf" { { 256 168 232 304 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.666 ns) 11.720 ns register-group:inst16\|MAR-8:inst1\|inst1 6 REG LCFF_X32_Y10_N19 1 " "Info: 6: + IC(0.879 ns) + CELL(0.666 ns) = 11.720 ns; Loc. = LCFF_X32_Y10_N19; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst1\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { register-group:inst16|inst12~clkctrl register-group:inst16|MAR-8:inst1|inst1 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.829 ns ( 32.67 % ) " "Info: Total cell delay = 3.829 ns ( 32.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.891 ns ( 67.33 % ) " "Info: Total interconnect delay = 7.891 ns ( 67.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.720 ns" { uIR14 inst51 MAR-8:IR|inst6 register-group:inst16|inst12 register-group:inst16|inst12~clkctrl register-group:inst16|MAR-8:inst1|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.720 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|inst12 {} register-group:inst16|inst12~clkctrl {} register-group:inst16|MAR-8:inst1|inst1 {} } { 0.000ns 0.000ns 1.928ns 0.996ns 1.157ns 2.931ns 0.879ns } { 0.000ns 1.005ns 0.537ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.132 ns" { uIR14 inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.132 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 1.928ns 0.996ns } { 0.000ns 1.005ns 0.537ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.720 ns" { uIR14 inst51 MAR-8:IR|inst6 register-group:inst16|inst12 register-group:inst16|inst12~clkctrl register-group:inst16|MAR-8:inst1|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.720 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|inst12 {} register-group:inst16|inst12~clkctrl {} register-group:inst16|MAR-8:inst1|inst1 {} } { 0.000ns 0.000ns 1.928ns 0.996ns 1.157ns 2.931ns 0.879ns } { 0.000ns 1.005ns 0.537ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 352 448 512 432 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.227 ns" { register-group:inst16|MAR-8:inst1|inst1 select-2:B|inst22~126 select-2:B|inst22~127 select-2:B|inst22~128 ALU:inst40|74181:inst|44~129 ALU:inst40|74182:inst2|31~179 ALU:inst40|74182:inst2|31~180 ALU:inst40|74181:inst1|80 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.227 ns" { register-group:inst16|MAR-8:inst1|inst1 {} select-2:B|inst22~126 {} select-2:B|inst22~127 {} select-2:B|inst22~128 {} ALU:inst40|74181:inst|44~129 {} ALU:inst40|74182:inst2|31~179 {} ALU:inst40|74182:inst2|31~180 {} ALU:inst40|74181:inst1|80 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 0.375ns 0.372ns 0.373ns 0.690ns 0.681ns 1.007ns 0.000ns } { 0.000ns 0.393ns 0.616ns 0.370ns 0.206ns 0.624ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.132 ns" { uIR14 inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.132 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 1.928ns 0.996ns } { 0.000ns 1.005ns 0.537ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.720 ns" { uIR14 inst51 MAR-8:IR|inst6 register-group:inst16|inst12 register-group:inst16|inst12~clkctrl register-group:inst16|MAR-8:inst1|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.720 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|inst12 {} register-group:inst16|inst12~clkctrl {} register-group:inst16|MAR-8:inst1|inst1 {} } { 0.000ns 0.000ns 1.928ns 0.996ns 1.157ns 2.931ns 0.879ns } { 0.000ns 1.005ns 0.537ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR8 47 " "Warning: Circuit may not operate. Detected 47 non-operational path(s) clocked by clock \"uIR8\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MAR-8:IR\|inst5 UPC:inst1\|74161:inst1\|f74161:sub\|110 uIR8 3.255 ns " "Info: Found hold time violation between source  pin or register \"MAR-8:IR\|inst5\" and destination pin or register \"UPC:inst1\|74161:inst1\|f74161:sub\|110\" for clock \"uIR8\" (Hold time is 3.255 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.591 ns + Largest " "Info: + Largest clock skew is 5.591 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR8 destination 12.435 ns + Longest register " "Info: + Longest clock path from clock \"uIR8\" to destination register is 12.435 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR8 1 CLK PIN_101 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_101; Fanout = 1; CLK Node = 'uIR8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR8 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -544 -800 -632 -528 "uIR8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.036 ns) + CELL(0.206 ns) 3.226 ns halt:inst\|inst5 2 COMB LCCOMB_X33_Y10_N26 1 " "Info: 2: + IC(2.036 ns) + CELL(0.206 ns) = 3.226 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.242 ns" { uIR8 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.970 ns) 4.517 ns inst3 3 REG LCFF_X33_Y10_N1 10 " "Info: 3: + IC(0.321 ns) + CELL(0.970 ns) = 4.517 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.345 ns) + CELL(0.000 ns) 10.862 ns inst3~clkctrl 4 COMB CLKCTRL_G7 8 " "Info: 4: + IC(6.345 ns) + CELL(0.000 ns) = 10.862 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.345 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 12.435 ns UPC:inst1\|74161:inst1\|f74161:sub\|110 5 REG LCFF_X31_Y12_N5 4 " "Info: 5: + IC(0.907 ns) + CELL(0.666 ns) = 12.435 ns; Loc. = LCFF_X31_Y12_N5; Fanout = 4; REG Node = 'UPC:inst1\|74161:inst1\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { inst3~clkctrl UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.826 ns ( 22.73 % ) " "Info: Total cell delay = 2.826 ns ( 22.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.609 ns ( 77.27 % ) " "Info: Total interconnect delay = 9.609 ns ( 77.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.435 ns" { uIR8 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.435 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 2.036ns 0.321ns 6.345ns 0.907ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR8 source 6.844 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR8\" to source register is 6.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR8 1 CLK PIN_101 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_101; Fanout = 1; CLK Node = 'uIR8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR8 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -544 -800 -632 -528 "uIR8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.036 ns) + CELL(0.206 ns) 3.226 ns halt:inst\|inst5 2 COMB LCCOMB_X33_Y10_N26 1 " "Info: 2: + IC(2.036 ns) + CELL(0.206 ns) = 3.226 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.242 ns" { uIR8 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.970 ns) 4.517 ns inst3 3 REG LCFF_X33_Y10_N1 10 " "Info: 3: + IC(0.321 ns) + CELL(0.970 ns) = 4.517 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.202 ns) 5.182 ns inst51 4 COMB LCCOMB_X33_Y10_N30 8 " "Info: 4: + IC(0.463 ns) + CELL(0.202 ns) = 5.182 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.665 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.666 ns) 6.844 ns MAR-8:IR\|inst5 5 REG LCFF_X30_Y10_N31 4 " "Info: 5: + IC(0.996 ns) + CELL(0.666 ns) = 6.844 ns; Loc. = LCFF_X30_Y10_N31; Fanout = 4; REG Node = 'MAR-8:IR\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { inst51 MAR-8:IR|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.028 ns ( 44.24 % ) " "Info: Total cell delay = 3.028 ns ( 44.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.816 ns ( 55.76 % ) " "Info: Total interconnect delay = 3.816 ns ( 55.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.844 ns" { uIR8 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.844 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst5 {} } { 0.000ns 0.000ns 2.036ns 0.321ns 0.463ns 0.996ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.202ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.435 ns" { uIR8 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.435 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 2.036ns 0.321ns 6.345ns 0.907ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.844 ns" { uIR8 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.844 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst5 {} } { 0.000ns 0.000ns 2.036ns 0.321ns 0.463ns 0.996ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.202ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.338 ns - Shortest register register " "Info: - Shortest register to register delay is 2.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MAR-8:IR\|inst5 1 REG LCFF_X30_Y10_N31 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y10_N31; Fanout = 4; REG Node = 'MAR-8:IR\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR-8:IR|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.860 ns) + CELL(0.370 ns) 2.230 ns UPC:inst1\|74161:inst1\|f74161:sub\|109~74 2 COMB LCCOMB_X31_Y12_N4 1 " "Info: 2: + IC(1.860 ns) + CELL(0.370 ns) = 2.230 ns; Loc. = LCCOMB_X31_Y12_N4; Fanout = 1; COMB Node = 'UPC:inst1\|74161:inst1\|f74161:sub\|109~74'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.230 ns" { MAR-8:IR|inst5 UPC:inst1|74161:inst1|f74161:sub|109~74 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 528 592 792 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.338 ns UPC:inst1\|74161:inst1\|f74161:sub\|110 3 REG LCFF_X31_Y12_N5 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.338 ns; Loc. = LCFF_X31_Y12_N5; Fanout = 4; REG Node = 'UPC:inst1\|74161:inst1\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { UPC:inst1|74161:inst1|f74161:sub|109~74 UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.478 ns ( 20.44 % ) " "Info: Total cell delay = 0.478 ns ( 20.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.860 ns ( 79.56 % ) " "Info: Total interconnect delay = 1.860 ns ( 79.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { MAR-8:IR|inst5 UPC:inst1|74161:inst1|f74161:sub|109~74 UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.338 ns" { MAR-8:IR|inst5 {} UPC:inst1|74161:inst1|f74161:sub|109~74 {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 1.860ns 0.000ns } { 0.000ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.435 ns" { uIR8 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.435 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 2.036ns 0.321ns 6.345ns 0.907ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.844 ns" { uIR8 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.844 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst5 {} } { 0.000ns 0.000ns 2.036ns 0.321ns 0.463ns 0.996ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.202ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { MAR-8:IR|inst5 UPC:inst1|74161:inst1|f74161:sub|109~74 UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.338 ns" { MAR-8:IR|inst5 {} UPC:inst1|74161:inst1|f74161:sub|109~74 {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 1.860ns 0.000ns } { 0.000ns 0.370ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "START 47 " "Warning: Circuit may not operate. Detected 47 non-operational path(s) clocked by clock \"START\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MAR-8:IR\|inst5 UPC:inst1\|74161:inst1\|f74161:sub\|110 START 3.255 ns " "Info: Found hold time violation between source  pin or register \"MAR-8:IR\|inst5\" and destination pin or register \"UPC:inst1\|74161:inst1\|f74161:sub\|110\" for clock \"START\" (Hold time is 3.255 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.591 ns + Largest " "Info: + Largest clock skew is 5.591 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 14.369 ns + Longest register " "Info: + Longest clock path from clock \"START\" to destination register is 14.369 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns START 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -512 -800 -632 -496 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.405 ns) + CELL(0.970 ns) 4.359 ns halt:inst\|inst3 2 REG LCFF_X33_Y10_N9 1 " "Info: 2: + IC(2.405 ns) + CELL(0.970 ns) = 4.359 ns; Loc. = LCFF_X33_Y10_N9; Fanout = 1; REG Node = 'halt:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.375 ns" { START halt:inst|inst3 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/halt.bdf" { { 144 320 384 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.366 ns) 5.160 ns halt:inst\|inst5 3 COMB LCCOMB_X33_Y10_N26 1 " "Info: 3: + IC(0.435 ns) + CELL(0.366 ns) = 5.160 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { halt:inst|inst3 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.970 ns) 6.451 ns inst3 4 REG LCFF_X33_Y10_N1 10 " "Info: 4: + IC(0.321 ns) + CELL(0.970 ns) = 6.451 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.345 ns) + CELL(0.000 ns) 12.796 ns inst3~clkctrl 5 COMB CLKCTRL_G7 8 " "Info: 5: + IC(6.345 ns) + CELL(0.000 ns) = 12.796 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.345 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 14.369 ns UPC:inst1\|74161:inst1\|f74161:sub\|110 6 REG LCFF_X31_Y12_N5 4 " "Info: 6: + IC(0.907 ns) + CELL(0.666 ns) = 14.369 ns; Loc. = LCFF_X31_Y12_N5; Fanout = 4; REG Node = 'UPC:inst1\|74161:inst1\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { inst3~clkctrl UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.956 ns ( 27.53 % ) " "Info: Total cell delay = 3.956 ns ( 27.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.413 ns ( 72.47 % ) " "Info: Total interconnect delay = 10.413 ns ( 72.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.369 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.369 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 2.405ns 0.435ns 0.321ns 6.345ns 0.907ns } { 0.000ns 0.984ns 0.970ns 0.366ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 8.778 ns - Shortest register " "Info: - Shortest clock path from clock \"START\" to source register is 8.778 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns START 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -512 -800 -632 -496 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.405 ns) + CELL(0.970 ns) 4.359 ns halt:inst\|inst3 2 REG LCFF_X33_Y10_N9 1 " "Info: 2: + IC(2.405 ns) + CELL(0.970 ns) = 4.359 ns; Loc. = LCFF_X33_Y10_N9; Fanout = 1; REG Node = 'halt:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.375 ns" { START halt:inst|inst3 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/halt.bdf" { { 144 320 384 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.366 ns) 5.160 ns halt:inst\|inst5 3 COMB LCCOMB_X33_Y10_N26 1 " "Info: 3: + IC(0.435 ns) + CELL(0.366 ns) = 5.160 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { halt:inst|inst3 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.970 ns) 6.451 ns inst3 4 REG LCFF_X33_Y10_N1 10 " "Info: 4: + IC(0.321 ns) + CELL(0.970 ns) = 6.451 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.202 ns) 7.116 ns inst51 5 COMB LCCOMB_X33_Y10_N30 8 " "Info: 5: + IC(0.463 ns) + CELL(0.202 ns) = 7.116 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.665 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.666 ns) 8.778 ns MAR-8:IR\|inst5 6 REG LCFF_X30_Y10_N31 4 " "Info: 6: + IC(0.996 ns) + CELL(0.666 ns) = 8.778 ns; Loc. = LCFF_X30_Y10_N31; Fanout = 4; REG Node = 'MAR-8:IR\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { inst51 MAR-8:IR|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.158 ns ( 47.37 % ) " "Info: Total cell delay = 4.158 ns ( 47.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.620 ns ( 52.63 % ) " "Info: Total interconnect delay = 4.620 ns ( 52.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.778 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.778 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst5 {} } { 0.000ns 0.000ns 2.405ns 0.435ns 0.321ns 0.463ns 0.996ns } { 0.000ns 0.984ns 0.970ns 0.366ns 0.970ns 0.202ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.369 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.369 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 2.405ns 0.435ns 0.321ns 6.345ns 0.907ns } { 0.000ns 0.984ns 0.970ns 0.366ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.778 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.778 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst5 {} } { 0.000ns 0.000ns 2.405ns 0.435ns 0.321ns 0.463ns 0.996ns } { 0.000ns 0.984ns 0.970ns 0.366ns 0.970ns 0.202ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.338 ns - Shortest register register " "Info: - Shortest register to register delay is 2.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MAR-8:IR\|inst5 1 REG LCFF_X30_Y10_N31 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y10_N31; Fanout = 4; REG Node = 'MAR-8:IR\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR-8:IR|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.860 ns) + CELL(0.370 ns) 2.230 ns UPC:inst1\|74161:inst1\|f74161:sub\|109~74 2 COMB LCCOMB_X31_Y12_N4 1 " "Info: 2: + IC(1.860 ns) + CELL(0.370 ns) = 2.230 ns; Loc. = LCCOMB_X31_Y12_N4; Fanout = 1; COMB Node = 'UPC:inst1\|74161:inst1\|f74161:sub\|109~74'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.230 ns" { MAR-8:IR|inst5 UPC:inst1|74161:inst1|f74161:sub|109~74 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 528 592 792 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.338 ns UPC:inst1\|74161:inst1\|f74161:sub\|110 3 REG LCFF_X31_Y12_N5 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.338 ns; Loc. = LCFF_X31_Y12_N5; Fanout = 4; REG Node = 'UPC:inst1\|74161:inst1\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { UPC:inst1|74161:inst1|f74161:sub|109~74 UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.478 ns ( 20.44 % ) " "Info: Total cell delay = 0.478 ns ( 20.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.860 ns ( 79.56 % ) " "Info: Total interconnect delay = 1.860 ns ( 79.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { MAR-8:IR|inst5 UPC:inst1|74161:inst1|f74161:sub|109~74 UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.338 ns" { MAR-8:IR|inst5 {} UPC:inst1|74161:inst1|f74161:sub|109~74 {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 1.860ns 0.000ns } { 0.000ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.369 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.369 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 2.405ns 0.435ns 0.321ns 6.345ns 0.907ns } { 0.000ns 0.984ns 0.970ns 0.366ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.778 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.778 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst5 {} } { 0.000ns 0.000ns 2.405ns 0.435ns 0.321ns 0.463ns 0.996ns } { 0.000ns 0.984ns 0.970ns 0.366ns 0.970ns 0.202ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { MAR-8:IR|inst5 UPC:inst1|74161:inst1|f74161:sub|109~74 UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.338 ns" { MAR-8:IR|inst5 {} UPC:inst1|74161:inst1|f74161:sub|109~74 {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 1.860ns 0.000ns } { 0.000ns 0.370ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CP 47 " "Warning: Circuit may not operate. Detected 47 non-operational path(s) clocked by clock \"CP\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MAR-8:IR\|inst5 UPC:inst1\|74161:inst1\|f74161:sub\|110 CP 3.255 ns " "Info: Found hold time violation between source  pin or register \"MAR-8:IR\|inst5\" and destination pin or register \"UPC:inst1\|74161:inst1\|f74161:sub\|110\" for clock \"CP\" (Hold time is 3.255 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.591 ns + Largest " "Info: + Largest clock skew is 5.591 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 11.588 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 11.588 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -528 -800 -632 -512 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.623 ns) 2.379 ns halt:inst\|inst5 2 COMB LCCOMB_X33_Y10_N26 1 " "Info: 2: + IC(0.606 ns) + CELL(0.623 ns) = 2.379 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { CP halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.970 ns) 3.670 ns inst3 3 REG LCFF_X33_Y10_N1 10 " "Info: 3: + IC(0.321 ns) + CELL(0.970 ns) = 3.670 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.345 ns) + CELL(0.000 ns) 10.015 ns inst3~clkctrl 4 COMB CLKCTRL_G7 8 " "Info: 4: + IC(6.345 ns) + CELL(0.000 ns) = 10.015 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.345 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 11.588 ns UPC:inst1\|74161:inst1\|f74161:sub\|110 5 REG LCFF_X31_Y12_N5 4 " "Info: 5: + IC(0.907 ns) + CELL(0.666 ns) = 11.588 ns; Loc. = LCFF_X31_Y12_N5; Fanout = 4; REG Node = 'UPC:inst1\|74161:inst1\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { inst3~clkctrl UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.409 ns ( 29.42 % ) " "Info: Total cell delay = 3.409 ns ( 29.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.179 ns ( 70.58 % ) " "Info: Total interconnect delay = 8.179 ns ( 70.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.588 ns" { CP halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.588 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 0.606ns 0.321ns 6.345ns 0.907ns } { 0.000ns 1.150ns 0.623ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 5.997 ns - Shortest register " "Info: - Shortest clock path from clock \"CP\" to source register is 5.997 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -528 -800 -632 -512 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.623 ns) 2.379 ns halt:inst\|inst5 2 COMB LCCOMB_X33_Y10_N26 1 " "Info: 2: + IC(0.606 ns) + CELL(0.623 ns) = 2.379 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { CP halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.970 ns) 3.670 ns inst3 3 REG LCFF_X33_Y10_N1 10 " "Info: 3: + IC(0.321 ns) + CELL(0.970 ns) = 3.670 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.202 ns) 4.335 ns inst51 4 COMB LCCOMB_X33_Y10_N30 8 " "Info: 4: + IC(0.463 ns) + CELL(0.202 ns) = 4.335 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.665 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.666 ns) 5.997 ns MAR-8:IR\|inst5 5 REG LCFF_X30_Y10_N31 4 " "Info: 5: + IC(0.996 ns) + CELL(0.666 ns) = 5.997 ns; Loc. = LCFF_X30_Y10_N31; Fanout = 4; REG Node = 'MAR-8:IR\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { inst51 MAR-8:IR|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.611 ns ( 60.21 % ) " "Info: Total cell delay = 3.611 ns ( 60.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.386 ns ( 39.79 % ) " "Info: Total interconnect delay = 2.386 ns ( 39.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.997 ns" { CP halt:inst|inst5 inst3 inst51 MAR-8:IR|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.997 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst5 {} } { 0.000ns 0.000ns 0.606ns 0.321ns 0.463ns 0.996ns } { 0.000ns 1.150ns 0.623ns 0.970ns 0.202ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.588 ns" { CP halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.588 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 0.606ns 0.321ns 6.345ns 0.907ns } { 0.000ns 1.150ns 0.623ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.997 ns" { CP halt:inst|inst5 inst3 inst51 MAR-8:IR|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.997 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst5 {} } { 0.000ns 0.000ns 0.606ns 0.321ns 0.463ns 0.996ns } { 0.000ns 1.150ns 0.623ns 0.970ns 0.202ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.338 ns - Shortest register register " "Info: - Shortest register to register delay is 2.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MAR-8:IR\|inst5 1 REG LCFF_X30_Y10_N31 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y10_N31; Fanout = 4; REG Node = 'MAR-8:IR\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR-8:IR|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.860 ns) + CELL(0.370 ns) 2.230 ns UPC:inst1\|74161:inst1\|f74161:sub\|109~74 2 COMB LCCOMB_X31_Y12_N4 1 " "Info: 2: + IC(1.860 ns) + CELL(0.370 ns) = 2.230 ns; Loc. = LCCOMB_X31_Y12_N4; Fanout = 1; COMB Node = 'UPC:inst1\|74161:inst1\|f74161:sub\|109~74'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.230 ns" { MAR-8:IR|inst5 UPC:inst1|74161:inst1|f74161:sub|109~74 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 528 592 792 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.338 ns UPC:inst1\|74161:inst1\|f74161:sub\|110 3 REG LCFF_X31_Y12_N5 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.338 ns; Loc. = LCFF_X31_Y12_N5; Fanout = 4; REG Node = 'UPC:inst1\|74161:inst1\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { UPC:inst1|74161:inst1|f74161:sub|109~74 UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.478 ns ( 20.44 % ) " "Info: Total cell delay = 0.478 ns ( 20.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.860 ns ( 79.56 % ) " "Info: Total interconnect delay = 1.860 ns ( 79.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { MAR-8:IR|inst5 UPC:inst1|74161:inst1|f74161:sub|109~74 UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.338 ns" { MAR-8:IR|inst5 {} UPC:inst1|74161:inst1|f74161:sub|109~74 {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 1.860ns 0.000ns } { 0.000ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.588 ns" { CP halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.588 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 0.606ns 0.321ns 6.345ns 0.907ns } { 0.000ns 1.150ns 0.623ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.997 ns" { CP halt:inst|inst5 inst3 inst51 MAR-8:IR|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.997 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst5 {} } { 0.000ns 0.000ns 0.606ns 0.321ns 0.463ns 0.996ns } { 0.000ns 1.150ns 0.623ns 0.970ns 0.202ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { MAR-8:IR|inst5 UPC:inst1|74161:inst1|f74161:sub|109~74 UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.338 ns" { MAR-8:IR|inst5 {} UPC:inst1|74161:inst1|f74161:sub|109~74 {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 1.860ns 0.000ns } { 0.000ns 0.370ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR13 30 " "Warning: Circuit may not operate. Detected 30 non-operational path(s) clocked by clock \"uIR13\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MAR-8:IR\|inst7 MAR-8:IR\|inst uIR13 1.417 ns " "Info: Found hold time violation between source  pin or register \"MAR-8:IR\|inst7\" and destination pin or register \"MAR-8:IR\|inst\" for clock \"uIR13\" (Hold time is 1.417 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.744 ns + Largest " "Info: + Largest clock skew is 5.744 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR13 destination 11.133 ns + Longest register " "Info: + Longest clock path from clock \"uIR13\" to destination register is 11.133 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns uIR13 1 CLK PIN_106 7 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 7; CLK Node = 'uIR13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR13 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -912 1192 1360 -896 "uIR13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.342 ns) + CELL(0.370 ns) 3.727 ns inst51 2 COMB LCCOMB_X33_Y10_N30 8 " "Info: 2: + IC(2.342 ns) + CELL(0.370 ns) = 3.727 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.712 ns" { uIR13 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.740 ns) + CELL(0.666 ns) 11.133 ns MAR-8:IR\|inst 3 REG LCFF_X31_Y10_N15 2 " "Info: 3: + IC(6.740 ns) + CELL(0.666 ns) = 11.133 ns; Loc. = LCFF_X31_Y10_N15; Fanout = 2; REG Node = 'MAR-8:IR\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.406 ns" { inst51 MAR-8:IR|inst } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.051 ns ( 18.42 % ) " "Info: Total cell delay = 2.051 ns ( 18.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.082 ns ( 81.58 % ) " "Info: Total interconnect delay = 9.082 ns ( 81.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.133 ns" { uIR13 inst51 MAR-8:IR|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.133 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst {} } { 0.000ns 0.000ns 2.342ns 6.740ns } { 0.000ns 1.015ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR13 source 5.389 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR13\" to source register is 5.389 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns uIR13 1 CLK PIN_106 7 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 7; CLK Node = 'uIR13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR13 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -912 1192 1360 -896 "uIR13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.342 ns) + CELL(0.370 ns) 3.727 ns inst51 2 COMB LCCOMB_X33_Y10_N30 8 " "Info: 2: + IC(2.342 ns) + CELL(0.370 ns) = 3.727 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.712 ns" { uIR13 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.666 ns) 5.389 ns MAR-8:IR\|inst7 3 REG LCFF_X30_Y10_N9 21 " "Info: 3: + IC(0.996 ns) + CELL(0.666 ns) = 5.389 ns; Loc. = LCFF_X30_Y10_N9; Fanout = 21; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.051 ns ( 38.06 % ) " "Info: Total cell delay = 2.051 ns ( 38.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.338 ns ( 61.94 % ) " "Info: Total interconnect delay = 3.338 ns ( 61.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.389 ns" { uIR13 inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.389 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst7 {} } { 0.000ns 0.000ns 2.342ns 0.996ns } { 0.000ns 1.015ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.133 ns" { uIR13 inst51 MAR-8:IR|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.133 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst {} } { 0.000ns 0.000ns 2.342ns 6.740ns } { 0.000ns 1.015ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.389 ns" { uIR13 inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.389 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst7 {} } { 0.000ns 0.000ns 2.342ns 0.996ns } { 0.000ns 1.015ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.329 ns - Shortest register register " "Info: - Shortest register to register delay is 4.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MAR-8:IR\|inst7 1 REG LCFF_X30_Y10_N9 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y10_N9; Fanout = 21; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.186 ns) + CELL(0.650 ns) 1.836 ns select-2:B\|inst16~129 2 COMB LCCOMB_X32_Y10_N28 1 " "Info: 2: + IC(1.186 ns) + CELL(0.650 ns) = 1.836 ns; Loc. = LCCOMB_X32_Y10_N28; Fanout = 1; COMB Node = 'select-2:B\|inst16~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { MAR-8:IR|inst7 select-2:B|inst16~129 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { -160 560 624 -112 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 2.402 ns select-2:B\|inst16~130 3 COMB LCCOMB_X32_Y10_N8 3 " "Info: 3: + IC(0.360 ns) + CELL(0.206 ns) = 2.402 ns; Loc. = LCCOMB_X32_Y10_N8; Fanout = 3; COMB Node = 'select-2:B\|inst16~130'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { select-2:B|inst16~129 select-2:B|inst16~130 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { -160 560 624 -112 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.370 ns) 3.158 ns ALU:inst40\|74181:inst1\|52~251 4 COMB LCCOMB_X32_Y10_N10 2 " "Info: 4: + IC(0.386 ns) + CELL(0.370 ns) = 3.158 ns; Loc. = LCCOMB_X32_Y10_N10; Fanout = 2; COMB Node = 'ALU:inst40\|74181:inst1\|52~251'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { select-2:B|inst16~130 ALU:inst40|74181:inst1|52~251 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 216 504 568 256 "52" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.370 ns) 4.221 ns ALU:inst40\|74181:inst1\|77 5 COMB LCCOMB_X31_Y10_N14 9 " "Info: 5: + IC(0.693 ns) + CELL(0.370 ns) = 4.221 ns; Loc. = LCCOMB_X31_Y10_N14; Fanout = 9; COMB Node = 'ALU:inst40\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { ALU:inst40|74181:inst1|52~251 ALU:inst40|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.329 ns MAR-8:IR\|inst 6 REG LCFF_X31_Y10_N15 2 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 4.329 ns; Loc. = LCFF_X31_Y10_N15; Fanout = 2; REG Node = 'MAR-8:IR\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst40|74181:inst1|77 MAR-8:IR|inst } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.704 ns ( 39.36 % ) " "Info: Total cell delay = 1.704 ns ( 39.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.625 ns ( 60.64 % ) " "Info: Total interconnect delay = 2.625 ns ( 60.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.329 ns" { MAR-8:IR|inst7 select-2:B|inst16~129 select-2:B|inst16~130 ALU:inst40|74181:inst1|52~251 ALU:inst40|74181:inst1|77 MAR-8:IR|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.329 ns" { MAR-8:IR|inst7 {} select-2:B|inst16~129 {} select-2:B|inst16~130 {} ALU:inst40|74181:inst1|52~251 {} ALU:inst40|74181:inst1|77 {} MAR-8:IR|inst {} } { 0.000ns 1.186ns 0.360ns 0.386ns 0.693ns 0.000ns } { 0.000ns 0.650ns 0.206ns 0.370ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.133 ns" { uIR13 inst51 MAR-8:IR|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.133 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst {} } { 0.000ns 0.000ns 2.342ns 6.740ns } { 0.000ns 1.015ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.389 ns" { uIR13 inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.389 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst7 {} } { 0.000ns 0.000ns 2.342ns 0.996ns } { 0.000ns 1.015ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.329 ns" { MAR-8:IR|inst7 select-2:B|inst16~129 select-2:B|inst16~130 ALU:inst40|74181:inst1|52~251 ALU:inst40|74181:inst1|77 MAR-8:IR|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.329 ns" { MAR-8:IR|inst7 {} select-2:B|inst16~129 {} select-2:B|inst16~130 {} ALU:inst40|74181:inst1|52~251 {} ALU:inst40|74181:inst1|77 {} MAR-8:IR|inst {} } { 0.000ns 1.186ns 0.360ns 0.386ns 0.693ns 0.000ns } { 0.000ns 0.650ns 0.206ns 0.370ns 0.370ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR12 30 " "Warning: Circuit may not operate. Detected 30 non-operational path(s) clocked by clock \"uIR12\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MAR-8:IR\|inst7 MAR-8:IR\|inst uIR12 1.417 ns " "Info: Found hold time violation between source  pin or register \"MAR-8:IR\|inst7\" and destination pin or register \"MAR-8:IR\|inst\" for clock \"uIR12\" (Hold time is 1.417 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.744 ns + Largest " "Info: + Largest clock skew is 5.744 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR12 destination 11.319 ns + Longest register " "Info: + Longest clock path from clock \"uIR12\" to destination register is 11.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR12 1 CLK PIN_105 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_105; Fanout = 7; CLK Node = 'uIR12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR12 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -896 1192 1360 -880 "uIR12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.292 ns) + CELL(0.616 ns) 3.913 ns inst51 2 COMB LCCOMB_X33_Y10_N30 8 " "Info: 2: + IC(2.292 ns) + CELL(0.616 ns) = 3.913 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.908 ns" { uIR12 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.740 ns) + CELL(0.666 ns) 11.319 ns MAR-8:IR\|inst 3 REG LCFF_X31_Y10_N15 2 " "Info: 3: + IC(6.740 ns) + CELL(0.666 ns) = 11.319 ns; Loc. = LCFF_X31_Y10_N15; Fanout = 2; REG Node = 'MAR-8:IR\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.406 ns" { inst51 MAR-8:IR|inst } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.287 ns ( 20.20 % ) " "Info: Total cell delay = 2.287 ns ( 20.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.032 ns ( 79.80 % ) " "Info: Total interconnect delay = 9.032 ns ( 79.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.319 ns" { uIR12 inst51 MAR-8:IR|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.319 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst {} } { 0.000ns 0.000ns 2.292ns 6.740ns } { 0.000ns 1.005ns 0.616ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR12 source 5.575 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR12\" to source register is 5.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR12 1 CLK PIN_105 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_105; Fanout = 7; CLK Node = 'uIR12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR12 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -896 1192 1360 -880 "uIR12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.292 ns) + CELL(0.616 ns) 3.913 ns inst51 2 COMB LCCOMB_X33_Y10_N30 8 " "Info: 2: + IC(2.292 ns) + CELL(0.616 ns) = 3.913 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.908 ns" { uIR12 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.666 ns) 5.575 ns MAR-8:IR\|inst7 3 REG LCFF_X30_Y10_N9 21 " "Info: 3: + IC(0.996 ns) + CELL(0.666 ns) = 5.575 ns; Loc. = LCFF_X30_Y10_N9; Fanout = 21; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.287 ns ( 41.02 % ) " "Info: Total cell delay = 2.287 ns ( 41.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.288 ns ( 58.98 % ) " "Info: Total interconnect delay = 3.288 ns ( 58.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.575 ns" { uIR12 inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.575 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst7 {} } { 0.000ns 0.000ns 2.292ns 0.996ns } { 0.000ns 1.005ns 0.616ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.319 ns" { uIR12 inst51 MAR-8:IR|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.319 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst {} } { 0.000ns 0.000ns 2.292ns 6.740ns } { 0.000ns 1.005ns 0.616ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.575 ns" { uIR12 inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.575 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst7 {} } { 0.000ns 0.000ns 2.292ns 0.996ns } { 0.000ns 1.005ns 0.616ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.329 ns - Shortest register register " "Info: - Shortest register to register delay is 4.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MAR-8:IR\|inst7 1 REG LCFF_X30_Y10_N9 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y10_N9; Fanout = 21; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.186 ns) + CELL(0.650 ns) 1.836 ns select-2:B\|inst16~129 2 COMB LCCOMB_X32_Y10_N28 1 " "Info: 2: + IC(1.186 ns) + CELL(0.650 ns) = 1.836 ns; Loc. = LCCOMB_X32_Y10_N28; Fanout = 1; COMB Node = 'select-2:B\|inst16~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { MAR-8:IR|inst7 select-2:B|inst16~129 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { -160 560 624 -112 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 2.402 ns select-2:B\|inst16~130 3 COMB LCCOMB_X32_Y10_N8 3 " "Info: 3: + IC(0.360 ns) + CELL(0.206 ns) = 2.402 ns; Loc. = LCCOMB_X32_Y10_N8; Fanout = 3; COMB Node = 'select-2:B\|inst16~130'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { select-2:B|inst16~129 select-2:B|inst16~130 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { -160 560 624 -112 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.370 ns) 3.158 ns ALU:inst40\|74181:inst1\|52~251 4 COMB LCCOMB_X32_Y10_N10 2 " "Info: 4: + IC(0.386 ns) + CELL(0.370 ns) = 3.158 ns; Loc. = LCCOMB_X32_Y10_N10; Fanout = 2; COMB Node = 'ALU:inst40\|74181:inst1\|52~251'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { select-2:B|inst16~130 ALU:inst40|74181:inst1|52~251 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 216 504 568 256 "52" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.370 ns) 4.221 ns ALU:inst40\|74181:inst1\|77 5 COMB LCCOMB_X31_Y10_N14 9 " "Info: 5: + IC(0.693 ns) + CELL(0.370 ns) = 4.221 ns; Loc. = LCCOMB_X31_Y10_N14; Fanout = 9; COMB Node = 'ALU:inst40\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { ALU:inst40|74181:inst1|52~251 ALU:inst40|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.329 ns MAR-8:IR\|inst 6 REG LCFF_X31_Y10_N15 2 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 4.329 ns; Loc. = LCFF_X31_Y10_N15; Fanout = 2; REG Node = 'MAR-8:IR\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst40|74181:inst1|77 MAR-8:IR|inst } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.704 ns ( 39.36 % ) " "Info: Total cell delay = 1.704 ns ( 39.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.625 ns ( 60.64 % ) " "Info: Total interconnect delay = 2.625 ns ( 60.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.329 ns" { MAR-8:IR|inst7 select-2:B|inst16~129 select-2:B|inst16~130 ALU:inst40|74181:inst1|52~251 ALU:inst40|74181:inst1|77 MAR-8:IR|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.329 ns" { MAR-8:IR|inst7 {} select-2:B|inst16~129 {} select-2:B|inst16~130 {} ALU:inst40|74181:inst1|52~251 {} ALU:inst40|74181:inst1|77 {} MAR-8:IR|inst {} } { 0.000ns 1.186ns 0.360ns 0.386ns 0.693ns 0.000ns } { 0.000ns 0.650ns 0.206ns 0.370ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.319 ns" { uIR12 inst51 MAR-8:IR|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.319 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst {} } { 0.000ns 0.000ns 2.292ns 6.740ns } { 0.000ns 1.005ns 0.616ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.575 ns" { uIR12 inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.575 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst7 {} } { 0.000ns 0.000ns 2.292ns 0.996ns } { 0.000ns 1.005ns 0.616ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.329 ns" { MAR-8:IR|inst7 select-2:B|inst16~129 select-2:B|inst16~130 ALU:inst40|74181:inst1|52~251 ALU:inst40|74181:inst1|77 MAR-8:IR|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.329 ns" { MAR-8:IR|inst7 {} select-2:B|inst16~129 {} select-2:B|inst16~130 {} ALU:inst40|74181:inst1|52~251 {} ALU:inst40|74181:inst1|77 {} MAR-8:IR|inst {} } { 0.000ns 1.186ns 0.360ns 0.386ns 0.693ns 0.000ns } { 0.000ns 0.650ns 0.206ns 0.370ns 0.370ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR14 30 " "Warning: Circuit may not operate. Detected 30 non-operational path(s) clocked by clock \"uIR14\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MAR-8:IR\|inst7 MAR-8:IR\|inst uIR14 1.417 ns " "Info: Found hold time violation between source  pin or register \"MAR-8:IR\|inst7\" and destination pin or register \"MAR-8:IR\|inst\" for clock \"uIR14\" (Hold time is 1.417 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.744 ns + Largest " "Info: + Largest clock skew is 5.744 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR14 destination 10.876 ns + Longest register " "Info: + Longest clock path from clock \"uIR14\" to destination register is 10.876 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR14 1 CLK PIN_108 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_108; Fanout = 7; CLK Node = 'uIR14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR14 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -928 1192 1360 -912 "uIR14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.928 ns) + CELL(0.537 ns) 3.470 ns inst51 2 COMB LCCOMB_X33_Y10_N30 8 " "Info: 2: + IC(1.928 ns) + CELL(0.537 ns) = 3.470 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { uIR14 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.740 ns) + CELL(0.666 ns) 10.876 ns MAR-8:IR\|inst 3 REG LCFF_X31_Y10_N15 2 " "Info: 3: + IC(6.740 ns) + CELL(0.666 ns) = 10.876 ns; Loc. = LCFF_X31_Y10_N15; Fanout = 2; REG Node = 'MAR-8:IR\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.406 ns" { inst51 MAR-8:IR|inst } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.208 ns ( 20.30 % ) " "Info: Total cell delay = 2.208 ns ( 20.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.668 ns ( 79.70 % ) " "Info: Total interconnect delay = 8.668 ns ( 79.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.876 ns" { uIR14 inst51 MAR-8:IR|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.876 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst {} } { 0.000ns 0.000ns 1.928ns 6.740ns } { 0.000ns 1.005ns 0.537ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR14 source 5.132 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR14\" to source register is 5.132 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR14 1 CLK PIN_108 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_108; Fanout = 7; CLK Node = 'uIR14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR14 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -928 1192 1360 -912 "uIR14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.928 ns) + CELL(0.537 ns) 3.470 ns inst51 2 COMB LCCOMB_X33_Y10_N30 8 " "Info: 2: + IC(1.928 ns) + CELL(0.537 ns) = 3.470 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { uIR14 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.666 ns) 5.132 ns MAR-8:IR\|inst7 3 REG LCFF_X30_Y10_N9 21 " "Info: 3: + IC(0.996 ns) + CELL(0.666 ns) = 5.132 ns; Loc. = LCFF_X30_Y10_N9; Fanout = 21; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.208 ns ( 43.02 % ) " "Info: Total cell delay = 2.208 ns ( 43.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.924 ns ( 56.98 % ) " "Info: Total interconnect delay = 2.924 ns ( 56.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.132 ns" { uIR14 inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.132 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst7 {} } { 0.000ns 0.000ns 1.928ns 0.996ns } { 0.000ns 1.005ns 0.537ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.876 ns" { uIR14 inst51 MAR-8:IR|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.876 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst {} } { 0.000ns 0.000ns 1.928ns 6.740ns } { 0.000ns 1.005ns 0.537ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.132 ns" { uIR14 inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.132 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst7 {} } { 0.000ns 0.000ns 1.928ns 0.996ns } { 0.000ns 1.005ns 0.537ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.329 ns - Shortest register register " "Info: - Shortest register to register delay is 4.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MAR-8:IR\|inst7 1 REG LCFF_X30_Y10_N9 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y10_N9; Fanout = 21; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.186 ns) + CELL(0.650 ns) 1.836 ns select-2:B\|inst16~129 2 COMB LCCOMB_X32_Y10_N28 1 " "Info: 2: + IC(1.186 ns) + CELL(0.650 ns) = 1.836 ns; Loc. = LCCOMB_X32_Y10_N28; Fanout = 1; COMB Node = 'select-2:B\|inst16~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { MAR-8:IR|inst7 select-2:B|inst16~129 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { -160 560 624 -112 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 2.402 ns select-2:B\|inst16~130 3 COMB LCCOMB_X32_Y10_N8 3 " "Info: 3: + IC(0.360 ns) + CELL(0.206 ns) = 2.402 ns; Loc. = LCCOMB_X32_Y10_N8; Fanout = 3; COMB Node = 'select-2:B\|inst16~130'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { select-2:B|inst16~129 select-2:B|inst16~130 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { -160 560 624 -112 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.370 ns) 3.158 ns ALU:inst40\|74181:inst1\|52~251 4 COMB LCCOMB_X32_Y10_N10 2 " "Info: 4: + IC(0.386 ns) + CELL(0.370 ns) = 3.158 ns; Loc. = LCCOMB_X32_Y10_N10; Fanout = 2; COMB Node = 'ALU:inst40\|74181:inst1\|52~251'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { select-2:B|inst16~130 ALU:inst40|74181:inst1|52~251 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 216 504 568 256 "52" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.370 ns) 4.221 ns ALU:inst40\|74181:inst1\|77 5 COMB LCCOMB_X31_Y10_N14 9 " "Info: 5: + IC(0.693 ns) + CELL(0.370 ns) = 4.221 ns; Loc. = LCCOMB_X31_Y10_N14; Fanout = 9; COMB Node = 'ALU:inst40\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { ALU:inst40|74181:inst1|52~251 ALU:inst40|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.329 ns MAR-8:IR\|inst 6 REG LCFF_X31_Y10_N15 2 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 4.329 ns; Loc. = LCFF_X31_Y10_N15; Fanout = 2; REG Node = 'MAR-8:IR\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst40|74181:inst1|77 MAR-8:IR|inst } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.704 ns ( 39.36 % ) " "Info: Total cell delay = 1.704 ns ( 39.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.625 ns ( 60.64 % ) " "Info: Total interconnect delay = 2.625 ns ( 60.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.329 ns" { MAR-8:IR|inst7 select-2:B|inst16~129 select-2:B|inst16~130 ALU:inst40|74181:inst1|52~251 ALU:inst40|74181:inst1|77 MAR-8:IR|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.329 ns" { MAR-8:IR|inst7 {} select-2:B|inst16~129 {} select-2:B|inst16~130 {} ALU:inst40|74181:inst1|52~251 {} ALU:inst40|74181:inst1|77 {} MAR-8:IR|inst {} } { 0.000ns 1.186ns 0.360ns 0.386ns 0.693ns 0.000ns } { 0.000ns 0.650ns 0.206ns 0.370ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.876 ns" { uIR14 inst51 MAR-8:IR|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.876 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst {} } { 0.000ns 0.000ns 1.928ns 6.740ns } { 0.000ns 1.005ns 0.537ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.132 ns" { uIR14 inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.132 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst7 {} } { 0.000ns 0.000ns 1.928ns 0.996ns } { 0.000ns 1.005ns 0.537ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.329 ns" { MAR-8:IR|inst7 select-2:B|inst16~129 select-2:B|inst16~130 ALU:inst40|74181:inst1|52~251 ALU:inst40|74181:inst1|77 MAR-8:IR|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.329 ns" { MAR-8:IR|inst7 {} select-2:B|inst16~129 {} select-2:B|inst16~130 {} ALU:inst40|74181:inst1|52~251 {} ALU:inst40|74181:inst1|77 {} MAR-8:IR|inst {} } { 0.000ns 1.186ns 0.360ns 0.386ns 0.693ns 0.000ns } { 0.000ns 0.650ns 0.206ns 0.370ns 0.370ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "MAR-8:IR\|inst3 uIR21 uIR14 10.704 ns register " "Info: tsu for register \"MAR-8:IR\|inst3\" (data pin = \"uIR21\", clock pin = \"uIR14\") is 10.704 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.876 ns + Longest pin register " "Info: + Longest pin to register delay is 15.876 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns uIR21 1 PIN PIN_117 10 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_117; Fanout = 10; PIN Node = 'uIR21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR21 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { 800 -264 -96 816 "uIR21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.545 ns) + CELL(0.499 ns) 8.039 ns 24_decoder:inst11\|38_decoder:inst\|inst9 2 COMB LCCOMB_X31_Y11_N10 4 " "Info: 2: + IC(6.545 ns) + CELL(0.499 ns) = 8.039 ns; Loc. = LCCOMB_X31_Y11_N10; Fanout = 4; COMB Node = '24_decoder:inst11\|38_decoder:inst\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.044 ns" { uIR21 24_decoder:inst11|38_decoder:inst|inst9 } "NODE_NAME" } } { "38_decoder.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/38_decoder.bdf" { { 312 544 608 360 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.629 ns) + CELL(0.651 ns) 11.319 ns select-2:B\|inst21~131 3 COMB LCCOMB_X31_Y11_N2 3 " "Info: 3: + IC(2.629 ns) + CELL(0.651 ns) = 11.319 ns; Loc. = LCCOMB_X31_Y11_N2; Fanout = 3; COMB Node = 'select-2:B\|inst21~131'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.280 ns" { 24_decoder:inst11|38_decoder:inst|inst9 select-2:B|inst21~131 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { 360 560 624 408 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 11.900 ns ALU:inst40\|74181:inst\|48~42 4 COMB LCCOMB_X31_Y11_N26 2 " "Info: 4: + IC(0.375 ns) + CELL(0.206 ns) = 11.900 ns; Loc. = LCCOMB_X31_Y11_N26; Fanout = 2; COMB Node = 'ALU:inst40\|74181:inst\|48~42'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { select-2:B|inst21~131 ALU:inst40|74181:inst|48~42 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 496 504 568 536 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.117 ns) + CELL(0.651 ns) 13.668 ns ALU:inst40\|74182:inst2\|31~179 5 COMB LCCOMB_X31_Y10_N8 3 " "Info: 5: + IC(1.117 ns) + CELL(0.651 ns) = 13.668 ns; Loc. = LCCOMB_X31_Y10_N8; Fanout = 3; COMB Node = 'ALU:inst40\|74182:inst2\|31~179'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.768 ns" { ALU:inst40|74181:inst|48~42 ALU:inst40|74182:inst2|31~179 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.206 ns) 14.555 ns ALU:inst40\|74182:inst2\|31~180 6 COMB LCCOMB_X32_Y10_N6 1 " "Info: 6: + IC(0.681 ns) + CELL(0.206 ns) = 14.555 ns; Loc. = LCCOMB_X32_Y10_N6; Fanout = 1; COMB Node = 'ALU:inst40\|74182:inst2\|31~180'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.887 ns" { ALU:inst40|74182:inst2|31~179 ALU:inst40|74182:inst2|31~180 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.206 ns) 15.768 ns ALU:inst40\|74181:inst1\|80 7 COMB LCCOMB_X30_Y10_N26 9 " "Info: 7: + IC(1.007 ns) + CELL(0.206 ns) = 15.768 ns; Loc. = LCCOMB_X30_Y10_N26; Fanout = 9; COMB Node = 'ALU:inst40\|74181:inst1\|80'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { ALU:inst40|74182:inst2|31~180 ALU:inst40|74181:inst1|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 15.876 ns MAR-8:IR\|inst3 8 REG LCFF_X30_Y10_N27 2 " "Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 15.876 ns; Loc. = LCFF_X30_Y10_N27; Fanout = 2; REG Node = 'MAR-8:IR\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst40|74181:inst1|80 MAR-8:IR|inst3 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 352 448 512 432 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.522 ns ( 22.18 % ) " "Info: Total cell delay = 3.522 ns ( 22.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.354 ns ( 77.82 % ) " "Info: Total interconnect delay = 12.354 ns ( 77.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.876 ns" { uIR21 24_decoder:inst11|38_decoder:inst|inst9 select-2:B|inst21~131 ALU:inst40|74181:inst|48~42 ALU:inst40|74182:inst2|31~179 ALU:inst40|74182:inst2|31~180 ALU:inst40|74181:inst1|80 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.876 ns" { uIR21 {} uIR21~combout {} 24_decoder:inst11|38_decoder:inst|inst9 {} select-2:B|inst21~131 {} ALU:inst40|74181:inst|48~42 {} ALU:inst40|74182:inst2|31~179 {} ALU:inst40|74182:inst2|31~180 {} ALU:inst40|74181:inst1|80 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 6.545ns 2.629ns 0.375ns 1.117ns 0.681ns 1.007ns 0.000ns } { 0.000ns 0.995ns 0.499ns 0.651ns 0.206ns 0.651ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 352 448 512 432 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR14 destination 5.132 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR14\" to destination register is 5.132 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR14 1 CLK PIN_108 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_108; Fanout = 7; CLK Node = 'uIR14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR14 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -928 1192 1360 -912 "uIR14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.928 ns) + CELL(0.537 ns) 3.470 ns inst51 2 COMB LCCOMB_X33_Y10_N30 8 " "Info: 2: + IC(1.928 ns) + CELL(0.537 ns) = 3.470 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { uIR14 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.666 ns) 5.132 ns MAR-8:IR\|inst3 3 REG LCFF_X30_Y10_N27 2 " "Info: 3: + IC(0.996 ns) + CELL(0.666 ns) = 5.132 ns; Loc. = LCFF_X30_Y10_N27; Fanout = 2; REG Node = 'MAR-8:IR\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 352 448 512 432 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.208 ns ( 43.02 % ) " "Info: Total cell delay = 2.208 ns ( 43.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.924 ns ( 56.98 % ) " "Info: Total interconnect delay = 2.924 ns ( 56.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.132 ns" { uIR14 inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.132 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 1.928ns 0.996ns } { 0.000ns 1.005ns 0.537ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.876 ns" { uIR21 24_decoder:inst11|38_decoder:inst|inst9 select-2:B|inst21~131 ALU:inst40|74181:inst|48~42 ALU:inst40|74182:inst2|31~179 ALU:inst40|74182:inst2|31~180 ALU:inst40|74181:inst1|80 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.876 ns" { uIR21 {} uIR21~combout {} 24_decoder:inst11|38_decoder:inst|inst9 {} select-2:B|inst21~131 {} ALU:inst40|74181:inst|48~42 {} ALU:inst40|74182:inst2|31~179 {} ALU:inst40|74182:inst2|31~180 {} ALU:inst40|74181:inst1|80 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 6.545ns 2.629ns 0.375ns 1.117ns 0.681ns 1.007ns 0.000ns } { 0.000ns 0.995ns 0.499ns 0.651ns 0.206ns 0.651ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.132 ns" { uIR14 inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.132 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 1.928ns 0.996ns } { 0.000ns 1.005ns 0.537ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "START LDB5 register-group:inst16\|MAR-8:inst2\|inst5 23.960 ns register " "Info: tco from clock \"START\" to destination pin \"LDB5\" through register \"register-group:inst16\|MAR-8:inst2\|inst5\" is 23.960 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 15.320 ns + Longest register " "Info: + Longest clock path from clock \"START\" to source register is 15.320 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns START 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -512 -800 -632 -496 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.405 ns) + CELL(0.970 ns) 4.359 ns halt:inst\|inst3 2 REG LCFF_X33_Y10_N9 1 " "Info: 2: + IC(2.405 ns) + CELL(0.970 ns) = 4.359 ns; Loc. = LCFF_X33_Y10_N9; Fanout = 1; REG Node = 'halt:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.375 ns" { START halt:inst|inst3 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/halt.bdf" { { 144 320 384 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.366 ns) 5.160 ns halt:inst\|inst5 3 COMB LCCOMB_X33_Y10_N26 1 " "Info: 3: + IC(0.435 ns) + CELL(0.366 ns) = 5.160 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { halt:inst|inst3 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.970 ns) 6.451 ns inst3 4 REG LCFF_X33_Y10_N1 10 " "Info: 4: + IC(0.321 ns) + CELL(0.970 ns) = 6.451 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.202 ns) 7.116 ns inst51 5 COMB LCCOMB_X33_Y10_N30 8 " "Info: 5: + IC(0.463 ns) + CELL(0.202 ns) = 7.116 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.665 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.970 ns) 9.082 ns MAR-8:IR\|inst7 6 REG LCFF_X30_Y10_N9 21 " "Info: 6: + IC(0.996 ns) + CELL(0.970 ns) = 9.082 ns; Loc. = LCFF_X30_Y10_N9; Fanout = 21; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.616 ns) 10.825 ns register-group:inst16\|inst13 7 COMB LCCOMB_X33_Y10_N4 1 " "Info: 7: + IC(1.127 ns) + CELL(0.616 ns) = 10.825 ns; Loc. = LCCOMB_X33_Y10_N4; Fanout = 1; COMB Node = 'register-group:inst16\|inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.743 ns" { MAR-8:IR|inst7 register-group:inst16|inst13 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.948 ns) + CELL(0.000 ns) 13.773 ns register-group:inst16\|inst13~clkctrl 8 COMB CLKCTRL_G0 8 " "Info: 8: + IC(2.948 ns) + CELL(0.000 ns) = 13.773 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register-group:inst16\|inst13~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.948 ns" { register-group:inst16|inst13 register-group:inst16|inst13~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.666 ns) 15.320 ns register-group:inst16\|MAR-8:inst2\|inst5 9 REG LCFF_X31_Y9_N9 1 " "Info: 9: + IC(0.881 ns) + CELL(0.666 ns) = 15.320 ns; Loc. = LCFF_X31_Y9_N9; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.744 ns ( 37.49 % ) " "Info: Total cell delay = 5.744 ns ( 37.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.576 ns ( 62.51 % ) " "Info: Total interconnect delay = 9.576 ns ( 62.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.320 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst7 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.320 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst5 {} } { 0.000ns 0.000ns 2.405ns 0.435ns 0.321ns 0.463ns 0.996ns 1.127ns 2.948ns 0.881ns } { 0.000ns 0.984ns 0.970ns 0.366ns 0.970ns 0.202ns 0.970ns 0.616ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.336 ns + Longest register pin " "Info: + Longest register to pin delay is 8.336 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst2\|inst5 1 REG LCFF_X31_Y9_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y9_N9; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst2|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.135 ns) + CELL(0.206 ns) 1.341 ns select-2:B\|inst18~128 2 COMB LCCOMB_X30_Y10_N12 1 " "Info: 2: + IC(1.135 ns) + CELL(0.206 ns) = 1.341 ns; Loc. = LCCOMB_X30_Y10_N12; Fanout = 1; COMB Node = 'select-2:B\|inst18~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.341 ns" { register-group:inst16|MAR-8:inst2|inst5 select-2:B|inst18~128 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { 48 560 624 96 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.074 ns) + CELL(0.206 ns) 2.621 ns select-2:B\|inst18~129 3 COMB LCCOMB_X31_Y9_N30 1 " "Info: 3: + IC(1.074 ns) + CELL(0.206 ns) = 2.621 ns; Loc. = LCCOMB_X31_Y9_N30; Fanout = 1; COMB Node = 'select-2:B\|inst18~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { select-2:B|inst18~128 select-2:B|inst18~129 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { 48 560 624 96 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.590 ns) + CELL(0.206 ns) 3.417 ns select-2:B\|inst18~130 4 COMB LCCOMB_X30_Y9_N12 3 " "Info: 4: + IC(0.590 ns) + CELL(0.206 ns) = 3.417 ns; Loc. = LCCOMB_X30_Y9_N12; Fanout = 3; COMB Node = 'select-2:B\|inst18~130'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.796 ns" { select-2:B|inst18~129 select-2:B|inst18~130 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { 48 560 624 96 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.803 ns) + CELL(3.116 ns) 8.336 ns LDB5 5 PIN PIN_147 0 " "Info: 5: + IC(1.803 ns) + CELL(3.116 ns) = 8.336 ns; Loc. = PIN_147; Fanout = 0; PIN Node = 'LDB5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.919 ns" { select-2:B|inst18~130 LDB5 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { 288 776 952 304 "LDB5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.734 ns ( 44.79 % ) " "Info: Total cell delay = 3.734 ns ( 44.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.602 ns ( 55.21 % ) " "Info: Total interconnect delay = 4.602 ns ( 55.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.336 ns" { register-group:inst16|MAR-8:inst2|inst5 select-2:B|inst18~128 select-2:B|inst18~129 select-2:B|inst18~130 LDB5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.336 ns" { register-group:inst16|MAR-8:inst2|inst5 {} select-2:B|inst18~128 {} select-2:B|inst18~129 {} select-2:B|inst18~130 {} LDB5 {} } { 0.000ns 1.135ns 1.074ns 0.590ns 1.803ns } { 0.000ns 0.206ns 0.206ns 0.206ns 3.116ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.320 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst7 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.320 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst5 {} } { 0.000ns 0.000ns 2.405ns 0.435ns 0.321ns 0.463ns 0.996ns 1.127ns 2.948ns 0.881ns } { 0.000ns 0.984ns 0.970ns 0.366ns 0.970ns 0.202ns 0.970ns 0.616ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.336 ns" { register-group:inst16|MAR-8:inst2|inst5 select-2:B|inst18~128 select-2:B|inst18~129 select-2:B|inst18~130 LDB5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.336 ns" { register-group:inst16|MAR-8:inst2|inst5 {} select-2:B|inst18~128 {} select-2:B|inst18~129 {} select-2:B|inst18~130 {} LDB5 {} } { 0.000ns 1.135ns 1.074ns 0.590ns 1.803ns } { 0.000ns 0.206ns 0.206ns 0.206ns 3.116ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "uIR21 LDB2 15.786 ns Longest " "Info: Longest tpd from source pin \"uIR21\" to destination pin \"LDB2\" is 15.786 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns uIR21 1 PIN PIN_117 10 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_117; Fanout = 10; PIN Node = 'uIR21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR21 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { 800 -264 -96 816 "uIR21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.545 ns) + CELL(0.499 ns) 8.039 ns 24_decoder:inst11\|38_decoder:inst\|inst9 2 COMB LCCOMB_X31_Y11_N10 4 " "Info: 2: + IC(6.545 ns) + CELL(0.499 ns) = 8.039 ns; Loc. = LCCOMB_X31_Y11_N10; Fanout = 4; COMB Node = '24_decoder:inst11\|38_decoder:inst\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.044 ns" { uIR21 24_decoder:inst11|38_decoder:inst|inst9 } "NODE_NAME" } } { "38_decoder.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/38_decoder.bdf" { { 312 544 608 360 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.629 ns) + CELL(0.651 ns) 11.319 ns select-2:B\|inst21~131 3 COMB LCCOMB_X31_Y11_N2 3 " "Info: 3: + IC(2.629 ns) + CELL(0.651 ns) = 11.319 ns; Loc. = LCCOMB_X31_Y11_N2; Fanout = 3; COMB Node = 'select-2:B\|inst21~131'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.280 ns" { 24_decoder:inst11|38_decoder:inst|inst9 select-2:B|inst21~131 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { 360 560 624 408 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.361 ns) + CELL(3.106 ns) 15.786 ns LDB2 4 PIN PIN_144 0 " "Info: 4: + IC(1.361 ns) + CELL(3.106 ns) = 15.786 ns; Loc. = PIN_144; Fanout = 0; PIN Node = 'LDB2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.467 ns" { select-2:B|inst21~131 LDB2 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { 240 776 952 256 "LDB2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.251 ns ( 33.26 % ) " "Info: Total cell delay = 5.251 ns ( 33.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.535 ns ( 66.74 % ) " "Info: Total interconnect delay = 10.535 ns ( 66.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.786 ns" { uIR21 24_decoder:inst11|38_decoder:inst|inst9 select-2:B|inst21~131 LDB2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.786 ns" { uIR21 {} uIR21~combout {} 24_decoder:inst11|38_decoder:inst|inst9 {} select-2:B|inst21~131 {} LDB2 {} } { 0.000ns 0.000ns 6.545ns 2.629ns 1.361ns } { 0.000ns 0.995ns 0.499ns 0.651ns 3.106ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "MAR-8:IR\|inst uIR19 START 5.955 ns register " "Info: th for register \"MAR-8:IR\|inst\" (data pin = \"uIR19\", clock pin = \"START\") is 5.955 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 14.522 ns + Longest register " "Info: + Longest clock path from clock \"START\" to destination register is 14.522 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns START 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -512 -800 -632 -496 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.405 ns) + CELL(0.970 ns) 4.359 ns halt:inst\|inst3 2 REG LCFF_X33_Y10_N9 1 " "Info: 2: + IC(2.405 ns) + CELL(0.970 ns) = 4.359 ns; Loc. = LCFF_X33_Y10_N9; Fanout = 1; REG Node = 'halt:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.375 ns" { START halt:inst|inst3 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/halt.bdf" { { 144 320 384 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.366 ns) 5.160 ns halt:inst\|inst5 3 COMB LCCOMB_X33_Y10_N26 1 " "Info: 3: + IC(0.435 ns) + CELL(0.366 ns) = 5.160 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { halt:inst|inst3 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.970 ns) 6.451 ns inst3 4 REG LCFF_X33_Y10_N1 10 " "Info: 4: + IC(0.321 ns) + CELL(0.970 ns) = 6.451 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.202 ns) 7.116 ns inst51 5 COMB LCCOMB_X33_Y10_N30 8 " "Info: 5: + IC(0.463 ns) + CELL(0.202 ns) = 7.116 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.665 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.740 ns) + CELL(0.666 ns) 14.522 ns MAR-8:IR\|inst 6 REG LCFF_X31_Y10_N15 2 " "Info: 6: + IC(6.740 ns) + CELL(0.666 ns) = 14.522 ns; Loc. = LCFF_X31_Y10_N15; Fanout = 2; REG Node = 'MAR-8:IR\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.406 ns" { inst51 MAR-8:IR|inst } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.158 ns ( 28.63 % ) " "Info: Total cell delay = 4.158 ns ( 28.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.364 ns ( 71.37 % ) " "Info: Total interconnect delay = 10.364 ns ( 71.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.522 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.522 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst {} } { 0.000ns 0.000ns 2.405ns 0.435ns 0.321ns 0.463ns 6.740ns } { 0.000ns 0.984ns 0.970ns 0.366ns 0.970ns 0.202ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.873 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns uIR19 1 PIN PIN_115 9 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_115; Fanout = 9; PIN Node = 'uIR19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR19 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { 160 -264 -96 176 "uIR19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.501 ns) + CELL(0.206 ns) 7.702 ns ALU:inst40\|74181:inst1\|52~251 2 COMB LCCOMB_X32_Y10_N10 2 " "Info: 2: + IC(6.501 ns) + CELL(0.206 ns) = 7.702 ns; Loc. = LCCOMB_X32_Y10_N10; Fanout = 2; COMB Node = 'ALU:inst40\|74181:inst1\|52~251'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.707 ns" { uIR19 ALU:inst40|74181:inst1|52~251 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 216 504 568 256 "52" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.370 ns) 8.765 ns ALU:inst40\|74181:inst1\|77 3 COMB LCCOMB_X31_Y10_N14 9 " "Info: 3: + IC(0.693 ns) + CELL(0.370 ns) = 8.765 ns; Loc. = LCCOMB_X31_Y10_N14; Fanout = 9; COMB Node = 'ALU:inst40\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { ALU:inst40|74181:inst1|52~251 ALU:inst40|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.873 ns MAR-8:IR\|inst 4 REG LCFF_X31_Y10_N15 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 8.873 ns; Loc. = LCFF_X31_Y10_N15; Fanout = 2; REG Node = 'MAR-8:IR\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst40|74181:inst1|77 MAR-8:IR|inst } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.679 ns ( 18.92 % ) " "Info: Total cell delay = 1.679 ns ( 18.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.194 ns ( 81.08 % ) " "Info: Total interconnect delay = 7.194 ns ( 81.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.873 ns" { uIR19 ALU:inst40|74181:inst1|52~251 ALU:inst40|74181:inst1|77 MAR-8:IR|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.873 ns" { uIR19 {} uIR19~combout {} ALU:inst40|74181:inst1|52~251 {} ALU:inst40|74181:inst1|77 {} MAR-8:IR|inst {} } { 0.000ns 0.000ns 6.501ns 0.693ns 0.000ns } { 0.000ns 0.995ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.522 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.522 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst {} } { 0.000ns 0.000ns 2.405ns 0.435ns 0.321ns 0.463ns 6.740ns } { 0.000ns 0.984ns 0.970ns 0.366ns 0.970ns 0.202ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.873 ns" { uIR19 ALU:inst40|74181:inst1|52~251 ALU:inst40|74181:inst1|77 MAR-8:IR|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.873 ns" { uIR19 {} uIR19~combout {} ALU:inst40|74181:inst1|52~251 {} ALU:inst40|74181:inst1|77 {} MAR-8:IR|inst {} } { 0.000ns 0.000ns 6.501ns 0.693ns 0.000ns } { 0.000ns 0.995ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "163 " "Info: Peak virtual memory: 163 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 21 20:18:40 2024 " "Info: Processing ended: Tue May 21 20:18:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
