// High-level top-level SoC file, instantiate Rocket Tile and connect MyAccelTL to bus/peripheral orbit here.
// Follow the Chipyard "Peripheral" or "Custom SoC" example to wire it to the bus.
// Tie MyAccelTL's irq to the PLIC.