
node 2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000070  00800200  00001708  0000179c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001708  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000001d  00800270  00800270  0000180c  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000180c  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000308  00000000  00000000  00001868  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001ff2  00000000  00000000  00001b70  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000eee  00000000  00000000  00003b62  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001699  00000000  00000000  00004a50  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000006c0  00000000  00000000  000060ec  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000007c2  00000000  00000000  000067ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000fbe  00000000  00000000  00006f6e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000238  00000000  00000000  00007f2c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	36 c1       	rjmp	.+620    	; 0x286 <__vector_6>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	3a c5       	rjmp	.+2676   	; 0xaf6 <__vector_32>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	7f c5       	rjmp	.+2814   	; 0xb9c <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	e9 05       	cpc	r30, r9
      e6:	3b 06       	cpc	r3, r27
      e8:	3b 06       	cpc	r3, r27
      ea:	3b 06       	cpc	r3, r27
      ec:	3b 06       	cpc	r3, r27
      ee:	3b 06       	cpc	r3, r27
      f0:	3b 06       	cpc	r3, r27
      f2:	3b 06       	cpc	r3, r27
      f4:	e9 05       	cpc	r30, r9
      f6:	3b 06       	cpc	r3, r27
      f8:	3b 06       	cpc	r3, r27
      fa:	3b 06       	cpc	r3, r27
      fc:	3b 06       	cpc	r3, r27
      fe:	3b 06       	cpc	r3, r27
     100:	3b 06       	cpc	r3, r27
     102:	3b 06       	cpc	r3, r27
     104:	eb 05       	cpc	r30, r11
     106:	3b 06       	cpc	r3, r27
     108:	3b 06       	cpc	r3, r27
     10a:	3b 06       	cpc	r3, r27
     10c:	3b 06       	cpc	r3, r27
     10e:	3b 06       	cpc	r3, r27
     110:	3b 06       	cpc	r3, r27
     112:	3b 06       	cpc	r3, r27
     114:	3b 06       	cpc	r3, r27
     116:	3b 06       	cpc	r3, r27
     118:	3b 06       	cpc	r3, r27
     11a:	3b 06       	cpc	r3, r27
     11c:	3b 06       	cpc	r3, r27
     11e:	3b 06       	cpc	r3, r27
     120:	3b 06       	cpc	r3, r27
     122:	3b 06       	cpc	r3, r27
     124:	eb 05       	cpc	r30, r11
     126:	3b 06       	cpc	r3, r27
     128:	3b 06       	cpc	r3, r27
     12a:	3b 06       	cpc	r3, r27
     12c:	3b 06       	cpc	r3, r27
     12e:	3b 06       	cpc	r3, r27
     130:	3b 06       	cpc	r3, r27
     132:	3b 06       	cpc	r3, r27
     134:	3b 06       	cpc	r3, r27
     136:	3b 06       	cpc	r3, r27
     138:	3b 06       	cpc	r3, r27
     13a:	3b 06       	cpc	r3, r27
     13c:	3b 06       	cpc	r3, r27
     13e:	3b 06       	cpc	r3, r27
     140:	3b 06       	cpc	r3, r27
     142:	3b 06       	cpc	r3, r27
     144:	37 06       	cpc	r3, r23
     146:	3b 06       	cpc	r3, r27
     148:	3b 06       	cpc	r3, r27
     14a:	3b 06       	cpc	r3, r27
     14c:	3b 06       	cpc	r3, r27
     14e:	3b 06       	cpc	r3, r27
     150:	3b 06       	cpc	r3, r27
     152:	3b 06       	cpc	r3, r27
     154:	14 06       	cpc	r1, r20
     156:	3b 06       	cpc	r3, r27
     158:	3b 06       	cpc	r3, r27
     15a:	3b 06       	cpc	r3, r27
     15c:	3b 06       	cpc	r3, r27
     15e:	3b 06       	cpc	r3, r27
     160:	3b 06       	cpc	r3, r27
     162:	3b 06       	cpc	r3, r27
     164:	3b 06       	cpc	r3, r27
     166:	3b 06       	cpc	r3, r27
     168:	3b 06       	cpc	r3, r27
     16a:	3b 06       	cpc	r3, r27
     16c:	3b 06       	cpc	r3, r27
     16e:	3b 06       	cpc	r3, r27
     170:	3b 06       	cpc	r3, r27
     172:	3b 06       	cpc	r3, r27
     174:	08 06       	cpc	r0, r24
     176:	3b 06       	cpc	r3, r27
     178:	3b 06       	cpc	r3, r27
     17a:	3b 06       	cpc	r3, r27
     17c:	3b 06       	cpc	r3, r27
     17e:	3b 06       	cpc	r3, r27
     180:	3b 06       	cpc	r3, r27
     182:	3b 06       	cpc	r3, r27
     184:	26 06       	cpc	r2, r22

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e8 e0       	ldi	r30, 0x08	; 8
     19e:	f7 e1       	ldi	r31, 0x17	; 23
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a0 37       	cpi	r26, 0x70	; 112
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a0 e7       	ldi	r26, 0x70	; 112
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	ad 38       	cpi	r26, 0x8D	; 141
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	09 d3       	rcall	.+1554   	; 0x7d4 <main>
     1c2:	0c 94 82 0b 	jmp	0x1704	; 0x1704 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <CAN_init>:
}

int message_received_flag()
{
	return message_received;
}
     1c8:	cf 93       	push	r28
     1ca:	c8 2f       	mov	r28, r24
     1cc:	10 d2       	rcall	.+1056   	; 0x5ee <MCP_init>
     1ce:	4f ef       	ldi	r20, 0xFF	; 255
     1d0:	60 e6       	ldi	r22, 0x60	; 96
     1d2:	80 e6       	ldi	r24, 0x60	; 96
     1d4:	0f d2       	rcall	.+1054   	; 0x5f4 <MCP_bit_modify>
     1d6:	41 e0       	ldi	r20, 0x01	; 1
     1d8:	61 e0       	ldi	r22, 0x01	; 1
     1da:	8b e2       	ldi	r24, 0x2B	; 43
     1dc:	0b d2       	rcall	.+1046   	; 0x5f4 <MCP_bit_modify>
     1de:	cc 23       	and	r28, r28
     1e0:	19 f0       	breq	.+6      	; 0x1e8 <CAN_init+0x20>
     1e2:	c1 30       	cpi	r28, 0x01	; 1
     1e4:	31 f0       	breq	.+12     	; 0x1f2 <CAN_init+0x2a>
     1e6:	09 c0       	rjmp	.+18     	; 0x1fa <CAN_init+0x32>
     1e8:	40 e4       	ldi	r20, 0x40	; 64
     1ea:	60 ee       	ldi	r22, 0xE0	; 224
     1ec:	8f e0       	ldi	r24, 0x0F	; 15
     1ee:	02 d2       	rcall	.+1028   	; 0x5f4 <MCP_bit_modify>
     1f0:	04 c0       	rjmp	.+8      	; 0x1fa <CAN_init+0x32>
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	60 ee       	ldi	r22, 0xE0	; 224
     1f6:	8f e0       	ldi	r24, 0x0F	; 15
     1f8:	fd d1       	rcall	.+1018   	; 0x5f4 <MCP_bit_modify>
     1fa:	ea e6       	ldi	r30, 0x6A	; 106
     1fc:	f0 e0       	ldi	r31, 0x00	; 0
     1fe:	80 81       	ld	r24, Z
     200:	88 60       	ori	r24, 0x08	; 8
     202:	80 83       	st	Z, r24
     204:	ed 9a       	sbi	0x1d, 5	; 29
     206:	cf 91       	pop	r28
     208:	08 95       	ret

0000020a <CAN_send_frame>:
     20a:	ef 92       	push	r14
     20c:	ff 92       	push	r15
     20e:	0f 93       	push	r16
     210:	1f 93       	push	r17
     212:	cf 93       	push	r28
     214:	df 93       	push	r29
     216:	7c 01       	movw	r14, r24
     218:	fc 01       	movw	r30, r24
     21a:	80 81       	ld	r24, Z
     21c:	91 81       	ldd	r25, Z+1	; 0x01
     21e:	95 95       	asr	r25
     220:	87 95       	ror	r24
     222:	95 95       	asr	r25
     224:	87 95       	ror	r24
     226:	95 95       	asr	r25
     228:	87 95       	ror	r24
     22a:	61 e3       	ldi	r22, 0x31	; 49
     22c:	9b d1       	rcall	.+822    	; 0x564 <MCP_write>
     22e:	f7 01       	movw	r30, r14
     230:	80 81       	ld	r24, Z
     232:	62 e3       	ldi	r22, 0x32	; 50
     234:	82 95       	swap	r24
     236:	88 0f       	add	r24, r24
     238:	80 7e       	andi	r24, 0xE0	; 224
     23a:	94 d1       	rcall	.+808    	; 0x564 <MCP_write>
     23c:	65 e3       	ldi	r22, 0x35	; 53
     23e:	f7 01       	movw	r30, r14
     240:	82 81       	ldd	r24, Z+2	; 0x02
     242:	90 d1       	rcall	.+800    	; 0x564 <MCP_write>
     244:	f7 01       	movw	r30, r14
     246:	82 81       	ldd	r24, Z+2	; 0x02
     248:	18 16       	cp	r1, r24
     24a:	a4 f4       	brge	.+40     	; 0x274 <CAN_send_frame+0x6a>
     24c:	87 01       	movw	r16, r14
     24e:	0d 5f       	subi	r16, 0xFD	; 253
     250:	1f 4f       	sbci	r17, 0xFF	; 255
     252:	c0 e0       	ldi	r28, 0x00	; 0
     254:	d0 e0       	ldi	r29, 0x00	; 0
     256:	6c 2f       	mov	r22, r28
     258:	6a 5c       	subi	r22, 0xCA	; 202
     25a:	f8 01       	movw	r30, r16
     25c:	81 91       	ld	r24, Z+
     25e:	8f 01       	movw	r16, r30
     260:	81 d1       	rcall	.+770    	; 0x564 <MCP_write>
     262:	21 96       	adiw	r28, 0x01	; 1
     264:	f7 01       	movw	r30, r14
     266:	22 81       	ldd	r18, Z+2	; 0x02
     268:	33 27       	eor	r19, r19
     26a:	27 fd       	sbrc	r18, 7
     26c:	30 95       	com	r19
     26e:	c2 17       	cp	r28, r18
     270:	d3 07       	cpc	r29, r19
     272:	8c f3       	brlt	.-30     	; 0x256 <CAN_send_frame+0x4c>
     274:	80 e0       	ldi	r24, 0x00	; 0
     276:	9a d1       	rcall	.+820    	; 0x5ac <MCP_RTS>
     278:	df 91       	pop	r29
     27a:	cf 91       	pop	r28
     27c:	1f 91       	pop	r17
     27e:	0f 91       	pop	r16
     280:	ff 90       	pop	r15
     282:	ef 90       	pop	r14
     284:	08 95       	ret

00000286 <__vector_6>:
     286:	1f 92       	push	r1
     288:	0f 92       	push	r0
     28a:	0f b6       	in	r0, 0x3f	; 63
     28c:	0f 92       	push	r0
     28e:	11 24       	eor	r1, r1
     290:	8f 93       	push	r24
     292:	9f 93       	push	r25
     294:	81 e0       	ldi	r24, 0x01	; 1
     296:	90 e0       	ldi	r25, 0x00	; 0
     298:	90 93 71 02 	sts	0x0271, r25
     29c:	80 93 70 02 	sts	0x0270, r24
     2a0:	9f 91       	pop	r25
     2a2:	8f 91       	pop	r24
     2a4:	0f 90       	pop	r0
     2a6:	0f be       	out	0x3f, r0	; 63
     2a8:	0f 90       	pop	r0
     2aa:	1f 90       	pop	r1
     2ac:	18 95       	reti

000002ae <CAN_receive_transmission>:
     2ae:	8f 92       	push	r8
     2b0:	9f 92       	push	r9
     2b2:	af 92       	push	r10
     2b4:	bf 92       	push	r11
     2b6:	cf 92       	push	r12
     2b8:	df 92       	push	r13
     2ba:	ef 92       	push	r14
     2bc:	ff 92       	push	r15
     2be:	0f 93       	push	r16
     2c0:	1f 93       	push	r17
     2c2:	cf 93       	push	r28
     2c4:	df 93       	push	r29
     2c6:	cd b7       	in	r28, 0x3d	; 61
     2c8:	de b7       	in	r29, 0x3e	; 62
     2ca:	2b 97       	sbiw	r28, 0x0b	; 11
     2cc:	0f b6       	in	r0, 0x3f	; 63
     2ce:	f8 94       	cli
     2d0:	de bf       	out	0x3e, r29	; 62
     2d2:	0f be       	out	0x3f, r0	; 63
     2d4:	cd bf       	out	0x3d, r28	; 61
     2d6:	7c 01       	movw	r14, r24
     2d8:	9e 01       	movw	r18, r28
     2da:	25 5f       	subi	r18, 0xF5	; 245
     2dc:	3f 4f       	sbci	r19, 0xFF	; 255
     2de:	fe 01       	movw	r30, r28
     2e0:	34 96       	adiw	r30, 0x04	; 4
     2e2:	11 92       	st	Z+, r1
     2e4:	e2 17       	cp	r30, r18
     2e6:	f3 07       	cpc	r31, r19
     2e8:	e1 f7       	brne	.-8      	; 0x2e2 <CAN_receive_transmission+0x34>
     2ea:	80 91 70 02 	lds	r24, 0x0270
     2ee:	90 91 71 02 	lds	r25, 0x0271
     2f2:	89 2b       	or	r24, r25
     2f4:	71 f4       	brne	.+28     	; 0x312 <CAN_receive_transmission+0x64>
     2f6:	8f ef       	ldi	r24, 0xFF	; 255
     2f8:	9f ef       	ldi	r25, 0xFF	; 255
     2fa:	9a 83       	std	Y+2, r25	; 0x02
     2fc:	89 83       	std	Y+1, r24	; 0x01
     2fe:	1b 82       	std	Y+3, r1	; 0x03
     300:	8b e0       	ldi	r24, 0x0B	; 11
     302:	fe 01       	movw	r30, r28
     304:	31 96       	adiw	r30, 0x01	; 1
     306:	d7 01       	movw	r26, r14
     308:	01 90       	ld	r0, Z+
     30a:	0d 92       	st	X+, r0
     30c:	8a 95       	dec	r24
     30e:	e1 f7       	brne	.-8      	; 0x308 <CAN_receive_transmission+0x5a>
     310:	45 c0       	rjmp	.+138    	; 0x39c <CAN_receive_transmission+0xee>
     312:	10 92 71 02 	sts	0x0271, r1
     316:	10 92 70 02 	sts	0x0270, r1
     31a:	81 e6       	ldi	r24, 0x61	; 97
     31c:	36 d1       	rcall	.+620    	; 0x58a <MCP_read>
     31e:	a8 2e       	mov	r10, r24
     320:	82 e6       	ldi	r24, 0x62	; 98
     322:	33 d1       	rcall	.+614    	; 0x58a <MCP_read>
     324:	b1 2c       	mov	r11, r1
     326:	aa 0c       	add	r10, r10
     328:	bb 1c       	adc	r11, r11
     32a:	aa 0c       	add	r10, r10
     32c:	bb 1c       	adc	r11, r11
     32e:	aa 0c       	add	r10, r10
     330:	bb 1c       	adc	r11, r11
     332:	82 95       	swap	r24
     334:	86 95       	lsr	r24
     336:	87 70       	andi	r24, 0x07	; 7
     338:	a8 0e       	add	r10, r24
     33a:	b1 1c       	adc	r11, r1
     33c:	85 e6       	ldi	r24, 0x65	; 101
     33e:	25 d1       	rcall	.+586    	; 0x58a <MCP_read>
     340:	88 2e       	mov	r8, r24
     342:	18 16       	cp	r1, r24
     344:	e4 f4       	brge	.+56     	; 0x37e <CAN_receive_transmission+0xd0>
     346:	cc 24       	eor	r12, r12
     348:	c3 94       	inc	r12
     34a:	d1 2c       	mov	r13, r1
     34c:	cc 0e       	add	r12, r28
     34e:	dd 1e       	adc	r13, r29
     350:	83 e0       	ldi	r24, 0x03	; 3
     352:	c8 0e       	add	r12, r24
     354:	d1 1c       	adc	r13, r1
     356:	c8 0c       	add	r12, r8
     358:	d1 1c       	adc	r13, r1
     35a:	87 fc       	sbrc	r8, 7
     35c:	da 94       	dec	r13
     35e:	8e 01       	movw	r16, r28
     360:	0c 5f       	subi	r16, 0xFC	; 252
     362:	1f 4f       	sbci	r17, 0xFF	; 255
     364:	0f 2e       	mov	r0, r31
     366:	f6 e6       	ldi	r31, 0x66	; 102
     368:	9f 2e       	mov	r9, r31
     36a:	f0 2d       	mov	r31, r0
     36c:	89 2d       	mov	r24, r9
     36e:	0d d1       	rcall	.+538    	; 0x58a <MCP_read>
     370:	f8 01       	movw	r30, r16
     372:	81 93       	st	Z+, r24
     374:	8f 01       	movw	r16, r30
     376:	93 94       	inc	r9
     378:	ec 15       	cp	r30, r12
     37a:	fd 05       	cpc	r31, r13
     37c:	b9 f7       	brne	.-18     	; 0x36c <CAN_receive_transmission+0xbe>
     37e:	40 e0       	ldi	r20, 0x00	; 0
     380:	61 e0       	ldi	r22, 0x01	; 1
     382:	8c e2       	ldi	r24, 0x2C	; 44
     384:	37 d1       	rcall	.+622    	; 0x5f4 <MCP_bit_modify>
     386:	ba 82       	std	Y+2, r11	; 0x02
     388:	a9 82       	std	Y+1, r10	; 0x01
     38a:	8b 82       	std	Y+3, r8	; 0x03
     38c:	8b e0       	ldi	r24, 0x0B	; 11
     38e:	fe 01       	movw	r30, r28
     390:	31 96       	adiw	r30, 0x01	; 1
     392:	d7 01       	movw	r26, r14
     394:	01 90       	ld	r0, Z+
     396:	0d 92       	st	X+, r0
     398:	8a 95       	dec	r24
     39a:	e1 f7       	brne	.-8      	; 0x394 <CAN_receive_transmission+0xe6>
     39c:	c7 01       	movw	r24, r14
     39e:	2b 96       	adiw	r28, 0x0b	; 11
     3a0:	0f b6       	in	r0, 0x3f	; 63
     3a2:	f8 94       	cli
     3a4:	de bf       	out	0x3e, r29	; 62
     3a6:	0f be       	out	0x3f, r0	; 63
     3a8:	cd bf       	out	0x3d, r28	; 61
     3aa:	df 91       	pop	r29
     3ac:	cf 91       	pop	r28
     3ae:	1f 91       	pop	r17
     3b0:	0f 91       	pop	r16
     3b2:	ff 90       	pop	r15
     3b4:	ef 90       	pop	r14
     3b6:	df 90       	pop	r13
     3b8:	cf 90       	pop	r12
     3ba:	bf 90       	pop	r11
     3bc:	af 90       	pop	r10
     3be:	9f 90       	pop	r9
     3c0:	8f 90       	pop	r8
     3c2:	08 95       	ret

000003c4 <CAN_frame_init>:
     3c4:	cf 93       	push	r28
     3c6:	df 93       	push	r29
     3c8:	cd b7       	in	r28, 0x3d	; 61
     3ca:	de b7       	in	r29, 0x3e	; 62
     3cc:	2b 97       	sbiw	r28, 0x0b	; 11
     3ce:	0f b6       	in	r0, 0x3f	; 63
     3d0:	f8 94       	cli
     3d2:	de bf       	out	0x3e, r29	; 62
     3d4:	0f be       	out	0x3f, r0	; 63
     3d6:	cd bf       	out	0x3d, r28	; 61
     3d8:	14 16       	cp	r1, r20
     3da:	5c f4       	brge	.+22     	; 0x3f2 <CAN_frame_init+0x2e>
     3dc:	fe 01       	movw	r30, r28
     3de:	34 96       	adiw	r30, 0x04	; 4
     3e0:	9f 01       	movw	r18, r30
     3e2:	24 0f       	add	r18, r20
     3e4:	31 1d       	adc	r19, r1
     3e6:	47 fd       	sbrc	r20, 7
     3e8:	3a 95       	dec	r19
     3ea:	11 92       	st	Z+, r1
     3ec:	e2 17       	cp	r30, r18
     3ee:	f3 07       	cpc	r31, r19
     3f0:	e1 f7       	brne	.-8      	; 0x3ea <CAN_frame_init+0x26>
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	69 83       	std	Y+1, r22	; 0x01
     3f6:	4b 83       	std	Y+3, r20	; 0x03
     3f8:	2b e0       	ldi	r18, 0x0B	; 11
     3fa:	fe 01       	movw	r30, r28
     3fc:	31 96       	adiw	r30, 0x01	; 1
     3fe:	dc 01       	movw	r26, r24
     400:	01 90       	ld	r0, Z+
     402:	0d 92       	st	X+, r0
     404:	2a 95       	dec	r18
     406:	e1 f7       	brne	.-8      	; 0x400 <CAN_frame_init+0x3c>
     408:	2b 96       	adiw	r28, 0x0b	; 11
     40a:	0f b6       	in	r0, 0x3f	; 63
     40c:	f8 94       	cli
     40e:	de bf       	out	0x3e, r29	; 62
     410:	0f be       	out	0x3f, r0	; 63
     412:	cd bf       	out	0x3d, r28	; 61
     414:	df 91       	pop	r29
     416:	cf 91       	pop	r28
     418:	08 95       	ret

0000041a <CAN_handle_message>:

int CAN_handle_message()
{
     41a:	0f 93       	push	r16
     41c:	1f 93       	push	r17
     41e:	cf 93       	push	r28
     420:	df 93       	push	r29
     422:	cd b7       	in	r28, 0x3d	; 61
     424:	de b7       	in	r29, 0x3e	; 62
     426:	2b 97       	sbiw	r28, 0x0b	; 11
     428:	0f b6       	in	r0, 0x3f	; 63
     42a:	f8 94       	cli
     42c:	de bf       	out	0x3e, r29	; 62
     42e:	0f be       	out	0x3f, r0	; 63
     430:	cd bf       	out	0x3d, r28	; 61
	
	//Collects the message
	struct can_frame message = CAN_receive_transmission();
     432:	ce 01       	movw	r24, r28
     434:	01 96       	adiw	r24, 0x01	; 1
     436:	3b df       	rcall	.-394    	; 0x2ae <CAN_receive_transmission>
     438:	1c 81       	ldd	r17, Y+4	; 0x04
     43a:	0d 81       	ldd	r16, Y+5	; 0x05

	switch (message.id)
     43c:	89 81       	ldd	r24, Y+1	; 0x01
     43e:	9a 81       	ldd	r25, Y+2	; 0x02
     440:	83 30       	cpi	r24, 0x03	; 3
     442:	91 05       	cpc	r25, r1
     444:	09 f4       	brne	.+2      	; 0x448 <CAN_handle_message+0x2e>
     446:	61 c0       	rjmp	.+194    	; 0x50a <CAN_handle_message+0xf0>
     448:	84 30       	cpi	r24, 0x04	; 4
     44a:	91 05       	cpc	r25, r1
     44c:	21 f0       	breq	.+8      	; 0x456 <CAN_handle_message+0x3c>
     44e:	02 97       	sbiw	r24, 0x02	; 2
     450:	09 f0       	breq	.+2      	; 0x454 <CAN_handle_message+0x3a>
     452:	7b c0       	rjmp	.+246    	; 0x54a <CAN_handle_message+0x130>
     454:	39 c0       	rjmp	.+114    	; 0x4c8 <CAN_handle_message+0xae>
		
		#ifdef __AVR_ATmega2560__  //THESE IDS ARE ONLY RELEVANT FOR NODE 2
		case (ID_INPUT_UPDATE):	//MESSAGE IS CONTROL UPDATE, [x_pos, y_pos, joystick_button, lslider]
		{
			//Sends data right to regulator
			ctrl_update_ref(message.data[0] / REFERENCE_DIVIDER);
     456:	61 2f       	mov	r22, r17
     458:	77 27       	eor	r23, r23
     45a:	67 fd       	sbrc	r22, 7
     45c:	70 95       	com	r23
     45e:	87 2f       	mov	r24, r23
     460:	97 2f       	mov	r25, r23
     462:	67 d5       	rcall	.+2766   	; 0xf32 <__floatsisf>
     464:	20 e0       	ldi	r18, 0x00	; 0
     466:	30 e0       	ldi	r19, 0x00	; 0
     468:	40 ea       	ldi	r20, 0xA0	; 160
     46a:	50 e4       	ldi	r21, 0x40	; 64
     46c:	c7 d4       	rcall	.+2446   	; 0xdfc <__divsf3>
     46e:	2e d5       	rcall	.+2652   	; 0xecc <__fixsfsi>
     470:	cb 01       	movw	r24, r22
     472:	e3 d1       	rcall	.+966    	; 0x83a <ctrl_update_ref>
			printf("INPUT RECEIVED %d\n", message.data[0]);
     474:	81 2f       	mov	r24, r17
     476:	99 27       	eor	r25, r25
     478:	87 fd       	sbrc	r24, 7
     47a:	90 95       	com	r25
     47c:	9f 93       	push	r25
     47e:	1f 93       	push	r17
     480:	87 e1       	ldi	r24, 0x17	; 23
     482:	92 e0       	ldi	r25, 0x02	; 2
     484:	9f 93       	push	r25
     486:	8f 93       	push	r24
     488:	6b d6       	rcall	.+3286   	; 0x1160 <printf>
			
			//Fires solenoid
			if (message.data[2]) ctrl_fire_sol();
     48a:	0f 90       	pop	r0
     48c:	0f 90       	pop	r0
     48e:	0f 90       	pop	r0
     490:	0f 90       	pop	r0
     492:	8e 81       	ldd	r24, Y+6	; 0x06
     494:	81 11       	cpse	r24, r1
     496:	b5 d2       	rcall	.+1386   	; 0xa02 <ctrl_fire_sol>
			
			//Updates servo position
			pwm_set_duty_ms(1.2*message.data[3]/100.0+0.9);
     498:	6f 81       	ldd	r22, Y+7	; 0x07
     49a:	77 27       	eor	r23, r23
     49c:	67 fd       	sbrc	r22, 7
     49e:	70 95       	com	r23
     4a0:	87 2f       	mov	r24, r23
     4a2:	97 2f       	mov	r25, r23
     4a4:	46 d5       	rcall	.+2700   	; 0xf32 <__floatsisf>
     4a6:	2a e9       	ldi	r18, 0x9A	; 154
     4a8:	39 e9       	ldi	r19, 0x99	; 153
     4aa:	49 e9       	ldi	r20, 0x99	; 153
     4ac:	5f e3       	ldi	r21, 0x3F	; 63
     4ae:	f5 d5       	rcall	.+3050   	; 0x109a <__mulsf3>
     4b0:	20 e0       	ldi	r18, 0x00	; 0
     4b2:	30 e0       	ldi	r19, 0x00	; 0
     4b4:	48 ec       	ldi	r20, 0xC8	; 200
     4b6:	52 e4       	ldi	r21, 0x42	; 66
     4b8:	a1 d4       	rcall	.+2370   	; 0xdfc <__divsf3>
     4ba:	26 e6       	ldi	r18, 0x66	; 102
     4bc:	36 e6       	ldi	r19, 0x66	; 102
     4be:	46 e6       	ldi	r20, 0x66	; 102
     4c0:	5f e3       	ldi	r21, 0x3F	; 63
     4c2:	34 d4       	rcall	.+2152   	; 0xd2c <__addsf3>
     4c4:	d3 d2       	rcall	.+1446   	; 0xa6c <pwm_set_duty_ms>
			
			
			break;
     4c6:	41 c0       	rjmp	.+130    	; 0x54a <CAN_handle_message+0x130>
		}
		case (ID_REGULATOR_KP): //MESSAGE IS UPDATE TO KP PARAMETER, //Should be message of length 2 with the KP parameter, 1 -> higher bits, 2 -> lower bits
		{
			uint16_t data = (message.data[0] << 8);
     4c8:	81 2f       	mov	r24, r17
     4ca:	99 27       	eor	r25, r25
     4cc:	87 fd       	sbrc	r24, 7
     4ce:	90 95       	com	r25
     4d0:	98 2f       	mov	r25, r24
     4d2:	88 27       	eor	r24, r24
			data |= (message.data[1]);
     4d4:	11 27       	eor	r17, r17
     4d6:	07 fd       	sbrc	r16, 7
     4d8:	10 95       	com	r17
     4da:	08 2b       	or	r16, r24
     4dc:	19 2b       	or	r17, r25
			ctrl_update_KP(data / 1000.0);
     4de:	b8 01       	movw	r22, r16
     4e0:	80 e0       	ldi	r24, 0x00	; 0
     4e2:	90 e0       	ldi	r25, 0x00	; 0
     4e4:	24 d5       	rcall	.+2632   	; 0xf2e <__floatunsisf>
     4e6:	20 e0       	ldi	r18, 0x00	; 0
     4e8:	30 e0       	ldi	r19, 0x00	; 0
     4ea:	4a e7       	ldi	r20, 0x7A	; 122
     4ec:	54 e4       	ldi	r21, 0x44	; 68
     4ee:	86 d4       	rcall	.+2316   	; 0xdfc <__divsf3>
     4f0:	94 d2       	rcall	.+1320   	; 0xa1a <ctrl_update_KP>
			printf("KP UPDATE RECEIVED %d\n", data);
     4f2:	1f 93       	push	r17
     4f4:	0f 93       	push	r16
     4f6:	8a e2       	ldi	r24, 0x2A	; 42
     4f8:	92 e0       	ldi	r25, 0x02	; 2
     4fa:	9f 93       	push	r25
     4fc:	8f 93       	push	r24
     4fe:	30 d6       	rcall	.+3168   	; 0x1160 <printf>
			break;
     500:	0f 90       	pop	r0
     502:	0f 90       	pop	r0
     504:	0f 90       	pop	r0
     506:	0f 90       	pop	r0
     508:	20 c0       	rjmp	.+64     	; 0x54a <CAN_handle_message+0x130>
		}
		case (ID_REGULATOR_KI): //MESSAGE IS UPDATE TO KP PARAMETER, //Should be message of length 2 with the KI parameter, 1 -> higher bits, 2 -> lower bits
		{
			uint16_t data = (message.data[0] << 8);
     50a:	81 2f       	mov	r24, r17
     50c:	99 27       	eor	r25, r25
     50e:	87 fd       	sbrc	r24, 7
     510:	90 95       	com	r25
     512:	98 2f       	mov	r25, r24
     514:	88 27       	eor	r24, r24
			data |= (message.data[1]);
     516:	11 27       	eor	r17, r17
     518:	07 fd       	sbrc	r16, 7
     51a:	10 95       	com	r17
     51c:	08 2b       	or	r16, r24
     51e:	19 2b       	or	r17, r25
			ctrl_update_KP(data / 1000.0);
     520:	b8 01       	movw	r22, r16
     522:	80 e0       	ldi	r24, 0x00	; 0
     524:	90 e0       	ldi	r25, 0x00	; 0
     526:	03 d5       	rcall	.+2566   	; 0xf2e <__floatunsisf>
     528:	20 e0       	ldi	r18, 0x00	; 0
     52a:	30 e0       	ldi	r19, 0x00	; 0
     52c:	4a e7       	ldi	r20, 0x7A	; 122
     52e:	54 e4       	ldi	r21, 0x44	; 68
     530:	65 d4       	rcall	.+2250   	; 0xdfc <__divsf3>
     532:	73 d2       	rcall	.+1254   	; 0xa1a <ctrl_update_KP>
			printf("KI UPDATE RECEIVED %d\n", data);
     534:	1f 93       	push	r17
     536:	0f 93       	push	r16
     538:	81 e4       	ldi	r24, 0x41	; 65
     53a:	92 e0       	ldi	r25, 0x02	; 2
     53c:	9f 93       	push	r25
     53e:	8f 93       	push	r24
     540:	0f d6       	rcall	.+3102   	; 0x1160 <printf>
			break;
     542:	0f 90       	pop	r0
     544:	0f 90       	pop	r0
     546:	0f 90       	pop	r0
     548:	0f 90       	pop	r0
		#endif
	}
	
	return 0;
	
}
     54a:	80 e0       	ldi	r24, 0x00	; 0
     54c:	90 e0       	ldi	r25, 0x00	; 0
     54e:	2b 96       	adiw	r28, 0x0b	; 11
     550:	0f b6       	in	r0, 0x3f	; 63
     552:	f8 94       	cli
     554:	de bf       	out	0x3e, r29	; 62
     556:	0f be       	out	0x3f, r0	; 63
     558:	cd bf       	out	0x3d, r28	; 61
     55a:	df 91       	pop	r29
     55c:	cf 91       	pop	r28
     55e:	1f 91       	pop	r17
     560:	0f 91       	pop	r16
     562:	08 95       	ret

00000564 <MCP_write>:
	SPI_select_slave(1);
	SPI_send_byte(MCP_RX_STATUS);  //Instruction
	char received_data = SPI_receive_byte();
	SPI_select_slave(0);
	return received_data;
}
     564:	cf 93       	push	r28
     566:	df 93       	push	r29
     568:	c8 2f       	mov	r28, r24
     56a:	d6 2f       	mov	r29, r22
     56c:	81 e0       	ldi	r24, 0x01	; 1
     56e:	90 e0       	ldi	r25, 0x00	; 0
     570:	77 d0       	rcall	.+238    	; 0x660 <SPI_select_slave>
     572:	82 e0       	ldi	r24, 0x02	; 2
     574:	66 d0       	rcall	.+204    	; 0x642 <SPI_send_byte>
     576:	8d 2f       	mov	r24, r29
     578:	64 d0       	rcall	.+200    	; 0x642 <SPI_send_byte>
     57a:	8c 2f       	mov	r24, r28
     57c:	62 d0       	rcall	.+196    	; 0x642 <SPI_send_byte>
     57e:	80 e0       	ldi	r24, 0x00	; 0
     580:	90 e0       	ldi	r25, 0x00	; 0
     582:	6e d0       	rcall	.+220    	; 0x660 <SPI_select_slave>
     584:	df 91       	pop	r29
     586:	cf 91       	pop	r28
     588:	08 95       	ret

0000058a <MCP_read>:
     58a:	cf 93       	push	r28
     58c:	c8 2f       	mov	r28, r24
     58e:	81 e0       	ldi	r24, 0x01	; 1
     590:	90 e0       	ldi	r25, 0x00	; 0
     592:	66 d0       	rcall	.+204    	; 0x660 <SPI_select_slave>
     594:	83 e0       	ldi	r24, 0x03	; 3
     596:	55 d0       	rcall	.+170    	; 0x642 <SPI_send_byte>
     598:	8c 2f       	mov	r24, r28
     59a:	53 d0       	rcall	.+166    	; 0x642 <SPI_send_byte>
     59c:	59 d0       	rcall	.+178    	; 0x650 <SPI_receive_byte>
     59e:	c8 2f       	mov	r28, r24
     5a0:	80 e0       	ldi	r24, 0x00	; 0
     5a2:	90 e0       	ldi	r25, 0x00	; 0
     5a4:	5d d0       	rcall	.+186    	; 0x660 <SPI_select_slave>
     5a6:	8c 2f       	mov	r24, r28
     5a8:	cf 91       	pop	r28
     5aa:	08 95       	ret

000005ac <MCP_RTS>:
     5ac:	cf 93       	push	r28
     5ae:	88 23       	and	r24, r24
     5b0:	31 f0       	breq	.+12     	; 0x5be <MCP_RTS+0x12>
     5b2:	81 30       	cpi	r24, 0x01	; 1
     5b4:	31 f0       	breq	.+12     	; 0x5c2 <MCP_RTS+0x16>
     5b6:	82 30       	cpi	r24, 0x02	; 2
     5b8:	31 f0       	breq	.+12     	; 0x5c6 <MCP_RTS+0x1a>
     5ba:	c0 e8       	ldi	r28, 0x80	; 128
     5bc:	05 c0       	rjmp	.+10     	; 0x5c8 <MCP_RTS+0x1c>
     5be:	c1 e8       	ldi	r28, 0x81	; 129
     5c0:	03 c0       	rjmp	.+6      	; 0x5c8 <MCP_RTS+0x1c>
     5c2:	c2 e8       	ldi	r28, 0x82	; 130
     5c4:	01 c0       	rjmp	.+2      	; 0x5c8 <MCP_RTS+0x1c>
     5c6:	c4 e8       	ldi	r28, 0x84	; 132
     5c8:	81 e0       	ldi	r24, 0x01	; 1
     5ca:	90 e0       	ldi	r25, 0x00	; 0
     5cc:	49 d0       	rcall	.+146    	; 0x660 <SPI_select_slave>
     5ce:	8c 2f       	mov	r24, r28
     5d0:	38 d0       	rcall	.+112    	; 0x642 <SPI_send_byte>
     5d2:	80 e0       	ldi	r24, 0x00	; 0
     5d4:	90 e0       	ldi	r25, 0x00	; 0
     5d6:	44 d0       	rcall	.+136    	; 0x660 <SPI_select_slave>
     5d8:	cf 91       	pop	r28
     5da:	08 95       	ret

000005dc <MCP_reset>:
     5dc:	81 e0       	ldi	r24, 0x01	; 1
     5de:	90 e0       	ldi	r25, 0x00	; 0
     5e0:	3f d0       	rcall	.+126    	; 0x660 <SPI_select_slave>
     5e2:	80 ec       	ldi	r24, 0xC0	; 192
     5e4:	2e d0       	rcall	.+92     	; 0x642 <SPI_send_byte>
     5e6:	80 e0       	ldi	r24, 0x00	; 0
     5e8:	90 e0       	ldi	r25, 0x00	; 0
     5ea:	3a c0       	rjmp	.+116    	; 0x660 <SPI_select_slave>
     5ec:	08 95       	ret

000005ee <MCP_init>:
     5ee:	1a d0       	rcall	.+52     	; 0x624 <SPI_init>
     5f0:	f5 cf       	rjmp	.-22     	; 0x5dc <MCP_reset>
     5f2:	08 95       	ret

000005f4 <MCP_bit_modify>:

void MCP_bit_modify(char address, char mask_byte, char data_byte)
{
     5f4:	1f 93       	push	r17
     5f6:	cf 93       	push	r28
     5f8:	df 93       	push	r29
     5fa:	18 2f       	mov	r17, r24
     5fc:	d6 2f       	mov	r29, r22
     5fe:	c4 2f       	mov	r28, r20
	SPI_select_slave(1);
     600:	81 e0       	ldi	r24, 0x01	; 1
     602:	90 e0       	ldi	r25, 0x00	; 0
     604:	2d d0       	rcall	.+90     	; 0x660 <SPI_select_slave>
	SPI_send_byte(MCP_BITMOD); //Instruction
     606:	85 e0       	ldi	r24, 0x05	; 5
     608:	1c d0       	rcall	.+56     	; 0x642 <SPI_send_byte>
	SPI_send_byte(address);
     60a:	81 2f       	mov	r24, r17
     60c:	1a d0       	rcall	.+52     	; 0x642 <SPI_send_byte>
	SPI_send_byte(mask_byte);
     60e:	8d 2f       	mov	r24, r29
     610:	18 d0       	rcall	.+48     	; 0x642 <SPI_send_byte>
	SPI_send_byte(data_byte);
     612:	8c 2f       	mov	r24, r28
     614:	16 d0       	rcall	.+44     	; 0x642 <SPI_send_byte>
	SPI_select_slave(0);
     616:	80 e0       	ldi	r24, 0x00	; 0
     618:	90 e0       	ldi	r25, 0x00	; 0
     61a:	22 d0       	rcall	.+68     	; 0x660 <SPI_select_slave>
}
     61c:	df 91       	pop	r29
     61e:	cf 91       	pop	r28
     620:	1f 91       	pop	r17
     622:	08 95       	ret

00000624 <SPI_init>:

void SPI_init()
{
	
	//Sets SPI_MISO as output
	DDRB |= (1<<SPI_MOSI);
     624:	22 9a       	sbi	0x04, 2	; 4
	
	//Sets SPI_SCK as output
	DDRB |= (1<<SPI_SCK);
     626:	21 9a       	sbi	0x04, 1	; 4
	
	//Sets SPI_SS as output
	DDRB |= (1<<SPI_SS);
     628:	27 9a       	sbi	0x04, 7	; 4
	
	//Makes the ATmega2560 happy, so we can use the SPI mode
	#ifdef __AVR_ATmega2560__
	DDRB |= (1<<PB0); 
     62a:	20 9a       	sbi	0x04, 0	; 4
	#endif
	
	//Sets SPI_MISO as input
	DDRB &= ~(1<<SPI_MISO);
     62c:	23 98       	cbi	0x04, 3	; 4
	
	//Enables master mode
	SPCR |= (1<<MSTR);
     62e:	8c b5       	in	r24, 0x2c	; 44
     630:	80 61       	ori	r24, 0x10	; 16
     632:	8c bd       	out	0x2c, r24	; 44

	//Sets leading and trailing edge config, Sets transmittion rate, MCP2515 wants under 10 MHz -> f_osc / 64 is fine
	SPCR |= (0<<CPOL) | (0<<CPHA) | (1<<SPR1);
     634:	8c b5       	in	r24, 0x2c	; 44
     636:	82 60       	ori	r24, 0x02	; 2
     638:	8c bd       	out	0x2c, r24	; 44
	
	//Enables SPI
	SPCR |= (1<<SPE);
     63a:	8c b5       	in	r24, 0x2c	; 44
     63c:	80 64       	ori	r24, 0x40	; 64
     63e:	8c bd       	out	0x2c, r24	; 44
     640:	08 95       	ret

00000642 <SPI_send_byte>:
}

int SPI_send_byte(uint8_t message)
{
	//Puts message in SPI DATA REGISTER
	SPDR = message;
     642:	8e bd       	out	0x2e, r24	; 46
	
	//Waits for transmission to complete
	while (!(SPSR & (1<<SPIF)));
     644:	0d b4       	in	r0, 0x2d	; 45
     646:	07 fe       	sbrs	r0, 7
     648:	fd cf       	rjmp	.-6      	; 0x644 <SPI_send_byte+0x2>
	
	return 0;
}
     64a:	80 e0       	ldi	r24, 0x00	; 0
     64c:	90 e0       	ldi	r25, 0x00	; 0
     64e:	08 95       	ret

00000650 <SPI_receive_byte>:

int SPI_receive_byte()
{
	//Dummy data
	SPI_send_byte(0xFF);
     650:	8f ef       	ldi	r24, 0xFF	; 255
     652:	f7 df       	rcall	.-18     	; 0x642 <SPI_send_byte>
	
	//Waits for transmission to complete
	while(!(SPSR & (1<<SPIF)));
     654:	0d b4       	in	r0, 0x2d	; 45
     656:	07 fe       	sbrs	r0, 7
     658:	fd cf       	rjmp	.-6      	; 0x654 <SPI_receive_byte+0x4>
	
	//Returns whats in the data register
	return SPDR;
     65a:	8e b5       	in	r24, 0x2e	; 46
}
     65c:	90 e0       	ldi	r25, 0x00	; 0
     65e:	08 95       	ret

00000660 <SPI_select_slave>:

void SPI_select_slave(int mode)
{
	if (mode == 1)
     660:	81 30       	cpi	r24, 0x01	; 1
     662:	91 05       	cpc	r25, r1
     664:	11 f4       	brne	.+4      	; 0x66a <SPI_select_slave+0xa>
	{
		//Selects slave
		PORTB &= ~(1<<SPI_SS);
     666:	2f 98       	cbi	0x05, 7	; 5
     668:	08 95       	ret
	}
	else if (mode == 0)
     66a:	89 2b       	or	r24, r25
     66c:	09 f4       	brne	.+2      	; 0x670 <SPI_select_slave+0x10>
	{
		//Deselects slave
		PORTB |= (1<<SPI_SS);
     66e:	2f 9a       	sbi	0x05, 7	; 5
     670:	08 95       	ret

00000672 <UART_send>:
}

void UART_send(unsigned char message)
{
	//Waiting for data buffer to be ready
	while ( !( UCSR0A & (1<<UDRE0)) ){;}
     672:	e0 ec       	ldi	r30, 0xC0	; 192
     674:	f0 e0       	ldi	r31, 0x00	; 0
     676:	90 81       	ld	r25, Z
     678:	95 ff       	sbrs	r25, 5
     67a:	fd cf       	rjmp	.-6      	; 0x676 <UART_send+0x4>
	
	//Fills data buffer
	UDR0 = message;
     67c:	80 93 c6 00 	sts	0x00C6, r24
     680:	08 95       	ret

00000682 <UART_init>:

static FILE usart_stdout = FDEV_SETUP_STREAM(UART_send, NULL, _FDEV_SETUP_WRITE);

void UART_init(int baudrate)
{
	uint16_t MYUBRR = (F_CPU/16/baudrate)-1;
     682:	9c 01       	movw	r18, r24
     684:	44 27       	eor	r20, r20
     686:	37 fd       	sbrc	r19, 7
     688:	40 95       	com	r20
     68a:	54 2f       	mov	r21, r20
     68c:	60 e4       	ldi	r22, 0x40	; 64
     68e:	72 e4       	ldi	r23, 0x42	; 66
     690:	8f e0       	ldi	r24, 0x0F	; 15
     692:	90 e0       	ldi	r25, 0x00	; 0
     694:	06 d3       	rcall	.+1548   	; 0xca2 <__divmodsi4>
     696:	21 50       	subi	r18, 0x01	; 1
     698:	31 09       	sbc	r19, r1
	
	//Setting baud rate
	UBRR0H = (unsigned char)(MYUBRR >>8);
     69a:	30 93 c5 00 	sts	0x00C5, r19
	UBRR0L = (unsigned char)(MYUBRR );
     69e:	20 93 c4 00 	sts	0x00C4, r18
	
	//Enabling interrupts
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);
     6a2:	88 e1       	ldi	r24, 0x18	; 24
     6a4:	80 93 c1 00 	sts	0x00C1, r24
	
	//Setting frame format
	#ifdef __AVR_ATmega162__
	UCSR0C = (1<<URSEL0) | (1<<UCSZ00) | (1<<UCSZ01);
	#elif __AVR_ATmega2560__
	UCSR0C = (3<<UCSZ00);
     6a8:	86 e0       	ldi	r24, 0x06	; 6
     6aa:	80 93 c2 00 	sts	0x00C2, r24
	#endif
	
	//Links prinf() to USART output
	stdout = &usart_stdout;
     6ae:	80 e0       	ldi	r24, 0x00	; 0
     6b0:	92 e0       	ldi	r25, 0x02	; 2
     6b2:	90 93 8a 02 	sts	0x028A, r25
     6b6:	80 93 89 02 	sts	0x0289, r24
     6ba:	08 95       	ret

000006bc <game_init>:


void game_init()
{
	//Initialises UART communication
	UART_init(9600);
     6bc:	80 e8       	ldi	r24, 0x80	; 128
     6be:	95 e2       	ldi	r25, 0x25	; 37
     6c0:	e0 df       	rcall	.-64     	; 0x682 <UART_init>
	
	//CAN startup
	CAN_init(CAN_MODE_NORMAL);
     6c2:	81 e0       	ldi	r24, 0x01	; 1
     6c4:	81 dd       	rcall	.-1278   	; 0x1c8 <CAN_init>
	
	//DAC init
	DAC_init();
     6c6:	4e d0       	rcall	.+156    	; 0x764 <DAC_init>
	
	//ADC init
	adc2560_init();
     6c8:	2c d0       	rcall	.+88     	; 0x722 <adc2560_init>
	
	//CTRL init
	ctrl_init();
     6ca:	c9 d0       	rcall	.+402    	; 0x85e <ctrl_init>
	ctrl_update_ref(0);
     6cc:	80 e0       	ldi	r24, 0x00	; 0
     6ce:	90 e0       	ldi	r25, 0x00	; 0
     6d0:	b4 d0       	rcall	.+360    	; 0x83a <ctrl_update_ref>
	
	//Pwm init
	pwm_init();
     6d2:	ac d1       	rcall	.+856    	; 0xa2c <pwm_init>
	
	//Enables interrupts
	sei();
     6d4:	78 94       	sei
	
	printf("Node 2 setup completed\n");
     6d6:	88 e5       	ldi	r24, 0x58	; 88
     6d8:	92 e0       	ldi	r25, 0x02	; 2
     6da:	53 c5       	rjmp	.+2726   	; 0x1182 <puts>
     6dc:	08 95       	ret

000006de <game_ball_detected>:
	}
	
}

void game_ball_detected()
{
     6de:	cf 93       	push	r28
     6e0:	df 93       	push	r29
     6e2:	cd b7       	in	r28, 0x3d	; 61
     6e4:	de b7       	in	r29, 0x3e	; 62
     6e6:	2b 97       	sbiw	r28, 0x0b	; 11
     6e8:	0f b6       	in	r0, 0x3f	; 63
     6ea:	f8 94       	cli
     6ec:	de bf       	out	0x3e, r29	; 62
     6ee:	0f be       	out	0x3f, r0	; 63
     6f0:	cd bf       	out	0x3d, r28	; 61
	struct can_frame message = CAN_frame_init(ID_IR_SENSOR_TRIGGERED,1);
     6f2:	41 e0       	ldi	r20, 0x01	; 1
     6f4:	61 e0       	ldi	r22, 0x01	; 1
     6f6:	70 e0       	ldi	r23, 0x00	; 0
     6f8:	ce 01       	movw	r24, r28
     6fa:	01 96       	adiw	r24, 0x01	; 1
     6fc:	63 de       	rcall	.-826    	; 0x3c4 <CAN_frame_init>
	CAN_send_frame(&message);
     6fe:	ce 01       	movw	r24, r28
     700:	01 96       	adiw	r24, 0x01	; 1
     702:	83 dd       	rcall	.-1274   	; 0x20a <CAN_send_frame>
}
     704:	2b 96       	adiw	r28, 0x0b	; 11
     706:	0f b6       	in	r0, 0x3f	; 63
     708:	f8 94       	cli
     70a:	de bf       	out	0x3e, r29	; 62
     70c:	0f be       	out	0x3f, r0	; 63
     70e:	cd bf       	out	0x3d, r28	; 61
     710:	df 91       	pop	r29
     712:	cf 91       	pop	r28
     714:	08 95       	ret

00000716 <game_loop>:
void game_loop()
{
	while (1)
	{
		//Listen for messages from node 1, just controls
		CAN_handle_message();
     716:	81 de       	rcall	.-766    	; 0x41a <CAN_handle_message>
		
		//Check if ball is detected, if it is notify node 1
		if (ir_detect_ball())
     718:	3d d0       	rcall	.+122    	; 0x794 <ir_detect_ball>
     71a:	89 2b       	or	r24, r25
     71c:	e1 f3       	breq	.-8      	; 0x716 <game_loop>
		{
			while (1)
			{
				game_ball_detected(); //Sends message to node 1
     71e:	df df       	rcall	.-66     	; 0x6de <game_ball_detected>
     720:	fe cf       	rjmp	.-4      	; 0x71e <game_loop+0x8>

00000722 <adc2560_init>:
#include <stdio.h>

void adc2560_init()
{
	//Enable ADC
	ADCSRA |= (1 << ADEN);
     722:	ea e7       	ldi	r30, 0x7A	; 122
     724:	f0 e0       	ldi	r31, 0x00	; 0
     726:	80 81       	ld	r24, Z
     728:	80 68       	ori	r24, 0x80	; 128
     72a:	80 83       	st	Z, r24

	//Set clock prescaler @128
	ADCSRA |= (3 << ADPS0);
     72c:	80 81       	ld	r24, Z
     72e:	83 60       	ori	r24, 0x03	; 3
     730:	80 83       	st	Z, r24
	
	ADMUX |= (1 << REFS0);
     732:	ec e7       	ldi	r30, 0x7C	; 124
     734:	f0 e0       	ldi	r31, 0x00	; 0
     736:	80 81       	ld	r24, Z
     738:	80 64       	ori	r24, 0x40	; 64
     73a:	80 83       	st	Z, r24
     73c:	08 95       	ret

0000073e <adc2560_read_bin>:
}

uint16_t adc2560_read_bin(int ch)
{
	//Select Channel
	ADMUX |= (0x1F & ch);
     73e:	ec e7       	ldi	r30, 0x7C	; 124
     740:	f0 e0       	ldi	r31, 0x00	; 0
     742:	90 81       	ld	r25, Z
     744:	8f 71       	andi	r24, 0x1F	; 31
     746:	98 2b       	or	r25, r24
     748:	90 83       	st	Z, r25
	
	//Start conversion
	ADCSRA |= (1 << ADSC);
     74a:	ea e7       	ldi	r30, 0x7A	; 122
     74c:	f0 e0       	ldi	r31, 0x00	; 0
     74e:	80 81       	ld	r24, Z
     750:	80 64       	ori	r24, 0x40	; 64
     752:	80 83       	st	Z, r24
	
	//Wait for result
	while((1 << ADSC) & ADCSRA){;}
     754:	80 81       	ld	r24, Z
     756:	86 fd       	sbrc	r24, 6
     758:	fd cf       	rjmp	.-6      	; 0x754 <adc2560_read_bin+0x16>
	
	//Read result
	uint16_t voltage = ADC;
     75a:	80 91 78 00 	lds	r24, 0x0078
     75e:	90 91 79 00 	lds	r25, 0x0079
	
	return voltage;
}
     762:	08 95       	ret

00000764 <DAC_init>:
#define DAC_SLAVE_ADDRESS 0x50

void DAC_init()
{
	//Initialize TWI driver from Atmel
	TWI_Master_Initialise();
     764:	ef d1       	rcall	.+990    	; 0xb44 <TWI_Master_Initialise>
	
	//Enable output on I2C pins
	DDRD |= (1 << PD1) | (1 << PD0);
     766:	8a b1       	in	r24, 0x0a	; 10
     768:	83 60       	ori	r24, 0x03	; 3
     76a:	8a b9       	out	0x0a, r24	; 10
     76c:	08 95       	ret

0000076e <DAC_write_bin>:
	
}

void DAC_write_bin(unsigned char val)
{
     76e:	cf 93       	push	r28
     770:	df 93       	push	r29
     772:	00 d0       	rcall	.+0      	; 0x774 <DAC_write_bin+0x6>
     774:	cd b7       	in	r28, 0x3d	; 61
     776:	de b7       	in	r29, 0x3e	; 62
	//Preventing overflow errors
	if (val > 255) val = 255;
	else if (val < 0) val = 0;
	
	unsigned char message[3];
	message[0] = DAC_SLAVE_ADDRESS;		//Set DAC as slave
     778:	90 e5       	ldi	r25, 0x50	; 80
     77a:	99 83       	std	Y+1, r25	; 0x01
	message[1] = 0;						//We use DAC0
     77c:	1a 82       	std	Y+2, r1	; 0x02
	message[2] = val;					//Send value
     77e:	8b 83       	std	Y+3, r24	; 0x03
	
	TWI_Start_Transceiver_With_Data(message,3);
     780:	63 e0       	ldi	r22, 0x03	; 3
     782:	ce 01       	movw	r24, r28
     784:	01 96       	adiw	r24, 0x01	; 1
     786:	e8 d1       	rcall	.+976    	; 0xb58 <TWI_Start_Transceiver_With_Data>
}
     788:	0f 90       	pop	r0
     78a:	0f 90       	pop	r0
     78c:	0f 90       	pop	r0
     78e:	df 91       	pop	r29
     790:	cf 91       	pop	r28
     792:	08 95       	ret

00000794 <ir_detect_ball>:
	detection_count = 0;
}

int ir_detect_ball()
{
	int voltage = adc2560_read_bin(IR_PIN);
     794:	80 e0       	ldi	r24, 0x00	; 0
     796:	90 e0       	ldi	r25, 0x00	; 0
     798:	d2 df       	rcall	.-92     	; 0x73e <adc2560_read_bin>
	
	if (voltage < VOLTAGE_THRESHOLD)
     79a:	49 97       	sbiw	r24, 0x19	; 25
     79c:	a4 f4       	brge	.+40     	; 0x7c6 <ir_detect_ball+0x32>
	{
		//Increase detection count
		detection_count++;
     79e:	80 91 72 02 	lds	r24, 0x0272
     7a2:	90 91 73 02 	lds	r25, 0x0273
     7a6:	01 96       	adiw	r24, 0x01	; 1
     7a8:	90 93 73 02 	sts	0x0273, r25
     7ac:	80 93 72 02 	sts	0x0272, r24
		
		//If we have enough detections the ball is detected
		if (detection_count > DETECTION_LIMIT) return 1;
     7b0:	20 91 72 02 	lds	r18, 0x0272
     7b4:	30 91 73 02 	lds	r19, 0x0273
     7b8:	81 e0       	ldi	r24, 0x01	; 1
     7ba:	90 e0       	ldi	r25, 0x00	; 0
     7bc:	2b 30       	cpi	r18, 0x0B	; 11
     7be:	31 05       	cpc	r19, r1
     7c0:	40 f4       	brcc	.+16     	; 0x7d2 <ir_detect_ball+0x3e>
     7c2:	80 e0       	ldi	r24, 0x00	; 0
     7c4:	08 95       	ret
	}
	else
	{
		detection_count = 0; //If ball isnt detected reset counter
     7c6:	10 92 73 02 	sts	0x0273, r1
     7ca:	10 92 72 02 	sts	0x0272, r1
	}
	
	return 0;
     7ce:	80 e0       	ldi	r24, 0x00	; 0
     7d0:	90 e0       	ldi	r25, 0x00	; 0
}
     7d2:	08 95       	ret

000007d4 <main>:

int main(void)
{
	
	//Initializes drivers
	game_init();
     7d4:	73 df       	rcall	.-282    	; 0x6bc <game_init>
	
	//Enters main game loop
	game_loop();
     7d6:	9f df       	rcall	.-194    	; 0x716 <game_loop>

     7d8:	80 e0       	ldi	r24, 0x00	; 0
     7da:	90 e0       	ldi	r25, 0x00	; 0
     7dc:	08 95       	ret

000007de <ctrl_read_encoder>:
{
	
	int16_t encoder_val = 0;
	
	//Enable Encoder
	PORTH &= ~(1 << O_E);		//Clears O_E to enable encoder
     7de:	e2 e0       	ldi	r30, 0x02	; 2
     7e0:	f1 e0       	ldi	r31, 0x01	; 1
     7e2:	80 81       	ld	r24, Z
     7e4:	8f 7d       	andi	r24, 0xDF	; 223
     7e6:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     7e8:	8a e6       	ldi	r24, 0x6A	; 106
     7ea:	8a 95       	dec	r24
     7ec:	f1 f7       	brne	.-4      	; 0x7ea <ctrl_read_encoder+0xc>
     7ee:	00 c0       	rjmp	.+0      	; 0x7f0 <ctrl_read_encoder+0x12>
	_delay_us(20);
	
	PORTH &= ~(1 << SEL);
     7f0:	80 81       	ld	r24, Z
     7f2:	87 7f       	andi	r24, 0xF7	; 247
     7f4:	80 83       	st	Z, r24
     7f6:	9a e6       	ldi	r25, 0x6A	; 106
     7f8:	9a 95       	dec	r25
     7fa:	f1 f7       	brne	.-4      	; 0x7f8 <ctrl_read_encoder+0x1a>
     7fc:	00 c0       	rjmp	.+0      	; 0x7fe <ctrl_read_encoder+0x20>
	_delay_us(20);
	
	encoder_val |= (PINK << 8);		//Reads upper bits of encoder
     7fe:	20 91 06 01 	lds	r18, 0x0106
	
	PORTH |= (1 << SEL);
     802:	80 81       	ld	r24, Z
     804:	88 60       	ori	r24, 0x08	; 8
     806:	80 83       	st	Z, r24
     808:	8a e6       	ldi	r24, 0x6A	; 106
     80a:	8a 95       	dec	r24
     80c:	f1 f7       	brne	.-4      	; 0x80a <ctrl_read_encoder+0x2c>
     80e:	00 c0       	rjmp	.+0      	; 0x810 <ctrl_read_encoder+0x32>
	_delay_us(20);

	encoder_val |= (PINK << 0);		//Reads lower bits of encoder
     810:	80 91 06 01 	lds	r24, 0x0106
	
	//Toggles reset
	PORTH &= ~(1 << RST_);
     814:	90 81       	ld	r25, Z
     816:	9f 7b       	andi	r25, 0xBF	; 191
     818:	90 83       	st	Z, r25
     81a:	9a e6       	ldi	r25, 0x6A	; 106
     81c:	9a 95       	dec	r25
     81e:	f1 f7       	brne	.-4      	; 0x81c <ctrl_read_encoder+0x3e>
     820:	00 c0       	rjmp	.+0      	; 0x822 <ctrl_read_encoder+0x44>
	_delay_us(20);
	PORTH |= (1 << RST_);
     822:	90 81       	ld	r25, Z
     824:	90 64       	ori	r25, 0x40	; 64
     826:	90 83       	st	Z, r25
	
	//Sets O_E to disable encoder
	PORTH |= (1 << O_E);
     828:	90 81       	ld	r25, Z
     82a:	90 62       	ori	r25, 0x20	; 32
     82c:	90 83       	st	Z, r25
	_delay_us(20);
	
	PORTH &= ~(1 << SEL);
	_delay_us(20);
	
	encoder_val |= (PINK << 8);		//Reads upper bits of encoder
     82e:	90 e0       	ldi	r25, 0x00	; 0
	
	PORTH |= (1 << SEL);
	_delay_us(20);

	encoder_val |= (PINK << 0);		//Reads lower bits of encoder
     830:	92 2b       	or	r25, r18
	//Sets O_E to disable encoder
	PORTH |= (1 << O_E);
	
	return -encoder_val;
	
}
     832:	91 95       	neg	r25
     834:	81 95       	neg	r24
     836:	91 09       	sbc	r25, r1
     838:	08 95       	ret

0000083a <ctrl_update_ref>:
	ctrl_apply_voltage(curr_u);
}

void ctrl_update_ref(int r)
{
	ref_vel = r;
     83a:	90 93 86 02 	sts	0x0286, r25
     83e:	80 93 85 02 	sts	0x0285, r24
     842:	08 95       	ret

00000844 <ctrl_reset>:
}

void ctrl_reset()
{
	error_sum = 0;
     844:	10 92 81 02 	sts	0x0281, r1
     848:	10 92 82 02 	sts	0x0282, r1
     84c:	10 92 83 02 	sts	0x0283, r1
     850:	10 92 84 02 	sts	0x0284, r1
	ref_vel = 0;
     854:	10 92 86 02 	sts	0x0286, r1
     858:	10 92 85 02 	sts	0x0285, r1
     85c:	08 95       	ret

0000085e <ctrl_init>:
float KI = 0.4;

void ctrl_init()
{
	//Enables output from pins
	DDRH = 0xFF;
     85e:	8f ef       	ldi	r24, 0xFF	; 255
     860:	80 93 01 01 	sts	0x0101, r24
	
	//Enables input from encoder
	DDRK = 0x00;
     864:	10 92 07 01 	sts	0x0107, r1
	
	//Enables DAC
	DAC_init();
     868:	7d df       	rcall	.-262    	; 0x764 <DAC_init>
	
	//Enable motor
	PORTH |= (1 << EN);
     86a:	e2 e0       	ldi	r30, 0x02	; 2
     86c:	f1 e0       	ldi	r31, 0x01	; 1
     86e:	80 81       	ld	r24, Z
     870:	80 61       	ori	r24, 0x10	; 16
     872:	80 83       	st	Z, r24
	
	//Enable !RST
	PORTH |= (1 << RST_);
     874:	80 81       	ld	r24, Z
     876:	80 64       	ori	r24, 0x40	; 64
     878:	80 83       	st	Z, r24
	
	//Resets all values
	ctrl_reset();
     87a:	e4 df       	rcall	.-56     	; 0x844 <ctrl_reset>
	
	//Activate timer for regulating
	timer2560_init();
     87c:	23 d1       	rcall	.+582    	; 0xac4 <timer2560_init>
	
	//Activate DAC for controlling motor
	DAC_init();
     87e:	72 df       	rcall	.-284    	; 0x764 <DAC_init>
	
	//Activate PA0 output
	DDRA |= (1 << SOL_PIN);
     880:	08 9a       	sbi	0x01, 0	; 1
	PORTA |= (1 << SOL_PIN);
     882:	10 9a       	sbi	0x02, 0	; 2
     884:	08 95       	ret

00000886 <ctrl_apply_voltage>:
}

void ctrl_apply_voltage(int v)
{
	//Switch direction of motor
	if (v < 0)
     886:	99 23       	and	r25, r25
     888:	4c f4       	brge	.+18     	; 0x89c <ctrl_apply_voltage+0x16>
	{
		PORTH |= (1 << DIR);
     88a:	e2 e0       	ldi	r30, 0x02	; 2
     88c:	f1 e0       	ldi	r31, 0x01	; 1
     88e:	20 81       	ld	r18, Z
     890:	22 60       	ori	r18, 0x02	; 2
     892:	20 83       	st	Z, r18
		v *= -1;
     894:	91 95       	neg	r25
     896:	81 95       	neg	r24
     898:	91 09       	sbc	r25, r1
     89a:	05 c0       	rjmp	.+10     	; 0x8a6 <ctrl_apply_voltage+0x20>
	}
	else
	{
		PORTH &= ~(1 << DIR);
     89c:	e2 e0       	ldi	r30, 0x02	; 2
     89e:	f1 e0       	ldi	r31, 0x01	; 1
     8a0:	20 81       	ld	r18, Z
     8a2:	2d 7f       	andi	r18, 0xFD	; 253
     8a4:	20 83       	st	Z, r18
	}
	
	DAC_write_bin(v);
     8a6:	63 cf       	rjmp	.-314    	; 0x76e <DAC_write_bin>
     8a8:	08 95       	ret

000008aa <ctrl_regulate>:
	return -encoder_val;
	
}

void ctrl_regulate()
{	
     8aa:	8f 92       	push	r8
     8ac:	9f 92       	push	r9
     8ae:	af 92       	push	r10
     8b0:	bf 92       	push	r11
     8b2:	cf 92       	push	r12
     8b4:	df 92       	push	r13
     8b6:	ef 92       	push	r14
     8b8:	ff 92       	push	r15
	
	
	//Measure velocity
	curr_vel = ctrl_read_encoder();
     8ba:	91 df       	rcall	.-222    	; 0x7de <ctrl_read_encoder>
     8bc:	90 93 80 02 	sts	0x0280, r25
     8c0:	80 93 7f 02 	sts	0x027F, r24
	
	//Calculate error
	curr_error = CONTROLLER_DT*curr_vel - ref_vel;
     8c4:	60 91 7f 02 	lds	r22, 0x027F
     8c8:	70 91 80 02 	lds	r23, 0x0280
     8cc:	a0 90 85 02 	lds	r10, 0x0285
     8d0:	b0 90 86 02 	lds	r11, 0x0286
     8d4:	88 27       	eor	r24, r24
     8d6:	77 fd       	sbrc	r23, 7
     8d8:	80 95       	com	r24
     8da:	98 2f       	mov	r25, r24
     8dc:	2a d3       	rcall	.+1620   	; 0xf32 <__floatsisf>
     8de:	2d ec       	ldi	r18, 0xCD	; 205
     8e0:	3c ec       	ldi	r19, 0xCC	; 204
     8e2:	4c e4       	ldi	r20, 0x4C	; 76
     8e4:	5d e3       	ldi	r21, 0x3D	; 61
     8e6:	d9 d3       	rcall	.+1970   	; 0x109a <__mulsf3>
     8e8:	6b 01       	movw	r12, r22
     8ea:	7c 01       	movw	r14, r24
     8ec:	b5 01       	movw	r22, r10
     8ee:	88 27       	eor	r24, r24
     8f0:	77 fd       	sbrc	r23, 7
     8f2:	80 95       	com	r24
     8f4:	98 2f       	mov	r25, r24
     8f6:	1d d3       	rcall	.+1594   	; 0xf32 <__floatsisf>
     8f8:	9b 01       	movw	r18, r22
     8fa:	ac 01       	movw	r20, r24
     8fc:	c7 01       	movw	r24, r14
     8fe:	b6 01       	movw	r22, r12
     900:	14 d2       	rcall	.+1064   	; 0xd2a <__subsf3>
     902:	e4 d2       	rcall	.+1480   	; 0xecc <__fixsfsi>
     904:	70 93 7e 02 	sts	0x027E, r23
     908:	60 93 7d 02 	sts	0x027D, r22
	
	//Update error sum
	error_sum += CONTROLLER_DT * curr_error;
     90c:	60 91 7d 02 	lds	r22, 0x027D
     910:	70 91 7e 02 	lds	r23, 0x027E
     914:	c0 90 81 02 	lds	r12, 0x0281
     918:	d0 90 82 02 	lds	r13, 0x0282
     91c:	e0 90 83 02 	lds	r14, 0x0283
     920:	f0 90 84 02 	lds	r15, 0x0284
     924:	88 27       	eor	r24, r24
     926:	77 fd       	sbrc	r23, 7
     928:	80 95       	com	r24
     92a:	98 2f       	mov	r25, r24
     92c:	02 d3       	rcall	.+1540   	; 0xf32 <__floatsisf>
     92e:	2d ec       	ldi	r18, 0xCD	; 205
     930:	3c ec       	ldi	r19, 0xCC	; 204
     932:	4c e4       	ldi	r20, 0x4C	; 76
     934:	5d e3       	ldi	r21, 0x3D	; 61
     936:	b1 d3       	rcall	.+1890   	; 0x109a <__mulsf3>
     938:	a7 01       	movw	r20, r14
     93a:	96 01       	movw	r18, r12
     93c:	f7 d1       	rcall	.+1006   	; 0xd2c <__addsf3>
     93e:	60 93 81 02 	sts	0x0281, r22
     942:	70 93 82 02 	sts	0x0282, r23
     946:	80 93 83 02 	sts	0x0283, r24
     94a:	90 93 84 02 	sts	0x0284, r25
	
	//Calculate voltage
	curr_u = KP*curr_error + KI*error_sum;
     94e:	60 91 7d 02 	lds	r22, 0x027D
     952:	70 91 7e 02 	lds	r23, 0x027E
     956:	80 90 81 02 	lds	r8, 0x0281
     95a:	90 90 82 02 	lds	r9, 0x0282
     95e:	a0 90 83 02 	lds	r10, 0x0283
     962:	b0 90 84 02 	lds	r11, 0x0284
     966:	88 27       	eor	r24, r24
     968:	77 fd       	sbrc	r23, 7
     96a:	80 95       	com	r24
     96c:	98 2f       	mov	r25, r24
     96e:	e1 d2       	rcall	.+1474   	; 0xf32 <__floatsisf>
     970:	20 91 12 02 	lds	r18, 0x0212
     974:	30 91 13 02 	lds	r19, 0x0213
     978:	40 91 14 02 	lds	r20, 0x0214
     97c:	50 91 15 02 	lds	r21, 0x0215
     980:	8c d3       	rcall	.+1816   	; 0x109a <__mulsf3>
     982:	6b 01       	movw	r12, r22
     984:	7c 01       	movw	r14, r24
     986:	20 91 0e 02 	lds	r18, 0x020E
     98a:	30 91 0f 02 	lds	r19, 0x020F
     98e:	40 91 10 02 	lds	r20, 0x0210
     992:	50 91 11 02 	lds	r21, 0x0211
     996:	c5 01       	movw	r24, r10
     998:	b4 01       	movw	r22, r8
     99a:	7f d3       	rcall	.+1790   	; 0x109a <__mulsf3>
     99c:	9b 01       	movw	r18, r22
     99e:	ac 01       	movw	r20, r24
     9a0:	c7 01       	movw	r24, r14
     9a2:	b6 01       	movw	r22, r12
     9a4:	c3 d1       	rcall	.+902    	; 0xd2c <__addsf3>
     9a6:	92 d2       	rcall	.+1316   	; 0xecc <__fixsfsi>
     9a8:	70 93 7c 02 	sts	0x027C, r23
     9ac:	60 93 7b 02 	sts	0x027B, r22
	
	//Limit u
	if (curr_u > 255) curr_u = 255;
     9b0:	80 91 7b 02 	lds	r24, 0x027B
     9b4:	90 91 7c 02 	lds	r25, 0x027C
     9b8:	8f 3f       	cpi	r24, 0xFF	; 255
     9ba:	91 05       	cpc	r25, r1
     9bc:	39 f0       	breq	.+14     	; 0x9cc <ctrl_regulate+0x122>
     9be:	34 f0       	brlt	.+12     	; 0x9cc <ctrl_regulate+0x122>
     9c0:	8f ef       	ldi	r24, 0xFF	; 255
     9c2:	90 e0       	ldi	r25, 0x00	; 0
     9c4:	90 93 7c 02 	sts	0x027C, r25
     9c8:	80 93 7b 02 	sts	0x027B, r24
	if (curr_u < -255) curr_u = -255;
     9cc:	80 91 7b 02 	lds	r24, 0x027B
     9d0:	90 91 7c 02 	lds	r25, 0x027C
     9d4:	81 30       	cpi	r24, 0x01	; 1
     9d6:	9f 4f       	sbci	r25, 0xFF	; 255
     9d8:	34 f4       	brge	.+12     	; 0x9e6 <ctrl_regulate+0x13c>
     9da:	81 e0       	ldi	r24, 0x01	; 1
     9dc:	9f ef       	ldi	r25, 0xFF	; 255
     9de:	90 93 7c 02 	sts	0x027C, r25
     9e2:	80 93 7b 02 	sts	0x027B, r24
	
	//Apply 
	ctrl_apply_voltage(curr_u);
     9e6:	80 91 7b 02 	lds	r24, 0x027B
     9ea:	90 91 7c 02 	lds	r25, 0x027C
     9ee:	4b df       	rcall	.-362    	; 0x886 <ctrl_apply_voltage>
}
     9f0:	ff 90       	pop	r15
     9f2:	ef 90       	pop	r14
     9f4:	df 90       	pop	r13
     9f6:	cf 90       	pop	r12
     9f8:	bf 90       	pop	r11
     9fa:	af 90       	pop	r10
     9fc:	9f 90       	pop	r9
     9fe:	8f 90       	pop	r8
     a00:	08 95       	ret

00000a02 <ctrl_fire_sol>:
}

void ctrl_fire_sol()
{
	
	PORTA &= ~(1 << SOL_PIN);
     a02:	10 98       	cbi	0x02, 0	; 2
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     a04:	2f ef       	ldi	r18, 0xFF	; 255
     a06:	81 ee       	ldi	r24, 0xE1	; 225
     a08:	94 e0       	ldi	r25, 0x04	; 4
     a0a:	21 50       	subi	r18, 0x01	; 1
     a0c:	80 40       	sbci	r24, 0x00	; 0
     a0e:	90 40       	sbci	r25, 0x00	; 0
     a10:	e1 f7       	brne	.-8      	; 0xa0a <ctrl_fire_sol+0x8>
     a12:	00 c0       	rjmp	.+0      	; 0xa14 <ctrl_fire_sol+0x12>
     a14:	00 00       	nop
	_delay_ms(100);
	PORTA |= (1 << SOL_PIN);
     a16:	10 9a       	sbi	0x02, 0	; 2
     a18:	08 95       	ret

00000a1a <ctrl_update_KP>:
	
}

void ctrl_update_KP(float p){ KP = p; }
     a1a:	60 93 12 02 	sts	0x0212, r22
     a1e:	70 93 13 02 	sts	0x0213, r23
     a22:	80 93 14 02 	sts	0x0214, r24
     a26:	90 93 15 02 	sts	0x0215, r25
     a2a:	08 95       	ret

00000a2c <pwm_init>:


int pwm_init()
{

	TCCR1A |= (1 << WGM11); //Enables fast PWM mode
     a2c:	a0 e8       	ldi	r26, 0x80	; 128
     a2e:	b0 e0       	ldi	r27, 0x00	; 0
     a30:	8c 91       	ld	r24, X
     a32:	82 60       	ori	r24, 0x02	; 2
     a34:	8c 93       	st	X, r24
	TCCR1B |= (1 << WGM12) | (1 << WGM13); //Enables fast PWM mode
     a36:	e1 e8       	ldi	r30, 0x81	; 129
     a38:	f0 e0       	ldi	r31, 0x00	; 0
     a3a:	80 81       	ld	r24, Z
     a3c:	88 61       	ori	r24, 0x18	; 24
     a3e:	80 83       	st	Z, r24
		
	TCCR1A |= (1 << COM1B1);//Clear output on match, set on bottom
     a40:	8c 91       	ld	r24, X
     a42:	80 62       	ori	r24, 0x20	; 32
     a44:	8c 93       	st	X, r24
	TCCR1B |= (5 << CS10);  //Prescaler at 1024
     a46:	80 81       	ld	r24, Z
     a48:	85 60       	ori	r24, 0x05	; 5
     a4a:	80 83       	st	Z, r24
		
	ICR1 = F_CPU/1024/1000  *20 - 1; //Set top value
     a4c:	8b e2       	ldi	r24, 0x2B	; 43
     a4e:	91 e0       	ldi	r25, 0x01	; 1
     a50:	90 93 87 00 	sts	0x0087, r25
     a54:	80 93 86 00 	sts	0x0086, r24
	OCR1B = F_CPU/1024/1000 *1.5 - 1; //Initializes with pulse width = 1.5ms, middle position
     a58:	85 e1       	ldi	r24, 0x15	; 21
     a5a:	90 e0       	ldi	r25, 0x00	; 0
     a5c:	90 93 8b 00 	sts	0x008B, r25
     a60:	80 93 8a 00 	sts	0x008A, r24
	DDRB |= (1 << DDB6);		//Enables output on PB6
     a64:	26 9a       	sbi	0x04, 6	; 4
	
	return 0;
}
     a66:	80 e0       	ldi	r24, 0x00	; 0
     a68:	90 e0       	ldi	r25, 0x00	; 0
     a6a:	08 95       	ret

00000a6c <pwm_set_duty_ms>:

void pwm_set_duty_ms(float pulse_width)
{
     a6c:	cf 92       	push	r12
     a6e:	df 92       	push	r13
     a70:	ef 92       	push	r14
     a72:	ff 92       	push	r15
     a74:	6b 01       	movw	r12, r22
     a76:	7c 01       	movw	r14, r24
	//Servo cant handle the wrong pulse width
	if (pulse_width < 0.9 || pulse_width > 2.1) return;
     a78:	26 e6       	ldi	r18, 0x66	; 102
     a7a:	36 e6       	ldi	r19, 0x66	; 102
     a7c:	46 e6       	ldi	r20, 0x66	; 102
     a7e:	5f e3       	ldi	r21, 0x3F	; 63
     a80:	b9 d1       	rcall	.+882    	; 0xdf4 <__cmpsf2>
     a82:	88 23       	and	r24, r24
     a84:	d4 f0       	brlt	.+52     	; 0xaba <pwm_set_duty_ms+0x4e>
     a86:	26 e6       	ldi	r18, 0x66	; 102
     a88:	36 e6       	ldi	r19, 0x66	; 102
     a8a:	46 e0       	ldi	r20, 0x06	; 6
     a8c:	50 e4       	ldi	r21, 0x40	; 64
     a8e:	c7 01       	movw	r24, r14
     a90:	b6 01       	movw	r22, r12
     a92:	ff d2       	rcall	.+1534   	; 0x1092 <__gesf2>
     a94:	18 16       	cp	r1, r24
     a96:	8c f0       	brlt	.+34     	; 0xaba <pwm_set_duty_ms+0x4e>
	
	//Changes register value
	OCR1B = F_CPU/1024/1000 *pulse_width - 1;
     a98:	20 e0       	ldi	r18, 0x00	; 0
     a9a:	30 e0       	ldi	r19, 0x00	; 0
     a9c:	40 e7       	ldi	r20, 0x70	; 112
     a9e:	51 e4       	ldi	r21, 0x41	; 65
     aa0:	c7 01       	movw	r24, r14
     aa2:	b6 01       	movw	r22, r12
     aa4:	fa d2       	rcall	.+1524   	; 0x109a <__mulsf3>
     aa6:	20 e0       	ldi	r18, 0x00	; 0
     aa8:	30 e0       	ldi	r19, 0x00	; 0
     aaa:	40 e8       	ldi	r20, 0x80	; 128
     aac:	5f e3       	ldi	r21, 0x3F	; 63
     aae:	3d d1       	rcall	.+634    	; 0xd2a <__subsf3>
     ab0:	12 d2       	rcall	.+1060   	; 0xed6 <__fixunssfsi>
     ab2:	70 93 8b 00 	sts	0x008B, r23
     ab6:	60 93 8a 00 	sts	0x008A, r22
}
     aba:	ff 90       	pop	r15
     abc:	ef 90       	pop	r14
     abe:	df 90       	pop	r13
     ac0:	cf 90       	pop	r12
     ac2:	08 95       	ret

00000ac4 <timer2560_init>:
#include <avr/interrupt.h>

int timer2560_init()
{
	
	TCCR3A |= (1 << WGM31) | (0 << WGM30); //ENABLE CTC MODE
     ac4:	e0 e9       	ldi	r30, 0x90	; 144
     ac6:	f0 e0       	ldi	r31, 0x00	; 0
     ac8:	80 81       	ld	r24, Z
     aca:	82 60       	ori	r24, 0x02	; 2
     acc:	80 83       	st	Z, r24
	TCCR3B |= (1 << WGM32) | (0 << WGM33); //ENABLE CTC MODE
     ace:	e1 e9       	ldi	r30, 0x91	; 145
     ad0:	f0 e0       	ldi	r31, 0x00	; 0
     ad2:	80 81       	ld	r24, Z
     ad4:	88 60       	ori	r24, 0x08	; 8
     ad6:	80 83       	st	Z, r24
	
	TCCR3B |= (3 << CS30);  //Prescaler at 64
     ad8:	80 81       	ld	r24, Z
     ada:	83 60       	ori	r24, 0x03	; 3
     adc:	80 83       	st	Z, r24
	
	OCR3A = (F_CPU/64) * CONTROLLER_DT; //Sets compare value according to controller DT 
     ade:	84 ed       	ldi	r24, 0xD4	; 212
     ae0:	90 e3       	ldi	r25, 0x30	; 48
     ae2:	90 93 99 00 	sts	0x0099, r25
     ae6:	80 93 98 00 	sts	0x0098, r24
	
	TIMSK3 = (1 << OCIE3A); //Enable interrupt
     aea:	82 e0       	ldi	r24, 0x02	; 2
     aec:	80 93 71 00 	sts	0x0071, r24
	
	return 0;
}
     af0:	80 e0       	ldi	r24, 0x00	; 0
     af2:	90 e0       	ldi	r25, 0x00	; 0
     af4:	08 95       	ret

00000af6 <__vector_32>:

//Enables interrupt vector, regulates when timer goes off
ISR(TIMER3_COMPA_vect)
{
     af6:	1f 92       	push	r1
     af8:	0f 92       	push	r0
     afa:	0f b6       	in	r0, 0x3f	; 63
     afc:	0f 92       	push	r0
     afe:	11 24       	eor	r1, r1
     b00:	0b b6       	in	r0, 0x3b	; 59
     b02:	0f 92       	push	r0
     b04:	2f 93       	push	r18
     b06:	3f 93       	push	r19
     b08:	4f 93       	push	r20
     b0a:	5f 93       	push	r21
     b0c:	6f 93       	push	r22
     b0e:	7f 93       	push	r23
     b10:	8f 93       	push	r24
     b12:	9f 93       	push	r25
     b14:	af 93       	push	r26
     b16:	bf 93       	push	r27
     b18:	ef 93       	push	r30
     b1a:	ff 93       	push	r31
	ctrl_regulate();
     b1c:	c6 de       	rcall	.-628    	; 0x8aa <ctrl_regulate>
}
     b1e:	ff 91       	pop	r31
     b20:	ef 91       	pop	r30
     b22:	bf 91       	pop	r27
     b24:	af 91       	pop	r26
     b26:	9f 91       	pop	r25
     b28:	8f 91       	pop	r24
     b2a:	7f 91       	pop	r23
     b2c:	6f 91       	pop	r22
     b2e:	5f 91       	pop	r21
     b30:	4f 91       	pop	r20
     b32:	3f 91       	pop	r19
     b34:	2f 91       	pop	r18
     b36:	0f 90       	pop	r0
     b38:	0b be       	out	0x3b, r0	; 59
     b3a:	0f 90       	pop	r0
     b3c:	0f be       	out	0x3f, r0	; 63
     b3e:	0f 90       	pop	r0
     b40:	1f 90       	pop	r1
     b42:	18 95       	reti

00000b44 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     b44:	8c e0       	ldi	r24, 0x0C	; 12
     b46:	80 93 b8 00 	sts	0x00B8, r24
     b4a:	8f ef       	ldi	r24, 0xFF	; 255
     b4c:	80 93 bb 00 	sts	0x00BB, r24
     b50:	84 e0       	ldi	r24, 0x04	; 4
     b52:	80 93 bc 00 	sts	0x00BC, r24
     b56:	08 95       	ret

00000b58 <TWI_Start_Transceiver_With_Data>:
     b58:	ec eb       	ldi	r30, 0xBC	; 188
     b5a:	f0 e0       	ldi	r31, 0x00	; 0
     b5c:	20 81       	ld	r18, Z
     b5e:	20 fd       	sbrc	r18, 0
     b60:	fd cf       	rjmp	.-6      	; 0xb5c <TWI_Start_Transceiver_With_Data+0x4>
     b62:	60 93 76 02 	sts	0x0276, r22
     b66:	fc 01       	movw	r30, r24
     b68:	20 81       	ld	r18, Z
     b6a:	20 93 77 02 	sts	0x0277, r18
     b6e:	20 fd       	sbrc	r18, 0
     b70:	0c c0       	rjmp	.+24     	; 0xb8a <TWI_Start_Transceiver_With_Data+0x32>
     b72:	62 30       	cpi	r22, 0x02	; 2
     b74:	50 f0       	brcs	.+20     	; 0xb8a <TWI_Start_Transceiver_With_Data+0x32>
     b76:	dc 01       	movw	r26, r24
     b78:	11 96       	adiw	r26, 0x01	; 1
     b7a:	e8 e7       	ldi	r30, 0x78	; 120
     b7c:	f2 e0       	ldi	r31, 0x02	; 2
     b7e:	81 e0       	ldi	r24, 0x01	; 1
     b80:	9d 91       	ld	r25, X+
     b82:	91 93       	st	Z+, r25
     b84:	8f 5f       	subi	r24, 0xFF	; 255
     b86:	86 13       	cpse	r24, r22
     b88:	fb cf       	rjmp	.-10     	; 0xb80 <TWI_Start_Transceiver_With_Data+0x28>
     b8a:	10 92 75 02 	sts	0x0275, r1
     b8e:	88 ef       	ldi	r24, 0xF8	; 248
     b90:	80 93 16 02 	sts	0x0216, r24
     b94:	85 ea       	ldi	r24, 0xA5	; 165
     b96:	80 93 bc 00 	sts	0x00BC, r24
     b9a:	08 95       	ret

00000b9c <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     b9c:	1f 92       	push	r1
     b9e:	0f 92       	push	r0
     ba0:	0f b6       	in	r0, 0x3f	; 63
     ba2:	0f 92       	push	r0
     ba4:	11 24       	eor	r1, r1
     ba6:	0b b6       	in	r0, 0x3b	; 59
     ba8:	0f 92       	push	r0
     baa:	2f 93       	push	r18
     bac:	3f 93       	push	r19
     bae:	8f 93       	push	r24
     bb0:	9f 93       	push	r25
     bb2:	af 93       	push	r26
     bb4:	bf 93       	push	r27
     bb6:	ef 93       	push	r30
     bb8:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     bba:	80 91 b9 00 	lds	r24, 0x00B9
     bbe:	90 e0       	ldi	r25, 0x00	; 0
     bc0:	fc 01       	movw	r30, r24
     bc2:	38 97       	sbiw	r30, 0x08	; 8
     bc4:	e1 35       	cpi	r30, 0x51	; 81
     bc6:	f1 05       	cpc	r31, r1
     bc8:	08 f0       	brcs	.+2      	; 0xbcc <__vector_39+0x30>
     bca:	55 c0       	rjmp	.+170    	; 0xc76 <__vector_39+0xda>
     bcc:	ee 58       	subi	r30, 0x8E	; 142
     bce:	ff 4f       	sbci	r31, 0xFF	; 255
     bd0:	84 c0       	rjmp	.+264    	; 0xcda <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     bd2:	10 92 74 02 	sts	0x0274, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     bd6:	e0 91 74 02 	lds	r30, 0x0274
     bda:	80 91 76 02 	lds	r24, 0x0276
     bde:	e8 17       	cp	r30, r24
     be0:	70 f4       	brcc	.+28     	; 0xbfe <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     be2:	81 e0       	ldi	r24, 0x01	; 1
     be4:	8e 0f       	add	r24, r30
     be6:	80 93 74 02 	sts	0x0274, r24
     bea:	f0 e0       	ldi	r31, 0x00	; 0
     bec:	e9 58       	subi	r30, 0x89	; 137
     bee:	fd 4f       	sbci	r31, 0xFD	; 253
     bf0:	80 81       	ld	r24, Z
     bf2:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     bf6:	85 e8       	ldi	r24, 0x85	; 133
     bf8:	80 93 bc 00 	sts	0x00BC, r24
     bfc:	43 c0       	rjmp	.+134    	; 0xc84 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     bfe:	80 91 75 02 	lds	r24, 0x0275
     c02:	81 60       	ori	r24, 0x01	; 1
     c04:	80 93 75 02 	sts	0x0275, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     c08:	84 e9       	ldi	r24, 0x94	; 148
     c0a:	80 93 bc 00 	sts	0x00BC, r24
     c0e:	3a c0       	rjmp	.+116    	; 0xc84 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     c10:	e0 91 74 02 	lds	r30, 0x0274
     c14:	81 e0       	ldi	r24, 0x01	; 1
     c16:	8e 0f       	add	r24, r30
     c18:	80 93 74 02 	sts	0x0274, r24
     c1c:	80 91 bb 00 	lds	r24, 0x00BB
     c20:	f0 e0       	ldi	r31, 0x00	; 0
     c22:	e9 58       	subi	r30, 0x89	; 137
     c24:	fd 4f       	sbci	r31, 0xFD	; 253
     c26:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     c28:	20 91 74 02 	lds	r18, 0x0274
     c2c:	30 e0       	ldi	r19, 0x00	; 0
     c2e:	80 91 76 02 	lds	r24, 0x0276
     c32:	90 e0       	ldi	r25, 0x00	; 0
     c34:	01 97       	sbiw	r24, 0x01	; 1
     c36:	28 17       	cp	r18, r24
     c38:	39 07       	cpc	r19, r25
     c3a:	24 f4       	brge	.+8      	; 0xc44 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     c3c:	85 ec       	ldi	r24, 0xC5	; 197
     c3e:	80 93 bc 00 	sts	0x00BC, r24
     c42:	20 c0       	rjmp	.+64     	; 0xc84 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     c44:	85 e8       	ldi	r24, 0x85	; 133
     c46:	80 93 bc 00 	sts	0x00BC, r24
     c4a:	1c c0       	rjmp	.+56     	; 0xc84 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     c4c:	80 91 bb 00 	lds	r24, 0x00BB
     c50:	e0 91 74 02 	lds	r30, 0x0274
     c54:	f0 e0       	ldi	r31, 0x00	; 0
     c56:	e9 58       	subi	r30, 0x89	; 137
     c58:	fd 4f       	sbci	r31, 0xFD	; 253
     c5a:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     c5c:	80 91 75 02 	lds	r24, 0x0275
     c60:	81 60       	ori	r24, 0x01	; 1
     c62:	80 93 75 02 	sts	0x0275, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     c66:	84 e9       	ldi	r24, 0x94	; 148
     c68:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     c6c:	0b c0       	rjmp	.+22     	; 0xc84 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     c6e:	85 ea       	ldi	r24, 0xA5	; 165
     c70:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     c74:	07 c0       	rjmp	.+14     	; 0xc84 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     c76:	80 91 b9 00 	lds	r24, 0x00B9
     c7a:	80 93 16 02 	sts	0x0216, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     c7e:	84 e0       	ldi	r24, 0x04	; 4
     c80:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     c84:	ff 91       	pop	r31
     c86:	ef 91       	pop	r30
     c88:	bf 91       	pop	r27
     c8a:	af 91       	pop	r26
     c8c:	9f 91       	pop	r25
     c8e:	8f 91       	pop	r24
     c90:	3f 91       	pop	r19
     c92:	2f 91       	pop	r18
     c94:	0f 90       	pop	r0
     c96:	0b be       	out	0x3b, r0	; 59
     c98:	0f 90       	pop	r0
     c9a:	0f be       	out	0x3f, r0	; 63
     c9c:	0f 90       	pop	r0
     c9e:	1f 90       	pop	r1
     ca0:	18 95       	reti

00000ca2 <__divmodsi4>:
     ca2:	05 2e       	mov	r0, r21
     ca4:	97 fb       	bst	r25, 7
     ca6:	16 f4       	brtc	.+4      	; 0xcac <__divmodsi4+0xa>
     ca8:	00 94       	com	r0
     caa:	0f d0       	rcall	.+30     	; 0xcca <__negsi2>
     cac:	57 fd       	sbrc	r21, 7
     cae:	05 d0       	rcall	.+10     	; 0xcba <__divmodsi4_neg2>
     cb0:	1a d0       	rcall	.+52     	; 0xce6 <__udivmodsi4>
     cb2:	07 fc       	sbrc	r0, 7
     cb4:	02 d0       	rcall	.+4      	; 0xcba <__divmodsi4_neg2>
     cb6:	46 f4       	brtc	.+16     	; 0xcc8 <__divmodsi4_exit>
     cb8:	08 c0       	rjmp	.+16     	; 0xcca <__negsi2>

00000cba <__divmodsi4_neg2>:
     cba:	50 95       	com	r21
     cbc:	40 95       	com	r20
     cbe:	30 95       	com	r19
     cc0:	21 95       	neg	r18
     cc2:	3f 4f       	sbci	r19, 0xFF	; 255
     cc4:	4f 4f       	sbci	r20, 0xFF	; 255
     cc6:	5f 4f       	sbci	r21, 0xFF	; 255

00000cc8 <__divmodsi4_exit>:
     cc8:	08 95       	ret

00000cca <__negsi2>:
     cca:	90 95       	com	r25
     ccc:	80 95       	com	r24
     cce:	70 95       	com	r23
     cd0:	61 95       	neg	r22
     cd2:	7f 4f       	sbci	r23, 0xFF	; 255
     cd4:	8f 4f       	sbci	r24, 0xFF	; 255
     cd6:	9f 4f       	sbci	r25, 0xFF	; 255
     cd8:	08 95       	ret

00000cda <__tablejump2__>:
     cda:	ee 0f       	add	r30, r30
     cdc:	ff 1f       	adc	r31, r31

00000cde <__tablejump__>:
     cde:	05 90       	lpm	r0, Z+
     ce0:	f4 91       	lpm	r31, Z
     ce2:	e0 2d       	mov	r30, r0
     ce4:	19 94       	eijmp

00000ce6 <__udivmodsi4>:
     ce6:	a1 e2       	ldi	r26, 0x21	; 33
     ce8:	1a 2e       	mov	r1, r26
     cea:	aa 1b       	sub	r26, r26
     cec:	bb 1b       	sub	r27, r27
     cee:	fd 01       	movw	r30, r26
     cf0:	0d c0       	rjmp	.+26     	; 0xd0c <__udivmodsi4_ep>

00000cf2 <__udivmodsi4_loop>:
     cf2:	aa 1f       	adc	r26, r26
     cf4:	bb 1f       	adc	r27, r27
     cf6:	ee 1f       	adc	r30, r30
     cf8:	ff 1f       	adc	r31, r31
     cfa:	a2 17       	cp	r26, r18
     cfc:	b3 07       	cpc	r27, r19
     cfe:	e4 07       	cpc	r30, r20
     d00:	f5 07       	cpc	r31, r21
     d02:	20 f0       	brcs	.+8      	; 0xd0c <__udivmodsi4_ep>
     d04:	a2 1b       	sub	r26, r18
     d06:	b3 0b       	sbc	r27, r19
     d08:	e4 0b       	sbc	r30, r20
     d0a:	f5 0b       	sbc	r31, r21

00000d0c <__udivmodsi4_ep>:
     d0c:	66 1f       	adc	r22, r22
     d0e:	77 1f       	adc	r23, r23
     d10:	88 1f       	adc	r24, r24
     d12:	99 1f       	adc	r25, r25
     d14:	1a 94       	dec	r1
     d16:	69 f7       	brne	.-38     	; 0xcf2 <__udivmodsi4_loop>
     d18:	60 95       	com	r22
     d1a:	70 95       	com	r23
     d1c:	80 95       	com	r24
     d1e:	90 95       	com	r25
     d20:	9b 01       	movw	r18, r22
     d22:	ac 01       	movw	r20, r24
     d24:	bd 01       	movw	r22, r26
     d26:	cf 01       	movw	r24, r30
     d28:	08 95       	ret

00000d2a <__subsf3>:
     d2a:	50 58       	subi	r21, 0x80	; 128

00000d2c <__addsf3>:
     d2c:	bb 27       	eor	r27, r27
     d2e:	aa 27       	eor	r26, r26
     d30:	0e d0       	rcall	.+28     	; 0xd4e <__addsf3x>
     d32:	75 c1       	rjmp	.+746    	; 0x101e <__fp_round>
     d34:	66 d1       	rcall	.+716    	; 0x1002 <__fp_pscA>
     d36:	30 f0       	brcs	.+12     	; 0xd44 <__addsf3+0x18>
     d38:	6b d1       	rcall	.+726    	; 0x1010 <__fp_pscB>
     d3a:	20 f0       	brcs	.+8      	; 0xd44 <__addsf3+0x18>
     d3c:	31 f4       	brne	.+12     	; 0xd4a <__addsf3+0x1e>
     d3e:	9f 3f       	cpi	r25, 0xFF	; 255
     d40:	11 f4       	brne	.+4      	; 0xd46 <__addsf3+0x1a>
     d42:	1e f4       	brtc	.+6      	; 0xd4a <__addsf3+0x1e>
     d44:	5b c1       	rjmp	.+694    	; 0xffc <__fp_nan>
     d46:	0e f4       	brtc	.+2      	; 0xd4a <__addsf3+0x1e>
     d48:	e0 95       	com	r30
     d4a:	e7 fb       	bst	r30, 7
     d4c:	51 c1       	rjmp	.+674    	; 0xff0 <__fp_inf>

00000d4e <__addsf3x>:
     d4e:	e9 2f       	mov	r30, r25
     d50:	77 d1       	rcall	.+750    	; 0x1040 <__fp_split3>
     d52:	80 f3       	brcs	.-32     	; 0xd34 <__addsf3+0x8>
     d54:	ba 17       	cp	r27, r26
     d56:	62 07       	cpc	r22, r18
     d58:	73 07       	cpc	r23, r19
     d5a:	84 07       	cpc	r24, r20
     d5c:	95 07       	cpc	r25, r21
     d5e:	18 f0       	brcs	.+6      	; 0xd66 <__addsf3x+0x18>
     d60:	71 f4       	brne	.+28     	; 0xd7e <__addsf3x+0x30>
     d62:	9e f5       	brtc	.+102    	; 0xdca <__addsf3x+0x7c>
     d64:	8f c1       	rjmp	.+798    	; 0x1084 <__fp_zero>
     d66:	0e f4       	brtc	.+2      	; 0xd6a <__addsf3x+0x1c>
     d68:	e0 95       	com	r30
     d6a:	0b 2e       	mov	r0, r27
     d6c:	ba 2f       	mov	r27, r26
     d6e:	a0 2d       	mov	r26, r0
     d70:	0b 01       	movw	r0, r22
     d72:	b9 01       	movw	r22, r18
     d74:	90 01       	movw	r18, r0
     d76:	0c 01       	movw	r0, r24
     d78:	ca 01       	movw	r24, r20
     d7a:	a0 01       	movw	r20, r0
     d7c:	11 24       	eor	r1, r1
     d7e:	ff 27       	eor	r31, r31
     d80:	59 1b       	sub	r21, r25
     d82:	99 f0       	breq	.+38     	; 0xdaa <__addsf3x+0x5c>
     d84:	59 3f       	cpi	r21, 0xF9	; 249
     d86:	50 f4       	brcc	.+20     	; 0xd9c <__addsf3x+0x4e>
     d88:	50 3e       	cpi	r21, 0xE0	; 224
     d8a:	68 f1       	brcs	.+90     	; 0xde6 <__addsf3x+0x98>
     d8c:	1a 16       	cp	r1, r26
     d8e:	f0 40       	sbci	r31, 0x00	; 0
     d90:	a2 2f       	mov	r26, r18
     d92:	23 2f       	mov	r18, r19
     d94:	34 2f       	mov	r19, r20
     d96:	44 27       	eor	r20, r20
     d98:	58 5f       	subi	r21, 0xF8	; 248
     d9a:	f3 cf       	rjmp	.-26     	; 0xd82 <__addsf3x+0x34>
     d9c:	46 95       	lsr	r20
     d9e:	37 95       	ror	r19
     da0:	27 95       	ror	r18
     da2:	a7 95       	ror	r26
     da4:	f0 40       	sbci	r31, 0x00	; 0
     da6:	53 95       	inc	r21
     da8:	c9 f7       	brne	.-14     	; 0xd9c <__addsf3x+0x4e>
     daa:	7e f4       	brtc	.+30     	; 0xdca <__addsf3x+0x7c>
     dac:	1f 16       	cp	r1, r31
     dae:	ba 0b       	sbc	r27, r26
     db0:	62 0b       	sbc	r22, r18
     db2:	73 0b       	sbc	r23, r19
     db4:	84 0b       	sbc	r24, r20
     db6:	ba f0       	brmi	.+46     	; 0xde6 <__addsf3x+0x98>
     db8:	91 50       	subi	r25, 0x01	; 1
     dba:	a1 f0       	breq	.+40     	; 0xde4 <__addsf3x+0x96>
     dbc:	ff 0f       	add	r31, r31
     dbe:	bb 1f       	adc	r27, r27
     dc0:	66 1f       	adc	r22, r22
     dc2:	77 1f       	adc	r23, r23
     dc4:	88 1f       	adc	r24, r24
     dc6:	c2 f7       	brpl	.-16     	; 0xdb8 <__addsf3x+0x6a>
     dc8:	0e c0       	rjmp	.+28     	; 0xde6 <__addsf3x+0x98>
     dca:	ba 0f       	add	r27, r26
     dcc:	62 1f       	adc	r22, r18
     dce:	73 1f       	adc	r23, r19
     dd0:	84 1f       	adc	r24, r20
     dd2:	48 f4       	brcc	.+18     	; 0xde6 <__addsf3x+0x98>
     dd4:	87 95       	ror	r24
     dd6:	77 95       	ror	r23
     dd8:	67 95       	ror	r22
     dda:	b7 95       	ror	r27
     ddc:	f7 95       	ror	r31
     dde:	9e 3f       	cpi	r25, 0xFE	; 254
     de0:	08 f0       	brcs	.+2      	; 0xde4 <__addsf3x+0x96>
     de2:	b3 cf       	rjmp	.-154    	; 0xd4a <__addsf3+0x1e>
     de4:	93 95       	inc	r25
     de6:	88 0f       	add	r24, r24
     de8:	08 f0       	brcs	.+2      	; 0xdec <__addsf3x+0x9e>
     dea:	99 27       	eor	r25, r25
     dec:	ee 0f       	add	r30, r30
     dee:	97 95       	ror	r25
     df0:	87 95       	ror	r24
     df2:	08 95       	ret

00000df4 <__cmpsf2>:
     df4:	d9 d0       	rcall	.+434    	; 0xfa8 <__fp_cmp>
     df6:	08 f4       	brcc	.+2      	; 0xdfa <__cmpsf2+0x6>
     df8:	81 e0       	ldi	r24, 0x01	; 1
     dfa:	08 95       	ret

00000dfc <__divsf3>:
     dfc:	0c d0       	rcall	.+24     	; 0xe16 <__divsf3x>
     dfe:	0f c1       	rjmp	.+542    	; 0x101e <__fp_round>
     e00:	07 d1       	rcall	.+526    	; 0x1010 <__fp_pscB>
     e02:	40 f0       	brcs	.+16     	; 0xe14 <__divsf3+0x18>
     e04:	fe d0       	rcall	.+508    	; 0x1002 <__fp_pscA>
     e06:	30 f0       	brcs	.+12     	; 0xe14 <__divsf3+0x18>
     e08:	21 f4       	brne	.+8      	; 0xe12 <__divsf3+0x16>
     e0a:	5f 3f       	cpi	r21, 0xFF	; 255
     e0c:	19 f0       	breq	.+6      	; 0xe14 <__divsf3+0x18>
     e0e:	f0 c0       	rjmp	.+480    	; 0xff0 <__fp_inf>
     e10:	51 11       	cpse	r21, r1
     e12:	39 c1       	rjmp	.+626    	; 0x1086 <__fp_szero>
     e14:	f3 c0       	rjmp	.+486    	; 0xffc <__fp_nan>

00000e16 <__divsf3x>:
     e16:	14 d1       	rcall	.+552    	; 0x1040 <__fp_split3>
     e18:	98 f3       	brcs	.-26     	; 0xe00 <__divsf3+0x4>

00000e1a <__divsf3_pse>:
     e1a:	99 23       	and	r25, r25
     e1c:	c9 f3       	breq	.-14     	; 0xe10 <__divsf3+0x14>
     e1e:	55 23       	and	r21, r21
     e20:	b1 f3       	breq	.-20     	; 0xe0e <__divsf3+0x12>
     e22:	95 1b       	sub	r25, r21
     e24:	55 0b       	sbc	r21, r21
     e26:	bb 27       	eor	r27, r27
     e28:	aa 27       	eor	r26, r26
     e2a:	62 17       	cp	r22, r18
     e2c:	73 07       	cpc	r23, r19
     e2e:	84 07       	cpc	r24, r20
     e30:	38 f0       	brcs	.+14     	; 0xe40 <__divsf3_pse+0x26>
     e32:	9f 5f       	subi	r25, 0xFF	; 255
     e34:	5f 4f       	sbci	r21, 0xFF	; 255
     e36:	22 0f       	add	r18, r18
     e38:	33 1f       	adc	r19, r19
     e3a:	44 1f       	adc	r20, r20
     e3c:	aa 1f       	adc	r26, r26
     e3e:	a9 f3       	breq	.-22     	; 0xe2a <__divsf3_pse+0x10>
     e40:	33 d0       	rcall	.+102    	; 0xea8 <__divsf3_pse+0x8e>
     e42:	0e 2e       	mov	r0, r30
     e44:	3a f0       	brmi	.+14     	; 0xe54 <__divsf3_pse+0x3a>
     e46:	e0 e8       	ldi	r30, 0x80	; 128
     e48:	30 d0       	rcall	.+96     	; 0xeaa <__divsf3_pse+0x90>
     e4a:	91 50       	subi	r25, 0x01	; 1
     e4c:	50 40       	sbci	r21, 0x00	; 0
     e4e:	e6 95       	lsr	r30
     e50:	00 1c       	adc	r0, r0
     e52:	ca f7       	brpl	.-14     	; 0xe46 <__divsf3_pse+0x2c>
     e54:	29 d0       	rcall	.+82     	; 0xea8 <__divsf3_pse+0x8e>
     e56:	fe 2f       	mov	r31, r30
     e58:	27 d0       	rcall	.+78     	; 0xea8 <__divsf3_pse+0x8e>
     e5a:	66 0f       	add	r22, r22
     e5c:	77 1f       	adc	r23, r23
     e5e:	88 1f       	adc	r24, r24
     e60:	bb 1f       	adc	r27, r27
     e62:	26 17       	cp	r18, r22
     e64:	37 07       	cpc	r19, r23
     e66:	48 07       	cpc	r20, r24
     e68:	ab 07       	cpc	r26, r27
     e6a:	b0 e8       	ldi	r27, 0x80	; 128
     e6c:	09 f0       	breq	.+2      	; 0xe70 <__divsf3_pse+0x56>
     e6e:	bb 0b       	sbc	r27, r27
     e70:	80 2d       	mov	r24, r0
     e72:	bf 01       	movw	r22, r30
     e74:	ff 27       	eor	r31, r31
     e76:	93 58       	subi	r25, 0x83	; 131
     e78:	5f 4f       	sbci	r21, 0xFF	; 255
     e7a:	2a f0       	brmi	.+10     	; 0xe86 <__divsf3_pse+0x6c>
     e7c:	9e 3f       	cpi	r25, 0xFE	; 254
     e7e:	51 05       	cpc	r21, r1
     e80:	68 f0       	brcs	.+26     	; 0xe9c <__divsf3_pse+0x82>
     e82:	b6 c0       	rjmp	.+364    	; 0xff0 <__fp_inf>
     e84:	00 c1       	rjmp	.+512    	; 0x1086 <__fp_szero>
     e86:	5f 3f       	cpi	r21, 0xFF	; 255
     e88:	ec f3       	brlt	.-6      	; 0xe84 <__divsf3_pse+0x6a>
     e8a:	98 3e       	cpi	r25, 0xE8	; 232
     e8c:	dc f3       	brlt	.-10     	; 0xe84 <__divsf3_pse+0x6a>
     e8e:	86 95       	lsr	r24
     e90:	77 95       	ror	r23
     e92:	67 95       	ror	r22
     e94:	b7 95       	ror	r27
     e96:	f7 95       	ror	r31
     e98:	9f 5f       	subi	r25, 0xFF	; 255
     e9a:	c9 f7       	brne	.-14     	; 0xe8e <__divsf3_pse+0x74>
     e9c:	88 0f       	add	r24, r24
     e9e:	91 1d       	adc	r25, r1
     ea0:	96 95       	lsr	r25
     ea2:	87 95       	ror	r24
     ea4:	97 f9       	bld	r25, 7
     ea6:	08 95       	ret
     ea8:	e1 e0       	ldi	r30, 0x01	; 1
     eaa:	66 0f       	add	r22, r22
     eac:	77 1f       	adc	r23, r23
     eae:	88 1f       	adc	r24, r24
     eb0:	bb 1f       	adc	r27, r27
     eb2:	62 17       	cp	r22, r18
     eb4:	73 07       	cpc	r23, r19
     eb6:	84 07       	cpc	r24, r20
     eb8:	ba 07       	cpc	r27, r26
     eba:	20 f0       	brcs	.+8      	; 0xec4 <__divsf3_pse+0xaa>
     ebc:	62 1b       	sub	r22, r18
     ebe:	73 0b       	sbc	r23, r19
     ec0:	84 0b       	sbc	r24, r20
     ec2:	ba 0b       	sbc	r27, r26
     ec4:	ee 1f       	adc	r30, r30
     ec6:	88 f7       	brcc	.-30     	; 0xeaa <__divsf3_pse+0x90>
     ec8:	e0 95       	com	r30
     eca:	08 95       	ret

00000ecc <__fixsfsi>:
     ecc:	04 d0       	rcall	.+8      	; 0xed6 <__fixunssfsi>
     ece:	68 94       	set
     ed0:	b1 11       	cpse	r27, r1
     ed2:	d9 c0       	rjmp	.+434    	; 0x1086 <__fp_szero>
     ed4:	08 95       	ret

00000ed6 <__fixunssfsi>:
     ed6:	bc d0       	rcall	.+376    	; 0x1050 <__fp_splitA>
     ed8:	88 f0       	brcs	.+34     	; 0xefc <__fixunssfsi+0x26>
     eda:	9f 57       	subi	r25, 0x7F	; 127
     edc:	90 f0       	brcs	.+36     	; 0xf02 <__fixunssfsi+0x2c>
     ede:	b9 2f       	mov	r27, r25
     ee0:	99 27       	eor	r25, r25
     ee2:	b7 51       	subi	r27, 0x17	; 23
     ee4:	a0 f0       	brcs	.+40     	; 0xf0e <__fixunssfsi+0x38>
     ee6:	d1 f0       	breq	.+52     	; 0xf1c <__fixunssfsi+0x46>
     ee8:	66 0f       	add	r22, r22
     eea:	77 1f       	adc	r23, r23
     eec:	88 1f       	adc	r24, r24
     eee:	99 1f       	adc	r25, r25
     ef0:	1a f0       	brmi	.+6      	; 0xef8 <__fixunssfsi+0x22>
     ef2:	ba 95       	dec	r27
     ef4:	c9 f7       	brne	.-14     	; 0xee8 <__fixunssfsi+0x12>
     ef6:	12 c0       	rjmp	.+36     	; 0xf1c <__fixunssfsi+0x46>
     ef8:	b1 30       	cpi	r27, 0x01	; 1
     efa:	81 f0       	breq	.+32     	; 0xf1c <__fixunssfsi+0x46>
     efc:	c3 d0       	rcall	.+390    	; 0x1084 <__fp_zero>
     efe:	b1 e0       	ldi	r27, 0x01	; 1
     f00:	08 95       	ret
     f02:	c0 c0       	rjmp	.+384    	; 0x1084 <__fp_zero>
     f04:	67 2f       	mov	r22, r23
     f06:	78 2f       	mov	r23, r24
     f08:	88 27       	eor	r24, r24
     f0a:	b8 5f       	subi	r27, 0xF8	; 248
     f0c:	39 f0       	breq	.+14     	; 0xf1c <__fixunssfsi+0x46>
     f0e:	b9 3f       	cpi	r27, 0xF9	; 249
     f10:	cc f3       	brlt	.-14     	; 0xf04 <__fixunssfsi+0x2e>
     f12:	86 95       	lsr	r24
     f14:	77 95       	ror	r23
     f16:	67 95       	ror	r22
     f18:	b3 95       	inc	r27
     f1a:	d9 f7       	brne	.-10     	; 0xf12 <__fixunssfsi+0x3c>
     f1c:	3e f4       	brtc	.+14     	; 0xf2c <__fixunssfsi+0x56>
     f1e:	90 95       	com	r25
     f20:	80 95       	com	r24
     f22:	70 95       	com	r23
     f24:	61 95       	neg	r22
     f26:	7f 4f       	sbci	r23, 0xFF	; 255
     f28:	8f 4f       	sbci	r24, 0xFF	; 255
     f2a:	9f 4f       	sbci	r25, 0xFF	; 255
     f2c:	08 95       	ret

00000f2e <__floatunsisf>:
     f2e:	e8 94       	clt
     f30:	09 c0       	rjmp	.+18     	; 0xf44 <__floatsisf+0x12>

00000f32 <__floatsisf>:
     f32:	97 fb       	bst	r25, 7
     f34:	3e f4       	brtc	.+14     	; 0xf44 <__floatsisf+0x12>
     f36:	90 95       	com	r25
     f38:	80 95       	com	r24
     f3a:	70 95       	com	r23
     f3c:	61 95       	neg	r22
     f3e:	7f 4f       	sbci	r23, 0xFF	; 255
     f40:	8f 4f       	sbci	r24, 0xFF	; 255
     f42:	9f 4f       	sbci	r25, 0xFF	; 255
     f44:	99 23       	and	r25, r25
     f46:	a9 f0       	breq	.+42     	; 0xf72 <__floatsisf+0x40>
     f48:	f9 2f       	mov	r31, r25
     f4a:	96 e9       	ldi	r25, 0x96	; 150
     f4c:	bb 27       	eor	r27, r27
     f4e:	93 95       	inc	r25
     f50:	f6 95       	lsr	r31
     f52:	87 95       	ror	r24
     f54:	77 95       	ror	r23
     f56:	67 95       	ror	r22
     f58:	b7 95       	ror	r27
     f5a:	f1 11       	cpse	r31, r1
     f5c:	f8 cf       	rjmp	.-16     	; 0xf4e <__floatsisf+0x1c>
     f5e:	fa f4       	brpl	.+62     	; 0xf9e <__floatsisf+0x6c>
     f60:	bb 0f       	add	r27, r27
     f62:	11 f4       	brne	.+4      	; 0xf68 <__floatsisf+0x36>
     f64:	60 ff       	sbrs	r22, 0
     f66:	1b c0       	rjmp	.+54     	; 0xf9e <__floatsisf+0x6c>
     f68:	6f 5f       	subi	r22, 0xFF	; 255
     f6a:	7f 4f       	sbci	r23, 0xFF	; 255
     f6c:	8f 4f       	sbci	r24, 0xFF	; 255
     f6e:	9f 4f       	sbci	r25, 0xFF	; 255
     f70:	16 c0       	rjmp	.+44     	; 0xf9e <__floatsisf+0x6c>
     f72:	88 23       	and	r24, r24
     f74:	11 f0       	breq	.+4      	; 0xf7a <__floatsisf+0x48>
     f76:	96 e9       	ldi	r25, 0x96	; 150
     f78:	11 c0       	rjmp	.+34     	; 0xf9c <__floatsisf+0x6a>
     f7a:	77 23       	and	r23, r23
     f7c:	21 f0       	breq	.+8      	; 0xf86 <__floatsisf+0x54>
     f7e:	9e e8       	ldi	r25, 0x8E	; 142
     f80:	87 2f       	mov	r24, r23
     f82:	76 2f       	mov	r23, r22
     f84:	05 c0       	rjmp	.+10     	; 0xf90 <__floatsisf+0x5e>
     f86:	66 23       	and	r22, r22
     f88:	71 f0       	breq	.+28     	; 0xfa6 <__floatsisf+0x74>
     f8a:	96 e8       	ldi	r25, 0x86	; 134
     f8c:	86 2f       	mov	r24, r22
     f8e:	70 e0       	ldi	r23, 0x00	; 0
     f90:	60 e0       	ldi	r22, 0x00	; 0
     f92:	2a f0       	brmi	.+10     	; 0xf9e <__floatsisf+0x6c>
     f94:	9a 95       	dec	r25
     f96:	66 0f       	add	r22, r22
     f98:	77 1f       	adc	r23, r23
     f9a:	88 1f       	adc	r24, r24
     f9c:	da f7       	brpl	.-10     	; 0xf94 <__floatsisf+0x62>
     f9e:	88 0f       	add	r24, r24
     fa0:	96 95       	lsr	r25
     fa2:	87 95       	ror	r24
     fa4:	97 f9       	bld	r25, 7
     fa6:	08 95       	ret

00000fa8 <__fp_cmp>:
     fa8:	99 0f       	add	r25, r25
     faa:	00 08       	sbc	r0, r0
     fac:	55 0f       	add	r21, r21
     fae:	aa 0b       	sbc	r26, r26
     fb0:	e0 e8       	ldi	r30, 0x80	; 128
     fb2:	fe ef       	ldi	r31, 0xFE	; 254
     fb4:	16 16       	cp	r1, r22
     fb6:	17 06       	cpc	r1, r23
     fb8:	e8 07       	cpc	r30, r24
     fba:	f9 07       	cpc	r31, r25
     fbc:	c0 f0       	brcs	.+48     	; 0xfee <__fp_cmp+0x46>
     fbe:	12 16       	cp	r1, r18
     fc0:	13 06       	cpc	r1, r19
     fc2:	e4 07       	cpc	r30, r20
     fc4:	f5 07       	cpc	r31, r21
     fc6:	98 f0       	brcs	.+38     	; 0xfee <__fp_cmp+0x46>
     fc8:	62 1b       	sub	r22, r18
     fca:	73 0b       	sbc	r23, r19
     fcc:	84 0b       	sbc	r24, r20
     fce:	95 0b       	sbc	r25, r21
     fd0:	39 f4       	brne	.+14     	; 0xfe0 <__fp_cmp+0x38>
     fd2:	0a 26       	eor	r0, r26
     fd4:	61 f0       	breq	.+24     	; 0xfee <__fp_cmp+0x46>
     fd6:	23 2b       	or	r18, r19
     fd8:	24 2b       	or	r18, r20
     fda:	25 2b       	or	r18, r21
     fdc:	21 f4       	brne	.+8      	; 0xfe6 <__fp_cmp+0x3e>
     fde:	08 95       	ret
     fe0:	0a 26       	eor	r0, r26
     fe2:	09 f4       	brne	.+2      	; 0xfe6 <__fp_cmp+0x3e>
     fe4:	a1 40       	sbci	r26, 0x01	; 1
     fe6:	a6 95       	lsr	r26
     fe8:	8f ef       	ldi	r24, 0xFF	; 255
     fea:	81 1d       	adc	r24, r1
     fec:	81 1d       	adc	r24, r1
     fee:	08 95       	ret

00000ff0 <__fp_inf>:
     ff0:	97 f9       	bld	r25, 7
     ff2:	9f 67       	ori	r25, 0x7F	; 127
     ff4:	80 e8       	ldi	r24, 0x80	; 128
     ff6:	70 e0       	ldi	r23, 0x00	; 0
     ff8:	60 e0       	ldi	r22, 0x00	; 0
     ffa:	08 95       	ret

00000ffc <__fp_nan>:
     ffc:	9f ef       	ldi	r25, 0xFF	; 255
     ffe:	80 ec       	ldi	r24, 0xC0	; 192
    1000:	08 95       	ret

00001002 <__fp_pscA>:
    1002:	00 24       	eor	r0, r0
    1004:	0a 94       	dec	r0
    1006:	16 16       	cp	r1, r22
    1008:	17 06       	cpc	r1, r23
    100a:	18 06       	cpc	r1, r24
    100c:	09 06       	cpc	r0, r25
    100e:	08 95       	ret

00001010 <__fp_pscB>:
    1010:	00 24       	eor	r0, r0
    1012:	0a 94       	dec	r0
    1014:	12 16       	cp	r1, r18
    1016:	13 06       	cpc	r1, r19
    1018:	14 06       	cpc	r1, r20
    101a:	05 06       	cpc	r0, r21
    101c:	08 95       	ret

0000101e <__fp_round>:
    101e:	09 2e       	mov	r0, r25
    1020:	03 94       	inc	r0
    1022:	00 0c       	add	r0, r0
    1024:	11 f4       	brne	.+4      	; 0x102a <__fp_round+0xc>
    1026:	88 23       	and	r24, r24
    1028:	52 f0       	brmi	.+20     	; 0x103e <__fp_round+0x20>
    102a:	bb 0f       	add	r27, r27
    102c:	40 f4       	brcc	.+16     	; 0x103e <__fp_round+0x20>
    102e:	bf 2b       	or	r27, r31
    1030:	11 f4       	brne	.+4      	; 0x1036 <__fp_round+0x18>
    1032:	60 ff       	sbrs	r22, 0
    1034:	04 c0       	rjmp	.+8      	; 0x103e <__fp_round+0x20>
    1036:	6f 5f       	subi	r22, 0xFF	; 255
    1038:	7f 4f       	sbci	r23, 0xFF	; 255
    103a:	8f 4f       	sbci	r24, 0xFF	; 255
    103c:	9f 4f       	sbci	r25, 0xFF	; 255
    103e:	08 95       	ret

00001040 <__fp_split3>:
    1040:	57 fd       	sbrc	r21, 7
    1042:	90 58       	subi	r25, 0x80	; 128
    1044:	44 0f       	add	r20, r20
    1046:	55 1f       	adc	r21, r21
    1048:	59 f0       	breq	.+22     	; 0x1060 <__fp_splitA+0x10>
    104a:	5f 3f       	cpi	r21, 0xFF	; 255
    104c:	71 f0       	breq	.+28     	; 0x106a <__fp_splitA+0x1a>
    104e:	47 95       	ror	r20

00001050 <__fp_splitA>:
    1050:	88 0f       	add	r24, r24
    1052:	97 fb       	bst	r25, 7
    1054:	99 1f       	adc	r25, r25
    1056:	61 f0       	breq	.+24     	; 0x1070 <__fp_splitA+0x20>
    1058:	9f 3f       	cpi	r25, 0xFF	; 255
    105a:	79 f0       	breq	.+30     	; 0x107a <__fp_splitA+0x2a>
    105c:	87 95       	ror	r24
    105e:	08 95       	ret
    1060:	12 16       	cp	r1, r18
    1062:	13 06       	cpc	r1, r19
    1064:	14 06       	cpc	r1, r20
    1066:	55 1f       	adc	r21, r21
    1068:	f2 cf       	rjmp	.-28     	; 0x104e <__fp_split3+0xe>
    106a:	46 95       	lsr	r20
    106c:	f1 df       	rcall	.-30     	; 0x1050 <__fp_splitA>
    106e:	08 c0       	rjmp	.+16     	; 0x1080 <__fp_splitA+0x30>
    1070:	16 16       	cp	r1, r22
    1072:	17 06       	cpc	r1, r23
    1074:	18 06       	cpc	r1, r24
    1076:	99 1f       	adc	r25, r25
    1078:	f1 cf       	rjmp	.-30     	; 0x105c <__fp_splitA+0xc>
    107a:	86 95       	lsr	r24
    107c:	71 05       	cpc	r23, r1
    107e:	61 05       	cpc	r22, r1
    1080:	08 94       	sec
    1082:	08 95       	ret

00001084 <__fp_zero>:
    1084:	e8 94       	clt

00001086 <__fp_szero>:
    1086:	bb 27       	eor	r27, r27
    1088:	66 27       	eor	r22, r22
    108a:	77 27       	eor	r23, r23
    108c:	cb 01       	movw	r24, r22
    108e:	97 f9       	bld	r25, 7
    1090:	08 95       	ret

00001092 <__gesf2>:
    1092:	8a df       	rcall	.-236    	; 0xfa8 <__fp_cmp>
    1094:	08 f4       	brcc	.+2      	; 0x1098 <__gesf2+0x6>
    1096:	8f ef       	ldi	r24, 0xFF	; 255
    1098:	08 95       	ret

0000109a <__mulsf3>:
    109a:	0b d0       	rcall	.+22     	; 0x10b2 <__mulsf3x>
    109c:	c0 cf       	rjmp	.-128    	; 0x101e <__fp_round>
    109e:	b1 df       	rcall	.-158    	; 0x1002 <__fp_pscA>
    10a0:	28 f0       	brcs	.+10     	; 0x10ac <__mulsf3+0x12>
    10a2:	b6 df       	rcall	.-148    	; 0x1010 <__fp_pscB>
    10a4:	18 f0       	brcs	.+6      	; 0x10ac <__mulsf3+0x12>
    10a6:	95 23       	and	r25, r21
    10a8:	09 f0       	breq	.+2      	; 0x10ac <__mulsf3+0x12>
    10aa:	a2 cf       	rjmp	.-188    	; 0xff0 <__fp_inf>
    10ac:	a7 cf       	rjmp	.-178    	; 0xffc <__fp_nan>
    10ae:	11 24       	eor	r1, r1
    10b0:	ea cf       	rjmp	.-44     	; 0x1086 <__fp_szero>

000010b2 <__mulsf3x>:
    10b2:	c6 df       	rcall	.-116    	; 0x1040 <__fp_split3>
    10b4:	a0 f3       	brcs	.-24     	; 0x109e <__mulsf3+0x4>

000010b6 <__mulsf3_pse>:
    10b6:	95 9f       	mul	r25, r21
    10b8:	d1 f3       	breq	.-12     	; 0x10ae <__mulsf3+0x14>
    10ba:	95 0f       	add	r25, r21
    10bc:	50 e0       	ldi	r21, 0x00	; 0
    10be:	55 1f       	adc	r21, r21
    10c0:	62 9f       	mul	r22, r18
    10c2:	f0 01       	movw	r30, r0
    10c4:	72 9f       	mul	r23, r18
    10c6:	bb 27       	eor	r27, r27
    10c8:	f0 0d       	add	r31, r0
    10ca:	b1 1d       	adc	r27, r1
    10cc:	63 9f       	mul	r22, r19
    10ce:	aa 27       	eor	r26, r26
    10d0:	f0 0d       	add	r31, r0
    10d2:	b1 1d       	adc	r27, r1
    10d4:	aa 1f       	adc	r26, r26
    10d6:	64 9f       	mul	r22, r20
    10d8:	66 27       	eor	r22, r22
    10da:	b0 0d       	add	r27, r0
    10dc:	a1 1d       	adc	r26, r1
    10de:	66 1f       	adc	r22, r22
    10e0:	82 9f       	mul	r24, r18
    10e2:	22 27       	eor	r18, r18
    10e4:	b0 0d       	add	r27, r0
    10e6:	a1 1d       	adc	r26, r1
    10e8:	62 1f       	adc	r22, r18
    10ea:	73 9f       	mul	r23, r19
    10ec:	b0 0d       	add	r27, r0
    10ee:	a1 1d       	adc	r26, r1
    10f0:	62 1f       	adc	r22, r18
    10f2:	83 9f       	mul	r24, r19
    10f4:	a0 0d       	add	r26, r0
    10f6:	61 1d       	adc	r22, r1
    10f8:	22 1f       	adc	r18, r18
    10fa:	74 9f       	mul	r23, r20
    10fc:	33 27       	eor	r19, r19
    10fe:	a0 0d       	add	r26, r0
    1100:	61 1d       	adc	r22, r1
    1102:	23 1f       	adc	r18, r19
    1104:	84 9f       	mul	r24, r20
    1106:	60 0d       	add	r22, r0
    1108:	21 1d       	adc	r18, r1
    110a:	82 2f       	mov	r24, r18
    110c:	76 2f       	mov	r23, r22
    110e:	6a 2f       	mov	r22, r26
    1110:	11 24       	eor	r1, r1
    1112:	9f 57       	subi	r25, 0x7F	; 127
    1114:	50 40       	sbci	r21, 0x00	; 0
    1116:	8a f0       	brmi	.+34     	; 0x113a <__mulsf3_pse+0x84>
    1118:	e1 f0       	breq	.+56     	; 0x1152 <__mulsf3_pse+0x9c>
    111a:	88 23       	and	r24, r24
    111c:	4a f0       	brmi	.+18     	; 0x1130 <__mulsf3_pse+0x7a>
    111e:	ee 0f       	add	r30, r30
    1120:	ff 1f       	adc	r31, r31
    1122:	bb 1f       	adc	r27, r27
    1124:	66 1f       	adc	r22, r22
    1126:	77 1f       	adc	r23, r23
    1128:	88 1f       	adc	r24, r24
    112a:	91 50       	subi	r25, 0x01	; 1
    112c:	50 40       	sbci	r21, 0x00	; 0
    112e:	a9 f7       	brne	.-22     	; 0x111a <__mulsf3_pse+0x64>
    1130:	9e 3f       	cpi	r25, 0xFE	; 254
    1132:	51 05       	cpc	r21, r1
    1134:	70 f0       	brcs	.+28     	; 0x1152 <__mulsf3_pse+0x9c>
    1136:	5c cf       	rjmp	.-328    	; 0xff0 <__fp_inf>
    1138:	a6 cf       	rjmp	.-180    	; 0x1086 <__fp_szero>
    113a:	5f 3f       	cpi	r21, 0xFF	; 255
    113c:	ec f3       	brlt	.-6      	; 0x1138 <__mulsf3_pse+0x82>
    113e:	98 3e       	cpi	r25, 0xE8	; 232
    1140:	dc f3       	brlt	.-10     	; 0x1138 <__mulsf3_pse+0x82>
    1142:	86 95       	lsr	r24
    1144:	77 95       	ror	r23
    1146:	67 95       	ror	r22
    1148:	b7 95       	ror	r27
    114a:	f7 95       	ror	r31
    114c:	e7 95       	ror	r30
    114e:	9f 5f       	subi	r25, 0xFF	; 255
    1150:	c1 f7       	brne	.-16     	; 0x1142 <__mulsf3_pse+0x8c>
    1152:	fe 2b       	or	r31, r30
    1154:	88 0f       	add	r24, r24
    1156:	91 1d       	adc	r25, r1
    1158:	96 95       	lsr	r25
    115a:	87 95       	ror	r24
    115c:	97 f9       	bld	r25, 7
    115e:	08 95       	ret

00001160 <printf>:
    1160:	cf 93       	push	r28
    1162:	df 93       	push	r29
    1164:	cd b7       	in	r28, 0x3d	; 61
    1166:	de b7       	in	r29, 0x3e	; 62
    1168:	fe 01       	movw	r30, r28
    116a:	36 96       	adiw	r30, 0x06	; 6
    116c:	61 91       	ld	r22, Z+
    116e:	71 91       	ld	r23, Z+
    1170:	af 01       	movw	r20, r30
    1172:	80 91 89 02 	lds	r24, 0x0289
    1176:	90 91 8a 02 	lds	r25, 0x028A
    117a:	30 d0       	rcall	.+96     	; 0x11dc <vfprintf>
    117c:	df 91       	pop	r29
    117e:	cf 91       	pop	r28
    1180:	08 95       	ret

00001182 <puts>:
    1182:	0f 93       	push	r16
    1184:	1f 93       	push	r17
    1186:	cf 93       	push	r28
    1188:	df 93       	push	r29
    118a:	e0 91 89 02 	lds	r30, 0x0289
    118e:	f0 91 8a 02 	lds	r31, 0x028A
    1192:	23 81       	ldd	r18, Z+3	; 0x03
    1194:	21 ff       	sbrs	r18, 1
    1196:	1b c0       	rjmp	.+54     	; 0x11ce <puts+0x4c>
    1198:	ec 01       	movw	r28, r24
    119a:	00 e0       	ldi	r16, 0x00	; 0
    119c:	10 e0       	ldi	r17, 0x00	; 0
    119e:	89 91       	ld	r24, Y+
    11a0:	60 91 89 02 	lds	r22, 0x0289
    11a4:	70 91 8a 02 	lds	r23, 0x028A
    11a8:	db 01       	movw	r26, r22
    11aa:	18 96       	adiw	r26, 0x08	; 8
    11ac:	ed 91       	ld	r30, X+
    11ae:	fc 91       	ld	r31, X
    11b0:	19 97       	sbiw	r26, 0x09	; 9
    11b2:	88 23       	and	r24, r24
    11b4:	31 f0       	breq	.+12     	; 0x11c2 <puts+0x40>
    11b6:	19 95       	eicall
    11b8:	89 2b       	or	r24, r25
    11ba:	89 f3       	breq	.-30     	; 0x119e <puts+0x1c>
    11bc:	0f ef       	ldi	r16, 0xFF	; 255
    11be:	1f ef       	ldi	r17, 0xFF	; 255
    11c0:	ee cf       	rjmp	.-36     	; 0x119e <puts+0x1c>
    11c2:	8a e0       	ldi	r24, 0x0A	; 10
    11c4:	19 95       	eicall
    11c6:	89 2b       	or	r24, r25
    11c8:	11 f4       	brne	.+4      	; 0x11ce <puts+0x4c>
    11ca:	c8 01       	movw	r24, r16
    11cc:	02 c0       	rjmp	.+4      	; 0x11d2 <puts+0x50>
    11ce:	8f ef       	ldi	r24, 0xFF	; 255
    11d0:	9f ef       	ldi	r25, 0xFF	; 255
    11d2:	df 91       	pop	r29
    11d4:	cf 91       	pop	r28
    11d6:	1f 91       	pop	r17
    11d8:	0f 91       	pop	r16
    11da:	08 95       	ret

000011dc <vfprintf>:
    11dc:	2f 92       	push	r2
    11de:	3f 92       	push	r3
    11e0:	4f 92       	push	r4
    11e2:	5f 92       	push	r5
    11e4:	6f 92       	push	r6
    11e6:	7f 92       	push	r7
    11e8:	8f 92       	push	r8
    11ea:	9f 92       	push	r9
    11ec:	af 92       	push	r10
    11ee:	bf 92       	push	r11
    11f0:	cf 92       	push	r12
    11f2:	df 92       	push	r13
    11f4:	ef 92       	push	r14
    11f6:	ff 92       	push	r15
    11f8:	0f 93       	push	r16
    11fa:	1f 93       	push	r17
    11fc:	cf 93       	push	r28
    11fe:	df 93       	push	r29
    1200:	cd b7       	in	r28, 0x3d	; 61
    1202:	de b7       	in	r29, 0x3e	; 62
    1204:	2c 97       	sbiw	r28, 0x0c	; 12
    1206:	0f b6       	in	r0, 0x3f	; 63
    1208:	f8 94       	cli
    120a:	de bf       	out	0x3e, r29	; 62
    120c:	0f be       	out	0x3f, r0	; 63
    120e:	cd bf       	out	0x3d, r28	; 61
    1210:	7c 01       	movw	r14, r24
    1212:	6b 01       	movw	r12, r22
    1214:	8a 01       	movw	r16, r20
    1216:	fc 01       	movw	r30, r24
    1218:	17 82       	std	Z+7, r1	; 0x07
    121a:	16 82       	std	Z+6, r1	; 0x06
    121c:	83 81       	ldd	r24, Z+3	; 0x03
    121e:	81 ff       	sbrs	r24, 1
    1220:	b0 c1       	rjmp	.+864    	; 0x1582 <vfprintf+0x3a6>
    1222:	ce 01       	movw	r24, r28
    1224:	01 96       	adiw	r24, 0x01	; 1
    1226:	4c 01       	movw	r8, r24
    1228:	f7 01       	movw	r30, r14
    122a:	93 81       	ldd	r25, Z+3	; 0x03
    122c:	f6 01       	movw	r30, r12
    122e:	93 fd       	sbrc	r25, 3
    1230:	85 91       	lpm	r24, Z+
    1232:	93 ff       	sbrs	r25, 3
    1234:	81 91       	ld	r24, Z+
    1236:	6f 01       	movw	r12, r30
    1238:	88 23       	and	r24, r24
    123a:	09 f4       	brne	.+2      	; 0x123e <vfprintf+0x62>
    123c:	9e c1       	rjmp	.+828    	; 0x157a <vfprintf+0x39e>
    123e:	85 32       	cpi	r24, 0x25	; 37
    1240:	39 f4       	brne	.+14     	; 0x1250 <vfprintf+0x74>
    1242:	93 fd       	sbrc	r25, 3
    1244:	85 91       	lpm	r24, Z+
    1246:	93 ff       	sbrs	r25, 3
    1248:	81 91       	ld	r24, Z+
    124a:	6f 01       	movw	r12, r30
    124c:	85 32       	cpi	r24, 0x25	; 37
    124e:	21 f4       	brne	.+8      	; 0x1258 <vfprintf+0x7c>
    1250:	b7 01       	movw	r22, r14
    1252:	90 e0       	ldi	r25, 0x00	; 0
    1254:	c7 d1       	rcall	.+910    	; 0x15e4 <fputc>
    1256:	e8 cf       	rjmp	.-48     	; 0x1228 <vfprintf+0x4c>
    1258:	51 2c       	mov	r5, r1
    125a:	31 2c       	mov	r3, r1
    125c:	20 e0       	ldi	r18, 0x00	; 0
    125e:	20 32       	cpi	r18, 0x20	; 32
    1260:	a0 f4       	brcc	.+40     	; 0x128a <vfprintf+0xae>
    1262:	8b 32       	cpi	r24, 0x2B	; 43
    1264:	69 f0       	breq	.+26     	; 0x1280 <vfprintf+0xa4>
    1266:	30 f4       	brcc	.+12     	; 0x1274 <vfprintf+0x98>
    1268:	80 32       	cpi	r24, 0x20	; 32
    126a:	59 f0       	breq	.+22     	; 0x1282 <vfprintf+0xa6>
    126c:	83 32       	cpi	r24, 0x23	; 35
    126e:	69 f4       	brne	.+26     	; 0x128a <vfprintf+0xae>
    1270:	20 61       	ori	r18, 0x10	; 16
    1272:	2c c0       	rjmp	.+88     	; 0x12cc <vfprintf+0xf0>
    1274:	8d 32       	cpi	r24, 0x2D	; 45
    1276:	39 f0       	breq	.+14     	; 0x1286 <vfprintf+0xaa>
    1278:	80 33       	cpi	r24, 0x30	; 48
    127a:	39 f4       	brne	.+14     	; 0x128a <vfprintf+0xae>
    127c:	21 60       	ori	r18, 0x01	; 1
    127e:	26 c0       	rjmp	.+76     	; 0x12cc <vfprintf+0xf0>
    1280:	22 60       	ori	r18, 0x02	; 2
    1282:	24 60       	ori	r18, 0x04	; 4
    1284:	23 c0       	rjmp	.+70     	; 0x12cc <vfprintf+0xf0>
    1286:	28 60       	ori	r18, 0x08	; 8
    1288:	21 c0       	rjmp	.+66     	; 0x12cc <vfprintf+0xf0>
    128a:	27 fd       	sbrc	r18, 7
    128c:	27 c0       	rjmp	.+78     	; 0x12dc <vfprintf+0x100>
    128e:	30 ed       	ldi	r19, 0xD0	; 208
    1290:	38 0f       	add	r19, r24
    1292:	3a 30       	cpi	r19, 0x0A	; 10
    1294:	78 f4       	brcc	.+30     	; 0x12b4 <vfprintf+0xd8>
    1296:	26 ff       	sbrs	r18, 6
    1298:	06 c0       	rjmp	.+12     	; 0x12a6 <vfprintf+0xca>
    129a:	fa e0       	ldi	r31, 0x0A	; 10
    129c:	5f 9e       	mul	r5, r31
    129e:	30 0d       	add	r19, r0
    12a0:	11 24       	eor	r1, r1
    12a2:	53 2e       	mov	r5, r19
    12a4:	13 c0       	rjmp	.+38     	; 0x12cc <vfprintf+0xf0>
    12a6:	8a e0       	ldi	r24, 0x0A	; 10
    12a8:	38 9e       	mul	r3, r24
    12aa:	30 0d       	add	r19, r0
    12ac:	11 24       	eor	r1, r1
    12ae:	33 2e       	mov	r3, r19
    12b0:	20 62       	ori	r18, 0x20	; 32
    12b2:	0c c0       	rjmp	.+24     	; 0x12cc <vfprintf+0xf0>
    12b4:	8e 32       	cpi	r24, 0x2E	; 46
    12b6:	21 f4       	brne	.+8      	; 0x12c0 <vfprintf+0xe4>
    12b8:	26 fd       	sbrc	r18, 6
    12ba:	5f c1       	rjmp	.+702    	; 0x157a <vfprintf+0x39e>
    12bc:	20 64       	ori	r18, 0x40	; 64
    12be:	06 c0       	rjmp	.+12     	; 0x12cc <vfprintf+0xf0>
    12c0:	8c 36       	cpi	r24, 0x6C	; 108
    12c2:	11 f4       	brne	.+4      	; 0x12c8 <vfprintf+0xec>
    12c4:	20 68       	ori	r18, 0x80	; 128
    12c6:	02 c0       	rjmp	.+4      	; 0x12cc <vfprintf+0xf0>
    12c8:	88 36       	cpi	r24, 0x68	; 104
    12ca:	41 f4       	brne	.+16     	; 0x12dc <vfprintf+0x100>
    12cc:	f6 01       	movw	r30, r12
    12ce:	93 fd       	sbrc	r25, 3
    12d0:	85 91       	lpm	r24, Z+
    12d2:	93 ff       	sbrs	r25, 3
    12d4:	81 91       	ld	r24, Z+
    12d6:	6f 01       	movw	r12, r30
    12d8:	81 11       	cpse	r24, r1
    12da:	c1 cf       	rjmp	.-126    	; 0x125e <vfprintf+0x82>
    12dc:	98 2f       	mov	r25, r24
    12de:	9f 7d       	andi	r25, 0xDF	; 223
    12e0:	95 54       	subi	r25, 0x45	; 69
    12e2:	93 30       	cpi	r25, 0x03	; 3
    12e4:	28 f4       	brcc	.+10     	; 0x12f0 <vfprintf+0x114>
    12e6:	0c 5f       	subi	r16, 0xFC	; 252
    12e8:	1f 4f       	sbci	r17, 0xFF	; 255
    12ea:	ff e3       	ldi	r31, 0x3F	; 63
    12ec:	f9 83       	std	Y+1, r31	; 0x01
    12ee:	0d c0       	rjmp	.+26     	; 0x130a <vfprintf+0x12e>
    12f0:	83 36       	cpi	r24, 0x63	; 99
    12f2:	31 f0       	breq	.+12     	; 0x1300 <vfprintf+0x124>
    12f4:	83 37       	cpi	r24, 0x73	; 115
    12f6:	71 f0       	breq	.+28     	; 0x1314 <vfprintf+0x138>
    12f8:	83 35       	cpi	r24, 0x53	; 83
    12fa:	09 f0       	breq	.+2      	; 0x12fe <vfprintf+0x122>
    12fc:	57 c0       	rjmp	.+174    	; 0x13ac <vfprintf+0x1d0>
    12fe:	21 c0       	rjmp	.+66     	; 0x1342 <vfprintf+0x166>
    1300:	f8 01       	movw	r30, r16
    1302:	80 81       	ld	r24, Z
    1304:	89 83       	std	Y+1, r24	; 0x01
    1306:	0e 5f       	subi	r16, 0xFE	; 254
    1308:	1f 4f       	sbci	r17, 0xFF	; 255
    130a:	44 24       	eor	r4, r4
    130c:	43 94       	inc	r4
    130e:	51 2c       	mov	r5, r1
    1310:	54 01       	movw	r10, r8
    1312:	14 c0       	rjmp	.+40     	; 0x133c <vfprintf+0x160>
    1314:	38 01       	movw	r6, r16
    1316:	f2 e0       	ldi	r31, 0x02	; 2
    1318:	6f 0e       	add	r6, r31
    131a:	71 1c       	adc	r7, r1
    131c:	f8 01       	movw	r30, r16
    131e:	a0 80       	ld	r10, Z
    1320:	b1 80       	ldd	r11, Z+1	; 0x01
    1322:	26 ff       	sbrs	r18, 6
    1324:	03 c0       	rjmp	.+6      	; 0x132c <vfprintf+0x150>
    1326:	65 2d       	mov	r22, r5
    1328:	70 e0       	ldi	r23, 0x00	; 0
    132a:	02 c0       	rjmp	.+4      	; 0x1330 <vfprintf+0x154>
    132c:	6f ef       	ldi	r22, 0xFF	; 255
    132e:	7f ef       	ldi	r23, 0xFF	; 255
    1330:	c5 01       	movw	r24, r10
    1332:	2c 87       	std	Y+12, r18	; 0x0c
    1334:	4c d1       	rcall	.+664    	; 0x15ce <strnlen>
    1336:	2c 01       	movw	r4, r24
    1338:	83 01       	movw	r16, r6
    133a:	2c 85       	ldd	r18, Y+12	; 0x0c
    133c:	2f 77       	andi	r18, 0x7F	; 127
    133e:	22 2e       	mov	r2, r18
    1340:	16 c0       	rjmp	.+44     	; 0x136e <vfprintf+0x192>
    1342:	38 01       	movw	r6, r16
    1344:	f2 e0       	ldi	r31, 0x02	; 2
    1346:	6f 0e       	add	r6, r31
    1348:	71 1c       	adc	r7, r1
    134a:	f8 01       	movw	r30, r16
    134c:	a0 80       	ld	r10, Z
    134e:	b1 80       	ldd	r11, Z+1	; 0x01
    1350:	26 ff       	sbrs	r18, 6
    1352:	03 c0       	rjmp	.+6      	; 0x135a <vfprintf+0x17e>
    1354:	65 2d       	mov	r22, r5
    1356:	70 e0       	ldi	r23, 0x00	; 0
    1358:	02 c0       	rjmp	.+4      	; 0x135e <vfprintf+0x182>
    135a:	6f ef       	ldi	r22, 0xFF	; 255
    135c:	7f ef       	ldi	r23, 0xFF	; 255
    135e:	c5 01       	movw	r24, r10
    1360:	2c 87       	std	Y+12, r18	; 0x0c
    1362:	2a d1       	rcall	.+596    	; 0x15b8 <strnlen_P>
    1364:	2c 01       	movw	r4, r24
    1366:	2c 85       	ldd	r18, Y+12	; 0x0c
    1368:	20 68       	ori	r18, 0x80	; 128
    136a:	22 2e       	mov	r2, r18
    136c:	83 01       	movw	r16, r6
    136e:	23 fc       	sbrc	r2, 3
    1370:	19 c0       	rjmp	.+50     	; 0x13a4 <vfprintf+0x1c8>
    1372:	83 2d       	mov	r24, r3
    1374:	90 e0       	ldi	r25, 0x00	; 0
    1376:	48 16       	cp	r4, r24
    1378:	59 06       	cpc	r5, r25
    137a:	a0 f4       	brcc	.+40     	; 0x13a4 <vfprintf+0x1c8>
    137c:	b7 01       	movw	r22, r14
    137e:	80 e2       	ldi	r24, 0x20	; 32
    1380:	90 e0       	ldi	r25, 0x00	; 0
    1382:	30 d1       	rcall	.+608    	; 0x15e4 <fputc>
    1384:	3a 94       	dec	r3
    1386:	f5 cf       	rjmp	.-22     	; 0x1372 <vfprintf+0x196>
    1388:	f5 01       	movw	r30, r10
    138a:	27 fc       	sbrc	r2, 7
    138c:	85 91       	lpm	r24, Z+
    138e:	27 fe       	sbrs	r2, 7
    1390:	81 91       	ld	r24, Z+
    1392:	5f 01       	movw	r10, r30
    1394:	b7 01       	movw	r22, r14
    1396:	90 e0       	ldi	r25, 0x00	; 0
    1398:	25 d1       	rcall	.+586    	; 0x15e4 <fputc>
    139a:	31 10       	cpse	r3, r1
    139c:	3a 94       	dec	r3
    139e:	f1 e0       	ldi	r31, 0x01	; 1
    13a0:	4f 1a       	sub	r4, r31
    13a2:	51 08       	sbc	r5, r1
    13a4:	41 14       	cp	r4, r1
    13a6:	51 04       	cpc	r5, r1
    13a8:	79 f7       	brne	.-34     	; 0x1388 <vfprintf+0x1ac>
    13aa:	de c0       	rjmp	.+444    	; 0x1568 <vfprintf+0x38c>
    13ac:	84 36       	cpi	r24, 0x64	; 100
    13ae:	11 f0       	breq	.+4      	; 0x13b4 <vfprintf+0x1d8>
    13b0:	89 36       	cpi	r24, 0x69	; 105
    13b2:	31 f5       	brne	.+76     	; 0x1400 <vfprintf+0x224>
    13b4:	f8 01       	movw	r30, r16
    13b6:	27 ff       	sbrs	r18, 7
    13b8:	07 c0       	rjmp	.+14     	; 0x13c8 <vfprintf+0x1ec>
    13ba:	60 81       	ld	r22, Z
    13bc:	71 81       	ldd	r23, Z+1	; 0x01
    13be:	82 81       	ldd	r24, Z+2	; 0x02
    13c0:	93 81       	ldd	r25, Z+3	; 0x03
    13c2:	0c 5f       	subi	r16, 0xFC	; 252
    13c4:	1f 4f       	sbci	r17, 0xFF	; 255
    13c6:	08 c0       	rjmp	.+16     	; 0x13d8 <vfprintf+0x1fc>
    13c8:	60 81       	ld	r22, Z
    13ca:	71 81       	ldd	r23, Z+1	; 0x01
    13cc:	88 27       	eor	r24, r24
    13ce:	77 fd       	sbrc	r23, 7
    13d0:	80 95       	com	r24
    13d2:	98 2f       	mov	r25, r24
    13d4:	0e 5f       	subi	r16, 0xFE	; 254
    13d6:	1f 4f       	sbci	r17, 0xFF	; 255
    13d8:	2f 76       	andi	r18, 0x6F	; 111
    13da:	b2 2e       	mov	r11, r18
    13dc:	97 ff       	sbrs	r25, 7
    13de:	09 c0       	rjmp	.+18     	; 0x13f2 <vfprintf+0x216>
    13e0:	90 95       	com	r25
    13e2:	80 95       	com	r24
    13e4:	70 95       	com	r23
    13e6:	61 95       	neg	r22
    13e8:	7f 4f       	sbci	r23, 0xFF	; 255
    13ea:	8f 4f       	sbci	r24, 0xFF	; 255
    13ec:	9f 4f       	sbci	r25, 0xFF	; 255
    13ee:	20 68       	ori	r18, 0x80	; 128
    13f0:	b2 2e       	mov	r11, r18
    13f2:	2a e0       	ldi	r18, 0x0A	; 10
    13f4:	30 e0       	ldi	r19, 0x00	; 0
    13f6:	a4 01       	movw	r20, r8
    13f8:	27 d1       	rcall	.+590    	; 0x1648 <__ultoa_invert>
    13fa:	a8 2e       	mov	r10, r24
    13fc:	a8 18       	sub	r10, r8
    13fe:	43 c0       	rjmp	.+134    	; 0x1486 <vfprintf+0x2aa>
    1400:	85 37       	cpi	r24, 0x75	; 117
    1402:	29 f4       	brne	.+10     	; 0x140e <vfprintf+0x232>
    1404:	2f 7e       	andi	r18, 0xEF	; 239
    1406:	b2 2e       	mov	r11, r18
    1408:	2a e0       	ldi	r18, 0x0A	; 10
    140a:	30 e0       	ldi	r19, 0x00	; 0
    140c:	25 c0       	rjmp	.+74     	; 0x1458 <vfprintf+0x27c>
    140e:	f2 2f       	mov	r31, r18
    1410:	f9 7f       	andi	r31, 0xF9	; 249
    1412:	bf 2e       	mov	r11, r31
    1414:	8f 36       	cpi	r24, 0x6F	; 111
    1416:	c1 f0       	breq	.+48     	; 0x1448 <vfprintf+0x26c>
    1418:	18 f4       	brcc	.+6      	; 0x1420 <vfprintf+0x244>
    141a:	88 35       	cpi	r24, 0x58	; 88
    141c:	79 f0       	breq	.+30     	; 0x143c <vfprintf+0x260>
    141e:	ad c0       	rjmp	.+346    	; 0x157a <vfprintf+0x39e>
    1420:	80 37       	cpi	r24, 0x70	; 112
    1422:	19 f0       	breq	.+6      	; 0x142a <vfprintf+0x24e>
    1424:	88 37       	cpi	r24, 0x78	; 120
    1426:	21 f0       	breq	.+8      	; 0x1430 <vfprintf+0x254>
    1428:	a8 c0       	rjmp	.+336    	; 0x157a <vfprintf+0x39e>
    142a:	2f 2f       	mov	r18, r31
    142c:	20 61       	ori	r18, 0x10	; 16
    142e:	b2 2e       	mov	r11, r18
    1430:	b4 fe       	sbrs	r11, 4
    1432:	0d c0       	rjmp	.+26     	; 0x144e <vfprintf+0x272>
    1434:	8b 2d       	mov	r24, r11
    1436:	84 60       	ori	r24, 0x04	; 4
    1438:	b8 2e       	mov	r11, r24
    143a:	09 c0       	rjmp	.+18     	; 0x144e <vfprintf+0x272>
    143c:	24 ff       	sbrs	r18, 4
    143e:	0a c0       	rjmp	.+20     	; 0x1454 <vfprintf+0x278>
    1440:	9f 2f       	mov	r25, r31
    1442:	96 60       	ori	r25, 0x06	; 6
    1444:	b9 2e       	mov	r11, r25
    1446:	06 c0       	rjmp	.+12     	; 0x1454 <vfprintf+0x278>
    1448:	28 e0       	ldi	r18, 0x08	; 8
    144a:	30 e0       	ldi	r19, 0x00	; 0
    144c:	05 c0       	rjmp	.+10     	; 0x1458 <vfprintf+0x27c>
    144e:	20 e1       	ldi	r18, 0x10	; 16
    1450:	30 e0       	ldi	r19, 0x00	; 0
    1452:	02 c0       	rjmp	.+4      	; 0x1458 <vfprintf+0x27c>
    1454:	20 e1       	ldi	r18, 0x10	; 16
    1456:	32 e0       	ldi	r19, 0x02	; 2
    1458:	f8 01       	movw	r30, r16
    145a:	b7 fe       	sbrs	r11, 7
    145c:	07 c0       	rjmp	.+14     	; 0x146c <vfprintf+0x290>
    145e:	60 81       	ld	r22, Z
    1460:	71 81       	ldd	r23, Z+1	; 0x01
    1462:	82 81       	ldd	r24, Z+2	; 0x02
    1464:	93 81       	ldd	r25, Z+3	; 0x03
    1466:	0c 5f       	subi	r16, 0xFC	; 252
    1468:	1f 4f       	sbci	r17, 0xFF	; 255
    146a:	06 c0       	rjmp	.+12     	; 0x1478 <vfprintf+0x29c>
    146c:	60 81       	ld	r22, Z
    146e:	71 81       	ldd	r23, Z+1	; 0x01
    1470:	80 e0       	ldi	r24, 0x00	; 0
    1472:	90 e0       	ldi	r25, 0x00	; 0
    1474:	0e 5f       	subi	r16, 0xFE	; 254
    1476:	1f 4f       	sbci	r17, 0xFF	; 255
    1478:	a4 01       	movw	r20, r8
    147a:	e6 d0       	rcall	.+460    	; 0x1648 <__ultoa_invert>
    147c:	a8 2e       	mov	r10, r24
    147e:	a8 18       	sub	r10, r8
    1480:	fb 2d       	mov	r31, r11
    1482:	ff 77       	andi	r31, 0x7F	; 127
    1484:	bf 2e       	mov	r11, r31
    1486:	b6 fe       	sbrs	r11, 6
    1488:	0b c0       	rjmp	.+22     	; 0x14a0 <vfprintf+0x2c4>
    148a:	2b 2d       	mov	r18, r11
    148c:	2e 7f       	andi	r18, 0xFE	; 254
    148e:	a5 14       	cp	r10, r5
    1490:	50 f4       	brcc	.+20     	; 0x14a6 <vfprintf+0x2ca>
    1492:	b4 fe       	sbrs	r11, 4
    1494:	0a c0       	rjmp	.+20     	; 0x14aa <vfprintf+0x2ce>
    1496:	b2 fc       	sbrc	r11, 2
    1498:	08 c0       	rjmp	.+16     	; 0x14aa <vfprintf+0x2ce>
    149a:	2b 2d       	mov	r18, r11
    149c:	2e 7e       	andi	r18, 0xEE	; 238
    149e:	05 c0       	rjmp	.+10     	; 0x14aa <vfprintf+0x2ce>
    14a0:	7a 2c       	mov	r7, r10
    14a2:	2b 2d       	mov	r18, r11
    14a4:	03 c0       	rjmp	.+6      	; 0x14ac <vfprintf+0x2d0>
    14a6:	7a 2c       	mov	r7, r10
    14a8:	01 c0       	rjmp	.+2      	; 0x14ac <vfprintf+0x2d0>
    14aa:	75 2c       	mov	r7, r5
    14ac:	24 ff       	sbrs	r18, 4
    14ae:	0d c0       	rjmp	.+26     	; 0x14ca <vfprintf+0x2ee>
    14b0:	fe 01       	movw	r30, r28
    14b2:	ea 0d       	add	r30, r10
    14b4:	f1 1d       	adc	r31, r1
    14b6:	80 81       	ld	r24, Z
    14b8:	80 33       	cpi	r24, 0x30	; 48
    14ba:	11 f4       	brne	.+4      	; 0x14c0 <vfprintf+0x2e4>
    14bc:	29 7e       	andi	r18, 0xE9	; 233
    14be:	09 c0       	rjmp	.+18     	; 0x14d2 <vfprintf+0x2f6>
    14c0:	22 ff       	sbrs	r18, 2
    14c2:	06 c0       	rjmp	.+12     	; 0x14d0 <vfprintf+0x2f4>
    14c4:	73 94       	inc	r7
    14c6:	73 94       	inc	r7
    14c8:	04 c0       	rjmp	.+8      	; 0x14d2 <vfprintf+0x2f6>
    14ca:	82 2f       	mov	r24, r18
    14cc:	86 78       	andi	r24, 0x86	; 134
    14ce:	09 f0       	breq	.+2      	; 0x14d2 <vfprintf+0x2f6>
    14d0:	73 94       	inc	r7
    14d2:	23 fd       	sbrc	r18, 3
    14d4:	12 c0       	rjmp	.+36     	; 0x14fa <vfprintf+0x31e>
    14d6:	20 ff       	sbrs	r18, 0
    14d8:	06 c0       	rjmp	.+12     	; 0x14e6 <vfprintf+0x30a>
    14da:	5a 2c       	mov	r5, r10
    14dc:	73 14       	cp	r7, r3
    14de:	18 f4       	brcc	.+6      	; 0x14e6 <vfprintf+0x30a>
    14e0:	53 0c       	add	r5, r3
    14e2:	57 18       	sub	r5, r7
    14e4:	73 2c       	mov	r7, r3
    14e6:	73 14       	cp	r7, r3
    14e8:	60 f4       	brcc	.+24     	; 0x1502 <vfprintf+0x326>
    14ea:	b7 01       	movw	r22, r14
    14ec:	80 e2       	ldi	r24, 0x20	; 32
    14ee:	90 e0       	ldi	r25, 0x00	; 0
    14f0:	2c 87       	std	Y+12, r18	; 0x0c
    14f2:	78 d0       	rcall	.+240    	; 0x15e4 <fputc>
    14f4:	73 94       	inc	r7
    14f6:	2c 85       	ldd	r18, Y+12	; 0x0c
    14f8:	f6 cf       	rjmp	.-20     	; 0x14e6 <vfprintf+0x30a>
    14fa:	73 14       	cp	r7, r3
    14fc:	10 f4       	brcc	.+4      	; 0x1502 <vfprintf+0x326>
    14fe:	37 18       	sub	r3, r7
    1500:	01 c0       	rjmp	.+2      	; 0x1504 <vfprintf+0x328>
    1502:	31 2c       	mov	r3, r1
    1504:	24 ff       	sbrs	r18, 4
    1506:	11 c0       	rjmp	.+34     	; 0x152a <vfprintf+0x34e>
    1508:	b7 01       	movw	r22, r14
    150a:	80 e3       	ldi	r24, 0x30	; 48
    150c:	90 e0       	ldi	r25, 0x00	; 0
    150e:	2c 87       	std	Y+12, r18	; 0x0c
    1510:	69 d0       	rcall	.+210    	; 0x15e4 <fputc>
    1512:	2c 85       	ldd	r18, Y+12	; 0x0c
    1514:	22 ff       	sbrs	r18, 2
    1516:	16 c0       	rjmp	.+44     	; 0x1544 <vfprintf+0x368>
    1518:	21 ff       	sbrs	r18, 1
    151a:	03 c0       	rjmp	.+6      	; 0x1522 <vfprintf+0x346>
    151c:	88 e5       	ldi	r24, 0x58	; 88
    151e:	90 e0       	ldi	r25, 0x00	; 0
    1520:	02 c0       	rjmp	.+4      	; 0x1526 <vfprintf+0x34a>
    1522:	88 e7       	ldi	r24, 0x78	; 120
    1524:	90 e0       	ldi	r25, 0x00	; 0
    1526:	b7 01       	movw	r22, r14
    1528:	0c c0       	rjmp	.+24     	; 0x1542 <vfprintf+0x366>
    152a:	82 2f       	mov	r24, r18
    152c:	86 78       	andi	r24, 0x86	; 134
    152e:	51 f0       	breq	.+20     	; 0x1544 <vfprintf+0x368>
    1530:	21 fd       	sbrc	r18, 1
    1532:	02 c0       	rjmp	.+4      	; 0x1538 <vfprintf+0x35c>
    1534:	80 e2       	ldi	r24, 0x20	; 32
    1536:	01 c0       	rjmp	.+2      	; 0x153a <vfprintf+0x35e>
    1538:	8b e2       	ldi	r24, 0x2B	; 43
    153a:	27 fd       	sbrc	r18, 7
    153c:	8d e2       	ldi	r24, 0x2D	; 45
    153e:	b7 01       	movw	r22, r14
    1540:	90 e0       	ldi	r25, 0x00	; 0
    1542:	50 d0       	rcall	.+160    	; 0x15e4 <fputc>
    1544:	a5 14       	cp	r10, r5
    1546:	30 f4       	brcc	.+12     	; 0x1554 <vfprintf+0x378>
    1548:	b7 01       	movw	r22, r14
    154a:	80 e3       	ldi	r24, 0x30	; 48
    154c:	90 e0       	ldi	r25, 0x00	; 0
    154e:	4a d0       	rcall	.+148    	; 0x15e4 <fputc>
    1550:	5a 94       	dec	r5
    1552:	f8 cf       	rjmp	.-16     	; 0x1544 <vfprintf+0x368>
    1554:	aa 94       	dec	r10
    1556:	f4 01       	movw	r30, r8
    1558:	ea 0d       	add	r30, r10
    155a:	f1 1d       	adc	r31, r1
    155c:	80 81       	ld	r24, Z
    155e:	b7 01       	movw	r22, r14
    1560:	90 e0       	ldi	r25, 0x00	; 0
    1562:	40 d0       	rcall	.+128    	; 0x15e4 <fputc>
    1564:	a1 10       	cpse	r10, r1
    1566:	f6 cf       	rjmp	.-20     	; 0x1554 <vfprintf+0x378>
    1568:	33 20       	and	r3, r3
    156a:	09 f4       	brne	.+2      	; 0x156e <vfprintf+0x392>
    156c:	5d ce       	rjmp	.-838    	; 0x1228 <vfprintf+0x4c>
    156e:	b7 01       	movw	r22, r14
    1570:	80 e2       	ldi	r24, 0x20	; 32
    1572:	90 e0       	ldi	r25, 0x00	; 0
    1574:	37 d0       	rcall	.+110    	; 0x15e4 <fputc>
    1576:	3a 94       	dec	r3
    1578:	f7 cf       	rjmp	.-18     	; 0x1568 <vfprintf+0x38c>
    157a:	f7 01       	movw	r30, r14
    157c:	86 81       	ldd	r24, Z+6	; 0x06
    157e:	97 81       	ldd	r25, Z+7	; 0x07
    1580:	02 c0       	rjmp	.+4      	; 0x1586 <vfprintf+0x3aa>
    1582:	8f ef       	ldi	r24, 0xFF	; 255
    1584:	9f ef       	ldi	r25, 0xFF	; 255
    1586:	2c 96       	adiw	r28, 0x0c	; 12
    1588:	0f b6       	in	r0, 0x3f	; 63
    158a:	f8 94       	cli
    158c:	de bf       	out	0x3e, r29	; 62
    158e:	0f be       	out	0x3f, r0	; 63
    1590:	cd bf       	out	0x3d, r28	; 61
    1592:	df 91       	pop	r29
    1594:	cf 91       	pop	r28
    1596:	1f 91       	pop	r17
    1598:	0f 91       	pop	r16
    159a:	ff 90       	pop	r15
    159c:	ef 90       	pop	r14
    159e:	df 90       	pop	r13
    15a0:	cf 90       	pop	r12
    15a2:	bf 90       	pop	r11
    15a4:	af 90       	pop	r10
    15a6:	9f 90       	pop	r9
    15a8:	8f 90       	pop	r8
    15aa:	7f 90       	pop	r7
    15ac:	6f 90       	pop	r6
    15ae:	5f 90       	pop	r5
    15b0:	4f 90       	pop	r4
    15b2:	3f 90       	pop	r3
    15b4:	2f 90       	pop	r2
    15b6:	08 95       	ret

000015b8 <strnlen_P>:
    15b8:	fc 01       	movw	r30, r24
    15ba:	05 90       	lpm	r0, Z+
    15bc:	61 50       	subi	r22, 0x01	; 1
    15be:	70 40       	sbci	r23, 0x00	; 0
    15c0:	01 10       	cpse	r0, r1
    15c2:	d8 f7       	brcc	.-10     	; 0x15ba <strnlen_P+0x2>
    15c4:	80 95       	com	r24
    15c6:	90 95       	com	r25
    15c8:	8e 0f       	add	r24, r30
    15ca:	9f 1f       	adc	r25, r31
    15cc:	08 95       	ret

000015ce <strnlen>:
    15ce:	fc 01       	movw	r30, r24
    15d0:	61 50       	subi	r22, 0x01	; 1
    15d2:	70 40       	sbci	r23, 0x00	; 0
    15d4:	01 90       	ld	r0, Z+
    15d6:	01 10       	cpse	r0, r1
    15d8:	d8 f7       	brcc	.-10     	; 0x15d0 <strnlen+0x2>
    15da:	80 95       	com	r24
    15dc:	90 95       	com	r25
    15de:	8e 0f       	add	r24, r30
    15e0:	9f 1f       	adc	r25, r31
    15e2:	08 95       	ret

000015e4 <fputc>:
    15e4:	0f 93       	push	r16
    15e6:	1f 93       	push	r17
    15e8:	cf 93       	push	r28
    15ea:	df 93       	push	r29
    15ec:	18 2f       	mov	r17, r24
    15ee:	09 2f       	mov	r16, r25
    15f0:	eb 01       	movw	r28, r22
    15f2:	8b 81       	ldd	r24, Y+3	; 0x03
    15f4:	81 fd       	sbrc	r24, 1
    15f6:	03 c0       	rjmp	.+6      	; 0x15fe <fputc+0x1a>
    15f8:	8f ef       	ldi	r24, 0xFF	; 255
    15fa:	9f ef       	ldi	r25, 0xFF	; 255
    15fc:	20 c0       	rjmp	.+64     	; 0x163e <fputc+0x5a>
    15fe:	82 ff       	sbrs	r24, 2
    1600:	10 c0       	rjmp	.+32     	; 0x1622 <fputc+0x3e>
    1602:	4e 81       	ldd	r20, Y+6	; 0x06
    1604:	5f 81       	ldd	r21, Y+7	; 0x07
    1606:	2c 81       	ldd	r18, Y+4	; 0x04
    1608:	3d 81       	ldd	r19, Y+5	; 0x05
    160a:	42 17       	cp	r20, r18
    160c:	53 07       	cpc	r21, r19
    160e:	7c f4       	brge	.+30     	; 0x162e <fputc+0x4a>
    1610:	e8 81       	ld	r30, Y
    1612:	f9 81       	ldd	r31, Y+1	; 0x01
    1614:	9f 01       	movw	r18, r30
    1616:	2f 5f       	subi	r18, 0xFF	; 255
    1618:	3f 4f       	sbci	r19, 0xFF	; 255
    161a:	39 83       	std	Y+1, r19	; 0x01
    161c:	28 83       	st	Y, r18
    161e:	10 83       	st	Z, r17
    1620:	06 c0       	rjmp	.+12     	; 0x162e <fputc+0x4a>
    1622:	e8 85       	ldd	r30, Y+8	; 0x08
    1624:	f9 85       	ldd	r31, Y+9	; 0x09
    1626:	81 2f       	mov	r24, r17
    1628:	19 95       	eicall
    162a:	89 2b       	or	r24, r25
    162c:	29 f7       	brne	.-54     	; 0x15f8 <fputc+0x14>
    162e:	2e 81       	ldd	r18, Y+6	; 0x06
    1630:	3f 81       	ldd	r19, Y+7	; 0x07
    1632:	2f 5f       	subi	r18, 0xFF	; 255
    1634:	3f 4f       	sbci	r19, 0xFF	; 255
    1636:	3f 83       	std	Y+7, r19	; 0x07
    1638:	2e 83       	std	Y+6, r18	; 0x06
    163a:	81 2f       	mov	r24, r17
    163c:	90 2f       	mov	r25, r16
    163e:	df 91       	pop	r29
    1640:	cf 91       	pop	r28
    1642:	1f 91       	pop	r17
    1644:	0f 91       	pop	r16
    1646:	08 95       	ret

00001648 <__ultoa_invert>:
    1648:	fa 01       	movw	r30, r20
    164a:	aa 27       	eor	r26, r26
    164c:	28 30       	cpi	r18, 0x08	; 8
    164e:	51 f1       	breq	.+84     	; 0x16a4 <__ultoa_invert+0x5c>
    1650:	20 31       	cpi	r18, 0x10	; 16
    1652:	81 f1       	breq	.+96     	; 0x16b4 <__ultoa_invert+0x6c>
    1654:	e8 94       	clt
    1656:	6f 93       	push	r22
    1658:	6e 7f       	andi	r22, 0xFE	; 254
    165a:	6e 5f       	subi	r22, 0xFE	; 254
    165c:	7f 4f       	sbci	r23, 0xFF	; 255
    165e:	8f 4f       	sbci	r24, 0xFF	; 255
    1660:	9f 4f       	sbci	r25, 0xFF	; 255
    1662:	af 4f       	sbci	r26, 0xFF	; 255
    1664:	b1 e0       	ldi	r27, 0x01	; 1
    1666:	3e d0       	rcall	.+124    	; 0x16e4 <__ultoa_invert+0x9c>
    1668:	b4 e0       	ldi	r27, 0x04	; 4
    166a:	3c d0       	rcall	.+120    	; 0x16e4 <__ultoa_invert+0x9c>
    166c:	67 0f       	add	r22, r23
    166e:	78 1f       	adc	r23, r24
    1670:	89 1f       	adc	r24, r25
    1672:	9a 1f       	adc	r25, r26
    1674:	a1 1d       	adc	r26, r1
    1676:	68 0f       	add	r22, r24
    1678:	79 1f       	adc	r23, r25
    167a:	8a 1f       	adc	r24, r26
    167c:	91 1d       	adc	r25, r1
    167e:	a1 1d       	adc	r26, r1
    1680:	6a 0f       	add	r22, r26
    1682:	71 1d       	adc	r23, r1
    1684:	81 1d       	adc	r24, r1
    1686:	91 1d       	adc	r25, r1
    1688:	a1 1d       	adc	r26, r1
    168a:	20 d0       	rcall	.+64     	; 0x16cc <__ultoa_invert+0x84>
    168c:	09 f4       	brne	.+2      	; 0x1690 <__ultoa_invert+0x48>
    168e:	68 94       	set
    1690:	3f 91       	pop	r19
    1692:	2a e0       	ldi	r18, 0x0A	; 10
    1694:	26 9f       	mul	r18, r22
    1696:	11 24       	eor	r1, r1
    1698:	30 19       	sub	r19, r0
    169a:	30 5d       	subi	r19, 0xD0	; 208
    169c:	31 93       	st	Z+, r19
    169e:	de f6       	brtc	.-74     	; 0x1656 <__ultoa_invert+0xe>
    16a0:	cf 01       	movw	r24, r30
    16a2:	08 95       	ret
    16a4:	46 2f       	mov	r20, r22
    16a6:	47 70       	andi	r20, 0x07	; 7
    16a8:	40 5d       	subi	r20, 0xD0	; 208
    16aa:	41 93       	st	Z+, r20
    16ac:	b3 e0       	ldi	r27, 0x03	; 3
    16ae:	0f d0       	rcall	.+30     	; 0x16ce <__ultoa_invert+0x86>
    16b0:	c9 f7       	brne	.-14     	; 0x16a4 <__ultoa_invert+0x5c>
    16b2:	f6 cf       	rjmp	.-20     	; 0x16a0 <__ultoa_invert+0x58>
    16b4:	46 2f       	mov	r20, r22
    16b6:	4f 70       	andi	r20, 0x0F	; 15
    16b8:	40 5d       	subi	r20, 0xD0	; 208
    16ba:	4a 33       	cpi	r20, 0x3A	; 58
    16bc:	18 f0       	brcs	.+6      	; 0x16c4 <__ultoa_invert+0x7c>
    16be:	49 5d       	subi	r20, 0xD9	; 217
    16c0:	31 fd       	sbrc	r19, 1
    16c2:	40 52       	subi	r20, 0x20	; 32
    16c4:	41 93       	st	Z+, r20
    16c6:	02 d0       	rcall	.+4      	; 0x16cc <__ultoa_invert+0x84>
    16c8:	a9 f7       	brne	.-22     	; 0x16b4 <__ultoa_invert+0x6c>
    16ca:	ea cf       	rjmp	.-44     	; 0x16a0 <__ultoa_invert+0x58>
    16cc:	b4 e0       	ldi	r27, 0x04	; 4
    16ce:	a6 95       	lsr	r26
    16d0:	97 95       	ror	r25
    16d2:	87 95       	ror	r24
    16d4:	77 95       	ror	r23
    16d6:	67 95       	ror	r22
    16d8:	ba 95       	dec	r27
    16da:	c9 f7       	brne	.-14     	; 0x16ce <__ultoa_invert+0x86>
    16dc:	00 97       	sbiw	r24, 0x00	; 0
    16de:	61 05       	cpc	r22, r1
    16e0:	71 05       	cpc	r23, r1
    16e2:	08 95       	ret
    16e4:	9b 01       	movw	r18, r22
    16e6:	ac 01       	movw	r20, r24
    16e8:	0a 2e       	mov	r0, r26
    16ea:	06 94       	lsr	r0
    16ec:	57 95       	ror	r21
    16ee:	47 95       	ror	r20
    16f0:	37 95       	ror	r19
    16f2:	27 95       	ror	r18
    16f4:	ba 95       	dec	r27
    16f6:	c9 f7       	brne	.-14     	; 0x16ea <__ultoa_invert+0xa2>
    16f8:	62 0f       	add	r22, r18
    16fa:	73 1f       	adc	r23, r19
    16fc:	84 1f       	adc	r24, r20
    16fe:	95 1f       	adc	r25, r21
    1700:	a0 1d       	adc	r26, r0
    1702:	08 95       	ret

00001704 <_exit>:
    1704:	f8 94       	cli

00001706 <__stop_program>:
    1706:	ff cf       	rjmp	.-2      	; 0x1706 <__stop_program>
