[connectivity]
sp=blur_example_opt_accel_1.blur_example_update_0_write_pipe0:DDR[0]
sp=blur_example_opt_accel_1.input_update_0_read_pipe0:DDR[1]
