// eth_f_top_p0.v

// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module eth_f_top_p0 #(
		parameter bb_f_ux_tx_pll                                   = "TX_PLL_FAST",
		parameter bb_f_ux_tx_pll_bw_sel                            = "TX_PLL_BW_SEL_LOW",
		parameter bb_f_ux_synth_lc_fast_f_out_hz                   = "12890625000",
		parameter bb_f_ux_synth_lc_fast_f_vco_hz                   = "12890625000",
		parameter bb_f_ux_synth_lc_fast_f_ref_hz                   = 156250000,
		parameter bb_f_ux_synth_lc_fast_fractional_en              = "DISABLE",
		parameter bb_f_ux_synth_lc_fast_k_counter                  = 0,
		parameter bb_f_ux_synth_lc_fast_l_counter                  = 1,
		parameter bb_f_ux_synth_lc_fast_m_counter                  = 165,
		parameter bb_f_ux_synth_lc_fast_n_counter                  = 2,
		parameter bb_f_ux_synth_lc_fast_primary_use                = "SYNTH_LC_fast_PRIMARY_USE_DISABLED",
		parameter bb_f_ux_synth_lc_med_f_out_hz                    = "0",
		parameter bb_f_ux_synth_lc_med_f_vco_hz                    = "0",
		parameter bb_f_ux_synth_lc_med_f_ref_hz                    = 0,
		parameter bb_f_ux_synth_lc_med_fractional_en               = "__BB_DONT_CARE__",
		parameter bb_f_ux_synth_lc_med_k_counter                   = 0,
		parameter bb_f_ux_synth_lc_med_l_counter                   = 0,
		parameter bb_f_ux_synth_lc_med_m_counter                   = 0,
		parameter bb_f_ux_synth_lc_med_n_counter                   = 0,
		parameter bb_f_ux_synth_lc_med_primary_use                 = "__BB_DONT_CARE__",
		parameter bb_f_ux_synth_lc_slow_f_out_hz                   = "0",
		parameter bb_f_ux_synth_lc_slow_f_vco_hz                   = "0",
		parameter bb_f_ux_synth_lc_slow_f_ref_hz                   = 0,
		parameter bb_f_ux_synth_lc_slow_fractional_en              = "__BB_DONT_CARE__",
		parameter bb_f_ux_synth_lc_slow_k_counter                  = 0,
		parameter bb_f_ux_synth_lc_slow_l_counter                  = 0,
		parameter bb_f_ux_synth_lc_slow_m_counter                  = 0,
		parameter bb_f_ux_synth_lc_slow_n_counter                  = 0,
		parameter bb_f_ux_synth_lc_slow_primary_use                = "__BB_DONT_CARE__",
		parameter bb_f_ux_cdr_bw_sel                               = "CDR_BW_SEL_LOW",
		parameter bb_f_ux_cdr_f_out_hz                             = "12890625000",
		parameter bb_f_ux_cdr_f_vco_hz                             = "12890625000",
		parameter bb_f_ux_cdr_f_ref_hz                             = 156250000,
		parameter bb_f_ux_cdr_l_counter                            = 1,
		parameter bb_f_ux_cdr_m_counter                            = 165,
		parameter bb_f_ux_cdr_n_counter                            = 4,
		parameter bb_f_ux_synth_lc_fast_rx_postdiv_counter         = 0,
		parameter bb_f_ux_synth_lc_med_rx_postdiv_counter          = 0,
		parameter bb_f_ux_synth_lc_slow_rx_postdiv_counter         = 0,
		parameter bb_f_ux_synth_lc_fast_f_rx_postdiv_hz            = 0,
		parameter bb_f_ux_synth_lc_med_f_rx_postdiv_hz             = 0,
		parameter bb_f_ux_synth_lc_slow_f_rx_postdiv_hz            = 0,
		parameter bb_f_ux_tx_fb_div_emb_mult_counter               = 1,
		parameter EHIP_RATE                                        = "25G",
		parameter MODULATION                                       = 0,
		parameter LANE_NUM                                         = 1,
		parameter AIB_LANES                                        = 1,
		parameter DATA_WIDTH                                       = 1,
		parameter INFRAME                                          = 1,
		parameter SEG_ERROR                                        = 1,
		parameter SEG_EOP_EMPTY                                    = 3,
		parameter SEG_STATUS                                       = 3,
		parameter EMPTY_BITS                                       = 3,
		parameter PREAMBLE_PORTS                                   = 1,
		parameter PCS_CONTROL                                      = 8,
		parameter FCS_ERROR                                        = 1,
		parameter NO_OF_PORTS                                      = 1,
		parameter NUM_CLKS                                         = 1,
		parameter ENABLE_PTP                                       = 1,
		parameter PTP_FP_WIDTH                                     = 32,
		parameter TX_EHIP_PP_EN                                    = "DISABLE",
		parameter ENABLE_PTP_DEBUG                                 = 0,
		parameter KEEP_RX_CRC                                      = 0,
		parameter FLOW_CONTROL                                     = 7,
		parameter AVMM2_ADDR_WIDTH                                 = 18,
		parameter CWBIN_TIMEOUT_COUNT                              = 1300,
		parameter ENABLE_SOFT_CWBIN                                = 0,
		parameter BASE_SEC_ENABLE                                  = 0,
		parameter ENABLE_ANLT                                      = 0,
		parameter ENABLE_ADME                                      = 0,
		parameter ENABLE_ETK                                       = 0,
		parameter CLIENT_INT                                       = 0,
		parameter PACKING_EN                                       = 0,
		parameter XCVR_TYPE_SIP                                    = 0,
		parameter BLOCK_TYPE                                       = 0,
		parameter RSFEC_TYPE                                       = 2,
		parameter PREAMBLE_PASSTHROUGH                             = 0,
		parameter READY_LATENCY                                    = 0,
		parameter ENABLE_ASYNC_ADAPTERS                            = 0,
		parameter PTP_ACC_MODE                                     = 1,
		parameter bb_f_ehip_mac_use_am_insert                      = "DISABLE",
		parameter bb_f_ehip_duplex_mode                            = "DUPLEX_MODE_FULL_DUPLEX",
		parameter bb_f_ehip_tx_pmadirect_single_width              = "FALSE",
		parameter bb_f_ehip_rx_pmadirect_single_width              = "FALSE",
		parameter bb_f_ehip_mac_holdoff_quanta                     = 65535,
		parameter bb_f_ehip_mac_pause_quanta                       = 65535,
		parameter bb_f_ehip_mac_pfc_pause_quanta_0                 = 65535,
		parameter bb_f_ehip_mac_pfc_pause_quanta_1                 = 65535,
		parameter bb_f_ehip_mac_pfc_pause_quanta_2                 = 65535,
		parameter bb_f_ehip_mac_pfc_pause_quanta_3                 = 65535,
		parameter bb_f_ehip_mac_pfc_pause_quanta_4                 = 65535,
		parameter bb_f_ehip_mac_pfc_pause_quanta_5                 = 65535,
		parameter bb_f_ehip_mac_pfc_pause_quanta_6                 = 65535,
		parameter bb_f_ehip_mac_pfc_pause_quanta_7                 = 65535,
		parameter bb_f_ehip_mac_flow_control_holdoff_mode          = "MAC_PER_QUEUE",
		parameter bb_f_ehip_mac_rx_length_checking                 = "ENABLE",
		parameter bb_f_ehip_mac_rxcrc_covers_preamble              = "DISABLE",
		parameter bb_f_ehip_mac_txcrc_covers_preamble              = "DISABLE",
		parameter bb_f_ehip_tx_primary_use                         = "TX_PRIMARY_USE_ETHERNET",
		parameter bb_f_ehip_rx_primary_use                         = "RX_PRIMARY_USE_ETHERNET",
		parameter bb_f_ehip_mac_disable_link_fault_rf              = "DISABLE",
		parameter bb_f_ehip_mac_force_link_fault_rf                = "DISABLE",
		parameter bb_f_ehip_mac_request_tx_pause                   = 0,
		parameter bb_f_ehip_rx_excvr_if_fifo_mode                  = "RX_EXCVR_IF_FIFO_MODE_ELASTIC",
		parameter bb_f_ehip_tx_excvr_if_fifo_mode                  = "TX_EXCVR_IF_FIFO_MODE_ELASTIC",
		parameter bb_f_ehip_rx_aib_if_fifo_mode                    = "RX_AIB_IF_FIFO_MODE_REGISTER",
		parameter bb_f_ehip_tx_aib_if_fifo_mode                    = "TX_AIB_IF_FIFO_MODE_PHASECOMP",
		parameter bb_f_ehip_sys_clk_src                            = "SYS_CLK_SRC_PLL",
		parameter bb_f_ehip_mac_pfc_holdoff_quanta_0               = 65535,
		parameter bb_f_ehip_mac_pfc_holdoff_quanta_1               = 65535,
		parameter bb_f_ehip_mac_pfc_holdoff_quanta_2               = 65535,
		parameter bb_f_ehip_mac_pfc_holdoff_quanta_3               = 65535,
		parameter bb_f_ehip_mac_pfc_holdoff_quanta_4               = 65535,
		parameter bb_f_ehip_mac_pfc_holdoff_quanta_5               = 65535,
		parameter bb_f_ehip_mac_pfc_holdoff_quanta_6               = 65535,
		parameter bb_f_ehip_mac_pfc_holdoff_quanta_7               = 65535,
		parameter bb_f_ehip_mac_rx_pause_daddr                     = "1652522221569",
		parameter bb_f_ehip_mac_uniform_holdoff_quanta             = 65535,
		parameter bb_f_ehip_lpbk_mode                              = "LPBK_MODE_DISABLED",
		parameter bb_f_ehip_rx_en                                  = "TRUE",
		parameter bb_f_ehip_tx_en                                  = "TRUE",
		parameter bb_f_ehip_mac_tx_pause_daddr                     = "1652522221569",
		parameter bb_f_ehip_mac_tx_pause_saddr                     = "247393538562781",
		parameter bb_f_ehip_is_ptp_part_of_reconfig                = "TRUE",
		parameter bb_f_ehip_is_fec_part_of_reconfig                = "TRUE",
		parameter bb_f_ehip_silicon_rev                            = "10nm8agdrb",
		parameter bb_f_ehip_mac_ipg_removed_per_am_period          = 8,
		parameter bb_f_ehip_mac_mode                               = "MAC_MODE_IEEE",
		parameter bb_f_ehip_mac_tx_mac_data_flow                   = "ENABLE",
		parameter bb_f_ehip_fec_spec                               = "FEC_SPEC_IEEE",
		parameter bb_f_ehip_pcs_ber_mon_mode                       = "PCS_BER_MON_MODE_25G",
		parameter bb_f_ehip_rx_fec_enable                          = "RX_FEC_ENABLE_ENABLED",
		parameter bb_f_ehip_tx_fec_enable                          = "TX_FEC_ENABLE_ENABLED",
		parameter bb_f_ehip_rx_pcs_mode                            = "RX_PCS_MODE_IEEE",
		parameter bb_f_ehip_tx_pcs_mode                            = "TX_PCS_MODE_IEEE",
		parameter dec_bb_f_ehip_rx_datarate                        = "25781250000",
		parameter dec_bb_f_ehip_tx_datarate                        = "25781250000",
		parameter bb_f_ehip_rx_xcvr_width                          = "RX_XCVR_WIDTH_32",
		parameter bb_f_ehip_tx_xcvr_width                          = "TX_XCVR_WIDTH_32",
		parameter bb_f_ehip_tx_word_clk_hz                         = 805664062,
		parameter bb_f_ehip_rx_word_clk_hz                         = 805664062,
		parameter bb_f_ehip_rx_excvr_gb_ratio_mode                 = "RX_EXCVR_GB_RATIO_MODE_32_40",
		parameter bb_f_ehip_tx_excvr_gb_ratio_mode                 = "TX_EXCVR_GB_RATIO_MODE_32_40",
		parameter bb_f_ehip_speed_map                              = "SPEED_MAP_MAP_25G",
		parameter bb_f_ehip_aibif_data_valid                       = "AIBIF_DATA_VALID_CUSTOM",
		parameter bb_f_ehip_frac_size                              = "F25G",
		parameter bb_f_ehip_tx_total_xcvr                          = 1,
		parameter bb_f_ehip_rx_total_xcvr                          = 1,
		parameter bb_f_ehip_sim_mode                               = "DISABLE",
		parameter bb_f_ehip_sup_mode                               = "SUP_MODE_USER_MODE",
		parameter bb_f_ehip_topology                               = "UX16E400GPTP_XX_DISABLED_XX_DISABLED",
		parameter bb_f_ehip_aib2_rx_st_clk_en                      = "AIB2_RX_ST_CLK_EN_RX_USER_CLK1",
		parameter bb_f_ehip_aib2_tx_st_clk_en                      = "AIB2_TX_ST_CLK_EN_PLL_DIV2",
		parameter bb_f_ehip_aib3_rx_st_clk_en                      = "AIB3_RX_ST_CLK_EN_RX_WORD_CLK",
		parameter bb_f_ehip_aib3_tx_st_clk_en                      = "AIB3_TX_ST_CLK_EN_TX_USER_CLK1",
		parameter bb_f_ehip_fec_clk_src                            = "FEC_CLK_SRC_PLL",
		parameter bb_f_ehip_fec_error                              = "FEC_ERROR_OFF",
		parameter bb_f_ehip_dl_enable                              = "ENABLE",
		parameter bb_f_ehip_ptp_mode                               = "PTP_MODE_ENABLED",
		parameter bb_f_ehip_e400g_ptp0_aib2_div2_clk               = "ENABLE",
		parameter bb_f_ehip_e400g_ptp1_aib2_div2_clk               = "ENABLE",
		parameter bb_f_ehip_mac_tx_ptp_phy_lane_num                = "MAC_E25G_X1_TX_LN",
		parameter bb_f_ehip_mac_rx_ptp_phy_lane_num                = "MAC_E25G_X1_RX_LN",
		parameter bb_f_ehip_fec_802p3ck                            = "disable",
		parameter bb_f_ehip_q_dl_cfg_rxbit_rollover_attr           = 143934,
		parameter bb_f_ehip_mac_enforce_max_frame_size             = "DISABLE",
		parameter bb_f_ehip_mac_rx_max_frame_size                  = 9000,
		parameter bb_f_ehip_mac_tx_max_frame_size                  = 9000,
		parameter bb_f_ehip_mac_flow_control                       = "MAC_RX_SFC_DISABLE",
		parameter bb_f_ehip_mac_flow_control_sip                   = "NO",
		parameter bb_f_ehip_mac_forward_rx_pause_requests          = "DISABLE",
		parameter bb_f_ehip_mac_forward_rx_pause_requests_int      = "ENABLE",
		parameter bb_f_ehip_mac_keep_rx_crc                        = "DISABLE",
		parameter bb_f_ehip_mac_remove_pads                        = "DISABLE",
		parameter bb_f_ehip_mac_link_fault_mode                    = "MAC_LF_OFF",
		parameter bb_f_ehip_mac_rx_preamble_passthrough            = "DISABLE",
		parameter bb_f_ehip_mac_rx_vlan_detection                  = "ENABLE",
		parameter bb_f_ehip_mac_source_address_insertion           = "ENABLE",
		parameter bb_f_ehip_mac_strict_preamble_checking           = "DISABLE",
		parameter bb_f_ehip_mac_strict_sfd_checking                = "DISABLE",
		parameter bb_f_ehip_mac_tx_preamble_passthrough            = "DISABLE",
		parameter bb_f_ehip_mac_tx_vlan_detection                  = "ENABLE",
		parameter bb_f_ehip_xcvr_mode                              = "XCVR_MODE_NRZ",
		parameter bb_f_ehip_xcvr_type                              = "XCVR_TYPE_UX",
		parameter bb_f_ehip_fec_mode                               = "FEC_MODE_RS_528_IE_KR",
		parameter bb_f_ehip_mac_tx_ipg_size                        = "MAC_IPG_12",
		parameter bb_f_ehip_mac_txmac_saddr                        = "73588229205",
		parameter bb_f_ux_sim_mode                                 = "DISABLE",
		parameter bb_f_ux_q_10_to_1_ckmux_0_en_attr                = "__BB_DONT_CARE__",
		parameter bb_f_ux_q_10_to_1_ckmux_1_en_attr                = "__BB_DONT_CARE__",
		parameter bb_f_ux_cdr_clkdiv_en                            = "DISABLE",
		parameter bb_f_ux_cdr_f_postdiv_hz                         = 390625000,
		parameter bb_f_ux_cdr_postdiv_counter                      = 33,
		parameter bb_f_ux_cdr_postdiv_fractional_en                = "DISABLE",
		parameter bb_f_ux_cdr_ppm_driftcount                       = 1024,
		parameter bb_f_ux_master_pll_pair_mode                     = "FALSE",
		parameter bb_f_ux_core_pll                                 = "CORE_PLL_DISABLED",
		parameter bb_f_ux_dl_enable                                = "ENABLE",
		parameter bb_f_ux_dpma_refclk_source                       = "__BB_DONT_CARE__",
		parameter bb_f_ux_enable_port_control_of_cdr_ltr_ltd       = "DISABLE",
		parameter bb_f_ux_enable_static_refclk_network             = "FALSE",
		parameter bb_f_ux_engineered_link_mode                     = "DISABLE",
		parameter bb_f_ux_fec_used                                 = "TRUE",
		parameter bb_f_ux_flux_mode                                = "FLUX_MODE_CPRI",
		parameter bb_f_ux_force_cdr_ltd                            = "DISABLE",
		parameter bb_f_ux_force_cdr_ltr                            = "DISABLE",
		parameter bb_f_ux_force_refclk_power_to_specific_value     = "FORCE_REFCLK_POWER_TO_SPECIFIC_VALUE_NONE",
		parameter bb_f_ux_full_quad_master_pll_mode                = "FALSE",
		parameter bb_f_ux_loopback_mode                            = "LOOPBACK_MODE_DISABLED",
		parameter bb_f_ux_master_sup_mode                          = "MASTER_SUP_MODE_USER_MODE",
		parameter bb_f_ux_prbs_gen_en                              = "DISABLE",
		parameter bb_f_ux_prbs_mon_en                              = "DISABLE",
		parameter bb_f_ux_q_dl_cfg_rx_lat_bit_for_async_attr       = 0,
		parameter bb_f_ux_q_dl_cfg_rxbit_cntr_pma_attr             = "DISABLE",
		parameter bb_f_ux_q_dl_cfg_rxbit_rollover_attr             = 21088,
		parameter bb_f_ux_quad_pcie_mode                           = "FALSE",
		parameter bb_f_ux_rx_adapt_mode                            = "RX_ADAPT_MODE_FLUX_RX_ADAPT",
		parameter bb_f_ux_rx_bond_size                             = "RX_BOND_SIZE_DISABLED",
		parameter dec_bb_f_ux_rx_line_rate_bps                     = "25781250000",
		parameter bb_f_ux_rx_over_sample                           = "__BB_DONT_CARE__",
		parameter bb_f_ux_rx_pam4_graycode_en                      = "DISABLE",
		parameter bb_f_ux_rx_pam4_precode_en                       = "DISABLE",
		parameter bb_f_ux_rx_protocol                              = "RX_PROTOCOL_FEC_PCS_MAC",
		parameter bb_f_ux_tx_protocol_hard_pcie_lowloss            = "DISABLE",
		parameter bb_f_ux_rx_protocol_hard_pcie_lowloss            = "DISABLE",
		parameter bb_f_ux_rx_user_clk_en                           = "ENABLE",
		parameter bb_f_ux_rx_width                                 = "RX_WIDTH_32",
		parameter bb_f_ux_silicon_rev                              = "10nm8agdrb",
		parameter bb_f_ux_squelch_detect                           = "__BB_DONT_CARE__",
		parameter bb_f_ux_sr_custom                                = "DISABLE",
		parameter bb_f_ux_sup_mode                                 = "sup_mode_user_mode",
		parameter bb_f_ux_synth_lc_fast_f_tx_postdiv_hz            = 390625000,
		parameter bb_f_ux_synth_lc_fast_tx_postdiv_counter         = 33,
		parameter bb_f_ux_synth_lc_fast_tx_postdiv_fractional_en   = "DISABLE",
		parameter bb_f_ux_synth_lc_med_f_tx_postdiv_hz             = 0,
		parameter bb_f_ux_synth_lc_med_tx_postdiv_counter          = 0,
		parameter bb_f_ux_synth_lc_med_tx_postdiv_fractional_en    = "DISABLE",
		parameter bb_f_ux_synth_lc_slow_f_tx_postdiv_hz            = 0,
		parameter bb_f_ux_synth_lc_slow_tx_postdiv_counter         = 0,
		parameter bb_f_ux_synth_lc_slow_tx_postdiv_fractional_en   = "DISABLE",
		parameter bb_f_ux_tx_bond_size                             = "TX_BOND_SIZE_1",
		parameter dec_bb_f_ux_tx_line_rate_bps                     = "25781250000",
		parameter bb_f_ux_tx_over_sample                           = "__BB_DONT_CARE__",
		parameter bb_f_ux_tx_pam4_graycode_en                      = "DISABLE",
		parameter bb_f_ux_tx_pam4_precode_en                       = "DISABLE",
		parameter bb_f_ux_tx_protocol                              = "TX_PROTOCOL_FEC_PCS_MAC",
		parameter bb_f_ux_tx_user_clk1_en                          = "ENABLE",
		parameter bb_f_ux_tx_user_clk1_mux                         = "TX_USER_CLK1_MUX_FAST",
		parameter bb_f_ux_tx_user_clk2_en                          = "ENABLE",
		parameter bb_f_ux_tx_user_clk2_mux                         = "TX_USER_CLK2_MUX_FAST",
		parameter bb_f_ux_tx_width                                 = "TX_WIDTH_32",
		parameter bb_f_ux_txrx_channel_operation                   = "TXRX_CHANNEL_OPERATION_FULL_DUPLEX",
		parameter bb_f_ux_txrx_line_encoding_type                  = "TXRX_LINE_ENCODING_TYPE_NRZ",
		parameter bb_f_ux_txrx_xcvr_speed_bucket                   = "TXRX_XCVR_SPEED_BUCKET_25G",
		parameter bb_f_ux_ux_q_ckmux_cpu_attr                      = "CKMUX_CPU_AVMM",
		parameter bb_f_ux_ux_q_e_rx_dp_pipe_attr                   = "E_RX_DP_NO_PIPE",
		parameter bb_f_ux_ux_q_e_tx_dp_pipe_attr                   = "E_TX_DP_NO_PIPE",
		parameter bb_f_ux_ux_q_i_pll0_hz                           = 402832031,
		parameter bb_f_ux_enable_an_lt_support                     = "FALSE",
		parameter bb_f_ux_primary_use                              = "PRIMARY_USE_STANDARD",
		parameter bb_f_ux_tx_spread_spectrum_en                    = "DISABLE",
		parameter bb_f_ux_tx_tuning_hint                           = "TX_TUNING_HINT_DISABLED",
		parameter bb_f_ux_rx_tuning_hint                           = "RX_TUNING_HINT_DISABLED",
		parameter bb_f_ux_synth_lc_fb_div_n_frac_mode              = 1,
		parameter bb_f_ux_tx_invert_p_and_n                        = "DISABLE",
		parameter bb_f_ux_rx_invert_p_and_n                        = "DISABLE",
		parameter bb_f_bk_bk_pll_fullrate                          = "TRUE",
		parameter bb_f_bk_package_type                             = "HIGHEND",
		parameter bb_f_bk_an_mode                                  = "AN_MODE_DIS",
		parameter bb_f_bk_bk_lnx_txovf_rxbdstb_inten               = 6,
		parameter bb_f_bk_bk_lnx_txudf_pldrstb_inten               = 8,
		parameter bb_f_bk_bk_dl_enable                             = "DETLAT_EN",
		parameter bb_f_bk_bk_rx_lat_bit_for_async                  = 0,
		parameter bb_f_bk_bk_rxbit_cntr_pma                        = "RXBIT_CNTR_PMADIR_DIS",
		parameter bb_f_bk_bk_rxbit_rollover                        = 21088,
		parameter bb_f_bk_bk_en_rxdat_profile                      = "RXDAT_PROF_EN",
		parameter bb_f_bk_bk_rx_bdst_rcon_en                       = "RX_BADST_RCON_EN",
		parameter bb_f_bk_bk_rx_ppmd_rcon_en                       = "RX_PPMD_BADST_RCON_EN",
		parameter bb_f_bk_bk_tx_lnx_ovf_inten_dirsignal            = 8,
		parameter bb_f_bk_bk_tx_lnx_rxbadst_inten_dirsignal        = 5,
		parameter bb_f_bk_bk_tx_lnx_udf_inten_dirsignal            = 11,
		parameter bb_f_bk_bk_sel_tx_user_data                      = "TX_USRDATA_DIS",
		parameter bb_f_bk_bk_tx_usr_data_0                         = 0,
		parameter bb_f_bk_bk_tx_usr_data_1                         = 0,
		parameter bb_f_bk_bk_tx_usr_data_2                         = 0,
		parameter bb_f_bk_bk_tx_usr_data_3                         = 0,
		parameter bb_f_bk_bti_protected                            = "__BB_DONT_CARE__",
		parameter bb_f_bk_bk_bitprog_update_cfg                    = "BK_BITPROG_NOUPDATE_CFG",
		parameter bb_f_bk_engineered_link_mode                     = "DISABLE",
		parameter bb_f_bk_loopback_mode                            = "SERIAL_EXT_LOOPBACK",
		parameter bb_f_bk_pll_n_counter                            = 1,
		parameter bb_f_bk_pam4_rxgrey_code                         = "PAM4_RXGREY_IS_B4",
		parameter bb_f_bk_pll_pcs3334_ratio                        = "DIV_33_BY_2",
		parameter bb_f_bk_pll_rx_pcs3334_ratio                     = "RX_DIV_33_BY_2",
		parameter bb_f_bk_refclk_source_lane_pll                   = "PLL_156_MHZ",
		parameter bb_f_bk_bk_car_tx_clk_src_sel                    = "BK_CAR_TX_CLK_SRC_SEL_DISABLE",
		parameter bb_f_bk_rx_ber_cnt_limit_lsb                     = 0,
		parameter bb_f_bk_rx_ber_cnt_limit_msb                     = 0,
		parameter bb_f_bk_rx_ber_cnt_mask_0_31                     = 0,
		parameter bb_f_bk_rx_ber_cnt_mask_32_63                    = 0,
		parameter bb_f_bk_rx_ber_cnt_mask_64_95                    = 0,
		parameter bb_f_bk_rx_ber_cnt_mask_96_127                   = 0,
		parameter bb_f_bk_rx_prbs_common_en                        = "RX_PRBS_COMMON_EN_ENABLE",
		parameter bb_f_bk_rx_precode_en                            = "RX_PRECODE_DIS",
		parameter bb_f_bk_rx_prbs_mode                             = "RX_PRBS_7",
		parameter bb_f_bk_tx_prbs_en                               = "TX_PRBS_EN_DISABLE",
		parameter bb_f_bk_tx_precode_en                            = "TX_PRECODE_DIS",
		parameter bb_f_bk_tx_prbs_mode                             = "TX_PRBS_7",
		parameter bb_f_bk_sup_mode                                 = "SUP_MODE_USER_MODE",
		parameter bb_f_bk_rx_user_clk1_en                          = "RX_USRCLK1_EN",
		parameter bb_f_bk_rx_user_clk1_sel                         = "RX_USRCLK1SEL_DIV3334",
		parameter bb_f_bk_rx_user_clk2_en                          = "RX_USRCLK2_EN",
		parameter bb_f_bk_rx_user_clk2_sel                         = "RX_USRCLK2SEL_DIV3334",
		parameter bb_f_bk_tx_bond_size                             = "TX_BOND_SIZE_1",
		parameter bb_f_bk_tx_line_rate                             = "25781250000",
		parameter bb_f_bk_tx_protocol                              = "TX_PROTOCOL_FEC_PCS_MAC",
		parameter bb_f_bk_tx_user_clk1_en                          = "TX_USRCLK1_EN",
		parameter bb_f_bk_tx_user_clk1_sel                         = "TX_USRCLK1SEL_DIV3334",
		parameter bb_f_bk_tx_user_clk2_en                          = "TX_USRCLK2_EN",
		parameter bb_f_bk_tx_user_clk2_sel                         = "TX_USRCLK2SEL_DIV3334",
		parameter bb_f_bk_txrx_line_encoding_type                  = "TXRX_LINE_ENCODING_TYPE_NRZ",
		parameter bb_f_bk_txrx_xcvr_speed_bucket                   = "TXRX_XCVR_SPEED_BUCKET_25G",
		parameter bb_f_bk_rx_invert_p_and_n                        = "RX_INVERT_PN_DIS",
		parameter bb_f_bk_tx_invert_p_and_n                        = "TX_INVERT_PN_DIS",
		parameter bb_f_bk_silicon_rev                              = "10nm8agdrb",
		parameter bb_f_bk_fec_used                                 = "TRUE",
		parameter bb_f_bk_bk_seq0_enable                           = "SEQ0_EN",
		parameter bb_f_bk_bk_seq1_enable                           = "SEQ1_EN",
		parameter bb_f_bk_bk_seq2_enable                           = "SEQ2_EN",
		parameter bb_f_bk_bk_seq3_enable                           = "SEQ3_EN",
		parameter bb_f_bk_bk_seq4_enable                           = "SEQ4_EN",
		parameter bb_f_bk_bk_seq5_enable                           = "SEQ5_EN",
		parameter bb_f_bk_bk_seq6_enable                           = "SEQ6_EN",
		parameter bb_f_bk_bk_seq7_enable                           = "SEQ7_EN",
		parameter bb_f_bk_bk_seq8_enable                           = "SEQ8_EN",
		parameter bb_f_bk_bk_seq9_enable                           = "SEQ9_EN",
		parameter bb_f_bk_bk_seq10_enable                          = "SEQ10_EN",
		parameter bb_f_bk_bk_seq42_enable                          = "SEQ42_EN",
		parameter bb_f_bk_bk_seq43_enable                          = "SEQ43_EN",
		parameter bb_f_bk_bk_seq44_enable                          = "SEQ44_EN",
		parameter bb_f_bk_bk_seq45_enable                          = "SEQ45_EN",
		parameter bb_f_bk_bk_seq46_enable                          = "SEQ46_EN",
		parameter bb_f_bk_bk_seq31_addr                            = 285127,
		parameter bb_f_bk_bk_seq31_data                            = 0,
		parameter bb_f_bk_bk_seq31_rdata_unmask                    = 0,
		parameter bb_f_bk_bk_seq31_rdwrb                           = "SEQ31_WR",
		parameter bb_f_bk_bk_seq32_addr                            = 348345,
		parameter bb_f_bk_bk_seq32_data                            = 0,
		parameter bb_f_bk_bk_seq32_enable                          = "SEQ32_DIS",
		parameter bb_f_bk_bk_seq32_rdata_unmask                    = 0,
		parameter bb_f_bk_bk_seq32_rdwrb                           = "SEQ32_WR",
		parameter bb_f_bk_bk_seq33_addr                            = 393445,
		parameter bb_f_bk_bk_seq33_data                            = 0,
		parameter bb_f_bk_bk_seq33_enable                          = "SEQ33_DIS",
		parameter bb_f_bk_bk_seq33_rdata_unmask                    = 0,
		parameter bb_f_bk_bk_seq33_rdwrb                           = "SEQ33_WR",
		parameter bb_f_bk_bk_seq34_addr                            = 909989,
		parameter bb_f_bk_bk_seq34_data                            = 0,
		parameter bb_f_bk_bk_seq34_enable                          = "SEQ34_DIS",
		parameter bb_f_bk_bk_seq34_rdata_unmask                    = 0,
		parameter bb_f_bk_bk_seq34_rdwrb                           = "SEQ34_WR",
		parameter bb_f_bk_bk_seq35_addr                            = 857831,
		parameter bb_f_bk_bk_seq35_data                            = 0,
		parameter bb_f_bk_bk_seq35_enable                          = "SEQ35_DIS",
		parameter bb_f_bk_bk_seq35_rdata_unmask                    = 0,
		parameter bb_f_bk_bk_seq35_rdwrb                           = "SEQ35_WR",
		parameter bb_f_bk_bk_seq36_addr                            = 337765,
		parameter bb_f_bk_bk_seq36_data                            = 0,
		parameter bb_f_bk_bk_seq36_enable                          = "SEQ36_DIS",
		parameter bb_f_bk_bk_seq36_rdata_unmask                    = 0,
		parameter bb_f_bk_bk_seq36_rdwrb                           = "SEQ36_WR",
		parameter bb_f_bk_bk_seq37_addr                            = 755768,
		parameter bb_f_bk_bk_seq37_data                            = 0,
		parameter bb_f_bk_bk_seq37_enable                          = "SEQ37_DIS",
		parameter bb_f_bk_bk_seq37_rdata_unmask                    = 0,
		parameter bb_f_bk_bk_seq37_rdwrb                           = "SEQ37_WR",
		parameter bb_f_bk_bk_seq38_addr                            = 314070,
		parameter bb_f_bk_bk_seq38_data                            = 0,
		parameter bb_f_bk_bk_seq38_enable                          = "SEQ38_DIS",
		parameter bb_f_bk_bk_seq38_rdata_unmask                    = 0,
		parameter bb_f_bk_bk_seq38_rdwrb                           = "SEQ38_WR",
		parameter bb_f_bk_bk_seq39_addr                            = 847912,
		parameter bb_f_bk_bk_seq39_data                            = 0,
		parameter bb_f_bk_bk_seq39_enable                          = "SEQ39_DIS",
		parameter bb_f_bk_bk_seq39_rdata_unmask                    = 0,
		parameter bb_f_bk_bk_seq39_rdwrb                           = "SEQ39_WR",
		parameter bb_f_bk_bk_seq40_addr                            = 807559,
		parameter bb_f_bk_bk_seq40_data                            = 0,
		parameter bb_f_bk_bk_seq40_enable                          = "SEQ40_DIS",
		parameter bb_f_bk_bk_seq40_rdata_unmask                    = 0,
		parameter bb_f_bk_bk_seq40_rdwrb                           = "SEQ40_WR",
		parameter bb_f_bk_bk_seq41_addr                            = 760722,
		parameter bb_f_bk_bk_seq41_data                            = 0,
		parameter bb_f_bk_bk_seq41_enable                          = "SEQ41_DIS",
		parameter bb_f_bk_bk_seq41_rdata_unmask                    = 0,
		parameter bb_f_bk_bk_seq41_rdwrb                           = "SEQ41_WR",
		parameter bb_f_bk_bk_seq59_addr                            = 630089,
		parameter bb_f_bk_bk_seq59_data                            = 0,
		parameter bb_f_bk_bk_seq59_enable                          = "SEQ59_DIS",
		parameter bb_f_bk_bk_seq59_rdata_unmask                    = 0,
		parameter bb_f_bk_bk_seq59_rdwrb                           = "SEQ59_WR",
		parameter bb_f_bk_bk_seq60_addr                            = 158461,
		parameter bb_f_bk_bk_seq60_data                            = 0,
		parameter bb_f_bk_bk_seq60_enable                          = "SEQ60_DIS",
		parameter bb_f_bk_bk_seq60_rdata_unmask                    = 0,
		parameter bb_f_bk_bk_seq60_rdwrb                           = "SEQ60_WR",
		parameter bb_f_bk_bk_seq61_addr                            = 688283,
		parameter bb_f_bk_bk_seq61_data                            = 0,
		parameter bb_f_bk_bk_seq61_enable                          = "SEQ61_DIS",
		parameter bb_f_bk_bk_seq61_rdata_unmask                    = 0,
		parameter bb_f_bk_bk_seq61_rdwrb                           = "SEQ61_WR",
		parameter bb_f_bk_bk_seq62_addr                            = 171725,
		parameter bb_f_bk_bk_seq62_data                            = 0,
		parameter bb_f_bk_bk_seq62_enable                          = "SEQ62_DIS",
		parameter bb_f_bk_bk_seq62_rdata_unmask                    = 0,
		parameter bb_f_bk_bk_seq62_rdwrb                           = "SEQ62_WR",
		parameter bb_f_bk_bk_seq63_addr                            = 397762,
		parameter bb_f_bk_bk_seq63_data                            = 0,
		parameter bb_f_bk_bk_seq63_enable                          = "SEQ63_DIS",
		parameter bb_f_bk_bk_seq63_rdata_unmask                    = 0,
		parameter bb_f_bk_bk_seq63_rdwrb                           = "SEQ63_WR",
		parameter bb_f_aib_silicon_rev                             = "10nm8agdrb",
		parameter bb_f_aib_aibadapt_rx_rx_datapath_tb_sel          = "AIBADAPT_RX_PCS_CHNL_TB",
		parameter bb_f_aib_aibadapt_rx_rx_user_clk_sel             = "AIBADAPT_RX_RX_USER_CLK_EHIP_DIV2",
		parameter bb_f_aib_aibadapt_tx_tx_user_clk_sel             = "AIBADAPT_TX_TX_USER_CLK_EHIP",
		parameter bb_f_aib_hssi_tx_transfer_clk_hz                 = 830078125,
		parameter bb_f_aib_hssi_rx_transfer_clk_hz                 = 830078125,
		parameter bb_f_aib_tx_user_clk_hz                          = 390625000,
		parameter bb_f_aib_rx_user_clk_hz                          = 402832031,
		parameter bb_m_aib_rx_silicon_rev                          = "10nm8agdrb",
		parameter bb_m_aib_rx_aib_dllstr_align_st_dftmuxsel        = "AIB_DLLSTR_ALIGN_ST_DFTMUXSEL_SETTING0",
		parameter bb_m_aib_rx_dft_hssitestip_dll_dcc_en            = "DISABLE_DFT",
		parameter bb_m_aib_rx_op_mode                              = "RX_DLL_ENABLE",
		parameter bb_m_aib_rx_redundancy_en                        = "DISABLE",
		parameter bb_m_aib_rx_sup_mode                             = "USER_MODE",
		parameter bb_m_aib_tx_silicon_rev                          = "10nm8agdrb",
		parameter bb_m_aib_tx_aib_tx_dcc_dft                       = "AIB_TX_DCC_DFT_DISABLE",
		parameter bb_m_aib_tx_aib_tx_dcc_dft_sel                   = "AIB_TX_DCC_DFT_MODE1",
		parameter bb_m_aib_tx_aib_tx_dcc_st_dftmuxsel              = "AIB_TX_DCC_ST_DFTMUXSEL_SETTING1",
		parameter bb_m_aib_tx_dfd_dll_dcc_en                       = "DISABLE_DFD",
		parameter bb_m_aib_tx_dft_hssitestip_dll_dcc_en            = "DISABLE_DFT",
		parameter bb_m_aib_tx_op_mode                              = "TX_DCC_ENABLE",
		parameter bb_m_aib_tx_redundancy_en                        = "DISABLE",
		parameter bb_m_aib_tx_sup_mode                             = "USER_MODE",
		parameter bb_m_hdpldadapt_rx_silicon_rev                   = "10nm8agdrb",
		parameter bb_m_hdpldadapt_rx_fifo_mode                     = "PHASE_COMP",
		parameter bb_m_hdpldadapt_rx_fifo_width                    = "FIFO_DOUBLE_WIDTH",
		parameter bb_m_hdpldadapt_rx_hdpldadapt_pld_rx_clk1_dcm_hz = 415039062,
		parameter bb_m_hdpldadapt_rx_hdpldadapt_speed_grade        = "HDPLDADAPT_DASH_2",
		parameter bb_m_hdpldadapt_rx_pld_clk1_sel                  = "PLD_CLK1_DCM",
		parameter bb_m_hdpldadapt_tx_hdpldadapt_tx_chnl_fifo_mode  = "HDPLDADAPT_TX_CHNL_PHASE_COMP",
		parameter bb_m_hdpldadapt_tx_silicon_rev                   = "10nm8agdrb",
		parameter bb_m_hdpldadapt_tx_duplex_mode                   = "ENABLE",
		parameter bb_m_hdpldadapt_tx_fifo_mode                     = "PHASE_COMP",
		parameter bb_m_hdpldadapt_tx_fifo_width                    = "FIFO_DOUBLE_WIDTH",
		parameter bb_m_hdpldadapt_tx_hdpldadapt_pld_tx_clk1_dcm_hz = 415039062,
		parameter bb_m_hdpldadapt_tx_hdpldadapt_speed_grade        = "HDPLDADAPT_DASH_2",
		parameter bb_m_hdpldadapt_tx_pld_clk1_sel                  = "PLD_CLK1_DCM",
		parameter bb_m_hdpldadapt_avmm2_silicon_rev                = "10nm8agdrb",
		parameter bb_m_hdpldadapt_pld_avmm1_clk_rowclk_hz          = 100000000,
		parameter bb_m_hdpldadapt_pld_avmm2_clk_rowclk_hz          = 100000000
	) (
		output wire                o_clk_pll,                       //             o_clk_pll.clk,                       System clock, this is /64 clock
		input  wire                i_reconfig_clk,                  //        i_reconfig_clk.clk,                       XCVR reconfiguration clock
		input  wire                i_reconfig_reset,                //      i_reconfig_reset.reset,                     XCVR reconfig reset
		output wire                o_sys_pll_locked,                //      o_sys_pll_locked.o_sys_pll_locked,          SYSTEM PLL Locked
		output wire [LANE_NUM-1:0] o_tx_serial,                     //                serial.o_tx_serial,               TX XCVR serial pins
		input  wire [LANE_NUM-1:0] i_rx_serial,                     //                      .i_rx_serial,               RX XCVR serial pins
		output wire [LANE_NUM-1:0] o_tx_serial_n,                   //                      .o_tx_serial_n,             TX XCVR serial pins
		input  wire [LANE_NUM-1:0] i_rx_serial_n,                   //                      .i_rx_serial_n,             RX XCVR serial pins
		input  wire                i_clk_ref,                       //             i_clk_ref.clk,                       Reference clock used by the RX PHY
		input  wire                i_clk_sys,                       //             i_clk_sys.clk,                       Ethernet system clock
		input  wire [13:0]         i_reconfig_eth_addr,             //    reconfig_eth_slave.address,                   Address for Ethernet CSRs
		input  wire [3:0]          i_reconfig_eth_byteenable,       //                      .byteenable,                Byte enable for read/write to Ethernet CSRs
		output wire                o_reconfig_eth_readdata_valid,   //                      .readdatavalid,             Read data from Ethernet CSRs is valid
		input  wire                i_reconfig_eth_read,             //                      .read,                      Read command for Ethernet CSRs
		input  wire                i_reconfig_eth_write,            //                      .write,                     Write command for Ethernet CSRs
		output wire [31:0]         o_reconfig_eth_readdata,         //                      .readdata,                  Read data from reads to Ethernet CSRs
		input  wire [31:0]         i_reconfig_eth_writedata,        //                      .writedata,                 Data for writes to Ethernet CSRs
		output wire                o_reconfig_eth_waitrequest,      //                      .waitrequest,               AVMM stall signal for operation on Ethernet CSRs
		input  wire                i_clk_tx,                        //              i_tx_clk.clk,                       TX interface clock, in synchronous mode connect o_clk_pll to this clock
		input  wire                i_clk_rx,                        //              i_rx_clk.clk,                       RX interface clock, in synchronous mode connect o_clk_pll to this clock
		input  wire                i_rst_n,                         //               i_rst_n.reset_n,                   Active-low hard reset signal.Resets the TX interface, including the TX PCS and TX MAC. This reset leads to the deassertion of the o_tx_lanes_stable output signal.
		input  wire                i_tx_rst_n,                      //            i_tx_rst_n.reset_n,                   Active-low hard reset signal.Resets the TX interface, including the TX PCS and TX MAC. This reset leads to the deassertion of the o_tx_lanes_stable output signal.
		input  wire                i_rx_rst_n,                      //            i_rx_rst_n.reset_n,                   Active-low hard reset signal.Resets the RX interface, including the RX PCS and RX MAC. This reset leads to the deassertion of the o_rx_pcs_ready output signal.
		output wire                o_rst_ack_n,                     //    reset_status_ports.o_rst_ack_n,               Acknowledge signal for i_rst_n
		output wire                o_tx_rst_ack_n,                  //                      .o_tx_rst_ack_n,            Acknowledge signal for i_tx_rst_n
		output wire                o_rx_rst_ack_n,                  //                      .o_rx_rst_ack_n,            Acknowledge signal for i_rx_rst_n
		output wire                o_cdr_lock,                      //    clock_status_ports.o_cdr_lock,                CDR lock
		output wire                o_tx_pll_locked,                 //                      .o_tx_pll_locked,           TX PLL Locked
		output wire                o_tx_lanes_stable,               //                      .o_tx_lanes_stable,         Asserted when TX MAC is ready to send data
		output wire                o_rx_pcs_ready,                  //                      .o_rx_pcs_ready,            Asserted when RX PCS is ready to receive data
		output wire                o_clk_tx_div,                    //            clk_tx_div.clk,                       This is /66 clock (390.625 MHz)
		output wire                o_clk_rec_div64,                 //         clk_rec_div64.clk,                       This is /64 recovered clock (402.83 MHz)
		output wire                o_clk_rec_div,                   //           clk_rec_div.clk,                       This is /66 recovered clock (390.625 MHz)
		output wire                o_rx_block_lock,                 //          status_ports.o_rx_block_lock,           Asserted when 66b block alignment is finished on all PCS lanes
		output wire                o_rx_am_lock,                    //                      .o_rx_am_lock,              Asserted when RX PCS has found detected alignment markers and deskewed PCS lanes
		output wire                o_local_fault_status,            //                      .o_local_fault_status,      The RX PCS has detected a problem that prevents it from being able to receive data
		output wire                o_remote_fault_status,           //                      .o_remote_fault_status,     The remote link partner has sent remote fault ordered sets indicating that it is unable to receive data
		input  wire                i_stats_snapshot,                //                      .i_stats_snapshot,          Stats Snapshot
		output wire                o_rx_hi_ber,                     //                      .o_rx_hi_ber,               Asserted when RX PCS detected high BER; in AN/LT mode, this will trigger re-negotiation
		output wire                o_rx_pcs_fully_aligned,          //                      .o_rx_pcs_fully_aligned,    PCS is fully aligned
		input  wire [63:0]         i_tx_mac_data,                   //            tx_mac_seg.i_tx_mac_data,             Input data to the MAC. Bits 0 is the LSB.
		input  wire                i_tx_mac_valid,                  //                      .i_tx_mac_valid,            Indicates data TX data is valid. Must remain high throughout transmission of packet
		input  wire                i_tx_mac_inframe,                //                      .i_tx_mac_inframe,          Indicates the valid data in each segment. With the previous segment?s inframe signal, this signal can indicate the SOP and EOP location. Each segment is 64bits.
		input  wire [2:0]          i_tx_mac_eop_empty,              //                      .i_tx_mac_eop_empty,        Indicates the number of empty bytes at the end of the frame for the MAC
		output wire                o_tx_mac_ready,                  //                      .o_tx_mac_ready,            Indicates that the MAC is ready to accept new data.
		input  wire                i_tx_mac_error,                  //                      .i_tx_mac_error,            Indicates an error in TX frame
		input  wire                i_tx_mac_skip_crc,               //                      .i_tx_mac_skip_crc,         Driving '0' on this port means TX MAC will add CRC and '1' means MAC will not add CRC i.e. no PAD and no source address insertion
		output wire [63:0]         o_rx_mac_data,                   //            rx_mac_seg.o_rx_mac_data,             Output data to the MAC. Bits 0 is the LSB.
		output wire                o_rx_mac_valid,                  //                      .o_rx_mac_valid,            Indicates data RX data is valid.
		output wire                o_rx_mac_inframe,                //                      .o_rx_mac_inframe,          Indicates the valid data
		output wire [2:0]          o_rx_mac_eop_empty,              //                      .o_rx_mac_eop_empty,        Indicates the number of empty bytes at the end of the frame for the MAC
		output wire                o_rx_mac_fcs_error,              //                      .o_rx_mac_fcs_error,        Indicates that the currently ending frame has an error
		output wire [1:0]          o_rx_mac_error,                  //                      .o_rx_mac_error,            Indicates error decode for frame currently ending
		output wire [2:0]          o_rx_mac_status,                 //                      .o_rx_mac_status,           Indicates satus decode for frame currently ending
		input  wire [7:0]          i_tx_pfc,                        //             pfc_ports.i_tx_pfc,                  Used to send a PFC frame
		output wire [7:0]          o_rx_pfc,                        //                      .o_rx_pfc,                  Indicates that a PFC frame was received for the priority queue q, where q is the bit number that was asserted
		input  wire                i_tx_pause,                      //             sfc_ports.i_tx_pause,                Asserted to send a pause frame
		output wire                o_rx_pause,                      //                      .o_rx_pause,                Indicates that a pause frame was received
		input  wire [17:0]         i_reconfig_xcvr0_addr,           // reconfig_xcvr_slave_0.address
		input  wire [3:0]          i_reconfig_xcvr0_byteenable,     //                      .byteenable
		output wire                o_reconfig_xcvr0_readdata_valid, //                      .readdatavalid
		input  wire                i_reconfig_xcvr0_read,           //                      .read
		input  wire                i_reconfig_xcvr0_write,          //                      .write
		output wire [31:0]         o_reconfig_xcvr0_readdata,       //                      .readdata
		input  wire [31:0]         i_reconfig_xcvr0_writedata,      //                      .writedata
		output wire                o_reconfig_xcvr0_waitrequest,    //                      .waitrequest
		input  wire                i_clk_tx_tod,                    //        ptp_clk_tx_tod.clk
		input  wire                i_clk_rx_tod,                    //        ptp_clk_rx_tod.clk
		input  wire                i_clk_ptp_sample,                //        ptp_clk_sample.clk
		input  wire                i_ptp_tx_tod_valid,              //      ptp_ports_tx_tod.valid
		input  wire [95:0]         i_ptp_tx_tod,                    //                      .data
		input  wire                i_ptp_rx_tod_valid,              //      ptp_ports_rx_tod.valid
		input  wire [95:0]         i_ptp_rx_tod,                    //                      .data
		input  wire [0:0]          i_ptp_ins_ets,                   //             ptp_ports.i_ptp_ins_ets
		input  wire [0:0]          i_ptp_ins_cf,                    //                      .i_ptp_ins_cf
		input  wire [0:0]          i_ptp_zero_csum,                 //                      .i_ptp_zero_csum
		input  wire [0:0]          i_ptp_update_eb,                 //                      .i_ptp_update_eb
		input  wire [0:0]          i_ptp_p2p,                       //                      .i_ptp_p2p
		input  wire [0:0]          i_ptp_asym,                      //                      .i_ptp_asym
		input  wire [0:0]          i_ptp_asym_sign,                 //                      .i_ptp_asym_sign
		input  wire [6:0]          i_ptp_asym_p2p_idx,              //                      .i_ptp_asym_p2p_idx
		input  wire [15:0]         i_ptp_ts_offset,                 //                      .i_ptp_ts_offset
		input  wire [15:0]         i_ptp_cf_offset,                 //                      .i_ptp_cf_offset
		input  wire [15:0]         i_ptp_csum_offset,               //                      .i_ptp_csum_offset
		input  wire [95:0]         i_ptp_tx_its,                    //                      .i_ptp_tx_its
		input  wire [0:0]          i_ptp_ts_req,                    //                      .i_ptp_ts_req
		input  wire [31:0]         i_ptp_fp,                        //                      .i_ptp_fp
		output wire [0:0]          o_ptp_ets_valid,                 //                      .o_ptp_ets_valid
		output wire [95:0]         o_ptp_ets,                       //                      .o_ptp_ets
		output wire [31:0]         o_ptp_ets_fp,                    //                      .o_ptp_ets_fp
		output wire [95:0]         o_ptp_rx_its,                    //                      .o_ptp_rx_its
		output wire                o_tx_ptp_offset_data_valid,      //                      .o_tx_ptp_offset_data_valid
		output wire                o_rx_ptp_offset_data_valid,      //                      .o_rx_ptp_offset_data_valid
		output wire                o_tx_ptp_ready,                  //                      .o_tx_ptp_ready
		output wire                o_rx_ptp_ready,                  //                      .o_rx_ptp_ready
		input  wire                ptp_link                         //                      .ptp_link
	);

	wire   [0:0] eth_f_top_p0_o_reconfig_xcvr_waitrequest;    // port fragment
	wire   [0:0] eth_f_top_p0_o_reconfig_xcvr_readdata_valid; // port fragment
	wire  [31:0] eth_f_top_p0_o_reconfig_xcvr_readdata;       // port fragment

	generate
		// If any of the display statements (or deliberately broken
		// instantiations) within this generate block triggers then this module
		// has been instantiated this module with a set of parameters different
		// from those it was generated for.  This will usually result in a
		// non-functioning system.
		if (bb_f_ux_tx_pll != "TX_PLL_FAST")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_tx_pll_check ( .error(1'b1) );
		end
		if (bb_f_ux_tx_pll_bw_sel != "TX_PLL_BW_SEL_LOW")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_tx_pll_bw_sel_check ( .error(1'b1) );
		end
		if (bb_f_ux_synth_lc_fast_f_out_hz != "12890625000")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_synth_lc_fast_f_out_hz_check ( .error(1'b1) );
		end
		if (bb_f_ux_synth_lc_fast_f_vco_hz != "12890625000")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_synth_lc_fast_f_vco_hz_check ( .error(1'b1) );
		end
		if (bb_f_ux_synth_lc_fast_f_ref_hz != 156250000)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_synth_lc_fast_f_ref_hz_check ( .error(1'b1) );
		end
		if (bb_f_ux_synth_lc_fast_fractional_en != "DISABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_synth_lc_fast_fractional_en_check ( .error(1'b1) );
		end
		if (bb_f_ux_synth_lc_fast_k_counter != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_synth_lc_fast_k_counter_check ( .error(1'b1) );
		end
		if (bb_f_ux_synth_lc_fast_l_counter != 1)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_synth_lc_fast_l_counter_check ( .error(1'b1) );
		end
		if (bb_f_ux_synth_lc_fast_m_counter != 165)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_synth_lc_fast_m_counter_check ( .error(1'b1) );
		end
		if (bb_f_ux_synth_lc_fast_n_counter != 2)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_synth_lc_fast_n_counter_check ( .error(1'b1) );
		end
		if (bb_f_ux_synth_lc_fast_primary_use != "SYNTH_LC_fast_PRIMARY_USE_DISABLED")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_synth_lc_fast_primary_use_check ( .error(1'b1) );
		end
		if (bb_f_ux_synth_lc_med_f_out_hz != "0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_synth_lc_med_f_out_hz_check ( .error(1'b1) );
		end
		if (bb_f_ux_synth_lc_med_f_vco_hz != "0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_synth_lc_med_f_vco_hz_check ( .error(1'b1) );
		end
		if (bb_f_ux_synth_lc_med_f_ref_hz != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_synth_lc_med_f_ref_hz_check ( .error(1'b1) );
		end
		if (bb_f_ux_synth_lc_med_fractional_en != "__BB_DONT_CARE__")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_synth_lc_med_fractional_en_check ( .error(1'b1) );
		end
		if (bb_f_ux_synth_lc_med_k_counter != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_synth_lc_med_k_counter_check ( .error(1'b1) );
		end
		if (bb_f_ux_synth_lc_med_l_counter != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_synth_lc_med_l_counter_check ( .error(1'b1) );
		end
		if (bb_f_ux_synth_lc_med_m_counter != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_synth_lc_med_m_counter_check ( .error(1'b1) );
		end
		if (bb_f_ux_synth_lc_med_n_counter != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_synth_lc_med_n_counter_check ( .error(1'b1) );
		end
		if (bb_f_ux_synth_lc_med_primary_use != "__BB_DONT_CARE__")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_synth_lc_med_primary_use_check ( .error(1'b1) );
		end
		if (bb_f_ux_synth_lc_slow_f_out_hz != "0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_synth_lc_slow_f_out_hz_check ( .error(1'b1) );
		end
		if (bb_f_ux_synth_lc_slow_f_vco_hz != "0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_synth_lc_slow_f_vco_hz_check ( .error(1'b1) );
		end
		if (bb_f_ux_synth_lc_slow_f_ref_hz != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_synth_lc_slow_f_ref_hz_check ( .error(1'b1) );
		end
		if (bb_f_ux_synth_lc_slow_fractional_en != "__BB_DONT_CARE__")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_synth_lc_slow_fractional_en_check ( .error(1'b1) );
		end
		if (bb_f_ux_synth_lc_slow_k_counter != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_synth_lc_slow_k_counter_check ( .error(1'b1) );
		end
		if (bb_f_ux_synth_lc_slow_l_counter != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_synth_lc_slow_l_counter_check ( .error(1'b1) );
		end
		if (bb_f_ux_synth_lc_slow_m_counter != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_synth_lc_slow_m_counter_check ( .error(1'b1) );
		end
		if (bb_f_ux_synth_lc_slow_n_counter != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_synth_lc_slow_n_counter_check ( .error(1'b1) );
		end
		if (bb_f_ux_synth_lc_slow_primary_use != "__BB_DONT_CARE__")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_synth_lc_slow_primary_use_check ( .error(1'b1) );
		end
		if (bb_f_ux_cdr_bw_sel != "CDR_BW_SEL_LOW")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_cdr_bw_sel_check ( .error(1'b1) );
		end
		if (bb_f_ux_cdr_f_out_hz != "12890625000")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_cdr_f_out_hz_check ( .error(1'b1) );
		end
		if (bb_f_ux_cdr_f_vco_hz != "12890625000")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_cdr_f_vco_hz_check ( .error(1'b1) );
		end
		if (bb_f_ux_cdr_f_ref_hz != 156250000)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_cdr_f_ref_hz_check ( .error(1'b1) );
		end
		if (bb_f_ux_cdr_l_counter != 1)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_cdr_l_counter_check ( .error(1'b1) );
		end
		if (bb_f_ux_cdr_m_counter != 165)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_cdr_m_counter_check ( .error(1'b1) );
		end
		if (bb_f_ux_cdr_n_counter != 4)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_cdr_n_counter_check ( .error(1'b1) );
		end
		if (bb_f_ux_synth_lc_fast_rx_postdiv_counter != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_synth_lc_fast_rx_postdiv_counter_check ( .error(1'b1) );
		end
		if (bb_f_ux_synth_lc_med_rx_postdiv_counter != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_synth_lc_med_rx_postdiv_counter_check ( .error(1'b1) );
		end
		if (bb_f_ux_synth_lc_slow_rx_postdiv_counter != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_synth_lc_slow_rx_postdiv_counter_check ( .error(1'b1) );
		end
		if (bb_f_ux_synth_lc_fast_f_rx_postdiv_hz != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_synth_lc_fast_f_rx_postdiv_hz_check ( .error(1'b1) );
		end
		if (bb_f_ux_synth_lc_med_f_rx_postdiv_hz != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_synth_lc_med_f_rx_postdiv_hz_check ( .error(1'b1) );
		end
		if (bb_f_ux_synth_lc_slow_f_rx_postdiv_hz != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_synth_lc_slow_f_rx_postdiv_hz_check ( .error(1'b1) );
		end
		if (bb_f_ux_tx_fb_div_emb_mult_counter != 1)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_tx_fb_div_emb_mult_counter_check ( .error(1'b1) );
		end
		if (EHIP_RATE != "25G")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					ehip_rate_check ( .error(1'b1) );
		end
		if (MODULATION != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					modulation_check ( .error(1'b1) );
		end
		if (LANE_NUM != 1)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					lane_num_check ( .error(1'b1) );
		end
		if (AIB_LANES != 1)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					aib_lanes_check ( .error(1'b1) );
		end
		if (DATA_WIDTH != 1)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					data_width_check ( .error(1'b1) );
		end
		if (INFRAME != 1)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					inframe_check ( .error(1'b1) );
		end
		if (SEG_ERROR != 1)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					seg_error_check ( .error(1'b1) );
		end
		if (SEG_EOP_EMPTY != 3)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					seg_eop_empty_check ( .error(1'b1) );
		end
		if (SEG_STATUS != 3)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					seg_status_check ( .error(1'b1) );
		end
		if (EMPTY_BITS != 3)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					empty_bits_check ( .error(1'b1) );
		end
		if (PREAMBLE_PORTS != 1)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					preamble_ports_check ( .error(1'b1) );
		end
		if (PCS_CONTROL != 8)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					pcs_control_check ( .error(1'b1) );
		end
		if (FCS_ERROR != 1)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					fcs_error_check ( .error(1'b1) );
		end
		if (NO_OF_PORTS != 1)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					no_of_ports_check ( .error(1'b1) );
		end
		if (NUM_CLKS != 1)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					num_clks_check ( .error(1'b1) );
		end
		if (ENABLE_PTP != 1)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					enable_ptp_check ( .error(1'b1) );
		end
		if (PTP_FP_WIDTH != 32)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					ptp_fp_width_check ( .error(1'b1) );
		end
		if (TX_EHIP_PP_EN != "DISABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					tx_ehip_pp_en_check ( .error(1'b1) );
		end
		if (ENABLE_PTP_DEBUG != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					enable_ptp_debug_check ( .error(1'b1) );
		end
		if (KEEP_RX_CRC != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					keep_rx_crc_check ( .error(1'b1) );
		end
		if (FLOW_CONTROL != 7)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					flow_control_check ( .error(1'b1) );
		end
		if (AVMM2_ADDR_WIDTH != 18)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					avmm2_addr_width_check ( .error(1'b1) );
		end
		if (CWBIN_TIMEOUT_COUNT != 1300)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					cwbin_timeout_count_check ( .error(1'b1) );
		end
		if (ENABLE_SOFT_CWBIN != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					enable_soft_cwbin_check ( .error(1'b1) );
		end
		if (BASE_SEC_ENABLE != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					base_sec_enable_check ( .error(1'b1) );
		end
		if (ENABLE_ANLT != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					enable_anlt_check ( .error(1'b1) );
		end
		if (ENABLE_ADME != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					enable_adme_check ( .error(1'b1) );
		end
		if (ENABLE_ETK != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					enable_etk_check ( .error(1'b1) );
		end
		if (CLIENT_INT != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					client_int_check ( .error(1'b1) );
		end
		if (PACKING_EN != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					packing_en_check ( .error(1'b1) );
		end
		if (XCVR_TYPE_SIP != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					xcvr_type_sip_check ( .error(1'b1) );
		end
		if (BLOCK_TYPE != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					block_type_check ( .error(1'b1) );
		end
		if (RSFEC_TYPE != 2)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					rsfec_type_check ( .error(1'b1) );
		end
		if (PREAMBLE_PASSTHROUGH != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					preamble_passthrough_check ( .error(1'b1) );
		end
		if (READY_LATENCY != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					ready_latency_check ( .error(1'b1) );
		end
		if (ENABLE_ASYNC_ADAPTERS != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					enable_async_adapters_check ( .error(1'b1) );
		end
		if (PTP_ACC_MODE != 1)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					ptp_acc_mode_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_use_am_insert != "DISABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_use_am_insert_check ( .error(1'b1) );
		end
		if (bb_f_ehip_duplex_mode != "DUPLEX_MODE_FULL_DUPLEX")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_duplex_mode_check ( .error(1'b1) );
		end
		if (bb_f_ehip_tx_pmadirect_single_width != "FALSE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_tx_pmadirect_single_width_check ( .error(1'b1) );
		end
		if (bb_f_ehip_rx_pmadirect_single_width != "FALSE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_rx_pmadirect_single_width_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_holdoff_quanta != 65535)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_holdoff_quanta_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_pause_quanta != 65535)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_pause_quanta_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_pfc_pause_quanta_0 != 65535)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_pfc_pause_quanta_0_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_pfc_pause_quanta_1 != 65535)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_pfc_pause_quanta_1_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_pfc_pause_quanta_2 != 65535)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_pfc_pause_quanta_2_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_pfc_pause_quanta_3 != 65535)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_pfc_pause_quanta_3_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_pfc_pause_quanta_4 != 65535)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_pfc_pause_quanta_4_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_pfc_pause_quanta_5 != 65535)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_pfc_pause_quanta_5_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_pfc_pause_quanta_6 != 65535)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_pfc_pause_quanta_6_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_pfc_pause_quanta_7 != 65535)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_pfc_pause_quanta_7_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_flow_control_holdoff_mode != "MAC_PER_QUEUE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_flow_control_holdoff_mode_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_rx_length_checking != "ENABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_rx_length_checking_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_rxcrc_covers_preamble != "DISABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_rxcrc_covers_preamble_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_txcrc_covers_preamble != "DISABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_txcrc_covers_preamble_check ( .error(1'b1) );
		end
		if (bb_f_ehip_tx_primary_use != "TX_PRIMARY_USE_ETHERNET")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_tx_primary_use_check ( .error(1'b1) );
		end
		if (bb_f_ehip_rx_primary_use != "RX_PRIMARY_USE_ETHERNET")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_rx_primary_use_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_disable_link_fault_rf != "DISABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_disable_link_fault_rf_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_force_link_fault_rf != "DISABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_force_link_fault_rf_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_request_tx_pause != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_request_tx_pause_check ( .error(1'b1) );
		end
		if (bb_f_ehip_rx_excvr_if_fifo_mode != "RX_EXCVR_IF_FIFO_MODE_ELASTIC")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_rx_excvr_if_fifo_mode_check ( .error(1'b1) );
		end
		if (bb_f_ehip_tx_excvr_if_fifo_mode != "TX_EXCVR_IF_FIFO_MODE_ELASTIC")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_tx_excvr_if_fifo_mode_check ( .error(1'b1) );
		end
		if (bb_f_ehip_rx_aib_if_fifo_mode != "RX_AIB_IF_FIFO_MODE_REGISTER")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_rx_aib_if_fifo_mode_check ( .error(1'b1) );
		end
		if (bb_f_ehip_tx_aib_if_fifo_mode != "TX_AIB_IF_FIFO_MODE_PHASECOMP")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_tx_aib_if_fifo_mode_check ( .error(1'b1) );
		end
		if (bb_f_ehip_sys_clk_src != "SYS_CLK_SRC_PLL")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_sys_clk_src_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_pfc_holdoff_quanta_0 != 65535)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_pfc_holdoff_quanta_0_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_pfc_holdoff_quanta_1 != 65535)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_pfc_holdoff_quanta_1_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_pfc_holdoff_quanta_2 != 65535)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_pfc_holdoff_quanta_2_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_pfc_holdoff_quanta_3 != 65535)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_pfc_holdoff_quanta_3_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_pfc_holdoff_quanta_4 != 65535)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_pfc_holdoff_quanta_4_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_pfc_holdoff_quanta_5 != 65535)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_pfc_holdoff_quanta_5_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_pfc_holdoff_quanta_6 != 65535)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_pfc_holdoff_quanta_6_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_pfc_holdoff_quanta_7 != 65535)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_pfc_holdoff_quanta_7_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_rx_pause_daddr != "1652522221569")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_rx_pause_daddr_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_uniform_holdoff_quanta != 65535)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_uniform_holdoff_quanta_check ( .error(1'b1) );
		end
		if (bb_f_ehip_lpbk_mode != "LPBK_MODE_DISABLED")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_lpbk_mode_check ( .error(1'b1) );
		end
		if (bb_f_ehip_rx_en != "TRUE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_rx_en_check ( .error(1'b1) );
		end
		if (bb_f_ehip_tx_en != "TRUE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_tx_en_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_tx_pause_daddr != "1652522221569")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_tx_pause_daddr_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_tx_pause_saddr != "247393538562781")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_tx_pause_saddr_check ( .error(1'b1) );
		end
		if (bb_f_ehip_is_ptp_part_of_reconfig != "TRUE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_is_ptp_part_of_reconfig_check ( .error(1'b1) );
		end
		if (bb_f_ehip_is_fec_part_of_reconfig != "TRUE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_is_fec_part_of_reconfig_check ( .error(1'b1) );
		end
		if (bb_f_ehip_silicon_rev != "10nm8agdrb")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_silicon_rev_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_ipg_removed_per_am_period != 8)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_ipg_removed_per_am_period_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_mode != "MAC_MODE_IEEE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_mode_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_tx_mac_data_flow != "ENABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_tx_mac_data_flow_check ( .error(1'b1) );
		end
		if (bb_f_ehip_fec_spec != "FEC_SPEC_IEEE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_fec_spec_check ( .error(1'b1) );
		end
		if (bb_f_ehip_pcs_ber_mon_mode != "PCS_BER_MON_MODE_25G")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_pcs_ber_mon_mode_check ( .error(1'b1) );
		end
		if (bb_f_ehip_rx_fec_enable != "RX_FEC_ENABLE_ENABLED")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_rx_fec_enable_check ( .error(1'b1) );
		end
		if (bb_f_ehip_tx_fec_enable != "TX_FEC_ENABLE_ENABLED")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_tx_fec_enable_check ( .error(1'b1) );
		end
		if (bb_f_ehip_rx_pcs_mode != "RX_PCS_MODE_IEEE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_rx_pcs_mode_check ( .error(1'b1) );
		end
		if (bb_f_ehip_tx_pcs_mode != "TX_PCS_MODE_IEEE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_tx_pcs_mode_check ( .error(1'b1) );
		end
		if (dec_bb_f_ehip_rx_datarate != "25781250000")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					dec_bb_f_ehip_rx_datarate_check ( .error(1'b1) );
		end
		if (dec_bb_f_ehip_tx_datarate != "25781250000")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					dec_bb_f_ehip_tx_datarate_check ( .error(1'b1) );
		end
		if (bb_f_ehip_rx_xcvr_width != "RX_XCVR_WIDTH_32")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_rx_xcvr_width_check ( .error(1'b1) );
		end
		if (bb_f_ehip_tx_xcvr_width != "TX_XCVR_WIDTH_32")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_tx_xcvr_width_check ( .error(1'b1) );
		end
		if (bb_f_ehip_tx_word_clk_hz != 805664062)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_tx_word_clk_hz_check ( .error(1'b1) );
		end
		if (bb_f_ehip_rx_word_clk_hz != 805664062)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_rx_word_clk_hz_check ( .error(1'b1) );
		end
		if (bb_f_ehip_rx_excvr_gb_ratio_mode != "RX_EXCVR_GB_RATIO_MODE_32_40")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_rx_excvr_gb_ratio_mode_check ( .error(1'b1) );
		end
		if (bb_f_ehip_tx_excvr_gb_ratio_mode != "TX_EXCVR_GB_RATIO_MODE_32_40")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_tx_excvr_gb_ratio_mode_check ( .error(1'b1) );
		end
		if (bb_f_ehip_speed_map != "SPEED_MAP_MAP_25G")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_speed_map_check ( .error(1'b1) );
		end
		if (bb_f_ehip_aibif_data_valid != "AIBIF_DATA_VALID_CUSTOM")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_aibif_data_valid_check ( .error(1'b1) );
		end
		if (bb_f_ehip_frac_size != "F25G")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_frac_size_check ( .error(1'b1) );
		end
		if (bb_f_ehip_tx_total_xcvr != 1)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_tx_total_xcvr_check ( .error(1'b1) );
		end
		if (bb_f_ehip_rx_total_xcvr != 1)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_rx_total_xcvr_check ( .error(1'b1) );
		end
		if (bb_f_ehip_sim_mode != "DISABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_sim_mode_check ( .error(1'b1) );
		end
		if (bb_f_ehip_sup_mode != "SUP_MODE_USER_MODE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_sup_mode_check ( .error(1'b1) );
		end
		if (bb_f_ehip_topology != "UX16E400GPTP_XX_DISABLED_XX_DISABLED")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_topology_check ( .error(1'b1) );
		end
		if (bb_f_ehip_aib2_rx_st_clk_en != "AIB2_RX_ST_CLK_EN_RX_USER_CLK1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_aib2_rx_st_clk_en_check ( .error(1'b1) );
		end
		if (bb_f_ehip_aib2_tx_st_clk_en != "AIB2_TX_ST_CLK_EN_PLL_DIV2")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_aib2_tx_st_clk_en_check ( .error(1'b1) );
		end
		if (bb_f_ehip_aib3_rx_st_clk_en != "AIB3_RX_ST_CLK_EN_RX_WORD_CLK")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_aib3_rx_st_clk_en_check ( .error(1'b1) );
		end
		if (bb_f_ehip_aib3_tx_st_clk_en != "AIB3_TX_ST_CLK_EN_TX_USER_CLK1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_aib3_tx_st_clk_en_check ( .error(1'b1) );
		end
		if (bb_f_ehip_fec_clk_src != "FEC_CLK_SRC_PLL")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_fec_clk_src_check ( .error(1'b1) );
		end
		if (bb_f_ehip_fec_error != "FEC_ERROR_OFF")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_fec_error_check ( .error(1'b1) );
		end
		if (bb_f_ehip_dl_enable != "ENABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_dl_enable_check ( .error(1'b1) );
		end
		if (bb_f_ehip_ptp_mode != "PTP_MODE_ENABLED")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_ptp_mode_check ( .error(1'b1) );
		end
		if (bb_f_ehip_e400g_ptp0_aib2_div2_clk != "ENABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_e400g_ptp0_aib2_div2_clk_check ( .error(1'b1) );
		end
		if (bb_f_ehip_e400g_ptp1_aib2_div2_clk != "ENABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_e400g_ptp1_aib2_div2_clk_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_tx_ptp_phy_lane_num != "MAC_E25G_X1_TX_LN")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_tx_ptp_phy_lane_num_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_rx_ptp_phy_lane_num != "MAC_E25G_X1_RX_LN")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_rx_ptp_phy_lane_num_check ( .error(1'b1) );
		end
		if (bb_f_ehip_fec_802p3ck != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_fec_802p3ck_check ( .error(1'b1) );
		end
		if (bb_f_ehip_q_dl_cfg_rxbit_rollover_attr != 143934)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_q_dl_cfg_rxbit_rollover_attr_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_enforce_max_frame_size != "DISABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_enforce_max_frame_size_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_rx_max_frame_size != 9000)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_rx_max_frame_size_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_tx_max_frame_size != 9000)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_tx_max_frame_size_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_flow_control != "MAC_RX_SFC_DISABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_flow_control_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_flow_control_sip != "NO")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_flow_control_sip_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_forward_rx_pause_requests != "DISABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_forward_rx_pause_requests_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_forward_rx_pause_requests_int != "ENABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_forward_rx_pause_requests_int_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_keep_rx_crc != "DISABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_keep_rx_crc_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_remove_pads != "DISABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_remove_pads_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_link_fault_mode != "MAC_LF_OFF")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_link_fault_mode_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_rx_preamble_passthrough != "DISABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_rx_preamble_passthrough_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_rx_vlan_detection != "ENABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_rx_vlan_detection_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_source_address_insertion != "ENABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_source_address_insertion_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_strict_preamble_checking != "DISABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_strict_preamble_checking_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_strict_sfd_checking != "DISABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_strict_sfd_checking_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_tx_preamble_passthrough != "DISABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_tx_preamble_passthrough_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_tx_vlan_detection != "ENABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_tx_vlan_detection_check ( .error(1'b1) );
		end
		if (bb_f_ehip_xcvr_mode != "XCVR_MODE_NRZ")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_xcvr_mode_check ( .error(1'b1) );
		end
		if (bb_f_ehip_xcvr_type != "XCVR_TYPE_UX")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_xcvr_type_check ( .error(1'b1) );
		end
		if (bb_f_ehip_fec_mode != "FEC_MODE_RS_528_IE_KR")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_fec_mode_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_tx_ipg_size != "MAC_IPG_12")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_tx_ipg_size_check ( .error(1'b1) );
		end
		if (bb_f_ehip_mac_txmac_saddr != "73588229205")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ehip_mac_txmac_saddr_check ( .error(1'b1) );
		end
		if (bb_f_ux_sim_mode != "DISABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_sim_mode_check ( .error(1'b1) );
		end
		if (bb_f_ux_q_10_to_1_ckmux_0_en_attr != "__BB_DONT_CARE__")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_q_10_to_1_ckmux_0_en_attr_check ( .error(1'b1) );
		end
		if (bb_f_ux_q_10_to_1_ckmux_1_en_attr != "__BB_DONT_CARE__")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_q_10_to_1_ckmux_1_en_attr_check ( .error(1'b1) );
		end
		if (bb_f_ux_cdr_clkdiv_en != "DISABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_cdr_clkdiv_en_check ( .error(1'b1) );
		end
		if (bb_f_ux_cdr_f_postdiv_hz != 390625000)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_cdr_f_postdiv_hz_check ( .error(1'b1) );
		end
		if (bb_f_ux_cdr_postdiv_counter != 33)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_cdr_postdiv_counter_check ( .error(1'b1) );
		end
		if (bb_f_ux_cdr_postdiv_fractional_en != "DISABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_cdr_postdiv_fractional_en_check ( .error(1'b1) );
		end
		if (bb_f_ux_cdr_ppm_driftcount != 1024)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_cdr_ppm_driftcount_check ( .error(1'b1) );
		end
		if (bb_f_ux_master_pll_pair_mode != "FALSE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_master_pll_pair_mode_check ( .error(1'b1) );
		end
		if (bb_f_ux_core_pll != "CORE_PLL_DISABLED")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_core_pll_check ( .error(1'b1) );
		end
		if (bb_f_ux_dl_enable != "ENABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_dl_enable_check ( .error(1'b1) );
		end
		if (bb_f_ux_dpma_refclk_source != "__BB_DONT_CARE__")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_dpma_refclk_source_check ( .error(1'b1) );
		end
		if (bb_f_ux_enable_port_control_of_cdr_ltr_ltd != "DISABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_enable_port_control_of_cdr_ltr_ltd_check ( .error(1'b1) );
		end
		if (bb_f_ux_enable_static_refclk_network != "FALSE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_enable_static_refclk_network_check ( .error(1'b1) );
		end
		if (bb_f_ux_engineered_link_mode != "DISABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_engineered_link_mode_check ( .error(1'b1) );
		end
		if (bb_f_ux_fec_used != "TRUE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_fec_used_check ( .error(1'b1) );
		end
		if (bb_f_ux_flux_mode != "FLUX_MODE_CPRI")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_flux_mode_check ( .error(1'b1) );
		end
		if (bb_f_ux_force_cdr_ltd != "DISABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_force_cdr_ltd_check ( .error(1'b1) );
		end
		if (bb_f_ux_force_cdr_ltr != "DISABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_force_cdr_ltr_check ( .error(1'b1) );
		end
		if (bb_f_ux_force_refclk_power_to_specific_value != "FORCE_REFCLK_POWER_TO_SPECIFIC_VALUE_NONE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_force_refclk_power_to_specific_value_check ( .error(1'b1) );
		end
		if (bb_f_ux_full_quad_master_pll_mode != "FALSE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_full_quad_master_pll_mode_check ( .error(1'b1) );
		end
		if (bb_f_ux_loopback_mode != "LOOPBACK_MODE_DISABLED")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_loopback_mode_check ( .error(1'b1) );
		end
		if (bb_f_ux_master_sup_mode != "MASTER_SUP_MODE_USER_MODE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_master_sup_mode_check ( .error(1'b1) );
		end
		if (bb_f_ux_prbs_gen_en != "DISABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_prbs_gen_en_check ( .error(1'b1) );
		end
		if (bb_f_ux_prbs_mon_en != "DISABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_prbs_mon_en_check ( .error(1'b1) );
		end
		if (bb_f_ux_q_dl_cfg_rx_lat_bit_for_async_attr != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_q_dl_cfg_rx_lat_bit_for_async_attr_check ( .error(1'b1) );
		end
		if (bb_f_ux_q_dl_cfg_rxbit_cntr_pma_attr != "DISABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_q_dl_cfg_rxbit_cntr_pma_attr_check ( .error(1'b1) );
		end
		if (bb_f_ux_q_dl_cfg_rxbit_rollover_attr != 21088)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_q_dl_cfg_rxbit_rollover_attr_check ( .error(1'b1) );
		end
		if (bb_f_ux_quad_pcie_mode != "FALSE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_quad_pcie_mode_check ( .error(1'b1) );
		end
		if (bb_f_ux_rx_adapt_mode != "RX_ADAPT_MODE_FLUX_RX_ADAPT")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_rx_adapt_mode_check ( .error(1'b1) );
		end
		if (bb_f_ux_rx_bond_size != "RX_BOND_SIZE_DISABLED")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_rx_bond_size_check ( .error(1'b1) );
		end
		if (dec_bb_f_ux_rx_line_rate_bps != "25781250000")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					dec_bb_f_ux_rx_line_rate_bps_check ( .error(1'b1) );
		end
		if (bb_f_ux_rx_over_sample != "__BB_DONT_CARE__")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_rx_over_sample_check ( .error(1'b1) );
		end
		if (bb_f_ux_rx_pam4_graycode_en != "DISABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_rx_pam4_graycode_en_check ( .error(1'b1) );
		end
		if (bb_f_ux_rx_pam4_precode_en != "DISABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_rx_pam4_precode_en_check ( .error(1'b1) );
		end
		if (bb_f_ux_rx_protocol != "RX_PROTOCOL_FEC_PCS_MAC")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_rx_protocol_check ( .error(1'b1) );
		end
		if (bb_f_ux_tx_protocol_hard_pcie_lowloss != "DISABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_tx_protocol_hard_pcie_lowloss_check ( .error(1'b1) );
		end
		if (bb_f_ux_rx_protocol_hard_pcie_lowloss != "DISABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_rx_protocol_hard_pcie_lowloss_check ( .error(1'b1) );
		end
		if (bb_f_ux_rx_user_clk_en != "ENABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_rx_user_clk_en_check ( .error(1'b1) );
		end
		if (bb_f_ux_rx_width != "RX_WIDTH_32")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_rx_width_check ( .error(1'b1) );
		end
		if (bb_f_ux_silicon_rev != "10nm8agdrb")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_silicon_rev_check ( .error(1'b1) );
		end
		if (bb_f_ux_squelch_detect != "__BB_DONT_CARE__")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_squelch_detect_check ( .error(1'b1) );
		end
		if (bb_f_ux_sr_custom != "DISABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_sr_custom_check ( .error(1'b1) );
		end
		if (bb_f_ux_sup_mode != "sup_mode_user_mode")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_sup_mode_check ( .error(1'b1) );
		end
		if (bb_f_ux_synth_lc_fast_f_tx_postdiv_hz != 390625000)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_synth_lc_fast_f_tx_postdiv_hz_check ( .error(1'b1) );
		end
		if (bb_f_ux_synth_lc_fast_tx_postdiv_counter != 33)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_synth_lc_fast_tx_postdiv_counter_check ( .error(1'b1) );
		end
		if (bb_f_ux_synth_lc_fast_tx_postdiv_fractional_en != "DISABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_synth_lc_fast_tx_postdiv_fractional_en_check ( .error(1'b1) );
		end
		if (bb_f_ux_synth_lc_med_f_tx_postdiv_hz != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_synth_lc_med_f_tx_postdiv_hz_check ( .error(1'b1) );
		end
		if (bb_f_ux_synth_lc_med_tx_postdiv_counter != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_synth_lc_med_tx_postdiv_counter_check ( .error(1'b1) );
		end
		if (bb_f_ux_synth_lc_med_tx_postdiv_fractional_en != "DISABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_synth_lc_med_tx_postdiv_fractional_en_check ( .error(1'b1) );
		end
		if (bb_f_ux_synth_lc_slow_f_tx_postdiv_hz != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_synth_lc_slow_f_tx_postdiv_hz_check ( .error(1'b1) );
		end
		if (bb_f_ux_synth_lc_slow_tx_postdiv_counter != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_synth_lc_slow_tx_postdiv_counter_check ( .error(1'b1) );
		end
		if (bb_f_ux_synth_lc_slow_tx_postdiv_fractional_en != "DISABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_synth_lc_slow_tx_postdiv_fractional_en_check ( .error(1'b1) );
		end
		if (bb_f_ux_tx_bond_size != "TX_BOND_SIZE_1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_tx_bond_size_check ( .error(1'b1) );
		end
		if (dec_bb_f_ux_tx_line_rate_bps != "25781250000")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					dec_bb_f_ux_tx_line_rate_bps_check ( .error(1'b1) );
		end
		if (bb_f_ux_tx_over_sample != "__BB_DONT_CARE__")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_tx_over_sample_check ( .error(1'b1) );
		end
		if (bb_f_ux_tx_pam4_graycode_en != "DISABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_tx_pam4_graycode_en_check ( .error(1'b1) );
		end
		if (bb_f_ux_tx_pam4_precode_en != "DISABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_tx_pam4_precode_en_check ( .error(1'b1) );
		end
		if (bb_f_ux_tx_protocol != "TX_PROTOCOL_FEC_PCS_MAC")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_tx_protocol_check ( .error(1'b1) );
		end
		if (bb_f_ux_tx_user_clk1_en != "ENABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_tx_user_clk1_en_check ( .error(1'b1) );
		end
		if (bb_f_ux_tx_user_clk1_mux != "TX_USER_CLK1_MUX_FAST")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_tx_user_clk1_mux_check ( .error(1'b1) );
		end
		if (bb_f_ux_tx_user_clk2_en != "ENABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_tx_user_clk2_en_check ( .error(1'b1) );
		end
		if (bb_f_ux_tx_user_clk2_mux != "TX_USER_CLK2_MUX_FAST")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_tx_user_clk2_mux_check ( .error(1'b1) );
		end
		if (bb_f_ux_tx_width != "TX_WIDTH_32")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_tx_width_check ( .error(1'b1) );
		end
		if (bb_f_ux_txrx_channel_operation != "TXRX_CHANNEL_OPERATION_FULL_DUPLEX")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_txrx_channel_operation_check ( .error(1'b1) );
		end
		if (bb_f_ux_txrx_line_encoding_type != "TXRX_LINE_ENCODING_TYPE_NRZ")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_txrx_line_encoding_type_check ( .error(1'b1) );
		end
		if (bb_f_ux_txrx_xcvr_speed_bucket != "TXRX_XCVR_SPEED_BUCKET_25G")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_txrx_xcvr_speed_bucket_check ( .error(1'b1) );
		end
		if (bb_f_ux_ux_q_ckmux_cpu_attr != "CKMUX_CPU_AVMM")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_ux_q_ckmux_cpu_attr_check ( .error(1'b1) );
		end
		if (bb_f_ux_ux_q_e_rx_dp_pipe_attr != "E_RX_DP_NO_PIPE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_ux_q_e_rx_dp_pipe_attr_check ( .error(1'b1) );
		end
		if (bb_f_ux_ux_q_e_tx_dp_pipe_attr != "E_TX_DP_NO_PIPE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_ux_q_e_tx_dp_pipe_attr_check ( .error(1'b1) );
		end
		if (bb_f_ux_ux_q_i_pll0_hz != 402832031)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_ux_q_i_pll0_hz_check ( .error(1'b1) );
		end
		if (bb_f_ux_enable_an_lt_support != "FALSE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_enable_an_lt_support_check ( .error(1'b1) );
		end
		if (bb_f_ux_primary_use != "PRIMARY_USE_STANDARD")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_primary_use_check ( .error(1'b1) );
		end
		if (bb_f_ux_tx_spread_spectrum_en != "DISABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_tx_spread_spectrum_en_check ( .error(1'b1) );
		end
		if (bb_f_ux_tx_tuning_hint != "TX_TUNING_HINT_DISABLED")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_tx_tuning_hint_check ( .error(1'b1) );
		end
		if (bb_f_ux_rx_tuning_hint != "RX_TUNING_HINT_DISABLED")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_rx_tuning_hint_check ( .error(1'b1) );
		end
		if (bb_f_ux_synth_lc_fb_div_n_frac_mode != 1)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_synth_lc_fb_div_n_frac_mode_check ( .error(1'b1) );
		end
		if (bb_f_ux_tx_invert_p_and_n != "DISABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_tx_invert_p_and_n_check ( .error(1'b1) );
		end
		if (bb_f_ux_rx_invert_p_and_n != "DISABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_ux_rx_invert_p_and_n_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_pll_fullrate != "TRUE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_pll_fullrate_check ( .error(1'b1) );
		end
		if (bb_f_bk_package_type != "HIGHEND")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_package_type_check ( .error(1'b1) );
		end
		if (bb_f_bk_an_mode != "AN_MODE_DIS")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_an_mode_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_lnx_txovf_rxbdstb_inten != 6)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_lnx_txovf_rxbdstb_inten_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_lnx_txudf_pldrstb_inten != 8)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_lnx_txudf_pldrstb_inten_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_dl_enable != "DETLAT_EN")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_dl_enable_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_rx_lat_bit_for_async != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_rx_lat_bit_for_async_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_rxbit_cntr_pma != "RXBIT_CNTR_PMADIR_DIS")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_rxbit_cntr_pma_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_rxbit_rollover != 21088)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_rxbit_rollover_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_en_rxdat_profile != "RXDAT_PROF_EN")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_en_rxdat_profile_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_rx_bdst_rcon_en != "RX_BADST_RCON_EN")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_rx_bdst_rcon_en_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_rx_ppmd_rcon_en != "RX_PPMD_BADST_RCON_EN")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_rx_ppmd_rcon_en_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_tx_lnx_ovf_inten_dirsignal != 8)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_tx_lnx_ovf_inten_dirsignal_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_tx_lnx_rxbadst_inten_dirsignal != 5)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_tx_lnx_rxbadst_inten_dirsignal_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_tx_lnx_udf_inten_dirsignal != 11)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_tx_lnx_udf_inten_dirsignal_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_sel_tx_user_data != "TX_USRDATA_DIS")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_sel_tx_user_data_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_tx_usr_data_0 != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_tx_usr_data_0_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_tx_usr_data_1 != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_tx_usr_data_1_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_tx_usr_data_2 != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_tx_usr_data_2_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_tx_usr_data_3 != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_tx_usr_data_3_check ( .error(1'b1) );
		end
		if (bb_f_bk_bti_protected != "__BB_DONT_CARE__")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bti_protected_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_bitprog_update_cfg != "BK_BITPROG_NOUPDATE_CFG")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_bitprog_update_cfg_check ( .error(1'b1) );
		end
		if (bb_f_bk_engineered_link_mode != "DISABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_engineered_link_mode_check ( .error(1'b1) );
		end
		if (bb_f_bk_loopback_mode != "SERIAL_EXT_LOOPBACK")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_loopback_mode_check ( .error(1'b1) );
		end
		if (bb_f_bk_pll_n_counter != 1)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_pll_n_counter_check ( .error(1'b1) );
		end
		if (bb_f_bk_pam4_rxgrey_code != "PAM4_RXGREY_IS_B4")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_pam4_rxgrey_code_check ( .error(1'b1) );
		end
		if (bb_f_bk_pll_pcs3334_ratio != "DIV_33_BY_2")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_pll_pcs3334_ratio_check ( .error(1'b1) );
		end
		if (bb_f_bk_pll_rx_pcs3334_ratio != "RX_DIV_33_BY_2")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_pll_rx_pcs3334_ratio_check ( .error(1'b1) );
		end
		if (bb_f_bk_refclk_source_lane_pll != "PLL_156_MHZ")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_refclk_source_lane_pll_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_car_tx_clk_src_sel != "BK_CAR_TX_CLK_SRC_SEL_DISABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_car_tx_clk_src_sel_check ( .error(1'b1) );
		end
		if (bb_f_bk_rx_ber_cnt_limit_lsb != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_rx_ber_cnt_limit_lsb_check ( .error(1'b1) );
		end
		if (bb_f_bk_rx_ber_cnt_limit_msb != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_rx_ber_cnt_limit_msb_check ( .error(1'b1) );
		end
		if (bb_f_bk_rx_ber_cnt_mask_0_31 != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_rx_ber_cnt_mask_0_31_check ( .error(1'b1) );
		end
		if (bb_f_bk_rx_ber_cnt_mask_32_63 != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_rx_ber_cnt_mask_32_63_check ( .error(1'b1) );
		end
		if (bb_f_bk_rx_ber_cnt_mask_64_95 != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_rx_ber_cnt_mask_64_95_check ( .error(1'b1) );
		end
		if (bb_f_bk_rx_ber_cnt_mask_96_127 != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_rx_ber_cnt_mask_96_127_check ( .error(1'b1) );
		end
		if (bb_f_bk_rx_prbs_common_en != "RX_PRBS_COMMON_EN_ENABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_rx_prbs_common_en_check ( .error(1'b1) );
		end
		if (bb_f_bk_rx_precode_en != "RX_PRECODE_DIS")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_rx_precode_en_check ( .error(1'b1) );
		end
		if (bb_f_bk_rx_prbs_mode != "RX_PRBS_7")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_rx_prbs_mode_check ( .error(1'b1) );
		end
		if (bb_f_bk_tx_prbs_en != "TX_PRBS_EN_DISABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_tx_prbs_en_check ( .error(1'b1) );
		end
		if (bb_f_bk_tx_precode_en != "TX_PRECODE_DIS")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_tx_precode_en_check ( .error(1'b1) );
		end
		if (bb_f_bk_tx_prbs_mode != "TX_PRBS_7")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_tx_prbs_mode_check ( .error(1'b1) );
		end
		if (bb_f_bk_sup_mode != "SUP_MODE_USER_MODE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_sup_mode_check ( .error(1'b1) );
		end
		if (bb_f_bk_rx_user_clk1_en != "RX_USRCLK1_EN")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_rx_user_clk1_en_check ( .error(1'b1) );
		end
		if (bb_f_bk_rx_user_clk1_sel != "RX_USRCLK1SEL_DIV3334")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_rx_user_clk1_sel_check ( .error(1'b1) );
		end
		if (bb_f_bk_rx_user_clk2_en != "RX_USRCLK2_EN")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_rx_user_clk2_en_check ( .error(1'b1) );
		end
		if (bb_f_bk_rx_user_clk2_sel != "RX_USRCLK2SEL_DIV3334")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_rx_user_clk2_sel_check ( .error(1'b1) );
		end
		if (bb_f_bk_tx_bond_size != "TX_BOND_SIZE_1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_tx_bond_size_check ( .error(1'b1) );
		end
		if (bb_f_bk_tx_line_rate != "25781250000")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_tx_line_rate_check ( .error(1'b1) );
		end
		if (bb_f_bk_tx_protocol != "TX_PROTOCOL_FEC_PCS_MAC")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_tx_protocol_check ( .error(1'b1) );
		end
		if (bb_f_bk_tx_user_clk1_en != "TX_USRCLK1_EN")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_tx_user_clk1_en_check ( .error(1'b1) );
		end
		if (bb_f_bk_tx_user_clk1_sel != "TX_USRCLK1SEL_DIV3334")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_tx_user_clk1_sel_check ( .error(1'b1) );
		end
		if (bb_f_bk_tx_user_clk2_en != "TX_USRCLK2_EN")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_tx_user_clk2_en_check ( .error(1'b1) );
		end
		if (bb_f_bk_tx_user_clk2_sel != "TX_USRCLK2SEL_DIV3334")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_tx_user_clk2_sel_check ( .error(1'b1) );
		end
		if (bb_f_bk_txrx_line_encoding_type != "TXRX_LINE_ENCODING_TYPE_NRZ")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_txrx_line_encoding_type_check ( .error(1'b1) );
		end
		if (bb_f_bk_txrx_xcvr_speed_bucket != "TXRX_XCVR_SPEED_BUCKET_25G")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_txrx_xcvr_speed_bucket_check ( .error(1'b1) );
		end
		if (bb_f_bk_rx_invert_p_and_n != "RX_INVERT_PN_DIS")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_rx_invert_p_and_n_check ( .error(1'b1) );
		end
		if (bb_f_bk_tx_invert_p_and_n != "TX_INVERT_PN_DIS")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_tx_invert_p_and_n_check ( .error(1'b1) );
		end
		if (bb_f_bk_silicon_rev != "10nm8agdrb")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_silicon_rev_check ( .error(1'b1) );
		end
		if (bb_f_bk_fec_used != "TRUE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_fec_used_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq0_enable != "SEQ0_EN")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq0_enable_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq1_enable != "SEQ1_EN")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq1_enable_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq2_enable != "SEQ2_EN")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq2_enable_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq3_enable != "SEQ3_EN")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq3_enable_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq4_enable != "SEQ4_EN")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq4_enable_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq5_enable != "SEQ5_EN")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq5_enable_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq6_enable != "SEQ6_EN")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq6_enable_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq7_enable != "SEQ7_EN")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq7_enable_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq8_enable != "SEQ8_EN")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq8_enable_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq9_enable != "SEQ9_EN")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq9_enable_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq10_enable != "SEQ10_EN")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq10_enable_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq42_enable != "SEQ42_EN")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq42_enable_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq43_enable != "SEQ43_EN")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq43_enable_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq44_enable != "SEQ44_EN")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq44_enable_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq45_enable != "SEQ45_EN")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq45_enable_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq46_enable != "SEQ46_EN")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq46_enable_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq31_addr != 285127)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq31_addr_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq31_data != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq31_data_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq31_rdata_unmask != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq31_rdata_unmask_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq31_rdwrb != "SEQ31_WR")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq31_rdwrb_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq32_addr != 348345)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq32_addr_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq32_data != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq32_data_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq32_enable != "SEQ32_DIS")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq32_enable_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq32_rdata_unmask != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq32_rdata_unmask_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq32_rdwrb != "SEQ32_WR")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq32_rdwrb_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq33_addr != 393445)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq33_addr_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq33_data != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq33_data_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq33_enable != "SEQ33_DIS")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq33_enable_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq33_rdata_unmask != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq33_rdata_unmask_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq33_rdwrb != "SEQ33_WR")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq33_rdwrb_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq34_addr != 909989)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq34_addr_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq34_data != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq34_data_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq34_enable != "SEQ34_DIS")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq34_enable_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq34_rdata_unmask != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq34_rdata_unmask_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq34_rdwrb != "SEQ34_WR")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq34_rdwrb_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq35_addr != 857831)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq35_addr_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq35_data != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq35_data_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq35_enable != "SEQ35_DIS")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq35_enable_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq35_rdata_unmask != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq35_rdata_unmask_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq35_rdwrb != "SEQ35_WR")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq35_rdwrb_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq36_addr != 337765)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq36_addr_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq36_data != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq36_data_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq36_enable != "SEQ36_DIS")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq36_enable_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq36_rdata_unmask != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq36_rdata_unmask_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq36_rdwrb != "SEQ36_WR")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq36_rdwrb_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq37_addr != 755768)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq37_addr_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq37_data != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq37_data_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq37_enable != "SEQ37_DIS")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq37_enable_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq37_rdata_unmask != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq37_rdata_unmask_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq37_rdwrb != "SEQ37_WR")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq37_rdwrb_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq38_addr != 314070)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq38_addr_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq38_data != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq38_data_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq38_enable != "SEQ38_DIS")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq38_enable_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq38_rdata_unmask != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq38_rdata_unmask_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq38_rdwrb != "SEQ38_WR")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq38_rdwrb_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq39_addr != 847912)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq39_addr_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq39_data != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq39_data_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq39_enable != "SEQ39_DIS")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq39_enable_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq39_rdata_unmask != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq39_rdata_unmask_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq39_rdwrb != "SEQ39_WR")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq39_rdwrb_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq40_addr != 807559)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq40_addr_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq40_data != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq40_data_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq40_enable != "SEQ40_DIS")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq40_enable_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq40_rdata_unmask != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq40_rdata_unmask_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq40_rdwrb != "SEQ40_WR")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq40_rdwrb_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq41_addr != 760722)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq41_addr_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq41_data != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq41_data_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq41_enable != "SEQ41_DIS")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq41_enable_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq41_rdata_unmask != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq41_rdata_unmask_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq41_rdwrb != "SEQ41_WR")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq41_rdwrb_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq59_addr != 630089)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq59_addr_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq59_data != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq59_data_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq59_enable != "SEQ59_DIS")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq59_enable_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq59_rdata_unmask != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq59_rdata_unmask_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq59_rdwrb != "SEQ59_WR")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq59_rdwrb_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq60_addr != 158461)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq60_addr_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq60_data != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq60_data_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq60_enable != "SEQ60_DIS")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq60_enable_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq60_rdata_unmask != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq60_rdata_unmask_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq60_rdwrb != "SEQ60_WR")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq60_rdwrb_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq61_addr != 688283)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq61_addr_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq61_data != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq61_data_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq61_enable != "SEQ61_DIS")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq61_enable_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq61_rdata_unmask != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq61_rdata_unmask_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq61_rdwrb != "SEQ61_WR")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq61_rdwrb_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq62_addr != 171725)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq62_addr_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq62_data != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq62_data_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq62_enable != "SEQ62_DIS")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq62_enable_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq62_rdata_unmask != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq62_rdata_unmask_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq62_rdwrb != "SEQ62_WR")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq62_rdwrb_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq63_addr != 397762)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq63_addr_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq63_data != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq63_data_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq63_enable != "SEQ63_DIS")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq63_enable_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq63_rdata_unmask != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq63_rdata_unmask_check ( .error(1'b1) );
		end
		if (bb_f_bk_bk_seq63_rdwrb != "SEQ63_WR")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_bk_bk_seq63_rdwrb_check ( .error(1'b1) );
		end
		if (bb_f_aib_silicon_rev != "10nm8agdrb")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_aib_silicon_rev_check ( .error(1'b1) );
		end
		if (bb_f_aib_aibadapt_rx_rx_datapath_tb_sel != "AIBADAPT_RX_PCS_CHNL_TB")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_aib_aibadapt_rx_rx_datapath_tb_sel_check ( .error(1'b1) );
		end
		if (bb_f_aib_aibadapt_rx_rx_user_clk_sel != "AIBADAPT_RX_RX_USER_CLK_EHIP_DIV2")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_aib_aibadapt_rx_rx_user_clk_sel_check ( .error(1'b1) );
		end
		if (bb_f_aib_aibadapt_tx_tx_user_clk_sel != "AIBADAPT_TX_TX_USER_CLK_EHIP")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_aib_aibadapt_tx_tx_user_clk_sel_check ( .error(1'b1) );
		end
		if (bb_f_aib_hssi_tx_transfer_clk_hz != 830078125)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_aib_hssi_tx_transfer_clk_hz_check ( .error(1'b1) );
		end
		if (bb_f_aib_hssi_rx_transfer_clk_hz != 830078125)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_aib_hssi_rx_transfer_clk_hz_check ( .error(1'b1) );
		end
		if (bb_f_aib_tx_user_clk_hz != 390625000)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_aib_tx_user_clk_hz_check ( .error(1'b1) );
		end
		if (bb_f_aib_rx_user_clk_hz != 402832031)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_f_aib_rx_user_clk_hz_check ( .error(1'b1) );
		end
		if (bb_m_aib_rx_silicon_rev != "10nm8agdrb")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_m_aib_rx_silicon_rev_check ( .error(1'b1) );
		end
		if (bb_m_aib_rx_aib_dllstr_align_st_dftmuxsel != "AIB_DLLSTR_ALIGN_ST_DFTMUXSEL_SETTING0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_m_aib_rx_aib_dllstr_align_st_dftmuxsel_check ( .error(1'b1) );
		end
		if (bb_m_aib_rx_dft_hssitestip_dll_dcc_en != "DISABLE_DFT")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_m_aib_rx_dft_hssitestip_dll_dcc_en_check ( .error(1'b1) );
		end
		if (bb_m_aib_rx_op_mode != "RX_DLL_ENABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_m_aib_rx_op_mode_check ( .error(1'b1) );
		end
		if (bb_m_aib_rx_redundancy_en != "DISABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_m_aib_rx_redundancy_en_check ( .error(1'b1) );
		end
		if (bb_m_aib_rx_sup_mode != "USER_MODE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_m_aib_rx_sup_mode_check ( .error(1'b1) );
		end
		if (bb_m_aib_tx_silicon_rev != "10nm8agdrb")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_m_aib_tx_silicon_rev_check ( .error(1'b1) );
		end
		if (bb_m_aib_tx_aib_tx_dcc_dft != "AIB_TX_DCC_DFT_DISABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_m_aib_tx_aib_tx_dcc_dft_check ( .error(1'b1) );
		end
		if (bb_m_aib_tx_aib_tx_dcc_dft_sel != "AIB_TX_DCC_DFT_MODE1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_m_aib_tx_aib_tx_dcc_dft_sel_check ( .error(1'b1) );
		end
		if (bb_m_aib_tx_aib_tx_dcc_st_dftmuxsel != "AIB_TX_DCC_ST_DFTMUXSEL_SETTING1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_m_aib_tx_aib_tx_dcc_st_dftmuxsel_check ( .error(1'b1) );
		end
		if (bb_m_aib_tx_dfd_dll_dcc_en != "DISABLE_DFD")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_m_aib_tx_dfd_dll_dcc_en_check ( .error(1'b1) );
		end
		if (bb_m_aib_tx_dft_hssitestip_dll_dcc_en != "DISABLE_DFT")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_m_aib_tx_dft_hssitestip_dll_dcc_en_check ( .error(1'b1) );
		end
		if (bb_m_aib_tx_op_mode != "TX_DCC_ENABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_m_aib_tx_op_mode_check ( .error(1'b1) );
		end
		if (bb_m_aib_tx_redundancy_en != "DISABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_m_aib_tx_redundancy_en_check ( .error(1'b1) );
		end
		if (bb_m_aib_tx_sup_mode != "USER_MODE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_m_aib_tx_sup_mode_check ( .error(1'b1) );
		end
		if (bb_m_hdpldadapt_rx_silicon_rev != "10nm8agdrb")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_m_hdpldadapt_rx_silicon_rev_check ( .error(1'b1) );
		end
		if (bb_m_hdpldadapt_rx_fifo_mode != "PHASE_COMP")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_m_hdpldadapt_rx_fifo_mode_check ( .error(1'b1) );
		end
		if (bb_m_hdpldadapt_rx_fifo_width != "FIFO_DOUBLE_WIDTH")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_m_hdpldadapt_rx_fifo_width_check ( .error(1'b1) );
		end
		if (bb_m_hdpldadapt_rx_hdpldadapt_pld_rx_clk1_dcm_hz != 415039062)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_m_hdpldadapt_rx_hdpldadapt_pld_rx_clk1_dcm_hz_check ( .error(1'b1) );
		end
		if (bb_m_hdpldadapt_rx_hdpldadapt_speed_grade != "HDPLDADAPT_DASH_2")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_m_hdpldadapt_rx_hdpldadapt_speed_grade_check ( .error(1'b1) );
		end
		if (bb_m_hdpldadapt_rx_pld_clk1_sel != "PLD_CLK1_DCM")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_m_hdpldadapt_rx_pld_clk1_sel_check ( .error(1'b1) );
		end
		if (bb_m_hdpldadapt_tx_hdpldadapt_tx_chnl_fifo_mode != "HDPLDADAPT_TX_CHNL_PHASE_COMP")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_m_hdpldadapt_tx_hdpldadapt_tx_chnl_fifo_mode_check ( .error(1'b1) );
		end
		if (bb_m_hdpldadapt_tx_silicon_rev != "10nm8agdrb")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_m_hdpldadapt_tx_silicon_rev_check ( .error(1'b1) );
		end
		if (bb_m_hdpldadapt_tx_duplex_mode != "ENABLE")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_m_hdpldadapt_tx_duplex_mode_check ( .error(1'b1) );
		end
		if (bb_m_hdpldadapt_tx_fifo_mode != "PHASE_COMP")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_m_hdpldadapt_tx_fifo_mode_check ( .error(1'b1) );
		end
		if (bb_m_hdpldadapt_tx_fifo_width != "FIFO_DOUBLE_WIDTH")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_m_hdpldadapt_tx_fifo_width_check ( .error(1'b1) );
		end
		if (bb_m_hdpldadapt_tx_hdpldadapt_pld_tx_clk1_dcm_hz != 415039062)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_m_hdpldadapt_tx_hdpldadapt_pld_tx_clk1_dcm_hz_check ( .error(1'b1) );
		end
		if (bb_m_hdpldadapt_tx_hdpldadapt_speed_grade != "HDPLDADAPT_DASH_2")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_m_hdpldadapt_tx_hdpldadapt_speed_grade_check ( .error(1'b1) );
		end
		if (bb_m_hdpldadapt_tx_pld_clk1_sel != "PLD_CLK1_DCM")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_m_hdpldadapt_tx_pld_clk1_sel_check ( .error(1'b1) );
		end
		if (bb_m_hdpldadapt_avmm2_silicon_rev != "10nm8agdrb")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_m_hdpldadapt_avmm2_silicon_rev_check ( .error(1'b1) );
		end
		if (bb_m_hdpldadapt_pld_avmm1_clk_rowclk_hz != 100000000)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_m_hdpldadapt_pld_avmm1_clk_rowclk_hz_check ( .error(1'b1) );
		end
		if (bb_m_hdpldadapt_pld_avmm2_clk_rowclk_hz != 100000000)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bb_m_hdpldadapt_pld_avmm2_clk_rowclk_hz_check ( .error(1'b1) );
		end
	endgenerate

	hssi_ss_1_eth_f_1400_xwkc56a #(
		.bb_f_ux_tx_pll                                   ("TX_PLL_FAST"),
		.bb_f_ux_tx_pll_bw_sel                            ("TX_PLL_BW_SEL_LOW"),
		.bb_f_ux_synth_lc_fast_f_out_hz                   ("12890625000"),
		.bb_f_ux_synth_lc_fast_f_vco_hz                   ("12890625000"),
		.bb_f_ux_synth_lc_fast_f_ref_hz                   (156250000),
		.bb_f_ux_synth_lc_fast_fractional_en              ("DISABLE"),
		.bb_f_ux_synth_lc_fast_k_counter                  (0),
		.bb_f_ux_synth_lc_fast_l_counter                  (1),
		.bb_f_ux_synth_lc_fast_m_counter                  (165),
		.bb_f_ux_synth_lc_fast_n_counter                  (2),
		.bb_f_ux_synth_lc_fast_primary_use                ("SYNTH_LC_fast_PRIMARY_USE_DISABLED"),
		.bb_f_ux_synth_lc_med_f_out_hz                    ("0"),
		.bb_f_ux_synth_lc_med_f_vco_hz                    ("0"),
		.bb_f_ux_synth_lc_med_f_ref_hz                    (0),
		.bb_f_ux_synth_lc_med_fractional_en               ("__BB_DONT_CARE__"),
		.bb_f_ux_synth_lc_med_k_counter                   (0),
		.bb_f_ux_synth_lc_med_l_counter                   (0),
		.bb_f_ux_synth_lc_med_m_counter                   (0),
		.bb_f_ux_synth_lc_med_n_counter                   (0),
		.bb_f_ux_synth_lc_med_primary_use                 ("__BB_DONT_CARE__"),
		.bb_f_ux_synth_lc_slow_f_out_hz                   ("0"),
		.bb_f_ux_synth_lc_slow_f_vco_hz                   ("0"),
		.bb_f_ux_synth_lc_slow_f_ref_hz                   (0),
		.bb_f_ux_synth_lc_slow_fractional_en              ("__BB_DONT_CARE__"),
		.bb_f_ux_synth_lc_slow_k_counter                  (0),
		.bb_f_ux_synth_lc_slow_l_counter                  (0),
		.bb_f_ux_synth_lc_slow_m_counter                  (0),
		.bb_f_ux_synth_lc_slow_n_counter                  (0),
		.bb_f_ux_synth_lc_slow_primary_use                ("__BB_DONT_CARE__"),
		.bb_f_ux_cdr_bw_sel                               ("CDR_BW_SEL_LOW"),
		.bb_f_ux_cdr_f_out_hz                             ("12890625000"),
		.bb_f_ux_cdr_f_vco_hz                             ("12890625000"),
		.bb_f_ux_cdr_f_ref_hz                             (156250000),
		.bb_f_ux_cdr_l_counter                            (1),
		.bb_f_ux_cdr_m_counter                            (165),
		.bb_f_ux_cdr_n_counter                            (4),
		.bb_f_ux_synth_lc_fast_rx_postdiv_counter         (0),
		.bb_f_ux_synth_lc_med_rx_postdiv_counter          (0),
		.bb_f_ux_synth_lc_slow_rx_postdiv_counter         (0),
		.bb_f_ux_synth_lc_fast_f_rx_postdiv_hz            (0),
		.bb_f_ux_synth_lc_med_f_rx_postdiv_hz             (0),
		.bb_f_ux_synth_lc_slow_f_rx_postdiv_hz            (0),
		.bb_f_ux_tx_fb_div_emb_mult_counter               (1),
		.EHIP_RATE                                        ("25G"),
		.MODULATION                                       (0),
		.LANE_NUM                                         (1),
		.AIB_LANES                                        (1),
		.DATA_WIDTH                                       (1),
		.INFRAME                                          (1),
		.SEG_ERROR                                        (1),
		.SEG_EOP_EMPTY                                    (3),
		.SEG_STATUS                                       (3),
		.EMPTY_BITS                                       (3),
		.PREAMBLE_PORTS                                   (1),
		.PCS_CONTROL                                      (8),
		.FCS_ERROR                                        (1),
		.NO_OF_PORTS                                      (1),
		.NUM_CLKS                                         (1),
		.ENABLE_PTP                                       (1),
		.PTP_FP_WIDTH                                     (32),
		.TX_EHIP_PP_EN                                    ("DISABLE"),
		.ENABLE_PTP_DEBUG                                 (0),
		.KEEP_RX_CRC                                      (0),
		.FLOW_CONTROL                                     (7),
		.AVMM2_ADDR_WIDTH                                 (18),
		.CWBIN_TIMEOUT_COUNT                              (1300),
		.ENABLE_SOFT_CWBIN                                (0),
		.BASE_SEC_ENABLE                                  (0),
		.ENABLE_ANLT                                      (0),
		.ENABLE_ADME                                      (0),
		.ENABLE_ETK                                       (0),
		.CLIENT_INT                                       (0),
		.PACKING_EN                                       (0),
		.XCVR_TYPE_SIP                                    (0),
		.BLOCK_TYPE                                       (0),
		.RSFEC_TYPE                                       (2),
		.PREAMBLE_PASSTHROUGH                             (0),
		.READY_LATENCY                                    (0),
		.ENABLE_ASYNC_ADAPTERS                            (0),
		.PTP_ACC_MODE                                     (1),
		.bb_f_ehip_mac_use_am_insert                      ("DISABLE"),
		.bb_f_ehip_duplex_mode                            ("DUPLEX_MODE_FULL_DUPLEX"),
		.bb_f_ehip_tx_pmadirect_single_width              ("FALSE"),
		.bb_f_ehip_rx_pmadirect_single_width              ("FALSE"),
		.bb_f_ehip_mac_holdoff_quanta                     (65535),
		.bb_f_ehip_mac_pause_quanta                       (65535),
		.bb_f_ehip_mac_pfc_pause_quanta_0                 (65535),
		.bb_f_ehip_mac_pfc_pause_quanta_1                 (65535),
		.bb_f_ehip_mac_pfc_pause_quanta_2                 (65535),
		.bb_f_ehip_mac_pfc_pause_quanta_3                 (65535),
		.bb_f_ehip_mac_pfc_pause_quanta_4                 (65535),
		.bb_f_ehip_mac_pfc_pause_quanta_5                 (65535),
		.bb_f_ehip_mac_pfc_pause_quanta_6                 (65535),
		.bb_f_ehip_mac_pfc_pause_quanta_7                 (65535),
		.bb_f_ehip_mac_flow_control_holdoff_mode          ("MAC_PER_QUEUE"),
		.bb_f_ehip_mac_rx_length_checking                 ("ENABLE"),
		.bb_f_ehip_mac_rxcrc_covers_preamble              ("DISABLE"),
		.bb_f_ehip_mac_txcrc_covers_preamble              ("DISABLE"),
		.bb_f_ehip_tx_primary_use                         ("TX_PRIMARY_USE_ETHERNET"),
		.bb_f_ehip_rx_primary_use                         ("RX_PRIMARY_USE_ETHERNET"),
		.bb_f_ehip_mac_disable_link_fault_rf              ("DISABLE"),
		.bb_f_ehip_mac_force_link_fault_rf                ("DISABLE"),
		.bb_f_ehip_mac_request_tx_pause                   (0),
		.bb_f_ehip_rx_excvr_if_fifo_mode                  ("RX_EXCVR_IF_FIFO_MODE_ELASTIC"),
		.bb_f_ehip_tx_excvr_if_fifo_mode                  ("TX_EXCVR_IF_FIFO_MODE_ELASTIC"),
		.bb_f_ehip_rx_aib_if_fifo_mode                    ("RX_AIB_IF_FIFO_MODE_REGISTER"),
		.bb_f_ehip_tx_aib_if_fifo_mode                    ("TX_AIB_IF_FIFO_MODE_PHASECOMP"),
		.bb_f_ehip_sys_clk_src                            ("SYS_CLK_SRC_PLL"),
		.bb_f_ehip_mac_pfc_holdoff_quanta_0               (65535),
		.bb_f_ehip_mac_pfc_holdoff_quanta_1               (65535),
		.bb_f_ehip_mac_pfc_holdoff_quanta_2               (65535),
		.bb_f_ehip_mac_pfc_holdoff_quanta_3               (65535),
		.bb_f_ehip_mac_pfc_holdoff_quanta_4               (65535),
		.bb_f_ehip_mac_pfc_holdoff_quanta_5               (65535),
		.bb_f_ehip_mac_pfc_holdoff_quanta_6               (65535),
		.bb_f_ehip_mac_pfc_holdoff_quanta_7               (65535),
		.bb_f_ehip_mac_rx_pause_daddr                     ("1652522221569"),
		.bb_f_ehip_mac_uniform_holdoff_quanta             (65535),
		.bb_f_ehip_lpbk_mode                              ("LPBK_MODE_DISABLED"),
		.bb_f_ehip_rx_en                                  ("TRUE"),
		.bb_f_ehip_tx_en                                  ("TRUE"),
		.bb_f_ehip_mac_tx_pause_daddr                     ("1652522221569"),
		.bb_f_ehip_mac_tx_pause_saddr                     ("247393538562781"),
		.bb_f_ehip_is_ptp_part_of_reconfig                ("TRUE"),
		.bb_f_ehip_is_fec_part_of_reconfig                ("TRUE"),
		.bb_f_ehip_silicon_rev                            ("10nm8agdrb"),
		.bb_f_ehip_mac_ipg_removed_per_am_period          (8),
		.bb_f_ehip_mac_mode                               ("MAC_MODE_IEEE"),
		.bb_f_ehip_mac_tx_mac_data_flow                   ("ENABLE"),
		.bb_f_ehip_fec_spec                               ("FEC_SPEC_IEEE"),
		.bb_f_ehip_pcs_ber_mon_mode                       ("PCS_BER_MON_MODE_25G"),
		.bb_f_ehip_rx_fec_enable                          ("RX_FEC_ENABLE_ENABLED"),
		.bb_f_ehip_tx_fec_enable                          ("TX_FEC_ENABLE_ENABLED"),
		.bb_f_ehip_rx_pcs_mode                            ("RX_PCS_MODE_IEEE"),
		.bb_f_ehip_tx_pcs_mode                            ("TX_PCS_MODE_IEEE"),
		.dec_bb_f_ehip_rx_datarate                        ("25781250000"),
		.dec_bb_f_ehip_tx_datarate                        ("25781250000"),
		.bb_f_ehip_rx_xcvr_width                          ("RX_XCVR_WIDTH_32"),
		.bb_f_ehip_tx_xcvr_width                          ("TX_XCVR_WIDTH_32"),
		.bb_f_ehip_tx_word_clk_hz                         (805664062),
		.bb_f_ehip_rx_word_clk_hz                         (805664062),
		.bb_f_ehip_rx_excvr_gb_ratio_mode                 ("RX_EXCVR_GB_RATIO_MODE_32_40"),
		.bb_f_ehip_tx_excvr_gb_ratio_mode                 ("TX_EXCVR_GB_RATIO_MODE_32_40"),
		.bb_f_ehip_speed_map                              ("SPEED_MAP_MAP_25G"),
		.bb_f_ehip_aibif_data_valid                       ("AIBIF_DATA_VALID_CUSTOM"),
		.bb_f_ehip_frac_size                              ("F25G"),
		.bb_f_ehip_tx_total_xcvr                          (1),
		.bb_f_ehip_rx_total_xcvr                          (1),
		.bb_f_ehip_sim_mode                               ("DISABLE"),
		.bb_f_ehip_sup_mode                               ("SUP_MODE_USER_MODE"),
		.bb_f_ehip_topology                               ("UX16E400GPTP_XX_DISABLED_XX_DISABLED"),
		.bb_f_ehip_aib2_rx_st_clk_en                      ("AIB2_RX_ST_CLK_EN_RX_USER_CLK1"),
		.bb_f_ehip_aib2_tx_st_clk_en                      ("AIB2_TX_ST_CLK_EN_PLL_DIV2"),
		.bb_f_ehip_aib3_rx_st_clk_en                      ("AIB3_RX_ST_CLK_EN_RX_WORD_CLK"),
		.bb_f_ehip_aib3_tx_st_clk_en                      ("AIB3_TX_ST_CLK_EN_TX_USER_CLK1"),
		.bb_f_ehip_fec_clk_src                            ("FEC_CLK_SRC_PLL"),
		.bb_f_ehip_fec_error                              ("FEC_ERROR_OFF"),
		.bb_f_ehip_dl_enable                              ("ENABLE"),
		.bb_f_ehip_ptp_mode                               ("PTP_MODE_ENABLED"),
		.bb_f_ehip_e400g_ptp0_aib2_div2_clk               ("ENABLE"),
		.bb_f_ehip_e400g_ptp1_aib2_div2_clk               ("ENABLE"),
		.bb_f_ehip_mac_tx_ptp_phy_lane_num                ("MAC_E25G_X1_TX_LN"),
		.bb_f_ehip_mac_rx_ptp_phy_lane_num                ("MAC_E25G_X1_RX_LN"),
		.bb_f_ehip_fec_802p3ck                            ("disable"),
		.bb_f_ehip_q_dl_cfg_rxbit_rollover_attr           (143934),
		.bb_f_ehip_mac_enforce_max_frame_size             ("DISABLE"),
		.bb_f_ehip_mac_rx_max_frame_size                  (9000),
		.bb_f_ehip_mac_tx_max_frame_size                  (9000),
		.bb_f_ehip_mac_flow_control                       ("MAC_RX_SFC_DISABLE"),
		.bb_f_ehip_mac_flow_control_sip                   ("NO"),
		.bb_f_ehip_mac_forward_rx_pause_requests          ("DISABLE"),
		.bb_f_ehip_mac_forward_rx_pause_requests_int      ("ENABLE"),
		.bb_f_ehip_mac_keep_rx_crc                        ("DISABLE"),
		.bb_f_ehip_mac_remove_pads                        ("DISABLE"),
		.bb_f_ehip_mac_link_fault_mode                    ("MAC_LF_OFF"),
		.bb_f_ehip_mac_rx_preamble_passthrough            ("DISABLE"),
		.bb_f_ehip_mac_rx_vlan_detection                  ("ENABLE"),
		.bb_f_ehip_mac_source_address_insertion           ("ENABLE"),
		.bb_f_ehip_mac_strict_preamble_checking           ("DISABLE"),
		.bb_f_ehip_mac_strict_sfd_checking                ("DISABLE"),
		.bb_f_ehip_mac_tx_preamble_passthrough            ("DISABLE"),
		.bb_f_ehip_mac_tx_vlan_detection                  ("ENABLE"),
		.bb_f_ehip_xcvr_mode                              ("XCVR_MODE_NRZ"),
		.bb_f_ehip_xcvr_type                              ("XCVR_TYPE_UX"),
		.bb_f_ehip_fec_mode                               ("FEC_MODE_RS_528_IE_KR"),
		.bb_f_ehip_mac_tx_ipg_size                        ("MAC_IPG_12"),
		.bb_f_ehip_mac_txmac_saddr                        ("73588229205"),
		.bb_f_ux_sim_mode                                 ("DISABLE"),
		.bb_f_ux_q_10_to_1_ckmux_0_en_attr                ("__BB_DONT_CARE__"),
		.bb_f_ux_q_10_to_1_ckmux_1_en_attr                ("__BB_DONT_CARE__"),
		.bb_f_ux_cdr_clkdiv_en                            ("DISABLE"),
		.bb_f_ux_cdr_f_postdiv_hz                         (390625000),
		.bb_f_ux_cdr_postdiv_counter                      (33),
		.bb_f_ux_cdr_postdiv_fractional_en                ("DISABLE"),
		.bb_f_ux_cdr_ppm_driftcount                       (1024),
		.bb_f_ux_master_pll_pair_mode                     ("FALSE"),
		.bb_f_ux_core_pll                                 ("CORE_PLL_DISABLED"),
		.bb_f_ux_dl_enable                                ("ENABLE"),
		.bb_f_ux_dpma_refclk_source                       ("__BB_DONT_CARE__"),
		.bb_f_ux_enable_port_control_of_cdr_ltr_ltd       ("DISABLE"),
		.bb_f_ux_enable_static_refclk_network             ("FALSE"),
		.bb_f_ux_engineered_link_mode                     ("DISABLE"),
		.bb_f_ux_fec_used                                 ("TRUE"),
		.bb_f_ux_flux_mode                                ("FLUX_MODE_CPRI"),
		.bb_f_ux_force_cdr_ltd                            ("DISABLE"),
		.bb_f_ux_force_cdr_ltr                            ("DISABLE"),
		.bb_f_ux_force_refclk_power_to_specific_value     ("FORCE_REFCLK_POWER_TO_SPECIFIC_VALUE_NONE"),
		.bb_f_ux_full_quad_master_pll_mode                ("FALSE"),
		.bb_f_ux_loopback_mode                            ("LOOPBACK_MODE_DISABLED"),
		.bb_f_ux_master_sup_mode                          ("MASTER_SUP_MODE_USER_MODE"),
		.bb_f_ux_prbs_gen_en                              ("DISABLE"),
		.bb_f_ux_prbs_mon_en                              ("DISABLE"),
		.bb_f_ux_q_dl_cfg_rx_lat_bit_for_async_attr       (0),
		.bb_f_ux_q_dl_cfg_rxbit_cntr_pma_attr             ("DISABLE"),
		.bb_f_ux_q_dl_cfg_rxbit_rollover_attr             (21088),
		.bb_f_ux_quad_pcie_mode                           ("FALSE"),
		.bb_f_ux_rx_adapt_mode                            ("RX_ADAPT_MODE_FLUX_RX_ADAPT"),
		.bb_f_ux_rx_bond_size                             ("RX_BOND_SIZE_DISABLED"),
		.dec_bb_f_ux_rx_line_rate_bps                     ("25781250000"),
		.bb_f_ux_rx_over_sample                           ("__BB_DONT_CARE__"),
		.bb_f_ux_rx_pam4_graycode_en                      ("DISABLE"),
		.bb_f_ux_rx_pam4_precode_en                       ("DISABLE"),
		.bb_f_ux_rx_protocol                              ("RX_PROTOCOL_FEC_PCS_MAC"),
		.bb_f_ux_tx_protocol_hard_pcie_lowloss            ("DISABLE"),
		.bb_f_ux_rx_protocol_hard_pcie_lowloss            ("DISABLE"),
		.bb_f_ux_rx_user_clk_en                           ("ENABLE"),
		.bb_f_ux_rx_width                                 ("RX_WIDTH_32"),
		.bb_f_ux_silicon_rev                              ("10nm8agdrb"),
		.bb_f_ux_squelch_detect                           ("__BB_DONT_CARE__"),
		.bb_f_ux_sr_custom                                ("DISABLE"),
		.bb_f_ux_sup_mode                                 ("sup_mode_user_mode"),
		.bb_f_ux_synth_lc_fast_f_tx_postdiv_hz            (390625000),
		.bb_f_ux_synth_lc_fast_tx_postdiv_counter         (33),
		.bb_f_ux_synth_lc_fast_tx_postdiv_fractional_en   ("DISABLE"),
		.bb_f_ux_synth_lc_med_f_tx_postdiv_hz             (0),
		.bb_f_ux_synth_lc_med_tx_postdiv_counter          (0),
		.bb_f_ux_synth_lc_med_tx_postdiv_fractional_en    ("DISABLE"),
		.bb_f_ux_synth_lc_slow_f_tx_postdiv_hz            (0),
		.bb_f_ux_synth_lc_slow_tx_postdiv_counter         (0),
		.bb_f_ux_synth_lc_slow_tx_postdiv_fractional_en   ("DISABLE"),
		.bb_f_ux_tx_bond_size                             ("TX_BOND_SIZE_1"),
		.dec_bb_f_ux_tx_line_rate_bps                     ("25781250000"),
		.bb_f_ux_tx_over_sample                           ("__BB_DONT_CARE__"),
		.bb_f_ux_tx_pam4_graycode_en                      ("DISABLE"),
		.bb_f_ux_tx_pam4_precode_en                       ("DISABLE"),
		.bb_f_ux_tx_protocol                              ("TX_PROTOCOL_FEC_PCS_MAC"),
		.bb_f_ux_tx_user_clk1_en                          ("ENABLE"),
		.bb_f_ux_tx_user_clk1_mux                         ("TX_USER_CLK1_MUX_FAST"),
		.bb_f_ux_tx_user_clk2_en                          ("ENABLE"),
		.bb_f_ux_tx_user_clk2_mux                         ("TX_USER_CLK2_MUX_FAST"),
		.bb_f_ux_tx_width                                 ("TX_WIDTH_32"),
		.bb_f_ux_txrx_channel_operation                   ("TXRX_CHANNEL_OPERATION_FULL_DUPLEX"),
		.bb_f_ux_txrx_line_encoding_type                  ("TXRX_LINE_ENCODING_TYPE_NRZ"),
		.bb_f_ux_txrx_xcvr_speed_bucket                   ("TXRX_XCVR_SPEED_BUCKET_25G"),
		.bb_f_ux_ux_q_ckmux_cpu_attr                      ("CKMUX_CPU_AVMM"),
		.bb_f_ux_ux_q_e_rx_dp_pipe_attr                   ("E_RX_DP_NO_PIPE"),
		.bb_f_ux_ux_q_e_tx_dp_pipe_attr                   ("E_TX_DP_NO_PIPE"),
		.bb_f_ux_ux_q_i_pll0_hz                           (402832031),
		.bb_f_ux_enable_an_lt_support                     ("FALSE"),
		.bb_f_ux_primary_use                              ("PRIMARY_USE_STANDARD"),
		.bb_f_ux_tx_spread_spectrum_en                    ("DISABLE"),
		.bb_f_ux_tx_tuning_hint                           ("TX_TUNING_HINT_DISABLED"),
		.bb_f_ux_rx_tuning_hint                           ("RX_TUNING_HINT_DISABLED"),
		.bb_f_ux_synth_lc_fb_div_n_frac_mode              (1),
		.bb_f_ux_tx_invert_p_and_n                        ("DISABLE"),
		.bb_f_ux_rx_invert_p_and_n                        ("DISABLE"),
		.bb_f_bk_bk_pll_fullrate                          ("TRUE"),
		.bb_f_bk_package_type                             ("HIGHEND"),
		.bb_f_bk_an_mode                                  ("AN_MODE_DIS"),
		.bb_f_bk_bk_lnx_txovf_rxbdstb_inten               (6),
		.bb_f_bk_bk_lnx_txudf_pldrstb_inten               (8),
		.bb_f_bk_bk_dl_enable                             ("DETLAT_EN"),
		.bb_f_bk_bk_rx_lat_bit_for_async                  (0),
		.bb_f_bk_bk_rxbit_cntr_pma                        ("RXBIT_CNTR_PMADIR_DIS"),
		.bb_f_bk_bk_rxbit_rollover                        (21088),
		.bb_f_bk_bk_en_rxdat_profile                      ("RXDAT_PROF_EN"),
		.bb_f_bk_bk_rx_bdst_rcon_en                       ("RX_BADST_RCON_EN"),
		.bb_f_bk_bk_rx_ppmd_rcon_en                       ("RX_PPMD_BADST_RCON_EN"),
		.bb_f_bk_bk_tx_lnx_ovf_inten_dirsignal            (8),
		.bb_f_bk_bk_tx_lnx_rxbadst_inten_dirsignal        (5),
		.bb_f_bk_bk_tx_lnx_udf_inten_dirsignal            (11),
		.bb_f_bk_bk_sel_tx_user_data                      ("TX_USRDATA_DIS"),
		.bb_f_bk_bk_tx_usr_data_0                         (0),
		.bb_f_bk_bk_tx_usr_data_1                         (0),
		.bb_f_bk_bk_tx_usr_data_2                         (0),
		.bb_f_bk_bk_tx_usr_data_3                         (0),
		.bb_f_bk_bti_protected                            ("__BB_DONT_CARE__"),
		.bb_f_bk_bk_bitprog_update_cfg                    ("BK_BITPROG_NOUPDATE_CFG"),
		.bb_f_bk_engineered_link_mode                     ("DISABLE"),
		.bb_f_bk_loopback_mode                            ("SERIAL_EXT_LOOPBACK"),
		.bb_f_bk_pll_n_counter                            (1),
		.bb_f_bk_pam4_rxgrey_code                         ("PAM4_RXGREY_IS_B4"),
		.bb_f_bk_pll_pcs3334_ratio                        ("DIV_33_BY_2"),
		.bb_f_bk_pll_rx_pcs3334_ratio                     ("RX_DIV_33_BY_2"),
		.bb_f_bk_refclk_source_lane_pll                   ("PLL_156_MHZ"),
		.bb_f_bk_bk_car_tx_clk_src_sel                    ("BK_CAR_TX_CLK_SRC_SEL_DISABLE"),
		.bb_f_bk_rx_ber_cnt_limit_lsb                     (0),
		.bb_f_bk_rx_ber_cnt_limit_msb                     (0),
		.bb_f_bk_rx_ber_cnt_mask_0_31                     (0),
		.bb_f_bk_rx_ber_cnt_mask_32_63                    (0),
		.bb_f_bk_rx_ber_cnt_mask_64_95                    (0),
		.bb_f_bk_rx_ber_cnt_mask_96_127                   (0),
		.bb_f_bk_rx_prbs_common_en                        ("RX_PRBS_COMMON_EN_ENABLE"),
		.bb_f_bk_rx_precode_en                            ("RX_PRECODE_DIS"),
		.bb_f_bk_rx_prbs_mode                             ("RX_PRBS_7"),
		.bb_f_bk_tx_prbs_en                               ("TX_PRBS_EN_DISABLE"),
		.bb_f_bk_tx_precode_en                            ("TX_PRECODE_DIS"),
		.bb_f_bk_tx_prbs_mode                             ("TX_PRBS_7"),
		.bb_f_bk_sup_mode                                 ("SUP_MODE_USER_MODE"),
		.bb_f_bk_rx_user_clk1_en                          ("RX_USRCLK1_EN"),
		.bb_f_bk_rx_user_clk1_sel                         ("RX_USRCLK1SEL_DIV3334"),
		.bb_f_bk_rx_user_clk2_en                          ("RX_USRCLK2_EN"),
		.bb_f_bk_rx_user_clk2_sel                         ("RX_USRCLK2SEL_DIV3334"),
		.bb_f_bk_tx_bond_size                             ("TX_BOND_SIZE_1"),
		.bb_f_bk_tx_line_rate                             ("25781250000"),
		.bb_f_bk_tx_protocol                              ("TX_PROTOCOL_FEC_PCS_MAC"),
		.bb_f_bk_tx_user_clk1_en                          ("TX_USRCLK1_EN"),
		.bb_f_bk_tx_user_clk1_sel                         ("TX_USRCLK1SEL_DIV3334"),
		.bb_f_bk_tx_user_clk2_en                          ("TX_USRCLK2_EN"),
		.bb_f_bk_tx_user_clk2_sel                         ("TX_USRCLK2SEL_DIV3334"),
		.bb_f_bk_txrx_line_encoding_type                  ("TXRX_LINE_ENCODING_TYPE_NRZ"),
		.bb_f_bk_txrx_xcvr_speed_bucket                   ("TXRX_XCVR_SPEED_BUCKET_25G"),
		.bb_f_bk_rx_invert_p_and_n                        ("RX_INVERT_PN_DIS"),
		.bb_f_bk_tx_invert_p_and_n                        ("TX_INVERT_PN_DIS"),
		.bb_f_bk_silicon_rev                              ("10nm8agdrb"),
		.bb_f_bk_fec_used                                 ("TRUE"),
		.bb_f_bk_bk_seq0_enable                           ("SEQ0_EN"),
		.bb_f_bk_bk_seq1_enable                           ("SEQ1_EN"),
		.bb_f_bk_bk_seq2_enable                           ("SEQ2_EN"),
		.bb_f_bk_bk_seq3_enable                           ("SEQ3_EN"),
		.bb_f_bk_bk_seq4_enable                           ("SEQ4_EN"),
		.bb_f_bk_bk_seq5_enable                           ("SEQ5_EN"),
		.bb_f_bk_bk_seq6_enable                           ("SEQ6_EN"),
		.bb_f_bk_bk_seq7_enable                           ("SEQ7_EN"),
		.bb_f_bk_bk_seq8_enable                           ("SEQ8_EN"),
		.bb_f_bk_bk_seq9_enable                           ("SEQ9_EN"),
		.bb_f_bk_bk_seq10_enable                          ("SEQ10_EN"),
		.bb_f_bk_bk_seq42_enable                          ("SEQ42_EN"),
		.bb_f_bk_bk_seq43_enable                          ("SEQ43_EN"),
		.bb_f_bk_bk_seq44_enable                          ("SEQ44_EN"),
		.bb_f_bk_bk_seq45_enable                          ("SEQ45_EN"),
		.bb_f_bk_bk_seq46_enable                          ("SEQ46_EN"),
		.bb_f_bk_bk_seq31_addr                            (285127),
		.bb_f_bk_bk_seq31_data                            (0),
		.bb_f_bk_bk_seq31_rdata_unmask                    (0),
		.bb_f_bk_bk_seq31_rdwrb                           ("SEQ31_WR"),
		.bb_f_bk_bk_seq32_addr                            (348345),
		.bb_f_bk_bk_seq32_data                            (0),
		.bb_f_bk_bk_seq32_enable                          ("SEQ32_DIS"),
		.bb_f_bk_bk_seq32_rdata_unmask                    (0),
		.bb_f_bk_bk_seq32_rdwrb                           ("SEQ32_WR"),
		.bb_f_bk_bk_seq33_addr                            (393445),
		.bb_f_bk_bk_seq33_data                            (0),
		.bb_f_bk_bk_seq33_enable                          ("SEQ33_DIS"),
		.bb_f_bk_bk_seq33_rdata_unmask                    (0),
		.bb_f_bk_bk_seq33_rdwrb                           ("SEQ33_WR"),
		.bb_f_bk_bk_seq34_addr                            (909989),
		.bb_f_bk_bk_seq34_data                            (0),
		.bb_f_bk_bk_seq34_enable                          ("SEQ34_DIS"),
		.bb_f_bk_bk_seq34_rdata_unmask                    (0),
		.bb_f_bk_bk_seq34_rdwrb                           ("SEQ34_WR"),
		.bb_f_bk_bk_seq35_addr                            (857831),
		.bb_f_bk_bk_seq35_data                            (0),
		.bb_f_bk_bk_seq35_enable                          ("SEQ35_DIS"),
		.bb_f_bk_bk_seq35_rdata_unmask                    (0),
		.bb_f_bk_bk_seq35_rdwrb                           ("SEQ35_WR"),
		.bb_f_bk_bk_seq36_addr                            (337765),
		.bb_f_bk_bk_seq36_data                            (0),
		.bb_f_bk_bk_seq36_enable                          ("SEQ36_DIS"),
		.bb_f_bk_bk_seq36_rdata_unmask                    (0),
		.bb_f_bk_bk_seq36_rdwrb                           ("SEQ36_WR"),
		.bb_f_bk_bk_seq37_addr                            (755768),
		.bb_f_bk_bk_seq37_data                            (0),
		.bb_f_bk_bk_seq37_enable                          ("SEQ37_DIS"),
		.bb_f_bk_bk_seq37_rdata_unmask                    (0),
		.bb_f_bk_bk_seq37_rdwrb                           ("SEQ37_WR"),
		.bb_f_bk_bk_seq38_addr                            (314070),
		.bb_f_bk_bk_seq38_data                            (0),
		.bb_f_bk_bk_seq38_enable                          ("SEQ38_DIS"),
		.bb_f_bk_bk_seq38_rdata_unmask                    (0),
		.bb_f_bk_bk_seq38_rdwrb                           ("SEQ38_WR"),
		.bb_f_bk_bk_seq39_addr                            (847912),
		.bb_f_bk_bk_seq39_data                            (0),
		.bb_f_bk_bk_seq39_enable                          ("SEQ39_DIS"),
		.bb_f_bk_bk_seq39_rdata_unmask                    (0),
		.bb_f_bk_bk_seq39_rdwrb                           ("SEQ39_WR"),
		.bb_f_bk_bk_seq40_addr                            (807559),
		.bb_f_bk_bk_seq40_data                            (0),
		.bb_f_bk_bk_seq40_enable                          ("SEQ40_DIS"),
		.bb_f_bk_bk_seq40_rdata_unmask                    (0),
		.bb_f_bk_bk_seq40_rdwrb                           ("SEQ40_WR"),
		.bb_f_bk_bk_seq41_addr                            (760722),
		.bb_f_bk_bk_seq41_data                            (0),
		.bb_f_bk_bk_seq41_enable                          ("SEQ41_DIS"),
		.bb_f_bk_bk_seq41_rdata_unmask                    (0),
		.bb_f_bk_bk_seq41_rdwrb                           ("SEQ41_WR"),
		.bb_f_bk_bk_seq59_addr                            (630089),
		.bb_f_bk_bk_seq59_data                            (0),
		.bb_f_bk_bk_seq59_enable                          ("SEQ59_DIS"),
		.bb_f_bk_bk_seq59_rdata_unmask                    (0),
		.bb_f_bk_bk_seq59_rdwrb                           ("SEQ59_WR"),
		.bb_f_bk_bk_seq60_addr                            (158461),
		.bb_f_bk_bk_seq60_data                            (0),
		.bb_f_bk_bk_seq60_enable                          ("SEQ60_DIS"),
		.bb_f_bk_bk_seq60_rdata_unmask                    (0),
		.bb_f_bk_bk_seq60_rdwrb                           ("SEQ60_WR"),
		.bb_f_bk_bk_seq61_addr                            (688283),
		.bb_f_bk_bk_seq61_data                            (0),
		.bb_f_bk_bk_seq61_enable                          ("SEQ61_DIS"),
		.bb_f_bk_bk_seq61_rdata_unmask                    (0),
		.bb_f_bk_bk_seq61_rdwrb                           ("SEQ61_WR"),
		.bb_f_bk_bk_seq62_addr                            (171725),
		.bb_f_bk_bk_seq62_data                            (0),
		.bb_f_bk_bk_seq62_enable                          ("SEQ62_DIS"),
		.bb_f_bk_bk_seq62_rdata_unmask                    (0),
		.bb_f_bk_bk_seq62_rdwrb                           ("SEQ62_WR"),
		.bb_f_bk_bk_seq63_addr                            (397762),
		.bb_f_bk_bk_seq63_data                            (0),
		.bb_f_bk_bk_seq63_enable                          ("SEQ63_DIS"),
		.bb_f_bk_bk_seq63_rdata_unmask                    (0),
		.bb_f_bk_bk_seq63_rdwrb                           ("SEQ63_WR"),
		.bb_f_aib_silicon_rev                             ("10nm8agdrb"),
		.bb_f_aib_aibadapt_rx_rx_datapath_tb_sel          ("AIBADAPT_RX_PCS_CHNL_TB"),
		.bb_f_aib_aibadapt_rx_rx_user_clk_sel             ("AIBADAPT_RX_RX_USER_CLK_EHIP_DIV2"),
		.bb_f_aib_aibadapt_tx_tx_user_clk_sel             ("AIBADAPT_TX_TX_USER_CLK_EHIP"),
		.bb_f_aib_hssi_tx_transfer_clk_hz                 (830078125),
		.bb_f_aib_hssi_rx_transfer_clk_hz                 (830078125),
		.bb_f_aib_tx_user_clk_hz                          (390625000),
		.bb_f_aib_rx_user_clk_hz                          (402832031),
		.bb_m_aib_rx_silicon_rev                          ("10nm8agdrb"),
		.bb_m_aib_rx_aib_dllstr_align_st_dftmuxsel        ("AIB_DLLSTR_ALIGN_ST_DFTMUXSEL_SETTING0"),
		.bb_m_aib_rx_dft_hssitestip_dll_dcc_en            ("DISABLE_DFT"),
		.bb_m_aib_rx_op_mode                              ("RX_DLL_ENABLE"),
		.bb_m_aib_rx_redundancy_en                        ("DISABLE"),
		.bb_m_aib_rx_sup_mode                             ("USER_MODE"),
		.bb_m_aib_tx_silicon_rev                          ("10nm8agdrb"),
		.bb_m_aib_tx_aib_tx_dcc_dft                       ("AIB_TX_DCC_DFT_DISABLE"),
		.bb_m_aib_tx_aib_tx_dcc_dft_sel                   ("AIB_TX_DCC_DFT_MODE1"),
		.bb_m_aib_tx_aib_tx_dcc_st_dftmuxsel              ("AIB_TX_DCC_ST_DFTMUXSEL_SETTING1"),
		.bb_m_aib_tx_dfd_dll_dcc_en                       ("DISABLE_DFD"),
		.bb_m_aib_tx_dft_hssitestip_dll_dcc_en            ("DISABLE_DFT"),
		.bb_m_aib_tx_op_mode                              ("TX_DCC_ENABLE"),
		.bb_m_aib_tx_redundancy_en                        ("DISABLE"),
		.bb_m_aib_tx_sup_mode                             ("USER_MODE"),
		.bb_m_hdpldadapt_rx_silicon_rev                   ("10nm8agdrb"),
		.bb_m_hdpldadapt_rx_fifo_mode                     ("PHASE_COMP"),
		.bb_m_hdpldadapt_rx_fifo_width                    ("FIFO_DOUBLE_WIDTH"),
		.bb_m_hdpldadapt_rx_hdpldadapt_pld_rx_clk1_dcm_hz (415039062),
		.bb_m_hdpldadapt_rx_hdpldadapt_speed_grade        ("HDPLDADAPT_DASH_2"),
		.bb_m_hdpldadapt_rx_pld_clk1_sel                  ("PLD_CLK1_DCM"),
		.bb_m_hdpldadapt_tx_hdpldadapt_tx_chnl_fifo_mode  ("HDPLDADAPT_TX_CHNL_PHASE_COMP"),
		.bb_m_hdpldadapt_tx_silicon_rev                   ("10nm8agdrb"),
		.bb_m_hdpldadapt_tx_duplex_mode                   ("ENABLE"),
		.bb_m_hdpldadapt_tx_fifo_mode                     ("PHASE_COMP"),
		.bb_m_hdpldadapt_tx_fifo_width                    ("FIFO_DOUBLE_WIDTH"),
		.bb_m_hdpldadapt_tx_hdpldadapt_pld_tx_clk1_dcm_hz (415039062),
		.bb_m_hdpldadapt_tx_hdpldadapt_speed_grade        ("HDPLDADAPT_DASH_2"),
		.bb_m_hdpldadapt_tx_pld_clk1_sel                  ("PLD_CLK1_DCM"),
		.bb_m_hdpldadapt_avmm2_silicon_rev                ("10nm8agdrb"),
		.bb_m_hdpldadapt_pld_avmm1_clk_rowclk_hz          (100000000),
		.bb_m_hdpldadapt_pld_avmm2_clk_rowclk_hz          (100000000)
	) eth_f_top_p0 (
		.o_clk_pll                      (o_clk_pll),                                                              //  output,   width = 1,             o_clk_pll.clk
		.i_reconfig_clk                 (i_reconfig_clk),                                                         //   input,   width = 1,        i_reconfig_clk.clk
		.i_reconfig_reset               (i_reconfig_reset),                                                       //   input,   width = 1,      i_reconfig_reset.reset
		.o_sys_pll_locked               (o_sys_pll_locked),                                                       //  output,   width = 1,      o_sys_pll_locked.o_sys_pll_locked
		.o_tx_serial                    (o_tx_serial),                                                            //  output,   width = 1,                serial.o_tx_serial
		.i_rx_serial                    (i_rx_serial),                                                            //   input,   width = 1,                      .i_rx_serial
		.o_tx_serial_n                  (o_tx_serial_n),                                                          //  output,   width = 1,                      .o_tx_serial_n
		.i_rx_serial_n                  (i_rx_serial_n),                                                          //   input,   width = 1,                      .i_rx_serial_n
		.i_clk_ref                      (i_clk_ref),                                                              //   input,   width = 1,             i_clk_ref.clk
		.i_clk_sys                      (i_clk_sys),                                                              //   input,   width = 1,             i_clk_sys.clk
		.i_reconfig_eth_addr            (i_reconfig_eth_addr),                                                    //   input,  width = 14,    reconfig_eth_slave.address
		.i_reconfig_eth_byteenable      (i_reconfig_eth_byteenable),                                              //   input,   width = 4,                      .byteenable
		.o_reconfig_eth_readdata_valid  (o_reconfig_eth_readdata_valid),                                          //  output,   width = 1,                      .readdatavalid
		.i_reconfig_eth_read            (i_reconfig_eth_read),                                                    //   input,   width = 1,                      .read
		.i_reconfig_eth_write           (i_reconfig_eth_write),                                                   //   input,   width = 1,                      .write
		.o_reconfig_eth_readdata        (o_reconfig_eth_readdata),                                                //  output,  width = 32,                      .readdata
		.i_reconfig_eth_writedata       (i_reconfig_eth_writedata),                                               //   input,  width = 32,                      .writedata
		.o_reconfig_eth_waitrequest     (o_reconfig_eth_waitrequest),                                             //  output,   width = 1,                      .waitrequest
		.i_clk_tx                       (i_clk_tx),                                                               //   input,   width = 1,              i_tx_clk.clk
		.i_clk_rx                       (i_clk_rx),                                                               //   input,   width = 1,              i_rx_clk.clk
		.i_rst_n                        (i_rst_n),                                                                //   input,   width = 1,               i_rst_n.reset_n
		.i_tx_rst_n                     (i_tx_rst_n),                                                             //   input,   width = 1,            i_tx_rst_n.reset_n
		.i_rx_rst_n                     (i_rx_rst_n),                                                             //   input,   width = 1,            i_rx_rst_n.reset_n
		.o_rst_ack_n                    (o_rst_ack_n),                                                            //  output,   width = 1,    reset_status_ports.o_rst_ack_n
		.o_tx_rst_ack_n                 (o_tx_rst_ack_n),                                                         //  output,   width = 1,                      .o_tx_rst_ack_n
		.o_rx_rst_ack_n                 (o_rx_rst_ack_n),                                                         //  output,   width = 1,                      .o_rx_rst_ack_n
		.o_cdr_lock                     (o_cdr_lock),                                                             //  output,   width = 1,    clock_status_ports.o_cdr_lock
		.o_tx_pll_locked                (o_tx_pll_locked),                                                        //  output,   width = 1,                      .o_tx_pll_locked
		.o_tx_lanes_stable              (o_tx_lanes_stable),                                                      //  output,   width = 1,                      .o_tx_lanes_stable
		.o_rx_pcs_ready                 (o_rx_pcs_ready),                                                         //  output,   width = 1,                      .o_rx_pcs_ready
		.o_clk_tx_div                   (o_clk_tx_div),                                                           //  output,   width = 1,            clk_tx_div.clk
		.o_clk_rec_div64                (o_clk_rec_div64),                                                        //  output,   width = 1,         clk_rec_div64.clk
		.o_clk_rec_div                  (o_clk_rec_div),                                                          //  output,   width = 1,           clk_rec_div.clk
		.o_rx_block_lock                (o_rx_block_lock),                                                        //  output,   width = 1,          status_ports.o_rx_block_lock
		.o_rx_am_lock                   (o_rx_am_lock),                                                           //  output,   width = 1,                      .o_rx_am_lock
		.o_local_fault_status           (o_local_fault_status),                                                   //  output,   width = 1,                      .o_local_fault_status
		.o_remote_fault_status          (o_remote_fault_status),                                                  //  output,   width = 1,                      .o_remote_fault_status
		.i_stats_snapshot               (i_stats_snapshot),                                                       //   input,   width = 1,                      .i_stats_snapshot
		.o_rx_hi_ber                    (o_rx_hi_ber),                                                            //  output,   width = 1,                      .o_rx_hi_ber
		.o_rx_pcs_fully_aligned         (o_rx_pcs_fully_aligned),                                                 //  output,   width = 1,                      .o_rx_pcs_fully_aligned
		.i_tx_mac_data                  (i_tx_mac_data),                                                          //   input,  width = 64,            tx_mac_seg.i_tx_mac_data
		.i_tx_mac_valid                 (i_tx_mac_valid),                                                         //   input,   width = 1,                      .i_tx_mac_valid
		.i_tx_mac_inframe               (i_tx_mac_inframe),                                                       //   input,   width = 1,                      .i_tx_mac_inframe
		.i_tx_mac_eop_empty             (i_tx_mac_eop_empty),                                                     //   input,   width = 3,                      .i_tx_mac_eop_empty
		.o_tx_mac_ready                 (o_tx_mac_ready),                                                         //  output,   width = 1,                      .o_tx_mac_ready
		.i_tx_mac_error                 (i_tx_mac_error),                                                         //   input,   width = 1,                      .i_tx_mac_error
		.i_tx_mac_skip_crc              (i_tx_mac_skip_crc),                                                      //   input,   width = 1,                      .i_tx_mac_skip_crc
		.o_rx_mac_data                  (o_rx_mac_data),                                                          //  output,  width = 64,            rx_mac_seg.o_rx_mac_data
		.o_rx_mac_valid                 (o_rx_mac_valid),                                                         //  output,   width = 1,                      .o_rx_mac_valid
		.o_rx_mac_inframe               (o_rx_mac_inframe),                                                       //  output,   width = 1,                      .o_rx_mac_inframe
		.o_rx_mac_eop_empty             (o_rx_mac_eop_empty),                                                     //  output,   width = 3,                      .o_rx_mac_eop_empty
		.o_rx_mac_fcs_error             (o_rx_mac_fcs_error),                                                     //  output,   width = 1,                      .o_rx_mac_fcs_error
		.o_rx_mac_error                 (o_rx_mac_error),                                                         //  output,   width = 2,                      .o_rx_mac_error
		.o_rx_mac_status                (o_rx_mac_status),                                                        //  output,   width = 3,                      .o_rx_mac_status
		.i_tx_pfc                       (i_tx_pfc),                                                               //   input,   width = 8,             pfc_ports.i_tx_pfc
		.o_rx_pfc                       (o_rx_pfc),                                                               //  output,   width = 8,                      .o_rx_pfc
		.i_tx_pause                     (i_tx_pause),                                                             //   input,   width = 1,             sfc_ports.i_tx_pause
		.o_rx_pause                     (o_rx_pause),                                                             //  output,   width = 1,                      .o_rx_pause
		.i_reconfig_xcvr_addr           (i_reconfig_xcvr0_addr[17:0]),                                            //   input,  width = 18, reconfig_xcvr_slave_0.address
		.i_reconfig_xcvr_byteenable     (i_reconfig_xcvr0_byteenable[3:0]),                                       //   input,   width = 4,                      .byteenable
		.o_reconfig_xcvr_readdata_valid (eth_f_top_p0_o_reconfig_xcvr_readdata_valid[0]),                         //  output,   width = 1,                      .readdatavalid
		.i_reconfig_xcvr_read           (i_reconfig_xcvr0_read),                                                  //   input,   width = 1,                      .read
		.i_reconfig_xcvr_write          (i_reconfig_xcvr0_write),                                                 //   input,   width = 1,                      .write
		.o_reconfig_xcvr_readdata       (eth_f_top_p0_o_reconfig_xcvr_readdata[31:0]),                            //  output,  width = 32,                      .readdata
		.i_reconfig_xcvr_writedata      (i_reconfig_xcvr0_writedata[31:0]),                                       //   input,  width = 32,                      .writedata
		.o_reconfig_xcvr_waitrequest    (eth_f_top_p0_o_reconfig_xcvr_waitrequest[0]),                            //  output,   width = 1,                      .waitrequest
		.i_clk_tx_tod                   (i_clk_tx_tod),                                                           //   input,   width = 1,        ptp_clk_tx_tod.clk
		.i_clk_rx_tod                   (i_clk_rx_tod),                                                           //   input,   width = 1,        ptp_clk_rx_tod.clk
		.i_clk_ptp_sample               (i_clk_ptp_sample),                                                       //   input,   width = 1,        ptp_clk_sample.clk
		.i_ptp_tx_tod_valid             (i_ptp_tx_tod_valid),                                                     //   input,   width = 1,      ptp_ports_tx_tod.valid
		.i_ptp_tx_tod                   (i_ptp_tx_tod),                                                           //   input,  width = 96,                      .data
		.i_ptp_rx_tod_valid             (i_ptp_rx_tod_valid),                                                     //   input,   width = 1,      ptp_ports_rx_tod.valid
		.i_ptp_rx_tod                   (i_ptp_rx_tod),                                                           //   input,  width = 96,                      .data
		.i_ptp_ins_ets                  (i_ptp_ins_ets),                                                          //   input,   width = 1,             ptp_ports.i_ptp_ins_ets
		.i_ptp_ins_cf                   (i_ptp_ins_cf),                                                           //   input,   width = 1,                      .i_ptp_ins_cf
		.i_ptp_zero_csum                (i_ptp_zero_csum),                                                        //   input,   width = 1,                      .i_ptp_zero_csum
		.i_ptp_update_eb                (i_ptp_update_eb),                                                        //   input,   width = 1,                      .i_ptp_update_eb
		.i_ptp_p2p                      (i_ptp_p2p),                                                              //   input,   width = 1,                      .i_ptp_p2p
		.i_ptp_asym                     (i_ptp_asym),                                                             //   input,   width = 1,                      .i_ptp_asym
		.i_ptp_asym_sign                (i_ptp_asym_sign),                                                        //   input,   width = 1,                      .i_ptp_asym_sign
		.i_ptp_asym_p2p_idx             (i_ptp_asym_p2p_idx),                                                     //   input,   width = 7,                      .i_ptp_asym_p2p_idx
		.i_ptp_ts_offset                (i_ptp_ts_offset),                                                        //   input,  width = 16,                      .i_ptp_ts_offset
		.i_ptp_cf_offset                (i_ptp_cf_offset),                                                        //   input,  width = 16,                      .i_ptp_cf_offset
		.i_ptp_csum_offset              (i_ptp_csum_offset),                                                      //   input,  width = 16,                      .i_ptp_csum_offset
		.i_ptp_tx_its                   (i_ptp_tx_its),                                                           //   input,  width = 96,                      .i_ptp_tx_its
		.i_ptp_ts_req                   (i_ptp_ts_req),                                                           //   input,   width = 1,                      .i_ptp_ts_req
		.i_ptp_fp                       (i_ptp_fp),                                                               //   input,  width = 32,                      .i_ptp_fp
		.o_ptp_ets_valid                (o_ptp_ets_valid),                                                        //  output,   width = 1,                      .o_ptp_ets_valid
		.o_ptp_ets                      (o_ptp_ets),                                                              //  output,  width = 96,                      .o_ptp_ets
		.o_ptp_ets_fp                   (o_ptp_ets_fp),                                                           //  output,  width = 32,                      .o_ptp_ets_fp
		.o_ptp_rx_its                   (o_ptp_rx_its),                                                           //  output,  width = 96,                      .o_ptp_rx_its
		.o_tx_ptp_offset_data_valid     (o_tx_ptp_offset_data_valid),                                             //  output,   width = 1,                      .o_tx_ptp_offset_data_valid
		.o_rx_ptp_offset_data_valid     (o_rx_ptp_offset_data_valid),                                             //  output,   width = 1,                      .o_rx_ptp_offset_data_valid
		.o_tx_ptp_ready                 (o_tx_ptp_ready),                                                         //  output,   width = 1,                      .o_tx_ptp_ready
		.o_rx_ptp_ready                 (o_rx_ptp_ready),                                                         //  output,   width = 1,                      .o_rx_ptp_ready
		.ptp_link                       (ptp_link),                                                               //   input,   width = 1,                      .ptp_link
		.i_custom_cadence               (1'b0),                                                                   // (terminated),                                    
		.i_tx_data                      (64'b0000000000000000000000000000000000000000000000000000000000000000),   // (terminated),                                    
		.i_tx_valid                     (1'b0),                                                                   // (terminated),                                    
		.i_tx_startofpacket             (1'b0),                                                                   // (terminated),                                    
		.i_tx_endofpacket               (1'b0),                                                                   // (terminated),                                    
		.i_tx_error                     (1'b0),                                                                   // (terminated),                                    
		.o_tx_ready                     (),                                                                       // (terminated),                                    
		.i_tx_empty                     (3'b000),                                                                 // (terminated),                                    
		.i_tx_skip_crc                  (1'b0),                                                                   // (terminated),                                    
		.o_rx_data                      (),                                                                       // (terminated),                                    
		.o_rx_valid                     (),                                                                       // (terminated),                                    
		.o_rx_startofpacket             (),                                                                       // (terminated),                                    
		.o_rx_endofpacket               (),                                                                       // (terminated),                                    
		.o_rx_error                     (),                                                                       // (terminated),                                    
		.o_rx_empty                     (),                                                                       // (terminated),                                    
		.o_rxstatus_data                (),                                                                       // (terminated),                                    
		.o_rxstatus_valid               (),                                                                       // (terminated),                                    
		.i_tx_preamble                  (64'b0000000000000000000000000000000000000000000000000000000000000000),   // (terminated),                                    
		.o_rx_preamble                  (),                                                                       // (terminated),                                    
		.i_tx_mii_d                     (64'b0000000000000000000000000000000000000000000000000000000000000000),   // (terminated),                                    
		.i_tx_mii_c                     (8'b00000000),                                                            // (terminated),                                    
		.i_tx_mii_valid                 (1'b0),                                                                   // (terminated),                                    
		.i_tx_mii_am                    (1'b0),                                                                   // (terminated),                                    
		.o_tx_mii_ready                 (),                                                                       // (terminated),                                    
		.o_rx_mii_d                     (),                                                                       // (terminated),                                    
		.o_rx_mii_c                     (),                                                                       // (terminated),                                    
		.o_rx_mii_valid                 (),                                                                       // (terminated),                                    
		.o_rx_mii_am_valid              (),                                                                       // (terminated),                                    
		.i_tx_pcs66_d                   (66'b000000000000000000000000000000000000000000000000000000000000000000), // (terminated),                                    
		.i_tx_pcs66_valid               (1'b0),                                                                   // (terminated),                                    
		.i_tx_pcs66_am                  (1'b0),                                                                   // (terminated),                                    
		.o_tx_pcs66_ready               (),                                                                       // (terminated),                                    
		.o_rx_pcs66_d                   (),                                                                       // (terminated),                                    
		.o_rx_pcs66_valid               (),                                                                       // (terminated),                                    
		.o_rx_pcs66_am_valid            (),                                                                       // (terminated),                                    
		.i_clk_pll                      (1'b0),                                                                   // (terminated),                                    
		.o_ptp_rx_its_valid             (),                                                                       // (terminated),                                    
		.o_ptp_rx_its_vl                (),                                                                       // (terminated),                                    
		.o_ptp_ets_vl                   (),                                                                       // (terminated),                                    
		.anlt_link                      ()                                                                        // (terminated),                                    
	);

	assign o_reconfig_xcvr0_readdata = { eth_f_top_p0_o_reconfig_xcvr_readdata[31:0] };

	assign o_reconfig_xcvr0_readdata_valid = { eth_f_top_p0_o_reconfig_xcvr_readdata_valid[0] };

	assign o_reconfig_xcvr0_waitrequest = { eth_f_top_p0_o_reconfig_xcvr_waitrequest[0] };

endmodule
