// Seed: 919533338
module module_0 #(
    parameter id_3 = 32'd64
) (
    output id_1,
    output logic id_2,
    input logic _id_3
);
  assign id_3[id_3] = id_1;
  assign id_1 = ~id_2;
  always @(negedge id_1) id_3 <= 1 * id_2;
  logic id_4 = 1;
endmodule
