module tb_nand4b(

    );
    
    reg [3:0] a, b;
    wire [3:0] nand4b;
    
    nand4b_for U0 (a, b, nand4b);
    
    initial begin
    a=4'b0000; b=4'b0000;
    #10 a=4'b1010; b=4'b0101;
    #10 a=4'b1100; b=4'b1100;
    #20 $finish;
    end
    
endmodule
