<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0"/>
  <title>SystemVerilog Introduction - VLSI Labs</title>
  <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Poppins:wght@300;500;700&display=swap">

  <!-- ‚úÖ Prism.js for Verilog syntax highlighting -->
  <link href="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/themes/prism-tomorrow.min.css" rel="stylesheet" />
  <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/prism.min.js"></script>
  <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/components/prism-verilog.min.js"></script>

  <style>
    :root {
      --bg: #ffffff;
      --text: #1a1a1a;
      --card: #f1f1f1;
      --accent: #0077ff;
    }

    body.dark {
      --bg: #121212;
      --text: #f0f0f0;
      --card: #1e1e1e;
      --accent: #66aaff;
    }

    body {
      margin: 0;
      font-family: 'Poppins', sans-serif;
      background-color: var(--bg);
      color: var(--text);
      transition: background 0.3s, color 0.3s;
    }

    header {
      background: var(--card);
      box-shadow: 0 2px 5px rgba(0,0,0,0.1);
      padding: 1rem 1rem 2rem;
      position: relative;
      text-align: center;
    }

    .logo {
      position: absolute;
      top: 1rem;
      left: 1rem;
      height: 60px;
    }

    .header-image {
      max-height: 100px;
      height: auto;
      width: auto;
    }

    .toggle-container {
      position: absolute;
      top: 1rem;
      right: 1rem;
    }

    .toggle-switch {
      position: relative;
      width: 80px;
      height: 36px;
      background: #ccc;
      border-radius: 30px;
      cursor: pointer;
    }

    .toggle-switch::after {
      content: '‚òÄÔ∏è';
      position: absolute;
      left: 4px;
      top: 4px;
      width: 28px;
      height: 28px;
      background: var(--bg);
      color: var(--text);
      border-radius: 50%;
      display: flex;
      align-items: center;
      justify-content: center;
      transition: all 0.3s;
      font-size: 16px;
    }

    body.dark .toggle-switch::after {
      content: 'üåô';
      left: 48px;
    }

    main {
      max-width: 900px;
      margin: 2rem auto;
      padding: 1rem;
    }

    h1 {
      color: var(--accent);
      margin-bottom: 1rem;
      font-size: 2.5rem;
      font-weight: 700;
    }

    h2 {
      margin-top: 2rem;
      color: var(--accent);
    }

    p {
      line-height: 1.6;
    }

    ul {
      padding-left: 1.2rem;
    }

    pre {
      background-color: var(--card);
      padding: 1rem;
      border-radius: 8px;
      overflow-x: auto;
    }

    code {
      font-family: 'Courier New', monospace;
      font-weight: bold;
    }

    .nav-links {
      margin-top: 2rem;
      text-align: center;
    }

    .nav-links a {
      text-decoration: none;
      color: var(--accent);
      font-weight: 500;
    }

    .nav-links a:hover {
      text-decoration: underline;
    }
  </style>
</head>
<body>
  <header>
    <a href="index.html">
      <img src="logo.png" alt="VLSI Labs Logo" class="logo">
    </a>
    <a href="svhome.html">
      <img src="header.png" alt="Header Banner" class="header-image">
    </a>
    <div class="toggle-container">
      <div class="toggle-switch" onclick="toggleTheme()"></div>
    </div>
  </header>

  <main>
    <h1>Introduction</h1>
    <p><strong>SystemVerilog</strong> is an advanced Hardware Description and Verification Language (HDVL) that extends Verilog. It adds features for complex verification, including object-oriented programming (OOP), constrained random testing, assertions, and functional coverage.</p>

    <h2>Why Verilog is Not Preferred?</h2>
    <p>Verilog was suitable for small and simple designs but lacks features for verifying large and complex systems. SystemVerilog provides better testbench capabilities, making verification easier and more efficient.</p>

    <h2>Verification</h2>
    <p>Verification ensures that a hardware design works correctly before fabrication. Catching design flaws early prevents costly respins, saving time and money. Verification involves generating test scenarios, applying them to the design, and checking outputs against expected results.</p>

    <h2>Other Similar Languages</h2>
    <p>Languages like VHDL and e-Language exist, but SystemVerilog is preferred for verifying Verilog designs due to its compatibility and support for high-level abstraction.</p>

    <h2>Usage in Verification</h2>
    <p>SystemVerilog is used to build testbenches that interact with the hardware design. It applies test inputs, observes outputs, and checks correctness using assertions and functional coverage. The testbench environment typically includes:</p>
    <ul>
      <li><strong>Drivers & Stimuli:</strong> Generate input signals.</li>
      <li><strong>Monitors & Scoreboards:</strong> Observe and compare outputs.</li>
      <li><strong>Assertions:</strong> Detect incorrect behavior.</li>
      <li><strong>Coverage Analysis:</strong> Ensure all scenarios are tested.</li>
    </ul>

    <div class="nav-links">
      <a href="svhome.html">‚Üê Back to System Verilog Home</a>
      &nbsp;&nbsp;|&nbsp;&nbsp;
      <a href="svTestbench.html">Next: Testbench ‚Üí</a>
      <br><br>
      <a href="svhome.html">‚Ü© Return to System Verilog Home</a>
    </div>
  </main>

  <script>
    window.addEventListener('DOMContentLoaded', () => {
      const savedTheme = localStorage.getItem('theme');
      if (savedTheme === 'dark') {
        document.body.classList.add('dark');
      }
    });

    function toggleTheme() {
      document.body.classList.toggle('dark');
      const isDark = document.body.classList.contains('dark');
      localStorage.setItem('theme', isDark ? 'dark' : 'light');
    }
  </script>
</body>
</html>
