// Seed: 179289547
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  output id_2;
  inout id_1;
  logic id_4;
  always @(negedge 1) begin
    id_1 <= 1;
  end
  assign id_2 = 1;
endmodule
