GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.11_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_encrypt.v'
Analyzing included file 'define.vh'("C:\Gowin\Gowin_V1.9.11_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_encrypt.v":399)
Back to file 'C:\Gowin\Gowin_V1.9.11_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_encrypt.v'("C:\Gowin\Gowin_V1.9.11_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_encrypt.v":399)
Analyzing included file 'C:\Gowin\Gowin_V1.9.11_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\static_macro_define.vh'("C:\Gowin\Gowin_V1.9.11_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_encrypt.v":399)
Back to file 'C:\Gowin\Gowin_V1.9.11_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_encrypt.v'("C:\Gowin\Gowin_V1.9.11_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_encrypt.v":399)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.11_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v'
Analyzing included file 'define.vh'("C:\Gowin\Gowin_V1.9.11_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":1)
Back to file 'C:\Gowin\Gowin_V1.9.11_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v'("C:\Gowin\Gowin_V1.9.11_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":1)
Analyzing included file 'C:\Gowin\Gowin_V1.9.11_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\static_macro_define.vh'("C:\Gowin\Gowin_V1.9.11_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":2)
Back to file 'C:\Gowin\Gowin_V1.9.11_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v'("C:\Gowin\Gowin_V1.9.11_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":2)
Compiling module 'PCIE_Controller_Top'("C:\Gowin\Gowin_V1.9.11_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":4)
Compiling module '**'("C:\Gowin\Gowin_V1.9.11_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_encrypt.v":399)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("C:\Gowin\Gowin_V1.9.11_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_encrypt.v":399)
NOTE  (EX0101) : Current top module is "PCIE_Controller_Top"
[5%] Running netlist conversion ...
WARN  (CV0016) : Input fabric_pl_rx_det is unused("C:\Gowin\Gowin_V1.9.11_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":179)
WARN  (CV0016) : Input fabric_ln0_pma_rx_lock is unused("C:\Gowin\Gowin_V1.9.11_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":180)
WARN  (CV0016) : Input fabric_ln0_astat is unused("C:\Gowin\Gowin_V1.9.11_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":181)
WARN  (CV0016) : Input fabric_pl_txdata is unused("C:\Gowin\Gowin_V1.9.11_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":182)
WARN  (CV0016) : Input fabric_pl_txdata_h is unused("C:\Gowin\Gowin_V1.9.11_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":183)
WARN  (CV0016) : Input fabric_pl_txdatak is unused("C:\Gowin\Gowin_V1.9.11_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":184)
WARN  (CV0016) : Input fabric_pl_txdatak_h is unused("C:\Gowin\Gowin_V1.9.11_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":185)
WARN  (CV0016) : Input fabric_pl_txdatavalid is unused("C:\Gowin\Gowin_V1.9.11_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":186)
WARN  (CV0016) : Input fabric_pl_txdatavalid_h is unused("C:\Gowin\Gowin_V1.9.11_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":187)
WARN  (CV0016) : Input fabric_ln0_rxdata is unused("C:\Gowin\Gowin_V1.9.11_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":188)
WARN  (CV0018) : Input fabric_ln0_rxdatavalid[0] is unused("C:\Gowin\Gowin_V1.9.11_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":189)
WARN  (CV0016) : Input fabric_ln1_rxdata is unused("C:\Gowin\Gowin_V1.9.11_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":190)
WARN  (CV0016) : Input fabric_ln2_rxdata is unused("C:\Gowin\Gowin_V1.9.11_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":191)
WARN  (CV0016) : Input fabric_ln3_rxdata is unused("C:\Gowin\Gowin_V1.9.11_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":192)
WARN  (CV0016) : Input fabric_pl_rate is unused("C:\Gowin\Gowin_V1.9.11_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":193)
WARN  (CV0016) : Input fabric_pl_rate_h is unused("C:\Gowin\Gowin_V1.9.11_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":194)
WARN  (CV0016) : Input pcie_half_clk_i is unused("C:\Gowin\Gowin_V1.9.11_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":195)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\12161\OneDrive\Desktop\Files\Hoshi\TangMega-138K-example-main\pcie_dma_demo_60\src\serdes\pcie_controller_X1\temp\pcie\pcie_controller_X1.vg" completed
Generate template file "C:\Users\12161\OneDrive\Desktop\Files\Hoshi\TangMega-138K-example-main\pcie_dma_demo_60\src\serdes\pcie_controller_X1\temp\pcie\pcie_controller_X1_tmp.v" completed
[100%] Generate report file "C:\Users\12161\OneDrive\Desktop\Files\Hoshi\TangMega-138K-example-main\pcie_dma_demo_60\src\serdes\pcie_controller_X1\temp\pcie\pcie_controller_X1_syn.rpt.html" completed
GowinSynthesis finish
