[{"DBLP title": "Energy-efficient real-time task scheduling with temperature-dependent leakage.", "DBLP authors": ["Chuan-Yue Yang", "Jian-Jia Chen", "Lothar Thiele", "Tei-Wei Kuo"], "year": 2010, "MAG papers": [{"PaperId": 2161505316, "PaperTitle": "energy efficient real time task scheduling with temperature dependent leakage", "Year": 2010, "CitationCount": 43, "EstimatedCitation": 61, "Affiliations": ["national taiwan university", "eth zurich", "national taiwan university", "eth zurich"]}], "source": "ES"}, {"DBLP title": "Predicting energy and performance overhead of Real-Time Operating Systems.", "DBLP authors": ["Sandro Penolazzi", "Ingo Sander", "Ahmed Hemani"], "year": 2010, "MAG papers": [{"PaperId": 2137482582, "PaperTitle": "predicting energy and performance overhead of real time operating systems", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["royal institute of technology", "royal institute of technology", "royal institute of technology"]}], "source": "ES"}, {"DBLP title": "Temperature-aware idle time distribution for energy optimization with dynamic voltage scaling.", "DBLP authors": ["Min Bao", "Alexandru Andrei", "Petru Eles", "Zebo Peng"], "year": 2010, "MAG papers": [{"PaperId": 2030322647, "PaperTitle": "temperature aware idle time distribution for energy optimization with dynamic voltage scaling", "Year": 2010, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": ["linkoping university", "linkoping university", "linkoping university", "ericsson"]}], "source": "ES"}, {"DBLP title": "Multicore soft error rate stabilization using adaptive dual modular redundancy.", "DBLP authors": ["Ramakrishna Vadlamani", "Jia Zhao", "Wayne P. Burleson", "Russell Tessier"], "year": 2010, "MAG papers": [{"PaperId": 2124486386, "PaperTitle": "multicore soft error rate stabilization using adaptive dual modular redundancy", "Year": 2010, "CitationCount": 45, "EstimatedCitation": 70, "Affiliations": ["university of massachusetts amherst", "university of massachusetts amherst", "university of massachusetts amherst", "university of massachusetts amherst"]}], "source": "ES"}, {"DBLP title": "A fully-asynchronous low-power framework for GALS NoC integration.", "DBLP authors": ["Yvain Thonnart", "Pascal Vivet", "Fabien Clermidy"], "year": 2010, "MAG papers": [{"PaperId": 2157314248, "PaperTitle": "a fully asynchronous low power framework for gals noc integration", "Year": 2010, "CitationCount": 71, "EstimatedCitation": 111, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "DBLP authors": ["Xiaowen Chen", "Zhonghai Lu", "Axel Jantsch", "Shuming Chen"], "year": 2010, "MAG papers": [{"PaperId": 2103879010, "PaperTitle": "supporting distributed shared memory on multi core network on chips using a dual microcoded controller", "Year": 2010, "CitationCount": 36, "EstimatedCitation": 57, "Affiliations": ["royal institute of technology", "national university of defense technology", "royal institute of technology", "national university of defense technology"]}], "source": "ES"}, {"DBLP title": "MEDEA: a hybrid shared-memory/message-passing multiprocessor NoC-based architecture.", "DBLP authors": ["Sergio Tota", "Mario R. Casu", "Massimo Ruo Roch", "Luca Rostagno", "Maurizio Zamboni"], "year": 2010, "MAG papers": [{"PaperId": 2161350198, "PaperTitle": "medea a hybrid shared memory message passing multiprocessor noc based architecture", "Year": 2010, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": ["polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin"]}], "source": "ES"}, {"DBLP title": "AgeSim: A simulation framework for evaluating the lifetime reliability of processor-based SoCs.", "DBLP authors": ["Lin Huang", "Qiang Xu"], "year": 2010, "MAG papers": [{"PaperId": 2097501715, "PaperTitle": "agesim a simulation framework for evaluating the lifetime reliability of processor based socs", "Year": 2010, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": ["the chinese university of hong kong", "the chinese university of hong kong"]}], "source": "ES"}, {"DBLP title": "Statistical SRAM analysis for yield enhancement.", "DBLP authors": ["Paul Zuber", "Miguel Miranda", "Petr Dobrovoln\u00fd", "Koen van der Zanden", "Jong-Hoon Jung"], "year": 2010, "MAG papers": [{"PaperId": 2161873056, "PaperTitle": "statistical sram analysis for yield enhancement", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["imec", "samsung", "imec", "imec", "imec"]}], "source": "ES"}, {"DBLP title": "Cost-effective IR-drop failure identification and yield recovery through a failure-adaptive test scheme.", "DBLP authors": ["Mingjing Chen", "Alex Orailoglu"], "year": 2010, "MAG papers": [{"PaperId": 2145782178, "PaperTitle": "cost effective ir drop failure identification and yield recovery through a failure adaptive test scheme", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Scan based methodology for reliable state retention power gating designs.", "DBLP authors": ["Sheng Yang", "Bashir M. Al-Hashimi", "David Flynn", "S. Saqib Khursheed"], "year": 2010, "MAG papers": [{"PaperId": 2119594674, "PaperTitle": "scan based methodology for reliable state retention power gating designs", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of southampton", null, "university of southampton", "university of southampton"]}], "source": "ES"}, {"DBLP title": "TLM+ modeling of embedded HW/SW systems.", "DBLP authors": ["Wolfgang Ecker", "Volkan Esen", "Robert Schwencker", "Thomas Steininger", "Michael Velten"], "year": 2010, "MAG papers": [{"PaperId": 2132382710, "PaperTitle": "tlm modeling of embedded hw sw systems", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["infineon technologies", "infineon technologies", "infineon technologies", "infineon technologies", "infineon technologies"]}], "source": "ES"}, {"DBLP title": "Scenario extraction for a refined timing-analysis of automotive network topologies.", "DBLP authors": ["Matthias Traub", "Thilo Streichert", "Oleg Krasovytskyy", "J\u00fcrgen Becker"], "year": 2010, "MAG papers": [{"PaperId": 2121885029, "PaperTitle": "scenario extraction for a refined timing analysis of automotive network topologies", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["karlsruhe institute of technology", "daimler ag", "daimler ag", "daimler ag"]}], "source": "ES"}, {"DBLP title": "Graphical Model Debugger Framework for embedded systems.", "DBLP authors": ["Kebin Zeng", "Yu Guo", "Christo Angelov"], "year": 2010, "MAG papers": [{"PaperId": 2151336692, "PaperTitle": "graphical model debugger framework for embedded systems", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of southern denmark", "university of southern denmark", "university of southern denmark"]}], "source": "ES"}, {"DBLP title": "IP routing processing with graphic processors.", "DBLP authors": ["Shuai Mu", "Xinya Zhang", "Nairen Zhang", "Jiaxin Lu", "Yangdong Steve Deng", "Shu Zhang"], "year": 2010, "MAG papers": [{"PaperId": 2140713586, "PaperTitle": "ip routing processing with graphic processors", "Year": 2010, "CitationCount": 44, "EstimatedCitation": 80, "Affiliations": ["university of wisconsin madison", "tsinghua university", "nvidia", "tsinghua university", "fudan university", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "DBLP authors": ["Igor Loi", "Luca Benini"], "year": 2010, "MAG papers": [{"PaperId": 2109321893, "PaperTitle": "an efficient distributed memory interface for many core platform with 3d stacked dram", "Year": 2010, "CitationCount": 44, "EstimatedCitation": 66, "Affiliations": ["university of bologna", "university of bologna"]}], "source": "ES"}, {"DBLP title": "Efficient OpenMP data mapping for multicore platforms with vertically stacked memory.", "DBLP authors": ["Andrea Marongiu", "Martino Ruggiero", "Luca Benini"], "year": 2010, "MAG papers": [{"PaperId": 2120421514, "PaperTitle": "efficient openmp data mapping for multicore platforms with vertically stacked memory", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of bologna", "university of bologna", "university of bologna"]}], "source": "ES"}, {"DBLP title": "Energy-efficient variable-flow liquid cooling in 3D stacked architectures.", "DBLP authors": ["Ayse Kivilcim Coskun", "David Atienza", "Tajana Simunic Rosing", "Thomas Brunschwiler", "Bruno Michel"], "year": 2010, "MAG papers": [{"PaperId": 2118204538, "PaperTitle": "energy efficient variable flow liquid cooling in 3d stacked architectures", "Year": 2010, "CitationCount": 64, "EstimatedCitation": 109, "Affiliations": ["university of california san diego", "ibm", "boston university", "ibm", "ecole polytechnique federale de lausanne"]}], "source": "ES"}, {"DBLP title": "Optimization of an on-chip active cooling system based on thin-film thermoelectric coolers.", "DBLP authors": ["Jieyi Long", "Seda Ogrenci Memik", "Matthew Grayson"], "year": 2010, "MAG papers": [{"PaperId": 2158295379, "PaperTitle": "optimization of an on chip active cooling system based on thin film thermoelectric coolers", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["northwestern university", "northwestern university", "northwestern university"]}], "source": "ES"}, {"DBLP title": "Temperature-aware dynamic resource provisioning in a power-optimized datacenter.", "DBLP authors": ["Ehsan Pakbaznia", "Mohammad Ghasemazar", "Massoud Pedram"], "year": 2010, "MAG papers": [{"PaperId": 2098663784, "PaperTitle": "temperature aware dynamic resource provisioning in a power optimized datacenter", "Year": 2010, "CitationCount": 87, "EstimatedCitation": 120, "Affiliations": ["university of southern california", "university of southern california", "university of southern california"]}], "source": "ES"}, {"DBLP title": "From transistors to MEMS: Throughput-aware power gating in CMOS circuits.", "DBLP authors": ["Michael B. Henry", "Leyla Nazhandali"], "year": 2010, "MAG papers": [{"PaperId": 2119488440, "PaperTitle": "from transistors to mems throughput aware power gating in cmos circuits", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["virginia tech", "virginia tech"]}], "source": "ES"}, {"DBLP title": "Energy- and endurance-aware design of phase change memory caches.", "DBLP authors": ["Yongsoo Joo", "Dimin Niu", "Xiangyu Dong", "Guangyu Sun", "Naehyuck Chang", "Yuan Xie"], "year": 2010, "MAG papers": [{"PaperId": 2096259250, "PaperTitle": "energy and endurance aware design of phase change memory caches", "Year": 2010, "CitationCount": 93, "EstimatedCitation": 144, "Affiliations": ["pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "seoul national university", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "Evaluation and design exploration of solar harvested-energy prediction algorithm.", "DBLP authors": ["Mustafa Imran Ali", "Bashir M. Al-Hashimi", "Joaqu\u00edn Recas", "David Atienza"], "year": 2010, "MAG papers": [{"PaperId": 2135220727, "PaperTitle": "evaluation and design exploration of solar harvested energy prediction algorithm", "Year": 2010, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": ["university of southampton", "university of southampton", "ecole polytechnique federale de lausanne", "complutense university of madrid"]}], "source": "ES"}, {"DBLP title": "A nondestructive self-reference scheme for Spin-Transfer Torque Random Access Memory (STT-RAM).", "DBLP authors": ["Yiran Chen", "Hai Li", "Xiaobin Wang", "Wenzhong Zhu", "Wei Xu", "Tong Zhang"], "year": 2010, "MAG papers": [{"PaperId": 2147720557, "PaperTitle": "a nondestructive self reference scheme for spin transfer torque random access memory stt ram", "Year": 2010, "CitationCount": 65, "EstimatedCitation": 76, "Affiliations": ["seagate technology", "seagate technology", "seagate technology", "rensselaer polytechnic institute", null, "rensselaer polytechnic institute"]}], "source": "ES"}, {"DBLP title": "Pseudo-CMOS: A novel design style for flexible electronics.", "DBLP authors": ["Tsung-Ching Huang", "Kenjiro Fukuda", "Chun-Ming Lo", "Yung-Hui Yeh", "Tsuyoshi Sekitani", "Takao Someya", "Kwang-Ting Cheng"], "year": 2010, "MAG papers": [{"PaperId": 2155763997, "PaperTitle": "pseudo cmos a novel design style for flexible electronics", "Year": 2010, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["university of tokyo", null, "university of california santa barbara", "university of tokyo", "university of california santa barbara", "university of tokyo", "university of california santa barbara"]}], "source": "ES"}, {"DBLP title": "Spinto: High-performance energy minimization in spin glasses.", "DBLP authors": ["H\u00e9ctor J. Garc\u00eda", "Igor L. Markov"], "year": 2010, "MAG papers": [{"PaperId": 2149718702, "PaperTitle": "spinto high performance energy minimization in spin glasses", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "TSV redundancy: Architecture and design issues in 3D IC.", "DBLP authors": ["Ang-Chih Hsieh", "TingTing Hwang", "Ming-Tung Chang", "Min-Hsiu Tsai", "Chih-Mou Tseng", "Hung-Chun Li"], "year": 2010, "MAG papers": [{"PaperId": 2124414146, "PaperTitle": "tsv redundancy architecture and design issues in 3d ic", "Year": 2010, "CitationCount": 91, "EstimatedCitation": 147, "Affiliations": ["global unichip corporation", "global unichip corporation", "global unichip corporation", "national tsing hua university", "global unichip corporation", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "A GPU based implementation of Center-Surround Distribution Distance for feature extraction and matching.", "DBLP authors": ["Aditi Rathi", "Michael DeBole", "Weina Ge", "Robert T. Collins", "Narayanan Vijaykrishnan"], "year": 2010, "MAG papers": [{"PaperId": 2143060635, "PaperTitle": "a gpu based implementation of center surround distribution distance for feature extraction and matching", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "Parallel subdivision surface rendering and animation on the Cell BE processor.", "DBLP authors": ["R. Grottesi", "Serena Morigi", "Martino Ruggiero", "Luca Benini"], "year": 2010, "MAG papers": [{"PaperId": 2130602839, "PaperTitle": "parallel subdivision surface rendering and animation on the cell be processor", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of bologna", "university of bologna", "university of bologna", "university of bologna"]}], "source": "ES"}, {"DBLP title": "Heterogeneous vs homogeneous MPSoC approaches for a Mobile LTE modem.", "DBLP authors": ["Camille Jalier", "Didier Lattard", "Ahmed Amine Jerraya", "Gilles Sassatelli", "Pascal Benoit", "Lionel Torres"], "year": 2010, "MAG papers": [{"PaperId": 2158340455, "PaperTitle": "heterogeneous vs homogeneous mpsoc approaches for a mobile lte modem", "Year": 2010, "CitationCount": 39, "EstimatedCitation": 59, "Affiliations": [null, null, "university of montpellier", null, "university of montpellier", "university of montpellier"]}], "source": "ES"}, {"DBLP title": "Recursion-driven parallel code generation for multi-core platforms.", "DBLP authors": ["Rebecca L. Collins", "Bharadwaj Vellore", "Luca P. Carloni"], "year": 2010, "MAG papers": [{"PaperId": 2112265997, "PaperTitle": "recursion driven parallel code generation for multi core platforms", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["columbia university", "columbia university", "columbia university"]}], "source": "ES"}, {"DBLP title": "An industrial design space exploration framework for supporting run-time resource management on multi-core systems.", "DBLP authors": ["Giovanni Mariani", "Prabhat Avasare", "Geert Vanmeerbeeck", "Chantal Ykman-Couvreur", "Gianluca Palermo", "Cristina Silvano", "Vittorio Zaccaria"], "year": 2010, "MAG papers": [{"PaperId": 2159740793, "PaperTitle": "an industrial design space exploration framework for supporting run time resource management on multi core systems", "Year": 2010, "CitationCount": 42, "EstimatedCitation": 60, "Affiliations": ["polytechnic university of milan", "imec", "polytechnic university of milan", "university of lugano", "imec", "imec", "polytechnic university of milan"]}], "source": "ES"}, {"DBLP title": "Stretching the limits of FPGA SerDes for enhanced ATE performance.", "DBLP authors": ["A. M. Majid", "David C. Keezer"], "year": 2010, "MAG papers": [{"PaperId": 2166824195, "PaperTitle": "stretching the limits of fpga serdes for enhanced ate performance", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Multi-temperature testing for core-based system-on-chip.", "DBLP authors": ["Zhiyuan He", "Zebo Peng", "Petru Eles"], "year": 2010, "MAG papers": [{"PaperId": 2117738897, "PaperTitle": "multi temperature testing for core based system on chip", "Year": 2010, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["linkoping university", "linkoping university", "linkoping university"]}], "source": "ES"}, {"DBLP title": "Memory testing with a RISC microcontroller.", "DBLP authors": ["A. J. van de Goor", "Georgi Gaydadjiev", "Said Hamdioui"], "year": 2010, "MAG papers": [{"PaperId": 2163707679, "PaperTitle": "memory testing with a risc microcontroller", "Year": 2010, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["delft university of technology", "delft university of technology", "delft university of technology"]}], "source": "ES"}, {"DBLP title": "Constant-time admission control for Deadline Monotonic tasks.", "DBLP authors": ["Alejandro Masrur", "Samarjit Chakraborty", "Georg F\u00e4rber"], "year": 2010, "MAG papers": [{"PaperId": 2158046337, "PaperTitle": "constant time admission control for deadline monotonic tasks", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["technische universitat munchen", "technische universitat munchen", "technische universitat munchen"]}], "source": "ES"}, {"DBLP title": "Exploiting inter-event stream correlations between output event streams of non-preemptively scheduled tasks.", "DBLP authors": ["Jonas Rox", "Rolf Ernst"], "year": 2010, "MAG papers": [{"PaperId": 2136892624, "PaperTitle": "exploiting inter event stream correlations between output event streams of non preemptively scheduled tasks", "Year": 2010, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["braunschweig university of technology", "braunschweig university of technology"]}], "source": "ES"}, {"DBLP title": "Transition-aware real-time task scheduling for reconfigurable embedded systems.", "DBLP authors": ["Hessam Kooti", "Elaheh Bozorgzadeh", "Shenghui Liao", "Lichun Bao"], "year": 2010, "MAG papers": [{"PaperId": 2149688580, "PaperTitle": "transition aware real time task scheduling for reconfigurable embedded systems", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of california irvine", "university of california irvine", "university of california irvine", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "IVF: Characterizing the vulnerability of microprocessor structures to intermittent faults.", "DBLP authors": ["Songjun Pan", "Yu Hu", "Xiaowei Li"], "year": 2010, "MAG papers": [{"PaperId": 2152033247, "PaperTitle": "ivf characterizing the vulnerability of microprocessor structures to intermittent faults", "Year": 2010, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences"]}], "source": "ES"}, {"DBLP title": "Aging-resilient design of pipelined architectures using novel detection and correction circuits.", "DBLP authors": ["Hamed F. Dadgour", "Kaustav Banerjee"], "year": 2010, "MAG papers": [{"PaperId": 2134132903, "PaperTitle": "aging resilient design of pipelined architectures using novel detection and correction circuits", "Year": 2010, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["university of california santa barbara", "university of california santa barbara"]}], "source": "ES"}, {"DBLP title": "An integrated framework for joint design space exploration of microarchitecture and circuits.", "DBLP authors": ["Omid Azizi", "Aqeel Mahesri", "John P. Stevenson", "Sanjay J. Patel", "Mark Horowitz"], "year": 2010, "MAG papers": [{"PaperId": 2171620223, "PaperTitle": "an integrated framework for joint design space exploration of microarchitecture and circuits", "Year": 2010, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["stanford university", "nvidia", "stanford university", "university of illinois at urbana champaign", "stanford university"]}], "source": "ES"}, {"DBLP title": "AUTOSAR and the automotive tool chain.", "DBLP authors": ["Stefan Voget"], "year": 2010, "MAG papers": [{"PaperId": 2132737544, "PaperTitle": "autosar and the automotive tool chain", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": [null]}], "source": "ES"}, {"DBLP title": "AUTOSAR basic software for complex control units.", "DBLP authors": ["Dirk Diekhoff"], "year": 2010, "MAG papers": [{"PaperId": 2123409810, "PaperTitle": "autosar basic software for complex control units", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["elektrobit"]}], "source": "ES"}, {"DBLP title": "High-fidelity markovian power model for protocols.", "DBLP authors": ["Jing Cao", "Albert Nymeyer"], "year": 2010, "MAG papers": [{"PaperId": 2113550857, "PaperTitle": "high fidelity markovian power model for protocols", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of new south wales", "university of new south wales"]}], "source": "ES"}, {"DBLP title": "Energy-performance design space exploration in SMT architectures exploiting selective load value predictions.", "DBLP authors": ["Arpad Gellert", "Gianluca Palermo", "Vittorio Zaccaria", "Adrian Florea", "Lucian N. Vintan", "Cristina Silvano"], "year": 2010, "MAG papers": [{"PaperId": 2157017488, "PaperTitle": "energy performance design space exploration in smt architectures exploiting selective load value predictions", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["polytechnic university of milan", "polytechnic university of milan", "lucian blaga university of sibiu", "polytechnic university of milan", "lucian blaga university of sibiu", "lucian blaga university of sibiu"]}], "source": "ES"}, {"DBLP title": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "DBLP authors": ["Vladimir Pasca", "Lorena Anghel", "Claudia Rusu", "Riccardo Locatelli", "Massimo Coppola"], "year": 2010, "MAG papers": [{"PaperId": 2127012057, "PaperTitle": "error resilience of intra die and inter die communication with 3d spidergon stnoc", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": [null, null, "stmicroelectronics", "stmicroelectronics", null]}], "source": "ES"}, {"DBLP title": "Towards a chip level reliability simulator for copper/low-k backend processes.", "DBLP authors": ["Muhammad Bashir", "Linda S. Milor"], "year": 2010, "MAG papers": [{"PaperId": 2159812035, "PaperTitle": "towards a chip level reliability simulator for copper low k backend processes", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "NBTI modeling in the framework of temperature variation.", "DBLP authors": ["Seyab", "Said Hamdioui"], "year": 2010, "MAG papers": [{"PaperId": 2163789885, "PaperTitle": "nbti modeling in the framework of temperature variation", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["delft university of technology", "delft university of technology"]}], "source": "ES"}, {"DBLP title": "RunAssert: A non-intrusive run-time assertion for parallel programs debugging.", "DBLP authors": ["Chi-Neng Wen", "Shu-Hsuan Chou", "Tien-Fu Chen", "Tay-Jyi Lin"], "year": 2010, "MAG papers": [{"PaperId": 2098647520, "PaperTitle": "runassert a non intrusive run time assertion for parallel programs debugging", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["national chung cheng university", "national chung cheng university", "industrial technology research institute", "national chung cheng university"]}], "source": "ES"}, {"DBLP title": "An RDL-configurable 3D memory tier to replace on-chip SRAM.", "DBLP authors": ["Marco Facchini", "Paul Marchal", "Francky Catthoor", "Wim Dehaene"], "year": 2010, "MAG papers": [{"PaperId": 2098872535, "PaperTitle": "an rdl configurable 3d memory tier to replace on chip sram", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["katholieke universiteit leuven", "imec", "imec", "katholieke universiteit leuven"]}], "source": "ES"}, {"DBLP title": "GentleCool: Cooling aware proactive workload scheduling in multi-machine systems.", "DBLP authors": ["Raid Zuhair Ayoub", "Shervin Sharifi", "Tajana Simunic Rosing"], "year": 2010, "MAG papers": [{"PaperId": 2153981812, "PaperTitle": "gentlecool cooling aware proactive workload scheduling in multi machine systems", "Year": 2010, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["university of california san diego", "university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Timing modeling for digital sub-threshold circuits.", "DBLP authors": ["Niklas Lotze", "Jacob G\u00f6ppert", "Yiannos Manoli"], "year": 2010, "MAG papers": [{"PaperId": 2132807423, "PaperTitle": "timing modeling for digital sub threshold circuits", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of freiburg", "university of freiburg", "university of freiburg"]}], "source": "ES"}, {"DBLP title": "Power consumption of logic circuits in ambipolar carbon nanotube technology.", "DBLP authors": ["M. Haykel Ben Jamaa", "Kartik Mohanram", "Giovanni De Micheli"], "year": 2010, "MAG papers": [{"PaperId": 2109913353, "PaperTitle": "power consumption of logic circuits in ambipolar carbon nanotube technology", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["ecole polytechnique federale de lausanne", "rice university", "ecole polytechnique federale de lausanne"]}], "source": "ES"}, {"DBLP title": "Reversible logic synthesis through ant colony optimization.", "DBLP authors": ["Min Li", "Yexin Zheng", "Michael S. Hsiao", "Chao Huang"], "year": 2010, "MAG papers": [{"PaperId": 2097867448, "PaperTitle": "reversible logic synthesis through ant colony optimization", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["virginia tech", "virginia tech", "virginia tech", "virginia tech"]}], "source": "ES"}, {"DBLP title": "Low-power FinFET circuit synthesis using surface orientation optimization.", "DBLP authors": ["Prateek Mishra", "Niraj K. Jha"], "year": 2010, "MAG papers": [{"PaperId": 2170406103, "PaperTitle": "low power finfet circuit synthesis using surface orientation optimization", "Year": 2010, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["princeton university", "princeton university"]}], "source": "ES"}, {"DBLP title": "Implementing digital logic with sinusoidal supplies.", "DBLP authors": ["Kalyana C. Bollapalli", "Sunil P. Khatri", "Laszlo B. Kish"], "year": 2010, "MAG papers": [{"PaperId": 2162366723, "PaperTitle": "implementing digital logic with sinusoidal supplies", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["texas a m university", "texas a m university", "texas a m university"]}], "source": "ES"}, {"DBLP title": "A reconfigurable multiprocessor architecture for a reliable face recognition implementation.", "DBLP authors": ["Antonino Tumeo", "Francesco Regazzoni", "Gianluca Palermo", "Fabrizio Ferrandi", "Donatella Sciuto"], "year": 2010, "MAG papers": [{"PaperId": 2164423797, "PaperTitle": "a reconfigurable multiprocessor architecture for a reliable face recognition implementation", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["polytechnic university of milan", "polytechnic university of milan", "polytechnic university of milan", "universite catholique de louvain", "polytechnic university of milan"]}], "source": "ES"}, {"DBLP title": "A systematic approach to the test of combined HW/SW systems.", "DBLP authors": ["Alexander Krupp", "Wolfgang M\u00fcller"], "year": 2010, "MAG papers": [{"PaperId": 2144988924, "PaperTitle": "a systematic approach to the test of combined hw sw systems", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of paderborn", "university of paderborn"]}], "source": "ES"}, {"DBLP title": "A new approach for adaptive failure diagnostics based on emulation test.", "DBLP authors": ["Steffen Ostendorff", "Heinz-Dietrich Wuttke", "J\u00f6rg Sach\u00dfe", "S. K\u00f6hler"], "year": 2010, "MAG papers": [{"PaperId": 2030160240, "PaperTitle": "a new approach for adaptive failure diagnostics based on emulation test", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "Integrated end-to-end timing analysis of networked AUTOSAR-compliant systems.", "DBLP authors": ["Karthik Lakshmanan", "Gaurav Bhatia", "Ragunathan Rajkumar"], "year": 2010, "MAG papers": [{"PaperId": 2110962715, "PaperTitle": "integrated end to end timing analysis of networked autosar compliant systems", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["carnegie mellon university", "carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Scalable stochastic processors.", "DBLP authors": ["Sriram Narayanan", "John Sartori", "Rakesh Kumar", "Douglas L. Jones"], "year": 2010, "MAG papers": [{"PaperId": 2168429197, "PaperTitle": "scalable stochastic processors", "Year": 2010, "CitationCount": 111, "EstimatedCitation": 173, "Affiliations": ["urbana university", "urbana university", "urbana university", "urbana university"]}], "source": "ES"}, {"DBLP title": "Energy-oriented dynamic SPM allocation based on time-slotted Cache conflict graph.", "DBLP authors": ["Wang Huan", "Zhang Yang", "Mei Chen", "Ling Ming"], "year": 2010, "MAG papers": [{"PaperId": 1998364273, "PaperTitle": "energy oriented dynamic spm allocation based on time slotted cache conflict graph", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["southeast university", "southeast university", "southeast university", "southeast university"]}], "source": "ES"}, {"DBLP title": "Enhanced Q-learning algorithm for dynamic power management with performance constraint.", "DBLP authors": ["Wei Liu", "Ying Tan", "Qinru Qiu"], "year": 2010, "MAG papers": [{"PaperId": 2118525633, "PaperTitle": "enhanced q learning algorithm for dynamic power management with performance constraint", "Year": 2010, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["state university of new york system", "state university of new york system", "state university of new york system"]}], "source": "ES"}, {"DBLP title": "Parallel simulation of systemC TLM 2.0 compliant MPSoC on SMP workstations.", "DBLP authors": ["Aline Mello", "Isaac Maia", "Alain Greiner", "Fran\u00e7ois P\u00eacheux"], "year": 2010, "MAG papers": [{"PaperId": 2142897208, "PaperTitle": "parallel simulation of systemc tlm 2 0 compliant mpsoc on smp workstations", "Year": 2010, "CitationCount": 45, "EstimatedCitation": 90, "Affiliations": ["pierre and marie curie university", "pierre and marie curie university", "pierre and marie curie university", "pierre and marie curie university"]}], "source": "ES"}, {"DBLP title": "High-speed clock recovery for low-cost FPGAs.", "DBLP authors": ["Istv\u00e1n Haller", "Zoltan Francisc Baruch"], "year": 2010, "MAG papers": [{"PaperId": 2146434376, "PaperTitle": "high speed clock recovery for low cost fpgas", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["technical university of cluj napoca", "technical university of cluj napoca"]}], "source": "ES"}, {"DBLP title": "Demonstration of an in-band reconfiguration data distribution and network node reconfiguration.", "DBLP authors": ["Uwe Pro\u00df", "Sebastian Goller", "Erik Markert", "Michael J\u00fcttner", "Jan Langer", "Ulrich Heinkel", "Joachim Kn\u00e4blein", "Axel Schneider"], "year": 2010, "MAG papers": [{"PaperId": 2165979994, "PaperTitle": "demonstration of an in band reconfiguration data distribution and network node reconfiguration", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": [null, "alcatel lucent", "chemnitz university of technology", "alcatel lucent", "chemnitz university of technology", null, "chemnitz university of technology", "chemnitz university of technology"]}], "source": "ES"}, {"DBLP title": "Programmable aging sensor for automotive safety-critical applications.", "DBLP authors": ["Julio C\u00e9sar V\u00e1zquez", "V\u00edctor H. Champac", "Isabel C. Teixeira", "Marcelino B. Santos", "Jo\u00e3o Paulo Teixeira"], "year": 2010, "MAG papers": [{"PaperId": 2154122798, "PaperTitle": "programmable aging sensor for automotive safety critical applications", "Year": 2010, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["instituto superior tecnico", null, "instituto superior tecnico", "instituto superior tecnico", "inesc id"]}], "source": "ES"}, {"DBLP title": "Passive reduced order modeling of multiport interconnects via semidefinite programming.", "DBLP authors": ["Zohaib Mahmood", "Bradley N. Bond", "Tarek Moselhy", "Alexandre Megretski", "Luca Daniel"], "year": 2010, "MAG papers": [{"PaperId": 2229164905, "PaperTitle": "passive reduced order modeling of multiport interconnects via semidefinite programming", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null]}, {"PaperId": 2166244519, "PaperTitle": "passive reduced order modeling of multiport interconnects via semidefinite programming", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["massachusetts institute of technology", "massachusetts institute of technology", "massachusetts institute of technology", "massachusetts institute of technology", "massachusetts institute of technology"]}], "source": "ES"}, {"DBLP title": "GoldMine: Automatic assertion generation using data mining and static analysis.", "DBLP authors": ["Shobha Vasudevan", "David Sheridan", "Sanjay J. Patel", "David Tcheng", "William Tuohy", "Daniel R. Johnson"], "year": 2010, "MAG papers": [{"PaperId": 2168238416, "PaperTitle": "goldmine automatic assertion generation using data mining and static analysis", "Year": 2010, "CitationCount": 72, "EstimatedCitation": 108, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "Assertion-based verification of RTOS properties.", "DBLP authors": ["Marcio F. da S. Oliveira", "Henning Zabel", "Wolfgang M\u00fcller"], "year": 2010, "MAG papers": [{"PaperId": 2101181829, "PaperTitle": "assertion based verification of rtos properties", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of paderborn", "university of paderborn", "university of paderborn"]}], "source": "ES"}, {"DBLP title": "Post-placement temperature reduction techniques.", "DBLP authors": ["Wei Liu", "Alberto Nannarelli", "Andrea Calimera", "Enrico Macii", "Massimo Poncino"], "year": 2010, "MAG papers": [{"PaperId": 2124385647, "PaperTitle": "post placement temperature reduction techniques", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["polytechnic university of turin", "polytechnic university of turin", "technical university of denmark", "technical university of denmark", "polytechnic university of turin"]}], "source": "ES"}, {"DBLP title": "Clock gating approaches by IOEX graphs and cluster efficiency plots.", "DBLP authors": ["Jithendra Srinivas", "Sukumar Jairam"], "year": 2010, "MAG papers": [{"PaperId": 2151953340, "PaperTitle": "clock gating approaches by ioex graphs and cluster efficiency plots", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["pennsylvania state university", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "Timing modeling and analysis for AUTOSAR-based software development - a case study.", "DBLP authors": ["Kay Klobedanz", "Christoph Kuznik", "Andreas Thuy", "Wolfgang M\u00fcller"], "year": 2010, "MAG papers": [{"PaperId": 2098466439, "PaperTitle": "timing modeling and analysis for autosar based software development a case study", "Year": 2010, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": ["university of paderborn", "university of paderborn", "university of paderborn", "university of paderborn"]}], "source": "ES"}, {"DBLP title": "Design of a real-time optimized emulation method.", "DBLP authors": ["Timo Kerstan", "Markus Oertel"], "year": 2010, "MAG papers": [{"PaperId": 2166399811, "PaperTitle": "design of a real time optimized emulation method", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of paderborn", "offis"]}], "source": "ES"}, {"DBLP title": "Capturing intrinsic parameter fluctuations using the PSP compact model.", "DBLP authors": ["Binjie Cheng", "Daryoosh Dideban", "Negin Moezi", "Campbell Millar", "Gareth Roy", "Xingsheng Wang", "Scott Roy", "Asen Asenov"], "year": 2010, "MAG papers": [{"PaperId": 2122756779, "PaperTitle": "capturing intrinsic parameter fluctuations using the psp compact model", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of glasgow", "university of glasgow", "university of glasgow", "university of glasgow", "university of glasgow", "university of glasgow", "university of glasgow", "university of glasgow"]}], "source": "ES"}, {"DBLP title": "Power efficient voltage islanding for Systems-on-chip from a floorplanning perspective.", "DBLP authors": ["Pavel Ghosh", "Arunabha Sen"], "year": 2010, "MAG papers": [{"PaperId": 2161327044, "PaperTitle": "power efficient voltage islanding for systems on chip from a floorplanning perspective", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["arizona state university", "arizona state university"]}], "source": "ES"}, {"DBLP title": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "DBLP authors": ["Binzhang Fu", "Yinhe Han", "Huawei Li", "Xiaowei Li"], "year": 2010, "MAG papers": [{"PaperId": 2143251654, "PaperTitle": "accelerating lightpath setup via broadcasting in binary tree waveguide in optical nocs", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences"]}], "source": "ES"}, {"DBLP title": "A High-Voltage Low-Power DC-DC buck regulator for automotive applications.", "DBLP authors": ["Giuseppe Pasetti", "Luca Fanucci", "Riccardo Serventi"], "year": 2010, "MAG papers": [{"PaperId": 2123494285, "PaperTitle": "a high voltage low power dc dc buck regulator for automotive applications", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of pisa", "university of pisa", "ams ag"]}], "source": "ES"}, {"DBLP title": "SimTag: Exploiting tag bits similarity to improve the reliability of the data caches.", "DBLP authors": ["Jesung Kim", "Soontae Kim", "Yebin Lee"], "year": 2010, "MAG papers": [{"PaperId": 2142301594, "PaperTitle": "simtag exploiting tag bits similarity to improve the reliability of the data caches", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["kaist", "kaist", "kaist"]}], "source": "ES"}, {"DBLP title": "The split register file.", "DBLP authors": ["Jaume Abella", "Javier Carretero", "Pedro Chaparro", "Xavier Vera"], "year": 2010, "MAG papers": [{"PaperId": 2163768970, "PaperTitle": "the split register file", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["intel", "intel", "intel", "intel"]}], "source": "ES"}, {"DBLP title": "Multithreaded code from synchronous programs: Extracting independent threads for OpenMP.", "DBLP authors": ["Daniel Baudisch", "Jens Brandt", "Klaus Schneider"], "year": 2010, "MAG papers": [{"PaperId": 2110579225, "PaperTitle": "multithreaded code from synchronous programs extracting independent threads for openmp", "Year": 2010, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["kaiserslautern university of technology", "kaiserslautern university of technology", "kaiserslautern university of technology"]}], "source": "ES"}, {"DBLP title": "RMOT: Recursion in model order for task execution time estimation in a software pipeline.", "DBLP authors": ["Nabeel Iqbal", "M. A. Siddique", "J\u00f6rg Henkel"], "year": 2010, "MAG papers": [{"PaperId": 2150982210, "PaperTitle": "rmot recursion in model order for task execution time estimation in a software pipeline", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "Approximate logic synthesis for error tolerant applications.", "DBLP authors": ["Doochul Shin", "Sandeep K. Gupta"], "year": 2010, "MAG papers": [{"PaperId": 2106360508, "PaperTitle": "approximate logic synthesis for error tolerant applications", "Year": 2010, "CitationCount": 96, "EstimatedCitation": 147, "Affiliations": ["university of southern california", "university of southern california"]}], "source": "ES"}, {"DBLP title": "Automatic microarchitectural pipelining.", "DBLP authors": ["Marc Galceran Oms", "Jordi Cortadella", "Dmitry Bufistov", "Michael Kishinevsky"], "year": 2010, "MAG papers": [{"PaperId": 2151898093, "PaperTitle": "automatic microarchitectural pipelining", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["intel", "polytechnic university of catalonia", "polytechnic university of catalonia", "polytechnic university of catalonia"]}], "source": "ES"}, {"DBLP title": "Non-linear Operating Point Statistical Analysis for Local Variations in logic timing at low voltage.", "DBLP authors": ["Rahul Rithe", "Jie Gu", "Alice Wang", "Satyendra Datla", "Gordon Gammie", "Dennis Buss", "Anantha Chandrakasan"], "year": 2010, "MAG papers": [{"PaperId": 2245438796, "PaperTitle": "non linear operating point statistical analysis for local variations in logic timing at low voltage", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null, null, null]}, {"PaperId": 2142826718, "PaperTitle": "non linear operating point statistical analysis for local variations in logic timing at low voltage", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["texas instruments", "massachusetts institute of technology", "massachusetts institute of technology", "texas instruments", "texas instruments", "texas instruments", "texas instruments"]}], "source": "ES"}, {"DBLP title": "Dynamically reconfigurable register file for a softcore VLIW processor.", "DBLP authors": ["Stephan Wong", "Fakhar Anjam", "Faisal Nadeem"], "year": 2010, "MAG papers": [{"PaperId": 2123715095, "PaperTitle": "dynamically reconfigurable register file for a softcore vliw processor", "Year": 2010, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["delft university of technology", "delft university of technology", "delft university of technology"]}], "source": "ES"}, {"DBLP title": "FPGA-based adaptive computing for correlated multi-stream processing.", "DBLP authors": ["Ming Liu", "Zhonghai Lu", "Wolfgang Kuehn", "Axel Jantsch"], "year": 2010, "MAG papers": [{"PaperId": 2134725179, "PaperTitle": "fpga based adaptive computing for correlated multi stream processing", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of giessen", "royal institute of technology", "university of giessen", "royal institute of technology"]}], "source": "ES"}, {"DBLP title": "Far Correlation-based EMA with a precharacterized leakage model.", "DBLP authors": ["Olivier Meynard", "Sylvain Guilley", "Jean-Luc Danger", "Laurent Sauvage"], "year": 2010, "MAG papers": [{"PaperId": 2161188731, "PaperTitle": "far correlation based ema with a precharacterized leakage model", "Year": 2010, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["telecom paristech", "telecom paristech", "telecom paristech", "telecom paristech"]}], "source": "ES"}, {"DBLP title": "Improved countermeasure against Address-bit DPA for ECC scalar multiplication.", "DBLP authors": ["Masami Izumi", "Jun Ikegami", "Kazuo Sakiyama", "Kazuo Ohta"], "year": 2010, "MAG papers": [{"PaperId": 2154121319, "PaperTitle": "improved countermeasure against address bit dpa for ecc scalar multiplication", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of electro communications", "university of electro communications", "university of electro communications", "university of electro communications"]}], "source": "ES"}, {"DBLP title": "Enabling efficient post-silicon debug by clustering of hardware-assertions.", "DBLP authors": ["Mohammad Hossein Neishaburi", "Zeljko Zilic"], "year": 2010, "MAG papers": [{"PaperId": 2170645116, "PaperTitle": "enabling efficient post silicon debug by clustering of hardware assertions", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["mcgill university", "mcgill university"]}], "source": "ES"}, {"DBLP title": "Constrained Power Management: Application to a multimedia mobile platform.", "DBLP authors": ["Patrick Bellasi", "Stefano Bosisio", "Matteo Carnevali", "William Fornaciari", "David Siorpaes"], "year": 2010, "MAG papers": [{"PaperId": 2125213418, "PaperTitle": "constrained power management application to a multimedia mobile platform", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["polytechnic university of milan", "polytechnic university of milan", "polytechnic university of milan", "stmicroelectronics", "polytechnic university of milan"]}], "source": "ES"}, {"DBLP title": "Mapping scientific applications on a large-scale data-path accelerator implemented by single-flux quantum (SFQ) circuits.", "DBLP authors": ["Farhad Mehdipour", "Hiroaki Honda", "Hiroshi Kataoka", "Koji Inoue", "Irina Kataeva", "Kazuaki Murakami", "Hiroyuki Akaike", "Akira Fujimaki"], "year": 2010, "MAG papers": [{"PaperId": 2114667166, "PaperTitle": "mapping scientific applications on a large scale data path accelerator implemented by single flux quantum sfq circuits", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["nagoya university", "kyushu university", null, "kyushu university", "nagoya university", "kyushu university", "kyushu university", "nagoya university"]}], "source": "ES"}, {"DBLP title": "MB-LITE: A robust, light-weight soft-core implementation of the MicroBlaze architecture.", "DBLP authors": ["Tamar Kranenburg", "Rene van Leuken"], "year": 2010, "MAG papers": [{"PaperId": 2162852139, "PaperTitle": "mb lite a robust light weight soft core implementation of the microblaze architecture", "Year": 2010, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": ["delft university of technology", "delft university of technology"]}], "source": "ES"}, {"DBLP title": "Automatic pipelining from transactional datapath specifications.", "DBLP authors": ["Eriko Nurvitadhi", "James C. Hoe", "Timothy Kam", "Shih-Lien Lu"], "year": 2010, "MAG papers": [{"PaperId": 2151799560, "PaperTitle": "automatic pipelining from transactional datapath specifications", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["carnegie mellon university", "carnegie mellon university", "intel", "intel"]}], "source": "ES"}, {"DBLP title": "Cost modeling and cycle-accurate co-simulation of heterogeneous multiprocessor systems.", "DBLP authors": ["Sven van Haastregt", "Eyal Halm", "Bart Kienhuis"], "year": 2010, "MAG papers": [{"PaperId": 2121368093, "PaperTitle": "cost modeling and cycle accurate co simulation of heterogeneous multiprocessor systems", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["leiden university", "leiden university", "leiden university"]}], "source": "ES"}, {"DBLP title": "Differential Power Analysis enhancement with statistical preprocessing.", "DBLP authors": ["Victor Lomn\u00e9", "Amine Dehbaoui", "Philippe Maurine", "Lionel Torres", "Michel Robert"], "year": 2010, "MAG papers": [{"PaperId": 2101400462, "PaperTitle": "differential power analysis enhancement with statistical preprocessing", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["centre national de la recherche scientifique", "centre national de la recherche scientifique", "centre national de la recherche scientifique", "centre national de la recherche scientifique", "centre national de la recherche scientifique"]}], "source": "ES"}, {"DBLP title": "Correlation controlled sampling for efficient variability analysis of analog circuits.", "DBLP authors": ["Javid Jaffari", "Mohab Anis"], "year": 2010, "MAG papers": [{"PaperId": 2171556993, "PaperTitle": "correlation controlled sampling for efficient variability analysis of analog circuits", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of waterloo", "university of waterloo"]}], "source": "ES"}, {"DBLP title": "Formal verification of analog circuits in the presence of noise and process variation.", "DBLP authors": ["Rajeev Narayanan", "Behzad Akbarpour", "Mohamed H. Zaki", "Sofi\u00e8ne Tahar", "Lawrence C. Paulson"], "year": 2010, "MAG papers": [{"PaperId": 2124038915, "PaperTitle": "formal verification of analog circuits in the presence of noise and process variation", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["concordia university", "concordia university", "university of cambridge", "university of british columbia", "concordia university"]}], "source": "ES"}, {"DBLP title": "Toward optimized code generation through model-based optimization.", "DBLP authors": ["Asma Charfi", "Chokri Mraidha", "S\u00e9bastien G\u00e9rard", "Fran\u00e7ois Terrier", "Pierre Boulet"], "year": 2010, "MAG papers": [{"PaperId": 2119239965, "PaperTitle": "toward optimized code generation through model based optimization", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": [null, null, null, "university of lille", null]}], "source": "ES"}, {"DBLP title": "Path-based scheduling in a hardware compiler.", "DBLP authors": ["Ruirui Gu", "Alessandro Forin", "Richard Neil Pittman"], "year": 2010, "MAG papers": [{"PaperId": 2135018865, "PaperTitle": "path based scheduling in a hardware compiler", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["microsoft", "university of maryland college park", "microsoft"]}], "source": "ES"}, {"DBLP title": "Optimization of FIR filter to improve eye diagram for general transmission line systems.", "DBLP authors": ["Yung-Shou Cheng", "Yen-Cheng Lai", "Ruey-Beei Wu"], "year": 2010, "MAG papers": [{"PaperId": 2125479639, "PaperTitle": "optimization of fir filter to improve eye diagram for general transmission line systems", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["national taiwan university", "national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "On signalling over Through-Silicon Via (TSV) interconnects in 3-D Integrated Circuits.", "DBLP authors": ["Roshan Weerasekera", "Matt Grange", "Dinesh Pamunuwa", "Hannu Tenhunen"], "year": 2010, "MAG papers": [{"PaperId": 2154874858, "PaperTitle": "on signalling over through silicon via tsv interconnects in 3 d integrated circuits", "Year": 2010, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": ["lancaster university", "lancaster university", null, "lancaster university"]}], "source": "ES"}, {"DBLP title": "Interconnect delay and slew metrics using the beta distribution.", "DBLP authors": ["Jun-Kuei Zeng", "Chung-Ping Chen"], "year": 2010, "MAG papers": [{"PaperId": 1985004204, "PaperTitle": "interconnect delay and slew metrics using the beta distribution", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Accurate timed RTOS model for transaction level modeling.", "DBLP authors": ["Yonghyun Hwang", "Gunar Schirner", "Samar Abdi", "Daniel D. Gajski"], "year": 2010, "MAG papers": [{"PaperId": 2165137738, "PaperTitle": "accurate timed rtos model for transaction level modeling", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["northeastern university", "university of california irvine", "university of california irvine", "concordia university"]}], "source": "ES"}, {"DBLP title": "A modeling method by eliminating execution traces for performance evaluation.", "DBLP authors": ["Kouichi Ono", "Manabu Toyota", "Ryo Kawahara", "Yoshifumi Sakamoto", "Takeo Nakada", "Naoaki Fukuoka"], "year": 2010, "MAG papers": [{"PaperId": 2137734567, "PaperTitle": "a modeling method by eliminating execution traces for performance evaluation", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["ibm", "ibm", "ibm", "ibm", "kyocera", "ibm"]}], "source": "ES"}, {"DBLP title": "Verifying UML/OCL models using Boolean satisfiability.", "DBLP authors": ["Mathias Soeken", "Robert Wille", "Mirco Kuhlmann", "Martin Gogolla", "Rolf Drechsler"], "year": 2010, "MAG papers": [{"PaperId": 2406059451, "PaperTitle": "verifying uml ocl models using boolean satisfiability", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null]}, {"PaperId": 2103364805, "PaperTitle": "verifying uml ocl models using boolean satisfiability", "Year": 2010, "CitationCount": 92, "EstimatedCitation": 148, "Affiliations": ["university of bremen", "university of bremen", "university of bremen", "university of bremen", "university of bremen"]}], "source": "ES"}, {"DBLP title": "SCOC3: a space computer on a chip.", "DBLP authors": ["Franck Koebel", "Jean-Fran\u00e7ois Coldefy"], "year": 2010, "MAG papers": [{"PaperId": 2101379794, "PaperTitle": "scoc3 a space computer on a chip", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "High temperature polymer capacitors for aerospace applications.", "DBLP authors": ["Clinton K. Landrock", "Bozena Kaminska"], "year": 2010, "MAG papers": [{"PaperId": 2106107202, "PaperTitle": "high temperature polymer capacitors for aerospace applications", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["simon fraser university", "simon fraser university"]}], "source": "ES"}, {"DBLP title": "An on-chip clock generation scheme for faster-than-at-speed delay testing.", "DBLP authors": ["Songwei Pei", "Huawei Li", "Xiaowei Li"], "year": 2010, "MAG papers": [{"PaperId": 2096155813, "PaperTitle": "an on chip clock generation scheme for faster than at speed delay testing", "Year": 2010, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences"]}], "source": "ES"}, {"DBLP title": "Construction of dual mode components for reconfiguration aware high-level synthesis.", "DBLP authors": ["George Economakos", "Sotirios Xydis", "Ioannis Koutras", "Dimitrios Soudris"], "year": 2010, "MAG papers": [{"PaperId": 2130173288, "PaperTitle": "construction of dual mode components for reconfiguration aware high level synthesis", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["national technical university of athens", "national technical university of athens", "national technical university of athens", "national technical university of athens"]}], "source": "ES"}, {"DBLP title": "Optimizing Data-Flow Graphs with min/max, adding and relational operations.", "DBLP authors": ["J. Perez", "P. Sanchez", "V. Fernandez"], "year": 2010, "MAG papers": [{"PaperId": 2127776610, "PaperTitle": "optimizing data flow graphs with min max adding and relational operations", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of cantabria", "university of cantabria", "university of cantabria"]}], "source": "ES"}, {"DBLP title": "Optimization of the bias current network for accurate on-chip thermal monitoring.", "DBLP authors": ["Jieyi Long", "Seda Ogrenci Memik"], "year": 2010, "MAG papers": [{"PaperId": 2129962242, "PaperTitle": "optimization of the bias current network for accurate on chip thermal monitoring", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["northwestern university", "northwestern university"]}], "source": "ES"}, {"DBLP title": "SAT based multi-net rip-up-and-reroute for manufacturing hotspot removal.", "DBLP authors": ["Fan Yang", "Yici Cai", "Qiang Zhou", "Jiang Hu"], "year": 2010, "MAG papers": [{"PaperId": 2151883332, "PaperTitle": "sat based multi net rip up and reroute for manufacturing hotspot removal", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["tsinghua university", "tsinghua university", "tsinghua university", "texas a m university"]}], "source": "ES"}, {"DBLP title": "NIM- a noise index model to estimate delay discrepancies between silicon and simulation.", "DBLP authors": ["Elif Alpaslan", "Jennifer Dworak", "Bram Kruseman", "Ananta K. Majhi", "Wilmar M. Heuvelman", "Paul van de Wiel"], "year": 2010, "MAG papers": [{"PaperId": 2105986757, "PaperTitle": "nim a noise index model to estimate delay discrepancies between silicon and simulation", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["nxp semiconductors", "brown university", "nxp semiconductors", "nxp semiconductors", "brown university", "nxp semiconductors"]}], "source": "ES"}, {"DBLP title": "Optimal regulation of traffic flows in networks-on-chip.", "DBLP authors": ["Fahimeh Jafari", "Zhonghai Lu", "Axel Jantsch", "Mohammad Hossien Yaghmaee"], "year": 2010, "MAG papers": [{"PaperId": 2107465536, "PaperTitle": "optimal regulation of traffic flows in networks on chip", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["royal institute of technology", "ferdowsi university of mashhad", "royal institute of technology", "ferdowsi university of mashhad"]}], "source": "ES"}, {"DBLP title": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "DBLP authors": ["Ciprian Seiculescu", "Srinivasan Murali", "Luca Benini", "Giovanni De Micheli"], "year": 2010, "MAG papers": [{"PaperId": 2162162020, "PaperTitle": "a method to remove deadlocks in networks on chips with wormhole flow control", "Year": 2010, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["university of bologna", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne"]}], "source": "ES"}, {"DBLP title": "An analytical method for evaluating Network-on-Chip performance.", "DBLP authors": ["Sahar Foroutan", "Yvain Thonnart", "Richard Hersemeule", "Ahmed Jerraya"], "year": 2010, "MAG papers": [{"PaperId": 2115540819, "PaperTitle": "an analytical method for evaluating network on chip performance", "Year": 2010, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": [null, null, "stmicroelectronics", "stmicroelectronics"]}], "source": "ES"}, {"DBLP title": "A low-area flexible MIMO detector for WiFi/WiMAX standards.", "DBLP authors": ["Nariman Moezzi Madani", "Thorlindur Thorolfsson", "William Rhett Davis"], "year": 2010, "MAG papers": [{"PaperId": 2115440928, "PaperTitle": "a low area flexible mimo detector for wifi wimax standards", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["north carolina state university", "north carolina state university", "north carolina state university"]}], "source": "ES"}, {"DBLP title": "An embedded wide-range and high-resolution CLOCK jitter measurement circuit.", "DBLP authors": ["Yu Lee", "Ching-Yuan Yang", "Nai-Chen Daniel Cheng", "Ji-Jan Chen"], "year": 2010, "MAG papers": [{"PaperId": 2117595280, "PaperTitle": "an embedded wide range and high resolution clock jitter measurement circuit", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national chung hsing university", "industrial technology research institute", "industrial technology research institute", "industrial technology research institute"]}], "source": "ES"}, {"DBLP title": "Analog circuit test based on a digital signature.", "DBLP authors": ["A. Gomez", "R. Sanahuja", "L. Balado", "Joan Figueras"], "year": 2010, "MAG papers": [{"PaperId": 2145723330, "PaperTitle": "analog circuit test based on a digital signature", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["polytechnic university of catalonia", "polytechnic university of catalonia", "polytechnic university of catalonia", "polytechnic university of catalonia"]}, {"PaperId": 1542419153, "PaperTitle": "analog circuit test based on a digital signature", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "DAGS: Distribution agnostic sequential Monte Carlo scheme for task execution time estimation.", "DBLP authors": ["Nabeel Iqbal", "M. A. Siddique", "J\u00f6rg Henkel"], "year": 2010, "MAG papers": [{"PaperId": 2114614185, "PaperTitle": "dags distribution agnostic sequential monte carlo scheme for task execution time estimation", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "Taming the component timing: A CBD methodology for real-time embedded systems.", "DBLP authors": ["Manoj G. Dixit", "Pallab Dasgupta", "S. Ramesh"], "year": 2010, "MAG papers": [{"PaperId": 2124405780, "PaperTitle": "taming the component timing a cbd methodology for real time embedded systems", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": [null, "indian institute of technology kharagpur", null]}], "source": "ES"}, {"DBLP title": "Deterministic, predictable and light-weight multithreading using PRET-C.", "DBLP authors": ["Sidharta Andalam", "Partha S. Roop", "Alain Girault"], "year": 2010, "MAG papers": [{"PaperId": 2118844942, "PaperTitle": "deterministic predictable and light weight multithreading using pret c", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["university of auckland", "university of auckland", "french institute for research in computer science and automation"]}], "source": "ES"}, {"DBLP title": "Inversed Temperature Dependence aware clock skew scheduling for sequential circuits.", "DBLP authors": ["Jieyi Long", "Seda Ogrenci Memik"], "year": 2010, "MAG papers": [{"PaperId": 2099521461, "PaperTitle": "inversed temperature dependence aware clock skew scheduling for sequential circuits", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["northwestern university", "northwestern university"]}], "source": "ES"}, {"DBLP title": "DynAHeal: Dynamic energy efficient task assignment for wireless healthcare systems.", "DBLP authors": ["Priti Aghera", "Dilip Krishnaswamy", "Diana Fang", "Ayse Kivilcim Coskun", "Tajana Rosing"], "year": 2010, "MAG papers": [{"PaperId": 2145555389, "PaperTitle": "dynaheal dynamic energy efficient task assignment for wireless healthcare systems", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of california san diego", "boston university", "university of california san diego", "university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Instruction precomputation with memoization for fault detection.", "DBLP authors": ["Demid Borodin", "Ben H. H. Juurlink"], "year": 2010, "MAG papers": [{"PaperId": 2136290564, "PaperTitle": "instruction precomputation with memoization for fault detection", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["delft university of technology", "delft university of technology"]}], "source": "ES"}, {"DBLP title": "Simultaneous budget and buffer size computation for throughput-constrained task graphs.", "DBLP authors": ["Maarten Wiggers", "Marco Bekooij", "Marc Geilen", "Twan Basten"], "year": 2010, "MAG papers": [{"PaperId": 2010780062, "PaperTitle": "simultaneous budget and buffer size computation for throughput constrained task graphs", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["eindhoven university of technology", "eindhoven university of technology", "university of twente", "eindhoven university of technology"]}, {"PaperId": 2117766853, "PaperTitle": "simultaneous budget and buffer size computation for throughput constrained task graphs", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["eindhoven university of technology", null, "eindhoven university of technology", "eindhoven university of technology"]}], "source": "ES"}, {"DBLP title": "An efficient transistor-level piecewise-linear macromodeling approach for model order reduction of nonlinear circuits.", "DBLP authors": ["Xiaoda Pan", "Fan Yang", "Xuan Zeng", "Yangfeng Su"], "year": 2010, "MAG papers": [{"PaperId": 2143816919, "PaperTitle": "an efficient transistor level piecewise linear macromodeling approach for model order reduction of nonlinear circuits", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["fudan university", "fudan university", "fudan university", "fudan university"]}], "source": "ES"}, {"DBLP title": "AVGS-Mux style: A novel technology and device independent technique for reducing power and compensating process variations in FPGA fabrics.", "DBLP authors": ["Bahman Kheradmand Boroujeni", "Christian Piguet", "Yusuf Leblebici"], "year": 2010, "MAG papers": [{"PaperId": 2157653110, "PaperTitle": "avgs mux style a novel technology and device independent technique for reducing power and compensating process variations in fpga fabrics", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": [null, "ecole polytechnique federale de lausanne", null]}], "source": "ES"}, {"DBLP title": "On the efficacy of write-assist techniques in low voltage nanoscale SRAMs.", "DBLP authors": ["Vikas Chandra", "Cezary Pietrzyk", "Robert C. Aitken"], "year": 2010, "MAG papers": [{"PaperId": 2098320407, "PaperTitle": "on the efficacy of write assist techniques in low voltage nanoscale srams", "Year": 2010, "CitationCount": 53, "EstimatedCitation": 59, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Optimizing the power delivery network in dynamically voltage scaled systems with uncertain power mode transition times.", "DBLP authors": ["Hwisung Jung", "Massoud Pedram"], "year": 2010, "MAG papers": [{"PaperId": 2164203501, "PaperTitle": "optimizing the power delivery network in dynamically voltage scaled systems with uncertain power mode transition times", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of southern california", "university of southern california"]}], "source": "ES"}, {"DBLP title": "Run-time spatial resource management for real-time applications on heterogeneous MPSoCs.", "DBLP authors": ["Timon D. ter Braak", "Philip K. F. H\u00f6lzenspies", "Jan Kuper", "Johann Hurink", "Gerard J. M. Smit"], "year": 2010, "MAG papers": [{"PaperId": 1970483079, "PaperTitle": "run time spatial resource management for real time applications on heterogeneous mpsocs", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["university of twente", "university of twente", "university of twente", "university of twente", "university of twente"]}, {"PaperId": 2160710147, "PaperTitle": "run time spatial resource management for real time applications on heterogeneous mpsocs", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": [null, null, null, null, null]}], "source": "ES"}, {"DBLP title": "Rapid runtime estimation methods for pipelined MPSoCs.", "DBLP authors": ["Haris Javaid", "Andhi Janapsatya", "Mohammad Shihabul Haque", "Sri Parameswaran"], "year": 2010, "MAG papers": [{"PaperId": 2138192715, "PaperTitle": "rapid runtime estimation methods for pipelined mpsocs", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["university of new south wales", "university of new south wales", "university of new south wales", "university of new south wales"]}], "source": "ES"}, {"DBLP title": "Automatic workload generation for system-level exploration based on modified GCC compiler.", "DBLP authors": ["Jari Kreku", "Kari Tiensyrj\u00e4", "Geert Vanmeerbeeck"], "year": 2010, "MAG papers": [{"PaperId": 2146434055, "PaperTitle": "automatic workload generation for system level exploration based on modified gcc compiler", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": [null, null, "katholieke universiteit leuven"]}], "source": "ES"}, {"DBLP title": "A rapid prototyping system for error-resilient multi-processor systems-on-chip.", "DBLP authors": ["Matthias May", "Norbert Wehn", "Abdelmajid Bouajila", "Johannes Zeppenfeld", "Walter Stechele", "Andreas Herkersdorf", "Daniel Ziener", "J\u00fcrgen Teich"], "year": 2010, "MAG papers": [{"PaperId": 2133146273, "PaperTitle": "a rapid prototyping system for error resilient multi processor systems on chip", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["technische universitat munchen", "technische universitat munchen", "kaiserslautern university of technology", "technische universitat munchen", "kaiserslautern university of technology", "university of erlangen nuremberg", "technische universitat munchen", "university of erlangen nuremberg"]}, {"PaperId": 2764062527, "PaperTitle": "a rapid prototyping system for error resilient multi processor systems on chip", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null, null, null, null]}], "source": "ES"}, {"DBLP title": "Learning-based adaptation to applications and environments in a reconfigurable Network-on-Chip.", "DBLP authors": ["Jih-Sheng Shen", "Chun-Hsian Huang", "Pao-Ann Hsiung"], "year": 2010, "MAG papers": [{"PaperId": 2150701106, "PaperTitle": "learning based adaptation to applications and environments in a reconfigurable network on chip", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["national chung cheng university", "national chung cheng university", "national chung cheng university"]}], "source": "ES"}, {"DBLP title": "Application-specific memory performance of a heterogeneous reconfigurable architecture.", "DBLP authors": ["Sean Whitty", "Henning Sahlbach", "Brady Hurlburt", "Rolf Ernst", "Wolfram Putzke-R\u00f6ming"], "year": 2010, "MAG papers": [{"PaperId": 2155100116, "PaperTitle": "application specific memory performance of a heterogeneous reconfigurable architecture", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["braunschweig university of technology", "braunschweig university of technology", "braunschweig university of technology", null, "braunschweig university of technology"]}], "source": "ES"}, {"DBLP title": "A reconfigurable hardware for one bit transform based multiple reference frame Motion Estimation.", "DBLP authors": ["Abdulkadir Akin", "Gokhan Sayilar", "Ilker Hamzaoglu"], "year": 2010, "MAG papers": [{"PaperId": 2148086917, "PaperTitle": "a reconfigurable hardware for one bit transform based multiple reference frame motion estimation", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["sabanci university", "sabanci university", "sabanci university"]}], "source": "ES"}, {"DBLP title": "Ultra-high throughput string matching for Deep Packet Inspection.", "DBLP authors": ["Alan Kennedy", "Xiaojun Wang", "Zhen Liu", "Bin Liu"], "year": 2010, "MAG papers": [{"PaperId": 2170906243, "PaperTitle": "ultra high throughput string matching for deep packet inspection", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["dublin city university", "tsinghua university", "dublin city university", "dublin city university"]}], "source": "ES"}, {"DBLP title": "A HMMER hardware accelerator using divergences.", "DBLP authors": ["Juan Fernando Eusse Giraldo", "Nahri Moreano", "Ricardo Pezzuol Jacobi", "Alba Cristina Magalhaes Alves de Melo"], "year": 2010, "MAG papers": [{"PaperId": 2142316251, "PaperTitle": "a hmmer hardware accelerator using divergences", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of brasilia", "university of brasilia", null, "university of brasilia"]}], "source": "ES"}, {"DBLP title": "Proactive NBTI mitigation for busy functional units in out-of-order microprocessors.", "DBLP authors": ["Lin Li", "Youtao Zhang", "Jun Yang", "Jianhua Zhao"], "year": 2010, "MAG papers": [{"PaperId": 2141490184, "PaperTitle": "proactive nbti mitigation for busy functional units in out of order microprocessors", "Year": 2010, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["university of pittsburgh", "university of pittsburgh", "university of pittsburgh", "nanjing university"]}], "source": "ES"}, {"DBLP title": "Circuit propagation delay estimation through multivariate regression-based modeling under spatio-temporal variability.", "DBLP authors": ["Shrikanth Ganapathy", "Ramon Canal", "Antonio Gonz\u00e1lez", "Antonio Rubio"], "year": 2010, "MAG papers": [{"PaperId": 2151639798, "PaperTitle": "circuit propagation delay estimation through multivariate regression based modeling under spatio temporal variability", "Year": 2010, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["polytechnic university of catalonia", "polytechnic university of catalonia", "polytechnic university of catalonia", "polytechnic university of catalonia"]}], "source": "ES"}, {"DBLP title": "Analytical model for TDDB-based performance degradation in combinational logic.", "DBLP authors": ["Mihir R. Choudhury", "Vikas Chandra", "Kartik Mohanram", "Robert C. Aitken"], "year": 2010, "MAG papers": [{"PaperId": 2114394322, "PaperTitle": "analytical model for tddb based performance degradation in combinational logic", "Year": 2010, "CitationCount": 31, "EstimatedCitation": 58, "Affiliations": ["rice university", null, "rice university", null]}], "source": "ES"}, {"DBLP title": "Static and dynamic stability improvement strategies for 6T CMOS low-power SRAMs.", "DBLP authors": ["Bartomeu Alorda", "Gabriel Torrens", "Sebasti\u00e0 A. Bota", "Jaume Segura"], "year": 2010, "MAG papers": [{"PaperId": 2140216091, "PaperTitle": "static and dynamic stability improvement strategies for 6t cmos low power srams", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "Test front loading in early stages of automotive software development based on AUTOSAR.", "DBLP authors": ["Alexander Michailidis", "Uwe Spieth", "Thomas Ringler", "Bernd Hedenetz", "Stefan Kowalewski"], "year": 2010, "MAG papers": [{"PaperId": 2154129994, "PaperTitle": "test front loading in early stages of automotive software development based on autosar", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["rwth aachen university", "daimler ag", "daimler ag", "daimler ag", "daimler ag"]}], "source": "ES"}, {"DBLP title": "A proposal for real-time interfaces in SPEEDS.", "DBLP authors": ["Purandar Bhaduri", "Ingo Stierand"], "year": 2010, "MAG papers": [{"PaperId": 2169220289, "PaperTitle": "a proposal for real time interfaces in speeds", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of oldenburg", "indian institute of technology guwahati"]}], "source": "ES"}, {"DBLP title": "Scenario-based analysis and synthesis of real-time systems using uppaal.", "DBLP authors": ["Kim Guldstrand Larsen", "Shuhao Li", "Brian Nielsen", "Saulius Pusinskas"], "year": 2010, "MAG papers": [{"PaperId": 2098821393, "PaperTitle": "scenario based analysis and synthesis of real time systems using uppaal", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["aalborg university", "aalborg university", "aalborg university", "aalborg university"]}], "source": "ES"}, {"DBLP title": "Variation-aware interconnect extraction using statistical moment preserving model order reduction.", "DBLP authors": ["Tarek A. El-Moselhy", "Luca Daniel"], "year": 2010, "MAG papers": [{"PaperId": 2149003681, "PaperTitle": "variation aware interconnect extraction using statistical moment preserving model order reduction", "Year": 2010, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["massachusetts institute of technology", "massachusetts institute of technology"]}, {"PaperId": 2215219432, "PaperTitle": "variation aware interconnect extraction using statistical moment preserving model order reduction", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "Efficient 3D high-frequency impedance extraction for general interconnects and inductors above a layered substrate.", "DBLP authors": ["Navin Srivastava", "Roberto Suaya", "Kaustav Banerjee"], "year": 2010, "MAG papers": [{"PaperId": 2170737810, "PaperTitle": "efficient 3d high frequency impedance extraction for general interconnects and inductors above a layered substrate", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of california santa barbara", "mentor graphics", "mentor graphics"]}], "source": "ES"}, {"DBLP title": "HORUS - high-dimensional Model Order Reduction via low moment-matching upgraded sampling.", "DBLP authors": ["Jorge Fernandez Villena", "Lu\u00eds Miguel Silveira"], "year": 2010, "MAG papers": [{"PaperId": 2121737968, "PaperTitle": "horus high dimensional model order reduction via low moment matching upgraded sampling", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["inesc id", "inesc id"]}], "source": "ES"}, {"DBLP title": "On passivity of the super node algorithm for EM modeling of interconnect systems.", "DBLP authors": ["Maria V. Ugryumova", "Wil H. A. Schilders"], "year": 2010, "MAG papers": [{"PaperId": 1523170550, "PaperTitle": "on passivity of the super node algorithm for em modeling of interconnect systems", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null]}, {"PaperId": 2013841700, "PaperTitle": "on passivity of the super node algorithm for em modeling of interconnect systems", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["eindhoven university of technology", "eindhoven university of technology"]}], "source": "ES"}, {"DBLP title": "Vacuity analysis for property qualification by mutation of checkers.", "DBLP authors": ["Luigi Di Guglielmo", "Franco Fummi", "Graziano Pravadelli"], "year": 2010, "MAG papers": [{"PaperId": 2170386256, "PaperTitle": "vacuity analysis for property qualification by mutation of checkers", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of verona", "university of verona", "university of verona"]}], "source": "ES"}, {"DBLP title": "An abstraction-guided simulation approach using Markov models for microprocessor verification.", "DBLP authors": ["Tao Zhang", "Tao Lv", "Xiaowei Li"], "year": 2010, "MAG papers": [{"PaperId": 2129555047, "PaperTitle": "an abstraction guided simulation approach using markov models for microprocessor verification", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences"]}], "source": "ES"}, {"DBLP title": "Efficient decision ordering techniques for SAT-based test generation.", "DBLP authors": ["Mingsong Chen", "Xiaoke Qin", "Prabhat Mishra"], "year": 2010, "MAG papers": [{"PaperId": 2101960402, "PaperTitle": "efficient decision ordering techniques for sat based test generation", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["university of florida", "university of florida", "university of florida"]}], "source": "ES"}, {"DBLP title": "DEW: A fast level 1 cache simulation approach for embedded processors with FIFO replacement policy.", "DBLP authors": ["Mohammad Shihabul Haque", "Jorgen Peddersen", "Andhi Janapsatya", "Sri Parameswaran"], "year": 2010, "MAG papers": [{"PaperId": 2157761704, "PaperTitle": "dew a fast level 1 cache simulation approach for embedded processors with fifo replacement policy", "Year": 2010, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["university of new south wales", "university of new south wales", "university of new south wales", "university of new south wales"]}], "source": "ES"}, {"DBLP title": "FlashPower: A detailed power model for NAND flash memory.", "DBLP authors": ["Vidyabhushan Mohan", "Sudhanva Gurumurthi", "Mircea R. Stan"], "year": 2010, "MAG papers": [{"PaperId": 2169405529, "PaperTitle": "flashpower a detailed power model for nand flash memory", "Year": 2010, "CitationCount": 31, "EstimatedCitation": 54, "Affiliations": ["university of virginia", "university of virginia", "university of virginia"]}], "source": "ES"}, {"DBLP title": "A power optimization method for CMOS Op-Amps using sub-space based geometric programming.", "DBLP authors": ["Wei Gao", "Richard Hornsey"], "year": 2010, "MAG papers": [{"PaperId": 2156995134, "PaperTitle": "a power optimization method for cmos op amps using sub space based geometric programming", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["york university", "york university"]}], "source": "ES"}, {"DBLP title": "Power gating design for standard-cell-like structured ASICs.", "DBLP authors": ["Sin-Yu Chen", "Rung-Bin Lin", "Hui-Hsiang Tung", "Kuen-Wey Lin"], "year": 2010, "MAG papers": [{"PaperId": 2113682982, "PaperTitle": "power gating design for standard cell like structured asics", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["yuan ze university", "yuan ze university", "yuan ze university", "yuan ze university"]}], "source": "ES"}, {"DBLP title": "Dual-Vth leakage reduction with Fast Clock Skew Scheduling Enhancement.", "DBLP authors": ["Meng Tie", "Haiying Dong", "Tong Wang", "Xu Cheng"], "year": 2010, "MAG papers": [{"PaperId": 2105319780, "PaperTitle": "dual vth leakage reduction with fast clock skew scheduling enhancement", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["peking university", "peking university", "peking university", "peking university"]}], "source": "ES"}, {"DBLP title": "An high voltage CMOS voltage regulator for automotive alternators with programmable functionalities and full reverse polarity capability.", "DBLP authors": ["Luca Fanucci", "Giuseppe Pasetti", "Paolo D'Abramo", "Riccardo Serventi", "Francesco Tinfena", "Pierre Chassard", "L. Labiste", "Pierre Tisserand"], "year": 2010, "MAG papers": [{"PaperId": 2169168523, "PaperTitle": "an high voltage cmos voltage regulator for automotive alternators with programmable functionalities and full reverse polarity capability", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["valeo", "valeo", "university of pisa", "university of pisa", "ams ag", "ams ag", "valeo", "ams ag"]}], "source": "ES"}, {"DBLP title": "Design of an automotive traffic sign recognition system targeting a multi-core SoC implementation.", "DBLP authors": ["Matthias M\u00fcller", "Axel G. Braun", "Joachim Gerlach", "Wolfgang Rosenstiel", "Dennis Nienh\u00fcser", "Johann Marius Z\u00f6llner", "Oliver Bringmann"], "year": 2010, "MAG papers": [{"PaperId": 2168036258, "PaperTitle": "design of an automotive traffic sign recognition system targeting a multi core soc implementation", "Year": 2010, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["university of tubingen", "university of tubingen", "forschungszentrum informatik", "forschungszentrum informatik", "forschungszentrum informatik", "university of tubingen", "university of tubingen"]}], "source": "ES"}, {"DBLP title": "Simulation-based verification of the MOST NetInterface specification revision 3.0.", "DBLP authors": ["Andreas Braun", "Oliver Bringmann", "Djones Lettnin", "Wolfgang Rosenstiel"], "year": 2010, "MAG papers": [{"PaperId": 2165988687, "PaperTitle": "simulation based verification of the most netinterface specification revision 3 0", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["forschungszentrum informatik", "university of tubingen", "university of tubingen", "forschungszentrum informatik"]}], "source": "ES"}, {"DBLP title": "Holistic simulation of FlexRay networks by using run-time model switching.", "DBLP authors": ["Michael Karner", "Eric Armengaud", "Christian Steger", "Reinhold Weiss"], "year": 2010, "MAG papers": [{"PaperId": 2136722388, "PaperTitle": "holistic simulation of flexray networks by using run time model switching", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["graz university of technology", null, "graz university of technology", "graz university of technology"]}], "source": "ES"}, {"DBLP title": "Computing robustness of FlexRay schedules to uncertainties in design parameters.", "DBLP authors": ["Arkadeb Ghosal", "Haibo Zeng", "Marco Di Natale", "Yakov Ben-Haim"], "year": 2010, "MAG papers": [{"PaperId": 2139088272, "PaperTitle": "computing robustness of flexray schedules to uncertainties in design parameters", "Year": 2010, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["general motors", "general motors", "technion israel institute of technology", null]}], "source": "ES"}, {"DBLP title": "Using filesystem virtualization to avoid metadata bottlenecks.", "DBLP authors": ["Ernest Artiaga", "Toni Cortes"], "year": 2010, "MAG papers": [{"PaperId": 2118210639, "PaperTitle": "using filesystem virtualization to avoid metadata bottlenecks", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["barcelona supercomputing center", "polytechnic university of catalonia"]}], "source": "ES"}, {"DBLP title": "An accurate system architecture refinement methodology with mixed abstraction-level virtual platform.", "DBLP authors": ["Zhe-Mao Hsu", "Jen-Chieh Yeh", "I-Yao Chuang"], "year": 2010, "MAG papers": [{"PaperId": 2126751824, "PaperTitle": "an accurate system architecture refinement methodology with mixed abstraction level virtual platform", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["industrial technology research institute", "industrial technology research institute", "industrial technology research institute"]}], "source": "ES"}, {"DBLP title": "Non-intrusive virtualization management using libvirt.", "DBLP authors": ["Matthias Bolte", "Michael Sievers", "Georg Birkenheuer", "Oliver Nieh\u00f6rster", "Andr\u00e9 Brinkmann"], "year": 2010, "MAG papers": [{"PaperId": 2145036749, "PaperTitle": "non intrusive virtualization management using libvirt", "Year": 2010, "CitationCount": 54, "EstimatedCitation": 122, "Affiliations": ["university of paderborn", "university of paderborn", "university of paderborn", "university of paderborn", "university of paderborn"]}], "source": "ES"}, {"DBLP title": "Process variation and temperature-aware reliability management.", "DBLP authors": ["Cheng Zhuo", "Dennis Sylvester", "David T. Blaauw"], "year": 2010, "MAG papers": [{"PaperId": 2150440358, "PaperTitle": "process variation and temperature aware reliability management", "Year": 2010, "CitationCount": 36, "EstimatedCitation": 59, "Affiliations": ["university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Optimized self-tuning for circuit aging.", "DBLP authors": ["Evelyn Mintarno", "Jo\u00eblle Skaf", "Rui Zheng", "Jyothi Velamala", "Yu Cao", "Stephen P. Boyd", "Robert W. Dutton", "Subhasish Mitra"], "year": 2010, "MAG papers": [{"PaperId": 2098012844, "PaperTitle": "optimized self tuning for circuit aging", "Year": 2010, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["stanford university", "arizona state university", "arizona state university", "stanford university", "stanford university", "stanford university", "arizona state university", "stanford university"]}], "source": "ES"}, {"DBLP title": "Investigating the impact of NBTI on different power saving cache strategies.", "DBLP authors": ["Andrew J. Ricketts", "Jawar Singh", "Krishnan Ramakrishnan", "Narayanan Vijaykrishnan", "Dhiraj K. Pradhan"], "year": 2010, "MAG papers": [{"PaperId": 2120466934, "PaperTitle": "investigating the impact of nbti on different power saving cache strategies", "Year": 2010, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": ["university of bristol", "pennsylvania state university", "pennsylvania state university", "university of bristol", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "Monolithically stackable hybrid FPGA.", "DBLP authors": ["Dmitri B. Strukov", "Alan Mishchenko"], "year": 2010, "MAG papers": [{"PaperId": 2141298934, "PaperTitle": "monolithically stackable hybrid fpga", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["university of california berkeley", "university of california santa barbara"]}], "source": "ES"}, {"DBLP title": "Spintronic memristor devices and application.", "DBLP authors": ["Xiaobin Wang", "Yiran Chen"], "year": 2010, "MAG papers": [{"PaperId": 2142960351, "PaperTitle": "spintronic memristor devices and application", "Year": 2010, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": ["seagate technology", "seagate technology"]}], "source": "ES"}, {"DBLP title": "Compact model of memristors and its application in computing systems.", "DBLP authors": ["Hai Li", "Miao Hu"], "year": 2010, "MAG papers": [{"PaperId": 2133097886, "PaperTitle": "compact model of memristors and its application in computing systems", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["new york university", "new york university"]}], "source": "ES"}, {"DBLP title": "An 11.6-19.3mW 0.375-13.6GHz CMOS frequency synthesizer with rail-to-rail operation.", "DBLP authors": ["Arnd Geis", "Pierluigi Nuzzo", "Julien Ryckaert", "Yves Rolain", "Gerd Vandersteen", "Jan Craninckx"], "year": 2010, "MAG papers": [{"PaperId": 2108853202, "PaperTitle": "an 11 6 19 3mw 0 375 13 6ghz cmos frequency synthesizer with rail to rail operation", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["katholieke universiteit leuven", "katholieke universiteit leuven", "university of california berkeley", "vrije universiteit brussel", "katholieke universiteit leuven", "vrije universiteit brussel"]}], "source": "ES"}, {"DBLP title": "A compact digital amplitude modulator in 90nm CMOS.", "DBLP authors": ["Vincenzo Chironi", "Bj\u00f6rn Debaillie", "Andrea Baschirotto", "Jan Craninckx", "Mark Ingels"], "year": 2010, "MAG papers": [{"PaperId": 2163233337, "PaperTitle": "a compact digital amplitude modulator in 90nm cmos", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven", "university of salento", "university of salento"]}], "source": "ES"}, {"DBLP title": "A 14 bit, 280 kS/s cyclic ADC with 100 dB SFDR.", "DBLP authors": ["Thomas Froehlich", "Vivek Sharma", "Markus Bingesser"], "year": 2010, "MAG papers": [{"PaperId": 2107943988, "PaperTitle": "a 14 bit 280 ks s cyclic adc with 100 db sfdr", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["ams ag", "ams ag", "ams ag"]}], "source": "ES"}, {"DBLP title": "Ultra-low power mixed-signal design platform using subthreshold source-coupled circuits.", "DBLP authors": ["Armin Tajalli", "Yusuf Leblebici"], "year": 2010, "MAG papers": [{"PaperId": 2170157724, "PaperTitle": "ultra low power mixed signal design platform using subthreshold source coupled circuits", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["ecole polytechnique", "ecole polytechnique"]}], "source": "ES"}, {"DBLP title": "Clock skew scheduling for soft-error-tolerant sequential circuits.", "DBLP authors": ["Kai-Chiang Wu", "Diana Marculescu"], "year": 2010, "MAG papers": [{"PaperId": 2130777903, "PaperTitle": "clock skew scheduling for soft error tolerant sequential circuits", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "HW/SW co-detection of transient and permanent faults with fast recovery in statically scheduled data paths.", "DBLP authors": ["Mario Sch\u00f6lzel"], "year": 2010, "MAG papers": [{"PaperId": 2162454225, "PaperTitle": "hw sw co detection of transient and permanent faults with fast recovery in statically scheduled data paths", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["brandenburg university of technology"]}], "source": "ES"}, {"DBLP title": "Scalable codeword generation for coupled buses.", "DBLP authors": ["Kedar Karmarkar", "Spyros Tragoudas"], "year": 2010, "MAG papers": [{"PaperId": 2122109414, "PaperTitle": "scalable codeword generation for coupled buses", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["southern illinois university carbondale", "southern illinois university carbondale"]}], "source": "ES"}, {"DBLP title": "An adaptive code rate EDAC scheme for random access memory.", "DBLP authors": ["Ching-Yi Chen", "Cheng-Wen Wu"], "year": 2010, "MAG papers": [{"PaperId": 2099165406, "PaperTitle": "an adaptive code rate edac scheme for random access memory", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["national tsing hua university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "Worst case delay analysis for memory interference in multicore systems.", "DBLP authors": ["Rodolfo Pellizzoni", "Andreas Schranzhofer", "Jian-Jia Chen", "Marco Caccamo", "Lothar Thiele"], "year": 2010, "MAG papers": [{"PaperId": 2116514438, "PaperTitle": "worst case delay analysis for memory interference in multicore systems", "Year": 2010, "CitationCount": 111, "EstimatedCitation": 168, "Affiliations": ["ecole polytechnique federale de lausanne", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne"]}], "source": "ES"}, {"DBLP title": "Throughput modeling to evaluate process merging transformations in polyhedral process networks.", "DBLP authors": ["Sjoerd Meijer", "Hristo Nikolov", "Todor P. Stefanov"], "year": 2010, "MAG papers": [{"PaperId": 2103471094, "PaperTitle": "throughput modeling to evaluate process merging transformations in polyhedral process networks", "Year": 2010, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["leiden university", "leiden university", "leiden university"]}], "source": "ES"}, {"DBLP title": "Trace-based KPN composability analysis for mapping simultaneous applications to MPSoC platforms.", "DBLP authors": ["Jer\u00f3nimo Castrill\u00f3n", "Ricardo Velasquez", "Anastasia Stulova", "Weihua Sheng", "Jianjiang Ceng", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr"], "year": 2010, "MAG papers": [{"PaperId": 2161242733, "PaperTitle": "trace based kpn composability analysis for mapping simultaneous applications to mpsoc platforms", "Year": 2010, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": ["rwth aachen university", "rwth aachen university", "rwth aachen university", "rwth aachen university", "rwth aachen university", "rwth aachen university", "rwth aachen university", null]}], "source": "ES"}, {"DBLP title": "Bounding the shared resource load for the performance analysis of multiprocessor systems.", "DBLP authors": ["Simon Schliecker", "Mircea Negrean", "Rolf Ernst"], "year": 2010, "MAG papers": [{"PaperId": 2099697479, "PaperTitle": "bounding the shared resource load for the performance analysis of multiprocessor systems", "Year": 2010, "CitationCount": 51, "EstimatedCitation": 77, "Affiliations": ["braunschweig university of technology", "braunschweig university of technology", "braunschweig university of technology"]}], "source": "ES"}, {"DBLP title": "An error-correcting unordered code and hardware support for robust asynchronous global communication.", "DBLP authors": ["Melinda Y. Agyekum", "Steven M. Nowick"], "year": 2010, "MAG papers": [{"PaperId": 2144489620, "PaperTitle": "an error correcting unordered code and hardware support for robust asynchronous global communication", "Year": 2010, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["columbia university", "columbia university"]}], "source": "ES"}, {"DBLP title": "Large-scale Boolean matching.", "DBLP authors": ["Hadi Katebi", "Igor L. Markov"], "year": 2010, "MAG papers": [{"PaperId": 2114722319, "PaperTitle": "large scale boolean matching", "Year": 2010, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "KL-Cuts: A new approach for logic synthesis targeting multiple output blocks.", "DBLP authors": ["Osvaldo Martinello", "Felipe S. Marques", "Renato P. Ribas", "Andr\u00e9 In\u00e1cio Reis"], "year": 2010, "MAG papers": [{"PaperId": 2732044104, "PaperTitle": "kl cuts a new approach for logic synthesis targeting multiple output blocks", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null]}, {"PaperId": 2137753585, "PaperTitle": "kl cuts a new approach for logic synthesis targeting multiple output blocks", "Year": 2010, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["universidade federal do rio grande do sul", "universidade federal do rio grande do sul", "universidade federal do rio grande do sul", "universidade federal do rio grande do sul"]}], "source": "ES"}, {"DBLP title": "RALF: Reliability Analysis for Logic Faults - An exact algorithm and its applications.", "DBLP authors": ["Samuel B. Luckenbill", "Ju-Yueh Lee", "Yu Hu", "Rupak Majumdar", "Lei He"], "year": 2010, "MAG papers": [{"PaperId": 2151083564, "PaperTitle": "ralf reliability analysis for logic faults an exact algorithm and its applications", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of california los angeles", "university of california los angeles", "university of alberta", "university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "A black box method for stability analysis of arbitrary SRAM cell structures.", "DBLP authors": ["Michael Wieckowski", "Dennis Sylvester", "David T. Blaauw", "Vikas Chandra", "Sachin Idgunji", "Cezary Pietrzyk", "Robert C. Aitken"], "year": 2010, "MAG papers": [{"PaperId": 2133001586, "PaperTitle": "a black box method for stability analysis of arbitrary sram cell structures", "Year": 2010, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["university of michigan", null, null, "university of michigan", null, "university of michigan", null]}], "source": "ES"}, {"DBLP title": "Loop flattening & spherical sampling: Highly efficient model reduction techniques for SRAM yield analysis.", "DBLP authors": ["Masood Qazi", "Mehul Tikekar", "Lara Dolecek", "Devavrat Shah", "Anantha Chandrakasan"], "year": 2010, "MAG papers": [{"PaperId": 2119312496, "PaperTitle": "loop flattening spherical sampling highly efficient model reduction techniques for sram yield analysis", "Year": 2010, "CitationCount": 44, "EstimatedCitation": 66, "Affiliations": ["massachusetts institute of technology", "massachusetts institute of technology", "massachusetts institute of technology", "massachusetts institute of technology", "massachusetts institute of technology"]}, {"PaperId": 2202358088, "PaperTitle": "loop flattening spherical sampling highly efficient model reduction techniques for sram yield analysis", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null]}], "source": "ES"}, {"DBLP title": "Practical Monte-Carlo based timing yield estimation of digital circuits.", "DBLP authors": ["Javid Jaffari", "Mohab Anis"], "year": 2010, "MAG papers": [{"PaperId": 2111647680, "PaperTitle": "practical monte carlo based timing yield estimation of digital circuits", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of waterloo", "university of waterloo"]}], "source": "ES"}, {"DBLP title": "Statistical static timing analysis using Markov chain Monte Carlo.", "DBLP authors": ["Yashodhan Kanoria", "Subhasish Mitra", "Andrea Montanari"], "year": 2010, "MAG papers": [{"PaperId": 2137001739, "PaperTitle": "statistical static timing analysis using markov chain monte carlo", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["stanford university", "stanford university", "stanford university"]}], "source": "ES"}, {"DBLP title": "KAHRISMA: A novel Hypermorphic Reconfigurable-Instruction-Set Multi-grained-Array architecture.", "DBLP authors": ["Ralf K\u00f6nig", "Lars Bauer", "Timo Stripf", "Muhammad Shafique", "Waheed Ahmed", "J\u00fcrgen Becker", "J\u00f6rg Henkel"], "year": 2010, "MAG papers": [{"PaperId": 2116553927, "PaperTitle": "kahrisma a novel hypermorphic reconfigurable instruction set multi grained array architecture", "Year": 2010, "CitationCount": 45, "EstimatedCitation": 78, "Affiliations": ["karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "A reconfigurable cache memory with heterogeneous banks.", "DBLP authors": ["Domingo Benitez", "Juan C. Moure", "Dolores Rexachs", "Emilio Luque"], "year": 2010, "MAG papers": [{"PaperId": 2162744059, "PaperTitle": "a reconfigurable cache memory with heterogeneous banks", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "Evaluation of runtime task mapping heuristics with rSesame - a case study.", "DBLP authors": ["Kamana Sigdel", "Mark Thompson", "Carlo Galuzzi", "Andy D. Pimentel", "Koen Bertels"], "year": 2010, "MAG papers": [{"PaperId": 2159630123, "PaperTitle": "evaluation of runtime task mapping heuristics with rsesame a case study", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["delft university of technology", "university of amsterdam", "university of amsterdam", "delft university of technology", "delft university of technology"]}], "source": "ES"}, {"DBLP title": "VAPRES: A Virtual Architecture for Partially Reconfigurable Embedded Systems.", "DBLP authors": ["Abelardo Jara-Berrocal", "Ann Gordon-Ross"], "year": 2010, "MAG papers": [{"PaperId": 2170920195, "PaperTitle": "vapres a virtual architecture for partially reconfigurable embedded systems", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["university of florida", "university of florida"]}], "source": "ES"}, {"DBLP title": "pSHS: A scalable parallel software implementation of Montgomery multiplication for multicore systems.", "DBLP authors": ["Zhimin Chen", "Patrick Schaumont"], "year": 2010, "MAG papers": [{"PaperId": 2168604044, "PaperTitle": "pshs a scalable parallel software implementation of montgomery multiplication for multicore systems", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["virginia tech", "virginia tech"]}], "source": "ES"}, {"DBLP title": "BCDL: A high speed balanced DPL for FPGA with global precharge and no early evaluation.", "DBLP authors": ["Maxime Nassar", "Shivam Bhasin", "Jean-Luc Danger", "Guillaume Duc", "Sylvain Guilley"], "year": 2010, "MAG papers": [{"PaperId": 2149450937, "PaperTitle": "bcdl a high speed balanced dpl for fpga with global precharge and no early evaluation", "Year": 2010, "CitationCount": 36, "EstimatedCitation": 72, "Affiliations": ["telecom paristech", "telecom paristech", "telecom paristech", "telecom paristech", "telecom paristech"]}], "source": "ES"}, {"DBLP title": "Fault-based attack of RSA authentication.", "DBLP authors": ["Andrea Pellegrini", "Valeria Bertacco", "Todd M. Austin"], "year": 2010, "MAG papers": [{"PaperId": 2153055408, "PaperTitle": "fault based attack of rsa authentication", "Year": 2010, "CitationCount": 60, "EstimatedCitation": 111, "Affiliations": ["university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Detecting/preventing information leakage on the memory bus due to malicious hardware.", "DBLP authors": ["Abhishek Das", "Gokhan Memik", "Joseph Zambreno", "Alok N. Choudhary"], "year": 2010, "MAG papers": [{"PaperId": 2114414382, "PaperTitle": "detecting preventing information leakage on the memory bus due to malicious hardware", "Year": 2010, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["northwestern university", "iowa state university", "northwestern university", "northwestern university"]}], "source": "ES"}, {"DBLP title": "An embedded platform for privacy-friendly road charging applications.", "DBLP authors": ["Josep Balasch", "Ingrid Verbauwhede", "Bart Preneel"], "year": 2010, "MAG papers": [{"PaperId": 2100863087, "PaperTitle": "an embedded platform for privacy friendly road charging applications", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven"]}], "source": "ES"}, {"DBLP title": "Defect aware X-filling for low-power scan testing.", "DBLP authors": ["S. Balatsouka", "Vasileios Tenentes", "Xrysovalantis Kavousianos", "Krishnendu Chakrabarty"], "year": 2010, "MAG papers": [{"PaperId": 2121129715, "PaperTitle": "defect aware x filling for low power scan testing", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["university of ioannina", "university of ioannina", "university of ioannina", "duke university"]}], "source": "ES"}, {"DBLP title": "Parallel X-fault simulation with critical path tracing technique.", "DBLP authors": ["Raimund Ubar", "Sergei Devadze", "Jaan Raik", "Artur Jutman"], "year": 2010, "MAG papers": [{"PaperId": 2111705765, "PaperTitle": "parallel x fault simulation with critical path tracing technique", "Year": 2010, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["tallinn university of technology", "tallinn university of technology", "tallinn university of technology", "tallinn university of technology"]}], "source": "ES"}, {"DBLP title": "Diagnosis of multiple arbitrary faults with mask and reinforcement effect.", "DBLP authors": ["Jing Ye", "Yu Hu", "Xiaowei Li"], "year": 2010, "MAG papers": [{"PaperId": 2102344280, "PaperTitle": "diagnosis of multiple arbitrary faults with mask and reinforcement effect", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences"]}], "source": "ES"}, {"DBLP title": "Skewed pipelining for parallel simulink simulations.", "DBLP authors": ["Arquimedes Canedo", "Takeo Yoshizawa", "Hideaki Komatsu"], "year": 2010, "MAG papers": [{"PaperId": 2134606164, "PaperTitle": "skewed pipelining for parallel simulink simulations", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["ibm", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "An efficient and complete approach for throughput-maximal SDF allocation and scheduling on multi-core platforms.", "DBLP authors": ["Alessio Bonfietti", "Luca Benini", "Michele Lombardi", "Michela Milano"], "year": 2010, "MAG papers": [{"PaperId": 2113281409, "PaperTitle": "an efficient and complete approach for throughput maximal sdf allocation and scheduling on multi core platforms", "Year": 2010, "CitationCount": 47, "EstimatedCitation": 84, "Affiliations": ["university of bologna", "university of bologna", "university of bologna", "university of bologna"]}], "source": "ES"}, {"DBLP title": "A software update service with self-protection capabilities.", "DBLP authors": ["Moritz Neukirchner", "Steffen Stein", "Harald Schrom", "Rolf Ernst"], "year": 2010, "MAG papers": [{"PaperId": 2153051806, "PaperTitle": "a software update service with self protection capabilities", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["braunschweig university of technology", "braunschweig university of technology", "braunschweig university of technology", "braunschweig university of technology"]}], "source": "ES"}, {"DBLP title": "Bitstream processing for embedded systems using C++ metaprogramming.", "DBLP authors": ["Reimund Klemm", "Gerhard P. Fettweis"], "year": 2010, "MAG papers": [{"PaperId": 2107582264, "PaperTitle": "bitstream processing for embedded systems using c metaprogramming", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["dresden university of technology", "dresden university of technology"]}], "source": "ES"}, {"DBLP title": "Increasing PCM main memory lifetime.", "DBLP authors": ["Alexandre Peixoto Ferreira", "Miao Zhou", "Santiago Bock", "Bruce R. Childers", "Rami G. Melhem", "Daniel Moss\u00e9"], "year": 2010, "MAG papers": [{"PaperId": 2099798359, "PaperTitle": "increasing pcm main memory lifetime", "Year": 2010, "CitationCount": 145, "EstimatedCitation": 201, "Affiliations": ["university of pittsburgh", "university of pittsburgh", "university of pittsburgh", "university of pittsburgh", "university of pittsburgh", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "Dueling CLOCK: Adaptive cache replacement policy based on the CLOCK algorithm.", "DBLP authors": ["Andhi Janapsatya", "Aleksandar Ignjatovic", "Jorgen Peddersen", "Sri Parameswaran"], "year": 2010, "MAG papers": [{"PaperId": 2150119376, "PaperTitle": "dueling clock adaptive cache replacement policy based on the clock algorithm", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["university of new south wales", "nicta", "nicta", "university of new south wales"]}], "source": "ES"}, {"DBLP title": "A memory- and time-efficient on-chip TCAM minimizer for IP lookup.", "DBLP authors": ["Heeyeol Yu"], "year": 2010, "MAG papers": [{"PaperId": 2134642042, "PaperTitle": "a memory and time efficient on chip tcam minimizer for ip lookup", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["university of california riverside"]}], "source": "ES"}, {"DBLP title": "Digital statistical analysis using VHDL.", "DBLP authors": ["Manfred Dietrich", "Uwe Eichler", "Joachim Haase"], "year": 2010, "MAG papers": [{"PaperId": 2043816677, "PaperTitle": "digital statistical analysis using vhdl", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Pareto efficient design for reconfigurable streaming applications on CPU/FPGAs.", "DBLP authors": ["Jun Zhu", "Ingo Sander", "Axel Jantsch"], "year": 2010, "MAG papers": [{"PaperId": 2117099535, "PaperTitle": "pareto efficient design for reconfigurable streaming applications on cpu fpgas", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["royal institute of technology", "royal institute of technology", "royal institute of technology"]}], "source": "ES"}, {"DBLP title": "Automated bottleneck-driven design-space exploration of media processing systems.", "DBLP authors": ["Yang Yang", "Marc Geilen", "Twan Basten", "Sander Stuijk", "Henk Corporaal"], "year": 2010, "MAG papers": [{"PaperId": 2130038731, "PaperTitle": "automated bottleneck driven design space exploration of media processing systems", "Year": 2010, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": ["eindhoven university of technology", "eindhoven university of technology", "eindhoven university of technology", "eindhoven university of technology", "eindhoven university of technology"]}], "source": "ES"}, {"DBLP title": "Using Transaction Level Modeling techniques for wireless sensor network simulation.", "DBLP authors": ["Markus Damm", "Javier Moreno", "Jan Haase", "Christoph Grimm"], "year": 2010, "MAG papers": [{"PaperId": 2141225786, "PaperTitle": "using transaction level modeling techniques for wireless sensor network simulation", "Year": 2010, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["vienna university of technology", "vienna university of technology", "vienna university of technology", "vienna university of technology"]}], "source": "ES"}, {"DBLP title": "RTOS-aware refinement for TLM2.0-based HW/SW designs.", "DBLP authors": ["Markus Becker", "Giuseppe Di Guglielmo", "Franco Fummi", "Wolfgang M\u00fcller", "Graziano Pravadelli", "Tao Xie"], "year": 2010, "MAG papers": [{"PaperId": 2137474936, "PaperTitle": "rtos aware refinement for tlm2 0 based hw sw designs", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["university of verona", "university of paderborn", "university of paderborn", "university of paderborn", "university of verona", "university of verona"]}], "source": "ES"}, {"DBLP title": "Power Variance Analysis breaks a masked ASIC implementation of AES.", "DBLP authors": ["Yang Li", "Kazuo Sakiyama", "Lejla Batina", "Daisuke Nakatsu", "Kazuo Ohta"], "year": 2010, "MAG papers": [{"PaperId": 2106805075, "PaperTitle": "power variance analysis breaks a masked asic implementation of aes", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["katholieke universiteit leuven", "university of electro communications", "university of electro communications", "university of electro communications", "university of electro communications"]}], "source": "ES"}, {"DBLP title": "Novel Physical Unclonable Function with process and environmental variations.", "DBLP authors": ["Xiaoxiao Wang", "Mohammad Tehranipoor"], "year": 2010, "MAG papers": [{"PaperId": 2119816121, "PaperTitle": "novel physical unclonable function with process and environmental variations", "Year": 2010, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": ["university of connecticut", "university of connecticut"]}], "source": "ES"}, {"DBLP title": "Ultra low-power 12-bit SAR ADC for RFID applications.", "DBLP authors": ["Daniela De Venuto", "Eduard Stikvoort", "David Tio Castro", "Youri Ponomarev"], "year": 2010, "MAG papers": [{"PaperId": 2096132478, "PaperTitle": "ultra low power 12 bit sar adc for rfid applications", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["instituto politecnico nacional", "nxp semiconductors", "nxp semiconductors", "nxp semiconductors"]}], "source": "ES"}, {"DBLP title": "A flexible UWB Transmitter for breast cancer detection imaging systems.", "DBLP authors": ["Massimo Cutrupi", "Marco Crepaldi", "Mario R. Casu", "Mariagrazia Graziano"], "year": 2010, "MAG papers": [{"PaperId": 2119729141, "PaperTitle": "a flexible uwb transmitter for breast cancer detection imaging systems", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["polytechnic university of turin", "columbia university", null, "polytechnic university of turin"]}], "source": "ES"}, {"DBLP title": "A portable multi-pitch e-drum based on printed flexible pressure sensors.", "DBLP authors": ["Chun-Ming Lo", "Tsung-Ching Huang", "Cheng-Yi Chiang", "J. Hou", "Kwang-Ting Cheng"], "year": 2010, "MAG papers": [{"PaperId": 2143595612, "PaperTitle": "a portable multi pitch e drum based on printed flexible pressure sensors", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of california santa barbara", "university of california santa barbara", null, "university of california santa barbara", null]}], "source": "ES"}, {"DBLP title": "Computation of yield-optimized Pareto fronts for analog integrated circuit specifications.", "DBLP authors": ["Daniel Mueller-Gritschneder", "Helmut Graeb"], "year": 2010, "MAG papers": [{"PaperId": 2117811686, "PaperTitle": "computation of yield optimized pareto fronts for analog integrated circuit specifications", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["technische universitat munchen", "technische universitat munchen"]}], "source": "ES"}, {"DBLP title": "Variability-aware reliability simulation of mixed-signal ICs with quasi-linear complexity.", "DBLP authors": ["Elie Maricau", "Georges G. E. Gielen"], "year": 2010, "MAG papers": [{"PaperId": 2114412205, "PaperTitle": "variability aware reliability simulation of mixed signal ics with quasi linear complexity", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["katholieke universiteit leuven", "katholieke universiteit leuven"]}], "source": "ES"}, {"DBLP title": "A general mathematical model of probabilistic ripple-carry adders.", "DBLP authors": ["Mark S. K. Lau", "Keck Voon Ling", "Yun-Chung Chu", "Arun Bhanu"], "year": 2010, "MAG papers": [{"PaperId": 2107498982, "PaperTitle": "a general mathematical model of probabilistic ripple carry adders", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["nanyang technological university", "nanyang technological university", "nanyang technological university", "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "An accurate and efficient yield optimization method for analog circuits based on computing budget allocation and memetic search technique.", "DBLP authors": ["Bo Liu", "Francisco V. Fern\u00e1ndez", "Georges G. E. Gielen"], "year": 2010, "MAG papers": [{"PaperId": 2114442581, "PaperTitle": "an accurate and efficient yield optimization method for analog circuits based on computing budget allocation and memetic search technique", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["katholieke universiteit leuven", "katholieke universiteit leuven", "university of seville"]}], "source": "ES"}, {"DBLP title": "Reuse-aware modulo scheduling for stream processors.", "DBLP authors": ["Li Wang", "Jingling Xue", "Xuejun Yang"], "year": 2010, "MAG papers": [{"PaperId": 2152323824, "PaperTitle": "reuse aware modulo scheduling for stream processors", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": [null, "university of new south wales", null]}], "source": "ES"}, {"DBLP title": "Compilation of stream programs for multicore processors that incorporate scratchpad memories.", "DBLP authors": ["Weijia Che", "Amrit Panda", "Karam S. Chatha"], "year": 2010, "MAG papers": [{"PaperId": 2108845379, "PaperTitle": "compilation of stream programs for multicore processors that incorporate scratchpad memories", "Year": 2010, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": ["arizona state university", "arizona state university", "arizona state university"]}], "source": "ES"}, {"DBLP title": "Partitioning and allocation of scratch-pad memory for priority-based preemptive multi-task systems.", "DBLP authors": ["Hideki Takase", "Hiroyuki Tomiyama", "Hiroaki Takada"], "year": 2010, "MAG papers": [{"PaperId": 2109172228, "PaperTitle": "partitioning and allocation of scratch pad memory for priority based preemptive multi task systems", "Year": 2010, "CitationCount": 41, "EstimatedCitation": 63, "Affiliations": ["nagoya university", "nagoya university", "nagoya university"]}], "source": "ES"}, {"DBLP title": "A special-purpose compiler for look-up table and code generation for function evaluation.", "DBLP authors": ["Yuanrui Zhang", "Lanping Deng", "Praveen Yedlapalli", "Sai Prashanth Muralidhara", "Hui Zhao", "Mahmut T. Kandemir", "Chaitali Chakrabarti", "Nikos Pitsianis", "Xiaobai Sun"], "year": 2010, "MAG papers": [{"PaperId": 2167251037, "PaperTitle": "a special purpose compiler for look up table and code generation for function evaluation", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["duke university", "arizona state university", "pennsylvania state university", "arizona state university", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university", null]}], "source": "ES"}, {"DBLP title": "General behavioral thermal modeling and characterization for multi-core microprocessor design.", "DBLP authors": ["Thom Jefferson A. Eguia", "Sheldon X.-D. Tan", "Ruijing Shen", "Eduardo H. Pacheco", "Murli Tirumala"], "year": 2010, "MAG papers": [{"PaperId": 2119838910, "PaperTitle": "general behavioral thermal modeling and characterization for multi core microprocessor design", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["intel", "university of california riverside", "university of california riverside", "intel", "university of california riverside"]}], "source": "ES"}, {"DBLP title": "On the construction of guaranteed passive macromodels for high-speed channels.", "DBLP authors": ["Alessandro Chinea", "Stefano Grivet-Talocia", "Dirk Deschrijver", "Tom Dhaene", "Luc Knockaert"], "year": 2010, "MAG papers": [{"PaperId": 2139959884, "PaperTitle": "on the construction of guaranteed passive macromodels for high speed channels", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["polytechnic university of turin", "ghent university", "polytechnic university of turin", "ghent university", "ghent university"]}], "source": "ES"}, {"DBLP title": "Extended Hamiltonian Pencil for passivity assessment and enforcement for S-parameter systems.", "DBLP authors": ["Zuochang Ye", "L. Miguel Silveira", "Joel R. Phillips"], "year": 2010, "MAG papers": [{"PaperId": 2100638818, "PaperTitle": "extended hamiltonian pencil for passivity assessment and enforcement for s parameter systems", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["inesc id", "cadence design systems", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "Equivalent circuit modeling of multilayered power/ground planes for fast transient simulation.", "DBLP authors": ["Takayuki Watanabe", "Hideki Asai"], "year": 2010, "MAG papers": [{"PaperId": 2125443526, "PaperTitle": "equivalent circuit modeling of multilayered power ground planes for fast transient simulation", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["shizuoka university", "university of shizuoka"]}], "source": "ES"}, {"DBLP title": "Properties of and improvements to time-domain dynamic thermal analysis algorithms.", "DBLP authors": ["Xi Chen", "Robert P. Dick", "Li Shang"], "year": 2010, "MAG papers": [{"PaperId": 2118514235, "PaperTitle": "properties of and improvements to time domain dynamic thermal analysis algorithms", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of colorado boulder", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Towards assertion-based verification of heterogeneous system designs.", "DBLP authors": ["Stefan L\u00e4mmermann", "J\u00fcrgen Ruf", "Thomas Kropf", "Wolfgang Rosenstiel", "Alexander Viehl", "Alexander Jesser", "Lars Hedrich"], "year": 2010, "MAG papers": [{"PaperId": 2123962007, "PaperTitle": "towards assertion based verification of heterogeneous system designs", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["goethe university frankfurt", "goethe university frankfurt", "university of tubingen", "forschungszentrum informatik", "university of tubingen", "university of tubingen", "university of tubingen"]}], "source": "ES"}, {"DBLP title": "Automatic generation of software TLM in multiple abstraction layers for efficient HW/SW co-simulation.", "DBLP authors": ["Meng-Huan Wu", "Wen-Chuan Lee", "Chen-Yu Chuang", "Ren-Song Tsay"], "year": 2010, "MAG papers": [{"PaperId": 2124238602, "PaperTitle": "automatic generation of software tlm in multiple abstraction layers for efficient hw sw co simulation", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["national tsing hua university", "national tsing hua university", "national tsing hua university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "Modeling constructs and kernel for parallel simulation of accuracy adaptive TLMs.", "DBLP authors": ["Rauf Salimi Khaligh", "Martin Radetzki"], "year": 2010, "MAG papers": [{"PaperId": 2109161590, "PaperTitle": "modeling constructs and kernel for parallel simulation of accuracy adaptive tlms", "Year": 2010, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["university of stuttgart", "university of stuttgart"]}], "source": "ES"}, {"DBLP title": "Efficient High-Level modeling in the networking domain.", "DBLP authors": ["Christian Zebelein", "Joachim Falk", "Christian Haubelt", "J\u00fcrgen Teich", "Rainer Dorsch"], "year": 2010, "MAG papers": [{"PaperId": 2099483058, "PaperTitle": "efficient high level modeling in the networking domain", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["ibm", "university of erlangen nuremberg", "university of erlangen nuremberg", "university of erlangen nuremberg", "university of erlangen nuremberg"]}], "source": "ES"}, {"DBLP title": "UML design for dynamically reconfigurable multiprocessor embedded systems.", "DBLP authors": ["Jorgiano Vidal", "Florent de Lamotte", "Guy Gogniat", "Jean-Philippe Diguet", "Philippe Soulard"], "year": 2010, "MAG papers": [{"PaperId": 2108506872, "PaperTitle": "uml design for dynamically reconfigurable multiprocessor embedded systems", "Year": 2010, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["european university of brittany", null, "european university of brittany", "european university of brittany", "european university of brittany"]}], "source": "ES"}, {"DBLP title": "Closing the gap between UML-based modeling, simulation and synthesis of combined HW/SW systems.", "DBLP authors": ["Fabian Mischkalla", "Da He", "Wolfgang M\u00fcller"], "year": 2010, "MAG papers": [{"PaperId": 2110424512, "PaperTitle": "closing the gap between uml based modeling simulation and synthesis of combined hw sw systems", "Year": 2010, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": ["university of paderborn", "university of paderborn", "university of paderborn"]}], "source": "ES"}, {"DBLP title": "Formal semantics for PSL modeling layer and application to the verification of transactional models.", "DBLP authors": ["Luca Ferro", "Laurence Pierre"], "year": 2010, "MAG papers": [{"PaperId": 2138505477, "PaperTitle": "formal semantics for psl modeling layer and application to the verification of transactional models", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["centre national de la recherche scientifique", "centre national de la recherche scientifique"]}], "source": "ES"}, {"DBLP title": "COTS-based applications in space avionics.", "DBLP authors": ["Michel Pignol"], "year": 2010, "MAG papers": [{"PaperId": 2131508247, "PaperTitle": "cots based applications in space avionics", "Year": 2010, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": [null]}], "source": "ES"}, {"DBLP title": "Worst-case end-to-end delay analysis of an avionics AFDX network.", "DBLP authors": ["Henri Bauer", "Jean-Luc Scharbarg", "Christian Fraboul"], "year": 2010, "MAG papers": [{"PaperId": 2108305107, "PaperTitle": "worst case end to end delay analysis of an avionics afdx network", "Year": 2010, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["university of toulouse", "university of toulouse", "university of toulouse"]}], "source": "ES"}, {"DBLP title": "Integration, cooling and packaging issues for aerospace equipments.", "DBLP authors": ["Claude Sarno", "C. Tantolin"], "year": 2010, "MAG papers": [{"PaperId": 2122737771, "PaperTitle": "integration cooling and packaging issues for aerospace equipments", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "A new placement algorithm for the mitigation of multiple cell upsets in SRAM-based FPGAs.", "DBLP authors": ["Luca Sterpone", "Niccol\u00f2 Battezzati"], "year": 2010, "MAG papers": [{"PaperId": 2151690407, "PaperTitle": "a new placement algorithm for the mitigation of multiple cell upsets in sram based fpgas", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["polytechnic university of turin", "polytechnic university of turin"]}], "source": "ES"}, {"DBLP title": "Reducing the storage requirements of a test sequence by using a background vector.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2010, "MAG papers": [{"PaperId": 2171627979, "PaperTitle": "reducing the storage requirements of a test sequence by using a background vector", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of iowa", "purdue university"]}], "source": "ES"}, {"DBLP title": "BISD: Scan-based Built-In self-diagnosis.", "DBLP authors": ["Melanie Elm", "Hans-Joachim Wunderlich"], "year": 2010, "MAG papers": [{"PaperId": 2108785072, "PaperTitle": "bisd scan based built in self diagnosis", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["university of stuttgart", "university of stuttgart"]}], "source": "ES"}, {"DBLP title": "Algorithms to maximize yield and enhance yield/area of pipeline circuitry by insertion of switches and redundant modules.", "DBLP authors": ["Mohammad Mirza-Aghatabar", "Melvin A. Breuer", "Sandeep K. Gupta"], "year": 2010, "MAG papers": [{"PaperId": 2157259709, "PaperTitle": "algorithms to maximize yield and enhance yield area of pipeline circuitry by insertion of switches and redundant modules", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of southern california", "university of southern california", "university of southern california"]}], "source": "ES"}, {"DBLP title": "A generalized control-flow-aware pattern recognition algorithm for behavioral synthesis.", "DBLP authors": ["Jason Cong", "Hui Huang", "Wei Jiang"], "year": 2010, "MAG papers": [{"PaperId": 2113745543, "PaperTitle": "a generalized control flow aware pattern recognition algorithm for behavioral synthesis", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of california los angeles", "university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "Behavioral level dual-vth design for reduced leakage power with thermal awareness.", "DBLP authors": ["Junbo Yu", "Qiang Zhou", "Gang Qu", "Jinian Bian"], "year": 2010, "MAG papers": [], "source": null}, {"DBLP title": "Coordinated resource optimization in behavioral synthesis.", "DBLP authors": ["Jason Cong", "Bin Liu", "Junjuan Xu"], "year": 2010, "MAG papers": [{"PaperId": 2103302995, "PaperTitle": "coordinated resource optimization in behavioral synthesis", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["university of california los angeles", "university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "A methodology for propagating design tolerances to shape tolerances for use in manufacturing.", "DBLP authors": ["Shayak Banerjee", "Kanak B. Agarwal", "Chin Ngai Sze", "Sani R. Nassif", "Michael Orshansky"], "year": 2010, "MAG papers": [{"PaperId": 2132908453, "PaperTitle": "a methodology for propagating design tolerances to shape tolerances for use in manufacturing", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["ibm", "university of texas at austin", "university of texas at austin", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "Enhancing double-patterning detailed routing with lazy coloring and within-path conflict avoidance.", "DBLP authors": ["Xin Gao", "Luca Macchiarulo"], "year": 2010, "MAG papers": [{"PaperId": 2123060705, "PaperTitle": "enhancing double patterning detailed routing with lazy coloring and within path conflict avoidance", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["university of hawaii at manoa", "university of hawaii at manoa"]}], "source": "ES"}, {"DBLP title": "Efficient representation, stratification, and compression of variational CSM library waveforms using Robust Principle Component Analysis.", "DBLP authors": ["Safar Hatami", "Massoud Pedram"], "year": 2010, "MAG papers": [{"PaperId": 2122114795, "PaperTitle": "efficient representation stratification and compression of variational csm library waveforms using robust principle component analysis", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of southern california", "university of southern california"]}], "source": "ES"}, {"DBLP title": "Exploiting local logic structures to optimize multi-core SoC floorplanning.", "DBLP authors": ["Cheng-Hong Li", "Sampada Sonalkar", "Luca P. Carloni"], "year": 2010, "MAG papers": [{"PaperId": 2139496287, "PaperTitle": "exploiting local logic structures to optimize multi core soc floorplanning", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["columbia university", "columbia university", "columbia university"]}], "source": "ES"}, {"DBLP title": "SigNet: Network-on-chip filtering for coarse vector directories.", "DBLP authors": ["Natalie D. Enright Jerger"], "year": 2010, "MAG papers": [{"PaperId": 2107681918, "PaperTitle": "signet network on chip filtering for coarse vector directories", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of toronto"]}], "source": "ES"}, {"DBLP title": "Feedback control for providing QoS in NoC based multicores.", "DBLP authors": ["Akbar Sharifi", "Hui Zhao", "Mahmut T. Kandemir"], "year": 2010, "MAG papers": [{"PaperId": 2114673901, "PaperTitle": "feedback control for providing qos in noc based multicores", "Year": 2010, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["pennsylvania state university", "pennsylvania state university", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network.", "DBLP authors": ["Minje Jun", "Sungroh Yoon", "Eui-Young Chung"], "year": 2010, "MAG papers": [{"PaperId": 2111746010, "PaperTitle": "exploiting multiple switch libraries in topology synthesis of on chip interconnection network", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["korea university", "yonsei university", "yonsei university"]}], "source": "ES"}, {"DBLP title": "Low-complexity high throughput VLSI architecture of soft-output ML MIMO detector.", "DBLP authors": ["Teo Cupaiuolo", "Massimiliano Siti", "Alessandro Tomasoni"], "year": 2010, "MAG papers": [{"PaperId": 2099161460, "PaperTitle": "low complexity high throughput vlsi architecture of soft output ml mimo detector", "Year": 2010, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": [null, "polytechnic university of milan", null]}], "source": "ES"}, {"DBLP title": "A low cost multi-standard near-optimal soft-output sphere decoder: Algorithm and architecture.", "DBLP authors": ["\u00d6zg\u00fcn Paker", "Sebastian Eckert", "Andreas Bury"], "year": 2010, "MAG papers": [{"PaperId": 2115958392, "PaperTitle": "a low cost multi standard near optimal soft output sphere decoder algorithm and architecture", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": [null, null, "ericsson"]}], "source": "ES"}, {"DBLP title": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "DBLP authors": ["Rudy Beraha", "Isask'har Walter", "Israel Cidon", "Avinoam Kolodny"], "year": 2010, "MAG papers": [{"PaperId": 2096663065, "PaperTitle": "leveraging application level requirements in the design of a noc for a 4g soc a case study", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["qualcomm", "technion israel institute of technology", "technion israel institute of technology", "technion israel institute of technology"]}], "source": "ES"}, {"DBLP title": "Domain specific architecture for next generation wireless communication.", "DBLP authors": ["Botao Zhang", "Hengzhu Liu", "Heng Zhao", "Fangzheng Mo", "Ting Chen"], "year": 2010, "MAG papers": [{"PaperId": 2118798343, "PaperTitle": "domain specific architecture for next generation wireless communication", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["national university of defense technology", "national university of defense technology", "national university of defense technology", "national university of defense technology", "national university of defense technology"]}], "source": "ES"}, {"DBLP title": "A 150Mbit/s 3GPP LTE Turbo code decoder.", "DBLP authors": ["Matthias May", "Thomas Ilnseher", "Norbert Wehn", "Wolfgang Raab"], "year": 2010, "MAG papers": [{"PaperId": 2144793011, "PaperTitle": "a 150mbit s 3gpp lte turbo code decoder", "Year": 2010, "CitationCount": 47, "EstimatedCitation": 97, "Affiliations": ["kaiserslautern university of technology", "infineon technologies", "kaiserslautern university of technology", "kaiserslautern university of technology"]}], "source": "ES"}, {"DBLP title": "High-quality pattern selection for screening small-delay defects considering process variations and crosstalk.", "DBLP authors": ["Ke Peng", "Mahmut Yilmaz", "Mohammad Tehranipoor", "Krishnendu Chakrabarty"], "year": 2010, "MAG papers": [{"PaperId": 2167541841, "PaperTitle": "high quality pattern selection for screening small delay defects considering process variations and crosstalk", "Year": 2010, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["university of connecticut", "advanced micro devices", "duke university", "university of connecticut"]}], "source": "ES"}, {"DBLP title": "Layout-aware pseudo-functional testing for critical paths considering power supply noise effects.", "DBLP authors": ["Xiao Liu", "Yubin Zhang", "Feng Yuan", "Qiang Xu"], "year": 2010, "MAG papers": [{"PaperId": 2096585901, "PaperTitle": "layout aware pseudo functional testing for critical paths considering power supply noise effects", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["the chinese university of hong kong", "the chinese university of hong kong", "the chinese university of hong kong", "the chinese university of hong kong"]}], "source": "ES"}, {"DBLP title": "On reset based functional broadside tests.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2010, "MAG papers": [{"PaperId": 2161876909, "PaperTitle": "on reset based functional broadside tests", "Year": 2010, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": ["purdue university", "university of iowa"]}], "source": "ES"}, {"DBLP title": "Scheduling for energy efficiency and fault tolerance in hard real-time systems.", "DBLP authors": ["Yu Liu", "Han Liang", "Kaijie Wu"], "year": 2010, "MAG papers": [{"PaperId": 2165694196, "PaperTitle": "scheduling for energy efficiency and fault tolerance in hard real time systems", "Year": 2010, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["university of illinois at chicago", "university of illinois at chicago", "trident microsystems"]}], "source": "ES"}, {"DBLP title": "Scoped identifiers for efficient bit aligned logging.", "DBLP authors": ["Roy Shea", "Mani B. Srivastava", "Young Cho"], "year": 2010, "MAG papers": [{"PaperId": 2105422753, "PaperTitle": "scoped identifiers for efficient bit aligned logging", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of california los angeles", "university of california los angeles", "university of southern california"]}], "source": "ES"}, {"DBLP title": "Linear programming approach for performance-driven data aggregation in networks of embedded sensors.", "DBLP authors": ["Cristian Ferent", "Varun Subramanian", "Michael Gilberti", "Alex Doboli"], "year": 2010, "MAG papers": [{"PaperId": 2164068689, "PaperTitle": "linear programming approach for performance driven data aggregation in networks of embedded sensors", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["stony brook university", "stony brook university", "stony brook university", "stony brook university"]}], "source": "ES"}, {"DBLP title": "Soft error-aware design optimization of low power and time-constrained embedded systems.", "DBLP authors": ["Rishad A. Shafik", "Bashir M. Al-Hashimi", "Krishnendu Chakrabarty"], "year": 2010, "MAG papers": [{"PaperId": 2154557633, "PaperTitle": "soft error aware design optimization of low power and time constrained embedded systems", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["university of southampton", "university of southampton", "duke university"]}], "source": "ES"}, {"DBLP title": "Contango: Integrated optimization of SoC clock networks.", "DBLP authors": ["Dongjin Lee", "Igor L. Markov"], "year": 2010, "MAG papers": [{"PaperId": 2127611603, "PaperTitle": "contango integrated optimization of soc clock networks", "Year": 2010, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Clock skew optimization considering complicated power modes.", "DBLP authors": ["Chiao-Ling Lung", "Zi-Yi Zeng", "Chung-Han Chou", "Shih-Chieh Chang"], "year": 2010, "MAG papers": [{"PaperId": 2123408912, "PaperTitle": "clock skew optimization considering complicated power modes", "Year": 2010, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["national tsing hua university", "national tsing hua university", "industrial technology research institute", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "A general method to make multi-clock system deterministic.", "DBLP authors": ["Menghao Su", "Yunji Chen", "Xiang Gao"], "year": 2010, "MAG papers": [{"PaperId": 2122243407, "PaperTitle": "a general method to make multi clock system deterministic", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences"]}], "source": "ES"}, {"DBLP title": "Cool MPSoC programming.", "DBLP authors": ["Rainer Leupers", "Lothar Thiele", "Xiaoning Nie", "Bart Kienhuis", "Matthias Weiss", "Tsuyoshi Isshiki"], "year": 2010, "MAG papers": [{"PaperId": 2124025548, "PaperTitle": "cool mpsoc programming", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["eth zurich", "infineon technologies", "rwth aachen university", null, null, "tokyo institute of technology"]}], "source": "ES"}, {"DBLP title": "Finding reset nondeterminism in RTL designs - scalable X-analysis methodology and case study.", "DBLP authors": ["Hong-Zu Chou", "Haiqian Yu", "Kai-Hui Chang", "Dylan Dobbyn", "Sy-Yen Kuo"], "year": 2010, "MAG papers": [{"PaperId": 2143473280, "PaperTitle": "finding reset nondeterminism in rtl designs scalable x analysis methodology and case study", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["national taiwan university", "national taiwan university", "teradyne", "teradyne", null]}], "source": "ES"}, {"DBLP title": "Optimizing equivalence checking for behavioral synthesis.", "DBLP authors": ["Kecheng Hao", "Fei Xie", "Sandip Ray", "Jin Yang"], "year": 2010, "MAG papers": [{"PaperId": 2117926441, "PaperTitle": "optimizing equivalence checking for behavioral synthesis", "Year": 2010, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": ["intel", "university of texas at austin", "portland state university", "portland state university"]}], "source": "ES"}, {"DBLP title": "Checking and deriving module paths in Verilog cell library descriptions.", "DBLP authors": ["Matthias Raffelsieper", "Mohammad Reza Mousavi", "Chris W. H. Strolenberg"], "year": 2010, "MAG papers": [{"PaperId": 2013064888, "PaperTitle": "checking and deriving module paths in verilog cell library descriptions", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["eindhoven university of technology", "eindhoven university of technology", null]}], "source": "ES"}, {"DBLP title": "BACH 2 : Bounded reachability checker for compositional linear hybrid systems.", "DBLP authors": ["Lei Bu", "You Li", "Linzhang Wang", "Xin Chen", "Xuandong Li"], "year": 2010, "MAG papers": [], "source": null}, {"DBLP title": "DVFS based task scheduling in a harvesting WSN for Structural Health Monitoring.", "DBLP authors": ["A. Ravinagarajan", "Denis Dondi", "Tajana Simunic Rosing"], "year": 2010, "MAG papers": [{"PaperId": 2165491298, "PaperTitle": "dvfs based task scheduling in a harvesting wsn for structural health monitoring", "Year": 2010, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["university of california san diego", "university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Power-accuracy tradeoffs in human activity transition detection.", "DBLP authors": ["Jeffrey Boyd", "Hari Sundaram", "Aviral Shrivastava"], "year": 2010, "MAG papers": [{"PaperId": 2152019781, "PaperTitle": "power accuracy tradeoffs in human activity transition detection", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["arizona state university", "arizona state university", "arizona state university"]}], "source": "ES"}, {"DBLP title": "Non-invasive blood oxygen saturation monitoring for neonates using reflectance pulse oximeter.", "DBLP authors": ["Wei Chen", "Idowu Ayoola", "Sidarto Bambang-Oetomo", "Loe M. G. Feijs"], "year": 2010, "MAG papers": [{"PaperId": 2146479207, "PaperTitle": "non invasive blood oxygen saturation monitoring for neonates using reflectance pulse oximeter", "Year": 2010, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["eindhoven university of technology", "eindhoven university of technology", "eindhoven university of technology", "eindhoven university of technology"]}], "source": "ES"}, {"DBLP title": "An active vision system for fall detection and posture recognition in elderly healthcare.", "DBLP authors": ["Giovanni Diraco", "Alessandro Leone", "Pietro Siciliano"], "year": 2010, "MAG papers": [{"PaperId": 2121292082, "PaperTitle": "an active vision system for fall detection and posture recognition in elderly healthcare", "Year": 2010, "CitationCount": 78, "EstimatedCitation": 118, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "A Smart Space application to dynamically relate medical and environmental information.", "DBLP authors": ["Fabio Vergari", "Sara Bartolini", "Federico Spadini", "Alfredo D'Elia", "Guido Zamagni", "Luca Roffia", "Tullio Salmon Cinotti"], "year": 2010, "MAG papers": [{"PaperId": 2115487538, "PaperTitle": "a smart space application to dynamically relate medical and environmental information", "Year": 2010, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["university of bologna", "university of bologna", "university of bologna", "university of bologna", "university of bologna", "university of bologna", "university of bologna"]}], "source": "ES"}, {"DBLP title": "An architecture for self-organization in pervasive systems.", "DBLP authors": ["Aly A. Syed", "Johan Lukkien", "Roxana Frunza"], "year": 2010, "MAG papers": [{"PaperId": 2109371887, "PaperTitle": "an architecture for self organization in pervasive systems", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "TIMBER: Time borrowing and error relaying for online timing error resilience.", "DBLP authors": ["Mihir R. Choudhury", "Vikas Chandra", "Kartik Mohanram", "Robert C. Aitken"], "year": 2010, "MAG papers": [{"PaperId": 2118880665, "PaperTitle": "timber time borrowing and error relaying for online timing error resilience", "Year": 2010, "CitationCount": 60, "EstimatedCitation": 94, "Affiliations": ["rice university", null, "rice university", null]}], "source": "ES"}, {"DBLP title": "ERSA: Error Resilient System Architecture for probabilistic applications.", "DBLP authors": ["Larkhoon Leem", "Hyungmin Cho", "Jason Bau", "Quinn A. Jacobson", "Subhasish Mitra"], "year": 2010, "MAG papers": [{"PaperId": 2095730858, "PaperTitle": "ersa error resilient system architecture for probabilistic applications", "Year": 2010, "CitationCount": 189, "EstimatedCitation": 252, "Affiliations": ["stanford university", "stanford university", "stanford university", "stanford university", "nokia"]}], "source": "ES"}, {"DBLP title": "Performance-asymmetry-aware topology virtualization for defect-tolerant NoC-based many-core processors.", "DBLP authors": ["Lei Zhang", "Yue Yu", "Jianbo Dong", "Yinhe Han", "Shangping Ren", "Xiaowei Li"], "year": 2010, "MAG papers": [{"PaperId": 2160683277, "PaperTitle": "performance asymmetry aware topology virtualization for defect tolerant noc based many core processors", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["chinese academy of sciences", "illinois institute of technology", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "illinois institute of technology"]}], "source": "ES"}, {"DBLP title": "Multiplexed redundant execution: A technique for efficient fault tolerance in chip multiprocessors.", "DBLP authors": ["Pramod Subramanyan", "Virendra Singh", "Kewal K. Saluja", "Erik Larsson"], "year": 2010, "MAG papers": [{"PaperId": 2144498124, "PaperTitle": "multiplexed redundant execution a technique for efficient fault tolerance in chip multiprocessors", "Year": 2010, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["linkoping university", "university of wisconsin madison", "indian institute of science", "indian institute of science"]}], "source": "ES"}, {"DBLP title": "Robust design of embedded systems.", "DBLP authors": ["Martin Lukasiewycz", "Michael Gla\u00df", "J\u00fcrgen Teich"], "year": 2010, "MAG papers": [{"PaperId": 2136120211, "PaperTitle": "robust design of embedded systems", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of erlangen nuremberg", "university of erlangen nuremberg", "university of erlangen nuremberg"]}], "source": "ES"}, {"DBLP title": "Energy-efficient task allocation and scheduling for multi-mode MPSoCs under lifetime reliability constraint.", "DBLP authors": ["Lin Huang", "Qiang Xu"], "year": 2010, "MAG papers": [{"PaperId": 2130088991, "PaperTitle": "energy efficient task allocation and scheduling for multi mode mpsocs under lifetime reliability constraint", "Year": 2010, "CitationCount": 43, "EstimatedCitation": 59, "Affiliations": ["the chinese university of hong kong", "the chinese university of hong kong"]}], "source": "ES"}, {"DBLP title": "PM-COSYN: PE and memory co-synthesis for MPSoCs.", "DBLP authors": ["Yi-Jung Chen", "Chia-Lin Yang", "Po-Han Wang"], "year": 2010, "MAG papers": [{"PaperId": 2168785995, "PaperTitle": "pm cosyn pe and memory co synthesis for mpsocs", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["national taiwan university", "national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Cost-effective slack allocation for lifetime improvement in NoC-based MPSoCs.", "DBLP authors": ["Brett H. Meyer", "Adam S. Hartman", "Donald E. Thomas"], "year": 2010, "MAG papers": [{"PaperId": 2134106129, "PaperTitle": "cost effective slack allocation for lifetime improvement in noc based mpsocs", "Year": 2010, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["carnegie mellon university", "carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Efficient power conversion for ultra low voltage micro scale energy transducers.", "DBLP authors": ["Chao Lu", "Sang Phill Park", "Vijay Raghunathan", "Kaushik Roy"], "year": 2010, "MAG papers": [{"PaperId": 2159924590, "PaperTitle": "efficient power conversion for ultra low voltage micro scale energy transducers", "Year": 2010, "CitationCount": 50, "EstimatedCitation": 61, "Affiliations": ["purdue university", "purdue university", "purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "Transmitting TLM transactions over analogue wire models.", "DBLP authors": ["Stephan Schulz", "J\u00f6rg Becker", "Thomas Uhle", "Karsten Einwich", "S\u00f6ren Sonntag"], "year": 2010, "MAG papers": [{"PaperId": 2144932584, "PaperTitle": "transmitting tlm transactions over analogue wire models", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["fraunhofer society", "fraunhofer society", "lantiq", "fraunhofer society", "fraunhofer society"]}], "source": "ES"}, {"DBLP title": "Intent-leveraged optimization of analog circuits via homotopy.", "DBLP authors": ["Metha Jeeradit", "Jaeha Kim", "Mark Horowitz"], "year": 2010, "MAG papers": [{"PaperId": 2103756933, "PaperTitle": "intent leveraged optimization of analog circuits via homotopy", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["stanford university", "stanford university", "stanford university"]}], "source": "ES"}, {"DBLP title": "3D-integration of silicon devices: A key technology for sophisticated products.", "DBLP authors": ["Armin Klumpp", "Peter Ramm", "Robert Wieland"], "year": 2010, "MAG papers": [{"PaperId": 2110504571, "PaperTitle": "3d integration of silicon devices a key technology for sophisticated products", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["fraunhofer society", "fraunhofer society", "fraunhofer society"]}], "source": "ES"}, {"DBLP title": "Creating 3D specific systems: Architecture, design and CAD.", "DBLP authors": ["Paul D. Franzon", "W. Rhett Davis", "Thorlindur Thorolfsson"], "year": 2010, "MAG papers": [{"PaperId": 2156721110, "PaperTitle": "creating 3d specific systems architecture design and cad", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["north carolina state university", "north carolina state university", "north carolina state university"]}, {"PaperId": 2892906801, "PaperTitle": "creating 3d specific systems architecture design and cad", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "Testing TSV-based three-dimensional stacked ICs.", "DBLP authors": ["Erik Jan Marinissen"], "year": 2010, "MAG papers": [{"PaperId": 2100597370, "PaperTitle": "testing tsv based three dimensional stacked ics", "Year": 2010, "CitationCount": 66, "EstimatedCitation": 103, "Affiliations": ["katholieke universiteit leuven"]}], "source": "ES"}, {"DBLP title": "Leveraging dominators for preprocessing QBF.", "DBLP authors": ["Hratch Mangassarian", "Bao Le", "Alexandra Goultiaeva", "Andreas G. Veneris", "Fahiem Bacchus"], "year": 2010, "MAG papers": [{"PaperId": 2121072219, "PaperTitle": "leveraging dominators for preprocessing qbf", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of toronto", "university of toronto", "university of toronto", "university of toronto", "university of toronto"]}], "source": "ES"}, {"DBLP title": "Formal specification of networks-on-chips: deadlock and evacuation.", "DBLP authors": ["Freek Verbeek", "Julien Schmaltz"], "year": 2010, "MAG papers": [{"PaperId": 2160344873, "PaperTitle": "formal specification of networks on chips deadlock and evacuation", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["radboud university nijmegen", "radboud university nijmegen"]}], "source": "ES"}, {"DBLP title": "Tighter integration of BDDs and SMT for Predicate Abstraction.", "DBLP authors": ["Alessandro Cimatti", "Anders Franz\u00e9n", "Alberto Griggio", "Krishnamani Kalyanasundaram", "Marco Roveri"], "year": 2010, "MAG papers": [{"PaperId": 2097049684, "PaperTitle": "tighter integration of bdds and smt for predicate abstraction", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": [null, null, null, null, "university of trento"]}], "source": "ES"}, {"DBLP title": "An HVS-based Adaptive Computational Complexity Reduction Scheme for H.264/AVC video encoder using Prognostic Early Mode Exclusion.", "DBLP authors": ["Muhammad Shafique", "Bastian Molkenthin", "J\u00f6rg Henkel"], "year": 2010, "MAG papers": [{"PaperId": 2151870041, "PaperTitle": "an hvs based adaptive computational complexity reduction scheme for h 264 avc video encoder using prognostic early mode exclusion", "Year": 2010, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": ["karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "Scheduling and energy-distortion tradeoffs with operational refinement of image processing.", "DBLP authors": ["Davide Anastasia", "Yiannis Andreopoulos"], "year": 2010, "MAG papers": [{"PaperId": 2158398960, "PaperTitle": "scheduling and energy distortion tradeoffs with operational refinement of image processing", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university college london", "university college london"]}], "source": "ES"}, {"DBLP title": "enBudget: A Run-Time Adaptive Predictive Energy-Budgeting scheme for energy-aware Motion Estimation in H.264/MPEG-4 AVC video encoder.", "DBLP authors": ["Muhammad Shafique", "Lars Bauer", "J\u00f6rg Henkel"], "year": 2010, "MAG papers": [{"PaperId": 2097366465, "PaperTitle": "enbudget a run time adaptive predictive energy budgeting scheme for energy aware motion estimation in h 264 mpeg 4 avc video encoder", "Year": 2010, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": ["karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "A method for design of impulse bursts noise filters optimized for FPGA implementations.", "DBLP authors": ["Zdenek Vas\u00edcek", "Luk\u00e1s Sekanina", "Michal Bidlo"], "year": 2010, "MAG papers": [{"PaperId": 2134689033, "PaperTitle": "a method for design of impulse bursts noise filters optimized for fpga implementations", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["brno university of technology", "brno university of technology", "brno university of technology"]}], "source": "ES"}, {"DBLP title": "Exploration of hardware sharing for image encoders.", "DBLP authors": ["Sebasti\u00e1n L\u00f3pez", "Roberto Sarmiento", "Philip G. Potter", "Wayne Luk", "Peter Y. K. Cheung"], "year": 2010, "MAG papers": [{"PaperId": 2111751580, "PaperTitle": "exploration of hardware sharing for image encoders", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["imperial college london", "university of las palmas de gran canaria", "university of las palmas de gran canaria", "imperial college london", "imperial college london"]}], "source": "ES"}, {"DBLP title": "Towards hardware stereoscopic 3D reconstruction a real-time FPGA computation of the disparity map.", "DBLP authors": ["Stavros Hadjitheophanous", "Christos Ttofis", "Athinodoros S. Georghiades", "Theocharis Theocharides"], "year": 2010, "MAG papers": [{"PaperId": 2169984876, "PaperTitle": "towards hardware stereoscopic 3d reconstruction a real time fpga computation of the disparity map", "Year": 2010, "CitationCount": 37, "EstimatedCitation": 58, "Affiliations": ["university of cyprus", "university of cyprus", "university of cyprus", "university of cyprus"]}], "source": "ES"}, {"DBLP title": "A robust ADC code hit counting technique.", "DBLP authors": ["Jiun-Lang Huang", "Kuo-Yu Chou", "Ming-Huan Lu", "Xuan-Lun Huang"], "year": 2010, "MAG papers": [{"PaperId": 2166323740, "PaperTitle": "a robust adc code hit counting technique", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national taiwan university", "national taiwan university", "national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "An automatic test generation framework for digitally-assisted adaptive equalizers in high-speed serial links.", "DBLP authors": ["Mohamed Abbas", "Kwang-Ting Cheng", "Yasuo Furukawa", "Satoshi Komatsu", "Kunihiro Asada"], "year": 2010, "MAG papers": [{"PaperId": 2132324849, "PaperTitle": "an automatic test generation framework for digitally assisted adaptive equalizers in high speed serial links", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of tokyo", "university of tokyo", "university of california santa barbara", "advantest", "university of tokyo"]}], "source": "ES"}, {"DBLP title": "Fault diagnosis of analog circuits based on machine learning.", "DBLP authors": ["Ke Huang", "Haralampos-G. D. Stratigopoulos", "Salvador Mir"], "year": 2010, "MAG papers": [{"PaperId": 2165594756, "PaperTitle": "fault diagnosis of analog circuits based on machine learning", "Year": 2010, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": ["centre national de la recherche scientifique", "centre national de la recherche scientifique", "centre national de la recherche scientifique"]}], "source": "ES"}, {"DBLP title": "Block-level bayesian diagnosis of analogue electronic circuits.", "DBLP authors": ["Shaji Krishnan", "Klaas D. Doornbos", "Rudi Brand", "Hans G. Kerkhoff"], "year": 2010, "MAG papers": [{"PaperId": 2746528755, "PaperTitle": "block level bayesian diagnosis of analogue electronic circuits", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": [null, null, null, null]}, {"PaperId": 2137353653, "PaperTitle": "block level bayesian diagnosis of analogue electronic circuits", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of twente", "nxp semiconductors", null, "nxp semiconductors"]}], "source": "ES"}, {"DBLP title": "Control network generator for latency insensitive designs.", "DBLP authors": ["Eliyah Kilada", "Kenneth S. Stevens"], "year": 2010, "MAG papers": [{"PaperId": 2137743989, "PaperTitle": "control network generator for latency insensitive designs", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of utah", "university of utah"]}], "source": "ES"}, {"DBLP title": "Using Speculative Functional Units in high level synthesis.", "DBLP authors": ["Alberto A. Del Barrio", "Mar\u00eda C. Molina", "Jose Manuel Mendias", "Rom\u00e1n Hermida", "Seda Ogrenci Memik"], "year": 2010, "MAG papers": [{"PaperId": 2145794646, "PaperTitle": "using speculative functional units in high level synthesis", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["complutense university of madrid", "complutense university of madrid", "northwestern university", "complutense university of madrid", "complutense university of madrid"]}], "source": "ES"}, {"DBLP title": "Retiming multi-rate DSP algorithms to meet real-time requirement.", "DBLP authors": ["Xue-Yang Zhu"], "year": 2010, "MAG papers": [{"PaperId": 2119949349, "PaperTitle": "retiming multi rate dsp algorithms to meet real time requirement", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["chinese academy of sciences"]}], "source": "ES"}, {"DBLP title": "Combining optimizations in automated low power design.", "DBLP authors": ["Qiang Liu", "Tim Todman", "Wayne Luk"], "year": 2010, "MAG papers": [{"PaperId": 2109483749, "PaperTitle": "combining optimizations in automated low power design", "Year": 2010, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["imperial college london", "imperial college london", "imperial college london"]}], "source": "ES"}, {"DBLP title": "A new quaternary FPGA based on a voltage-mode multi-valued circuit.", "DBLP authors": ["Cristiano Lazzari", "Paulo F. Flores", "Jos\u00e9 Monteiro", "Luigi Carro"], "year": 2010, "MAG papers": [{"PaperId": 2103932237, "PaperTitle": "a new quaternary fpga based on a voltage mode multi valued circuit", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["inesc id", "inesc id", "inesc id", "universidade federal do rio grande do sul"]}], "source": "ES"}, {"DBLP title": "An evaluation of a slice fault aware tool chain.", "DBLP authors": ["Adwait Gupte", "Phillip H. Jones"], "year": 2010, "MAG papers": [{"PaperId": 2106589762, "PaperTitle": "an evaluation of a slice fault aware tool chain", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["iowa state university", "iowa state university"]}], "source": "ES"}, {"DBLP title": "Reliability- and process variation-aware placement for FPGAs.", "DBLP authors": ["Assem A. M. Bsoul", "Naraig Manjikian", "Li Shang"], "year": 2010, "MAG papers": [{"PaperId": 2155142975, "PaperTitle": "reliability and process variation aware placement for fpgas", "Year": 2010, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["university of colorado boulder", "queen s university", "university of british columbia"]}], "source": "ES"}]