{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686311972134 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686311972147 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 09 13:59:31 2023 " "Processing started: Fri Jun 09 13:59:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686311972147 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686311972147 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off them1 -c them1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off them1 -c them1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686311972147 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686311972804 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686311972804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "them1.vhd 12 6 " "Found 12 design units, including 6 entities, in source file them1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_GATE-Behavioral " "Found design unit 1: AND_GATE-Behavioral" {  } { { "them1.vhd" "" { Text "C:/Users/ernes/Desktop/project2_3220239_3220133/them 1/them1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686311987938 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Inverse_x-Behavioral_Inverse_x " "Found design unit 2: Inverse_x-Behavioral_Inverse_x" {  } { { "them1.vhd" "" { Text "C:/Users/ernes/Desktop/project2_3220239_3220133/them 1/them1.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686311987938 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 OR_GATE-Behavioral " "Found design unit 3: OR_GATE-Behavioral" {  } { { "them1.vhd" "" { Text "C:/Users/ernes/Desktop/project2_3220239_3220133/them 1/them1.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686311987938 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 FULL_ADDER-Behavioral " "Found design unit 4: FULL_ADDER-Behavioral" {  } { { "them1.vhd" "" { Text "C:/Users/ernes/Desktop/project2_3220239_3220133/them 1/them1.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686311987938 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 XOR_GATE-Behavioral " "Found design unit 5: XOR_GATE-Behavioral" {  } { { "them1.vhd" "" { Text "C:/Users/ernes/Desktop/project2_3220239_3220133/them 1/them1.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686311987938 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 them1-Structural " "Found design unit 6: them1-Structural" {  } { { "them1.vhd" "" { Text "C:/Users/ernes/Desktop/project2_3220239_3220133/them 1/them1.vhd" 118 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686311987938 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_GATE " "Found entity 1: AND_GATE" {  } { { "them1.vhd" "" { Text "C:/Users/ernes/Desktop/project2_3220239_3220133/them 1/them1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686311987938 ""} { "Info" "ISGN_ENTITY_NAME" "2 Inverse_x " "Found entity 2: Inverse_x" {  } { { "them1.vhd" "" { Text "C:/Users/ernes/Desktop/project2_3220239_3220133/them 1/them1.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686311987938 ""} { "Info" "ISGN_ENTITY_NAME" "3 OR_GATE " "Found entity 3: OR_GATE" {  } { { "them1.vhd" "" { Text "C:/Users/ernes/Desktop/project2_3220239_3220133/them 1/them1.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686311987938 ""} { "Info" "ISGN_ENTITY_NAME" "4 FULL_ADDER " "Found entity 4: FULL_ADDER" {  } { { "them1.vhd" "" { Text "C:/Users/ernes/Desktop/project2_3220239_3220133/them 1/them1.vhd" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686311987938 ""} { "Info" "ISGN_ENTITY_NAME" "5 XOR_GATE " "Found entity 5: XOR_GATE" {  } { { "them1.vhd" "" { Text "C:/Users/ernes/Desktop/project2_3220239_3220133/them 1/them1.vhd" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686311987938 ""} { "Info" "ISGN_ENTITY_NAME" "6 them1 " "Found entity 6: them1" {  } { { "them1.vhd" "" { Text "C:/Users/ernes/Desktop/project2_3220239_3220133/them 1/them1.vhd" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686311987938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686311987938 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "them1 " "Elaborating entity \"them1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686311987994 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "and_out them1.vhd(189) " "VHDL Process Statement warning at them1.vhd(189): signal \"and_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "them1.vhd" "" { Text "C:/Users/ernes/Desktop/project2_3220239_3220133/them 1/them1.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686311987996 "|them1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "or_out them1.vhd(191) " "VHDL Process Statement warning at them1.vhd(191): signal \"or_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "them1.vhd" "" { Text "C:/Users/ernes/Desktop/project2_3220239_3220133/them 1/them1.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686311987996 "|them1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_sum them1.vhd(193) " "VHDL Process Statement warning at them1.vhd(193): signal \"add_sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "them1.vhd" "" { Text "C:/Users/ernes/Desktop/project2_3220239_3220133/them 1/them1.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686311987997 "|them1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xor_out them1.vhd(195) " "VHDL Process Statement warning at them1.vhd(195): signal \"xor_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "them1.vhd" "" { Text "C:/Users/ernes/Desktop/project2_3220239_3220133/them 1/them1.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686311987997 "|them1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inverse_x Inverse_x:U0 " "Elaborating entity \"Inverse_x\" for hierarchy \"Inverse_x:U0\"" {  } { { "them1.vhd" "U0" { Text "C:/Users/ernes/Desktop/project2_3220239_3220133/them 1/them1.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686311988013 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X them1.vhd(35) " "VHDL Process Statement warning at them1.vhd(35): signal \"X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "them1.vhd" "" { Text "C:/Users/ernes/Desktop/project2_3220239_3220133/them 1/them1.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686311988014 "|them1|Inverse_x:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y them1.vhd(37) " "VHDL Process Statement warning at them1.vhd(37): signal \"Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "them1.vhd" "" { Text "C:/Users/ernes/Desktop/project2_3220239_3220133/them 1/them1.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686311988014 "|them1|Inverse_x:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_GATE AND_GATE:U2 " "Elaborating entity \"AND_GATE\" for hierarchy \"AND_GATE:U2\"" {  } { { "them1.vhd" "U2" { Text "C:/Users/ernes/Desktop/project2_3220239_3220133/them 1/them1.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686311988023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_GATE OR_GATE:U3 " "Elaborating entity \"OR_GATE\" for hierarchy \"OR_GATE:U3\"" {  } { { "them1.vhd" "U3" { Text "C:/Users/ernes/Desktop/project2_3220239_3220133/them 1/them1.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686311988033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FULL_ADDER FULL_ADDER:U4 " "Elaborating entity \"FULL_ADDER\" for hierarchy \"FULL_ADDER:U4\"" {  } { { "them1.vhd" "U4" { Text "C:/Users/ernes/Desktop/project2_3220239_3220133/them 1/them1.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686311988046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_GATE XOR_GATE:U5 " "Elaborating entity \"XOR_GATE\" for hierarchy \"XOR_GATE:U5\"" {  } { { "them1.vhd" "U5" { Text "C:/Users/ernes/Desktop/project2_3220239_3220133/them 1/them1.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686311988053 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1686311988796 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1686311989512 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686311989512 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686311989579 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686311989579 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686311989579 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686311989579 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686311989617 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 09 13:59:49 2023 " "Processing ended: Fri Jun 09 13:59:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686311989617 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686311989617 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686311989617 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686311989617 ""}
