

Implementation tool: Xilinx Vivado v.2018.3
Project:             fir_filter
Solution:            LoopUnrollingFactor4Solution
Device target:       xc7z020clg484-1
Report date:         Fri Apr 26 14:24:46 +0200 2024

#=== Post-Implementation Resource usage ===
SLICE:          138
LUT:            453
FF:             351
DSP:              4
BRAM:             2
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    6.663
CP achieved post-implementation:    7.457
Timing met
