 ğŸ§  RISC-V Reference SoC Tapeout â€“ VSD Program

ğŸš€ Hands-on SoC Design | ğŸ› ï¸ Open-Source EDA Tools | ğŸ‡®ğŸ‡³ Empowering India's Semiconductor Ecosystem

 ğŸ“˜ About the Project

This repository documents my participation in the **VLSI System Design (VSD) "RISC-V Reference SoC Tapeout Program"**, a comprehensive, hands-on journey through the full **System-on-Chip (SoC)** design flow using open-source tools.
The project focuses on building a RISC-V based SoC, implementing it using a complete open-source EDA toolchain, and generating a GDSII layout ready for fabrication.

ğŸ› ï¸ Tools & Technologies Used:
Category	Tools / Technologies
RTL Design & Simulation	Verilog, Icarus Verilog, GTKWave
Synthesis & Optimization	Yosys, ABC
Physical Design & PnR	OpenLane, Magic, TritonRoute
Physical Verification	KLayout, Netgen
Architecture & PDK	RISC-V ISA, Sky130 Process Design Kit

 ğŸš€ Project Highlights:
* âœ… **RTL Design:** Implemented a custom RISC-V based processor core in Verilog.
* ğŸ”„ **Synthesis & Optimization:** Transformed RTL into gate-level netlists using Yosys.
* ğŸ§± **Physical Design:** Performed floorplanning, placement, and routing using OpenLane.
* ğŸ“¦ **GDSII Generation:** Completed the design flow and generated the final GDSII layout using Magic and Sky130 PDK.
* ğŸ¤ **Large-Scale Collaboration:** Worked alongside 3500+ learners under the national-level VSD initiative.
* ğŸ“ **Learning Experience:** Gained real-world exposure to VLSI workflows using open-source tools.

 ğŸŒŸ Key Learnings:
* ğŸ“ Mastered the end-to-end VLSI flow: RTL â†’ Synthesis â†’ Physical Design â†’ GDSII.
* âš™ï¸ Understood RISC-V architecture fundamentals and how to design a minimal SoC.
* ğŸ” Learned how to debug using waveform analysis and verification tools.
* ğŸ“ Experienced timing analysis, DRC, LVS checks, and tapeout readiness.
* ğŸ”— Explored integration of digital design with physical constraints under the Sky130 PDK.

ğŸ“ Repository Structure:
ğŸ“¦ riscv-soc-tapeout/
 â”£ ğŸ“‚ src/              â†’ RTL (Verilog) design files
 â”£ ğŸ“‚ openlane/         â†’ OpenLane configuration and runs
 â”£ ğŸ“‚ gds/              â†’ Final layout files (GDSII)
 â”£ ğŸ“‚ reports/          â†’ DRC, LVS, timing, and synthesis reports
 â”£ ğŸ“‚ images/           â†’ Layout screenshots and block diagrams
 â”£ ğŸ“œ README.md         â†’ Documentation and overview
 â”— ğŸ“œ LICENSE           â†’ Open-source license file

ğŸ“Œ Significance of the Project:

1. Advancing Semiconductor Capabilities-
Participation in this program contributes to the growth and development of Indiaâ€™s semiconductor ecosystem, supporting the vision of self-reliance and technological advancement in VLSI design.

2. Open-Source Innovation-
   The use of a fully open-source EDA toolchain highlights the potential for collaborative, cost-effective innovation in chip designâ€”making advanced silicon design accessible to students, researchers, and startups.

3. Practical Experience=
   This project provided valuable hands-on exposure to the complete SoC design process, deepening my understanding of the RISC-V architecture and the complexities of RTL design, physical design, and tapeout preparation.

 ğŸ§¾ Conclusion:
This repository not only documents my technical journey through the **RISC-V Reference SoC Tapeout Program**, but also underscores the importance of **collaborative, open-source efforts** in advancing semiconductor design capabilities.
By leveraging tools like **Yosys**, **OpenLane**, and **Magic**, and contributing to a **nationwide, large-scale initiative**, this project showcases the **potential for innovation, education, and sustainable growth** in the field of **VLSI system design**â€”especially within the context of India's emerging semiconductor landscape.

ğŸ™ Acknowledgment:
Special thanks to Kunal Ghosh and the VLSI System Design (VSD) team for this learning opportunity.
Organization Info-
* ğŸ± GitHub: [https://github.com/kunalg123]
* ğŸŒ Website:[https://vsdiat.vlsisystemdesign.com/]

ğŸ“… Weekly Progress Tracker:
âœ… Week 0: Tools Setup
ğŸ”œ Week 1: Coming Soon
â³ Week 2: Upcoming

 ğŸ“¬ Connect with Me:
* ğŸ”— LinkedIn: \[https://www.linkedin.com/in/kaushik-barman-5b03b02a1?utm_source=share&utm_campaign=share_via&utm_content=profile&utm_medium=android_app]
* ğŸ± GitHub: [https://github.com/kaushikbarman574-max]

â­ If you found this project helpful or inspiring, consider giving it a star!




