
synthesis -f "lab3_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Fri Dec 06 03:43:45 2024


Command Line:  synthesis -f lab3_impl1_lattice.synproj -gui -msgset C:/lab3/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is CSBGA132.
The -d option is LCMXO2-4000HC.
Using package CSBGA132.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-4000HC

### Package : CSBGA132

### Speed   : 4

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Balanced
Top-level module name = traffic_lights.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.13/ispfpga/xo2c00/data (searchpath added)
-p C:/lab3/impl1 (searchpath added)
-p C:/lab3 (searchpath added)
VHDL library = work
VHDL design file = C:/lab3/traffic_light.vhd
NGD file = lab3_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
    <postMsg mid="35921504" type="Info"    dynamic="2" navigation="0" arg0="" arg1="C:/lab3/impl1"  />
Analyzing VHDL file c:/lab3/traffic_light.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/lab3/traffic_light.vhd(6): " arg1="traffic_lights" arg2="c:/lab3/traffic_light.vhd" arg3="6"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/lab3/traffic_light.vhd(26): " arg1="lights" arg2="c:/lab3/traffic_light.vhd" arg3="26"  />
unit traffic_lights is not yet analyzed. VHDL-1485
    <postMsg mid="35928037" type="Warning" dynamic="1" navigation="2" arg0="c:/lab3/traffic_light.vhd(128): " arg1="c:/lab3/traffic_light.vhd" arg2="128"  />
unit traffic_lights is not yet analyzed. VHDL-1485
c:/lab3/traffic_light.vhd(6): executing traffic_lights(lights)

    <postMsg mid="35928037" type="Warning" dynamic="1" navigation="2" arg0="c:/lab3/traffic_light.vhd(128): " arg1="c:/lab3/traffic_light.vhd" arg2="128"  />
    <postMsg mid="35921205" type="Warning" dynamic="3" navigation="2" arg0="c:/lab3/traffic_light.vhd(24): " arg1="traffic_lights" arg2="lights" arg3="c:/lab3/traffic_light.vhd" arg4="24"  />
Top module name (VHDL): traffic_lights
Last elaborated design is traffic_lights(lights)
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = traffic_lights.



    <postMsg mid="1009991" type="Warning" dynamic="1" navigation="0" arg0="c:/lab3/traffic_light.vhd(273): Latch all_time_3__I_0_i2 input is stuck at One&#xA;"  />
GSR instance connected to net n1420.
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="all_time_7__I_0_288"  />
Applying 200.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in traffic_lights_drc.log.
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
    209 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file lab3_impl1.ngd.

################### Begin Area Report (traffic_lights)######################
Number of register bits => 68 of 4635 (1 % )
CCU2D => 34
FD1P3IX => 13
FD1S1A => 4
FD1S1I => 3
FD1S1J => 1
FD1S3AX => 2
FD1S3IX => 45
GSR => 1
IB => 5
LUT4 => 68
OB => 22
PFUMX => 8
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk_c, loads : 60
  Net : all_time_7__N_25, loads : 8
Clock Enable Nets
Number of Clock Enables: 2
Top 2 highest fanout Clock Enables:
  Net : clk_c_enable_12, loads : 11
  Net : clk_c_enable_13, loads : 2
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : n1424, loads : 29
  Net : n1423, loads : 23
  Net : countdown_1, loads : 17
  Net : countdown_3, loads : 16
  Net : countdown_2, loads : 16
  Net : unit_0, loads : 15
  Net : countdown_4, loads : 12
  Net : cur_state_2, loads : 11
  Net : cur_state_0, loads : 11
  Net : clk_c_enable_12, loads : 11
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets all_time_7__N_25]        |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |  200.000 MHz|   86.423 MHz|    10 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 77.313  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.672  secs
--------------------------------------------------------------

map -a "MachXO2" -p LCMXO2-4000HC -t CSBGA132 -s 4 -oc Commercial   "lab3_impl1.ngd" -o "lab3_impl1_map.ncd" -pr "lab3_impl1.prf" -mp "lab3_impl1.mrp" -lpf "C:/lab3/impl1/lab3_impl1.lpf" -lpf "C:/lab3/lab3.lpf"  -c 0           
map:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: lab3_impl1.ngd
   Picdevice="LCMXO2-4000HC"

   Pictype="CSBGA132"

   Picspeed=4

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-4000HCCSBGA132, Performance used: 4.

    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/lab3/lab3.lpf(40): Semantic error in &quot;IOBUF PORT &quot;newp1&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="newp1" arg2="C:/lab3/lab3.lpf" arg3="40"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/lab3/lab3.lpf(41): Semantic error in &quot;IOBUF PORT &quot;newp2&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="newp2" arg2="C:/lab3/lab3.lpf" arg3="41"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/lab3/lab3.lpf(52): Semantic error in &quot;LOCATE COMP &quot;newp1&quot; SITE &quot;P12&quot; ;&quot;: " arg1="newp1" arg2="C:/lab3/lab3.lpf" arg3="52"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/lab3/lab3.lpf(53): Semantic error in &quot;LOCATE COMP &quot;newp2&quot; SITE &quot;M12&quot; ;&quot;: " arg1="newp2" arg2="C:/lab3/lab3.lpf" arg3="53"  />
Loading device for application map from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:     68 out of  4635 (1%)
      PFU registers:           68 out of  4320 (2%)
      PIO registers:            0 out of   315 (0%)
   Number of SLICEs:        70 out of  2160 (3%)
      SLICEs as Logic/ROM:     70 out of  2160 (3%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:         34 out of  2160 (2%)
   Number of LUT4s:        139 out of  4320 (3%)
      Number used as logic LUTs:         71
      Number used as distributed RAM:     0
      Number used as ripple logic:       68
      Number used as shift registers:     0
   Number of PIO sites used: 27 + 4(JTAG) out of 105 (30%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  2
     Net clk_c: 34 loads, 34 rising, 0 falling (Driver: PIO clk )
     Net all_time_7__N_25: 8 loads, 8 rising, 0 falling (Driver: i77_1_lut_2_lut )
   Number of Clock Enables:  2
     Net clk_c_enable_13: 1 loads, 1 LSLICEs
     Net clk_c_enable_12: 7 loads, 7 LSLICEs
   Number of LSRs:  9
     Net n162: 1 loads, 1 LSLICEs
     Net n1424: 12 loads, 12 LSLICEs
     Net n1719: 5 loads, 5 LSLICEs
     Net cur_state_1: 1 loads, 1 LSLICEs
     Net all_time_7__N_26: 1 loads, 1 LSLICEs
     Net cur_state_2: 1 loads, 1 LSLICEs
     Net n1162: 2 loads, 2 LSLICEs
     Net cur_state_0: 1 loads, 1 LSLICEs
     Net n1423: 12 loads, 12 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net n1424: 18 loads
     Net countdown_1: 17 loads
     Net countdown_2: 16 loads
     Net countdown_3: 16 loads
     Net unit_0: 15 loads
     Net n1423: 13 loads
     Net countdown_4: 12 loads
     Net cur_state_0: 11 loads
     Net cur_state_2: 11 loads
     Net cur_state_1: 8 loads
 

   Number of warnings:  4
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 50 MB

Dumping design to file lab3_impl1_map.ncd.

ncd2vdb "lab3_impl1_map.ncd" ".vdbs/lab3_impl1_map.vdb"

Loading device for application ncd2vdb from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.13/ispfpga.

trce -f "lab3_impl1.mt" -o "lab3_impl1.tw1" "lab3_impl1_map.ncd" "lab3_impl1.prf"
trce:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file lab3_impl1_map.ncd.
Design name: traffic_lights
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2
Fri Dec 06 03:43:47 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o lab3_impl1.tw1 -gui -msgset C:/lab3/promote.xml lab3_impl1_map.ncd lab3_impl1.prf 
Design file:     lab3_impl1_map.ncd
Preference file: lab3_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 444  Score: 44313170
Cumulative negative slack: 44313170

Constraints cover 2022 paths, 2 nets, and 402 connections (79.13% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2
Fri Dec 06 03:43:47 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o lab3_impl1.tw1 -gui -msgset C:/lab3/promote.xml lab3_impl1_map.ncd lab3_impl1.prf 
Design file:     lab3_impl1_map.ncd
Preference file: lab3_impl1.prf
Device,speed:    LCMXO2-4000HC,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2022 paths, 2 nets, and 402 connections (79.13% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 444 (setup), 0 (hold)
Score: 44313170 (setup), 0 (hold)
Cumulative negative slack: 44313170 (44313170+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 59 MB


ldbanno "lab3_impl1_map.ncd" -n Verilog -o "lab3_impl1_mapvo.vo" -w -neg
ldbanno: version Diamond (64-bit) 3.13.0.56.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Writing a Verilog netlist using the orca library type based on the lab3_impl1_map design file.


Loading design for application ldbanno from file lab3_impl1_map.ncd.
Design name: traffic_lights
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application ldbanno from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Converting design lab3_impl1_map.ncd into .ldb format.
Writing Verilog netlist to file lab3_impl1_mapvo.vo
Writing SDF timing to file lab3_impl1_mapvo.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 47 MB

ldbanno "lab3_impl1_map.ncd" -n VHDL -o "lab3_impl1_mapvho.vho" -w -neg
ldbanno: version Diamond (64-bit) 3.13.0.56.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Writing a VHDL netlist using the orca library type based on the lab3_impl1_map design file.


Loading design for application ldbanno from file lab3_impl1_map.ncd.
Design name: traffic_lights
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application ldbanno from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Converting design lab3_impl1_map.ncd into .ldb format.
    <postMsg mid="35400209" type="Warning" dynamic="3" navigation="0" arg0="DEFAULT" arg1="-1" arg2="Keyword"  />
    <postMsg mid="35400209" type="Warning" dynamic="3" navigation="0" arg0="ASSERT" arg1="-1" arg2="Keyword"  />
Writing VHDL netlist to file lab3_impl1_mapvho.vho
Writing SDF timing to file lab3_impl1_mapvho.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 47 MB

mpartrce -p "lab3_impl1.p2t" -f "lab3_impl1.p3t" -tf "lab3_impl1.pt" "lab3_impl1_map.ncd" "lab3_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "lab3_impl1_map.ncd"
Fri Dec 06 03:43:48 2024

PAR: Place And Route Diamond (64-bit) 3.13.0.56.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/lab3/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF:parASE=1 lab3_impl1_map.ncd lab3_impl1.dir/5_1.ncd lab3_impl1.prf
Preference file: lab3_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file lab3_impl1_map.ncd.
Design name: traffic_lights
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application par from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   27+4(JTAG)/280     11% used
                  27+4(JTAG)/105     30% bonded

   SLICE             70/2160          3% used

   GSR                1/1           100% used


Number of Signals: 228
Number of Connections: 508
    <postMsg mid="61001101" type="Warning" dynamic="0" navigation="0"  />

Pin Constraint Summary:
   27 out of 27 pins locked (100% locked).

The following 1 signal is selected to use the primary clock routing resources:
    clk_c (driver: clk, clk load #: 34)

    <postMsg mid="61061008" type="Warning" dynamic="5" navigation="0" arg0="clk_c" arg1="Primary" arg2="clk" arg3="C1" arg4="Primary"  />

The following 3 signals are selected to use the secondary clock routing resources:
    all_time_7__N_25 (driver: SLICE_45, clk load #: 8, sr load #: 0, ce load #: 0)
    n1424 (driver: SLICE_38, clk load #: 0, sr load #: 12, ce load #: 0)
    n1423 (driver: SLICE_39, clk load #: 0, sr load #: 12, ce load #: 0)

Signal n2344 is selected as Global Set/Reset.
Starting Placer Phase 0.
.........
Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
....
Placer score = 7667436.
Finished Placer Phase 1.  REAL time: 2 secs 

Starting Placer Phase 2.
.
Placer score =  7665183
Finished Placer Phase 2.  REAL time: 2 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  General PIO: 1 out of 280 (0%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Global Clocks:
  PRIMARY "clk_c" from comp "clk" on PIO site "C1 (PL4A)", clk load = 34
  SECONDARY "all_time_7__N_25" from F1 on comp "SLICE_45" on site "R3C14C", clk load = 8, ce load = 0, sr load = 0
  SECONDARY "n1424" from F1 on comp "SLICE_38" on site "R9C30A", clk load = 0, ce load = 0, sr load = 12
  SECONDARY "n1423" from F1 on comp "SLICE_39" on site "R3C14A", clk load = 0, ce load = 0, sr load = 12

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 3 out of 8 (37%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   27 + 4(JTAG) out of 280 (11.1%) PIO sites used.
   27 + 4(JTAG) out of 105 (29.5%) bonded PIO sites used.
   Number of PIO comps: 27; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+---------------+------------+-----------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref |
+----------+---------------+------------+-----------+
| 0        | 9 / 26 ( 34%) | 3.3V       | -         |
| 1        | 5 / 26 ( 19%) | 3.3V       | -         |
| 2        | 5 / 28 ( 17%) | 3.3V       | -         |
| 3        | 1 / 7 ( 14%)  | 3.3V       | -         |
| 4        | 3 / 8 ( 37%)  | 3.3V       | -         |
| 5        | 4 / 10 ( 40%) | 3.3V       | -         |
+----------+---------------+------------+-----------+

Total placer CPU time: 1 secs 

Dumping design to file lab3_impl1.dir/5_1.ncd.

0 connections routed; 508 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 3 secs 

Start NBR router at 03:43:51 12/06/24

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 03:43:51 12/06/24

Start NBR section for initial routing at 03:43:51 12/06/24
Level 1, iteration 1
3(0.00%) conflicts; 326(64.17%) untouched conns; 20929622 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -462.769ns/-20929.623ns; real time: 3 secs 
Level 2, iteration 1
15(0.01%) conflicts; 304(59.84%) untouched conns; 21252632 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -471.604ns/-21252.633ns; real time: 3 secs 
Level 3, iteration 1
5(0.00%) conflicts; 304(59.84%) untouched conns; 21266292 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -471.856ns/-21266.293ns; real time: 3 secs 
Level 4, iteration 1
7(0.00%) conflicts; 0(0.00%) untouched conn; 21517697 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -474.559ns/-21517.697ns; real time: 3 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 03:43:51 12/06/24
Level 4, iteration 1
7(0.00%) conflicts; 0(0.00%) untouched conn; 20951547 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -460.285ns/-20951.547ns; real time: 3 secs 
Level 4, iteration 2
7(0.00%) conflicts; 0(0.00%) untouched conn; 20951523 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -460.285ns/-20951.523ns; real time: 3 secs 
Level 4, iteration 3
6(0.00%) conflicts; 0(0.00%) untouched conn; 20955512 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -460.285ns/-20955.512ns; real time: 3 secs 
Level 4, iteration 4
5(0.00%) conflicts; 0(0.00%) untouched conn; 20955512 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -460.285ns/-20955.512ns; real time: 3 secs 
Level 4, iteration 5
4(0.00%) conflicts; 0(0.00%) untouched conn; 21231144 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -466.479ns/-21231.145ns; real time: 3 secs 
Level 4, iteration 6
2(0.00%) conflicts; 0(0.00%) untouched conn; 21231144 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -466.479ns/-21231.145ns; real time: 3 secs 
Level 4, iteration 7
1(0.00%) conflict; 0(0.00%) untouched conn; 21231813 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -466.479ns/-21231.814ns; real time: 3 secs 
Level 4, iteration 8
1(0.00%) conflict; 0(0.00%) untouched conn; 21231813 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -466.479ns/-21231.814ns; real time: 3 secs 
Level 4, iteration 9
1(0.00%) conflict; 0(0.00%) untouched conn; 21231813 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -466.479ns/-21231.814ns; real time: 3 secs 
Level 4, iteration 10
1(0.00%) conflict; 0(0.00%) untouched conn; 21231813 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -466.479ns/-21231.814ns; real time: 3 secs 
Level 4, iteration 11
1(0.00%) conflict; 0(0.00%) untouched conn; 21231813 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -466.479ns/-21231.814ns; real time: 3 secs 
Level 4, iteration 12
1(0.00%) conflict; 0(0.00%) untouched conn; 21231813 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -466.479ns/-21231.814ns; real time: 3 secs 
Level 4, iteration 13
1(0.00%) conflict; 0(0.00%) untouched conn; 21231813 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -466.479ns/-21231.814ns; real time: 3 secs 
Level 4, iteration 14
1(0.00%) conflict; 0(0.00%) untouched conn; 21231813 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -466.479ns/-21231.814ns; real time: 3 secs 
Level 4, iteration 15
1(0.00%) conflict; 0(0.00%) untouched conn; 21231813 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -466.479ns/-21231.814ns; real time: 3 secs 
Level 4, iteration 16
1(0.00%) conflict; 0(0.00%) untouched conn; 21231813 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -466.479ns/-21231.814ns; real time: 3 secs 
Level 4, iteration 17
1(0.00%) conflict; 0(0.00%) untouched conn; 21309002 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -468.208ns/-21309.003ns; real time: 3 secs 
Level 4, iteration 18
1(0.00%) conflict; 0(0.00%) untouched conn; 21309002 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -468.208ns/-21309.003ns; real time: 3 secs 
Level 4, iteration 19
1(0.00%) conflict; 0(0.00%) untouched conn; 21309002 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -468.208ns/-21309.003ns; real time: 3 secs 
Level 4, iteration 20
1(0.00%) conflict; 0(0.00%) untouched conn; 21309002 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -468.208ns/-21309.003ns; real time: 3 secs 
Level 4, iteration 21
0(0.00%) conflict; 0(0.00%) untouched conn; 21309289 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -468.208ns/-21309.289ns; real time: 3 secs 

Start NBR section for performance tuning (iteration 1) at 03:43:51 12/06/24
Level 4, iteration 1
2(0.00%) conflicts; 0(0.00%) untouched conn; 21125694 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -464.090ns/-21125.694ns; real time: 3 secs 
Level 4, iteration 2
1(0.00%) conflict; 0(0.00%) untouched conn; 21126220 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -464.090ns/-21126.221ns; real time: 3 secs 
Level 4, iteration 3
1(0.00%) conflict; 0(0.00%) untouched conn; 21126220 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -464.090ns/-21126.221ns; real time: 3 secs 
Level 4, iteration 4
1(0.00%) conflict; 0(0.00%) untouched conn; 21126220 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -464.090ns/-21126.221ns; real time: 3 secs 
Level 4, iteration 5
1(0.00%) conflict; 0(0.00%) untouched conn; 21126220 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -464.090ns/-21126.221ns; real time: 3 secs 
Level 4, iteration 6
1(0.00%) conflict; 0(0.00%) untouched conn; 21126220 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -464.090ns/-21126.221ns; real time: 3 secs 
Level 4, iteration 7
0(0.00%) conflict; 0(0.00%) untouched conn; 21284927 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -467.643ns/-21284.927ns; real time: 3 secs 
Level 4, iteration 8
0(0.00%) conflict; 0(0.00%) untouched conn; 21284927 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -467.643ns/-21284.927ns; real time: 3 secs 

Start NBR section for performance tuning (iteration 2) at 03:43:51 12/06/24
Level 4, iteration 1
1(0.00%) conflict; 0(0.00%) untouched conn; 21284503 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -467.643ns/-21284.503ns; real time: 3 secs 
Level 4, iteration 2
0(0.00%) conflict; 0(0.00%) untouched conn; 21284927 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -467.643ns/-21284.927ns; real time: 3 secs 

Start NBR section for re-routing at 03:43:51 12/06/24
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 21284927 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -467.643ns/-21284.927ns; real time: 3 secs 

Start NBR section for post-routing at 03:43:51 12/06/24

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 142 (27.95%)
  Estimated worst slack<setup> : -467.643ns
  Timing score<setup> : 65236500
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 3 secs 
Total REAL time: 4 secs 
Completely routed.
End of route.  508 routed (100.00%); 0 unrouted.

Hold time timing score: 41, hold timing errors: 31

Timing score: 65236500 

Dumping design to file lab3_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = -467.643
PAR_SUMMARY::Timing score<setup/<ns>> = 65236.500
PAR_SUMMARY::Worst  slack<hold /<ns>> = -1.486
PAR_SUMMARY::Timing score<hold /<ns>> = 41.024
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 3 secs 
Total REAL time to completion: 4 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "lab3_impl1.pt" -o "lab3_impl1.twr" "lab3_impl1.ncd" "lab3_impl1.prf"
trce:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file lab3_impl1.ncd.
Design name: traffic_lights
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2
Fri Dec 06 03:43:52 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o lab3_impl1.twr -gui -msgset C:/lab3/promote.xml lab3_impl1.ncd lab3_impl1.prf 
Design file:     lab3_impl1.ncd
Preference file: lab3_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 1020  Score: 65236500
Cumulative negative slack: 65236500

Constraints cover 2022 paths, 2 nets, and 403 connections (79.33% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2
Fri Dec 06 03:43:52 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o lab3_impl1.twr -gui -msgset C:/lab3/promote.xml lab3_impl1.ncd lab3_impl1.prf 
Design file:     lab3_impl1.ncd
Preference file: lab3_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 31  Score: 41024
Cumulative negative slack: 41024

Constraints cover 2022 paths, 2 nets, and 403 connections (79.33% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 1020 (setup), 31 (hold)
Score: 65236500 (setup), 41024 (hold)
Cumulative negative slack: 65277524 (65236500+41024)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 57 MB


iotiming  "lab3_impl1.ncd" "lab3_impl1.prf"
I/O Timing Report:
:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application iotiming from file lab3_impl1.ncd.
Design name: traffic_lights
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application iotiming from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: 4
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file lab3_impl1.ncd.
Design name: traffic_lights
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 5
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: 5
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file lab3_impl1.ncd.
Design name: traffic_lights
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 6
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: 6
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file lab3_impl1.ncd.
Design name: traffic_lights
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: M
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: M
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...
Done.

ibisgen "lab3_impl1.pad" "C:/lscc/diamond/3.13/cae_library/ibis/machxo2.ibs"   
IBIS Models Generator: Lattice Diamond (64-bit) 3.13.0.56.2

Fri Dec 06 03:43:54 2024

Comp: a_to_g0[0]
 Site: A11
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: a_to_g0[1]
 Site: B12
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: a_to_g0[2]
 Site: H2
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: a_to_g0[3]
 Site: H1
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: a_to_g0[4]
 Site: J1
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: a_to_g0[5]
 Site: B14
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: a_to_g0[6]
 Site: C12
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: a_to_g1[0]
 Site: B9
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: a_to_g1[1]
 Site: A9
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: a_to_g1[2]
 Site: E2
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: a_to_g1[3]
 Site: E1
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: a_to_g1[4]
 Site: F2
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: a_to_g1[5]
 Site: C11
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: a_to_g1[6]
 Site: A10
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: an0
 Site: C9
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: an1
 Site: A12
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: btn1
 Site: L14
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: btn2
 Site: M13
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: btn3
 Site: M14
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: btn4
 Site: N14
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: clk
 Site: C1
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: green1
 Site: N2
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: green2
 Site: N3
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: red1
 Site: M2
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: red2
 Site: M3
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: yellow1
 Site: P2
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: yellow2
 Site: P4
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Created design models.


Generating: C:\lab3\impl1\IBIS\lab3_impl1.ibs


    <postMsg mid="1191031" type="Info"    dynamic="0" navigation="0"  />

ldbanno "lab3_impl1.ncd" -n Verilog  -o "lab3_impl1_vo.vo"         -w -neg
ldbanno: version Diamond (64-bit) 3.13.0.56.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Writing a Verilog netlist using the orca library type based on the lab3_impl1 design file.


Loading design for application ldbanno from file lab3_impl1.ncd.
Design name: traffic_lights
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application ldbanno from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Converting design lab3_impl1.ncd into .ldb format.
Loading preferences from lab3_impl1.prf.
Writing Verilog netlist to file lab3_impl1_vo.vo
Writing SDF timing to file lab3_impl1_vo.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 51 MB

ldbanno "lab3_impl1.ncd" -n VHDL -o "lab3_impl1_vho.vho"         -w -neg 
ldbanno: version Diamond (64-bit) 3.13.0.56.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Writing a VHDL netlist using the orca library type based on the lab3_impl1 design file.


Loading design for application ldbanno from file lab3_impl1.ncd.
Design name: traffic_lights
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application ldbanno from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Converting design lab3_impl1.ncd into .ldb format.
Loading preferences from lab3_impl1.prf.
    <postMsg mid="35400209" type="Warning" dynamic="3" navigation="0" arg0="DEFAULT" arg1="-1" arg2="Keyword"  />
    <postMsg mid="35400209" type="Warning" dynamic="3" navigation="0" arg0="ASSERT" arg1="-1" arg2="Keyword"  />
Writing VHDL netlist to file lab3_impl1_vho.vho
Writing SDF timing to file lab3_impl1_vho.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 50 MB

tmcheck -par "lab3_impl1.par" 

bitgen -f "lab3_impl1.t2b" -w "lab3_impl1.ncd"  "lab3_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.13.0.56.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file lab3_impl1.ncd.
Design name: traffic_lights
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application Bitgen from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from lab3_impl1.prf.
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION *NOT* controlled by xo2c00.acd ###"  />
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION license_securityIP OK"  />

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.95.
 
Saving bit stream in "lab3_impl1.bit".
Total CPU Time: 2 secs 
Total REAL Time: 3 secs 
Peak Memory Usage: 272 MB

tmcheck -par "lab3_impl1.par" 

bitgen -f "lab3_impl1.t2b" -w "lab3_impl1.ncd"  -jedec "lab3_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.13.0.56.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file lab3_impl1.ncd.
Design name: traffic_lights
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application Bitgen from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from lab3_impl1.prf.
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION *NOT* controlled by xo2c00.acd ###"  />
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION license_securityIP OK"  />

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.95.
 
Saving bit stream in "lab3_impl1.jed".
 
===========
UFM Summary.
===========
UFM Size:        767 Pages (128*767 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory:  767 Pages (Page 0 to Page 766).
Initialized UFM Pages:                     0 Page.
 
=========
Padding summary
=========
Padded 697088 bits for this design


Total CPU Time: 2 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 272 MB
