
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 7.29

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: src_data[49] (input port clocked by clk)
Endpoint: result[49] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     1    1.81    0.00    0.00    3.00 v src_data[49] (in)
                                         src_data[49] (net)
                  0.00    0.00    3.00 v input78/A (BUF_X2)
     5   14.91    0.01    0.03    3.03 v input78/Z (BUF_X2)
                                         net78 (net)
                  0.01    0.00    3.03 v _1279_/A (INV_X1)
     1    1.77    0.01    0.01    3.04 ^ _1279_/ZN (INV_X1)
                                         _0575_ (net)
                  0.01    0.00    3.04 ^ _1284_/A1 (OAI22_X1)
     1    0.97    0.00    0.01    3.05 v _1284_/ZN (OAI22_X1)
                                         net206 (net)
                  0.00    0.00    3.05 v output206/A (BUF_X1)
     1    0.34    0.00    0.02    3.08 v output206/Z (BUF_X1)
                                         result[49] (net)
                  0.00    0.00    3.08 v result[49] (out)
                                  3.08   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -3.00   -3.00   output external delay
                                 -3.00   data required time
-----------------------------------------------------------------------------
                                 -3.00   data required time
                                 -3.08   data arrival time
-----------------------------------------------------------------------------
                                  6.08   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: osize_vec[2] (input port clocked by clk)
Endpoint: result[86] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     1   24.14    0.00    0.00    3.00 v osize_vec[2] (in)
                                         osize_vec[2] (net)
                  0.00    0.00    3.00 v input4/A (BUF_X32)
    81  162.75    0.00    0.02    3.02 v input4/Z (BUF_X32)
                                         net4 (net)
                  0.06    0.05    3.07 v wire408/A (BUF_X16)
    17  106.15    0.01    0.05    3.12 v wire408/Z (BUF_X16)
                                         net408 (net)
                  0.14    0.11    3.23 v wire407/A (BUF_X16)
     1   72.16    0.01    0.06    3.30 v wire407/Z (BUF_X16)
                                         net407 (net)
                  0.11    0.09    3.38 v wire406/A (BUF_X16)
     1  116.58    0.01    0.06    3.44 v wire406/Z (BUF_X16)
                                         net406 (net)
                  0.21    0.17    3.61 v wire405/A (BUF_X32)
    17   84.54    0.01    0.08    3.69 v wire405/Z (BUF_X32)
                                         net405 (net)
                  0.07    0.06    3.75 v wire404/A (BUF_X8)
     1   47.30    0.01    0.05    3.80 v wire404/Z (BUF_X8)
                                         net404 (net)
                  0.05    0.04    3.84 v wire403/A (BUF_X16)
    16   70.41    0.01    0.04    3.88 v wire403/Z (BUF_X16)
                                         net403 (net)
                  0.09    0.07    3.95 v _1510_/B2 (AOI22_X1)
     1    1.49    0.03    0.07    4.03 ^ _1510_/ZN (AOI22_X1)
                                         _0035_ (net)
                  0.03    0.00    4.03 ^ _1511_/A2 (AND2_X1)
     1    7.22    0.02    0.05    4.08 ^ _1511_/ZN (AND2_X1)
                                         _0036_ (net)
                  0.02    0.00    4.08 ^ _1512_/B1 (OAI22_X4)
     1   45.00    0.05    0.03    4.11 v _1512_/ZN (OAI22_X4)
                                         net247 (net)
                  0.07    0.04    4.15 v wire272/A (BUF_X16)
     1   40.27    0.01    0.05    4.20 v wire272/Z (BUF_X16)
                                         net272 (net)
                  0.04    0.03    4.23 v wire271/A (BUF_X16)
     1   65.14    0.01    0.04    4.26 v wire271/Z (BUF_X16)
                                         net271 (net)
                  0.09    0.07    4.33 v wire270/A (BUF_X32)
     1   64.43    0.01    0.05    4.38 v wire270/Z (BUF_X32)
                                         net270 (net)
                  0.08    0.07    4.45 v wire269/A (BUF_X32)
     1   76.29    0.01    0.05    4.50 v wire269/Z (BUF_X32)
                                         net269 (net)
                  0.11    0.09    4.59 v wire268/A (BUF_X32)
     1   40.77    0.01    0.05    4.64 v wire268/Z (BUF_X32)
                                         net268 (net)
                  0.04    0.03    4.67 v output247/A (BUF_X1)
     1    1.15    0.01    0.04    4.71 v output247/Z (BUF_X1)
                                         result[86] (net)
                  0.01    0.00    4.71 v result[86] (out)
                                  4.71   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                         -3.00   12.00   output external delay
                                 12.00   data required time
-----------------------------------------------------------------------------
                                 12.00   data required time
                                 -4.71   data arrival time
-----------------------------------------------------------------------------
                                  7.29   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: osize_vec[2] (input port clocked by clk)
Endpoint: result[86] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     1   24.14    0.00    0.00    3.00 v osize_vec[2] (in)
                                         osize_vec[2] (net)
                  0.00    0.00    3.00 v input4/A (BUF_X32)
    81  162.75    0.00    0.02    3.02 v input4/Z (BUF_X32)
                                         net4 (net)
                  0.06    0.05    3.07 v wire408/A (BUF_X16)
    17  106.15    0.01    0.05    3.12 v wire408/Z (BUF_X16)
                                         net408 (net)
                  0.14    0.11    3.23 v wire407/A (BUF_X16)
     1   72.16    0.01    0.06    3.30 v wire407/Z (BUF_X16)
                                         net407 (net)
                  0.11    0.09    3.38 v wire406/A (BUF_X16)
     1  116.58    0.01    0.06    3.44 v wire406/Z (BUF_X16)
                                         net406 (net)
                  0.21    0.17    3.61 v wire405/A (BUF_X32)
    17   84.54    0.01    0.08    3.69 v wire405/Z (BUF_X32)
                                         net405 (net)
                  0.07    0.06    3.75 v wire404/A (BUF_X8)
     1   47.30    0.01    0.05    3.80 v wire404/Z (BUF_X8)
                                         net404 (net)
                  0.05    0.04    3.84 v wire403/A (BUF_X16)
    16   70.41    0.01    0.04    3.88 v wire403/Z (BUF_X16)
                                         net403 (net)
                  0.09    0.07    3.95 v _1510_/B2 (AOI22_X1)
     1    1.49    0.03    0.07    4.03 ^ _1510_/ZN (AOI22_X1)
                                         _0035_ (net)
                  0.03    0.00    4.03 ^ _1511_/A2 (AND2_X1)
     1    7.22    0.02    0.05    4.08 ^ _1511_/ZN (AND2_X1)
                                         _0036_ (net)
                  0.02    0.00    4.08 ^ _1512_/B1 (OAI22_X4)
     1   45.00    0.05    0.03    4.11 v _1512_/ZN (OAI22_X4)
                                         net247 (net)
                  0.07    0.04    4.15 v wire272/A (BUF_X16)
     1   40.27    0.01    0.05    4.20 v wire272/Z (BUF_X16)
                                         net272 (net)
                  0.04    0.03    4.23 v wire271/A (BUF_X16)
     1   65.14    0.01    0.04    4.26 v wire271/Z (BUF_X16)
                                         net271 (net)
                  0.09    0.07    4.33 v wire270/A (BUF_X32)
     1   64.43    0.01    0.05    4.38 v wire270/Z (BUF_X32)
                                         net270 (net)
                  0.08    0.07    4.45 v wire269/A (BUF_X32)
     1   76.29    0.01    0.05    4.50 v wire269/Z (BUF_X32)
                                         net269 (net)
                  0.11    0.09    4.59 v wire268/A (BUF_X32)
     1   40.77    0.01    0.05    4.64 v wire268/Z (BUF_X32)
                                         net268 (net)
                  0.04    0.03    4.67 v output247/A (BUF_X1)
     1    1.15    0.01    0.04    4.71 v output247/Z (BUF_X1)
                                         result[86] (net)
                  0.01    0.00    4.71 v result[86] (out)
                                  4.71   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                         -3.00   12.00   output external delay
                                 12.00   data required time
-----------------------------------------------------------------------------
                                 12.00   data required time
                                 -4.71   data arrival time
-----------------------------------------------------------------------------
                                  7.29   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_1489_/ZN                              92.47  109.28  -16.81 (VIOLATED)


==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.09694240987300873

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4883

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
-16.81365203857422

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
92.46829986572266

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.1818

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 1

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
4.7118

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
7.2882

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
154.679740

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.95e-04   1.38e-04   2.06e-04   5.38e-04 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.95e-04   1.38e-04   2.06e-04   5.38e-04 100.0%
                          36.3%      25.6%      38.2%
