Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/Projetos_ISE/Porta_AND_3_In/tb_porta_and_isim_beh.exe -prj D:/Projetos_ISE/Porta_AND_3_In/tb_porta_and_beh.prj work.tb_porta_and 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/Projetos_ISE/Porta_AND_3_In/and_3_in.vhd" into library work
Parsing VHDL file "D:/Projetos_ISE/Porta_AND_3_In/tb_porta_and_3.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture arq of entity porta_and [porta_and_default]
Compiling architecture arq of entity tb_porta_and
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable D:/Projetos_ISE/Porta_AND_3_In/tb_porta_and_isim_beh.exe
Fuse Memory Usage: 28916 KB
Fuse CPU Usage: 718 ms
