Execute     source -notrace -encoding utf-8 C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 C:/AMD/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command     ap_source done; 0.159 sec.
INFO-FLOW: Workspace C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls opened at Sat Oct 18 12:57:46 +0200 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.183 sec.
Execute   apply_ini C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=FIR_HLS.cpp' from C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.file=FIR_HLS.cpp' from C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg(7)
Execute     add_files C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_HLS.cpp 
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_HLS.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=FIR_HLS.h' from C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=FIR_HLS.h' from C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg(8)
Execute     add_files C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_HLS.h 
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_HLS.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/HLS-multirate-DSP/Matlab/FIR_normal_HLS.h' from C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/HLS-multirate-DSP/Matlab/FIR_normal_HLS.h' from C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg(9)
Execute     add_files C:/HLS-multirate-DSP/Matlab/FIR_normal_HLS.h 
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/Matlab/FIR_normal_HLS.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=FIR_HLS_TB.cpp' from C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=FIR_HLS_TB.cpp' from C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg(10)
Execute     add_files -tb C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_HLS_TB.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_HLS_TB.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/HLS-multirate-DSP/Matlab/TS_HLS_normal.dat' from C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/HLS-multirate-DSP/Matlab/TS_HLS_normal.dat' from C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg(11)
Execute     add_files -tb C:/HLS-multirate-DSP/Matlab/TS_HLS_normal.dat 
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/Matlab/TS_HLS_normal.dat' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/HLS-multirate-DSP/Matlab/TS_HLS_normal.res' from C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/HLS-multirate-DSP/Matlab/TS_HLS_normal.res' from C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg(12)
Execute     add_files -tb C:/HLS-multirate-DSP/Matlab/TS_HLS_normal.res 
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/Matlab/TS_HLS_normal.res' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=FIR_HLS' from C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.top=FIR_HLS' from C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg(13)
Execute     set_top FIR_HLS 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xck26-sfvc784-2LV-c' from C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xck26-sfvc784-2LV-c' from C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg(1)
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: C:/AMD/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/AMD/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 2.317 sec.
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.103 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.466 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 2.511 sec.
Execute   apply_ini C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/config.cmdline 
Execute   ::AP::init_summary_file csynth 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.059 seconds; current allocated memory: 273.051 MB.
Execute       set_directive_top FIR_HLS -name=FIR_HLS 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file 'FIR_HLS.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling FIR_HLS.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang FIR_HLS.cpp -foptimization-record-file=C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/AMD/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/AMD/Vitis/2024.2/common/technology/autopilot -I C:/AMD/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.pp.0.cpp {-hls-platform-db-name=C:/AMD/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.cpp.clang.out.log 2> C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.pp.0.cpp {-hls-platform-db-name=C:/AMD/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/clang.out.log 2> C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/.systemc_flag -fix-errors C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.788 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/all.directive.json -fix-errors C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.998 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.424 sec.
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/AMD/Vitis/2024.2/common/technology/autopilot -I C:/AMD/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.bc {-hls-platform-db-name=C:/AMD/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.pp.0.cpp.clang.out.log 2> C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.917 seconds; current allocated memory: 275.871 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.g.ld.0.bc -args  "C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.g.bc"  
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.g.bc -o C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.g.ld.0.bc > C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.g.ld.1.lower.bc -args C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.g.ld.1.lower.bc > C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.103 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.g.ld.2.m1.bc -args C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/AMD/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/AMD/Vitis/2024.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/AMD/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/AMD/Vitis/2024.2/win64/lib/libhlsmc++_39.bc -o C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.g.ld.2.m1.bc > C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 2.116 sec.
Execute       run_link_or_opt -opt -out C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.g.ld.3.fpc.bc -args C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=FIR_HLS -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=FIR_HLS -reflow-float-conversion -o C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.g.ld.3.fpc.bc > C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.988 sec.
Execute       run_link_or_opt -out C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.g.ld.4.m2.bc -args C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/AMD/Vitis/2024.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/AMD/Vitis/2024.2/win64/lib/libfloatconversion_39.bc -o C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.g.ld.4.m2.bc > C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.g.ld.5.gdce.bc -args C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=FIR_HLS 
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=FIR_HLS -o C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.g.ld.5.gdce.bc > C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=FIR_HLS -mllvm -hls-db-dir -mllvm C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.g.ld.5.gdce.bc -o C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/AMD/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c 2> C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 595 Compile/Link C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 595 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 12,937 Unroll/Inline (step 1) C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 12,937 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,153 Unroll/Inline (step 2) C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,153 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,148 Unroll/Inline (step 3) C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,148 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,148 Unroll/Inline (step 4) C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,148 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,960 Array/Struct (step 1) C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,960 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,960 Array/Struct (step 2) C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,960 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,960 Array/Struct (step 3) C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,960 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,960 Array/Struct (step 4) C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,960 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,960 Array/Struct (step 5) C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,960 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,960 Performance (step 1) C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,960 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,960 Performance (step 2) C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,960 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,960 Performance (step 3) C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,960 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,960 Performance (step 4) C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,960 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,962 HW Transforms (step 1) C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,962 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,968 HW Transforms (step 2) C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,968 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_33_2' is marked as complete unroll implied by the pipeline pragma (FIR_HLS.cpp:33:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_29_1' is marked as complete unroll implied by the pipeline pragma (FIR_HLS.cpp:29:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_2' (FIR_HLS.cpp:33:19) in function 'FIR_filter' completely with a factor of 391 (FIR_HLS.cpp:20:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_29_1' (FIR_HLS.cpp:29:19) in function 'FIR_filter' completely with a factor of 392 (FIR_HLS.cpp:20:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_filter_FIR' due to pipeline pragma (c:/HLS-multirate-DSP/Matlab/FIR_normal_HLS.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL12H_filter_FIR': Complete partitioning on dimension 1. (c:/HLS-multirate-DSP/Matlab/FIR_normal_HLS.h:18:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 14.038 seconds; current allocated memory: 278.047 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 278.047 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top FIR_HLS -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.g.0.bc -o C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.281 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 284.176 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.g.1.bc -o C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.138 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.g.2.prechk.bc -o C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 285.867 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.g.1.bc to C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.o.1.bc -o C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.401 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.o.1.tmp.bc -o C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'FIR_filter' (FIR_HLS.cpp:20:42)...199 expression(s) balanced.
Command         transform done; 0.13 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.535 seconds; current allocated memory: 308.621 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.o.2.bc -o C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
Command         transform done; 0.539 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.o.3.bc -o C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.134 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.674 seconds; current allocated memory: 316.199 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.693 sec.
Command     elaborate done; 22.679 sec.
Execute     ap_eval exec zip -j C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.167 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'FIR_HLS' ...
Execute       ap_set_top_model FIR_HLS 
Execute       get_model_list FIR_HLS -filter all-wo-channel -topdown 
Execute       preproc_iomode -model FIR_HLS 
Execute       preproc_iomode -model FIR_filter 
Execute       create_clock 
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       get_model_list FIR_HLS -filter all-wo-channel 
INFO-FLOW: Model list for configure: FIR_filter FIR_HLS
INFO-FLOW: Configuring Module : FIR_filter ...
Execute       set_default_model FIR_filter 
Execute       apply_spec_resource_limit FIR_filter 
INFO-FLOW: Configuring Module : FIR_HLS ...
Execute       set_default_model FIR_HLS 
Execute       apply_spec_resource_limit FIR_HLS 
INFO-FLOW: Model list for preprocess: FIR_filter FIR_HLS
INFO-FLOW: Preprocessing Module: FIR_filter ...
Execute       set_default_model FIR_filter 
Execute       cdfg_preprocess -model FIR_filter 
Command       cdfg_preprocess done; 0.355 sec.
Execute       rtl_gen_preprocess FIR_filter 
INFO-FLOW: Preprocessing Module: FIR_HLS ...
Execute       set_default_model FIR_HLS 
Execute       cdfg_preprocess -model FIR_HLS 
Execute       rtl_gen_preprocess FIR_HLS 
INFO-FLOW: Model list for synthesis: FIR_filter FIR_HLS
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FIR_filter 
Execute       schedule -model FIR_filter 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp438) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp428) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp420) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp412) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp408) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp384) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp380) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp372) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp346) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp344) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp336) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp322) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp316) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp314) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp306) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp302) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp176) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp154) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp130) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'FIR_filter'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, function 'FIR_filter'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.103 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.698 seconds; current allocated memory: 335.969 MB.
Execute       syn_report -verbosereport -o C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_filter.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.193 sec.
Execute       db_write -o C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_filter.sched.adb -f 
Command       db_write done; 0.408 sec.
INFO-FLOW: Finish scheduling FIR_filter.
Execute       set_default_model FIR_filter 
Execute       bind -model FIR_filter 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.555 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.156 seconds; current allocated memory: 337.023 MB.
Execute       syn_report -verbosereport -o C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_filter.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.338 sec.
Execute       db_write -o C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_filter.bind.adb -f 
Command       db_write done; 0.531 sec.
INFO-FLOW: Finish binding FIR_filter.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FIR_HLS 
Execute       schedule -model FIR_HLS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.967 seconds; current allocated memory: 337.121 MB.
Execute       syn_report -verbosereport -o C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.sched.adb -f 
INFO-FLOW: Finish scheduling FIR_HLS.
Execute       set_default_model FIR_HLS 
Execute       bind -model FIR_HLS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.132 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 337.195 MB.
Execute       syn_report -verbosereport -o C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.101 sec.
Execute       db_write -o C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.bind.adb -f 
INFO-FLOW: Finish binding FIR_HLS.
Execute       get_model_list FIR_HLS -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess FIR_filter 
Execute       rtl_gen_preprocess FIR_HLS 
INFO-FLOW: Model list for RTL generation: FIR_filter FIR_HLS
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model FIR_filter -top_prefix FIR_HLS_ -sub_prefix FIR_HLS_ -mg_file C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_filter.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_390' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_389' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_388' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_387' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_386' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_385' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_384' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_383' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_382' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_381' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_380' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_379' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_378' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_377' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_376' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_375' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_373' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_372' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_371' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_370' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_369' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_368' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_367' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_365' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_364' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_363' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_362' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_361' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_360' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_359' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_358' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_357' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_356' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_355' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_354' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_353' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_352' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_351' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_350' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_349' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_348' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_347' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_346' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_345' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_344' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_343' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_342' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_341' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_340' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_339' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_338' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_337' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_336' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_335' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_334' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_333' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_332' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_331' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_330' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_329' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_328' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_327' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_326' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_325' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_324' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_323' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_322' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_321' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_320' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_319' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_318' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_317' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_316' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_315' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_314' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_313' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_312' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_311' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_310' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_309' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_308' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_307' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_306' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_305' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_304' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_303' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_302' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_301' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_300' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_299' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_298' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_297' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_296' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_295' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_294' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_293' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_292' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_291' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_290' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_289' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_288' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_287' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_286' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_285' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_284' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_283' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_282' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_281' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_280' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_279' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_278' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_277' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_276' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_275' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_274' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_273' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_272' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_271' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_270' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_269' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_268' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_267' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_266' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_265' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_264' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_263' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_262' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_261' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_260' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_259' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_258' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_257' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_256' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_255' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_254' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_253' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_252' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_251' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_250' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_249' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_248' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_247' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_246' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_245' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_244' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_243' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_242' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_241' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_240' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_239' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_238' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_237' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_236' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_235' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_234' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_233' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_232' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_231' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_230' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_229' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_228' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_227' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_226' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_225' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_224' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_223' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_222' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_221' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_220' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_219' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_218' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_217' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_216' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_215' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_214' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_213' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_212' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_211' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_210' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_209' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_208' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_207' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_206' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_205' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_204' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_203' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_202' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_201' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_200' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_199' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_198' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_197' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_196' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_195' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_194' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_193' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_192' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_191' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_190' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_189' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_188' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_187' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_186' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_185' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_184' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_183' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_182' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_181' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_180' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_179' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_178' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_177' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_176' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_175' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_174' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_173' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_172' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_171' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_170' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_169' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_168' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_167' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_166' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_165' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_164' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_163' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_162' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_161' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_160' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_159' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_158' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_157' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_156' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_155' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_154' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_153' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_152' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_151' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_150' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_149' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_148' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_147' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_146' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_145' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_144' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_143' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_142' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_141' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_140' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_139' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_138' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_137' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_136' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_135' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_134' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_133' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_132' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_131' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_130' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_366' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL12H_filter_FIR_374' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FIR_filter' pipeline 'FIR_filter' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'FIR_filter' is 6240 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_10s_27_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_11ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_11s_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_11s_28_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_12ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_6ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_7ns_25_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_7s_24_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_8ns_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_8ns_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_9ns_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_9s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_17s_17s_8s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_17s_18s_5ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_17s_18s_6ns_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmul_sub_16s_16s_13ns_18s_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_10ns_27s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_10ns_29s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_10s_26s_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_10s_27s_27_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_10s_28s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_11s_27s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_11s_28s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_12ns_30s_30_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_12ns_30s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_5ns_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_6ns_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_6ns_25s_25_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_7ns_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_7ns_25s_25_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_7ns_26s_26_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_7s_21s_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_8ns_19s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_8ns_24s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_8ns_25s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_8ns_26s_26_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_8ns_27s_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_8ns_28s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_8s_24s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_8s_25s_25_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_8s_25s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_8s_26s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_8s_27s_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_9ns_26s_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_9ns_27s_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_9ns_28s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_9s_25s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_9s_26s_26_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_9s_26s_27_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_9s_27s_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_9s_31s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_17s_17s_6ns_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_17s_17s_6s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_17s_17s_7s_24s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_17s_17s_8s_23s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_17s_17s_8s_31s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_17s_18s_6ns_26s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_18s_16s_7ns_25s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_18s_18s_6ns_26ns_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_19s_16s_5ns_21s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_submuladd_18s_16s_4ns_21s_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_submuladd_18s_16s_4ns_23s_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_submuladd_18s_16s_5ns_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_submuladd_19s_16s_5ns_23s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_submuladd_19s_16s_6ns_25s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_18s_6ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_18s_9ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_19s_7ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR_filter'.
Command       create_rtl_model done; 19.225 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 19.449 seconds; current allocated memory: 352.234 MB.
Execute       source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.rtl_wrap.cfg.tcl 
Execute       gen_rtl FIR_filter -style xilinx -f -lang vhdl -o C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/vhdl/FIR_HLS_FIR_filter 
Execute       gen_rtl FIR_filter -style xilinx -f -lang vlog -o C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/verilog/FIR_HLS_FIR_filter 
Execute       syn_report -csynth -model FIR_filter -o C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/FIR_filter_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.124 sec.
Execute       syn_report -rtlxml -model FIR_filter -o C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/FIR_filter_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model FIR_filter -o C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_filter.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.217 sec.
Execute       db_write -model FIR_filter -f -o C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_filter.adb 
Command       db_write done; 0.427 sec.
Execute       db_write -model FIR_filter -bindview -o C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info FIR_filter -p C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db -o C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_filter 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model FIR_HLS -top_prefix  -sub_prefix FIR_HLS_ -mg_file C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'FIR_HLS/input_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FIR_HLS/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'FIR_HLS' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR_HLS'.
Command       create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 2 seconds. Elapsed time: 3.611 seconds; current allocated memory: 384.898 MB.
Execute       source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.rtl_wrap.cfg.tcl 
Execute       gen_rtl FIR_HLS -istop -style xilinx -f -lang vhdl -o C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/vhdl/FIR_HLS 
Execute       gen_rtl FIR_HLS -istop -style xilinx -f -lang vlog -o C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/verilog/FIR_HLS 
Execute       syn_report -csynth -model FIR_HLS -o C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/FIR_HLS_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model FIR_HLS -o C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/FIR_HLS_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model FIR_HLS -o C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model FIR_HLS -f -o C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.adb 
Execute       db_write -model FIR_HLS -bindview -o C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info FIR_HLS -p C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db -o C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS 
Execute       export_constraint_db -f -tool general -o C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.constraint.tcl 
Execute       syn_report -designview -model FIR_HLS -o C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.design.xml 
Execute       syn_report -csynthDesign -model FIR_HLS -o C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/csynth.rpt -MHOut C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -wcfg -model FIR_HLS -o C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model FIR_HLS -o C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.protoinst 
Execute       sc_get_clocks FIR_HLS 
Execute       sc_get_portdomain FIR_HLS 
INFO-FLOW: Model list for RTL component generation: FIR_filter FIR_HLS
INFO-FLOW: Handling components in module [FIR_filter] ... 
Execute       source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_filter.compgen.tcl 
INFO-FLOW: Found component FIR_HLS_mul_19s_7ns_26_1_1.
INFO-FLOW: Append model FIR_HLS_mul_19s_7ns_26_1_1
INFO-FLOW: Found component FIR_HLS_mul_18s_9ns_26_1_1.
INFO-FLOW: Append model FIR_HLS_mul_18s_9ns_26_1_1
INFO-FLOW: Found component FIR_HLS_mul_18s_6ns_24_1_1.
INFO-FLOW: Append model FIR_HLS_mul_18s_6ns_24_1_1
INFO-FLOW: Found component FIR_HLS_ama_addmuladd_19s_16s_5ns_21s_24_4_1.
INFO-FLOW: Append model FIR_HLS_ama_addmuladd_19s_16s_5ns_21s_24_4_1
INFO-FLOW: Found component FIR_HLS_ama_submuladd_19s_16s_6ns_25s_26_4_1.
INFO-FLOW: Append model FIR_HLS_ama_submuladd_19s_16s_6ns_25s_26_4_1
INFO-FLOW: Found component FIR_HLS_ama_addmuladd_17s_18s_6ns_26s_26_4_1.
INFO-FLOW: Append model FIR_HLS_ama_addmuladd_17s_18s_6ns_26s_26_4_1
INFO-FLOW: Found component FIR_HLS_ama_submuladd_19s_16s_5ns_23s_24_4_1.
INFO-FLOW: Append model FIR_HLS_ama_submuladd_19s_16s_5ns_23s_24_4_1
INFO-FLOW: Found component FIR_HLS_am_addmul_17s_18s_5ns_24_4_1.
INFO-FLOW: Append model FIR_HLS_am_addmul_17s_18s_5ns_24_4_1
INFO-FLOW: Found component FIR_HLS_am_addmul_17s_18s_6ns_26_4_1.
INFO-FLOW: Append model FIR_HLS_am_addmul_17s_18s_6ns_26_4_1
INFO-FLOW: Found component FIR_HLS_ama_addmuladd_17s_17s_8s_23s_25_4_1.
INFO-FLOW: Append model FIR_HLS_ama_addmuladd_17s_17s_8s_23s_25_4_1
INFO-FLOW: Found component FIR_HLS_am_addmul_17s_17s_8s_26_4_1.
INFO-FLOW: Append model FIR_HLS_am_addmul_17s_17s_8s_26_4_1
INFO-FLOW: Found component FIR_HLS_ama_addmuladd_18s_16s_7ns_25s_26_4_1.
INFO-FLOW: Append model FIR_HLS_ama_addmuladd_18s_16s_7ns_25s_26_4_1
INFO-FLOW: Found component FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1.
INFO-FLOW: Append model FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1
INFO-FLOW: Found component FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1.
INFO-FLOW: Append model FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1
INFO-FLOW: Found component FIR_HLS_ama_submuladd_18s_16s_4ns_23s_23_4_1.
INFO-FLOW: Append model FIR_HLS_ama_submuladd_18s_16s_4ns_23s_23_4_1
INFO-FLOW: Found component FIR_HLS_ama_submuladd_18s_16s_4ns_21s_22_4_1.
INFO-FLOW: Append model FIR_HLS_ama_submuladd_18s_16s_4ns_21s_22_4_1
INFO-FLOW: Found component FIR_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1.
INFO-FLOW: Append model FIR_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1
INFO-FLOW: Found component FIR_HLS_ama_addmul_sub_16s_16s_13ns_18s_30_4_1.
INFO-FLOW: Append model FIR_HLS_ama_addmul_sub_16s_16s_13ns_18s_30_4_1
INFO-FLOW: Found component FIR_HLS_am_addmul_16s_16s_12ns_30_4_1.
INFO-FLOW: Append model FIR_HLS_am_addmul_16s_16s_12ns_30_4_1
INFO-FLOW: Found component FIR_HLS_am_addmul_16s_16s_11ns_29_4_1.
INFO-FLOW: Append model FIR_HLS_am_addmul_16s_16s_11ns_29_4_1
INFO-FLOW: Found component FIR_HLS_am_addmul_16s_16s_11s_28_4_1.
INFO-FLOW: Append model FIR_HLS_am_addmul_16s_16s_11s_28_4_1
INFO-FLOW: Found component FIR_HLS_am_addmul_16s_16s_11s_27_4_1.
INFO-FLOW: Append model FIR_HLS_am_addmul_16s_16s_11s_27_4_1
INFO-FLOW: Found component FIR_HLS_ama_addmuladd_16s_16s_8ns_19s_25_4_1.
INFO-FLOW: Append model FIR_HLS_ama_addmuladd_16s_16s_8ns_19s_25_4_1
INFO-FLOW: Found component FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1.
INFO-FLOW: Append model FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1
INFO-FLOW: Found component FIR_HLS_am_addmul_16s_16s_9ns_27_4_1.
INFO-FLOW: Append model FIR_HLS_am_addmul_16s_16s_9ns_27_4_1
INFO-FLOW: Found component FIR_HLS_am_addmul_16s_16s_10s_27_4_1.
INFO-FLOW: Append model FIR_HLS_am_addmul_16s_16s_10s_27_4_1
INFO-FLOW: Found component FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1.
INFO-FLOW: Append model FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1
INFO-FLOW: Found component FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1.
INFO-FLOW: Append model FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1
INFO-FLOW: Found component FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1.
INFO-FLOW: Append model FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1
INFO-FLOW: Found component FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1.
INFO-FLOW: Append model FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1
INFO-FLOW: Found component FIR_HLS_am_addmul_16s_16s_9s_26_4_1.
INFO-FLOW: Append model FIR_HLS_am_addmul_16s_16s_9s_26_4_1
INFO-FLOW: Found component FIR_HLS_am_addmul_16s_16s_8ns_26_4_1.
INFO-FLOW: Append model FIR_HLS_am_addmul_16s_16s_8ns_26_4_1
INFO-FLOW: Found component FIR_HLS_am_addmul_16s_16s_8ns_25_4_1.
INFO-FLOW: Append model FIR_HLS_am_addmul_16s_16s_8ns_25_4_1
INFO-FLOW: Found component FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1.
INFO-FLOW: Append model FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1
INFO-FLOW: Found component FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1.
INFO-FLOW: Append model FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1
INFO-FLOW: Found component FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1.
INFO-FLOW: Append model FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1
INFO-FLOW: Found component FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1.
INFO-FLOW: Append model FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1
INFO-FLOW: Found component FIR_HLS_am_addmul_16s_16s_7ns_25_4_1.
INFO-FLOW: Append model FIR_HLS_am_addmul_16s_16s_7ns_25_4_1
INFO-FLOW: Found component FIR_HLS_am_addmul_16s_16s_7s_24_4_1.
INFO-FLOW: Append model FIR_HLS_am_addmul_16s_16s_7s_24_4_1
INFO-FLOW: Found component FIR_HLS_ama_addmuladd_16s_16s_7s_21s_23_4_1.
INFO-FLOW: Append model FIR_HLS_ama_addmuladd_16s_16s_7s_21s_23_4_1
INFO-FLOW: Found component FIR_HLS_am_addmul_16s_16s_6ns_24_4_1.
INFO-FLOW: Append model FIR_HLS_am_addmul_16s_16s_6ns_24_4_1
INFO-FLOW: Found component FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1.
INFO-FLOW: Append model FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1
INFO-FLOW: Found component FIR_HLS_ama_addmuladd_17s_17s_6s_24s_24_4_1.
INFO-FLOW: Append model FIR_HLS_ama_addmuladd_17s_17s_6s_24s_24_4_1
INFO-FLOW: Found component FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1.
INFO-FLOW: Append model FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1
INFO-FLOW: Found component FIR_HLS_ama_addmuladd_16s_16s_10ns_29s_29_4_1.
INFO-FLOW: Append model FIR_HLS_ama_addmuladd_16s_16s_10ns_29s_29_4_1
INFO-FLOW: Found component FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1.
INFO-FLOW: Append model FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1
INFO-FLOW: Found component FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1.
INFO-FLOW: Append model FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1
INFO-FLOW: Found component FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.
INFO-FLOW: Append model FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1
INFO-FLOW: Found component FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1.
INFO-FLOW: Append model FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1
INFO-FLOW: Found component FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1.
INFO-FLOW: Append model FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1
INFO-FLOW: Found component FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1.
INFO-FLOW: Append model FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1
INFO-FLOW: Found component FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1.
INFO-FLOW: Append model FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1
INFO-FLOW: Found component FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1.
INFO-FLOW: Append model FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1
INFO-FLOW: Found component FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1.
INFO-FLOW: Append model FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1
INFO-FLOW: Found component FIR_HLS_ama_addmuladd_16s_16s_8s_27s_27_4_1.
INFO-FLOW: Append model FIR_HLS_ama_addmuladd_16s_16s_8s_27s_27_4_1
INFO-FLOW: Found component FIR_HLS_ama_addmuladd_16s_16s_8s_25s_26_4_1.
INFO-FLOW: Append model FIR_HLS_ama_addmuladd_16s_16s_8s_25s_26_4_1
INFO-FLOW: Found component FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1.
INFO-FLOW: Append model FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1
INFO-FLOW: Found component FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1.
INFO-FLOW: Append model FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1
INFO-FLOW: Found component FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_24_4_1.
INFO-FLOW: Append model FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_24_4_1
INFO-FLOW: Found component FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1.
INFO-FLOW: Append model FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1
INFO-FLOW: Found component FIR_HLS_ama_addmuladd_16s_16s_5ns_24s_24_4_1.
INFO-FLOW: Append model FIR_HLS_ama_addmuladd_16s_16s_5ns_24s_24_4_1
INFO-FLOW: Found component FIR_HLS_ama_addmuladd_18s_18s_6ns_26ns_26_4_1.
INFO-FLOW: Append model FIR_HLS_ama_addmuladd_18s_18s_6ns_26ns_26_4_1
INFO-FLOW: Found component FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1.
INFO-FLOW: Append model FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1
INFO-FLOW: Found component FIR_HLS_ama_addmuladd_16s_16s_8ns_28s_28_4_1.
INFO-FLOW: Append model FIR_HLS_ama_addmuladd_16s_16s_8ns_28s_28_4_1
INFO-FLOW: Found component FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1.
INFO-FLOW: Append model FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1
INFO-FLOW: Found component FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1.
INFO-FLOW: Append model FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1
INFO-FLOW: Found component FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1.
INFO-FLOW: Append model FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1
INFO-FLOW: Found component FIR_HLS_ama_addmuladd_17s_17s_8s_31s_31_4_1.
INFO-FLOW: Append model FIR_HLS_ama_addmuladd_17s_17s_8s_31s_31_4_1
INFO-FLOW: Handling components in module [FIR_HLS] ... 
Execute       source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.compgen.tcl 
INFO-FLOW: Found component FIR_HLS_regslice_both.
INFO-FLOW: Append model FIR_HLS_regslice_both
INFO-FLOW: Found component FIR_HLS_regslice_both.
INFO-FLOW: Append model FIR_HLS_regslice_both
INFO-FLOW: Append model FIR_filter
INFO-FLOW: Append model FIR_HLS
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: FIR_HLS_mul_19s_7ns_26_1_1 FIR_HLS_mul_18s_9ns_26_1_1 FIR_HLS_mul_18s_6ns_24_1_1 FIR_HLS_ama_addmuladd_19s_16s_5ns_21s_24_4_1 FIR_HLS_ama_submuladd_19s_16s_6ns_25s_26_4_1 FIR_HLS_ama_addmuladd_17s_18s_6ns_26s_26_4_1 FIR_HLS_ama_submuladd_19s_16s_5ns_23s_24_4_1 FIR_HLS_am_addmul_17s_18s_5ns_24_4_1 FIR_HLS_am_addmul_17s_18s_6ns_26_4_1 FIR_HLS_ama_addmuladd_17s_17s_8s_23s_25_4_1 FIR_HLS_am_addmul_17s_17s_8s_26_4_1 FIR_HLS_ama_addmuladd_18s_16s_7ns_25s_26_4_1 FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1 FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1 FIR_HLS_ama_submuladd_18s_16s_4ns_23s_23_4_1 FIR_HLS_ama_submuladd_18s_16s_4ns_21s_22_4_1 FIR_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1 FIR_HLS_ama_addmul_sub_16s_16s_13ns_18s_30_4_1 FIR_HLS_am_addmul_16s_16s_12ns_30_4_1 FIR_HLS_am_addmul_16s_16s_11ns_29_4_1 FIR_HLS_am_addmul_16s_16s_11s_28_4_1 FIR_HLS_am_addmul_16s_16s_11s_27_4_1 FIR_HLS_ama_addmuladd_16s_16s_8ns_19s_25_4_1 FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1 FIR_HLS_am_addmul_16s_16s_9ns_27_4_1 FIR_HLS_am_addmul_16s_16s_10s_27_4_1 FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1 FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1 FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1 FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1 FIR_HLS_am_addmul_16s_16s_9s_26_4_1 FIR_HLS_am_addmul_16s_16s_8ns_26_4_1 FIR_HLS_am_addmul_16s_16s_8ns_25_4_1 FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1 FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1 FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1 FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1 FIR_HLS_am_addmul_16s_16s_7ns_25_4_1 FIR_HLS_am_addmul_16s_16s_7s_24_4_1 FIR_HLS_ama_addmuladd_16s_16s_7s_21s_23_4_1 FIR_HLS_am_addmul_16s_16s_6ns_24_4_1 FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1 FIR_HLS_ama_addmuladd_17s_17s_6s_24s_24_4_1 FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1 FIR_HLS_ama_addmuladd_16s_16s_10ns_29s_29_4_1 FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1 FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1 FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1 FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1 FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1 FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1 FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1 FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1 FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1 FIR_HLS_ama_addmuladd_16s_16s_8s_27s_27_4_1 FIR_HLS_ama_addmuladd_16s_16s_8s_25s_26_4_1 FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1 FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1 FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_24_4_1 FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1 FIR_HLS_ama_addmuladd_16s_16s_5ns_24s_24_4_1 FIR_HLS_ama_addmuladd_18s_18s_6ns_26ns_26_4_1 FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1 FIR_HLS_ama_addmuladd_16s_16s_8ns_28s_28_4_1 FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1 FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1 FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1 FIR_HLS_ama_addmuladd_17s_17s_8s_31s_31_4_1 FIR_HLS_regslice_both FIR_HLS_regslice_both FIR_filter FIR_HLS
INFO-FLOW: Generating C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model FIR_HLS_mul_19s_7ns_26_1_1
INFO-FLOW: To file: write model FIR_HLS_mul_18s_9ns_26_1_1
INFO-FLOW: To file: write model FIR_HLS_mul_18s_6ns_24_1_1
INFO-FLOW: To file: write model FIR_HLS_ama_addmuladd_19s_16s_5ns_21s_24_4_1
INFO-FLOW: To file: write model FIR_HLS_ama_submuladd_19s_16s_6ns_25s_26_4_1
INFO-FLOW: To file: write model FIR_HLS_ama_addmuladd_17s_18s_6ns_26s_26_4_1
INFO-FLOW: To file: write model FIR_HLS_ama_submuladd_19s_16s_5ns_23s_24_4_1
INFO-FLOW: To file: write model FIR_HLS_am_addmul_17s_18s_5ns_24_4_1
INFO-FLOW: To file: write model FIR_HLS_am_addmul_17s_18s_6ns_26_4_1
INFO-FLOW: To file: write model FIR_HLS_ama_addmuladd_17s_17s_8s_23s_25_4_1
INFO-FLOW: To file: write model FIR_HLS_am_addmul_17s_17s_8s_26_4_1
INFO-FLOW: To file: write model FIR_HLS_ama_addmuladd_18s_16s_7ns_25s_26_4_1
INFO-FLOW: To file: write model FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1
INFO-FLOW: To file: write model FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1
INFO-FLOW: To file: write model FIR_HLS_ama_submuladd_18s_16s_4ns_23s_23_4_1
INFO-FLOW: To file: write model FIR_HLS_ama_submuladd_18s_16s_4ns_21s_22_4_1
INFO-FLOW: To file: write model FIR_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1
INFO-FLOW: To file: write model FIR_HLS_ama_addmul_sub_16s_16s_13ns_18s_30_4_1
INFO-FLOW: To file: write model FIR_HLS_am_addmul_16s_16s_12ns_30_4_1
INFO-FLOW: To file: write model FIR_HLS_am_addmul_16s_16s_11ns_29_4_1
INFO-FLOW: To file: write model FIR_HLS_am_addmul_16s_16s_11s_28_4_1
INFO-FLOW: To file: write model FIR_HLS_am_addmul_16s_16s_11s_27_4_1
INFO-FLOW: To file: write model FIR_HLS_ama_addmuladd_16s_16s_8ns_19s_25_4_1
INFO-FLOW: To file: write model FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1
INFO-FLOW: To file: write model FIR_HLS_am_addmul_16s_16s_9ns_27_4_1
INFO-FLOW: To file: write model FIR_HLS_am_addmul_16s_16s_10s_27_4_1
INFO-FLOW: To file: write model FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1
INFO-FLOW: To file: write model FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1
INFO-FLOW: To file: write model FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1
INFO-FLOW: To file: write model FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1
INFO-FLOW: To file: write model FIR_HLS_am_addmul_16s_16s_9s_26_4_1
INFO-FLOW: To file: write model FIR_HLS_am_addmul_16s_16s_8ns_26_4_1
INFO-FLOW: To file: write model FIR_HLS_am_addmul_16s_16s_8ns_25_4_1
INFO-FLOW: To file: write model FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1
INFO-FLOW: To file: write model FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1
INFO-FLOW: To file: write model FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1
INFO-FLOW: To file: write model FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1
INFO-FLOW: To file: write model FIR_HLS_am_addmul_16s_16s_7ns_25_4_1
INFO-FLOW: To file: write model FIR_HLS_am_addmul_16s_16s_7s_24_4_1
INFO-FLOW: To file: write model FIR_HLS_ama_addmuladd_16s_16s_7s_21s_23_4_1
INFO-FLOW: To file: write model FIR_HLS_am_addmul_16s_16s_6ns_24_4_1
INFO-FLOW: To file: write model FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1
INFO-FLOW: To file: write model FIR_HLS_ama_addmuladd_17s_17s_6s_24s_24_4_1
INFO-FLOW: To file: write model FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1
INFO-FLOW: To file: write model FIR_HLS_ama_addmuladd_16s_16s_10ns_29s_29_4_1
INFO-FLOW: To file: write model FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1
INFO-FLOW: To file: write model FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1
INFO-FLOW: To file: write model FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1
INFO-FLOW: To file: write model FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1
INFO-FLOW: To file: write model FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1
INFO-FLOW: To file: write model FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1
INFO-FLOW: To file: write model FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1
INFO-FLOW: To file: write model FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1
INFO-FLOW: To file: write model FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1
INFO-FLOW: To file: write model FIR_HLS_ama_addmuladd_16s_16s_8s_27s_27_4_1
INFO-FLOW: To file: write model FIR_HLS_ama_addmuladd_16s_16s_8s_25s_26_4_1
INFO-FLOW: To file: write model FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1
INFO-FLOW: To file: write model FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1
INFO-FLOW: To file: write model FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_24_4_1
INFO-FLOW: To file: write model FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1
INFO-FLOW: To file: write model FIR_HLS_ama_addmuladd_16s_16s_5ns_24s_24_4_1
INFO-FLOW: To file: write model FIR_HLS_ama_addmuladd_18s_18s_6ns_26ns_26_4_1
INFO-FLOW: To file: write model FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1
INFO-FLOW: To file: write model FIR_HLS_ama_addmuladd_16s_16s_8ns_28s_28_4_1
INFO-FLOW: To file: write model FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1
INFO-FLOW: To file: write model FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1
INFO-FLOW: To file: write model FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1
INFO-FLOW: To file: write model FIR_HLS_ama_addmuladd_17s_17s_8s_31s_31_4_1
INFO-FLOW: To file: write model FIR_HLS_regslice_both
INFO-FLOW: To file: write model FIR_HLS_regslice_both
INFO-FLOW: To file: write model FIR_filter
INFO-FLOW: To file: write model FIR_HLS
INFO-FLOW: Generating C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/global.setting.tcl
Execute       source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/vhdl' dstVlogDir='C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/vlog' tclDir='C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db' modelList='FIR_HLS_mul_19s_7ns_26_1_1
FIR_HLS_mul_18s_9ns_26_1_1
FIR_HLS_mul_18s_6ns_24_1_1
FIR_HLS_ama_addmuladd_19s_16s_5ns_21s_24_4_1
FIR_HLS_ama_submuladd_19s_16s_6ns_25s_26_4_1
FIR_HLS_ama_addmuladd_17s_18s_6ns_26s_26_4_1
FIR_HLS_ama_submuladd_19s_16s_5ns_23s_24_4_1
FIR_HLS_am_addmul_17s_18s_5ns_24_4_1
FIR_HLS_am_addmul_17s_18s_6ns_26_4_1
FIR_HLS_ama_addmuladd_17s_17s_8s_23s_25_4_1
FIR_HLS_am_addmul_17s_17s_8s_26_4_1
FIR_HLS_ama_addmuladd_18s_16s_7ns_25s_26_4_1
FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1
FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1
FIR_HLS_ama_submuladd_18s_16s_4ns_23s_23_4_1
FIR_HLS_ama_submuladd_18s_16s_4ns_21s_22_4_1
FIR_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1
FIR_HLS_ama_addmul_sub_16s_16s_13ns_18s_30_4_1
FIR_HLS_am_addmul_16s_16s_12ns_30_4_1
FIR_HLS_am_addmul_16s_16s_11ns_29_4_1
FIR_HLS_am_addmul_16s_16s_11s_28_4_1
FIR_HLS_am_addmul_16s_16s_11s_27_4_1
FIR_HLS_ama_addmuladd_16s_16s_8ns_19s_25_4_1
FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1
FIR_HLS_am_addmul_16s_16s_9ns_27_4_1
FIR_HLS_am_addmul_16s_16s_10s_27_4_1
FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1
FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1
FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1
FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1
FIR_HLS_am_addmul_16s_16s_9s_26_4_1
FIR_HLS_am_addmul_16s_16s_8ns_26_4_1
FIR_HLS_am_addmul_16s_16s_8ns_25_4_1
FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1
FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1
FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1
FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1
FIR_HLS_am_addmul_16s_16s_7ns_25_4_1
FIR_HLS_am_addmul_16s_16s_7s_24_4_1
FIR_HLS_ama_addmuladd_16s_16s_7s_21s_23_4_1
FIR_HLS_am_addmul_16s_16s_6ns_24_4_1
FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1
FIR_HLS_ama_addmuladd_17s_17s_6s_24s_24_4_1
FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1
FIR_HLS_ama_addmuladd_16s_16s_10ns_29s_29_4_1
FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1
FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1
FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1
FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1
FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1
FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1
FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1
FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1
FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1
FIR_HLS_ama_addmuladd_16s_16s_8s_27s_27_4_1
FIR_HLS_ama_addmuladd_16s_16s_8s_25s_26_4_1
FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1
FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1
FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_24_4_1
FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1
FIR_HLS_ama_addmuladd_16s_16s_5ns_24s_24_4_1
FIR_HLS_ama_addmuladd_18s_18s_6ns_26ns_26_4_1
FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1
FIR_HLS_ama_addmuladd_16s_16s_8ns_28s_28_4_1
FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1
FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1
FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1
FIR_HLS_ama_addmuladd_17s_17s_8s_31s_31_4_1
FIR_HLS_regslice_both
FIR_HLS_regslice_both
FIR_filter
FIR_HLS
' expOnly='0'
Execute       source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_filter.compgen.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.339 seconds; current allocated memory: 385.117 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='FIR_HLS_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name FIR_HLS
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.5 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='FIR_HLS_mul_19s_7ns_26_1_1
FIR_HLS_mul_18s_9ns_26_1_1
FIR_HLS_mul_18s_6ns_24_1_1
FIR_HLS_ama_addmuladd_19s_16s_5ns_21s_24_4_1
FIR_HLS_ama_submuladd_19s_16s_6ns_25s_26_4_1
FIR_HLS_ama_addmuladd_17s_18s_6ns_26s_26_4_1
FIR_HLS_ama_submuladd_19s_16s_5ns_23s_24_4_1
FIR_HLS_am_addmul_17s_18s_5ns_24_4_1
FIR_HLS_am_addmul_17s_18s_6ns_26_4_1
FIR_HLS_ama_addmuladd_17s_17s_8s_23s_25_4_1
FIR_HLS_am_addmul_17s_17s_8s_26_4_1
FIR_HLS_ama_addmuladd_18s_16s_7ns_25s_26_4_1
FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1
FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1
FIR_HLS_ama_submuladd_18s_16s_4ns_23s_23_4_1
FIR_HLS_ama_submuladd_18s_16s_4ns_21s_22_4_1
FIR_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1
FIR_HLS_ama_addmul_sub_16s_16s_13ns_18s_30_4_1
FIR_HLS_am_addmul_16s_16s_12ns_30_4_1
FIR_HLS_am_addmul_16s_16s_11ns_29_4_1
FIR_HLS_am_addmul_16s_16s_11s_28_4_1
FIR_HLS_am_addmul_16s_16s_11s_27_4_1
FIR_HLS_ama_addmuladd_16s_16s_8ns_19s_25_4_1
FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1
FIR_HLS_am_addmul_16s_16s_9ns_27_4_1
FIR_HLS_am_addmul_16s_16s_10s_27_4_1
FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1
FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1
FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1
FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1
FIR_HLS_am_addmul_16s_16s_9s_26_4_1
FIR_HLS_am_addmul_16s_16s_8ns_26_4_1
FIR_HLS_am_addmul_16s_16s_8ns_25_4_1
FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1
FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1
FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1
FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1
FIR_HLS_am_addmul_16s_16s_7ns_25_4_1
FIR_HLS_am_addmul_16s_16s_7s_24_4_1
FIR_HLS_ama_addmuladd_16s_16s_7s_21s_23_4_1
FIR_HLS_am_addmul_16s_16s_6ns_24_4_1
FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1
FIR_HLS_ama_addmuladd_17s_17s_6s_24s_24_4_1
FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1
FIR_HLS_ama_addmuladd_16s_16s_10ns_29s_29_4_1
FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1
FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1
FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1
FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1
FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1
FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1
FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1
FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1
FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1
FIR_HLS_ama_addmuladd_16s_16s_8s_27s_27_4_1
FIR_HLS_ama_addmuladd_16s_16s_8s_25s_26_4_1
FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1
FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1
FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_24_4_1
FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1
FIR_HLS_ama_addmuladd_16s_16s_5ns_24s_24_4_1
FIR_HLS_ama_addmuladd_18s_18s_6ns_26ns_26_4_1
FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1
FIR_HLS_ama_addmuladd_16s_16s_8ns_28s_28_4_1
FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1
FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1
FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1
FIR_HLS_ama_addmuladd_17s_17s_8s_31s_31_4_1
FIR_HLS_regslice_both
FIR_HLS_regslice_both
FIR_filter
FIR_HLS
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/top-io-be.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.tbgen.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.rtl_wrap.cfg.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.compgen.dataonly.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_filter.tbgen.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.tbgen.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.constraint.tcl 
Execute       sc_get_clocks FIR_HLS 
Execute       source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST FIR_HLS MODULE2INSTS {FIR_HLS FIR_HLS FIR_filter grp_FIR_filter_fu_827} INST2MODULE {FIR_HLS FIR_HLS grp_FIR_filter_fu_827 FIR_filter} INSTDATA {FIR_HLS {DEPTH 1 CHILDREN grp_FIR_filter_fu_827} grp_FIR_filter_fu_827 {DEPTH 2 CHILDREN {}}} MODULEDATA {FIR_filter {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_3860_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp12_fu_3914_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp1_fu_3926_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp21_fu_3968_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_19s_7ns_26_1_1_U1 SOURCE FIR_HLS.cpp:30 VARIABLE tmp28 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp31_fu_4018_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp2_fu_4028_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp4_fu_4038_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp3_fu_4048_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_19s_16s_5ns_21s_24_4_1_U4 SOURCE FIR_HLS.cpp:30 VARIABLE tmp37 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_19s_16s_5ns_21s_24_4_1_U4 SOURCE FIR_HLS.cpp:30 VARIABLE tmp37_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_19s_16s_5ns_21s_24_4_1_U4 SOURCE FIR_HLS.cpp:30 VARIABLE tmp38 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp17_fu_4070_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp18_fu_4080_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp5_fu_4090_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp20_fu_4100_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp29_fu_4110_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp19_fu_4120_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp45_fu_4130_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp51_fu_4136_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp52_fu_4146_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp30_fu_4156_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp63_fu_4220_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp64_fu_4230_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp47_fu_4240_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_9791_p3 SOURCE FIR_HLS.cpp:30 VARIABLE tmp70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp75_fu_4274_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp76_fu_4284_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp48_fu_4294_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_10076_p3 SOURCE FIR_HLS.cpp:30 VARIABLE tmp82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp50_fu_4328_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp49_fu_4338_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp60_fu_4348_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp59_fu_4358_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp87_fu_4368_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_fu_4374_p2 SOURCE FIR_HLS.cpp:30 VARIABLE sum LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_9670_p0 SOURCE FIR_HLS.cpp:30 VARIABLE tmp96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME ama_submuladd_19s_16s_6ns_25s_26_4_1_U5 SOURCE FIR_HLS.cpp:30 VARIABLE tmp97 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_submuladd_19s_16s_6ns_25s_26_4_1_U5 SOURCE FIR_HLS.cpp:30 VARIABLE tmp97_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_submuladd_19s_16s_6ns_25s_26_4_1_U5 SOURCE FIR_HLS.cpp:30 VARIABLE tmp98 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp101_fu_4406_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp61_fu_4432_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_17s_18s_6ns_26s_26_4_1_U6 SOURCE FIR_HLS.cpp:30 VARIABLE tmp105 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_17s_18s_6ns_26s_26_4_1_U6 SOURCE FIR_HLS.cpp:30 VARIABLE tmp105_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_17s_18s_6ns_26s_26_4_1_U6 SOURCE FIR_HLS.cpp:30 VARIABLE tmp106 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_fu_4442_p2 SOURCE FIR_HLS.cpp:30 VARIABLE sum1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_9692_p0 SOURCE FIR_HLS.cpp:30 VARIABLE tmp114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME ama_submuladd_19s_16s_5ns_23s_24_4_1_U7 SOURCE FIR_HLS.cpp:30 VARIABLE tmp115 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_submuladd_19s_16s_5ns_23s_24_4_1_U7 SOURCE FIR_HLS.cpp:30 VARIABLE tmp115_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_submuladd_19s_16s_5ns_23s_24_4_1_U7 SOURCE FIR_HLS.cpp:30 VARIABLE tmp116 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp71_fu_4498_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp62_fu_4508_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp73_fu_4518_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp72_fu_4528_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp1213_fu_4538_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp1213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp125_fu_4544_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp74_fu_4570_p2 SOURCE FIR_HLS.cpp:23 VARIABLE tmp74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_17s_18s_5ns_24_4_1_U8 SOURCE FIR_HLS.cpp:23 VARIABLE tmp129 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_17s_18s_5ns_24_4_1_U8 SOURCE FIR_HLS.cpp:23 VARIABLE tmp129_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_17s_18s_5ns_24_4_1_U8 SOURCE FIR_HLS.cpp:23 VARIABLE tmp130 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp135_fu_4580_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_9769_p3 SOURCE FIR_HLS.cpp:30 VARIABLE tmp140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp90_fu_4618_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp89_fu_4628_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp92_fu_4634_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp91_fu_4644_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_18s_18s_6ns_26ns_26_4_1_U74 SOURCE FIR_HLS.cpp:30 VARIABLE tmp145 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_18s_18s_6ns_26ns_26_4_1_U74 SOURCE FIR_HLS.cpp:30 VARIABLE tmp145_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_18s_18s_6ns_26ns_26_4_1_U74 SOURCE FIR_HLS.cpp:30 VARIABLE tmp146 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp149_fu_4650_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp93_fu_4676_p2 SOURCE FIR_HLS.cpp:23 VARIABLE tmp93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_17s_18s_6ns_26_4_1_U9 SOURCE FIR_HLS.cpp:23 VARIABLE tmp153 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_17s_18s_6ns_26_4_1_U9 SOURCE FIR_HLS.cpp:23 VARIABLE tmp153_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_17s_18s_6ns_26_4_1_U9 SOURCE FIR_HLS.cpp:23 VARIABLE tmp154 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp99_fu_4686_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp100_fu_4696_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp157_fu_4706_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_9973_p3 SOURCE FIR_HLS.cpp:30 VARIABLE tmp158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp161_fu_4712_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_9ns_26_1_1_U2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp164 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp107_fu_4734_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp108_fu_4740_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_17s_17s_8s_31s_31_4_1_U81 SOURCE FIR_HLS.cpp:30 VARIABLE tmp167 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_17s_17s_8s_31s_31_4_1_U81 SOURCE FIR_HLS.cpp:30 VARIABLE tmp167_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_17s_17s_8s_31s_31_4_1_U81 SOURCE FIR_HLS.cpp:30 VARIABLE tmp168 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_17s_17s_8s_31s_31_4_1_U81 SOURCE FIR_HLS.cpp:30 VARIABLE tmp168_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp109_fu_4746_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp110_fu_4756_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_17s_17s_8s_23s_25_4_1_U10 SOURCE FIR_HLS.cpp:30 VARIABLE tmp171 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_17s_17s_8s_23s_25_4_1_U10 SOURCE FIR_HLS.cpp:30 VARIABLE tmp171_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_17s_17s_8s_23s_25_4_1_U10 SOURCE FIR_HLS.cpp:30 VARIABLE tmp172 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp111_fu_4766_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp117_fu_4776_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_17s_17s_8s_26_4_1_U11 SOURCE FIR_HLS.cpp:30 VARIABLE tmp175 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_17s_17s_8s_26_4_1_U11 SOURCE FIR_HLS.cpp:30 VARIABLE tmp175_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_17s_17s_8s_26_4_1_U11 SOURCE FIR_HLS.cpp:30 VARIABLE tmp176 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp118_fu_4786_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp119_fu_4796_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp179_fu_4806_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_9737_p30 SOURCE FIR_HLS.cpp:30 VARIABLE tmp180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp183_fu_4812_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_9737_p0 SOURCE FIR_HLS.cpp:30 VARIABLE tmp184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_18s_16s_7ns_25s_26_4_1_U12 SOURCE FIR_HLS.cpp:30 VARIABLE tmp185 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_18s_16s_7ns_25s_26_4_1_U12 SOURCE FIR_HLS.cpp:30 VARIABLE tmp185_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_18s_16s_7ns_25s_26_4_1_U12 SOURCE FIR_HLS.cpp:30 VARIABLE tmp186 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp189_fu_4828_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp120_fu_4850_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp121_fu_4860_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp195_fu_4870_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp123_fu_4876_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp124_fu_4886_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp199_fu_4896_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp200_fu_4914_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp203_fu_4924_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp209_fu_4976_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_6ns_24_1_1_U3 SOURCE FIR_HLS.cpp:30 VARIABLE tmp212 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp131_fu_4998_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp132_fu_5008_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_17s_17s_7s_24s_25_4_1_U13 SOURCE FIR_HLS.cpp:30 VARIABLE tmp215 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_17s_17s_7s_24s_25_4_1_U13 SOURCE FIR_HLS.cpp:30 VARIABLE tmp215_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_17s_17s_7s_24s_25_4_1_U13 SOURCE FIR_HLS.cpp:30 VARIABLE tmp216 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp133_fu_5018_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp134_fu_5024_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_17s_17s_6s_24s_24_4_1_U49 SOURCE FIR_HLS.cpp:30 VARIABLE tmp219 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_17s_17s_6s_24s_24_4_1_U49 SOURCE FIR_HLS.cpp:30 VARIABLE tmp219_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_17s_17s_6s_24s_24_4_1_U49 SOURCE FIR_HLS.cpp:30 VARIABLE tmp220 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp147_fu_5030_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp148_fu_5040_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp223_fu_5050_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp224_fu_5072_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp159_fu_5082_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp160_fu_5092_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp227_fu_5102_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp231_fu_5134_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp237_fu_5156_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_9758_p0 SOURCE FIR_HLS.cpp:30 VARIABLE tmp238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME ama_submuladd_18s_16s_5ns_24s_24_4_1_U14 SOURCE FIR_HLS.cpp:30 VARIABLE tmp239 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_submuladd_18s_16s_5ns_24s_24_4_1_U14 SOURCE FIR_HLS.cpp:30 VARIABLE tmp239_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_submuladd_18s_16s_5ns_24s_24_4_1_U14 SOURCE FIR_HLS.cpp:30 VARIABLE tmp240 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp243_fu_5172_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_9692_p30 SOURCE FIR_HLS.cpp:30 VARIABLE tmp246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp181_fu_5194_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp182_fu_5204_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp249_fu_5214_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp187_fu_5256_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp188_fu_5266_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp253_fu_5276_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp257_fu_5304_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp257 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_9769_p0 SOURCE FIR_HLS.cpp:30 VARIABLE tmp258 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME ama_submuladd_18s_16s_4ns_23s_23_4_1_U15 SOURCE FIR_HLS.cpp:30 VARIABLE tmp259 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_submuladd_18s_16s_4ns_23s_23_4_1_U15 SOURCE FIR_HLS.cpp:30 VARIABLE tmp259_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_submuladd_18s_16s_4ns_23s_23_4_1_U15 SOURCE FIR_HLS.cpp:30 VARIABLE tmp260 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp263_fu_5320_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp263 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp266_fu_5358_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp266 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp269_fu_5368_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp269 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_9780_p0 SOURCE FIR_HLS.cpp:30 VARIABLE tmp270 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME ama_submuladd_18s_16s_4ns_21s_22_4_1_U16 SOURCE FIR_HLS.cpp:30 VARIABLE tmp271 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_submuladd_18s_16s_4ns_21s_22_4_1_U16 SOURCE FIR_HLS.cpp:30 VARIABLE tmp271_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_submuladd_18s_16s_4ns_21s_22_4_1_U16 SOURCE FIR_HLS.cpp:30 VARIABLE tmp272 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp201_fu_5384_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp202_fu_5394_p2 SOURCE FIR_HLS.cpp:23 VARIABLE tmp202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp275_fu_5404_p2 SOURCE FIR_HLS.cpp:23 VARIABLE tmp275 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp276_fu_8553_p2 SOURCE FIR_HLS.cpp:23 VARIABLE tmp276 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp207_fu_5410_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp208_fu_5420_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp279_fu_5430_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp279 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp280_fu_5452_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp280 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp283_fu_5462_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp283 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp229_fu_5510_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp230_fu_5520_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp289_fu_5530_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp289 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp290_fu_5560_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp290 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp235_fu_5570_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp236_fu_5580_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_17s_17s_6ns_25s_25_4_1_U17 SOURCE FIR_HLS.cpp:30 VARIABLE tmp293 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_17s_17s_6ns_25s_25_4_1_U17 SOURCE FIR_HLS.cpp:30 VARIABLE tmp293_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_17s_17s_6ns_25s_25_4_1_U17 SOURCE FIR_HLS.cpp:30 VARIABLE tmp294 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmul_sub_16s_16s_13ns_18s_30_4_1_U18 SOURCE FIR_HLS.cpp:30 VARIABLE tmp295 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmul_sub_16s_16s_13ns_18s_30_4_1_U18 SOURCE FIR_HLS.cpp:30 VARIABLE tmp295_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmul_sub_16s_16s_13ns_18s_30_4_1_U18 SOURCE FIR_HLS.cpp:30 VARIABLE tmp296 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_12ns_30s_30_4_1_U50 SOURCE FIR_HLS.cpp:30 VARIABLE tmp297 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_12ns_30s_30_4_1_U50 SOURCE FIR_HLS.cpp:30 VARIABLE tmp297_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_12ns_30s_30_4_1_U50 SOURCE FIR_HLS.cpp:30 VARIABLE tmp298 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75 SOURCE FIR_HLS.cpp:30 VARIABLE tmp299 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75 SOURCE FIR_HLS.cpp:30 VARIABLE tmp299_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75 SOURCE FIR_HLS.cpp:30 VARIABLE tmp300 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75 SOURCE FIR_HLS.cpp:30 VARIABLE tmp300_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_12ns_30_4_1_U19 SOURCE FIR_HLS.cpp:30 VARIABLE tmp301 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_12ns_30_4_1_U19 SOURCE FIR_HLS.cpp:30 VARIABLE tmp301_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_12ns_30_4_1_U19 SOURCE FIR_HLS.cpp:30 VARIABLE tmp302 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_12ns_30s_30_4_1_U51 SOURCE FIR_HLS.cpp:30 VARIABLE tmp303 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_12ns_30s_30_4_1_U51 SOURCE FIR_HLS.cpp:30 VARIABLE tmp303_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_12ns_30s_30_4_1_U51 SOURCE FIR_HLS.cpp:30 VARIABLE tmp304 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_11ns_29_4_1_U20 SOURCE FIR_HLS.cpp:30 VARIABLE tmp305 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_11ns_29_4_1_U20 SOURCE FIR_HLS.cpp:30 VARIABLE tmp305_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_11ns_29_4_1_U20 SOURCE FIR_HLS.cpp:30 VARIABLE tmp306 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10ns_29s_29_4_1_U52 SOURCE FIR_HLS.cpp:30 VARIABLE tmp307 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10ns_29s_29_4_1_U52 SOURCE FIR_HLS.cpp:30 VARIABLE tmp307_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10ns_29s_29_4_1_U52 SOURCE FIR_HLS.cpp:30 VARIABLE tmp308 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10ns_29s_29_4_1_U52 SOURCE FIR_HLS.cpp:30 VARIABLE tmp308_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_28s_28_4_1_U76 SOURCE FIR_HLS.cpp:30 VARIABLE tmp309 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_28s_28_4_1_U76 SOURCE FIR_HLS.cpp:30 VARIABLE tmp309_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_28s_28_4_1_U76 SOURCE FIR_HLS.cpp:30 VARIABLE tmp310 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_28s_28_4_1_U76 SOURCE FIR_HLS.cpp:30 VARIABLE tmp310_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_28s_28_4_1_U53 SOURCE FIR_HLS.cpp:30 VARIABLE tmp311 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_28s_28_4_1_U53 SOURCE FIR_HLS.cpp:30 VARIABLE tmp311_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_28s_28_4_1_U53 SOURCE FIR_HLS.cpp:30 VARIABLE tmp312 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_28s_28_4_1_U53 SOURCE FIR_HLS.cpp:30 VARIABLE tmp312_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_11s_28_4_1_U21 SOURCE FIR_HLS.cpp:30 VARIABLE tmp313 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_11s_28_4_1_U21 SOURCE FIR_HLS.cpp:30 VARIABLE tmp313_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_11s_28_4_1_U21 SOURCE FIR_HLS.cpp:30 VARIABLE tmp314 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_11s_28_4_1_U22 SOURCE FIR_HLS.cpp:30 VARIABLE tmp315 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_11s_28_4_1_U22 SOURCE FIR_HLS.cpp:30 VARIABLE tmp315_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_11s_28_4_1_U22 SOURCE FIR_HLS.cpp:30 VARIABLE tmp316 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_11s_28s_28_4_1_U54 SOURCE FIR_HLS.cpp:30 VARIABLE tmp317 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_11s_28s_28_4_1_U54 SOURCE FIR_HLS.cpp:30 VARIABLE tmp317_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_11s_28s_28_4_1_U54 SOURCE FIR_HLS.cpp:30 VARIABLE tmp318 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_11s_27s_28_4_1_U77 SOURCE FIR_HLS.cpp:30 VARIABLE tmp319 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_11s_27s_28_4_1_U77 SOURCE FIR_HLS.cpp:30 VARIABLE tmp319_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_11s_27s_28_4_1_U77 SOURCE FIR_HLS.cpp:30 VARIABLE tmp320 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_11s_27_4_1_U23 SOURCE FIR_HLS.cpp:30 VARIABLE tmp321 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_11s_27_4_1_U23 SOURCE FIR_HLS.cpp:30 VARIABLE tmp321_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_11s_27_4_1_U23 SOURCE FIR_HLS.cpp:30 VARIABLE tmp322 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_27s_27_4_1_U55 SOURCE FIR_HLS.cpp:30 VARIABLE tmp323 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_27s_27_4_1_U55 SOURCE FIR_HLS.cpp:30 VARIABLE tmp323_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_27s_27_4_1_U55 SOURCE FIR_HLS.cpp:30 VARIABLE tmp324 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp325_fu_5590_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp325 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp326_fu_8574_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp326 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_19s_25_4_1_U24 SOURCE FIR_HLS.cpp:30 VARIABLE tmp327 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_19s_25_4_1_U24 SOURCE FIR_HLS.cpp:30 VARIABLE tmp327_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_19s_25_4_1_U24 SOURCE FIR_HLS.cpp:30 VARIABLE tmp328 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56 SOURCE FIR_HLS.cpp:30 VARIABLE tmp329 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56 SOURCE FIR_HLS.cpp:30 VARIABLE tmp329_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56 SOURCE FIR_HLS.cpp:30 VARIABLE tmp330 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56 SOURCE FIR_HLS.cpp:30 VARIABLE tmp330_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10ns_27s_28_4_1_U25 SOURCE FIR_HLS.cpp:30 VARIABLE tmp331 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10ns_27s_28_4_1_U25 SOURCE FIR_HLS.cpp:30 VARIABLE tmp331_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10ns_27s_28_4_1_U25 SOURCE FIR_HLS.cpp:30 VARIABLE tmp332 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp333_fu_5596_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp333 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_9862_p30 SOURCE FIR_HLS.cpp:30 VARIABLE tmp334 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_9ns_27_4_1_U26 SOURCE FIR_HLS.cpp:30 VARIABLE tmp335 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_9ns_27_4_1_U26 SOURCE FIR_HLS.cpp:30 VARIABLE tmp335_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_9ns_27_4_1_U26 SOURCE FIR_HLS.cpp:30 VARIABLE tmp336 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9ns_27s_27_4_1_U57 SOURCE FIR_HLS.cpp:30 VARIABLE tmp337 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9ns_27s_27_4_1_U57 SOURCE FIR_HLS.cpp:30 VARIABLE tmp337_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9ns_27s_27_4_1_U57 SOURCE FIR_HLS.cpp:30 VARIABLE tmp338 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78 SOURCE FIR_HLS.cpp:30 VARIABLE tmp339 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78 SOURCE FIR_HLS.cpp:30 VARIABLE tmp339_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78 SOURCE FIR_HLS.cpp:30 VARIABLE tmp340 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78 SOURCE FIR_HLS.cpp:30 VARIABLE tmp340_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_27s_27_4_1_U58 SOURCE FIR_HLS.cpp:30 VARIABLE tmp341 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_27s_27_4_1_U58 SOURCE FIR_HLS.cpp:30 VARIABLE tmp341_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_27s_27_4_1_U58 SOURCE FIR_HLS.cpp:30 VARIABLE tmp342 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_27s_27_4_1_U58 SOURCE FIR_HLS.cpp:30 VARIABLE tmp342_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_10s_27_4_1_U27 SOURCE FIR_HLS.cpp:30 VARIABLE tmp343 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_10s_27_4_1_U27 SOURCE FIR_HLS.cpp:30 VARIABLE tmp343_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_10s_27_4_1_U27 SOURCE FIR_HLS.cpp:30 VARIABLE tmp344 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_10s_27_4_1_U28 SOURCE FIR_HLS.cpp:30 VARIABLE tmp345 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_10s_27_4_1_U28 SOURCE FIR_HLS.cpp:30 VARIABLE tmp345_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_10s_27_4_1_U28 SOURCE FIR_HLS.cpp:30 VARIABLE tmp346 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_27s_27_4_1_U59 SOURCE FIR_HLS.cpp:30 VARIABLE tmp347 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_27s_27_4_1_U59 SOURCE FIR_HLS.cpp:30 VARIABLE tmp347_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_27s_27_4_1_U59 SOURCE FIR_HLS.cpp:30 VARIABLE tmp348 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_26s_27_4_1_U60 SOURCE FIR_HLS.cpp:30 VARIABLE tmp349 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_26s_27_4_1_U60 SOURCE FIR_HLS.cpp:30 VARIABLE tmp349_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_26s_27_4_1_U60 SOURCE FIR_HLS.cpp:30 VARIABLE tmp350 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_25s_26_4_1_U29 SOURCE FIR_HLS.cpp:30 VARIABLE tmp351 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_25s_26_4_1_U29 SOURCE FIR_HLS.cpp:30 VARIABLE tmp351_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_25s_26_4_1_U29 SOURCE FIR_HLS.cpp:30 VARIABLE tmp352 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp353_fu_5602_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp353 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp355_fu_5608_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp355 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp356_fu_8664_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp356 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_24s_25_4_1_U30 SOURCE FIR_HLS.cpp:30 VARIABLE tmp357 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_24s_25_4_1_U30 SOURCE FIR_HLS.cpp:30 VARIABLE tmp357_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_24s_25_4_1_U30 SOURCE FIR_HLS.cpp:30 VARIABLE tmp358 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp359_fu_5614_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp359 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp360_fu_8958_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp360 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp361_fu_5620_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp361 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_9918_p30 SOURCE FIR_HLS.cpp:30 VARIABLE tmp362 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9ns_26s_27_4_1_U31 SOURCE FIR_HLS.cpp:30 VARIABLE tmp363 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9ns_26s_27_4_1_U31 SOURCE FIR_HLS.cpp:30 VARIABLE tmp363_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9ns_26s_27_4_1_U31 SOURCE FIR_HLS.cpp:30 VARIABLE tmp364 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_25s_26_4_1_U32 SOURCE FIR_HLS.cpp:30 VARIABLE tmp365 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_25s_26_4_1_U32 SOURCE FIR_HLS.cpp:30 VARIABLE tmp365_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_25s_26_4_1_U32 SOURCE FIR_HLS.cpp:30 VARIABLE tmp366 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp367_fu_5626_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp367 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_9929_p30 SOURCE FIR_HLS.cpp:30 VARIABLE tmp368 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_26s_27_4_1_U79 SOURCE FIR_HLS.cpp:30 VARIABLE tmp369 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_26s_27_4_1_U79 SOURCE FIR_HLS.cpp:30 VARIABLE tmp369_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_26s_27_4_1_U79 SOURCE FIR_HLS.cpp:30 VARIABLE tmp370 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_26s_27_4_1_U79 SOURCE FIR_HLS.cpp:30 VARIABLE tmp370_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_9s_26_4_1_U33 SOURCE FIR_HLS.cpp:30 VARIABLE tmp371 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_9s_26_4_1_U33 SOURCE FIR_HLS.cpp:30 VARIABLE tmp371_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_9s_26_4_1_U33 SOURCE FIR_HLS.cpp:30 VARIABLE tmp372 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_26s_26_4_1_U61 SOURCE FIR_HLS.cpp:30 VARIABLE tmp373 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_26s_26_4_1_U61 SOURCE FIR_HLS.cpp:30 VARIABLE tmp373_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_26s_26_4_1_U61 SOURCE FIR_HLS.cpp:30 VARIABLE tmp374 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_31s_31_4_1_U80 SOURCE FIR_HLS.cpp:30 VARIABLE tmp375 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_31s_31_4_1_U80 SOURCE FIR_HLS.cpp:30 VARIABLE tmp375_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_31s_31_4_1_U80 SOURCE FIR_HLS.cpp:30 VARIABLE tmp376 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_31s_31_4_1_U80 SOURCE FIR_HLS.cpp:30 VARIABLE tmp376_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp377_fu_5632_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp377 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp378_fu_9140_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp378 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_8ns_26_4_1_U34 SOURCE FIR_HLS.cpp:30 VARIABLE tmp379 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_8ns_26_4_1_U34 SOURCE FIR_HLS.cpp:30 VARIABLE tmp379_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_8ns_26_4_1_U34 SOURCE FIR_HLS.cpp:30 VARIABLE tmp380 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_26s_26_4_1_U62 SOURCE FIR_HLS.cpp:30 VARIABLE tmp381 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_26s_26_4_1_U62 SOURCE FIR_HLS.cpp:30 VARIABLE tmp381_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_26s_26_4_1_U62 SOURCE FIR_HLS.cpp:30 VARIABLE tmp382 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_8ns_25_4_1_U35 SOURCE FIR_HLS.cpp:30 VARIABLE tmp383 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_8ns_25_4_1_U35 SOURCE FIR_HLS.cpp:30 VARIABLE tmp383_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_8ns_25_4_1_U35 SOURCE FIR_HLS.cpp:30 VARIABLE tmp384 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_6ns_25s_25_4_1_U63 SOURCE FIR_HLS.cpp:30 VARIABLE tmp385 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_6ns_25s_25_4_1_U63 SOURCE FIR_HLS.cpp:30 VARIABLE tmp385_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_6ns_25s_25_4_1_U63 SOURCE FIR_HLS.cpp:30 VARIABLE tmp386 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_6ns_25s_25_4_1_U63 SOURCE FIR_HLS.cpp:30 VARIABLE tmp386_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8s_27s_27_4_1_U64 SOURCE FIR_HLS.cpp:30 VARIABLE tmp387 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8s_27s_27_4_1_U64 SOURCE FIR_HLS.cpp:30 VARIABLE tmp387_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8s_27s_27_4_1_U64 SOURCE FIR_HLS.cpp:30 VARIABLE tmp388 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8s_27s_27_4_1_U64 SOURCE FIR_HLS.cpp:30 VARIABLE tmp388_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_26s_27_4_1_U36 SOURCE FIR_HLS.cpp:30 VARIABLE tmp389 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_26s_27_4_1_U36 SOURCE FIR_HLS.cpp:30 VARIABLE tmp389_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_26s_27_4_1_U36 SOURCE FIR_HLS.cpp:30 VARIABLE tmp390 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_26s_27_4_1_U36 SOURCE FIR_HLS.cpp:30 VARIABLE tmp390_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_26s_26_4_1_U37 SOURCE FIR_HLS.cpp:30 VARIABLE tmp391 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_26s_26_4_1_U37 SOURCE FIR_HLS.cpp:30 VARIABLE tmp391_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_26s_26_4_1_U37 SOURCE FIR_HLS.cpp:30 VARIABLE tmp392 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_26s_26_4_1_U37 SOURCE FIR_HLS.cpp:30 VARIABLE tmp392_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65 SOURCE FIR_HLS.cpp:30 VARIABLE tmp393 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65 SOURCE FIR_HLS.cpp:30 VARIABLE tmp393_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65 SOURCE FIR_HLS.cpp:30 VARIABLE tmp394 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38 SOURCE FIR_HLS.cpp:30 VARIABLE tmp395 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38 SOURCE FIR_HLS.cpp:30 VARIABLE tmp395_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38 SOURCE FIR_HLS.cpp:30 VARIABLE tmp396 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38 SOURCE FIR_HLS.cpp:30 VARIABLE tmp396_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp397_fu_5638_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp397 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_9993_p30 SOURCE FIR_HLS.cpp:30 VARIABLE tmp398 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8s_24s_25_4_1_U39 SOURCE FIR_HLS.cpp:30 VARIABLE tmp399 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8s_24s_25_4_1_U39 SOURCE FIR_HLS.cpp:30 VARIABLE tmp399_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8s_24s_25_4_1_U39 SOURCE FIR_HLS.cpp:30 VARIABLE tmp400 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8s_25s_26_4_1_U66 SOURCE FIR_HLS.cpp:30 VARIABLE tmp401 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8s_25s_26_4_1_U66 SOURCE FIR_HLS.cpp:30 VARIABLE tmp401_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8s_25s_26_4_1_U66 SOURCE FIR_HLS.cpp:30 VARIABLE tmp402 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8s_25s_26_4_1_U66 SOURCE FIR_HLS.cpp:30 VARIABLE tmp402_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8s_25s_25_4_1_U40 SOURCE FIR_HLS.cpp:30 VARIABLE tmp403 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8s_25s_25_4_1_U40 SOURCE FIR_HLS.cpp:30 VARIABLE tmp403_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8s_25s_25_4_1_U40 SOURCE FIR_HLS.cpp:30 VARIABLE tmp404 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp405_fu_5644_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp405 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_10003_p3 SOURCE FIR_HLS.cpp:30 VARIABLE tmp406 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_7ns_25_4_1_U41 SOURCE FIR_HLS.cpp:30 VARIABLE tmp407 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_7ns_25_4_1_U41 SOURCE FIR_HLS.cpp:30 VARIABLE tmp407_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_7ns_25_4_1_U41 SOURCE FIR_HLS.cpp:30 VARIABLE tmp408 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_25s_25_4_1_U67 SOURCE FIR_HLS.cpp:30 VARIABLE tmp409 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_25s_25_4_1_U67 SOURCE FIR_HLS.cpp:30 VARIABLE tmp409_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_25s_25_4_1_U67 SOURCE FIR_HLS.cpp:30 VARIABLE tmp410 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_7ns_25_4_1_U42 SOURCE FIR_HLS.cpp:30 VARIABLE tmp411 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_7ns_25_4_1_U42 SOURCE FIR_HLS.cpp:30 VARIABLE tmp411_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_7ns_25_4_1_U42 SOURCE FIR_HLS.cpp:30 VARIABLE tmp412 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_25s_25_4_1_U68 SOURCE FIR_HLS.cpp:30 VARIABLE tmp413 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_25s_25_4_1_U68 SOURCE FIR_HLS.cpp:30 VARIABLE tmp413_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_25s_25_4_1_U68 SOURCE FIR_HLS.cpp:30 VARIABLE tmp414 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp415_fu_5650_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp415 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp416_fu_8800_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp416 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8s_26s_26_4_1_U69 SOURCE FIR_HLS.cpp:30 VARIABLE tmp417 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8s_26s_26_4_1_U69 SOURCE FIR_HLS.cpp:30 VARIABLE tmp417_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8s_26s_26_4_1_U69 SOURCE FIR_HLS.cpp:30 VARIABLE tmp418 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8s_26s_26_4_1_U69 SOURCE FIR_HLS.cpp:30 VARIABLE tmp418_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_7s_24_4_1_U43 SOURCE FIR_HLS.cpp:30 VARIABLE tmp419 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_7s_24_4_1_U43 SOURCE FIR_HLS.cpp:30 VARIABLE tmp419_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_7s_24_4_1_U43 SOURCE FIR_HLS.cpp:30 VARIABLE tmp420 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_24s_24_4_1_U70 SOURCE FIR_HLS.cpp:30 VARIABLE tmp421 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_24s_24_4_1_U70 SOURCE FIR_HLS.cpp:30 VARIABLE tmp421_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_24s_24_4_1_U70 SOURCE FIR_HLS.cpp:30 VARIABLE tmp422 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp423_fu_5656_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp423 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8s_25s_25_4_1_U44 SOURCE FIR_HLS.cpp:30 VARIABLE tmp425 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8s_25s_25_4_1_U44 SOURCE FIR_HLS.cpp:30 VARIABLE tmp425_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8s_25s_25_4_1_U44 SOURCE FIR_HLS.cpp:30 VARIABLE tmp426 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_7s_24_4_1_U45 SOURCE FIR_HLS.cpp:30 VARIABLE tmp427 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_7s_24_4_1_U45 SOURCE FIR_HLS.cpp:30 VARIABLE tmp427_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_7s_24_4_1_U45 SOURCE FIR_HLS.cpp:30 VARIABLE tmp428 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_6ns_24s_24_4_1_U71 SOURCE FIR_HLS.cpp:30 VARIABLE tmp429 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_6ns_24s_24_4_1_U71 SOURCE FIR_HLS.cpp:30 VARIABLE tmp429_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_6ns_24s_24_4_1_U71 SOURCE FIR_HLS.cpp:30 VARIABLE tmp430 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp431_fu_5662_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp431 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp432_fu_8866_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp432 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7s_21s_23_4_1_U46 SOURCE FIR_HLS.cpp:30 VARIABLE tmp433 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7s_21s_23_4_1_U46 SOURCE FIR_HLS.cpp:30 VARIABLE tmp433_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7s_21s_23_4_1_U46 SOURCE FIR_HLS.cpp:30 VARIABLE tmp434 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp435_fu_5668_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp435 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp436_fu_9532_p2 SOURCE FIR_HLS.cpp:30 VARIABLE tmp436 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_6ns_24_4_1_U47 SOURCE FIR_HLS.cpp:30 VARIABLE tmp437 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_6ns_24_4_1_U47 SOURCE FIR_HLS.cpp:30 VARIABLE tmp437_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_6ns_24_4_1_U47 SOURCE FIR_HLS.cpp:30 VARIABLE tmp438 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_5ns_24s_24_4_1_U72 SOURCE FIR_HLS.cpp:30 VARIABLE tmp439 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_5ns_24s_24_4_1_U72 SOURCE FIR_HLS.cpp:30 VARIABLE tmp439_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_5ns_24s_24_4_1_U72 SOURCE FIR_HLS.cpp:30 VARIABLE tmp440 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_5ns_24s_24_4_1_U72 SOURCE FIR_HLS.cpp:30 VARIABLE tmp440_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_6ns_25s_25_4_1_U48 SOURCE FIR_HLS.cpp:30 VARIABLE tmp441 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_6ns_25s_25_4_1_U48 SOURCE FIR_HLS.cpp:30 VARIABLE tmp441_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_6ns_25s_25_4_1_U48 SOURCE FIR_HLS.cpp:30 VARIABLE tmp442 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_6ns_25s_25_4_1_U48 SOURCE FIR_HLS.cpp:30 VARIABLE tmp442_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_26s_26_4_1_U73 SOURCE FIR_HLS.cpp:30 VARIABLE tmp443 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_26s_26_4_1_U73 SOURCE FIR_HLS.cpp:30 VARIABLE tmp443_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_26s_26_4_1_U73 SOURCE FIR_HLS.cpp:30 VARIABLE tmp444 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_5674_p2 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_1_fu_5684_p2 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_2_fu_5694_p2 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME ama_addmul_sub_16s_16s_13ns_18s_30_4_1_U18 SOURCE FIR_HLS.cpp:30 VARIABLE sub_ln30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_12ns_30s_30_4_1_U50 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_12ns_30s_30_4_1_U51 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_6_fu_9309_p2 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10ns_29s_29_4_1_U52 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_28s_28_4_1_U53 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_28s_28_4_1_U76 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_10_fu_9317_p2 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_11s_28s_28_4_1_U54 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_27s_27_4_1_U55 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_11s_27s_28_4_1_U77 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_15_fu_9338_p2 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_19s_25_4_1_U24 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_16 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10ns_27s_28_4_1_U25 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_18 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_19_fu_9159_p2 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_20_fu_9351_p2 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9ns_27s_27_4_1_U57 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_22 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_27s_27_4_1_U58 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_23 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_24 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_25_fu_9373_p2 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_27s_27_4_1_U59 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_26 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_25s_26_4_1_U29 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_27 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_26s_27_4_1_U60 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_28 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_29_fu_9170_p2 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_30_fu_9386_p2 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_24s_25_4_1_U30 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_31 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9ns_26s_27_4_1_U31 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_33_fu_8974_p2 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_34_fu_8983_p2 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_25s_26_4_1_U32 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_35 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_26s_26_4_1_U61 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_36 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_26s_27_4_1_U79 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_37 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_38_fu_9402_p2 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_39_fu_9411_p2 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_40_fu_9421_p2 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_31s_31_4_1_U80 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_26s_26_4_1_U62 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_43 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_44_fu_9182_p2 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_6ns_25s_25_4_1_U63 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_46 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_26s_27_4_1_U36 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_47 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8s_27s_27_4_1_U64 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_48 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_49_fu_9191_p2 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_26s_26_4_1_U37 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_51 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_52 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_53 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_54_fu_9202_p2 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8s_24s_25_4_1_U39 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_55 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8s_25s_25_4_1_U40 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_56 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8s_25s_26_4_1_U66 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_57 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_58_fu_9215_p2 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_59_fu_9224_p2 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_17s_17s_8s_31s_31_4_1_U81 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_61 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_25s_25_4_1_U67 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_62 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_63_fu_9545_p2 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_25s_25_4_1_U68 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_64 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_17s_17s_8s_23s_25_4_1_U10 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_65 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_66_fu_9236_p2 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8s_26s_26_4_1_U69 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_68 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_24s_24_4_1_U70 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_69 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_70_fu_9245_p2 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_18s_16s_7ns_25s_26_4_1_U12 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_71 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8s_25s_25_4_1_U44 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_72 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_6ns_24s_24_4_1_U71 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_77 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7s_21s_23_4_1_U46 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_79 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_submuladd_19s_16s_6ns_25s_26_4_1_U5 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_83 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_17s_18s_6ns_26s_26_4_1_U6 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_84 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_17s_17s_7s_24s_25_4_1_U13 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_85 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_86_fu_9016_p2 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_87_fu_9025_p2 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_17s_17s_6s_24s_24_4_1_U49 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_90 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_19s_16s_5ns_21s_24_4_1_U4 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_93 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_94_fu_9037_p2 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_submuladd_18s_16s_5ns_24s_24_4_1_U14 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_96 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_submuladd_19s_16s_5ns_23s_24_4_1_U7 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_97 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_98_fu_9049_p2 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_5ns_24s_24_4_1_U72 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_100 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_103_fu_9297_p2 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_submuladd_18s_16s_4ns_23s_23_4_1_U15 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_105 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_submuladd_18s_16s_4ns_21s_22_4_1_U16 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_108 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_110_fu_9073_p2 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_17s_17s_6ns_25s_25_4_1_U17 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_113 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_114_fu_9095_p2 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_6ns_25s_25_4_1_U48 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_115 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_26s_26_4_1_U73 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_116 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_18s_18s_6ns_26ns_26_4_1_U74 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_117 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_120_fu_9471_p2 SOURCE FIR_HLS.cpp:30 VARIABLE add_ln30_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 81 BRAM 0 URAM 0}} FIR_HLS {AREA {DSP 81 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.299 seconds; current allocated memory: 393.168 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for FIR_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for FIR_HLS.
Execute       syn_report -model FIR_HLS -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 154.48 MHz
Command     autosyn done; 35.752 sec.
Command   csynth_design done; 58.73 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute     source -notrace -encoding utf-8 C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 C:/AMD/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command     ap_source done; 0.172 sec.
INFO-FLOW: Workspace C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls opened at Sat Oct 18 12:59:34 +0200 2025
Execute     source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: C:/AMD/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/AMD/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 2.338 sec.
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.495 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 2.712 sec.
Execute   apply_ini C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=FIR_HLS.cpp' from C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.file=FIR_HLS.cpp' from C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg(7)
Execute     add_files C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_HLS.cpp 
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_HLS.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=FIR_HLS.h' from C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=FIR_HLS.h' from C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg(8)
Execute     add_files C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_HLS.h 
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_HLS.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/HLS-multirate-DSP/Matlab/FIR_normal_HLS.h' from C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/HLS-multirate-DSP/Matlab/FIR_normal_HLS.h' from C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg(9)
Execute     add_files C:/HLS-multirate-DSP/Matlab/FIR_normal_HLS.h 
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/Matlab/FIR_normal_HLS.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=FIR_HLS_TB.cpp' from C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=FIR_HLS_TB.cpp' from C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg(10)
Execute     add_files -tb C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_HLS_TB.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_HLS_TB.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/HLS-multirate-DSP/Matlab/TS_HLS_normal.dat' from C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/HLS-multirate-DSP/Matlab/TS_HLS_normal.dat' from C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg(11)
Execute     add_files -tb C:/HLS-multirate-DSP/Matlab/TS_HLS_normal.dat 
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/Matlab/TS_HLS_normal.dat' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/HLS-multirate-DSP/Matlab/TS_HLS_normal.res' from C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/HLS-multirate-DSP/Matlab/TS_HLS_normal.res' from C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg(12)
Execute     add_files -tb C:/HLS-multirate-DSP/Matlab/TS_HLS_normal.res 
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/Matlab/TS_HLS_normal.res' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=FIR_HLS' from C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.top=FIR_HLS' from C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg(13)
Execute     set_top FIR_HLS 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xck26-sfvc784-2LV-c' from C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xck26-sfvc784-2LV-c' from C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg(1)
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
Command       create_platform done; 0.246 sec.
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.436 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 0.484 sec.
Execute   apply_ini C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/config.cmdline 
Execute   ::AP::init_summary_file vivado-impl 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   export_design -flow impl 
Execute     config_export -flow=impl 
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow impl -format ip_catalog -rtl verilog
Execute     source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/global.setting.tcl
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/AMD/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.117 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=FIR_HLS xml_exists=0
Execute     source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.rtl_wrap.cfg.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.rtl_wrap.cfg.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.rtl_wrap.cfg.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.tbgen.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.tbgen.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.tbgen.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to FIR_HLS
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=72 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='FIR_HLS_mul_19s_7ns_26_1_1
FIR_HLS_mul_18s_9ns_26_1_1
FIR_HLS_mul_18s_6ns_24_1_1
FIR_HLS_ama_addmuladd_19s_16s_5ns_21s_24_4_1
FIR_HLS_ama_submuladd_19s_16s_6ns_25s_26_4_1
FIR_HLS_ama_addmuladd_17s_18s_6ns_26s_26_4_1
FIR_HLS_ama_submuladd_19s_16s_5ns_23s_24_4_1
FIR_HLS_am_addmul_17s_18s_5ns_24_4_1
FIR_HLS_am_addmul_17s_18s_6ns_26_4_1
FIR_HLS_ama_addmuladd_17s_17s_8s_23s_25_4_1
FIR_HLS_am_addmul_17s_17s_8s_26_4_1
FIR_HLS_ama_addmuladd_18s_16s_7ns_25s_26_4_1
FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1
FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1
FIR_HLS_ama_submuladd_18s_16s_4ns_23s_23_4_1
FIR_HLS_ama_submuladd_18s_16s_4ns_21s_22_4_1
FIR_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1
FIR_HLS_ama_addmul_sub_16s_16s_13ns_18s_30_4_1
FIR_HLS_am_addmul_16s_16s_12ns_30_4_1
FIR_HLS_am_addmul_16s_16s_11ns_29_4_1
FIR_HLS_am_addmul_16s_16s_11s_28_4_1
FIR_HLS_am_addmul_16s_16s_11s_27_4_1
FIR_HLS_ama_addmuladd_16s_16s_8ns_19s_25_4_1
FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1
FIR_HLS_am_addmul_16s_16s_9ns_27_4_1
FIR_HLS_am_addmul_16s_16s_10s_27_4_1
FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1
FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1
FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1
FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1
FIR_HLS_am_addmul_16s_16s_9s_26_4_1
FIR_HLS_am_addmul_16s_16s_8ns_26_4_1
FIR_HLS_am_addmul_16s_16s_8ns_25_4_1
FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1
FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1
FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1
FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1
FIR_HLS_am_addmul_16s_16s_7ns_25_4_1
FIR_HLS_am_addmul_16s_16s_7s_24_4_1
FIR_HLS_ama_addmuladd_16s_16s_7s_21s_23_4_1
FIR_HLS_am_addmul_16s_16s_6ns_24_4_1
FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1
FIR_HLS_ama_addmuladd_17s_17s_6s_24s_24_4_1
FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1
FIR_HLS_ama_addmuladd_16s_16s_10ns_29s_29_4_1
FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1
FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1
FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1
FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1
FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1
FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1
FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1
FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1
FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1
FIR_HLS_ama_addmuladd_16s_16s_8s_27s_27_4_1
FIR_HLS_ama_addmuladd_16s_16s_8s_25s_26_4_1
FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1
FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1
FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_24_4_1
FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1
FIR_HLS_ama_addmuladd_16s_16s_5ns_24s_24_4_1
FIR_HLS_ama_addmuladd_18s_18s_6ns_26ns_26_4_1
FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1
FIR_HLS_ama_addmuladd_16s_16s_8ns_28s_28_4_1
FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1
FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1
FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1
FIR_HLS_ama_addmuladd_17s_17s_8s_31s_31_4_1
FIR_HLS_regslice_both
FIR_HLS_regslice_both
FIR_filter
FIR_HLS
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/top-io-be.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.tbgen.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.rtl_wrap.cfg.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.compgen.dataonly.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_filter.tbgen.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.tbgen.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.constraint.tcl 
Execute     sc_get_clocks FIR_HLS 
Execute     source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.constraint.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/global.setting.tcl
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/AMD/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow impl -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow impl -rtl verilog'
Execute     source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/global.setting.tcl
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/AMD/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.139 sec.
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.constraint.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/FIR_HLS.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/global.setting.tcl
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/AMD/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.132 sec.
Execute     source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/autopilot.rtl.models.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog exec C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/verilog/impl.bat
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix FIR_HLS_ TopModuleNoPrefix FIR_HLS TopModuleWithPrefix FIR_HLS' export_design_flow='impl' impl_dir='C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: impl processing xml
Execute     ap_part_info -quiet -data family -name xck26-sfvc784-2LV-c 
INFO-FLOW: DBG:PUTS:     writing export xml file: C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/report/verilog/export_impl.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode000001FC48E87BFC' export_design_flow='impl' export_rpt='C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/report/verilog/export_impl.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_impl.rpt
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute     ap_part_info -quiet -data family -name xck26-sfvc784-2LV-c 
INFO-FLOW: DBG:PUTS:     writing export xml file: C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode000001FC492F2BBC' export_design_flow='syn' export_rpt='C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute     send_msg_by_id INFO @200-802@%s FIR_v2/FIR_HLS.zip 
INFO: [HLS 200-802] Generated output file FIR_v2/FIR_HLS.zip
Command   export_design done; 907.726 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
