{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1467887536954 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus II 64-Bit " "Running Quartus II 64-Bit Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1467887536955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 07 11:32:16 2016 " "Processing started: Thu Jul 07 11:32:16 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1467887536955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1467887536955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testbus -c testbus --generate_symbol=C:/Marq.Stuff/Dev.GitHub/fpga_examples/stuff/fakemem.vhd " "Command: quartus_map --read_settings_files=on --write_settings_files=off testbus -c testbus --generate_symbol=C:/Marq.Stuff/Dev.GitHub/fpga_examples/stuff/fakemem.vhd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1467887536955 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "clk fakemem.vhd(21) " "VHDL Interface Declaration error in fakemem.vhd(21): interface object \"clk\" of mode out cannot be read. Change object mode to buffer." {  } { { "fakemem.vhd" "" { Text "C:/Marq.Stuff/Dev.GitHub/fpga_examples/stuff/fakemem.vhd" 21 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Quartus II" 0 -1 1467887538320 ""}
{ "Error" "EVRFX_VHDL_OBJECT_OF_MODE_OUT_CANNOT_BE_READ" "clk fakemem.vhd(21) " "VHDL error at fakemem.vhd(21): can't read value of interface object \"clk\" of mode OUT" {  } { { "fakemem.vhd" "" { Text "C:/Marq.Stuff/Dev.GitHub/fpga_examples/stuff/fakemem.vhd" 21 0 0 } }  } 0 10600 "VHDL error at %2!s!: can't read value of interface object \"%1!s!\" of mode OUT" 0 0 "Quartus II" 0 -1 1467887538320 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "clk fakemem.vhd(19) " "VHDL Interface Declaration error in fakemem.vhd(19): interface object \"clk\" of mode out cannot be read. Change object mode to buffer." {  } { { "fakemem.vhd" "" { Text "C:/Marq.Stuff/Dev.GitHub/fpga_examples/stuff/fakemem.vhd" 19 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Quartus II" 0 -1 1467887538320 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Symbol File 3 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Create Symbol File was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "454 " "Peak virtual memory: 454 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1467887538399 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul 07 11:32:18 2016 " "Processing ended: Thu Jul 07 11:32:18 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1467887538399 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1467887538399 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1467887538399 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1467887538399 ""}
