// Seed: 806277136
module module_0 (
    input logic id_0,
    output logic id_1,
    input logic id_2,
    input id_3
    , id_5,
    input logic id_4
    , id_6
);
  assign id_5 = id_6;
  logic id_7;
  assign id_7 = id_3[1'd0];
  logic id_8;
  assign id_5 = id_5;
  logic id_9;
  assign id_9 = id_6;
  logic id_10;
  specify
    if (~id_4) (posedge id_11 => (id_12 +: 1)) = (1'd0);
    (id_13 => id_14) = (1);
    (id_15 => id_16) = 1;
    (id_17 => id_18) = (id_9, 1);
    (id_19 => id_20) = (1, 1);
    if  (  id_10  )  (  posedge  id_21  =>  (  id_22  +:  id_14  ?  1  :  id_0  )  )  =  (  id_17  &  1  ,  id_15  :  1  :  1  ,  1  ,  1 'b0 ,  id_7  )  ;
    (id_23 => id_24) = 1;
    (id_25 => id_26) = id_27;
  endspecify
  integer id_28;
  assign id_9 = id_11;
endmodule
