{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575922931955 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575922931955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 14:22:11 2019 " "Processing started: Mon Dec 09 14:22:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575922931955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922931955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_test -c FPGA_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_test -c FPGA_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922931955 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575922932775 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575922932775 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sprite_command_controller.sv(121) " "Verilog HDL warning at sprite_command_controller.sv(121): extended using \"x\" or \"z\"" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 121 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575922940169 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sprite_command_controller.sv(122) " "Verilog HDL warning at sprite_command_controller.sv(122): extended using \"x\" or \"z\"" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 122 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575922940170 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sprite_command_controller.sv(123) " "Verilog HDL warning at sprite_command_controller.sv(123): extended using \"x\" or \"z\"" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 123 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575922940170 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sprite_command_controller.sv(124) " "Verilog HDL warning at sprite_command_controller.sv(124): extended using \"x\" or \"z\"" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 124 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575922940170 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sprite_command_controller.sv(125) " "Verilog HDL warning at sprite_command_controller.sv(125): extended using \"x\" or \"z\"" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 125 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575922940170 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sprite_command_controller.sv(132) " "Verilog HDL warning at sprite_command_controller.sv(132): extended using \"x\" or \"z\"" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 132 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575922940170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ece_student/desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ece_student/desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_command_controller " "Found entity 1: sprite_command_controller" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922940172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922940172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ece_student/desktop/chase_testing/ece554-microgame/v/memory/instruction_memory_8k.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ece_student/desktop/chase_testing/ece554-microgame/v/memory/instruction_memory_8k.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory_8k " "Found entity 1: instruction_memory_8k" {  } { { "../../ece554-microgame/v/memory/instruction_memory_8k.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/instruction_memory_8k.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922940176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922940176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ece_student/desktop/chase_testing/ece554-microgame/v/memory/instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ece_student/desktop/chase_testing/ece554-microgame/v/memory/instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "../../ece554-microgame/v/memory/instruction_memory.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/instruction_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922940180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922940180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ece_student/desktop/chase_testing/ece554-microgame/v/memory/data_memory_8k.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ece_student/desktop/chase_testing/ece554-microgame/v/memory/data_memory_8k.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory_8k " "Found entity 1: data_memory_8k" {  } { { "../../ece554-microgame/v/memory/data_memory_8k.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/data_memory_8k.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922940184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922940184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ece_student/desktop/chase_testing/ece554-microgame/v/memory/data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ece_student/desktop/chase_testing/ece554-microgame/v/memory/data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "../../ece554-microgame/v/memory/data_memory.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/data_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922940188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922940188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ece_student/desktop/chase_testing/ece554-microgame/v/testing/cpu_test_harness/audio_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ece_student/desktop/chase_testing/ece554-microgame/v/testing/cpu_test_harness/audio_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_controller " "Found entity 1: audio_controller" {  } { { "../../ece554-microgame/v/testing/cpu_test_harness/audio_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/testing/cpu_test_harness/audio_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922940192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922940192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ece_student/desktop/chase_testing/ece554-microgame/v/user_input/user_io_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ece_student/desktop/chase_testing/ece554-microgame/v/user_input/user_io_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 user_io_shifter " "Found entity 1: user_io_shifter" {  } { { "../../ece554-microgame/v/user_input/user_io_shifter.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/user_io_shifter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922940196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922940196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ece_student/desktop/chase_testing/ece554-microgame/v/user_input/user_io_shift_out.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ece_student/desktop/chase_testing/ece554-microgame/v/user_input/user_io_shift_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 user_io_shift_out " "Found entity 1: user_io_shift_out" {  } { { "../../ece554-microgame/v/user_input/user_io_shift_out.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/user_io_shift_out.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922940200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922940200 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "user_io_cpu.sv(37) " "Verilog HDL information at user_io_cpu.sv(37): always construct contains both blocking and non-blocking assignments" {  } { { "../../ece554-microgame/v/user_input/user_io_cpu.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/user_io_cpu.sv" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1575922940202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ece_student/desktop/chase_testing/ece554-microgame/v/user_input/user_io_cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ece_student/desktop/chase_testing/ece554-microgame/v/user_input/user_io_cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 user_io_cpu " "Found entity 1: user_io_cpu" {  } { { "../../ece554-microgame/v/user_input/user_io_cpu.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/user_io_cpu.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922940204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922940204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ece_student/desktop/chase_testing/ece554-microgame/v/user_input/user_input_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ece_student/desktop/chase_testing/ece554-microgame/v/user_input/user_input_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 user_input_buffer " "Found entity 1: user_input_buffer" {  } { { "../../ece554-microgame/v/user_input/user_input_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/user_input_buffer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922940207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922940207 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "spart.v(35) " "Verilog HDL warning at spart.v(35): extended using \"x\" or \"z\"" {  } { { "../../ece554-microgame/v/user_input/spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/spart.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575922940210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ece_student/desktop/chase_testing/ece554-microgame/v/user_input/spart.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ece_student/desktop/chase_testing/ece554-microgame/v/user_input/spart.v" { { "Info" "ISGN_ENTITY_NAME" "1 spart " "Found entity 1: spart" {  } { { "../../ece554-microgame/v/user_input/spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/spart.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922940211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922940211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ece_student/desktop/chase_testing/ece554-microgame/v/user_input/driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ece_student/desktop/chase_testing/ece554-microgame/v/user_input/driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 driver " "Found entity 1: driver" {  } { { "../../ece554-microgame/v/user_input/driver.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/driver.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922940215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922940215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ece_student/desktop/chase_testing/ece554-microgame/v/user_input/brg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ece_student/desktop/chase_testing/ece554-microgame/v/user_input/brg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BRG " "Found entity 1: BRG" {  } { { "../../ece554-microgame/v/user_input/brg.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/brg.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922940219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922940219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ece_student/desktop/chase_testing/ece554-microgame/v/hexdecode.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ece_student/desktop/chase_testing/ece554-microgame/v/hexdecode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hexdecode " "Found entity 1: hexdecode" {  } { { "../../ece554-microgame/v/hexdecode.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/hexdecode.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922940223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922940223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ece_student/desktop/chase_testing/ece554-microgame/v/cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ece_student/desktop/chase_testing/ece554-microgame/v/cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../../ece554-microgame/v/cpu.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/cpu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922940228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922940228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ece_student/desktop/chase_testing/ece554-microgame/v/button.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ece_student/desktop/chase_testing/ece554-microgame/v/button.sv" { { "Info" "ISGN_ENTITY_NAME" "1 button " "Found entity 1: button" {  } { { "../../ece554-microgame/v/button.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/button.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922940232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922940232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "our_v/system_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file our_v/system_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_timer " "Found entity 1: system_timer" {  } { { "our_v/system_timer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/system_timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922940237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922940237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "our_v/sprite_command_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file our_v/sprite_command_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_command_fifo " "Found entity 1: sprite_command_fifo" {  } { { "our_v/sprite_command_fifo.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/sprite_command_fifo.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922940241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922940241 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sprite_buffer.sv(46) " "Verilog HDL information at sprite_buffer.sv(46): always construct contains both blocking and non-blocking assignments" {  } { { "our_v/sprite_buffer.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/sprite_buffer.sv" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1575922940244 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "write WRITE sprite_buffer.sv(26) " "Verilog HDL Declaration information at sprite_buffer.sv(26): object \"write\" differs only in case from object \"WRITE\" in the same scope" {  } { { "our_v/sprite_buffer.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/sprite_buffer.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575922940244 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "read READ sprite_buffer.sv(26) " "Verilog HDL Declaration information at sprite_buffer.sv(26): object \"read\" differs only in case from object \"READ\" in the same scope" {  } { { "our_v/sprite_buffer.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/sprite_buffer.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575922940244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "our_v/sprite_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file our_v/sprite_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_buffer " "Found entity 1: sprite_buffer" {  } { { "our_v/sprite_buffer.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/sprite_buffer.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922940246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922940246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "our_v/lfsr_32.v 1 1 " "Found 1 design units, including 1 entities, in source file our_v/lfsr_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr_32 " "Found entity 1: lfsr_32" {  } { { "our_v/lfsr_32.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/lfsr_32.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922940250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922940250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "our_v/full_adder_1bit_gp.sv 1 1 " "Found 1 design units, including 1 entities, in source file our_v/full_adder_1bit_gp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1bit_gp " "Found entity 1: full_adder_1bit_gp" {  } { { "our_v/full_adder_1bit_gp.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/full_adder_1bit_gp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922940254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922940254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "our_v/collision_detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file our_v/collision_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collision_detection " "Found entity 1: collision_detection" {  } { { "our_v/collision_detection.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/collision_detection.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922940258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922940258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "our_v/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file our_v/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "our_v/alu.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922940262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922940262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "our_v/addsub.sv 1 1 " "Found 1 design units, including 1 entities, in source file our_v/addsub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "our_v/addsub.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/addsub.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922940266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922940266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "our_v/add_4bit_lookahead.sv 1 1 " "Found 1 design units, including 1 entities, in source file our_v/add_4bit_lookahead.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_4bit_lookahead " "Found entity 1: add_4bit_lookahead" {  } { { "our_v/add_4bit_lookahead.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/add_4bit_lookahead.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922940270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922940270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_WR_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922940274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922940274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_RD_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922940279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922940279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control " "Found entity 1: Sdram_Control" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922940285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922940285 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1575922940289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/sdr_data_path.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922940291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922940291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control/control_interface.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/control_interface.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922940296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922940296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control/command.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/command.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922940303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922940303 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 VGA_Controller.sv(162) " "Verilog HDL Expression warning at VGA_Controller.sv(162): truncated literal to match 10 bits" {  } { { "v/VGA_Controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/VGA_Controller.sv" 162 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1575922940305 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 VGA_Controller.sv(163) " "Verilog HDL Expression warning at VGA_Controller.sv(163): truncated literal to match 10 bits" {  } { { "v/VGA_Controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/VGA_Controller.sv" 163 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1575922940305 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 VGA_Controller.sv(164) " "Verilog HDL Expression warning at VGA_Controller.sv(164): truncated literal to match 10 bits" {  } { { "v/VGA_Controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/VGA_Controller.sv" 164 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1575922940305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file v/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "v/VGA_Controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/VGA_Controller.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922940307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922940307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut_6.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_6 " "Found entity 1: SEG7_LUT_6" {  } { { "v/SEG7_LUT_6.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/SEG7_LUT_6.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922940311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922940311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "v/SEG7_LUT.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/SEG7_LUT.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922940315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922940315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Found entity 1: sdram_pll" {  } { { "v/sdram_pll.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/sdram_pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922940319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922940319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_pll/sdram_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_pll/sdram_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll_0002 " "Found entity 1: sdram_pll_0002" {  } { { "v/sdram_pll/sdram_pll_0002.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/sdram_pll/sdram_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922940322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922940322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "v/Reset_Delay.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/Reset_Delay.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922940327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922940327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/raw2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file v/raw2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB " "Found entity 1: RAW2RGB" {  } { { "v/RAW2RGB.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/RAW2RGB.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922940331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922940331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/line_buffer1.v 1 1 " "Found 1 design units, including 1 entities, in source file v/line_buffer1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer1 " "Found entity 1: Line_Buffer1" {  } { { "v/Line_Buffer1.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/Line_Buffer1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922940336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922940336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "v/I2C_Controller.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922940341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922940341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_ccd_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_ccd_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Found entity 1: I2C_CCD_Config" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/I2C_CCD_Config.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922940345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922940345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/ccd_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file v/ccd_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Found entity 1: CCD_Capture" {  } { { "v/CCD_Capture.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/CCD_Capture.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922940350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922940350 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 FPGA_test.sv(261) " "Verilog HDL Expression warning at FPGA_test.sv(261): truncated literal to match 5 bits" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 261 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1575922940352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_test " "Found entity 1: FPGA_test" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922940355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922940355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constants.sv 0 0 " "Found 0 design units, including 0 entities, in source file constants.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922940357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "vga_clk.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/vga_clk.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922940360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922940360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk/vga_clk_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk/vga_clk_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk_0002 " "Found entity 1: vga_clk_0002" {  } { { "vga_clk/vga_clk_0002.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/vga_clk/vga_clk_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922940364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922940364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ece_student/desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ece_student/desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 frame_buffer " "Found entity 1: frame_buffer" {  } { { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922940368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922940368 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "div_hword spart.v(37) " "Verilog HDL Implicit Net warning at spart.v(37): created implicit net for \"div_hword\"" {  } { { "../../ece554-microgame/v/user_input/spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/spart.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922940369 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "h_overlap collision_detection.sv(34) " "Verilog HDL Implicit Net warning at collision_detection.sv(34): created implicit net for \"h_overlap\"" {  } { { "our_v/collision_detection.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/collision_detection.sv" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922940369 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "v_overlap collision_detection.sv(35) " "Verilog HDL Implicit Net warning at collision_detection.sv(35): created implicit net for \"v_overlap\"" {  } { { "our_v/collision_detection.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/collision_detection.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922940369 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout7 addsub.sv(23) " "Verilog HDL Implicit Net warning at addsub.sv(23): created implicit net for \"cout7\"" {  } { { "our_v/addsub.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/addsub.sv" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922940369 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_n FPGA_test.sv(122) " "Verilog HDL Implicit Net warning at FPGA_test.sv(122): created implicit net for \"rst_n\"" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922940369 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst FPGA_test.sv(170) " "Verilog HDL Implicit Net warning at FPGA_test.sv(170): created implicit net for \"rst\"" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 170 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922940369 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D5M_TRIGGER FPGA_test.sv(176) " "Verilog HDL Implicit Net warning at FPGA_test.sv(176): created implicit net for \"D5M_TRIGGER\"" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 176 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922940369 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D5M_RESET_N FPGA_test.sv(177) " "Verilog HDL Implicit Net warning at FPGA_test.sv(177): created implicit net for \"D5M_RESET_N\"" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 177 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922940369 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CTRL_CLK FPGA_test.sv(178) " "Verilog HDL Implicit Net warning at FPGA_test.sv(178): created implicit net for \"VGA_CTRL_CLK\"" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 178 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922940369 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D5M_XCLKIN FPGA_test.sv(204) " "Verilog HDL Implicit Net warning at FPGA_test.sv(204): created implicit net for \"D5M_XCLKIN\"" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 204 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922940369 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_data1 FPGA_test.sv(347) " "Verilog HDL Implicit Net warning at FPGA_test.sv(347): created implicit net for \"write_data1\"" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 347 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922940369 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_test " "Elaborating entity \"FPGA_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575922940586 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rst FPGA_test.sv(170) " "Verilog HDL or VHDL warning at FPGA_test.sv(170): object \"rst\" assigned a value but never read" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575922940588 "|FPGA_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D5M_TRIGGER FPGA_test.sv(176) " "Verilog HDL or VHDL warning at FPGA_test.sv(176): object \"D5M_TRIGGER\" assigned a value but never read" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 176 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575922940588 "|FPGA_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D5M_RESET_N FPGA_test.sv(177) " "Verilog HDL or VHDL warning at FPGA_test.sv(177): object \"D5M_RESET_N\" assigned a value but never read" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 177 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575922940588 "|FPGA_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "auto_start FPGA_test.sv(103) " "Verilog HDL or VHDL warning at FPGA_test.sv(103): object \"auto_start\" assigned a value but never read" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575922940588 "|FPGA_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_data FPGA_test.sv(236) " "Verilog HDL or VHDL warning at FPGA_test.sv(236): object \"write_data\" assigned a value but never read" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575922940588 "|FPGA_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR FPGA_test.sv(51) " "Output port \"LEDR\" at FPGA_test.sv(51) has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575922940588 "|FPGA_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT FPGA_test.sv(12) " "Output port \"AUD_DACDAT\" at FPGA_test.sv(12) has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575922940588 "|FPGA_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK FPGA_test.sv(14) " "Output port \"AUD_XCK\" at FPGA_test.sv(14) has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575922940588 "|FPGA_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK FPGA_test.sv(36) " "Output port \"FPGA_I2C_SCLK\" at FPGA_test.sv(36) has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575922940588 "|FPGA_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:processor " "Elaborating entity \"cpu\" for hierarchy \"cpu:processor\"" {  } { { "FPGA_test.sv" "processor" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922940591 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 cpu.sv(114) " "Verilog HDL assignment warning at cpu.sv(114): truncated value with size 32 to match size of target (11)" {  } { { "../../ece554-microgame/v/cpu.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/cpu.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922940604 "|FPGA_test|cpu:processor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "itter_rf_i cpu.sv(208) " "Verilog HDL Always Construct warning at cpu.sv(208): inferring latch(es) for variable \"itter_rf_i\", which holds its previous value in one or more paths through the always construct" {  } { { "../../ece554-microgame/v/cpu.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/cpu.sv" 208 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575922940604 "|FPGA_test|cpu:processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cpu.sv(259) " "Verilog HDL assignment warning at cpu.sv(259): truncated value with size 32 to match size of target (8)" {  } { { "../../ece554-microgame/v/cpu.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/cpu.sv" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922940604 "|FPGA_test|cpu:processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 cpu.sv(611) " "Verilog HDL assignment warning at cpu.sv(611): truncated value with size 32 to match size of target (11)" {  } { { "../../ece554-microgame/v/cpu.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/cpu.sv" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922940604 "|FPGA_test|cpu:processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 cpu.sv(613) " "Verilog HDL assignment warning at cpu.sv(613): truncated value with size 32 to match size of target (11)" {  } { { "../../ece554-microgame/v/cpu.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/cpu.sv" 613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922940604 "|FPGA_test|cpu:processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cpu.sv(818) " "Verilog HDL assignment warning at cpu.sv(818): truncated value with size 32 to match size of target (1)" {  } { { "../../ece554-microgame/v/cpu.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/cpu.sv" 818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922940604 "|FPGA_test|cpu:processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cpu.sv(819) " "Verilog HDL assignment warning at cpu.sv(819): truncated value with size 32 to match size of target (1)" {  } { { "../../ece554-microgame/v/cpu.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/cpu.sv" 819 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922940604 "|FPGA_test|cpu:processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu.sv(999) " "Verilog HDL assignment warning at cpu.sv(999): truncated value with size 32 to match size of target (16)" {  } { { "../../ece554-microgame/v/cpu.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/cpu.sv" 999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922940605 "|FPGA_test|cpu:processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory cpu:processor\|instruction_memory:instruction_memory " "Elaborating entity \"instruction_memory\" for hierarchy \"cpu:processor\|instruction_memory:instruction_memory\"" {  } { { "../../ece554-microgame/v/cpu.sv" "instruction_memory" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/cpu.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922940607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory_8k cpu:processor\|instruction_memory:instruction_memory\|instruction_memory_8k:instruction_space " "Elaborating entity \"instruction_memory_8k\" for hierarchy \"cpu:processor\|instruction_memory:instruction_memory\|instruction_memory_8k:instruction_space\"" {  } { { "../../ece554-microgame/v/memory/instruction_memory.sv" "instruction_space" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/instruction_memory.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922940614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:processor\|instruction_memory:instruction_memory\|instruction_memory_8k:instruction_space\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:processor\|instruction_memory:instruction_memory\|instruction_memory_8k:instruction_space\|altsyncram:altsyncram_component\"" {  } { { "../../ece554-microgame/v/memory/instruction_memory_8k.v" "altsyncram_component" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/instruction_memory_8k.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922940669 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:processor\|instruction_memory:instruction_memory\|instruction_memory_8k:instruction_space\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cpu:processor\|instruction_memory:instruction_memory\|instruction_memory_8k:instruction_space\|altsyncram:altsyncram_component\"" {  } { { "../../ece554-microgame/v/memory/instruction_memory_8k.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/instruction_memory_8k.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922940670 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:processor\|instruction_memory:instruction_memory\|instruction_memory_8k:instruction_space\|altsyncram:altsyncram_component " "Instantiated megafunction \"cpu:processor\|instruction_memory:instruction_memory\|instruction_memory_8k:instruction_space\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922940671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922940671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922940671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922940671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922940671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922940671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../../../Downloads/sprite_draw.mif " "Parameter \"init_file\" = \"../../../../Downloads/sprite_draw.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922940671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922940671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922940671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922940671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922940671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922940671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922940671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922940671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922940671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922940671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922940671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922940671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922940671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922940671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922940671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922940671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922940671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922940671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922940671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922940671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922940671 ""}  } { { "../../ece554-microgame/v/memory/instruction_memory_8k.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/instruction_memory_8k.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575922940671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_evr2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_evr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_evr2 " "Found entity 1: altsyncram_evr2" {  } { { "db/altsyncram_evr2.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_evr2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922940721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922940721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_evr2 cpu:processor\|instruction_memory:instruction_memory\|instruction_memory_8k:instruction_space\|altsyncram:altsyncram_component\|altsyncram_evr2:auto_generated " "Elaborating entity \"altsyncram_evr2\" for hierarchy \"cpu:processor\|instruction_memory:instruction_memory\|instruction_memory_8k:instruction_space\|altsyncram:altsyncram_component\|altsyncram_evr2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922940722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:processor\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"cpu:processor\|alu:alu\"" {  } { { "../../ece554-microgame/v/cpu.sv" "alu" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/cpu.sv" 690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922940771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub cpu:processor\|alu:alu\|addsub:addsub1 " "Elaborating entity \"addsub\" for hierarchy \"cpu:processor\|alu:alu\|addsub:addsub1\"" {  } { { "our_v/alu.sv" "addsub1" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/alu.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922940774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_4bit_lookahead cpu:processor\|alu:alu\|addsub:addsub1\|add_4bit_lookahead:adder0 " "Elaborating entity \"add_4bit_lookahead\" for hierarchy \"cpu:processor\|alu:alu\|addsub:addsub1\|add_4bit_lookahead:adder0\"" {  } { { "our_v/addsub.sv" "adder0" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/addsub.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922940776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_1bit_gp cpu:processor\|alu:alu\|addsub:addsub1\|add_4bit_lookahead:adder0\|full_adder_1bit_gp:adders\[0\] " "Elaborating entity \"full_adder_1bit_gp\" for hierarchy \"cpu:processor\|alu:alu\|addsub:addsub1\|add_4bit_lookahead:adder0\|full_adder_1bit_gp:adders\[0\]\"" {  } { { "our_v/add_4bit_lookahead.sv" "adders\[0\]" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/add_4bit_lookahead.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922940779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision_detection cpu:processor\|collision_detection:cd " "Elaborating entity \"collision_detection\" for hierarchy \"cpu:processor\|collision_detection:cd\"" {  } { { "../../ece554-microgame/v/cpu.sv" "cd" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/cpu.sv" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922940830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user_input_buffer cpu:processor\|user_input_buffer:stimulus " "Elaborating entity \"user_input_buffer\" for hierarchy \"cpu:processor\|user_input_buffer:stimulus\"" {  } { { "../../ece554-microgame/v/cpu.sv" "stimulus" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/cpu.sv" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922940833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spart cpu:processor\|user_input_buffer:stimulus\|spart:spart0 " "Elaborating entity \"spart\" for hierarchy \"cpu:processor\|user_input_buffer:stimulus\|spart:spart0\"" {  } { { "../../ece554-microgame/v/user_input/user_input_buffer.v" "spart0" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/user_input_buffer.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922940835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user_io_shifter cpu:processor\|user_input_buffer:stimulus\|spart:spart0\|user_io_shifter:rx_shifter " "Elaborating entity \"user_io_shifter\" for hierarchy \"cpu:processor\|user_input_buffer:stimulus\|spart:spart0\|user_io_shifter:rx_shifter\"" {  } { { "../../ece554-microgame/v/user_input/spart.v" "rx_shifter" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/spart.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922940837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user_io_shift_out cpu:processor\|user_input_buffer:stimulus\|spart:spart0\|user_io_shift_out:tx_shifter " "Elaborating entity \"user_io_shift_out\" for hierarchy \"cpu:processor\|user_input_buffer:stimulus\|spart:spart0\|user_io_shift_out:tx_shifter\"" {  } { { "../../ece554-microgame/v/user_input/spart.v" "tx_shifter" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/spart.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922940840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BRG cpu:processor\|user_input_buffer:stimulus\|spart:spart0\|BRG:brg " "Elaborating entity \"BRG\" for hierarchy \"cpu:processor\|user_input_buffer:stimulus\|spart:spart0\|BRG:brg\"" {  } { { "../../ece554-microgame/v/user_input/spart.v" "brg" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/spart.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922940842 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 brg.sv(60) " "Verilog HDL assignment warning at brg.sv(60): truncated value with size 32 to match size of target (16)" {  } { { "../../ece554-microgame/v/user_input/brg.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/brg.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922940843 "|FPGA_test|cpu:processor|user_input_buffer:stimulus|spart:spart0|BRG:brg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "driver cpu:processor\|user_input_buffer:stimulus\|driver:driver0 " "Elaborating entity \"driver\" for hierarchy \"cpu:processor\|user_input_buffer:stimulus\|driver:driver0\"" {  } { { "../../ece554-microgame/v/user_input/user_input_buffer.v" "driver0" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/user_input_buffer.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922940846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user_io_cpu cpu:processor\|user_input_buffer:stimulus\|driver:driver0\|user_io_cpu:CPU0 " "Elaborating entity \"user_io_cpu\" for hierarchy \"cpu:processor\|user_input_buffer:stimulus\|driver:driver0\|user_io_cpu:CPU0\"" {  } { { "../../ece554-microgame/v/user_input/driver.v" "CPU0" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/driver.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922940848 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 user_io_cpu.sv(45) " "Verilog HDL assignment warning at user_io_cpu.sv(45): truncated value with size 32 to match size of target (16)" {  } { { "../../ece554-microgame/v/user_input/user_io_cpu.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/user_io_cpu.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922940849 "|FPGA_test|cpu:processor|user_input_buffer:stimulus|driver:driver0|user_io_cpu:CPU0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_controller cpu:processor\|audio_controller:audio " "Elaborating entity \"audio_controller\" for hierarchy \"cpu:processor\|audio_controller:audio\"" {  } { { "../../ece554-microgame/v/cpu.sv" "audio" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/cpu.sv" 773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922940851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr_32 cpu:processor\|lfsr_32:randy " "Elaborating entity \"lfsr_32\" for hierarchy \"cpu:processor\|lfsr_32:randy\"" {  } { { "../../ece554-microgame/v/cpu.sv" "randy" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/cpu.sv" 788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922940853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_timer cpu:processor\|system_timer:timer " "Elaborating entity \"system_timer\" for hierarchy \"cpu:processor\|system_timer:timer\"" {  } { { "../../ece554-microgame/v/cpu.sv" "timer" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/cpu.sv" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922940855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory cpu:processor\|data_memory:data_memory " "Elaborating entity \"data_memory\" for hierarchy \"cpu:processor\|data_memory:data_memory\"" {  } { { "../../ece554-microgame/v/cpu.sv" "data_memory" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/cpu.sv" 893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922940858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory_8k cpu:processor\|data_memory:data_memory\|data_memory_8k:user_space " "Elaborating entity \"data_memory_8k\" for hierarchy \"cpu:processor\|data_memory:data_memory\|data_memory_8k:user_space\"" {  } { { "../../ece554-microgame/v/memory/data_memory.sv" "user_space" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/data_memory.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922940866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:processor\|data_memory:data_memory\|data_memory_8k:user_space\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:processor\|data_memory:data_memory\|data_memory_8k:user_space\|altsyncram:altsyncram_component\"" {  } { { "../../ece554-microgame/v/memory/data_memory_8k.v" "altsyncram_component" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/data_memory_8k.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922940877 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:processor\|data_memory:data_memory\|data_memory_8k:user_space\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cpu:processor\|data_memory:data_memory\|data_memory_8k:user_space\|altsyncram:altsyncram_component\"" {  } { { "../../ece554-microgame/v/memory/data_memory_8k.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/data_memory_8k.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922940878 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:processor\|data_memory:data_memory\|data_memory_8k:user_space\|altsyncram:altsyncram_component " "Instantiated megafunction \"cpu:processor\|data_memory:data_memory\|data_memory_8k:user_space\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922940878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922940878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922940878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922940878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922940878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922940878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922940878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922940878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922940878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922940878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922940878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922940878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922940878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922940878 ""}  } { { "../../ece554-microgame/v/memory/data_memory_8k.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/data_memory_8k.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575922940878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0dl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0dl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0dl1 " "Found entity 1: altsyncram_0dl1" {  } { { "db/altsyncram_0dl1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_0dl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922940926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922940926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0dl1 cpu:processor\|data_memory:data_memory\|data_memory_8k:user_space\|altsyncram:altsyncram_component\|altsyncram_0dl1:auto_generated " "Elaborating entity \"altsyncram_0dl1\" for hierarchy \"cpu:processor\|data_memory:data_memory\|data_memory_8k:user_space\|altsyncram:altsyncram_component\|altsyncram_0dl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922940928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_command_controller cpu:processor\|sprite_command_controller:sprite_fifo " "Elaborating entity \"sprite_command_controller\" for hierarchy \"cpu:processor\|sprite_command_controller:sprite_fifo\"" {  } { { "../../ece554-microgame/v/cpu.sv" "sprite_fifo" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/cpu.sv" 990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922940938 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 sprite_command_controller.sv(65) " "Verilog HDL assignment warning at sprite_command_controller.sv(65): truncated value with size 32 to match size of target (24)" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922940939 "|FPGA_test|cpu:processor|sprite_command_controller:sprite_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 sprite_command_controller.sv(69) " "Verilog HDL assignment warning at sprite_command_controller.sv(69): truncated value with size 32 to match size of target (24)" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922940940 "|FPGA_test|cpu:processor|sprite_command_controller:sprite_fifo"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "sprite_command_controller.sv(147) " "Verilog HDL Case Statement warning at sprite_command_controller.sv(147): incomplete case statement has no default case item" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 147 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1575922940942 "|FPGA_test|cpu:processor|sprite_command_controller:sprite_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 sprite_command_controller.sv(160) " "Verilog HDL assignment warning at sprite_command_controller.sv(160): truncated value with size 32 to match size of target (6)" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922940942 "|FPGA_test|cpu:processor|sprite_command_controller:sprite_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 sprite_command_controller.sv(167) " "Verilog HDL assignment warning at sprite_command_controller.sv(167): truncated value with size 32 to match size of target (6)" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922940942 "|FPGA_test|cpu:processor|sprite_command_controller:sprite_fifo"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "sprite_command_controller.sv(194) " "Verilog HDL Case Statement warning at sprite_command_controller.sv(194): incomplete case statement has no default case item" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 194 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1575922940943 "|FPGA_test|cpu:processor|sprite_command_controller:sprite_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_command_fifo cpu:processor\|sprite_command_controller:sprite_fifo\|sprite_command_fifo:sprite_command_fifo " "Elaborating entity \"sprite_command_fifo\" for hierarchy \"cpu:processor\|sprite_command_controller:sprite_fifo\|sprite_command_fifo:sprite_command_fifo\"" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "sprite_command_fifo" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922940969 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 sprite_command_fifo.sv(17) " "Verilog HDL assignment warning at sprite_command_fifo.sv(17): truncated value with size 32 to match size of target (6)" {  } { { "our_v/sprite_command_fifo.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/sprite_command_fifo.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922940981 "|FPGA_test|sprite_command_controller:sprite_command_controller|sprite_command_fifo:sprite_command_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 sprite_command_fifo.sv(27) " "Verilog HDL assignment warning at sprite_command_fifo.sv(27): truncated value with size 32 to match size of target (6)" {  } { { "our_v/sprite_command_fifo.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/sprite_command_fifo.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922940981 "|FPGA_test|sprite_command_controller:sprite_command_controller|sprite_command_fifo:sprite_command_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 sprite_command_fifo.sv(35) " "Verilog HDL assignment warning at sprite_command_fifo.sv(35): truncated value with size 32 to match size of target (6)" {  } { { "our_v/sprite_command_fifo.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/sprite_command_fifo.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922940981 "|FPGA_test|sprite_command_controller:sprite_command_controller|sprite_command_fifo:sprite_command_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_buffer cpu:processor\|sprite_command_controller:sprite_fifo\|sprite_buffer:gen_sprites\[0\].sprite_buffer " "Elaborating entity \"sprite_buffer\" for hierarchy \"cpu:processor\|sprite_command_controller:sprite_fifo\|sprite_buffer:gen_sprites\[0\].sprite_buffer\"" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "gen_sprites\[0\].sprite_buffer" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922940985 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sprite_buffer.sv(50) " "Verilog HDL assignment warning at sprite_buffer.sv(50): truncated value with size 32 to match size of target (3)" {  } { { "our_v/sprite_buffer.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/sprite_buffer.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922940993 "|FPGA_test|sprite_command_controller:sprite_command_controller|sprite_buffer:gen_sprites[0].sprite_buffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sprite_buffer.sv(52) " "Verilog HDL assignment warning at sprite_buffer.sv(52): truncated value with size 32 to match size of target (3)" {  } { { "our_v/sprite_buffer.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/sprite_buffer.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922940993 "|FPGA_test|sprite_command_controller:sprite_command_controller|sprite_buffer:gen_sprites[0].sprite_buffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sprite_buffer.sv(56) " "Verilog HDL assignment warning at sprite_buffer.sv(56): truncated value with size 32 to match size of target (3)" {  } { { "our_v/sprite_buffer.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/sprite_buffer.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922940993 "|FPGA_test|sprite_command_controller:sprite_command_controller|sprite_buffer:gen_sprites[0].sprite_buffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sprite_buffer.sv(58) " "Verilog HDL assignment warning at sprite_buffer.sv(58): truncated value with size 32 to match size of target (3)" {  } { { "our_v/sprite_buffer.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/sprite_buffer.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922940993 "|FPGA_test|sprite_command_controller:sprite_command_controller|sprite_buffer:gen_sprites[0].sprite_buffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 sprite_buffer.sv(78) " "Verilog HDL assignment warning at sprite_buffer.sv(78): truncated value with size 32 to match size of target (6)" {  } { { "our_v/sprite_buffer.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/sprite_buffer.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922940993 "|FPGA_test|sprite_command_controller:sprite_command_controller|sprite_buffer:gen_sprites[0].sprite_buffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdecode hexdecode:f " "Elaborating entity \"hexdecode\" for hierarchy \"hexdecode:f\"" {  } { { "FPGA_test.sv" "f" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922941032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:u2 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:u2\"" {  } { { "FPGA_test.sv" "u2" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922941041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll sdram_pll:u6 " "Elaborating entity \"sdram_pll\" for hierarchy \"sdram_pll:u6\"" {  } { { "FPGA_test.sv" "u6" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922941044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll_0002 sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst " "Elaborating entity \"sdram_pll_0002\" for hierarchy \"sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\"" {  } { { "v/sdram_pll.v" "sdram_pll_inst" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/sdram_pll.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922941047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "v/sdram_pll/sdram_pll_0002.v" "altera_pll_i" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/sdram_pll/sdram_pll_0002.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922941083 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1575922941087 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "v/sdram_pll/sdram_pll_0002.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/sdram_pll/sdram_pll_0002.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922941087 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 4 " "Parameter \"number_of_clocks\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 7500 ps " "Parameter \"phase_shift1\" = \"7500 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 25.000000 MHz " "Parameter \"output_clock_frequency2\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 25.000000 MHz " "Parameter \"output_clock_frequency3\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941087 ""}  } { { "v/sdram_pll/sdram_pll_0002.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/sdram_pll/sdram_pll_0002.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575922941087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_buffer frame_buffer:bram_red " "Elaborating entity \"frame_buffer\" for hierarchy \"frame_buffer:bram_red\"" {  } { { "FPGA_test.sv" "bram_red" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922941099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram frame_buffer:bram_red\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"frame_buffer:bram_red\|altsyncram:altsyncram_component\"" {  } { { "../../ece554-microgame/v/memory/frame_buffer.v" "altsyncram_component" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922941110 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frame_buffer:bram_red\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"frame_buffer:bram_red\|altsyncram:altsyncram_component\"" {  } { { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922941111 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frame_buffer:bram_red\|altsyncram:altsyncram_component " "Instantiated megafunction \"frame_buffer:bram_red\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941111 ""}  } { { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575922941111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ju1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2ju1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ju1 " "Found entity 1: altsyncram_2ju1" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922941163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2ju1 frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated " "Elaborating entity \"altsyncram_2ju1\" for hierarchy \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922941166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/decode_dla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922941208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|decode_dla:decode2 " "Elaborating entity \"decode_dla\" for hierarchy \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|decode_dla:decode2\"" {  } { { "db/altsyncram_2ju1.tdf" "decode2" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922941212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tfb " "Found entity 1: mux_tfb" {  } { { "db/mux_tfb.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/mux_tfb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922941251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tfb frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|mux_tfb:mux3 " "Elaborating entity \"mux_tfb\" for hierarchy \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|mux_tfb:mux3\"" {  } { { "db/altsyncram_2ju1.tdf" "mux3" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922941254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control Sdram_Control:u7 " "Elaborating entity \"Sdram_Control\" for hierarchy \"Sdram_Control:u7\"" {  } { { "FPGA_test.sv" "u7" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922941334 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control.v(388) " "Verilog HDL assignment warning at Sdram_Control.v(388): truncated value with size 32 to match size of target (10)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922941338 "|FPGA_test|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_MAX_ADDR Sdram_Control.v(426) " "Verilog HDL Always Construct warning at Sdram_Control.v(426): inferring latch(es) for variable \"rWR1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575922941338 "|FPGA_test|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_MAX_ADDR Sdram_Control.v(426) " "Verilog HDL Always Construct warning at Sdram_Control.v(426): inferring latch(es) for variable \"rWR2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575922941338 "|FPGA_test|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_MAX_ADDR Sdram_Control.v(426) " "Verilog HDL Always Construct warning at Sdram_Control.v(426): inferring latch(es) for variable \"rRD1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575922941338 "|FPGA_test|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_MAX_ADDR Sdram_Control.v(426) " "Verilog HDL Always Construct warning at Sdram_Control.v(426): inferring latch(es) for variable \"rRD2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575922941338 "|FPGA_test|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_LENGTH Sdram_Control.v(426) " "Verilog HDL Always Construct warning at Sdram_Control.v(426): inferring latch(es) for variable \"rWR1_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575922941338 "|FPGA_test|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_LENGTH Sdram_Control.v(426) " "Verilog HDL Always Construct warning at Sdram_Control.v(426): inferring latch(es) for variable \"rWR2_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575922941338 "|FPGA_test|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_LENGTH Sdram_Control.v(426) " "Verilog HDL Always Construct warning at Sdram_Control.v(426): inferring latch(es) for variable \"rRD1_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575922941338 "|FPGA_test|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_LENGTH Sdram_Control.v(426) " "Verilog HDL Always Construct warning at Sdram_Control.v(426): inferring latch(es) for variable \"rRD2_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575922941338 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[0\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_LENGTH\[0\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941338 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[1\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_LENGTH\[1\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941338 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[2\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_LENGTH\[2\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941338 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[3\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_LENGTH\[3\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941338 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[4\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_LENGTH\[4\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941338 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[5\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_LENGTH\[5\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941338 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[6\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_LENGTH\[6\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941338 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[7\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_LENGTH\[7\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941338 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[0\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_LENGTH\[0\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941338 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[1\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_LENGTH\[1\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941338 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[2\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_LENGTH\[2\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941338 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[3\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_LENGTH\[3\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941338 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[4\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_LENGTH\[4\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941338 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[5\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_LENGTH\[5\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941338 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[6\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_LENGTH\[6\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941338 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[7\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_LENGTH\[7\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941338 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[0\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_LENGTH\[0\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941338 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[1\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_LENGTH\[1\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941338 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[2\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_LENGTH\[2\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941338 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[3\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_LENGTH\[3\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941338 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[4\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_LENGTH\[4\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941339 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[5\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_LENGTH\[5\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941339 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[6\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_LENGTH\[6\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941339 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[7\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_LENGTH\[7\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941339 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[0\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_LENGTH\[0\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941339 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[1\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_LENGTH\[1\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941339 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[2\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_LENGTH\[2\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941339 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[3\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_LENGTH\[3\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941339 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[4\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_LENGTH\[4\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941339 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[5\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_LENGTH\[5\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941339 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[6\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_LENGTH\[6\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941339 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[7\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_LENGTH\[7\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941339 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[0\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_MAX_ADDR\[0\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941339 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[1\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_MAX_ADDR\[1\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941339 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[2\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_MAX_ADDR\[2\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941339 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[3\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_MAX_ADDR\[3\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941339 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[4\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_MAX_ADDR\[4\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941339 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[5\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_MAX_ADDR\[5\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941339 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[6\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_MAX_ADDR\[6\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941339 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[7\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_MAX_ADDR\[7\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941339 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[8\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_MAX_ADDR\[8\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941339 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[9\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_MAX_ADDR\[9\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941339 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[10\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_MAX_ADDR\[10\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941339 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[11\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_MAX_ADDR\[11\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941339 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[12\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_MAX_ADDR\[12\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941339 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[13\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_MAX_ADDR\[13\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941339 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[14\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_MAX_ADDR\[14\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941339 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[15\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_MAX_ADDR\[15\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941339 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[16\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_MAX_ADDR\[16\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941339 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[17\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_MAX_ADDR\[17\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941339 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[18\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_MAX_ADDR\[18\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941339 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[19\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_MAX_ADDR\[19\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941339 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[20\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_MAX_ADDR\[20\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941339 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[21\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_MAX_ADDR\[21\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[22\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_MAX_ADDR\[22\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[0\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[0\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[1\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[1\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[2\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[2\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[3\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[3\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[4\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[4\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[5\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[5\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[6\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[6\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[7\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[7\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[8\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[8\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[9\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[9\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[10\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[10\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[11\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[11\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[12\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[12\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[13\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[13\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[14\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[14\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[15\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[15\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[16\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[16\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[17\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[17\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[18\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[18\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[19\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[19\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[20\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[20\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[21\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[21\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[22\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[22\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[0\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_MAX_ADDR\[0\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[1\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_MAX_ADDR\[1\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[2\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_MAX_ADDR\[2\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[3\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_MAX_ADDR\[3\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[4\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_MAX_ADDR\[4\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[5\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_MAX_ADDR\[5\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[6\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_MAX_ADDR\[6\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[7\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_MAX_ADDR\[7\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[8\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_MAX_ADDR\[8\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[9\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_MAX_ADDR\[9\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[10\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_MAX_ADDR\[10\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[11\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_MAX_ADDR\[11\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[12\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_MAX_ADDR\[12\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[13\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_MAX_ADDR\[13\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[14\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_MAX_ADDR\[14\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[15\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_MAX_ADDR\[15\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[16\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_MAX_ADDR\[16\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[17\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_MAX_ADDR\[17\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[18\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_MAX_ADDR\[18\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[19\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_MAX_ADDR\[19\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[20\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_MAX_ADDR\[20\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[21\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_MAX_ADDR\[21\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[22\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_MAX_ADDR\[22\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[0\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[0\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[1\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[1\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[2\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[2\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[3\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[3\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[4\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[4\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[5\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[5\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[6\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[6\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[7\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[7\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[8\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[8\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[9\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[9\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[10\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[10\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[11\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[11\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[12\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[12\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[13\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[13\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[14\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[14\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[15\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[15\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[16\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[16\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[17\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[17\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[18\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[18\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[19\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[19\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941340 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[20\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[20\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941341 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[21\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[21\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941341 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[22\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[22\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941341 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control:u7\|control_interface:u_control_interface " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control:u7\|control_interface:u_control_interface\"" {  } { { "Sdram_Control/Sdram_Control.v" "u_control_interface" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922941343 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(162) " "Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control/control_interface.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/control_interface.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922941344 "|FPGA_test|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(167) " "Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control/control_interface.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/control_interface.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922941344 "|FPGA_test|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(192) " "Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control/control_interface.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/control_interface.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922941344 "|FPGA_test|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control:u7\|command:u_command " "Elaborating entity \"command\" for hierarchy \"Sdram_Control:u7\|command:u_command\"" {  } { { "Sdram_Control/Sdram_Control.v" "u_command" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922941348 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/command.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575922941349 "|FPGA_test|Sdram_Control:u7|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/command.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575922941349 "|FPGA_test|Sdram_Control:u7|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/command.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575922941349 "|FPGA_test|Sdram_Control:u7|command:u_command"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control:u7\|sdr_data_path:u_sdr_data_path " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control:u7\|sdr_data_path:u_sdr_data_path\"" {  } { { "Sdram_Control/Sdram_Control.v" "u_sdr_data_path" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922941352 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(68) " "Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (2)" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/sdr_data_path.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922941352 "|FPGA_test|Sdram_Control:u7|sdr_data_path:u_sdr_data_path"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo " "Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\"" {  } { { "Sdram_Control/Sdram_Control.v" "u_write1_fifo" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922941360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "Sdram_Control/Sdram_WR_FIFO.v" "dcfifo_mixed_widths_component" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_WR_FIFO.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922941586 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_WR_FIFO.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922941587 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 9 " "Parameter \"lpm_widthu_r\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 16 " "Parameter \"lpm_width_r\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922941587 ""}  } { { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_WR_FIFO.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575922941587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ngp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_ngp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ngp1 " "Found entity 1: dcfifo_ngp1" {  } { { "db/dcfifo_ngp1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ngp1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922941633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ngp1 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated " "Elaborating entity \"dcfifo_ngp1\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922941635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_oab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_oab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_oab " "Found entity 1: a_gray2bin_oab" {  } { { "db/a_gray2bin_oab.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/a_gray2bin_oab.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922941653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_oab Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|a_gray2bin_oab:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_oab\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|a_gray2bin_oab:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_ngp1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ngp1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922941657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_nv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_nv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_nv6 " "Found entity 1: a_graycounter_nv6" {  } { { "db/a_graycounter_nv6.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/a_graycounter_nv6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922941702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_nv6 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|a_graycounter_nv6:rdptr_g1p " "Elaborating entity \"a_graycounter_nv6\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|a_graycounter_nv6:rdptr_g1p\"" {  } { { "db/dcfifo_ngp1.tdf" "rdptr_g1p" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ngp1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922941704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_jdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_jdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_jdc " "Found entity 1: a_graycounter_jdc" {  } { { "db/a_graycounter_jdc.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/a_graycounter_jdc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922941744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_jdc Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|a_graycounter_jdc:wrptr_g1p " "Elaborating entity \"a_graycounter_jdc\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|a_graycounter_jdc:wrptr_g1p\"" {  } { { "db/dcfifo_ngp1.tdf" "wrptr_g1p" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ngp1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922941747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_86d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_86d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_86d1 " "Found entity 1: altsyncram_86d1" {  } { { "db/altsyncram_86d1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_86d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922941791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_86d1 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|altsyncram_86d1:fifo_ram " "Elaborating entity \"altsyncram_86d1\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|altsyncram_86d1:fifo_ram\"" {  } { { "db/dcfifo_ngp1.tdf" "fifo_ram" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ngp1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922941794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922941810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_ngp1.tdf" "rs_brp" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ngp1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922941813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8pl " "Found entity 1: alt_synch_pipe_8pl" {  } { { "db/alt_synch_pipe_8pl.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/alt_synch_pipe_8pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922941833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8pl Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_8pl\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\"" {  } { { "db/dcfifo_ngp1.tdf" "rs_dgwp" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ngp1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922941836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922941851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe13 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe13\"" {  } { { "db/alt_synch_pipe_8pl.tdf" "dffpipe13" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/alt_synch_pipe_8pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922941856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/alt_synch_pipe_9pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922941872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\"" {  } { { "db/dcfifo_ngp1.tdf" "ws_dgrp" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ngp1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922941875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922941890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe16 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe16\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe16" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/alt_synch_pipe_9pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922941894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_906.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_906.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_906 " "Found entity 1: cmpr_906" {  } { { "db/cmpr_906.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/cmpr_906.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922941935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922941935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_906 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|cmpr_906:rdempty_eq_comp " "Elaborating entity \"cmpr_906\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|cmpr_906:rdempty_eq_comp\"" {  } { { "db/dcfifo_ngp1.tdf" "rdempty_eq_comp" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ngp1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922941938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo " "Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\"" {  } { { "Sdram_Control/Sdram_Control.v" "u_read1_fifo" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922942231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "Sdram_Control/Sdram_RD_FIFO.v" "dcfifo_mixed_widths_component" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922942439 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922942441 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922942441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922942441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922942441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922942441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922942441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922942441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 9 " "Parameter \"lpm_widthu_r\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922942441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 16 " "Parameter \"lpm_width_r\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922942441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922942441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922942441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922942441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922942441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922942441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922942441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922942441 ""}  } { { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575922942441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ahp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_ahp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ahp1 " "Found entity 1: dcfifo_ahp1" {  } { { "db/dcfifo_ahp1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ahp1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922942479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922942479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ahp1 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated " "Elaborating entity \"dcfifo_ahp1\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922942482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/alt_synch_pipe_apl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922942518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922942518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|alt_synch_pipe_apl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\"" {  } { { "db/dcfifo_ahp1.tdf" "rs_dgwp" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ahp1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922942521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922942537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922942537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe5 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe5\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe5" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/alt_synch_pipe_apl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922942542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/alt_synch_pipe_bpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922942566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922942566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\"" {  } { { "db/dcfifo_ahp1.tdf" "ws_dgrp" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ahp1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922942569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922942585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922942585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe8 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe8\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe8" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/alt_synch_pipe_bpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922942589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:u1 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:u1\"" {  } { { "FPGA_test.sv" "u1" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922942882 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_index VGA_Controller.sv(121) " "Verilog HDL or VHDL warning at VGA_Controller.sv(121): object \"x_index\" assigned a value but never read" {  } { { "v/VGA_Controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/VGA_Controller.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575922942883 "|FPGA_test|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_index VGA_Controller.sv(121) " "Verilog HDL or VHDL warning at VGA_Controller.sv(121): object \"y_index\" assigned a value but never read" {  } { { "v/VGA_Controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/VGA_Controller.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575922942883 "|FPGA_test|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.sv(155) " "Verilog HDL assignment warning at VGA_Controller.sv(155): truncated value with size 32 to match size of target (13)" {  } { { "v/VGA_Controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/VGA_Controller.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922942884 "|FPGA_test|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.sv(156) " "Verilog HDL assignment warning at VGA_Controller.sv(156): truncated value with size 32 to match size of target (13)" {  } { { "v/VGA_Controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/VGA_Controller.sv" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922942884 "|FPGA_test|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.sv(229) " "Verilog HDL assignment warning at VGA_Controller.sv(229): truncated value with size 32 to match size of target (13)" {  } { { "v/VGA_Controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/VGA_Controller.sv" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922942884 "|FPGA_test|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.sv(255) " "Verilog HDL assignment warning at VGA_Controller.sv(255): truncated value with size 32 to match size of target (13)" {  } { { "v/VGA_Controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/VGA_Controller.sv" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922942884 "|FPGA_test|VGA_Controller:u1"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_86d1.tdf" 41 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ahp1.tdf" 56 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 314 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[1\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_86d1.tdf" 73 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ahp1.tdf" 56 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 314 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[2\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_86d1.tdf" 105 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ahp1.tdf" 56 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 314 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[3\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_86d1.tdf" 137 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ahp1.tdf" 56 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 314 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[4\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_86d1.tdf" 169 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ahp1.tdf" 56 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 314 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[5\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_86d1.tdf" 201 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ahp1.tdf" 56 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 314 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[6\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_86d1.tdf" 233 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ahp1.tdf" 56 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 314 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[7\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_86d1.tdf" 265 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ahp1.tdf" 56 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 314 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[8\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_86d1.tdf" 297 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ahp1.tdf" 56 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 314 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[9\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_86d1.tdf" 329 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ahp1.tdf" 56 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 314 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_86d1.tdf" 361 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ahp1.tdf" 56 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 314 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[11\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_86d1.tdf" 393 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ahp1.tdf" 56 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 314 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[12\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_86d1.tdf" 425 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ahp1.tdf" 56 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 314 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[13\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_86d1.tdf" 457 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ahp1.tdf" 56 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 314 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[14\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_86d1.tdf" 489 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ahp1.tdf" 56 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 314 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_86d1.tdf" 521 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ahp1.tdf" 56 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 314 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_86d1.tdf" 521 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ahp1.tdf" 56 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 304 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a0 " "Synthesized away node \"frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 44 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 296 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_blue|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a1 " "Synthesized away node \"frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 73 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 296 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_blue|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a2 " "Synthesized away node \"frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 296 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_blue|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a8 " "Synthesized away node \"frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 296 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_blue|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a9 " "Synthesized away node \"frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 305 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 296 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_blue|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a10 " "Synthesized away node \"frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 296 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_blue|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a16 " "Synthesized away node \"frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 508 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 296 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_blue|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a17 " "Synthesized away node \"frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 537 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 296 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_blue|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a18 " "Synthesized away node \"frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 296 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_blue|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a24 " "Synthesized away node \"frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 740 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 296 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_blue|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a25 " "Synthesized away node \"frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 769 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 296 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_blue|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a26 " "Synthesized away node \"frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 296 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_blue|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a32 " "Synthesized away node \"frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 972 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 296 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_blue|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a33 " "Synthesized away node \"frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1001 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 296 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_blue|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a34 " "Synthesized away node \"frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1030 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 296 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_blue|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a40 " "Synthesized away node \"frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 296 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_blue|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a41 " "Synthesized away node \"frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 296 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_blue|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a42 " "Synthesized away node \"frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 296 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_blue|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a48 " "Synthesized away node \"frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1436 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 296 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_blue|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a49 " "Synthesized away node \"frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1465 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 296 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_blue|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a50 " "Synthesized away node \"frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1494 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 296 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_blue|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a56 " "Synthesized away node \"frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1668 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 296 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_blue|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a57 " "Synthesized away node \"frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1697 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 296 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_blue|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a58 " "Synthesized away node \"frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1726 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 296 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_blue|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a0 " "Synthesized away node \"frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 44 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_green|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a1 " "Synthesized away node \"frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 73 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_green|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a2 " "Synthesized away node \"frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_green|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a8 " "Synthesized away node \"frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_green|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a9 " "Synthesized away node \"frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 305 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_green|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a10 " "Synthesized away node \"frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_green|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a16 " "Synthesized away node \"frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 508 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_green|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a17 " "Synthesized away node \"frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 537 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_green|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a18 " "Synthesized away node \"frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_green|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a24 " "Synthesized away node \"frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 740 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_green|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a25 " "Synthesized away node \"frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 769 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_green|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a26 " "Synthesized away node \"frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_green|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a32 " "Synthesized away node \"frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 972 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_green|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a33 " "Synthesized away node \"frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1001 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_green|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a34 " "Synthesized away node \"frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1030 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_green|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a40 " "Synthesized away node \"frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_green|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a41 " "Synthesized away node \"frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_green|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a42 " "Synthesized away node \"frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_green|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a48 " "Synthesized away node \"frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1436 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_green|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a49 " "Synthesized away node \"frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1465 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_green|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a50 " "Synthesized away node \"frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1494 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_green|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a56 " "Synthesized away node \"frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1668 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_green|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a57 " "Synthesized away node \"frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1697 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_green|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a58 " "Synthesized away node \"frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1726 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_green|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a0 " "Synthesized away node \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 44 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_red|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a1 " "Synthesized away node \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 73 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_red|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a2 " "Synthesized away node \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_red|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a8 " "Synthesized away node \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_red|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a9 " "Synthesized away node \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 305 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_red|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a10 " "Synthesized away node \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_red|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a16 " "Synthesized away node \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 508 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_red|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a17 " "Synthesized away node \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 537 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_red|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a18 " "Synthesized away node \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_red|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a24 " "Synthesized away node \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 740 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_red|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a25 " "Synthesized away node \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 769 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_red|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a26 " "Synthesized away node \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_red|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a32 " "Synthesized away node \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 972 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_red|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a33 " "Synthesized away node \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1001 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_red|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a34 " "Synthesized away node \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1030 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_red|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a40 " "Synthesized away node \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_red|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a41 " "Synthesized away node \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_red|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a42 " "Synthesized away node \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_red|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a48 " "Synthesized away node \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1436 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_red|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a49 " "Synthesized away node \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1465 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_red|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a50 " "Synthesized away node \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1494 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_red|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a56 " "Synthesized away node \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1668 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_red|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a57 " "Synthesized away node \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1697 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_red|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a58 " "Synthesized away node \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1726 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|frame_buffer:bram_red|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a58"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1575922943949 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "v/sdram_pll/sdram_pll_0002.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/sdram_pll/sdram_pll_0002.v" 94 0 0 } } { "v/sdram_pll.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/sdram_pll.v" 25 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922943949 "|FPGA_test|sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i|general[2].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1575922943949 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1575922943949 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_clk 16 " "Ignored 16 assignments for entity \"vga_clk\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_clk -sip vga_clk.sip -library lib_vga_clk " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_clk -sip vga_clk.sip -library lib_vga_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1575922947879 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_clk -sip vga_clk.sip -library lib_vga_clk " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_clk -sip vga_clk.sip -library lib_vga_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1575922947879 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_clk -sip vga_clk.sip -library lib_vga_clk " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_clk -sip vga_clk.sip -library lib_vga_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1575922947879 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1575922947879 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_clk_0002 317 " "Ignored 317 assignments for entity \"vga_clk_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1575922947879 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:processor\|user_input_buffer:stimulus\|databus\[7\]\" " "Converted tri-state node \"cpu:processor\|user_input_buffer:stimulus\|databus\[7\]\" into a selector" {  } { { "../../ece554-microgame/v/user_input/brg.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/brg.sv" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 5 1575922947863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:processor\|user_input_buffer:stimulus\|databus\[6\]\" " "Converted tri-state node \"cpu:processor\|user_input_buffer:stimulus\|databus\[6\]\" into a selector" {  } { { "../../ece554-microgame/v/user_input/brg.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/brg.sv" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 5 1575922947863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:processor\|user_input_buffer:stimulus\|databus\[5\]\" " "Converted tri-state node \"cpu:processor\|user_input_buffer:stimulus\|databus\[5\]\" into a selector" {  } { { "../../ece554-microgame/v/user_input/brg.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/brg.sv" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 5 1575922947863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:processor\|user_input_buffer:stimulus\|databus\[4\]\" " "Converted tri-state node \"cpu:processor\|user_input_buffer:stimulus\|databus\[4\]\" into a selector" {  } { { "../../ece554-microgame/v/user_input/brg.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/brg.sv" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 5 1575922947863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:processor\|user_input_buffer:stimulus\|databus\[3\]\" " "Converted tri-state node \"cpu:processor\|user_input_buffer:stimulus\|databus\[3\]\" into a selector" {  } { { "../../ece554-microgame/v/user_input/brg.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/brg.sv" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 5 1575922947863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:processor\|user_input_buffer:stimulus\|databus\[2\]\" " "Converted tri-state node \"cpu:processor\|user_input_buffer:stimulus\|databus\[2\]\" into a selector" {  } { { "../../ece554-microgame/v/user_input/brg.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/brg.sv" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 5 1575922947863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:processor\|user_input_buffer:stimulus\|databus\[1\]\" " "Converted tri-state node \"cpu:processor\|user_input_buffer:stimulus\|databus\[1\]\" into a selector" {  } { { "../../ece554-microgame/v/user_input/brg.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/brg.sv" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 5 1575922947863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:processor\|user_input_buffer:stimulus\|databus\[0\]\" " "Converted tri-state node \"cpu:processor\|user_input_buffer:stimulus\|databus\[0\]\" into a selector" {  } { { "../../ece554-microgame/v/user_input/brg.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/brg.sv" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 5 1575922947863 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 5 1575922947863 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_clk 16 " "Ignored 16 assignments for entity \"vga_clk\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_clk -sip vga_clk.sip -library lib_vga_clk " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_clk -sip vga_clk.sip -library lib_vga_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1575922947941 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_clk -sip vga_clk.sip -library lib_vga_clk " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_clk -sip vga_clk.sip -library lib_vga_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1575922947941 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_clk -sip vga_clk.sip -library lib_vga_clk " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_clk -sip vga_clk.sip -library lib_vga_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1575922947941 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1575922947941 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_clk 16 " "Ignored 16 assignments for entity \"vga_clk\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_clk -sip vga_clk.sip -library lib_vga_clk " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_clk -sip vga_clk.sip -library lib_vga_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1575922947941 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_clk -sip vga_clk.sip -library lib_vga_clk " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_clk -sip vga_clk.sip -library lib_vga_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1575922947941 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_clk -sip vga_clk.sip -library lib_vga_clk " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_clk -sip vga_clk.sip -library lib_vga_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1575922947941 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1575922947941 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_clk_0002 317 " "Ignored 317 assignments for entity \"vga_clk_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1575922947941 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_clk_0002 317 " "Ignored 317 assignments for entity \"vga_clk_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1575922947941 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_clk 16 " "Ignored 16 assignments for entity \"vga_clk\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_clk -sip vga_clk.sip -library lib_vga_clk " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_clk -sip vga_clk.sip -library lib_vga_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1575922947988 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_clk -sip vga_clk.sip -library lib_vga_clk " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_clk -sip vga_clk.sip -library lib_vga_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1575922947988 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_clk -sip vga_clk.sip -library lib_vga_clk " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_clk -sip vga_clk.sip -library lib_vga_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1575922947988 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1575922947988 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_clk_0002 317 " "Ignored 317 assignments for entity \"vga_clk_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1575922947988 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[39\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[39\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 4 1575922947848 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[38\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[38\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 4 1575922947848 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[37\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[37\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 4 1575922947848 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[36\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[36\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 4 1575922947848 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[35\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[35\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 4 1575922947848 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[34\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[34\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 4 1575922947848 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[33\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[33\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 4 1575922947848 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[32\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[32\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 4 1575922947848 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[31\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[31\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 4 1575922947848 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[30\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[30\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 4 1575922947848 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[29\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[29\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 4 1575922947848 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[28\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[28\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 4 1575922947848 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[27\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[27\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 4 1575922947848 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[26\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[26\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 4 1575922947848 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[25\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[25\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 4 1575922947848 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[24\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[24\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 4 1575922947848 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[23\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[23\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 4 1575922947848 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[22\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[22\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 4 1575922947848 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[21\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[21\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 4 1575922947848 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[20\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[20\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 4 1575922947848 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[19\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[19\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 4 1575922947848 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[15\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[15\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 4 1575922947848 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[14\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[14\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 4 1575922947848 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[13\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[13\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 4 1575922947848 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[12\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[12\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 4 1575922947848 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[11\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[11\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 4 1575922947848 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[7\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[7\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 4 1575922947848 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[6\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[6\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 4 1575922947848 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[5\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[5\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 4 1575922947848 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[4\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[4\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 4 1575922947848 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[3\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[3\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 4 1575922947848 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 4 1575922947848 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_clk 16 " "Ignored 16 assignments for entity \"vga_clk\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_clk -sip vga_clk.sip -library lib_vga_clk " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_clk -sip vga_clk.sip -library lib_vga_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1575922948082 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_clk -sip vga_clk.sip -library lib_vga_clk " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_clk -sip vga_clk.sip -library lib_vga_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1575922948082 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_clk -sip vga_clk.sip -library lib_vga_clk " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_clk -sip vga_clk.sip -library lib_vga_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1575922948082 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1575922948082 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_clk_0002 317 " "Ignored 317 assignments for entity \"vga_clk_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1575922948097 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_clk 16 " "Ignored 16 assignments for entity \"vga_clk\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_clk -sip vga_clk.sip -library lib_vga_clk " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_clk -sip vga_clk.sip -library lib_vga_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1575922949615 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_clk -sip vga_clk.sip -library lib_vga_clk " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_clk -sip vga_clk.sip -library lib_vga_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1575922949615 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_clk -sip vga_clk.sip -library lib_vga_clk " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_clk -sip vga_clk.sip -library lib_vga_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1575922949615 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1575922949615 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_clk_0002 317 " "Ignored 317 assignments for entity \"vga_clk_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1575922949615 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1575922950573 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 446 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 1 1575922952618 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 1 1575922952618 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "cpu:processor\|gpio\[5\] " "bidirectional pin \"cpu:processor\|gpio\[5\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1575922953040 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 4 1575922953040 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 446 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 0 1575922953118 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 0 1575922953118 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1575922953103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1575922953103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1575922953103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1575922953103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1575922953103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1575922953103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1575922953103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1575922953103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1575922953103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1575922953103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1575922953103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1575922953103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1575922953103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1575922953103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1575922953103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1575922953103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1575922953103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1575922953103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1575922953103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1575922953103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1575922953103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1575922953103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1575922953103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1575922953103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1575922953103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1575922953103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1575922953103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1575922953103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1575922953103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1575922953103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1575922953103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1575922953103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1575922953103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1575922953103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1575922953103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1575922953103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1575922953103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1575922953103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1575922953103 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 1 1575922953103 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_ADDR\[0\] Sdram_Control:u7\|rWR2_ADDR\[0\]~synth Sdram_Control:u7\|rWR2_ADDR\[0\]~synth " "Register \"Sdram_Control:u7\|rWR2_ADDR\[0\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_ADDR\[0\]~synth\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[0\]~synth\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 446 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1575922953118 "|FPGA_test|Sdram_Control:u7|rWR2_ADDR[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_ADDR\[8\] Sdram_Control:u7\|rWR2_ADDR\[8\]~synth Sdram_Control:u7\|rWR2_ADDR\[8\]~synth " "Register \"Sdram_Control:u7\|rWR2_ADDR\[8\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_ADDR\[8\]~synth\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[8\]~synth\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 446 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1575922953118 "|FPGA_test|Sdram_Control:u7|rWR2_ADDR[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_ADDR\[1\] Sdram_Control:u7\|rWR2_ADDR\[1\]~synth Sdram_Control:u7\|rWR2_ADDR\[1\]~synth " "Register \"Sdram_Control:u7\|rWR2_ADDR\[1\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_ADDR\[1\]~synth\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[1\]~synth\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 446 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1575922953118 "|FPGA_test|Sdram_Control:u7|rWR2_ADDR[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_ADDR\[9\] Sdram_Control:u7\|rWR2_ADDR\[9\]~synth Sdram_Control:u7\|rWR2_ADDR\[9\]~synth " "Register \"Sdram_Control:u7\|rWR2_ADDR\[9\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_ADDR\[9\]~synth\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[9\]~synth\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 446 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1575922953118 "|FPGA_test|Sdram_Control:u7|rWR2_ADDR[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_ADDR\[2\] Sdram_Control:u7\|rWR2_ADDR\[2\]~synth Sdram_Control:u7\|rWR2_ADDR\[2\]~synth " "Register \"Sdram_Control:u7\|rWR2_ADDR\[2\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_ADDR\[2\]~synth\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[2\]~synth\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 446 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1575922953118 "|FPGA_test|Sdram_Control:u7|rWR2_ADDR[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_ADDR\[10\] Sdram_Control:u7\|rWR2_ADDR\[10\]~synth Sdram_Control:u7\|rWR2_ADDR\[10\]~synth " "Register \"Sdram_Control:u7\|rWR2_ADDR\[10\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_ADDR\[10\]~synth\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[10\]~synth\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 446 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1575922953118 "|FPGA_test|Sdram_Control:u7|rWR2_ADDR[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_ADDR\[3\] Sdram_Control:u7\|rWR2_ADDR\[3\]~synth Sdram_Control:u7\|rWR2_ADDR\[3\]~synth " "Register \"Sdram_Control:u7\|rWR2_ADDR\[3\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_ADDR\[3\]~synth\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[3\]~synth\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 446 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1575922953118 "|FPGA_test|Sdram_Control:u7|rWR2_ADDR[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_ADDR\[11\] Sdram_Control:u7\|rWR2_ADDR\[11\]~synth Sdram_Control:u7\|rWR2_ADDR\[11\]~synth " "Register \"Sdram_Control:u7\|rWR2_ADDR\[11\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_ADDR\[11\]~synth\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[11\]~synth\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 446 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1575922953118 "|FPGA_test|Sdram_Control:u7|rWR2_ADDR[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_ADDR\[4\] Sdram_Control:u7\|rWR2_ADDR\[4\]~synth Sdram_Control:u7\|rWR2_ADDR\[4\]~synth " "Register \"Sdram_Control:u7\|rWR2_ADDR\[4\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_ADDR\[4\]~synth\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[4\]~synth\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 446 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1575922953118 "|FPGA_test|Sdram_Control:u7|rWR2_ADDR[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_ADDR\[12\] Sdram_Control:u7\|rWR2_ADDR\[12\]~synth Sdram_Control:u7\|rWR2_ADDR\[12\]~synth " "Register \"Sdram_Control:u7\|rWR2_ADDR\[12\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_ADDR\[12\]~synth\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[12\]~synth\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 446 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1575922953118 "|FPGA_test|Sdram_Control:u7|rWR2_ADDR[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_ADDR\[5\] Sdram_Control:u7\|rWR2_ADDR\[5\]~synth Sdram_Control:u7\|rWR2_ADDR\[5\]~synth " "Register \"Sdram_Control:u7\|rWR2_ADDR\[5\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_ADDR\[5\]~synth\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[5\]~synth\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 446 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1575922953118 "|FPGA_test|Sdram_Control:u7|rWR2_ADDR[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_ADDR\[13\] Sdram_Control:u7\|rWR2_ADDR\[13\]~synth Sdram_Control:u7\|rWR2_ADDR\[13\]~synth " "Register \"Sdram_Control:u7\|rWR2_ADDR\[13\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_ADDR\[13\]~synth\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[13\]~synth\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 446 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1575922953118 "|FPGA_test|Sdram_Control:u7|rWR2_ADDR[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_ADDR\[6\] Sdram_Control:u7\|rWR2_ADDR\[6\]~synth Sdram_Control:u7\|rWR2_ADDR\[6\]~synth " "Register \"Sdram_Control:u7\|rWR2_ADDR\[6\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_ADDR\[6\]~synth\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[6\]~synth\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 446 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1575922953118 "|FPGA_test|Sdram_Control:u7|rWR2_ADDR[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_ADDR\[14\] Sdram_Control:u7\|rWR2_ADDR\[14\]~synth Sdram_Control:u7\|rWR2_ADDR\[14\]~synth " "Register \"Sdram_Control:u7\|rWR2_ADDR\[14\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_ADDR\[14\]~synth\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[14\]~synth\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 446 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1575922953118 "|FPGA_test|Sdram_Control:u7|rWR2_ADDR[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_ADDR\[7\] Sdram_Control:u7\|rWR2_ADDR\[7\]~synth Sdram_Control:u7\|rWR2_ADDR\[7\]~synth " "Register \"Sdram_Control:u7\|rWR2_ADDR\[7\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_ADDR\[7\]~synth\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[7\]~synth\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 446 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1575922953118 "|FPGA_test|Sdram_Control:u7|rWR2_ADDR[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_ADDR\[15\] Sdram_Control:u7\|rWR2_ADDR\[15\]~synth Sdram_Control:u7\|rWR2_ADDR\[15\]~synth " "Register \"Sdram_Control:u7\|rWR2_ADDR\[15\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_ADDR\[15\]~synth\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[15\]~synth\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 446 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1575922953118 "|FPGA_test|Sdram_Control:u7|rWR2_ADDR[15]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 0 1575922953118 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575922955914 "|FPGA_test|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575922955914 "|FPGA_test|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575922955914 "|FPGA_test|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575922955914 "|FPGA_test|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575922955914 "|FPGA_test|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575922955914 "|FPGA_test|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575922955914 "|FPGA_test|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575922955914 "|FPGA_test|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575922955914 "|FPGA_test|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575922955914 "|FPGA_test|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575922955914 "|FPGA_test|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575922955914 "|FPGA_test|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575922955914 "|FPGA_test|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575922955914 "|FPGA_test|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575922955914 "|FPGA_test|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575922955914 "|FPGA_test|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575922955914 "|FPGA_test|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575922955914 "|FPGA_test|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575922955914 "|FPGA_test|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575922955914 "|FPGA_test|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575922955914 "|FPGA_test|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575922955914 "|FPGA_test|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575922955914 "|FPGA_test|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575922955914 "|FPGA_test|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575922955914 "|FPGA_test|VGA_R[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1575922955914 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575922956483 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5233 " "5233 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575922962613 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_clk 16 " "Ignored 16 assignments for entity \"vga_clk\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_clk -sip vga_clk.sip -library lib_vga_clk " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_clk -sip vga_clk.sip -library lib_vga_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575922963068 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_clk -sip vga_clk.sip -library lib_vga_clk " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_clk -sip vga_clk.sip -library lib_vga_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575922963068 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_clk -sip vga_clk.sip -library lib_vga_clk " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_clk -sip vga_clk.sip -library lib_vga_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575922963068 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1575922963068 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_clk_0002 317 " "Ignored 317 assignments for entity \"vga_clk_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1575922963068 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.map.smsg " "Generated suppressed messages file C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922963231 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 3 0 0 " "Adding 9 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575922964059 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922964059 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1575922964724 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1575922964724 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[3\].gpll " "RST port on the PLL is not properly connected on instance sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[3\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1575922964734 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1575922964734 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1575922964743 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1575922964743 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922965279 "|FPGA_test|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922965279 "|FPGA_test|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922965279 "|FPGA_test|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922965279 "|FPGA_test|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922965279 "|FPGA_test|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922965279 "|FPGA_test|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922965279 "|FPGA_test|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922965279 "|FPGA_test|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922965279 "|FPGA_test|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922965279 "|FPGA_test|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922965279 "|FPGA_test|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922965279 "|FPGA_test|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922965279 "|FPGA_test|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922965279 "|FPGA_test|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922965279 "|FPGA_test|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1575922965279 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19476 " "Implemented 19476 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575922965320 ""} { "Info" "ICUT_CUT_TM_OPINS" "107 " "Implemented 107 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575922965320 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "56 " "Implemented 56 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1575922965320 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19060 " "Implemented 19060 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575922965320 ""} { "Info" "ICUT_CUT_TM_RAMS" "231 " "Implemented 231 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1575922965320 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1575922965320 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575922965320 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 346 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 346 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5072 " "Peak virtual memory: 5072 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575922965413 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 09 14:22:45 2019 " "Processing ended: Mon Dec 09 14:22:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575922965413 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575922965413 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575922965413 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922965413 ""}
