void\r\nF_1 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_5 ;\r\nstruct V_6 * V_7 ;\r\nstruct V_8 * V_8 ;\r\nstruct V_9 * V_10 ;\r\nstruct V_11 * V_11 ;\r\nF_2 (connector, &dev->mode_config.connector_list, head) {\r\nV_8 = F_3 ( V_7 ) ;\r\nF_2 (encoder, &dev->mode_config.encoder_list, head) {\r\nV_11 = F_4 ( V_10 ) ;\r\nif ( V_11 -> V_12 & V_8 -> V_12 ) {\r\nF_5 ( V_7 , V_10 ) ;\r\nif ( V_11 -> V_12 & ( V_13 ) ) {\r\nF_6 ( V_11 , V_7 ) ;\r\nV_4 -> V_14 . V_15 = V_11 ;\r\n}\r\n}\r\n}\r\n}\r\n}\r\nvoid F_7 ( struct V_9 * V_10 )\r\n{\r\nstruct V_1 * V_2 = V_10 -> V_2 ;\r\nstruct V_11 * V_11 = F_4 ( V_10 ) ;\r\nstruct V_6 * V_7 ;\r\nF_2 (connector, &dev->mode_config.connector_list, head) {\r\nif ( V_7 -> V_10 == V_10 ) {\r\nstruct V_8 * V_8 = F_3 ( V_7 ) ;\r\nV_11 -> V_16 = V_11 -> V_12 & V_8 -> V_12 ;\r\nF_8 ( L_1 ,\r\nV_11 -> V_16 , V_11 -> V_12 ,\r\nV_8 -> V_12 , V_10 -> V_17 ) ;\r\n}\r\n}\r\n}\r\nstruct V_6 *\r\nF_9 ( struct V_9 * V_10 )\r\n{\r\nstruct V_1 * V_2 = V_10 -> V_2 ;\r\nstruct V_11 * V_11 = F_4 ( V_10 ) ;\r\nstruct V_6 * V_7 ;\r\nstruct V_8 * V_8 ;\r\nF_2 (connector, &dev->mode_config.connector_list, head) {\r\nV_8 = F_3 ( V_7 ) ;\r\nif ( V_11 -> V_16 & V_8 -> V_12 )\r\nreturn V_7 ;\r\n}\r\nreturn NULL ;\r\n}\r\nstruct V_6 *\r\nF_10 ( struct V_9 * V_10 )\r\n{\r\nstruct V_1 * V_2 = V_10 -> V_2 ;\r\nstruct V_11 * V_11 = F_4 ( V_10 ) ;\r\nstruct V_6 * V_7 ;\r\nstruct V_8 * V_8 ;\r\nF_2 (connector, &dev->mode_config.connector_list, head) {\r\nV_8 = F_3 ( V_7 ) ;\r\nif ( V_11 -> V_12 & V_8 -> V_12 )\r\nreturn V_7 ;\r\n}\r\nreturn NULL ;\r\n}\r\nstruct V_9 * F_11 ( struct V_9 * V_10 )\r\n{\r\nstruct V_1 * V_2 = V_10 -> V_2 ;\r\nstruct V_11 * V_11 = F_4 ( V_10 ) ;\r\nstruct V_9 * V_18 ;\r\nstruct V_11 * V_19 ;\r\nif ( V_11 -> V_20 )\r\nreturn NULL ;\r\nF_2 (other_encoder, &dev->mode_config.encoder_list, head) {\r\nif ( V_18 == V_10 )\r\ncontinue;\r\nV_19 = F_4 ( V_18 ) ;\r\nif ( V_19 -> V_20 &&\r\n( V_11 -> V_12 & V_19 -> V_12 ) )\r\nreturn V_18 ;\r\n}\r\nreturn NULL ;\r\n}\r\nT_1 F_12 ( struct V_9 * V_10 )\r\n{\r\nstruct V_9 * V_18 = F_11 ( V_10 ) ;\r\nif ( V_18 ) {\r\nstruct V_11 * V_11 = F_4 ( V_18 ) ;\r\nswitch ( V_11 -> V_21 ) {\r\ncase V_22 :\r\ncase V_23 :\r\nreturn V_11 -> V_21 ;\r\ndefault:\r\nreturn V_24 ;\r\n}\r\n}\r\nreturn V_24 ;\r\n}\r\nvoid F_13 ( struct V_9 * V_10 ,\r\nstruct V_25 * V_26 )\r\n{\r\nstruct V_11 * V_11 = F_4 ( V_10 ) ;\r\nstruct V_25 * V_27 = & V_11 -> V_27 ;\r\nunsigned V_28 = V_27 -> V_29 - V_27 -> V_30 ;\r\nunsigned V_31 = V_27 -> V_32 - V_27 -> V_33 ;\r\nunsigned V_34 = V_27 -> V_35 - V_27 -> V_30 ;\r\nunsigned V_36 = V_27 -> V_37 - V_27 -> V_33 ;\r\nunsigned V_38 = V_27 -> V_39 - V_27 -> V_35 ;\r\nunsigned V_40 = V_27 -> V_41 - V_27 -> V_37 ;\r\nV_26 -> clock = V_27 -> clock ;\r\nV_26 -> V_42 = V_27 -> V_42 ;\r\nV_26 -> V_30 = V_27 -> V_30 ;\r\nV_26 -> V_33 = V_27 -> V_33 ;\r\nV_26 -> V_29 = V_27 -> V_30 + V_28 ;\r\nV_26 -> V_35 = V_27 -> V_30 + V_34 ;\r\nV_26 -> V_39 = V_26 -> V_35 + V_38 ;\r\nV_26 -> V_32 = V_27 -> V_33 + V_31 ;\r\nV_26 -> V_37 = V_27 -> V_33 + V_36 ;\r\nV_26 -> V_41 = V_26 -> V_37 + V_40 ;\r\nF_14 ( V_26 , V_43 ) ;\r\nV_26 -> V_44 = V_27 -> V_30 ;\r\nV_26 -> V_45 = V_27 -> V_33 ;\r\nV_26 -> V_46 = V_26 -> V_44 + V_28 ;\r\nV_26 -> V_47 = V_26 -> V_44 + V_34 ;\r\nV_26 -> V_48 = V_26 -> V_47 + V_38 ;\r\nV_26 -> V_49 = V_26 -> V_45 + V_31 ;\r\nV_26 -> V_50 = V_26 -> V_45 + V_36 ;\r\nV_26 -> V_51 = V_26 -> V_50 + V_40 ;\r\n}\r\nbool F_15 ( struct V_9 * V_10 ,\r\nT_2 V_52 )\r\n{\r\nstruct V_6 * V_7 ;\r\nstruct V_8 * V_8 ;\r\nstruct V_53 * V_54 ;\r\nV_7 = F_9 ( V_10 ) ;\r\nif ( ! V_7 )\r\nV_7 = F_10 ( V_10 ) ;\r\nV_8 = F_3 ( V_7 ) ;\r\nswitch ( V_7 -> V_55 ) {\r\ncase V_56 :\r\ncase V_57 :\r\nif ( V_8 -> V_58 ) {\r\nif ( F_16 ( F_17 ( V_7 ) ) ) {\r\nif ( V_52 > 340000 )\r\nreturn true ;\r\nelse\r\nreturn false ;\r\n} else {\r\nif ( V_52 > 165000 )\r\nreturn true ;\r\nelse\r\nreturn false ;\r\n}\r\n} else\r\nreturn false ;\r\ncase V_59 :\r\ncase V_60 :\r\ncase V_61 :\r\nV_54 = V_8 -> V_62 ;\r\nif ( ( V_54 -> V_63 == V_64 ) ||\r\n( V_54 -> V_63 == V_65 ) )\r\nreturn false ;\r\nelse {\r\nif ( F_16 ( F_17 ( V_7 ) ) ) {\r\nif ( V_52 > 340000 )\r\nreturn true ;\r\nelse\r\nreturn false ;\r\n} else {\r\nif ( V_52 > 165000 )\r\nreturn true ;\r\nelse\r\nreturn false ;\r\n}\r\n}\r\ndefault:\r\nreturn false ;\r\n}\r\n}
