# UVVM Tutorial

A little tutorial on how to use UVVM (Universal VHDL Verification Methodology).

----

This tutorial was developed as part of the course "Practical FPGA Applications", in the masters program "Embedded Systems Design" at the University of Applied Sciences Upper Austria, Campus Hagenberg.

[![FH Hagenberg](doc/fhooe-logo-small.png) FH OOE, Masters Program ESD](https://www.fh-ooe.at/en/hagenberg-campus/studiengaenge/master/embedded-systems-design/)

## Contact

Michael Wurm <<wurm.michael95@gmail.com>>

[![LinkedIn](https://i.stack.imgur.com/gVE0j.png) Follow me on LinkedIn](https://www.linkedin.com/in/michael-wurm/)
