////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 2020 Ambarella International LP
////////////////////////////////////////////////////////////////////////////////
// This file and its contents ("Software") are protected by intellectual
// property rights including, without limitation, U.S. and/or foreign
// copyrights. This Software is also the confidential and proprietary
// information of Ambarella International LP and its licensors. You may not use,
// reproduce, disclose, distribute, modify, or otherwise prepare derivative
// works of this Software or any portion thereof except pursuant to a signed
// license agreement or nondisclosure agreement with Ambarella International LP
// or its authorized affiliates. In the absence of such an agreement, you agree
// to promptly notify and return this Software to Ambarella International LP.
//
// THIS SOFTWARE IS PROVIDED "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
// INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF NON-INFRINGEMENT,
// MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
// IN NO EVENT SHALL AMBARELLA INTERNATIONAL LP OR ITS AFFILIATES BE LIABLE
// FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
// DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
// SERVICES; LOSS OF USE, DATA, OR PROFITS; COMPUTER FAILURE OR MALFUNCTION;
// OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
// WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
// OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF
// ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
////////////////////////////////////////////////////////////////////////////////
#ifndef flexidag_openseg_prim_split_9_H
#define flexidag_openseg_prim_split_9_H

#define vas_gen_header_version                  	7

/* dag name */
#define flexidag_openseg_prim_split_9_DAG_NAME 	"flexidag_openseg_prim_split_9"

/* VDG file info */
#define flexidag_openseg_prim_split_9_vdg_name 	"flexidag_openseg_split_9.vdg"

/* VDG DAG memory info */
#define flexidag_openseg_prim_split_9_byte_offset 	4294967295	/* 0xffffffff */
#define flexidag_openseg_prim_split_9_byte_size 	1216	/* 0x000004c0 */
#define flexidag_openseg_prim_split_9_preferred_dram_xfer_size 	1

/* flexidag_openseg_prim_split_9 VMEM info */
#define flexidag_openseg_prim_split_9_use_ping_pong_vmem 	0
#define flexidag_openseg_prim_split_9_VMEM_start 	4096	/* 0x00001000 */
#define flexidag_openseg_prim_split_9_VMEM_end 	490004	/* 0x00077a14 */
#define flexidag_openseg_prim_split_9_image_start 	475232	/* 0x00074060 */
#define flexidag_openseg_prim_split_9_image_size 	15988	/* 0x00003e74 */
#define flexidag_openseg_prim_split_9_dagbin_start 	490004	/* 0x00077a14 */

/* flexidag_openseg_prim_split_9 DAG info */
#define flexidag_openseg_prim_split_9_estimated_cycles 	13332737
#define flexidag_openseg_prim_split_9_ddi_byte_size 	0	/* 0x00000000 */

/*******************************************************************************
 * DAG byte offset info for HMB/SMB/VCB and their fields
 * in DAG 'flexidag_openseg_prim_split_9' in source file 'pre_split8_flexidag_openseg_split_0.vas'
 ******************************************************************************/
/* flexidag_openseg_prim_split_9 SMB_input __pvcn_649_ */
#define flexidag_openseg_prim_split_9___pvcn_649__cnngen_demangled_name 	"__pvcn_649_"
#define flexidag_openseg_prim_split_9___pvcn_649__is_constant 	1
#define flexidag_openseg_prim_split_9___pvcn_649__has_init_data 	1
#define flexidag_openseg_prim_split_9___pvcn_649__is_variable_scalar 	0
#define flexidag_openseg_prim_split_9___pvcn_649__is_bitvector 	0
#define flexidag_openseg_prim_split_9___pvcn_649__is_rlz 	0
#define flexidag_openseg_prim_split_9___pvcn_649__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_9___pvcn_649__byte_offset 	0	/* 0x00000000 */
#define flexidag_openseg_prim_split_9___pvcn_649__vbase_byte_offset 	4	/* 0x00000004 */
#define flexidag_openseg_prim_split_9___pvcn_649__dbase_byte_offset 	28	/* 0x0000001c */
#define flexidag_openseg_prim_split_9___pvcn_649__dpitchm1_byte_offset 	32	/* 0x00000020 */
#define flexidag_openseg_prim_split_9___pvcn_649__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_9___pvcn_649__W 	12820
#define flexidag_openseg_prim_split_9___pvcn_649__H 	1
#define flexidag_openseg_prim_split_9___pvcn_649__D 	1
#define flexidag_openseg_prim_split_9___pvcn_649__P 	1
#define flexidag_openseg_prim_split_9___pvcn_649__data_num_bytes 	1
#define flexidag_openseg_prim_split_9___pvcn_649__denable 	1
#define flexidag_openseg_prim_split_9___pvcn_649__dpitch_num_bytes 	12864
#define flexidag_openseg_prim_split_9___pvcn_649__dram_format 	0
#define flexidag_openseg_prim_split_9___pvcn_649__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_9___pvcn_649__tile_width 	1
#define flexidag_openseg_prim_split_9___pvcn_649__tile_height 	1
#define flexidag_openseg_prim_split_9___pvcn_649__vmem_buffer_num_bytes 	12820
#define flexidag_openseg_prim_split_9___pvcn_649__dram_size_num_bytes 	12864

/* flexidag_openseg_prim_split_9 SMB_input __pvcn_650_ */
#define flexidag_openseg_prim_split_9___pvcn_650__cnngen_demangled_name 	"__pvcn_650_"
#define flexidag_openseg_prim_split_9___pvcn_650__is_constant 	1
#define flexidag_openseg_prim_split_9___pvcn_650__has_init_data 	1
#define flexidag_openseg_prim_split_9___pvcn_650__is_variable_scalar 	0
#define flexidag_openseg_prim_split_9___pvcn_650__is_bitvector 	0
#define flexidag_openseg_prim_split_9___pvcn_650__is_rlz 	0
#define flexidag_openseg_prim_split_9___pvcn_650__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_9___pvcn_650__byte_offset 	36	/* 0x00000024 */
#define flexidag_openseg_prim_split_9___pvcn_650__vbase_byte_offset 	40	/* 0x00000028 */
#define flexidag_openseg_prim_split_9___pvcn_650__dbase_byte_offset 	64	/* 0x00000040 */
#define flexidag_openseg_prim_split_9___pvcn_650__dpitchm1_byte_offset 	68	/* 0x00000044 */
#define flexidag_openseg_prim_split_9___pvcn_650__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_9___pvcn_650__W 	640
#define flexidag_openseg_prim_split_9___pvcn_650__H 	1
#define flexidag_openseg_prim_split_9___pvcn_650__D 	1
#define flexidag_openseg_prim_split_9___pvcn_650__P 	1
#define flexidag_openseg_prim_split_9___pvcn_650__data_num_bytes 	1
#define flexidag_openseg_prim_split_9___pvcn_650__denable 	1
#define flexidag_openseg_prim_split_9___pvcn_650__dpitch_num_bytes 	640
#define flexidag_openseg_prim_split_9___pvcn_650__dram_format 	0
#define flexidag_openseg_prim_split_9___pvcn_650__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_9___pvcn_650__tile_width 	1
#define flexidag_openseg_prim_split_9___pvcn_650__tile_height 	1
#define flexidag_openseg_prim_split_9___pvcn_650__vmem_buffer_num_bytes 	640
#define flexidag_openseg_prim_split_9___pvcn_650__dram_size_num_bytes 	640

/* flexidag_openseg_prim_split_9 SMB_input __pvcn_656_ */
#define flexidag_openseg_prim_split_9___pvcn_656__cnngen_demangled_name 	"__pvcn_656_"
#define flexidag_openseg_prim_split_9___pvcn_656__is_constant 	1
#define flexidag_openseg_prim_split_9___pvcn_656__has_init_data 	1
#define flexidag_openseg_prim_split_9___pvcn_656__is_variable_scalar 	0
#define flexidag_openseg_prim_split_9___pvcn_656__is_bitvector 	0
#define flexidag_openseg_prim_split_9___pvcn_656__is_rlz 	0
#define flexidag_openseg_prim_split_9___pvcn_656__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_9___pvcn_656__byte_offset 	76	/* 0x0000004c */
#define flexidag_openseg_prim_split_9___pvcn_656__vbase_byte_offset 	80	/* 0x00000050 */
#define flexidag_openseg_prim_split_9___pvcn_656__dbase_byte_offset 	104	/* 0x00000068 */
#define flexidag_openseg_prim_split_9___pvcn_656__dpitchm1_byte_offset 	108	/* 0x0000006c */
#define flexidag_openseg_prim_split_9___pvcn_656__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_9___pvcn_656__W 	120
#define flexidag_openseg_prim_split_9___pvcn_656__H 	1
#define flexidag_openseg_prim_split_9___pvcn_656__D 	1
#define flexidag_openseg_prim_split_9___pvcn_656__P 	1
#define flexidag_openseg_prim_split_9___pvcn_656__data_num_bytes 	1
#define flexidag_openseg_prim_split_9___pvcn_656__denable 	1
#define flexidag_openseg_prim_split_9___pvcn_656__dpitch_num_bytes 	128
#define flexidag_openseg_prim_split_9___pvcn_656__dram_format 	0
#define flexidag_openseg_prim_split_9___pvcn_656__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_9___pvcn_656__tile_width 	1
#define flexidag_openseg_prim_split_9___pvcn_656__tile_height 	1
#define flexidag_openseg_prim_split_9___pvcn_656__vmem_buffer_num_bytes 	120
#define flexidag_openseg_prim_split_9___pvcn_656__dram_size_num_bytes 	128

/* flexidag_openseg_prim_split_9 SMB_input __pvcn_657_ */
#define flexidag_openseg_prim_split_9___pvcn_657__cnngen_demangled_name 	"__pvcn_657_"
#define flexidag_openseg_prim_split_9___pvcn_657__is_constant 	1
#define flexidag_openseg_prim_split_9___pvcn_657__has_init_data 	1
#define flexidag_openseg_prim_split_9___pvcn_657__is_variable_scalar 	0
#define flexidag_openseg_prim_split_9___pvcn_657__is_bitvector 	0
#define flexidag_openseg_prim_split_9___pvcn_657__is_rlz 	0
#define flexidag_openseg_prim_split_9___pvcn_657__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_9___pvcn_657__byte_offset 	116	/* 0x00000074 */
#define flexidag_openseg_prim_split_9___pvcn_657__vbase_byte_offset 	120	/* 0x00000078 */
#define flexidag_openseg_prim_split_9___pvcn_657__dbase_byte_offset 	144	/* 0x00000090 */
#define flexidag_openseg_prim_split_9___pvcn_657__dpitchm1_byte_offset 	148	/* 0x00000094 */
#define flexidag_openseg_prim_split_9___pvcn_657__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_9___pvcn_657__W 	44
#define flexidag_openseg_prim_split_9___pvcn_657__H 	1
#define flexidag_openseg_prim_split_9___pvcn_657__D 	1
#define flexidag_openseg_prim_split_9___pvcn_657__P 	1
#define flexidag_openseg_prim_split_9___pvcn_657__data_num_bytes 	1
#define flexidag_openseg_prim_split_9___pvcn_657__denable 	1
#define flexidag_openseg_prim_split_9___pvcn_657__dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_9___pvcn_657__dram_format 	0
#define flexidag_openseg_prim_split_9___pvcn_657__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_9___pvcn_657__tile_width 	1
#define flexidag_openseg_prim_split_9___pvcn_657__tile_height 	1
#define flexidag_openseg_prim_split_9___pvcn_657__vmem_buffer_num_bytes 	44
#define flexidag_openseg_prim_split_9___pvcn_657__dram_size_num_bytes 	64

/* flexidag_openseg_prim_split_9 SMB_input __pvcn_661_ */
#define flexidag_openseg_prim_split_9___pvcn_661__cnngen_demangled_name 	"__pvcn_661_"
#define flexidag_openseg_prim_split_9___pvcn_661__is_constant 	1
#define flexidag_openseg_prim_split_9___pvcn_661__has_init_data 	1
#define flexidag_openseg_prim_split_9___pvcn_661__is_variable_scalar 	0
#define flexidag_openseg_prim_split_9___pvcn_661__is_bitvector 	0
#define flexidag_openseg_prim_split_9___pvcn_661__is_rlz 	0
#define flexidag_openseg_prim_split_9___pvcn_661__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_9___pvcn_661__byte_offset 	156	/* 0x0000009c */
#define flexidag_openseg_prim_split_9___pvcn_661__vbase_byte_offset 	160	/* 0x000000a0 */
#define flexidag_openseg_prim_split_9___pvcn_661__dbase_byte_offset 	184	/* 0x000000b8 */
#define flexidag_openseg_prim_split_9___pvcn_661__dpitchm1_byte_offset 	188	/* 0x000000bc */
#define flexidag_openseg_prim_split_9___pvcn_661__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_9___pvcn_661__W 	120
#define flexidag_openseg_prim_split_9___pvcn_661__H 	1
#define flexidag_openseg_prim_split_9___pvcn_661__D 	1
#define flexidag_openseg_prim_split_9___pvcn_661__P 	1
#define flexidag_openseg_prim_split_9___pvcn_661__data_num_bytes 	1
#define flexidag_openseg_prim_split_9___pvcn_661__denable 	1
#define flexidag_openseg_prim_split_9___pvcn_661__dpitch_num_bytes 	128
#define flexidag_openseg_prim_split_9___pvcn_661__dram_format 	0
#define flexidag_openseg_prim_split_9___pvcn_661__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_9___pvcn_661__tile_width 	1
#define flexidag_openseg_prim_split_9___pvcn_661__tile_height 	1
#define flexidag_openseg_prim_split_9___pvcn_661__vmem_buffer_num_bytes 	120
#define flexidag_openseg_prim_split_9___pvcn_661__dram_size_num_bytes 	128

/* flexidag_openseg_prim_split_9 SMB_input __pvcn_662_ */
#define flexidag_openseg_prim_split_9___pvcn_662__cnngen_demangled_name 	"__pvcn_662_"
#define flexidag_openseg_prim_split_9___pvcn_662__is_constant 	1
#define flexidag_openseg_prim_split_9___pvcn_662__has_init_data 	1
#define flexidag_openseg_prim_split_9___pvcn_662__is_variable_scalar 	0
#define flexidag_openseg_prim_split_9___pvcn_662__is_bitvector 	0
#define flexidag_openseg_prim_split_9___pvcn_662__is_rlz 	0
#define flexidag_openseg_prim_split_9___pvcn_662__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_9___pvcn_662__byte_offset 	196	/* 0x000000c4 */
#define flexidag_openseg_prim_split_9___pvcn_662__vbase_byte_offset 	200	/* 0x000000c8 */
#define flexidag_openseg_prim_split_9___pvcn_662__dbase_byte_offset 	224	/* 0x000000e0 */
#define flexidag_openseg_prim_split_9___pvcn_662__dpitchm1_byte_offset 	228	/* 0x000000e4 */
#define flexidag_openseg_prim_split_9___pvcn_662__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_9___pvcn_662__W 	44
#define flexidag_openseg_prim_split_9___pvcn_662__H 	1
#define flexidag_openseg_prim_split_9___pvcn_662__D 	1
#define flexidag_openseg_prim_split_9___pvcn_662__P 	1
#define flexidag_openseg_prim_split_9___pvcn_662__data_num_bytes 	1
#define flexidag_openseg_prim_split_9___pvcn_662__denable 	1
#define flexidag_openseg_prim_split_9___pvcn_662__dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_9___pvcn_662__dram_format 	0
#define flexidag_openseg_prim_split_9___pvcn_662__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_9___pvcn_662__tile_width 	1
#define flexidag_openseg_prim_split_9___pvcn_662__tile_height 	1
#define flexidag_openseg_prim_split_9___pvcn_662__vmem_buffer_num_bytes 	44
#define flexidag_openseg_prim_split_9___pvcn_662__dram_size_num_bytes 	64

/* flexidag_openseg_prim_split_9 SMB_input __pvcn_666_ */
#define flexidag_openseg_prim_split_9___pvcn_666__cnngen_demangled_name 	"__pvcn_666_"
#define flexidag_openseg_prim_split_9___pvcn_666__is_constant 	1
#define flexidag_openseg_prim_split_9___pvcn_666__has_init_data 	1
#define flexidag_openseg_prim_split_9___pvcn_666__is_variable_scalar 	0
#define flexidag_openseg_prim_split_9___pvcn_666__is_bitvector 	0
#define flexidag_openseg_prim_split_9___pvcn_666__is_rlz 	0
#define flexidag_openseg_prim_split_9___pvcn_666__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_9___pvcn_666__byte_offset 	236	/* 0x000000ec */
#define flexidag_openseg_prim_split_9___pvcn_666__vbase_byte_offset 	240	/* 0x000000f0 */
#define flexidag_openseg_prim_split_9___pvcn_666__dbase_byte_offset 	264	/* 0x00000108 */
#define flexidag_openseg_prim_split_9___pvcn_666__dpitchm1_byte_offset 	268	/* 0x0000010c */
#define flexidag_openseg_prim_split_9___pvcn_666__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_9___pvcn_666__W 	120
#define flexidag_openseg_prim_split_9___pvcn_666__H 	1
#define flexidag_openseg_prim_split_9___pvcn_666__D 	1
#define flexidag_openseg_prim_split_9___pvcn_666__P 	1
#define flexidag_openseg_prim_split_9___pvcn_666__data_num_bytes 	1
#define flexidag_openseg_prim_split_9___pvcn_666__denable 	1
#define flexidag_openseg_prim_split_9___pvcn_666__dpitch_num_bytes 	128
#define flexidag_openseg_prim_split_9___pvcn_666__dram_format 	0
#define flexidag_openseg_prim_split_9___pvcn_666__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_9___pvcn_666__tile_width 	1
#define flexidag_openseg_prim_split_9___pvcn_666__tile_height 	1
#define flexidag_openseg_prim_split_9___pvcn_666__vmem_buffer_num_bytes 	120
#define flexidag_openseg_prim_split_9___pvcn_666__dram_size_num_bytes 	128

/* flexidag_openseg_prim_split_9 SMB_input __pvcn_667_ */
#define flexidag_openseg_prim_split_9___pvcn_667__cnngen_demangled_name 	"__pvcn_667_"
#define flexidag_openseg_prim_split_9___pvcn_667__is_constant 	1
#define flexidag_openseg_prim_split_9___pvcn_667__has_init_data 	1
#define flexidag_openseg_prim_split_9___pvcn_667__is_variable_scalar 	0
#define flexidag_openseg_prim_split_9___pvcn_667__is_bitvector 	0
#define flexidag_openseg_prim_split_9___pvcn_667__is_rlz 	0
#define flexidag_openseg_prim_split_9___pvcn_667__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_9___pvcn_667__byte_offset 	276	/* 0x00000114 */
#define flexidag_openseg_prim_split_9___pvcn_667__vbase_byte_offset 	280	/* 0x00000118 */
#define flexidag_openseg_prim_split_9___pvcn_667__dbase_byte_offset 	304	/* 0x00000130 */
#define flexidag_openseg_prim_split_9___pvcn_667__dpitchm1_byte_offset 	308	/* 0x00000134 */
#define flexidag_openseg_prim_split_9___pvcn_667__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_9___pvcn_667__W 	44
#define flexidag_openseg_prim_split_9___pvcn_667__H 	1
#define flexidag_openseg_prim_split_9___pvcn_667__D 	1
#define flexidag_openseg_prim_split_9___pvcn_667__P 	1
#define flexidag_openseg_prim_split_9___pvcn_667__data_num_bytes 	1
#define flexidag_openseg_prim_split_9___pvcn_667__denable 	1
#define flexidag_openseg_prim_split_9___pvcn_667__dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_9___pvcn_667__dram_format 	0
#define flexidag_openseg_prim_split_9___pvcn_667__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_9___pvcn_667__tile_width 	1
#define flexidag_openseg_prim_split_9___pvcn_667__tile_height 	1
#define flexidag_openseg_prim_split_9___pvcn_667__vmem_buffer_num_bytes 	44
#define flexidag_openseg_prim_split_9___pvcn_667__dram_size_num_bytes 	64

/* flexidag_openseg_prim_split_9 SMB_input __pvcn_671_ */
#define flexidag_openseg_prim_split_9___pvcn_671__cnngen_demangled_name 	"__pvcn_671_"
#define flexidag_openseg_prim_split_9___pvcn_671__is_constant 	1
#define flexidag_openseg_prim_split_9___pvcn_671__has_init_data 	1
#define flexidag_openseg_prim_split_9___pvcn_671__is_variable_scalar 	0
#define flexidag_openseg_prim_split_9___pvcn_671__is_bitvector 	0
#define flexidag_openseg_prim_split_9___pvcn_671__is_rlz 	0
#define flexidag_openseg_prim_split_9___pvcn_671__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_9___pvcn_671__byte_offset 	316	/* 0x0000013c */
#define flexidag_openseg_prim_split_9___pvcn_671__vbase_byte_offset 	320	/* 0x00000140 */
#define flexidag_openseg_prim_split_9___pvcn_671__dbase_byte_offset 	344	/* 0x00000158 */
#define flexidag_openseg_prim_split_9___pvcn_671__dpitchm1_byte_offset 	348	/* 0x0000015c */
#define flexidag_openseg_prim_split_9___pvcn_671__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_9___pvcn_671__W 	120
#define flexidag_openseg_prim_split_9___pvcn_671__H 	1
#define flexidag_openseg_prim_split_9___pvcn_671__D 	1
#define flexidag_openseg_prim_split_9___pvcn_671__P 	1
#define flexidag_openseg_prim_split_9___pvcn_671__data_num_bytes 	1
#define flexidag_openseg_prim_split_9___pvcn_671__denable 	1
#define flexidag_openseg_prim_split_9___pvcn_671__dpitch_num_bytes 	128
#define flexidag_openseg_prim_split_9___pvcn_671__dram_format 	0
#define flexidag_openseg_prim_split_9___pvcn_671__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_9___pvcn_671__tile_width 	1
#define flexidag_openseg_prim_split_9___pvcn_671__tile_height 	1
#define flexidag_openseg_prim_split_9___pvcn_671__vmem_buffer_num_bytes 	120
#define flexidag_openseg_prim_split_9___pvcn_671__dram_size_num_bytes 	128

/* flexidag_openseg_prim_split_9 SMB_input __pvcn_672_ */
#define flexidag_openseg_prim_split_9___pvcn_672__cnngen_demangled_name 	"__pvcn_672_"
#define flexidag_openseg_prim_split_9___pvcn_672__is_constant 	1
#define flexidag_openseg_prim_split_9___pvcn_672__has_init_data 	1
#define flexidag_openseg_prim_split_9___pvcn_672__is_variable_scalar 	0
#define flexidag_openseg_prim_split_9___pvcn_672__is_bitvector 	0
#define flexidag_openseg_prim_split_9___pvcn_672__is_rlz 	0
#define flexidag_openseg_prim_split_9___pvcn_672__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_9___pvcn_672__byte_offset 	356	/* 0x00000164 */
#define flexidag_openseg_prim_split_9___pvcn_672__vbase_byte_offset 	360	/* 0x00000168 */
#define flexidag_openseg_prim_split_9___pvcn_672__dbase_byte_offset 	384	/* 0x00000180 */
#define flexidag_openseg_prim_split_9___pvcn_672__dpitchm1_byte_offset 	388	/* 0x00000184 */
#define flexidag_openseg_prim_split_9___pvcn_672__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_9___pvcn_672__W 	44
#define flexidag_openseg_prim_split_9___pvcn_672__H 	1
#define flexidag_openseg_prim_split_9___pvcn_672__D 	1
#define flexidag_openseg_prim_split_9___pvcn_672__P 	1
#define flexidag_openseg_prim_split_9___pvcn_672__data_num_bytes 	1
#define flexidag_openseg_prim_split_9___pvcn_672__denable 	1
#define flexidag_openseg_prim_split_9___pvcn_672__dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_9___pvcn_672__dram_format 	0
#define flexidag_openseg_prim_split_9___pvcn_672__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_9___pvcn_672__tile_width 	1
#define flexidag_openseg_prim_split_9___pvcn_672__tile_height 	1
#define flexidag_openseg_prim_split_9___pvcn_672__vmem_buffer_num_bytes 	44
#define flexidag_openseg_prim_split_9___pvcn_672__dram_size_num_bytes 	64

/* flexidag_openseg_prim_split_9 SMB_input __pvcn_676_ */
#define flexidag_openseg_prim_split_9___pvcn_676__cnngen_demangled_name 	"__pvcn_676_"
#define flexidag_openseg_prim_split_9___pvcn_676__is_constant 	1
#define flexidag_openseg_prim_split_9___pvcn_676__has_init_data 	1
#define flexidag_openseg_prim_split_9___pvcn_676__is_variable_scalar 	0
#define flexidag_openseg_prim_split_9___pvcn_676__is_bitvector 	0
#define flexidag_openseg_prim_split_9___pvcn_676__is_rlz 	0
#define flexidag_openseg_prim_split_9___pvcn_676__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_9___pvcn_676__byte_offset 	396	/* 0x0000018c */
#define flexidag_openseg_prim_split_9___pvcn_676__vbase_byte_offset 	400	/* 0x00000190 */
#define flexidag_openseg_prim_split_9___pvcn_676__dbase_byte_offset 	424	/* 0x000001a8 */
#define flexidag_openseg_prim_split_9___pvcn_676__dpitchm1_byte_offset 	428	/* 0x000001ac */
#define flexidag_openseg_prim_split_9___pvcn_676__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_9___pvcn_676__W 	120
#define flexidag_openseg_prim_split_9___pvcn_676__H 	1
#define flexidag_openseg_prim_split_9___pvcn_676__D 	1
#define flexidag_openseg_prim_split_9___pvcn_676__P 	1
#define flexidag_openseg_prim_split_9___pvcn_676__data_num_bytes 	1
#define flexidag_openseg_prim_split_9___pvcn_676__denable 	1
#define flexidag_openseg_prim_split_9___pvcn_676__dpitch_num_bytes 	128
#define flexidag_openseg_prim_split_9___pvcn_676__dram_format 	0
#define flexidag_openseg_prim_split_9___pvcn_676__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_9___pvcn_676__tile_width 	1
#define flexidag_openseg_prim_split_9___pvcn_676__tile_height 	1
#define flexidag_openseg_prim_split_9___pvcn_676__vmem_buffer_num_bytes 	120
#define flexidag_openseg_prim_split_9___pvcn_676__dram_size_num_bytes 	128

/* flexidag_openseg_prim_split_9 SMB_input __pvcn_677_ */
#define flexidag_openseg_prim_split_9___pvcn_677__cnngen_demangled_name 	"__pvcn_677_"
#define flexidag_openseg_prim_split_9___pvcn_677__is_constant 	1
#define flexidag_openseg_prim_split_9___pvcn_677__has_init_data 	1
#define flexidag_openseg_prim_split_9___pvcn_677__is_variable_scalar 	0
#define flexidag_openseg_prim_split_9___pvcn_677__is_bitvector 	0
#define flexidag_openseg_prim_split_9___pvcn_677__is_rlz 	0
#define flexidag_openseg_prim_split_9___pvcn_677__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_9___pvcn_677__byte_offset 	436	/* 0x000001b4 */
#define flexidag_openseg_prim_split_9___pvcn_677__vbase_byte_offset 	440	/* 0x000001b8 */
#define flexidag_openseg_prim_split_9___pvcn_677__dbase_byte_offset 	464	/* 0x000001d0 */
#define flexidag_openseg_prim_split_9___pvcn_677__dpitchm1_byte_offset 	468	/* 0x000001d4 */
#define flexidag_openseg_prim_split_9___pvcn_677__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_9___pvcn_677__W 	44
#define flexidag_openseg_prim_split_9___pvcn_677__H 	1
#define flexidag_openseg_prim_split_9___pvcn_677__D 	1
#define flexidag_openseg_prim_split_9___pvcn_677__P 	1
#define flexidag_openseg_prim_split_9___pvcn_677__data_num_bytes 	1
#define flexidag_openseg_prim_split_9___pvcn_677__denable 	1
#define flexidag_openseg_prim_split_9___pvcn_677__dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_9___pvcn_677__dram_format 	0
#define flexidag_openseg_prim_split_9___pvcn_677__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_9___pvcn_677__tile_width 	1
#define flexidag_openseg_prim_split_9___pvcn_677__tile_height 	1
#define flexidag_openseg_prim_split_9___pvcn_677__vmem_buffer_num_bytes 	44
#define flexidag_openseg_prim_split_9___pvcn_677__dram_size_num_bytes 	64

/* flexidag_openseg_prim_split_9 SMB_input __pvcn_681_ */
#define flexidag_openseg_prim_split_9___pvcn_681__cnngen_demangled_name 	"__pvcn_681_"
#define flexidag_openseg_prim_split_9___pvcn_681__is_constant 	1
#define flexidag_openseg_prim_split_9___pvcn_681__has_init_data 	1
#define flexidag_openseg_prim_split_9___pvcn_681__is_variable_scalar 	0
#define flexidag_openseg_prim_split_9___pvcn_681__is_bitvector 	0
#define flexidag_openseg_prim_split_9___pvcn_681__is_rlz 	0
#define flexidag_openseg_prim_split_9___pvcn_681__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_9___pvcn_681__byte_offset 	476	/* 0x000001dc */
#define flexidag_openseg_prim_split_9___pvcn_681__vbase_byte_offset 	480	/* 0x000001e0 */
#define flexidag_openseg_prim_split_9___pvcn_681__dbase_byte_offset 	504	/* 0x000001f8 */
#define flexidag_openseg_prim_split_9___pvcn_681__dpitchm1_byte_offset 	508	/* 0x000001fc */
#define flexidag_openseg_prim_split_9___pvcn_681__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_9___pvcn_681__W 	120
#define flexidag_openseg_prim_split_9___pvcn_681__H 	1
#define flexidag_openseg_prim_split_9___pvcn_681__D 	1
#define flexidag_openseg_prim_split_9___pvcn_681__P 	1
#define flexidag_openseg_prim_split_9___pvcn_681__data_num_bytes 	1
#define flexidag_openseg_prim_split_9___pvcn_681__denable 	1
#define flexidag_openseg_prim_split_9___pvcn_681__dpitch_num_bytes 	128
#define flexidag_openseg_prim_split_9___pvcn_681__dram_format 	0
#define flexidag_openseg_prim_split_9___pvcn_681__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_9___pvcn_681__tile_width 	1
#define flexidag_openseg_prim_split_9___pvcn_681__tile_height 	1
#define flexidag_openseg_prim_split_9___pvcn_681__vmem_buffer_num_bytes 	120
#define flexidag_openseg_prim_split_9___pvcn_681__dram_size_num_bytes 	128

/* flexidag_openseg_prim_split_9 SMB_input __pvcn_682_ */
#define flexidag_openseg_prim_split_9___pvcn_682__cnngen_demangled_name 	"__pvcn_682_"
#define flexidag_openseg_prim_split_9___pvcn_682__is_constant 	1
#define flexidag_openseg_prim_split_9___pvcn_682__has_init_data 	1
#define flexidag_openseg_prim_split_9___pvcn_682__is_variable_scalar 	0
#define flexidag_openseg_prim_split_9___pvcn_682__is_bitvector 	0
#define flexidag_openseg_prim_split_9___pvcn_682__is_rlz 	0
#define flexidag_openseg_prim_split_9___pvcn_682__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_9___pvcn_682__byte_offset 	516	/* 0x00000204 */
#define flexidag_openseg_prim_split_9___pvcn_682__vbase_byte_offset 	520	/* 0x00000208 */
#define flexidag_openseg_prim_split_9___pvcn_682__dbase_byte_offset 	544	/* 0x00000220 */
#define flexidag_openseg_prim_split_9___pvcn_682__dpitchm1_byte_offset 	548	/* 0x00000224 */
#define flexidag_openseg_prim_split_9___pvcn_682__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_9___pvcn_682__W 	44
#define flexidag_openseg_prim_split_9___pvcn_682__H 	1
#define flexidag_openseg_prim_split_9___pvcn_682__D 	1
#define flexidag_openseg_prim_split_9___pvcn_682__P 	1
#define flexidag_openseg_prim_split_9___pvcn_682__data_num_bytes 	1
#define flexidag_openseg_prim_split_9___pvcn_682__denable 	1
#define flexidag_openseg_prim_split_9___pvcn_682__dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_9___pvcn_682__dram_format 	0
#define flexidag_openseg_prim_split_9___pvcn_682__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_9___pvcn_682__tile_width 	1
#define flexidag_openseg_prim_split_9___pvcn_682__tile_height 	1
#define flexidag_openseg_prim_split_9___pvcn_682__vmem_buffer_num_bytes 	44
#define flexidag_openseg_prim_split_9___pvcn_682__dram_size_num_bytes 	64

/* flexidag_openseg_prim_split_9 SMB_input __pvcn_686_ */
#define flexidag_openseg_prim_split_9___pvcn_686__cnngen_demangled_name 	"__pvcn_686_"
#define flexidag_openseg_prim_split_9___pvcn_686__is_constant 	1
#define flexidag_openseg_prim_split_9___pvcn_686__has_init_data 	1
#define flexidag_openseg_prim_split_9___pvcn_686__is_variable_scalar 	0
#define flexidag_openseg_prim_split_9___pvcn_686__is_bitvector 	0
#define flexidag_openseg_prim_split_9___pvcn_686__is_rlz 	0
#define flexidag_openseg_prim_split_9___pvcn_686__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_9___pvcn_686__byte_offset 	556	/* 0x0000022c */
#define flexidag_openseg_prim_split_9___pvcn_686__vbase_byte_offset 	560	/* 0x00000230 */
#define flexidag_openseg_prim_split_9___pvcn_686__dbase_byte_offset 	584	/* 0x00000248 */
#define flexidag_openseg_prim_split_9___pvcn_686__dpitchm1_byte_offset 	588	/* 0x0000024c */
#define flexidag_openseg_prim_split_9___pvcn_686__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_9___pvcn_686__W 	120
#define flexidag_openseg_prim_split_9___pvcn_686__H 	1
#define flexidag_openseg_prim_split_9___pvcn_686__D 	1
#define flexidag_openseg_prim_split_9___pvcn_686__P 	1
#define flexidag_openseg_prim_split_9___pvcn_686__data_num_bytes 	1
#define flexidag_openseg_prim_split_9___pvcn_686__denable 	1
#define flexidag_openseg_prim_split_9___pvcn_686__dpitch_num_bytes 	128
#define flexidag_openseg_prim_split_9___pvcn_686__dram_format 	0
#define flexidag_openseg_prim_split_9___pvcn_686__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_9___pvcn_686__tile_width 	1
#define flexidag_openseg_prim_split_9___pvcn_686__tile_height 	1
#define flexidag_openseg_prim_split_9___pvcn_686__vmem_buffer_num_bytes 	120
#define flexidag_openseg_prim_split_9___pvcn_686__dram_size_num_bytes 	128

/* flexidag_openseg_prim_split_9 SMB_input __pvcn_687_ */
#define flexidag_openseg_prim_split_9___pvcn_687__cnngen_demangled_name 	"__pvcn_687_"
#define flexidag_openseg_prim_split_9___pvcn_687__is_constant 	1
#define flexidag_openseg_prim_split_9___pvcn_687__has_init_data 	1
#define flexidag_openseg_prim_split_9___pvcn_687__is_variable_scalar 	0
#define flexidag_openseg_prim_split_9___pvcn_687__is_bitvector 	0
#define flexidag_openseg_prim_split_9___pvcn_687__is_rlz 	0
#define flexidag_openseg_prim_split_9___pvcn_687__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_9___pvcn_687__byte_offset 	596	/* 0x00000254 */
#define flexidag_openseg_prim_split_9___pvcn_687__vbase_byte_offset 	600	/* 0x00000258 */
#define flexidag_openseg_prim_split_9___pvcn_687__dbase_byte_offset 	624	/* 0x00000270 */
#define flexidag_openseg_prim_split_9___pvcn_687__dpitchm1_byte_offset 	628	/* 0x00000274 */
#define flexidag_openseg_prim_split_9___pvcn_687__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_9___pvcn_687__W 	44
#define flexidag_openseg_prim_split_9___pvcn_687__H 	1
#define flexidag_openseg_prim_split_9___pvcn_687__D 	1
#define flexidag_openseg_prim_split_9___pvcn_687__P 	1
#define flexidag_openseg_prim_split_9___pvcn_687__data_num_bytes 	1
#define flexidag_openseg_prim_split_9___pvcn_687__denable 	1
#define flexidag_openseg_prim_split_9___pvcn_687__dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_9___pvcn_687__dram_format 	0
#define flexidag_openseg_prim_split_9___pvcn_687__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_9___pvcn_687__tile_width 	1
#define flexidag_openseg_prim_split_9___pvcn_687__tile_height 	1
#define flexidag_openseg_prim_split_9___pvcn_687__vmem_buffer_num_bytes 	44
#define flexidag_openseg_prim_split_9___pvcn_687__dram_size_num_bytes 	64

/* flexidag_openseg_prim_split_9 SMB_input __pvcn_691_ */
#define flexidag_openseg_prim_split_9___pvcn_691__cnngen_demangled_name 	"__pvcn_691_"
#define flexidag_openseg_prim_split_9___pvcn_691__is_constant 	1
#define flexidag_openseg_prim_split_9___pvcn_691__has_init_data 	1
#define flexidag_openseg_prim_split_9___pvcn_691__is_variable_scalar 	0
#define flexidag_openseg_prim_split_9___pvcn_691__is_bitvector 	0
#define flexidag_openseg_prim_split_9___pvcn_691__is_rlz 	0
#define flexidag_openseg_prim_split_9___pvcn_691__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_9___pvcn_691__byte_offset 	636	/* 0x0000027c */
#define flexidag_openseg_prim_split_9___pvcn_691__vbase_byte_offset 	640	/* 0x00000280 */
#define flexidag_openseg_prim_split_9___pvcn_691__dbase_byte_offset 	664	/* 0x00000298 */
#define flexidag_openseg_prim_split_9___pvcn_691__dpitchm1_byte_offset 	668	/* 0x0000029c */
#define flexidag_openseg_prim_split_9___pvcn_691__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_9___pvcn_691__W 	120
#define flexidag_openseg_prim_split_9___pvcn_691__H 	1
#define flexidag_openseg_prim_split_9___pvcn_691__D 	1
#define flexidag_openseg_prim_split_9___pvcn_691__P 	1
#define flexidag_openseg_prim_split_9___pvcn_691__data_num_bytes 	1
#define flexidag_openseg_prim_split_9___pvcn_691__denable 	1
#define flexidag_openseg_prim_split_9___pvcn_691__dpitch_num_bytes 	128
#define flexidag_openseg_prim_split_9___pvcn_691__dram_format 	0
#define flexidag_openseg_prim_split_9___pvcn_691__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_9___pvcn_691__tile_width 	1
#define flexidag_openseg_prim_split_9___pvcn_691__tile_height 	1
#define flexidag_openseg_prim_split_9___pvcn_691__vmem_buffer_num_bytes 	120
#define flexidag_openseg_prim_split_9___pvcn_691__dram_size_num_bytes 	128

/* flexidag_openseg_prim_split_9 SMB_input __pvcn_692_ */
#define flexidag_openseg_prim_split_9___pvcn_692__cnngen_demangled_name 	"__pvcn_692_"
#define flexidag_openseg_prim_split_9___pvcn_692__is_constant 	1
#define flexidag_openseg_prim_split_9___pvcn_692__has_init_data 	1
#define flexidag_openseg_prim_split_9___pvcn_692__is_variable_scalar 	0
#define flexidag_openseg_prim_split_9___pvcn_692__is_bitvector 	0
#define flexidag_openseg_prim_split_9___pvcn_692__is_rlz 	0
#define flexidag_openseg_prim_split_9___pvcn_692__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_9___pvcn_692__byte_offset 	676	/* 0x000002a4 */
#define flexidag_openseg_prim_split_9___pvcn_692__vbase_byte_offset 	680	/* 0x000002a8 */
#define flexidag_openseg_prim_split_9___pvcn_692__dbase_byte_offset 	704	/* 0x000002c0 */
#define flexidag_openseg_prim_split_9___pvcn_692__dpitchm1_byte_offset 	708	/* 0x000002c4 */
#define flexidag_openseg_prim_split_9___pvcn_692__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_9___pvcn_692__W 	44
#define flexidag_openseg_prim_split_9___pvcn_692__H 	1
#define flexidag_openseg_prim_split_9___pvcn_692__D 	1
#define flexidag_openseg_prim_split_9___pvcn_692__P 	1
#define flexidag_openseg_prim_split_9___pvcn_692__data_num_bytes 	1
#define flexidag_openseg_prim_split_9___pvcn_692__denable 	1
#define flexidag_openseg_prim_split_9___pvcn_692__dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_9___pvcn_692__dram_format 	0
#define flexidag_openseg_prim_split_9___pvcn_692__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_9___pvcn_692__tile_width 	1
#define flexidag_openseg_prim_split_9___pvcn_692__tile_height 	1
#define flexidag_openseg_prim_split_9___pvcn_692__vmem_buffer_num_bytes 	44
#define flexidag_openseg_prim_split_9___pvcn_692__dram_size_num_bytes 	64

/* flexidag_openseg_prim_split_9 HMB_input PeleeNet__stage_1_dense_block_2__concat */
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_dense_block_2__concat_cnngen_demangled_name 	"PeleeNet__stage_1_dense_block_2__concat"
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_dense_block_2__concat_is_main_input_output 	0
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_dense_block_2__concat_is_constant 	0
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_dense_block_2__concat_has_init_data 	0
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_dense_block_2__concat_is_variable_scalar 	0
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_dense_block_2__concat_ddi_byte_size 	0	/* 0x00000000 */
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_dense_block_2__concat_ddi_byte_offset 	4294967295	/* 0xffffffff */
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_dense_block_2__concat_is_bitvector 	0
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_dense_block_2__concat_is_rlz 	0
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_dense_block_2__concat_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_dense_block_2__concat_byte_offset 	716	/* 0x000002cc */
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_dense_block_2__concat_vbase_byte_offset 	720	/* 0x000002d0 */
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_dense_block_2__concat_dbase_byte_offset 	744	/* 0x000002e8 */
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_dense_block_2__concat_dpitchm1_byte_offset 	748	/* 0x000002ec */
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_dense_block_2__concat_dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_dense_block_2__concat_vwidth_minus_one_byte_offset 	732	/* 0x000002dc */
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_dense_block_2__concat_vwidth_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_dense_block_2__concat_vheight_minus_one_byte_offset 	734	/* 0x000002de */
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_dense_block_2__concat_vheight_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_dense_block_2__concat_drotate_bit_offset 	5926	/* 0x00001726 */
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_dense_block_2__concat_hflip_bit_offset 	5927	/* 0x00001727 */
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_dense_block_2__concat_vflip_bit_offset 	5928	/* 0x00001728 */
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_dense_block_2__concat_dflip_bit_offset 	5929	/* 0x00001729 */
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_dense_block_2__concat_pflip_bit_offset 	5930	/* 0x0000172a */
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_dense_block_2__concat_W 	320
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_dense_block_2__concat_H 	128
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_dense_block_2__concat_D 	128
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_dense_block_2__concat_P 	1
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_dense_block_2__concat_data_num_bytes 	1
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_dense_block_2__concat_denable 	1
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_dense_block_2__concat_dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_dense_block_2__concat_dram_format 	3
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_dense_block_2__concat_vp_interleave_mode 	2
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_dense_block_2__concat_tile_width 	4
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_dense_block_2__concat_tile_height 	1
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_dense_block_2__concat_vmem_buffer_num_bytes 	165888
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_dense_block_2__concat_dram_size_num_bytes 	5242880
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_dense_block_2__concat_sign 	0
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_dense_block_2__concat_datasize 	0
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_dense_block_2__concat_expoffset 	5
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_dense_block_2__concat_expbits 	0
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_dense_block_2__concat_drotate 	0
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_dense_block_2__concat_hflip 	0
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_dense_block_2__concat_vflip 	0
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_dense_block_2__concat_dflip 	0
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_dense_block_2__concat_pflip 	0
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_dense_block_2__concat_trailing_extra_elements 	0

/* flexidag_openseg_prim_split_9 VCB PeleeNet__stage_1_transition_layer__transition_layer_conv0__Conv2D___BatchNorm__FusedBatchNorm___Relu */
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_transition_layer__transition_layer_conv0__Conv2D___BatchNorm__FusedBatchNorm___Relu_cnngen_demangled_name 	"PeleeNet__stage_1_transition_layer__transition_layer_conv0__Conv2D___BatchNorm__FusedBatchNorm___Relu"
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_transition_layer__transition_layer_conv0__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_bitvector 	0
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_transition_layer__transition_layer_conv0__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_rlz 	0
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_transition_layer__transition_layer_conv0__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_transition_layer__transition_layer_conv0__Conv2D___BatchNorm__FusedBatchNorm___Relu_byte_offset 	768	/* 0x00000300 */
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_transition_layer__transition_layer_conv0__Conv2D___BatchNorm__FusedBatchNorm___Relu_vbase_byte_offset 	776	/* 0x00000308 */
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_transition_layer__transition_layer_conv0__Conv2D___BatchNorm__FusedBatchNorm___Relu_vmem_buffer_num_bytes 	263168

/* flexidag_openseg_prim_split_9 HMB_output PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool______muli___453 */
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool______muli___453_cnngen_demangled_name 	"PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool______muli___453"
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool______muli___453_is_main_input_output 	0
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool______muli___453_is_bitvector 	0
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool______muli___453_is_rlz 	0
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool______muli___453_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool______muli___453_byte_offset 	812	/* 0x0000032c */
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool______muli___453_vbase_byte_offset 	816	/* 0x00000330 */
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool______muli___453_dbase_byte_offset 	840	/* 0x00000348 */
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool______muli___453_dpitchm1_byte_offset 	844	/* 0x0000034c */
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool______muli___453_dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool______muli___453_vwidth_minus_one_byte_offset 	828	/* 0x0000033c */
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool______muli___453_vwidth_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool______muli___453_vheight_minus_one_byte_offset 	830	/* 0x0000033e */
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool______muli___453_vheight_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool______muli___453_drotate_bit_offset 	6694	/* 0x00001a26 */
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool______muli___453_hflip_bit_offset 	6695	/* 0x00001a27 */
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool______muli___453_vflip_bit_offset 	6696	/* 0x00001a28 */
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool______muli___453_dflip_bit_offset 	6697	/* 0x00001a29 */
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool______muli___453_pflip_bit_offset 	6698	/* 0x00001a2a */
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool______muli___453_W 	160
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool______muli___453_H 	64
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool______muli___453_D 	128
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool______muli___453_P 	1
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool______muli___453_data_num_bytes 	1
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool______muli___453_denable 	1
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool______muli___453_dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool______muli___453_dram_format 	3
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool______muli___453_vp_interleave_mode 	2
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool______muli___453_tile_width 	4
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool______muli___453_tile_height 	1
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool______muli___453_vmem_buffer_num_bytes 	41984
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool______muli___453_dram_size_num_bytes 	1310720
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool______muli___453_sign 	0
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool______muli___453_datasize 	0
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool______muli___453_expoffset 	5
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool______muli___453_expbits 	0
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool______muli___453_drotate 	0
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool______muli___453_hflip 	0
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool______muli___453_vflip 	0
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool______muli___453_dflip 	0
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool______muli___453_pflip 	0
#define flexidag_openseg_prim_split_9_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool______muli___453_trailing_extra_elements 	0

/* flexidag_openseg_prim_split_9 SMB_output __vas_created_terminate__v0 */
#define flexidag_openseg_prim_split_9___vas_created_terminate__v0_cnngen_demangled_name 	"__vas_created_terminate__v0"
#define flexidag_openseg_prim_split_9___vas_created_terminate__v0_is_main_input_output 	0
#define flexidag_openseg_prim_split_9___vas_created_terminate__v0_is_bitvector 	1
#define flexidag_openseg_prim_split_9___vas_created_terminate__v0_is_rlz 	0
#define flexidag_openseg_prim_split_9___vas_created_terminate__v0_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_9___vas_created_terminate__v0_byte_offset 	1140	/* 0x00000474 */
#define flexidag_openseg_prim_split_9___vas_created_terminate__v0_vbase_byte_offset 	1144	/* 0x00000478 */
#define flexidag_openseg_prim_split_9___vas_created_terminate__v0_W 	256
#define flexidag_openseg_prim_split_9___vas_created_terminate__v0_H 	3
#define flexidag_openseg_prim_split_9___vas_created_terminate__v0_D 	1
#define flexidag_openseg_prim_split_9___vas_created_terminate__v0_P 	1
#define flexidag_openseg_prim_split_9___vas_created_terminate__v0_data_num_bytes 	1
#define flexidag_openseg_prim_split_9___vas_created_terminate__v0_denable 	0
#define flexidag_openseg_prim_split_9___vas_created_terminate__v0_dram_format 	0
#define flexidag_openseg_prim_split_9___vas_created_terminate__v0_vp_interleave_mode 	1
#define flexidag_openseg_prim_split_9___vas_created_terminate__v0_tile_width 	1
#define flexidag_openseg_prim_split_9___vas_created_terminate__v0_tile_height 	1
#define flexidag_openseg_prim_split_9___vas_created_terminate__v0_vmem_buffer_num_bytes 	96


#endif /* flexidag_openseg_prim_split_9_H */
