// Generated by CIRCT 42e53322a
module fsm3onehot(	// /tmp/tmp.IZZRGbr3gw/22023_VerilogDocGen_data_verilog_eval_human_fsm3onehot.cleaned.mlir:2:3
  input        in,	// /tmp/tmp.IZZRGbr3gw/22023_VerilogDocGen_data_verilog_eval_human_fsm3onehot.cleaned.mlir:2:28
  input  [3:0] state,	// /tmp/tmp.IZZRGbr3gw/22023_VerilogDocGen_data_verilog_eval_human_fsm3onehot.cleaned.mlir:2:41
  output [3:0] next_state,	// /tmp/tmp.IZZRGbr3gw/22023_VerilogDocGen_data_verilog_eval_human_fsm3onehot.cleaned.mlir:2:58
  output       out	// /tmp/tmp.IZZRGbr3gw/22023_VerilogDocGen_data_verilog_eval_human_fsm3onehot.cleaned.mlir:2:79
);

  wire _state_3;	// /tmp/tmp.IZZRGbr3gw/22023_VerilogDocGen_data_verilog_eval_human_fsm3onehot.cleaned.mlir:17:11
  assign _state_3 = state[3];	// /tmp/tmp.IZZRGbr3gw/22023_VerilogDocGen_data_verilog_eval_human_fsm3onehot.cleaned.mlir:17:11
  assign next_state =
    {state[2] & in,
     (state[1] | _state_3) & ~in,
     (state[0] | state[1] | _state_3) & in,
     (state[0] | state[2]) & ~in};	// /tmp/tmp.IZZRGbr3gw/22023_VerilogDocGen_data_verilog_eval_human_fsm3onehot.cleaned.mlir:4:10, :5:10, :6:10, :7:10, :8:10, :9:10, :10:10, :11:10, :12:10, :14:11, :15:11, :16:11, :17:11, :18:5
  assign out = _state_3;	// /tmp/tmp.IZZRGbr3gw/22023_VerilogDocGen_data_verilog_eval_human_fsm3onehot.cleaned.mlir:17:11, :18:5
endmodule

