// Seed: 1710259611
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout supply1 id_1;
  wor id_18, id_19;
  parameter id_20 = 1;
  assign id_1  = {1} - id_8 ^ 1;
  assign id_15 = id_4;
  assign id_18 = id_18 + id_4 ^ 1;
  logic id_21, id_22 = {id_1 == -1 ? id_1 : -1 < 1'b0, 1}, id_23;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    output logic id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  always id_2 <= id_0;
endmodule
