

================================================================
== Vitis HLS Report for 'twoNorm_Pipeline_twoNorm'
================================================================
* Date:           Fri Jan  9 14:23:16 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.190 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- twoNorm  |        ?|        ?|        66|          7|          1|     ?|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 66


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 66
* Pipeline : 1
  Pipeline-0 : II = 7, D = 66, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%nrm = alloca i32 1" [./basic_helper.hpp:249]   --->   Operation 69 'alloca' 'nrm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%i_03 = alloca i32 1"   --->   Operation 70 'alloca' 'i_03' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %dualInfeasConstr_axpyfifo, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%muxLogicCE_to_n_read = muxlogic"   --->   Operation 72 'muxlogic' 'muxLogicCE_to_n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n" [./basic_helper.hpp:246]   --->   Operation 73 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i31 0"   --->   Operation 74 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i31 %i_03"   --->   Operation 75 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.40ns)   --->   "%store_ln0 = store i31 0, i31 %i_03"   --->   Operation 76 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln249 = muxlogic i64 0"   --->   Operation 77 'muxlogic' 'muxLogicData_to_store_ln249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln249 = muxlogic i64 %nrm"   --->   Operation 78 'muxlogic' 'muxLogicAddr_to_store_ln249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.45ns)   --->   "%store_ln249 = store i64 0, i64 %nrm" [./basic_helper.hpp:249]   --->   Operation 79 'store' 'store_ln249' <Predicate = true> <Delay = 0.45>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln252 = br void %for.inc" [./basic_helper.hpp:252]   --->   Operation 80 'br' 'br_ln252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_i_03_load = muxlogic i31 %i_03"   --->   Operation 81 'muxlogic' 'MuxLogicAddr_to_i_03_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%i_03_load = load i31 %i_03" [./basic_helper.hpp:252]   --->   Operation 82 'load' 'i_03_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.86ns)   --->   "%add_ln252 = add i31 %i_03_load, i31 1" [./basic_helper.hpp:252]   --->   Operation 83 'add' 'add_ln252' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln252 = zext i31 %i_03_load" [./basic_helper.hpp:252]   --->   Operation 84 'zext' 'zext_ln252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.66ns)   --->   "%icmp_ln252 = icmp_slt  i32 %zext_ln252, i32 %n_read" [./basic_helper.hpp:252]   --->   Operation 85 'icmp' 'icmp_ln252' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln252 = br i1 %icmp_ln252, void %for.end.loopexit.exitStub, void %for.inc.split" [./basic_helper.hpp:252]   --->   Operation 86 'br' 'br_ln252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln252 = muxlogic i31 %add_ln252"   --->   Operation 87 'muxlogic' 'muxLogicData_to_store_ln252' <Predicate = (icmp_ln252)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln252 = muxlogic i31 %i_03"   --->   Operation 88 'muxlogic' 'muxLogicAddr_to_store_ln252' <Predicate = (icmp_ln252)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.40ns)   --->   "%store_ln252 = store i31 %add_ln252, i31 %i_03" [./basic_helper.hpp:252]   --->   Operation 89 'store' 'store_ln252' <Predicate = (icmp_ln252)> <Delay = 0.40>

State 2 <SV = 1> <Delay = 1.89>
ST_2 : Operation 90 [1/1] (0.38ns) (share mux size 2)   --->   "%muxLogicCE_to_dualInfeasConstr_axpyfifo_read = muxlogic"   --->   Operation 90 'muxlogic' 'muxLogicCE_to_dualInfeasConstr_axpyfifo_read' <Predicate = (icmp_ln252)> <Delay = 0.38>
ST_2 : Operation 91 [1/1] (0.75ns) (share mux size 2)   --->   "%dualInfeasConstr_axpyfifo_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %dualInfeasConstr_axpyfifo" [./basic_helper.hpp:254]   --->   Operation 91 'read' 'dualInfeasConstr_axpyfifo_read' <Predicate = (icmp_ln252)> <Delay = 0.75> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln254 = trunc i512 %dualInfeasConstr_axpyfifo_read" [./basic_helper.hpp:254]   --->   Operation 92 'trunc' 'trunc_ln254' <Predicate = (icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln254_8 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasConstr_axpyfifo_read, i32 64, i32 127" [./basic_helper.hpp:254]   --->   Operation 93 'partselect' 'trunc_ln254_8' <Predicate = (icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln254_9 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasConstr_axpyfifo_read, i32 128, i32 191" [./basic_helper.hpp:254]   --->   Operation 94 'partselect' 'trunc_ln254_9' <Predicate = (icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln254_s = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasConstr_axpyfifo_read, i32 192, i32 255" [./basic_helper.hpp:254]   --->   Operation 95 'partselect' 'trunc_ln254_s' <Predicate = (icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln254_1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasConstr_axpyfifo_read, i32 256, i32 319" [./basic_helper.hpp:254]   --->   Operation 96 'partselect' 'trunc_ln254_1' <Predicate = (icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln254_2 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasConstr_axpyfifo_read, i32 320, i32 383" [./basic_helper.hpp:254]   --->   Operation 97 'partselect' 'trunc_ln254_2' <Predicate = (icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln254_3 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasConstr_axpyfifo_read, i32 384, i32 447" [./basic_helper.hpp:254]   --->   Operation 98 'partselect' 'trunc_ln254_3' <Predicate = (icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln254_4 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasConstr_axpyfifo_read, i32 448, i32 511" [./basic_helper.hpp:254]   --->   Operation 99 'partselect' 'trunc_ln254_4' <Predicate = (icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%bitcast_ln254 = bitcast i64 %trunc_ln254" [./basic_helper.hpp:254]   --->   Operation 100 'bitcast' 'bitcast_ln254' <Predicate = (icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%bitcast_ln254_1 = bitcast i64 %trunc_ln254_8" [./basic_helper.hpp:254]   --->   Operation 101 'bitcast' 'bitcast_ln254_1' <Predicate = (icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 102 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI0_to_mul = muxlogic i64 %bitcast_ln254"   --->   Operation 102 'muxlogic' 'muxLogicI0_to_mul' <Predicate = (icmp_ln252)> <Delay = 0.76>
ST_2 : Operation 103 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI1_to_mul = muxlogic i64 %bitcast_ln254"   --->   Operation 103 'muxlogic' 'muxLogicI1_to_mul' <Predicate = (icmp_ln252)> <Delay = 0.76>
ST_2 : Operation 104 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI0_to_mul4 = muxlogic i64 %bitcast_ln254_1"   --->   Operation 104 'muxlogic' 'muxLogicI0_to_mul4' <Predicate = (icmp_ln252)> <Delay = 0.76>
ST_2 : Operation 105 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI1_to_mul4 = muxlogic i64 %bitcast_ln254_1"   --->   Operation 105 'muxlogic' 'muxLogicI1_to_mul4' <Predicate = (icmp_ln252)> <Delay = 0.76>

State 3 <SV = 2> <Delay = 1.84>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%bitcast_ln254_2 = bitcast i64 %trunc_ln254_9" [./basic_helper.hpp:254]   --->   Operation 106 'bitcast' 'bitcast_ln254_2' <Predicate = (icmp_ln252)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%bitcast_ln254_3 = bitcast i64 %trunc_ln254_s" [./basic_helper.hpp:254]   --->   Operation 107 'bitcast' 'bitcast_ln254_3' <Predicate = (icmp_ln252)> <Delay = 0.00>
ST_3 : Operation 108 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI0_to_mul = muxlogic i64 %bitcast_ln254"   --->   Operation 108 'muxlogic' 'muxLogicI0_to_mul' <Predicate = (icmp_ln252)> <Delay = 0.00>
ST_3 : Operation 109 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI1_to_mul = muxlogic i64 %bitcast_ln254"   --->   Operation 109 'muxlogic' 'muxLogicI1_to_mul' <Predicate = (icmp_ln252)> <Delay = 0.00>
ST_3 : Operation 110 [5/5] (1.84ns)   --->   "%mul = dmul i64 %bitcast_ln254, i64 %bitcast_ln254" [./basic_helper.hpp:256]   --->   Operation 110 'dmul' 'mul' <Predicate = (icmp_ln252)> <Delay = 1.84> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI0_to_mul4 = muxlogic i64 %bitcast_ln254_1"   --->   Operation 111 'muxlogic' 'muxLogicI0_to_mul4' <Predicate = (icmp_ln252)> <Delay = 0.00>
ST_3 : Operation 112 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI1_to_mul4 = muxlogic i64 %bitcast_ln254_1"   --->   Operation 112 'muxlogic' 'muxLogicI1_to_mul4' <Predicate = (icmp_ln252)> <Delay = 0.00>
ST_3 : Operation 113 [5/5] (1.84ns)   --->   "%mul4 = dmul i64 %bitcast_ln254_1, i64 %bitcast_ln254_1" [./basic_helper.hpp:256]   --->   Operation 113 'dmul' 'mul4' <Predicate = (icmp_ln252)> <Delay = 1.84> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI0_to_mul7 = muxlogic i64 %bitcast_ln254_2"   --->   Operation 114 'muxlogic' 'muxLogicI0_to_mul7' <Predicate = (icmp_ln252)> <Delay = 0.76>
ST_3 : Operation 115 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI1_to_mul7 = muxlogic i64 %bitcast_ln254_2"   --->   Operation 115 'muxlogic' 'muxLogicI1_to_mul7' <Predicate = (icmp_ln252)> <Delay = 0.76>
ST_3 : Operation 116 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI0_to_mul8 = muxlogic i64 %bitcast_ln254_3"   --->   Operation 116 'muxlogic' 'muxLogicI0_to_mul8' <Predicate = (icmp_ln252)> <Delay = 0.76>
ST_3 : Operation 117 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI1_to_mul8 = muxlogic i64 %bitcast_ln254_3"   --->   Operation 117 'muxlogic' 'muxLogicI1_to_mul8' <Predicate = (icmp_ln252)> <Delay = 0.76>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%bitcast_ln254_4 = bitcast i64 %trunc_ln254_1" [./basic_helper.hpp:254]   --->   Operation 118 'bitcast' 'bitcast_ln254_4' <Predicate = (icmp_ln252)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%bitcast_ln254_5 = bitcast i64 %trunc_ln254_2" [./basic_helper.hpp:254]   --->   Operation 119 'bitcast' 'bitcast_ln254_5' <Predicate = (icmp_ln252)> <Delay = 0.00>
ST_4 : Operation 120 [4/5] (2.15ns)   --->   "%mul = dmul i64 %bitcast_ln254, i64 %bitcast_ln254" [./basic_helper.hpp:256]   --->   Operation 120 'dmul' 'mul' <Predicate = (icmp_ln252)> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [4/5] (2.15ns)   --->   "%mul4 = dmul i64 %bitcast_ln254_1, i64 %bitcast_ln254_1" [./basic_helper.hpp:256]   --->   Operation 121 'dmul' 'mul4' <Predicate = (icmp_ln252)> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI0_to_mul7 = muxlogic i64 %bitcast_ln254_2"   --->   Operation 122 'muxlogic' 'muxLogicI0_to_mul7' <Predicate = (icmp_ln252)> <Delay = 0.00>
ST_4 : Operation 123 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI1_to_mul7 = muxlogic i64 %bitcast_ln254_2"   --->   Operation 123 'muxlogic' 'muxLogicI1_to_mul7' <Predicate = (icmp_ln252)> <Delay = 0.00>
ST_4 : Operation 124 [5/5] (1.84ns)   --->   "%mul7 = dmul i64 %bitcast_ln254_2, i64 %bitcast_ln254_2" [./basic_helper.hpp:256]   --->   Operation 124 'dmul' 'mul7' <Predicate = (icmp_ln252)> <Delay = 1.84> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI0_to_mul8 = muxlogic i64 %bitcast_ln254_3"   --->   Operation 125 'muxlogic' 'muxLogicI0_to_mul8' <Predicate = (icmp_ln252)> <Delay = 0.00>
ST_4 : Operation 126 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI1_to_mul8 = muxlogic i64 %bitcast_ln254_3"   --->   Operation 126 'muxlogic' 'muxLogicI1_to_mul8' <Predicate = (icmp_ln252)> <Delay = 0.00>
ST_4 : Operation 127 [5/5] (1.84ns)   --->   "%mul8 = dmul i64 %bitcast_ln254_3, i64 %bitcast_ln254_3" [./basic_helper.hpp:256]   --->   Operation 127 'dmul' 'mul8' <Predicate = (icmp_ln252)> <Delay = 1.84> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI0_to_mul9 = muxlogic i64 %bitcast_ln254_4"   --->   Operation 128 'muxlogic' 'muxLogicI0_to_mul9' <Predicate = (icmp_ln252)> <Delay = 0.76>
ST_4 : Operation 129 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI1_to_mul9 = muxlogic i64 %bitcast_ln254_4"   --->   Operation 129 'muxlogic' 'muxLogicI1_to_mul9' <Predicate = (icmp_ln252)> <Delay = 0.76>
ST_4 : Operation 130 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI0_to_mul1 = muxlogic i64 %bitcast_ln254_5"   --->   Operation 130 'muxlogic' 'muxLogicI0_to_mul1' <Predicate = (icmp_ln252)> <Delay = 0.76>
ST_4 : Operation 131 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI1_to_mul1 = muxlogic i64 %bitcast_ln254_5"   --->   Operation 131 'muxlogic' 'muxLogicI1_to_mul1' <Predicate = (icmp_ln252)> <Delay = 0.76>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%bitcast_ln254_6 = bitcast i64 %trunc_ln254_3" [./basic_helper.hpp:254]   --->   Operation 132 'bitcast' 'bitcast_ln254_6' <Predicate = (icmp_ln252)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%bitcast_ln254_7 = bitcast i64 %trunc_ln254_4" [./basic_helper.hpp:254]   --->   Operation 133 'bitcast' 'bitcast_ln254_7' <Predicate = (icmp_ln252)> <Delay = 0.00>
ST_5 : Operation 134 [3/5] (2.15ns)   --->   "%mul = dmul i64 %bitcast_ln254, i64 %bitcast_ln254" [./basic_helper.hpp:256]   --->   Operation 134 'dmul' 'mul' <Predicate = (icmp_ln252)> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [3/5] (2.15ns)   --->   "%mul4 = dmul i64 %bitcast_ln254_1, i64 %bitcast_ln254_1" [./basic_helper.hpp:256]   --->   Operation 135 'dmul' 'mul4' <Predicate = (icmp_ln252)> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [4/5] (2.15ns)   --->   "%mul7 = dmul i64 %bitcast_ln254_2, i64 %bitcast_ln254_2" [./basic_helper.hpp:256]   --->   Operation 136 'dmul' 'mul7' <Predicate = (icmp_ln252)> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [4/5] (2.15ns)   --->   "%mul8 = dmul i64 %bitcast_ln254_3, i64 %bitcast_ln254_3" [./basic_helper.hpp:256]   --->   Operation 137 'dmul' 'mul8' <Predicate = (icmp_ln252)> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI0_to_mul9 = muxlogic i64 %bitcast_ln254_4"   --->   Operation 138 'muxlogic' 'muxLogicI0_to_mul9' <Predicate = (icmp_ln252)> <Delay = 0.00>
ST_5 : Operation 139 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI1_to_mul9 = muxlogic i64 %bitcast_ln254_4"   --->   Operation 139 'muxlogic' 'muxLogicI1_to_mul9' <Predicate = (icmp_ln252)> <Delay = 0.00>
ST_5 : Operation 140 [5/5] (1.84ns)   --->   "%mul9 = dmul i64 %bitcast_ln254_4, i64 %bitcast_ln254_4" [./basic_helper.hpp:256]   --->   Operation 140 'dmul' 'mul9' <Predicate = (icmp_ln252)> <Delay = 1.84> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI0_to_mul1 = muxlogic i64 %bitcast_ln254_5"   --->   Operation 141 'muxlogic' 'muxLogicI0_to_mul1' <Predicate = (icmp_ln252)> <Delay = 0.00>
ST_5 : Operation 142 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI1_to_mul1 = muxlogic i64 %bitcast_ln254_5"   --->   Operation 142 'muxlogic' 'muxLogicI1_to_mul1' <Predicate = (icmp_ln252)> <Delay = 0.00>
ST_5 : Operation 143 [5/5] (1.84ns)   --->   "%mul1 = dmul i64 %bitcast_ln254_5, i64 %bitcast_ln254_5" [./basic_helper.hpp:256]   --->   Operation 143 'dmul' 'mul1' <Predicate = (icmp_ln252)> <Delay = 1.84> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI0_to_mul2 = muxlogic i64 %bitcast_ln254_6"   --->   Operation 144 'muxlogic' 'muxLogicI0_to_mul2' <Predicate = (icmp_ln252)> <Delay = 0.76>
ST_5 : Operation 145 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI1_to_mul2 = muxlogic i64 %bitcast_ln254_6"   --->   Operation 145 'muxlogic' 'muxLogicI1_to_mul2' <Predicate = (icmp_ln252)> <Delay = 0.76>
ST_5 : Operation 146 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI0_to_mul3 = muxlogic i64 %bitcast_ln254_7"   --->   Operation 146 'muxlogic' 'muxLogicI0_to_mul3' <Predicate = (icmp_ln252)> <Delay = 0.76>
ST_5 : Operation 147 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI1_to_mul3 = muxlogic i64 %bitcast_ln254_7"   --->   Operation 147 'muxlogic' 'muxLogicI1_to_mul3' <Predicate = (icmp_ln252)> <Delay = 0.76>

State 6 <SV = 5> <Delay = 2.15>
ST_6 : Operation 148 [2/5] (2.15ns)   --->   "%mul = dmul i64 %bitcast_ln254, i64 %bitcast_ln254" [./basic_helper.hpp:256]   --->   Operation 148 'dmul' 'mul' <Predicate = (icmp_ln252)> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [2/5] (2.15ns)   --->   "%mul4 = dmul i64 %bitcast_ln254_1, i64 %bitcast_ln254_1" [./basic_helper.hpp:256]   --->   Operation 149 'dmul' 'mul4' <Predicate = (icmp_ln252)> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [3/5] (2.15ns)   --->   "%mul7 = dmul i64 %bitcast_ln254_2, i64 %bitcast_ln254_2" [./basic_helper.hpp:256]   --->   Operation 150 'dmul' 'mul7' <Predicate = (icmp_ln252)> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [3/5] (2.15ns)   --->   "%mul8 = dmul i64 %bitcast_ln254_3, i64 %bitcast_ln254_3" [./basic_helper.hpp:256]   --->   Operation 151 'dmul' 'mul8' <Predicate = (icmp_ln252)> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [4/5] (2.15ns)   --->   "%mul9 = dmul i64 %bitcast_ln254_4, i64 %bitcast_ln254_4" [./basic_helper.hpp:256]   --->   Operation 152 'dmul' 'mul9' <Predicate = (icmp_ln252)> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [4/5] (2.15ns)   --->   "%mul1 = dmul i64 %bitcast_ln254_5, i64 %bitcast_ln254_5" [./basic_helper.hpp:256]   --->   Operation 153 'dmul' 'mul1' <Predicate = (icmp_ln252)> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI0_to_mul2 = muxlogic i64 %bitcast_ln254_6"   --->   Operation 154 'muxlogic' 'muxLogicI0_to_mul2' <Predicate = (icmp_ln252)> <Delay = 0.00>
ST_6 : Operation 155 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI1_to_mul2 = muxlogic i64 %bitcast_ln254_6"   --->   Operation 155 'muxlogic' 'muxLogicI1_to_mul2' <Predicate = (icmp_ln252)> <Delay = 0.00>
ST_6 : Operation 156 [5/5] (1.84ns)   --->   "%mul2 = dmul i64 %bitcast_ln254_6, i64 %bitcast_ln254_6" [./basic_helper.hpp:256]   --->   Operation 156 'dmul' 'mul2' <Predicate = (icmp_ln252)> <Delay = 1.84> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI0_to_mul3 = muxlogic i64 %bitcast_ln254_7"   --->   Operation 157 'muxlogic' 'muxLogicI0_to_mul3' <Predicate = (icmp_ln252)> <Delay = 0.00>
ST_6 : Operation 158 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI1_to_mul3 = muxlogic i64 %bitcast_ln254_7"   --->   Operation 158 'muxlogic' 'muxLogicI1_to_mul3' <Predicate = (icmp_ln252)> <Delay = 0.00>
ST_6 : Operation 159 [5/5] (1.84ns)   --->   "%mul3 = dmul i64 %bitcast_ln254_7, i64 %bitcast_ln254_7" [./basic_helper.hpp:256]   --->   Operation 159 'dmul' 'mul3' <Predicate = (icmp_ln252)> <Delay = 1.84> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.15>
ST_7 : Operation 160 [1/5] (0.09ns)   --->   "%mul = dmul i64 %bitcast_ln254, i64 %bitcast_ln254" [./basic_helper.hpp:256]   --->   Operation 160 'dmul' 'mul' <Predicate = (icmp_ln252)> <Delay = 0.09> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/5] (0.09ns)   --->   "%mul4 = dmul i64 %bitcast_ln254_1, i64 %bitcast_ln254_1" [./basic_helper.hpp:256]   --->   Operation 161 'dmul' 'mul4' <Predicate = (icmp_ln252)> <Delay = 0.09> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI0_to_add = muxlogic i64 %mul"   --->   Operation 162 'muxlogic' 'muxLogicI0_to_add' <Predicate = (icmp_ln252)> <Delay = 0.76>
ST_7 : Operation 163 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI1_to_add = muxlogic i64 %mul4"   --->   Operation 163 'muxlogic' 'muxLogicI1_to_add' <Predicate = (icmp_ln252)> <Delay = 0.76>
ST_7 : Operation 164 [2/5] (2.15ns)   --->   "%mul7 = dmul i64 %bitcast_ln254_2, i64 %bitcast_ln254_2" [./basic_helper.hpp:256]   --->   Operation 164 'dmul' 'mul7' <Predicate = (icmp_ln252)> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [2/5] (2.15ns)   --->   "%mul8 = dmul i64 %bitcast_ln254_3, i64 %bitcast_ln254_3" [./basic_helper.hpp:256]   --->   Operation 165 'dmul' 'mul8' <Predicate = (icmp_ln252)> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [3/5] (2.15ns)   --->   "%mul9 = dmul i64 %bitcast_ln254_4, i64 %bitcast_ln254_4" [./basic_helper.hpp:256]   --->   Operation 166 'dmul' 'mul9' <Predicate = (icmp_ln252)> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [3/5] (2.15ns)   --->   "%mul1 = dmul i64 %bitcast_ln254_5, i64 %bitcast_ln254_5" [./basic_helper.hpp:256]   --->   Operation 167 'dmul' 'mul1' <Predicate = (icmp_ln252)> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 168 [4/5] (2.15ns)   --->   "%mul2 = dmul i64 %bitcast_ln254_6, i64 %bitcast_ln254_6" [./basic_helper.hpp:256]   --->   Operation 168 'dmul' 'mul2' <Predicate = (icmp_ln252)> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [4/5] (2.15ns)   --->   "%mul3 = dmul i64 %bitcast_ln254_7, i64 %bitcast_ln254_7" [./basic_helper.hpp:256]   --->   Operation 169 'dmul' 'mul3' <Predicate = (icmp_ln252)> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.15>
ST_8 : Operation 170 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI0_to_add = muxlogic i64 %mul"   --->   Operation 170 'muxlogic' 'muxLogicI0_to_add' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 171 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI1_to_add = muxlogic i64 %mul4"   --->   Operation 171 'muxlogic' 'muxLogicI1_to_add' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 172 [7/7] (2.02ns)   --->   "%add = dadd i64 %mul, i64 %mul4" [./basic_helper.hpp:256]   --->   Operation 172 'dadd' 'add' <Predicate = true> <Delay = 2.02> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 173 [1/5] (0.09ns)   --->   "%mul7 = dmul i64 %bitcast_ln254_2, i64 %bitcast_ln254_2" [./basic_helper.hpp:256]   --->   Operation 173 'dmul' 'mul7' <Predicate = true> <Delay = 0.09> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [1/5] (0.09ns)   --->   "%mul8 = dmul i64 %bitcast_ln254_3, i64 %bitcast_ln254_3" [./basic_helper.hpp:256]   --->   Operation 174 'dmul' 'mul8' <Predicate = true> <Delay = 0.09> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [2/5] (2.15ns)   --->   "%mul9 = dmul i64 %bitcast_ln254_4, i64 %bitcast_ln254_4" [./basic_helper.hpp:256]   --->   Operation 175 'dmul' 'mul9' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [2/5] (2.15ns)   --->   "%mul1 = dmul i64 %bitcast_ln254_5, i64 %bitcast_ln254_5" [./basic_helper.hpp:256]   --->   Operation 176 'dmul' 'mul1' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [3/5] (2.15ns)   --->   "%mul2 = dmul i64 %bitcast_ln254_6, i64 %bitcast_ln254_6" [./basic_helper.hpp:256]   --->   Operation 177 'dmul' 'mul2' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [3/5] (2.15ns)   --->   "%mul3 = dmul i64 %bitcast_ln254_7, i64 %bitcast_ln254_7" [./basic_helper.hpp:256]   --->   Operation 178 'dmul' 'mul3' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.19>
ST_9 : Operation 179 [6/7] (2.19ns)   --->   "%add = dadd i64 %mul, i64 %mul4" [./basic_helper.hpp:256]   --->   Operation 179 'dadd' 'add' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 180 [1/5] (0.09ns)   --->   "%mul9 = dmul i64 %bitcast_ln254_4, i64 %bitcast_ln254_4" [./basic_helper.hpp:256]   --->   Operation 180 'dmul' 'mul9' <Predicate = true> <Delay = 0.09> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 181 [1/5] (0.09ns)   --->   "%mul1 = dmul i64 %bitcast_ln254_5, i64 %bitcast_ln254_5" [./basic_helper.hpp:256]   --->   Operation 181 'dmul' 'mul1' <Predicate = true> <Delay = 0.09> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 182 [2/5] (2.15ns)   --->   "%mul2 = dmul i64 %bitcast_ln254_6, i64 %bitcast_ln254_6" [./basic_helper.hpp:256]   --->   Operation 182 'dmul' 'mul2' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 183 [2/5] (2.15ns)   --->   "%mul3 = dmul i64 %bitcast_ln254_7, i64 %bitcast_ln254_7" [./basic_helper.hpp:256]   --->   Operation 183 'dmul' 'mul3' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.19>
ST_10 : Operation 184 [5/7] (2.19ns)   --->   "%add = dadd i64 %mul, i64 %mul4" [./basic_helper.hpp:256]   --->   Operation 184 'dadd' 'add' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 185 [1/5] (0.09ns)   --->   "%mul2 = dmul i64 %bitcast_ln254_6, i64 %bitcast_ln254_6" [./basic_helper.hpp:256]   --->   Operation 185 'dmul' 'mul2' <Predicate = true> <Delay = 0.09> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 186 [1/5] (0.09ns)   --->   "%mul3 = dmul i64 %bitcast_ln254_7, i64 %bitcast_ln254_7" [./basic_helper.hpp:256]   --->   Operation 186 'dmul' 'mul3' <Predicate = true> <Delay = 0.09> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.19>
ST_11 : Operation 187 [4/7] (2.19ns)   --->   "%add = dadd i64 %mul, i64 %mul4" [./basic_helper.hpp:256]   --->   Operation 187 'dadd' 'add' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.19>
ST_12 : Operation 188 [3/7] (2.19ns)   --->   "%add = dadd i64 %mul, i64 %mul4" [./basic_helper.hpp:256]   --->   Operation 188 'dadd' 'add' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.19>
ST_13 : Operation 189 [2/7] (2.19ns)   --->   "%add = dadd i64 %mul, i64 %mul4" [./basic_helper.hpp:256]   --->   Operation 189 'dadd' 'add' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 0.85>
ST_14 : Operation 190 [1/7] (0.09ns)   --->   "%add = dadd i64 %mul, i64 %mul4" [./basic_helper.hpp:256]   --->   Operation 190 'dadd' 'add' <Predicate = true> <Delay = 0.09> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 191 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI0_to_add8 = muxlogic i64 %add"   --->   Operation 191 'muxlogic' 'muxLogicI0_to_add8' <Predicate = true> <Delay = 0.76>
ST_14 : Operation 192 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI1_to_add8 = muxlogic i64 %mul7"   --->   Operation 192 'muxlogic' 'muxLogicI1_to_add8' <Predicate = true> <Delay = 0.76>

State 15 <SV = 14> <Delay = 2.02>
ST_15 : Operation 193 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI0_to_add8 = muxlogic i64 %add"   --->   Operation 193 'muxlogic' 'muxLogicI0_to_add8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 194 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI1_to_add8 = muxlogic i64 %mul7"   --->   Operation 194 'muxlogic' 'muxLogicI1_to_add8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 195 [7/7] (2.02ns)   --->   "%add8 = dadd i64 %add, i64 %mul7" [./basic_helper.hpp:256]   --->   Operation 195 'dadd' 'add8' <Predicate = true> <Delay = 2.02> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.19>
ST_16 : Operation 196 [6/7] (2.19ns)   --->   "%add8 = dadd i64 %add, i64 %mul7" [./basic_helper.hpp:256]   --->   Operation 196 'dadd' 'add8' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.19>
ST_17 : Operation 197 [5/7] (2.19ns)   --->   "%add8 = dadd i64 %add, i64 %mul7" [./basic_helper.hpp:256]   --->   Operation 197 'dadd' 'add8' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.19>
ST_18 : Operation 198 [4/7] (2.19ns)   --->   "%add8 = dadd i64 %add, i64 %mul7" [./basic_helper.hpp:256]   --->   Operation 198 'dadd' 'add8' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.19>
ST_19 : Operation 199 [3/7] (2.19ns)   --->   "%add8 = dadd i64 %add, i64 %mul7" [./basic_helper.hpp:256]   --->   Operation 199 'dadd' 'add8' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.19>
ST_20 : Operation 200 [2/7] (2.19ns)   --->   "%add8 = dadd i64 %add, i64 %mul7" [./basic_helper.hpp:256]   --->   Operation 200 'dadd' 'add8' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 0.09>
ST_21 : Operation 201 [1/7] (0.09ns)   --->   "%add8 = dadd i64 %add, i64 %mul7" [./basic_helper.hpp:256]   --->   Operation 201 'dadd' 'add8' <Predicate = true> <Delay = 0.09> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 0.76>
ST_22 : Operation 202 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI0_to_add7 = muxlogic i64 %add8"   --->   Operation 202 'muxlogic' 'muxLogicI0_to_add7' <Predicate = true> <Delay = 0.76>
ST_22 : Operation 203 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI1_to_add7 = muxlogic i64 %mul8"   --->   Operation 203 'muxlogic' 'muxLogicI1_to_add7' <Predicate = true> <Delay = 0.76>

State 23 <SV = 22> <Delay = 2.02>
ST_23 : Operation 204 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI0_to_add7 = muxlogic i64 %add8"   --->   Operation 204 'muxlogic' 'muxLogicI0_to_add7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 205 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI1_to_add7 = muxlogic i64 %mul8"   --->   Operation 205 'muxlogic' 'muxLogicI1_to_add7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 206 [7/7] (2.02ns)   --->   "%add7 = dadd i64 %add8, i64 %mul8" [./basic_helper.hpp:256]   --->   Operation 206 'dadd' 'add7' <Predicate = true> <Delay = 2.02> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.19>
ST_24 : Operation 207 [6/7] (2.19ns)   --->   "%add7 = dadd i64 %add8, i64 %mul8" [./basic_helper.hpp:256]   --->   Operation 207 'dadd' 'add7' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.19>
ST_25 : Operation 208 [5/7] (2.19ns)   --->   "%add7 = dadd i64 %add8, i64 %mul8" [./basic_helper.hpp:256]   --->   Operation 208 'dadd' 'add7' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.19>
ST_26 : Operation 209 [4/7] (2.19ns)   --->   "%add7 = dadd i64 %add8, i64 %mul8" [./basic_helper.hpp:256]   --->   Operation 209 'dadd' 'add7' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.19>
ST_27 : Operation 210 [3/7] (2.19ns)   --->   "%add7 = dadd i64 %add8, i64 %mul8" [./basic_helper.hpp:256]   --->   Operation 210 'dadd' 'add7' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.19>
ST_28 : Operation 211 [2/7] (2.19ns)   --->   "%add7 = dadd i64 %add8, i64 %mul8" [./basic_helper.hpp:256]   --->   Operation 211 'dadd' 'add7' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 0.85>
ST_29 : Operation 212 [1/7] (0.09ns)   --->   "%add7 = dadd i64 %add8, i64 %mul8" [./basic_helper.hpp:256]   --->   Operation 212 'dadd' 'add7' <Predicate = true> <Delay = 0.09> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 213 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI0_to_add9 = muxlogic i64 %add7"   --->   Operation 213 'muxlogic' 'muxLogicI0_to_add9' <Predicate = true> <Delay = 0.76>
ST_29 : Operation 214 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI1_to_add9 = muxlogic i64 %mul9"   --->   Operation 214 'muxlogic' 'muxLogicI1_to_add9' <Predicate = true> <Delay = 0.76>

State 30 <SV = 29> <Delay = 2.02>
ST_30 : Operation 215 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI0_to_add9 = muxlogic i64 %add7"   --->   Operation 215 'muxlogic' 'muxLogicI0_to_add9' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 216 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI1_to_add9 = muxlogic i64 %mul9"   --->   Operation 216 'muxlogic' 'muxLogicI1_to_add9' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 217 [7/7] (2.02ns)   --->   "%add9 = dadd i64 %add7, i64 %mul9" [./basic_helper.hpp:256]   --->   Operation 217 'dadd' 'add9' <Predicate = true> <Delay = 2.02> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.19>
ST_31 : Operation 218 [6/7] (2.19ns)   --->   "%add9 = dadd i64 %add7, i64 %mul9" [./basic_helper.hpp:256]   --->   Operation 218 'dadd' 'add9' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.19>
ST_32 : Operation 219 [5/7] (2.19ns)   --->   "%add9 = dadd i64 %add7, i64 %mul9" [./basic_helper.hpp:256]   --->   Operation 219 'dadd' 'add9' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.19>
ST_33 : Operation 220 [4/7] (2.19ns)   --->   "%add9 = dadd i64 %add7, i64 %mul9" [./basic_helper.hpp:256]   --->   Operation 220 'dadd' 'add9' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.19>
ST_34 : Operation 221 [3/7] (2.19ns)   --->   "%add9 = dadd i64 %add7, i64 %mul9" [./basic_helper.hpp:256]   --->   Operation 221 'dadd' 'add9' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.19>
ST_35 : Operation 222 [2/7] (2.19ns)   --->   "%add9 = dadd i64 %add7, i64 %mul9" [./basic_helper.hpp:256]   --->   Operation 222 'dadd' 'add9' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 0.09>
ST_36 : Operation 223 [1/7] (0.09ns)   --->   "%add9 = dadd i64 %add7, i64 %mul9" [./basic_helper.hpp:256]   --->   Operation 223 'dadd' 'add9' <Predicate = true> <Delay = 0.09> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 0.76>
ST_37 : Operation 224 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI0_to_add1 = muxlogic i64 %add9"   --->   Operation 224 'muxlogic' 'muxLogicI0_to_add1' <Predicate = true> <Delay = 0.76>
ST_37 : Operation 225 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI1_to_add1 = muxlogic i64 %mul1"   --->   Operation 225 'muxlogic' 'muxLogicI1_to_add1' <Predicate = true> <Delay = 0.76>

State 38 <SV = 37> <Delay = 2.02>
ST_38 : Operation 226 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI0_to_add1 = muxlogic i64 %add9"   --->   Operation 226 'muxlogic' 'muxLogicI0_to_add1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 227 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI1_to_add1 = muxlogic i64 %mul1"   --->   Operation 227 'muxlogic' 'muxLogicI1_to_add1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 228 [7/7] (2.02ns)   --->   "%add1 = dadd i64 %add9, i64 %mul1" [./basic_helper.hpp:256]   --->   Operation 228 'dadd' 'add1' <Predicate = true> <Delay = 2.02> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.19>
ST_39 : Operation 229 [6/7] (2.19ns)   --->   "%add1 = dadd i64 %add9, i64 %mul1" [./basic_helper.hpp:256]   --->   Operation 229 'dadd' 'add1' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 2.19>
ST_40 : Operation 230 [5/7] (2.19ns)   --->   "%add1 = dadd i64 %add9, i64 %mul1" [./basic_helper.hpp:256]   --->   Operation 230 'dadd' 'add1' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 2.19>
ST_41 : Operation 231 [4/7] (2.19ns)   --->   "%add1 = dadd i64 %add9, i64 %mul1" [./basic_helper.hpp:256]   --->   Operation 231 'dadd' 'add1' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 2.19>
ST_42 : Operation 232 [3/7] (2.19ns)   --->   "%add1 = dadd i64 %add9, i64 %mul1" [./basic_helper.hpp:256]   --->   Operation 232 'dadd' 'add1' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 2.19>
ST_43 : Operation 233 [2/7] (2.19ns)   --->   "%add1 = dadd i64 %add9, i64 %mul1" [./basic_helper.hpp:256]   --->   Operation 233 'dadd' 'add1' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 0.85>
ST_44 : Operation 234 [1/7] (0.09ns)   --->   "%add1 = dadd i64 %add9, i64 %mul1" [./basic_helper.hpp:256]   --->   Operation 234 'dadd' 'add1' <Predicate = true> <Delay = 0.09> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 235 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI0_to_add2 = muxlogic i64 %add1"   --->   Operation 235 'muxlogic' 'muxLogicI0_to_add2' <Predicate = true> <Delay = 0.76>
ST_44 : Operation 236 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI1_to_add2 = muxlogic i64 %mul2"   --->   Operation 236 'muxlogic' 'muxLogicI1_to_add2' <Predicate = true> <Delay = 0.76>

State 45 <SV = 44> <Delay = 2.02>
ST_45 : Operation 237 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI0_to_add2 = muxlogic i64 %add1"   --->   Operation 237 'muxlogic' 'muxLogicI0_to_add2' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 238 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI1_to_add2 = muxlogic i64 %mul2"   --->   Operation 238 'muxlogic' 'muxLogicI1_to_add2' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 239 [7/7] (2.02ns)   --->   "%add2 = dadd i64 %add1, i64 %mul2" [./basic_helper.hpp:256]   --->   Operation 239 'dadd' 'add2' <Predicate = true> <Delay = 2.02> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 2.19>
ST_46 : Operation 240 [6/7] (2.19ns)   --->   "%add2 = dadd i64 %add1, i64 %mul2" [./basic_helper.hpp:256]   --->   Operation 240 'dadd' 'add2' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 2.19>
ST_47 : Operation 241 [5/7] (2.19ns)   --->   "%add2 = dadd i64 %add1, i64 %mul2" [./basic_helper.hpp:256]   --->   Operation 241 'dadd' 'add2' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 2.19>
ST_48 : Operation 242 [4/7] (2.19ns)   --->   "%add2 = dadd i64 %add1, i64 %mul2" [./basic_helper.hpp:256]   --->   Operation 242 'dadd' 'add2' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 2.19>
ST_49 : Operation 243 [3/7] (2.19ns)   --->   "%add2 = dadd i64 %add1, i64 %mul2" [./basic_helper.hpp:256]   --->   Operation 243 'dadd' 'add2' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 2.19>
ST_50 : Operation 244 [2/7] (2.19ns)   --->   "%add2 = dadd i64 %add1, i64 %mul2" [./basic_helper.hpp:256]   --->   Operation 244 'dadd' 'add2' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 0.09>
ST_51 : Operation 245 [1/7] (0.09ns)   --->   "%add2 = dadd i64 %add1, i64 %mul2" [./basic_helper.hpp:256]   --->   Operation 245 'dadd' 'add2' <Predicate = true> <Delay = 0.09> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 0.76>
ST_52 : Operation 246 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI0_to_partial_sum = muxlogic i64 %add2"   --->   Operation 246 'muxlogic' 'muxLogicI0_to_partial_sum' <Predicate = true> <Delay = 0.76>
ST_52 : Operation 247 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI1_to_partial_sum = muxlogic i64 %mul3"   --->   Operation 247 'muxlogic' 'muxLogicI1_to_partial_sum' <Predicate = true> <Delay = 0.76>

State 53 <SV = 52> <Delay = 2.02>
ST_53 : Operation 248 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI0_to_partial_sum = muxlogic i64 %add2"   --->   Operation 248 'muxlogic' 'muxLogicI0_to_partial_sum' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 249 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI1_to_partial_sum = muxlogic i64 %mul3"   --->   Operation 249 'muxlogic' 'muxLogicI1_to_partial_sum' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 250 [7/7] (2.02ns)   --->   "%partial_sum = dadd i64 %add2, i64 %mul3" [./basic_helper.hpp:256]   --->   Operation 250 'dadd' 'partial_sum' <Predicate = true> <Delay = 2.02> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 2.19>
ST_54 : Operation 251 [6/7] (2.19ns)   --->   "%partial_sum = dadd i64 %add2, i64 %mul3" [./basic_helper.hpp:256]   --->   Operation 251 'dadd' 'partial_sum' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 2.19>
ST_55 : Operation 252 [5/7] (2.19ns)   --->   "%partial_sum = dadd i64 %add2, i64 %mul3" [./basic_helper.hpp:256]   --->   Operation 252 'dadd' 'partial_sum' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 2.19>
ST_56 : Operation 253 [4/7] (2.19ns)   --->   "%partial_sum = dadd i64 %add2, i64 %mul3" [./basic_helper.hpp:256]   --->   Operation 253 'dadd' 'partial_sum' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 2.19>
ST_57 : Operation 254 [3/7] (2.19ns)   --->   "%partial_sum = dadd i64 %add2, i64 %mul3" [./basic_helper.hpp:256]   --->   Operation 254 'dadd' 'partial_sum' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 2.19>
ST_58 : Operation 255 [2/7] (2.19ns)   --->   "%partial_sum = dadd i64 %add2, i64 %mul3" [./basic_helper.hpp:256]   --->   Operation 255 'dadd' 'partial_sum' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 0.85>
ST_59 : Operation 256 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_nrm_load = muxlogic i64 %nrm"   --->   Operation 256 'muxlogic' 'MuxLogicAddr_to_nrm_load' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 257 [1/1] (0.00ns)   --->   "%nrm_load = load i64 %nrm" [./basic_helper.hpp:257]   --->   Operation 257 'load' 'nrm_load' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 258 [1/7] (0.09ns)   --->   "%partial_sum = dadd i64 %add2, i64 %mul3" [./basic_helper.hpp:256]   --->   Operation 258 'dadd' 'partial_sum' <Predicate = true> <Delay = 0.09> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 259 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI0_to_nrm_1 = muxlogic i64 %nrm_load"   --->   Operation 259 'muxlogic' 'muxLogicI0_to_nrm_1' <Predicate = true> <Delay = 0.76>
ST_59 : Operation 260 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI1_to_nrm_1 = muxlogic i64 %partial_sum"   --->   Operation 260 'muxlogic' 'muxLogicI1_to_nrm_1' <Predicate = true> <Delay = 0.76>
ST_59 : Operation 276 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_nrm_load_1 = muxlogic i64 %nrm"   --->   Operation 276 'muxlogic' 'MuxLogicAddr_to_nrm_load_1' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_59 : Operation 277 [1/1] (0.00ns)   --->   "%nrm_load_1 = load i64 %nrm"   --->   Operation 277 'load' 'nrm_load_1' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_59 : Operation 278 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i64 %nrm_load_1"   --->   Operation 278 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_59 : Operation 279 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %nrm_out, i64 %nrm_load_1"   --->   Operation 279 'write' 'write_ln0' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_59 : Operation 280 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 280 'ret' 'ret_ln0' <Predicate = (!icmp_ln252)> <Delay = 0.38>

State 60 <SV = 59> <Delay = 2.02>
ST_60 : Operation 261 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI0_to_nrm_1 = muxlogic i64 %nrm_load"   --->   Operation 261 'muxlogic' 'muxLogicI0_to_nrm_1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 262 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI1_to_nrm_1 = muxlogic i64 %partial_sum"   --->   Operation 262 'muxlogic' 'muxLogicI1_to_nrm_1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 263 [7/7] (2.02ns)   --->   "%nrm_1 = dadd i64 %nrm_load, i64 %partial_sum" [./basic_helper.hpp:257]   --->   Operation 263 'dadd' 'nrm_1' <Predicate = true> <Delay = 2.02> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 2.19>
ST_61 : Operation 264 [6/7] (2.19ns)   --->   "%nrm_1 = dadd i64 %nrm_load, i64 %partial_sum" [./basic_helper.hpp:257]   --->   Operation 264 'dadd' 'nrm_1' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 2.19>
ST_62 : Operation 265 [5/7] (2.19ns)   --->   "%nrm_1 = dadd i64 %nrm_load, i64 %partial_sum" [./basic_helper.hpp:257]   --->   Operation 265 'dadd' 'nrm_1' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 2.19>
ST_63 : Operation 266 [4/7] (2.19ns)   --->   "%nrm_1 = dadd i64 %nrm_load, i64 %partial_sum" [./basic_helper.hpp:257]   --->   Operation 266 'dadd' 'nrm_1' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 2.19>
ST_64 : Operation 267 [3/7] (2.19ns)   --->   "%nrm_1 = dadd i64 %nrm_load, i64 %partial_sum" [./basic_helper.hpp:257]   --->   Operation 267 'dadd' 'nrm_1' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 2.19>
ST_65 : Operation 268 [2/7] (2.19ns)   --->   "%nrm_1 = dadd i64 %nrm_load, i64 %partial_sum" [./basic_helper.hpp:257]   --->   Operation 268 'dadd' 'nrm_1' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 0.54>
ST_66 : Operation 269 [1/1] (0.00ns)   --->   "%specpipeline_ln253 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [./basic_helper.hpp:253]   --->   Operation 269 'specpipeline' 'specpipeline_ln253' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 270 [1/1] (0.00ns)   --->   "%specloopname_ln252 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [./basic_helper.hpp:252]   --->   Operation 270 'specloopname' 'specloopname_ln252' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 271 [1/7] (0.09ns)   --->   "%nrm_1 = dadd i64 %nrm_load, i64 %partial_sum" [./basic_helper.hpp:257]   --->   Operation 271 'dadd' 'nrm_1' <Predicate = true> <Delay = 0.09> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 272 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln249 = muxlogic i64 %nrm_1"   --->   Operation 272 'muxlogic' 'muxLogicData_to_store_ln249' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 273 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln249 = muxlogic i64 %nrm"   --->   Operation 273 'muxlogic' 'muxLogicAddr_to_store_ln249' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 274 [1/1] (0.45ns)   --->   "%store_ln249 = store i64 %nrm_1, i64 %nrm" [./basic_helper.hpp:249]   --->   Operation 274 'store' 'store_ln249' <Predicate = true> <Delay = 0.45>
ST_66 : Operation 275 [1/1] (0.00ns)   --->   "%br_ln252 = br void %for.inc" [./basic_helper.hpp:252]   --->   Operation 275 'br' 'br_ln252' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 1.665ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'i_03' [11]  (0.400 ns)
	'load' operation 31 bit ('i_03_load', ./basic_helper.hpp:252) on local variable 'i_03' [18]  (0.000 ns)
	'add' operation 31 bit ('add_ln252', ./basic_helper.hpp:252) [19]  (0.865 ns)
	'muxlogic' operation 0 bit ('muxLogicData_to_store_ln252') [94]  (0.000 ns)
	'store' operation 0 bit ('store_ln252', ./basic_helper.hpp:252) of variable 'add_ln252', ./basic_helper.hpp:252 on local variable 'i_03' [96]  (0.400 ns)

 <State 2>: 1.899ns
The critical path consists of the following:
	'muxlogic' operation 512 bit ('muxLogicCE_to_dualInfeasConstr_axpyfifo_read') [28]  (0.382 ns)
	fifo read operation ('dualInfeasConstr_axpyfifo_read', ./basic_helper.hpp:254) on port 'dualInfeasConstr_axpyfifo' (./basic_helper.hpp:254) [29]  (0.753 ns)
	'muxlogic' operation 64 bit ('muxLogicI0_to_mul') [46]  (0.764 ns)

 <State 3>: 1.841ns
The critical path consists of the following:
	'muxlogic' operation 64 bit ('muxLogicI0_to_mul') [46]  (0.000 ns)
	'dmul' operation 64 bit ('mul', ./basic_helper.hpp:256) [48]  (1.841 ns)

 <State 4>: 2.154ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', ./basic_helper.hpp:256) [48]  (2.154 ns)

 <State 5>: 2.154ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', ./basic_helper.hpp:256) [48]  (2.154 ns)

 <State 6>: 2.154ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', ./basic_helper.hpp:256) [48]  (2.154 ns)

 <State 7>: 2.154ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul7', ./basic_helper.hpp:256) [57]  (2.154 ns)

 <State 8>: 2.154ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul9', ./basic_helper.hpp:256) [69]  (2.154 ns)

 <State 9>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', ./basic_helper.hpp:256) [54]  (2.190 ns)

 <State 10>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', ./basic_helper.hpp:256) [54]  (2.190 ns)

 <State 11>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', ./basic_helper.hpp:256) [54]  (2.190 ns)

 <State 12>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', ./basic_helper.hpp:256) [54]  (2.190 ns)

 <State 13>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', ./basic_helper.hpp:256) [54]  (2.190 ns)

 <State 14>: 0.855ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', ./basic_helper.hpp:256) [54]  (0.091 ns)
	'muxlogic' operation 64 bit ('muxLogicI0_to_add8') [58]  (0.764 ns)

 <State 15>: 2.029ns
The critical path consists of the following:
	'muxlogic' operation 64 bit ('muxLogicI0_to_add8') [58]  (0.000 ns)
	'dadd' operation 64 bit ('add8', ./basic_helper.hpp:256) [60]  (2.029 ns)

 <State 16>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add8', ./basic_helper.hpp:256) [60]  (2.190 ns)

 <State 17>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add8', ./basic_helper.hpp:256) [60]  (2.190 ns)

 <State 18>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add8', ./basic_helper.hpp:256) [60]  (2.190 ns)

 <State 19>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add8', ./basic_helper.hpp:256) [60]  (2.190 ns)

 <State 20>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add8', ./basic_helper.hpp:256) [60]  (2.190 ns)

 <State 21>: 0.091ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add8', ./basic_helper.hpp:256) [60]  (0.091 ns)

 <State 22>: 0.764ns
The critical path consists of the following:
	'muxlogic' operation 64 bit ('muxLogicI0_to_add7') [64]  (0.764 ns)

 <State 23>: 2.029ns
The critical path consists of the following:
	'muxlogic' operation 64 bit ('muxLogicI0_to_add7') [64]  (0.000 ns)
	'dadd' operation 64 bit ('add7', ./basic_helper.hpp:256) [66]  (2.029 ns)

 <State 24>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add7', ./basic_helper.hpp:256) [66]  (2.190 ns)

 <State 25>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add7', ./basic_helper.hpp:256) [66]  (2.190 ns)

 <State 26>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add7', ./basic_helper.hpp:256) [66]  (2.190 ns)

 <State 27>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add7', ./basic_helper.hpp:256) [66]  (2.190 ns)

 <State 28>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add7', ./basic_helper.hpp:256) [66]  (2.190 ns)

 <State 29>: 0.855ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add7', ./basic_helper.hpp:256) [66]  (0.091 ns)
	'muxlogic' operation 64 bit ('muxLogicI0_to_add9') [70]  (0.764 ns)

 <State 30>: 2.029ns
The critical path consists of the following:
	'muxlogic' operation 64 bit ('muxLogicI0_to_add9') [70]  (0.000 ns)
	'dadd' operation 64 bit ('add9', ./basic_helper.hpp:256) [72]  (2.029 ns)

 <State 31>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add9', ./basic_helper.hpp:256) [72]  (2.190 ns)

 <State 32>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add9', ./basic_helper.hpp:256) [72]  (2.190 ns)

 <State 33>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add9', ./basic_helper.hpp:256) [72]  (2.190 ns)

 <State 34>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add9', ./basic_helper.hpp:256) [72]  (2.190 ns)

 <State 35>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add9', ./basic_helper.hpp:256) [72]  (2.190 ns)

 <State 36>: 0.091ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add9', ./basic_helper.hpp:256) [72]  (0.091 ns)

 <State 37>: 0.764ns
The critical path consists of the following:
	'muxlogic' operation 64 bit ('muxLogicI0_to_add1') [76]  (0.764 ns)

 <State 38>: 2.029ns
The critical path consists of the following:
	'muxlogic' operation 64 bit ('muxLogicI0_to_add1') [76]  (0.000 ns)
	'dadd' operation 64 bit ('add1', ./basic_helper.hpp:256) [78]  (2.029 ns)

 <State 39>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add1', ./basic_helper.hpp:256) [78]  (2.190 ns)

 <State 40>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add1', ./basic_helper.hpp:256) [78]  (2.190 ns)

 <State 41>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add1', ./basic_helper.hpp:256) [78]  (2.190 ns)

 <State 42>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add1', ./basic_helper.hpp:256) [78]  (2.190 ns)

 <State 43>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add1', ./basic_helper.hpp:256) [78]  (2.190 ns)

 <State 44>: 0.855ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add1', ./basic_helper.hpp:256) [78]  (0.091 ns)
	'muxlogic' operation 64 bit ('muxLogicI0_to_add2') [82]  (0.764 ns)

 <State 45>: 2.029ns
The critical path consists of the following:
	'muxlogic' operation 64 bit ('muxLogicI0_to_add2') [82]  (0.000 ns)
	'dadd' operation 64 bit ('add2', ./basic_helper.hpp:256) [84]  (2.029 ns)

 <State 46>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add2', ./basic_helper.hpp:256) [84]  (2.190 ns)

 <State 47>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add2', ./basic_helper.hpp:256) [84]  (2.190 ns)

 <State 48>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add2', ./basic_helper.hpp:256) [84]  (2.190 ns)

 <State 49>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add2', ./basic_helper.hpp:256) [84]  (2.190 ns)

 <State 50>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add2', ./basic_helper.hpp:256) [84]  (2.190 ns)

 <State 51>: 0.091ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add2', ./basic_helper.hpp:256) [84]  (0.091 ns)

 <State 52>: 0.764ns
The critical path consists of the following:
	'muxlogic' operation 64 bit ('muxLogicI0_to_partial_sum') [88]  (0.764 ns)

 <State 53>: 2.029ns
The critical path consists of the following:
	'muxlogic' operation 64 bit ('muxLogicI0_to_partial_sum') [88]  (0.000 ns)
	'dadd' operation 64 bit ('partial_sum', ./basic_helper.hpp:256) [90]  (2.029 ns)

 <State 54>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('partial_sum', ./basic_helper.hpp:256) [90]  (2.190 ns)

 <State 55>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('partial_sum', ./basic_helper.hpp:256) [90]  (2.190 ns)

 <State 56>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('partial_sum', ./basic_helper.hpp:256) [90]  (2.190 ns)

 <State 57>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('partial_sum', ./basic_helper.hpp:256) [90]  (2.190 ns)

 <State 58>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('partial_sum', ./basic_helper.hpp:256) [90]  (2.190 ns)

 <State 59>: 0.855ns
The critical path consists of the following:
	'dadd' operation 64 bit ('partial_sum', ./basic_helper.hpp:256) [90]  (0.091 ns)
	'muxlogic' operation 64 bit ('muxLogicI1_to_nrm_1') [92]  (0.764 ns)

 <State 60>: 2.029ns
The critical path consists of the following:
	'muxlogic' operation 64 bit ('muxLogicI0_to_nrm_1') [91]  (0.000 ns)
	'dadd' operation 64 bit ('nrm', ./basic_helper.hpp:257) [93]  (2.029 ns)

 <State 61>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('nrm', ./basic_helper.hpp:257) [93]  (2.190 ns)

 <State 62>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('nrm', ./basic_helper.hpp:257) [93]  (2.190 ns)

 <State 63>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('nrm', ./basic_helper.hpp:257) [93]  (2.190 ns)

 <State 64>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('nrm', ./basic_helper.hpp:257) [93]  (2.190 ns)

 <State 65>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('nrm', ./basic_helper.hpp:257) [93]  (2.190 ns)

 <State 66>: 0.548ns
The critical path consists of the following:
	'dadd' operation 64 bit ('nrm', ./basic_helper.hpp:257) [93]  (0.091 ns)
	'muxlogic' operation 0 bit ('muxLogicData_to_store_ln249') [97]  (0.000 ns)
	'store' operation 0 bit ('store_ln249', ./basic_helper.hpp:249) of variable 'nrm', ./basic_helper.hpp:257 on local variable 'nrm', ./basic_helper.hpp:249 [99]  (0.457 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
