Riviera-PRO 2023.04.112.8911(Linux64) 2025-06-27 19:57:25

Elaboration top modules:
Verilog Module                processor_tb


---------------------------------------------------------------------------------------
Verilog Module          | Library | Info | Compiler Version      | Compilation Options
---------------------------------------------------------------------------------------
processor_tb            | work    |      | 2023.04.112 (Linux64) | -timescale 1ns/1ns
processor               | work    |      | 2023.04.112 (Linux64) | -timescale 1ns/1ns
instruction_memory      | work    |      | 2023.04.112 (Linux64) | -timescale 1ns/1ns
register_file           | work    |      | 2023.04.112 (Linux64) | -timescale 1ns/1ns
alu                     | work    |      | 2023.04.112 (Linux64) | -timescale 1ns/1ns
cu                      | work    |      | 2023.04.112 (Linux64) | -timescale 1ns/1ns
program_counter         | work    |      | 2023.04.112 (Linux64) | -timescale 1ns/1ns
data_memory             | work    |      | 2023.04.112 (Linux64) | -timescale 1ns/1ns
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Library                 | Comment
---------------------------------------------------------------------------------------
work                    | None
---------------------------------------------------------------------------------------


Simulation Options: asim +access+r


The performance of simulation is reduced. Version EDU Edition
