EN uart_transmitter NULL C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/UART_transmitter.vhd sub00/vhpl02 1560590149
AR core_ms2 behavioral C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/CORE_MS2.vhd sub00/vhpl07 1560590154
AR uart_receiver behavioral C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/UART_receiver.vhd sub00/vhpl01 1560590148
EN dce_q818 NULL C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/DCE_Q818.vhd sub00/vhpl16 1560590163
EN logic NULL C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/LOGIC.vhd sub00/vhpl10 1560590157
EN rom NULL C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/ROM.vhd sub00/vhpl14 1560590161
AR logic behavioral C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/LOGIC.vhd sub00/vhpl11 1560590158
AR rom behavioral C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/ROM.vhd sub00/vhpl15 1560590162
AR uart_transmitter bechavioral C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/UART_transmitter.vhd sub00/vhpl03 1560590150
AR dce_q818 behavioral C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/DCE_Q818.vhd sub00/vhpl17 1560590164
AR ram behavioral C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/RAM.vhd sub00/vhpl13 1560590160
EN i_o NULL C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/I_O.vhd sub00/vhpl08 1560590155
EN core_ms2 NULL C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/CORE_MS2.vhd sub00/vhpl06 1560590153
AR alu behavioral C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/ALU.vhd sub00/vhpl05 1560590152
EN ram NULL C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/RAM.vhd sub00/vhpl12 1560590159
EN uart_receiver NULL C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/UART_receiver.vhd sub00/vhpl00 1560590147
AR i_o behavioral C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/I_O.vhd sub00/vhpl09 1560590156
EN alu NULL C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/ALU.vhd sub00/vhpl04 1560590151
