Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 5391914f04384d439ce699cdb19de331 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Add32
Compiling module xil_defaultlib.Add32_With_4
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.InstrMem
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.JumpAddrGen
Compiling module xil_defaultlib.Mux32
Compiling module xil_defaultlib.MUX1in4_32
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.SignExt
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
