Nothing to build in platform 'ws2812_Platform'

18:27:17 **** Incremental Build of configuration Debug for project ws2812_App ****
make all 
make --no-print-directory pre-build
a9-linaro-pre-build-step
 
make --no-print-directory main-build
Building file: ../src/main.c
Invoking: ARM v7 gcc compiler
arm-none-eabi-gcc -Wall -O0 -g3 -c -fmessage-length=0 -MT"src/main.o" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -I/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_Platform/export/ws2812_Platform/sw/ws2812_Platform/standalone_domain/bspinclude/include -MMD -MP -MF"src/main.d" -MT"src/main.o" -o "src/main.o" "../src/main.c"
Finished building: ../src/main.c
 
Building target: ws2812_App.elf
Invoking: ARM v7 gcc linker
arm-none-eabi-gcc -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id=none -specs=Xilinx.spec -Wl,-T -Wl,../src/lscript.ld -L/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_Platform/export/ws2812_Platform/sw/ws2812_Platform/standalone_domain/bsplib/lib -o "ws2812_App.elf"  ./src/main.o ./src/platform.o   -Wl,--start-group,-lxil,-lgcc,-lc,--end-group
Finished building target: ws2812_App.elf
 
Invoking: ARM v7 Print Size
arm-none-eabi-size ws2812_App.elf  |tee "ws2812_App.elf.size"
   text	   data	    bss	    dec	    hex	filename
  20116	   1144	  22616	  43876	   ab64	ws2812_App.elf
Finished building: ws2812_App.elf.size
 
18:27:20 **** Incremental Build of configuration Debug for project ws2812_System ****
make all 
Generating bif file for the system project
Executing command '::scw::generate_bif -xpfm /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_Platform/export/ws2812_Platform/ws2812_Platform.xpfm -domains standalone_domain -bifpath /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_System/Debug/system.bif' on XSCT
sdcard_gen --xpfm /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_Platform/export/ws2812_Platform/ws2812_Platform.xpfm --sys_config ws2812_Platform --bif /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_System/Debug/system.bif --bitstream /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/_ide/bitstream/ws2812_hw_export.bit --elf /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/Debug/ws2812_App.elf,ps7_cortexa9_0
creating BOOT.BIN using /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/_ide/bitstream/ws2812_hw_export.bit
Running /home/varun/tools/XilinX/Vitis/2020.2/bin/bootgen  -image /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_System/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN
