

================================================================
== Vitis HLS Report for 'conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23'
================================================================
* Date:           Thu Mar 13 13:04:02 2025

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.955 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                     |
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |    33865|    33865|  0.339 ms|  0.339 ms|  33857|  33857|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23  |    33863|    33863|         9|          1|          1|  33856|       yes|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     205|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|     196|     158|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      72|    -|
|Register         |        -|     -|     262|      96|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     458|     531|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+----+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF | LUT| URAM|
    +------------------------+--------------------+---------+----+----+----+-----+
    |mul_5ns_7ns_11_1_1_U53  |mul_5ns_7ns_11_1_1  |        0|   0|   0|  30|    0|
    |mul_5ns_7ns_11_1_1_U55  |mul_5ns_7ns_11_1_1  |        0|   0|   0|  30|    0|
    |urem_5ns_3ns_2_9_1_U54  |urem_5ns_3ns_2_9_1  |        0|   0|  98|  49|    0|
    |urem_5ns_3ns_2_9_1_U56  |urem_5ns_3ns_2_9_1  |        0|   0|  98|  49|    0|
    +------------------------+--------------------+---------+----+----+----+-----+
    |Total                   |                    |        0|   0| 196| 158|    0|
    +------------------------+--------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |add_ln164_1_fu_267_p2        |         +|   0|  0|  23|          16|           1|
    |add_ln164_fu_434_p2          |         +|   0|  0|  14|           7|           1|
    |add_ln166_1_fu_397_p2        |         +|   0|  0|  17|          10|           1|
    |add_ln166_fu_311_p2          |         +|   0|  0|  12|           5|           1|
    |add_ln168_fu_391_p2          |         +|   0|  0|  12|           5|           1|
    |add_ln170_1_fu_483_p2        |         +|   0|  0|  19|          12|          12|
    |add_ln170_fu_462_p2          |         +|   0|  0|  16|           9|           9|
    |and_ln164_fu_305_p2          |       and|   0|  0|   2|           1|           1|
    |icmp_ln164_fu_261_p2         |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln166_fu_279_p2         |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln168_fu_299_p2         |      icmp|   0|  0|  12|           5|           5|
    |empty_fu_317_p2              |        or|   0|  0|   2|           1|           1|
    |block_in_w_k_mid2_fu_323_p3  |    select|   0|  0|   5|           1|           1|
    |select_ln164_1_fu_440_p3     |    select|   0|  0|   7|           1|           7|
    |select_ln164_fu_285_p3       |    select|   0|  0|   5|           1|           1|
    |select_ln166_1_fu_403_p3     |    select|   0|  0|  10|           1|           1|
    |select_ln166_fu_331_p3       |    select|   0|  0|   5|           1|           5|
    |ap_enable_pp0                |       xor|   0|  0|   2|           1|           2|
    |xor_ln164_fu_293_p2          |       xor|   0|  0|   2|           1|           2|
    +-----------------------------+----------+----+---+----+------------+------------+
    |Total                        |          |   0|  0| 205|         104|          78|
    +-----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2   |   9|          2|    1|          2|
    |block_in_ch_k_fu_96       |   9|          2|    7|         14|
    |block_in_h_k_fu_88        |   9|          2|    5|         10|
    |block_in_w_k_fu_84        |   9|          2|    5|         10|
    |indvar_flatten165_fu_92   |   9|          2|   10|         20|
    |indvar_flatten178_fu_100  |   9|          2|   16|         32|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  72|         16|   46|         92|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |block_in_ch_k_fu_96               |   7|   0|    7|          0|
    |block_in_h_k_fu_88                |   5|   0|    5|          0|
    |block_in_w_k_fu_84                |   5|   0|    5|          0|
    |icmp_ln166_reg_550                |   1|   0|    1|          0|
    |indvar_flatten165_fu_92           |  10|   0|   10|          0|
    |indvar_flatten178_fu_100          |  16|   0|   16|          0|
    |tmp_4_reg_570                     |   4|   0|    4|          0|
    |tmp_reg_565                       |   4|   0|    4|          0|
    |icmp_ln166_reg_550                |  64|  32|    1|          0|
    |tmp_4_reg_570                     |  64|  32|    4|          0|
    |tmp_reg_565                       |  64|  32|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 262|  96|   79|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                                  Source Object                                 |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23|  return value|
|localIn_address0    |  out|   12|   ap_memory|                                                                         localIn|         array|
|localIn_ce0         |  out|    1|   ap_memory|                                                                         localIn|         array|
|localIn_we0         |  out|    1|   ap_memory|                                                                         localIn|         array|
|localIn_d0          |  out|   32|   ap_memory|                                                                         localIn|         array|
|localIn_1_address0  |  out|   12|   ap_memory|                                                                       localIn_1|         array|
|localIn_1_ce0       |  out|    1|   ap_memory|                                                                       localIn_1|         array|
|localIn_1_we0       |  out|    1|   ap_memory|                                                                       localIn_1|         array|
|localIn_1_d0        |  out|   32|   ap_memory|                                                                       localIn_1|         array|
|localIn_2_address0  |  out|   12|   ap_memory|                                                                       localIn_2|         array|
|localIn_2_ce0       |  out|    1|   ap_memory|                                                                       localIn_2|         array|
|localIn_2_we0       |  out|    1|   ap_memory|                                                                       localIn_2|         array|
|localIn_2_d0        |  out|   32|   ap_memory|                                                                       localIn_2|         array|
|localIn_3_address0  |  out|   12|   ap_memory|                                                                       localIn_3|         array|
|localIn_3_ce0       |  out|    1|   ap_memory|                                                                       localIn_3|         array|
|localIn_3_we0       |  out|    1|   ap_memory|                                                                       localIn_3|         array|
|localIn_3_d0        |  out|   32|   ap_memory|                                                                       localIn_3|         array|
|localIn_4_address0  |  out|   12|   ap_memory|                                                                       localIn_4|         array|
|localIn_4_ce0       |  out|    1|   ap_memory|                                                                       localIn_4|         array|
|localIn_4_we0       |  out|    1|   ap_memory|                                                                       localIn_4|         array|
|localIn_4_d0        |  out|   32|   ap_memory|                                                                       localIn_4|         array|
|localIn_5_address0  |  out|   12|   ap_memory|                                                                       localIn_5|         array|
|localIn_5_ce0       |  out|    1|   ap_memory|                                                                       localIn_5|         array|
|localIn_5_we0       |  out|    1|   ap_memory|                                                                       localIn_5|         array|
|localIn_5_d0        |  out|   32|   ap_memory|                                                                       localIn_5|         array|
|localIn_6_address0  |  out|   12|   ap_memory|                                                                       localIn_6|         array|
|localIn_6_ce0       |  out|    1|   ap_memory|                                                                       localIn_6|         array|
|localIn_6_we0       |  out|    1|   ap_memory|                                                                       localIn_6|         array|
|localIn_6_d0        |  out|   32|   ap_memory|                                                                       localIn_6|         array|
|localIn_7_address0  |  out|   12|   ap_memory|                                                                       localIn_7|         array|
|localIn_7_ce0       |  out|    1|   ap_memory|                                                                       localIn_7|         array|
|localIn_7_we0       |  out|    1|   ap_memory|                                                                       localIn_7|         array|
|localIn_7_d0        |  out|   32|   ap_memory|                                                                       localIn_7|         array|
|localIn_8_address0  |  out|   12|   ap_memory|                                                                       localIn_8|         array|
|localIn_8_ce0       |  out|    1|   ap_memory|                                                                       localIn_8|         array|
|localIn_8_we0       |  out|    1|   ap_memory|                                                                       localIn_8|         array|
|localIn_8_d0        |  out|   32|   ap_memory|                                                                       localIn_8|         array|
+--------------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%block_in_w_k = alloca i32 1" [merged_conv_top.cpp:168]   --->   Operation 12 'alloca' 'block_in_w_k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%block_in_h_k = alloca i32 1" [merged_conv_top.cpp:166]   --->   Operation 13 'alloca' 'block_in_h_k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten165 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%block_in_ch_k = alloca i32 1" [merged_conv_top.cpp:164]   --->   Operation 15 'alloca' 'block_in_ch_k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten178 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten178"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln164 = store i7 0, i7 %block_in_ch_k" [merged_conv_top.cpp:164]   --->   Operation 18 'store' 'store_ln164' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten165"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln166 = store i5 0, i5 %block_in_h_k" [merged_conv_top.cpp:166]   --->   Operation 20 'store' 'store_ln166' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln168 = store i5 0, i5 %block_in_w_k" [merged_conv_top.cpp:168]   --->   Operation 21 'store' 'store_ln168' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc221"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.91>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten165_load = load i10 %indvar_flatten165" [merged_conv_top.cpp:166]   --->   Operation 23 'load' 'indvar_flatten165_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten178_load = load i16 %indvar_flatten178" [merged_conv_top.cpp:164]   --->   Operation 24 'load' 'indvar_flatten178_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.85ns)   --->   "%icmp_ln164 = icmp_eq  i16 %indvar_flatten178_load, i16 33856" [merged_conv_top.cpp:164]   --->   Operation 25 'icmp' 'icmp_ln164' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.85ns)   --->   "%add_ln164_1 = add i16 %indvar_flatten178_load, i16 1" [merged_conv_top.cpp:164]   --->   Operation 26 'add' 'add_ln164_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln164 = br i1 %icmp_ln164, void %for.inc227, void %VITIS_LOOP_175_25.preheader.exitStub" [merged_conv_top.cpp:164]   --->   Operation 27 'br' 'br_ln164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%block_in_w_k_load = load i5 %block_in_w_k" [merged_conv_top.cpp:168]   --->   Operation 28 'load' 'block_in_w_k_load' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%block_in_h_k_load = load i5 %block_in_h_k" [merged_conv_top.cpp:164]   --->   Operation 29 'load' 'block_in_h_k_load' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.78ns)   --->   "%icmp_ln166 = icmp_eq  i10 %indvar_flatten165_load, i10 529" [merged_conv_top.cpp:166]   --->   Operation 30 'icmp' 'icmp_ln166' <Predicate = (!icmp_ln164)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.41ns)   --->   "%select_ln164 = select i1 %icmp_ln166, i5 0, i5 %block_in_h_k_load" [merged_conv_top.cpp:164]   --->   Operation 31 'select' 'select_ln164' <Predicate = (!icmp_ln164)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node and_ln164)   --->   "%xor_ln164 = xor i1 %icmp_ln166, i1 1" [merged_conv_top.cpp:164]   --->   Operation 32 'xor' 'xor_ln164' <Predicate = (!icmp_ln164)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.78ns)   --->   "%icmp_ln168 = icmp_eq  i5 %block_in_w_k_load, i5 23" [merged_conv_top.cpp:168]   --->   Operation 33 'icmp' 'icmp_ln168' <Predicate = (!icmp_ln164)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln164 = and i1 %icmp_ln168, i1 %xor_ln164" [merged_conv_top.cpp:164]   --->   Operation 34 'and' 'and_ln164' <Predicate = (!icmp_ln164)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.78ns)   --->   "%add_ln166 = add i5 %select_ln164, i5 1" [merged_conv_top.cpp:166]   --->   Operation 35 'add' 'add_ln166' <Predicate = (!icmp_ln164)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node block_in_w_k_mid2)   --->   "%empty = or i1 %and_ln164, i1 %icmp_ln166" [merged_conv_top.cpp:164]   --->   Operation 36 'or' 'empty' <Predicate = (!icmp_ln164)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.41ns) (out node of the LUT)   --->   "%block_in_w_k_mid2 = select i1 %empty, i5 0, i5 %block_in_w_k_load" [merged_conv_top.cpp:164]   --->   Operation 37 'select' 'block_in_w_k_mid2' <Predicate = (!icmp_ln164)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.41ns)   --->   "%select_ln166 = select i1 %and_ln164, i5 %add_ln166, i5 %select_ln164" [merged_conv_top.cpp:166]   --->   Operation 38 'select' 'select_ln166' <Predicate = (!icmp_ln164)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln166 = zext i5 %select_ln166" [merged_conv_top.cpp:166]   --->   Operation 39 'zext' 'zext_ln166' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.51ns)   --->   "%mul_ln166 = mul i11 %zext_ln166, i11 43" [merged_conv_top.cpp:166]   --->   Operation 40 'mul' 'mul_ln166' <Predicate = (!icmp_ln164)> <Delay = 1.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %mul_ln166, i32 7, i32 10" [merged_conv_top.cpp:166]   --->   Operation 41 'partselect' 'tmp' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_2 : Operation 42 [9/9] (1.06ns)   --->   "%urem_ln166 = urem i5 %select_ln166, i5 3" [merged_conv_top.cpp:166]   --->   Operation 42 'urem' 'urem_ln166' <Predicate = (!icmp_ln164)> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln168 = zext i5 %block_in_w_k_mid2" [merged_conv_top.cpp:168]   --->   Operation 43 'zext' 'zext_ln168' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.51ns)   --->   "%mul_ln168 = mul i11 %zext_ln168, i11 43" [merged_conv_top.cpp:168]   --->   Operation 44 'mul' 'mul_ln168' <Predicate = (!icmp_ln164)> <Delay = 1.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %mul_ln168, i32 7, i32 10" [merged_conv_top.cpp:168]   --->   Operation 45 'partselect' 'tmp_4' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_2 : Operation 46 [9/9] (1.06ns)   --->   "%urem_ln168 = urem i5 %block_in_w_k_mid2, i5 3" [merged_conv_top.cpp:168]   --->   Operation 46 'urem' 'urem_ln168' <Predicate = (!icmp_ln164)> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.78ns)   --->   "%add_ln168 = add i5 %block_in_w_k_mid2, i5 1" [merged_conv_top.cpp:168]   --->   Operation 47 'add' 'add_ln168' <Predicate = (!icmp_ln164)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.78ns)   --->   "%add_ln166_1 = add i10 %indvar_flatten165_load, i10 1" [merged_conv_top.cpp:166]   --->   Operation 48 'add' 'add_ln166_1' <Predicate = (!icmp_ln164)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.40ns)   --->   "%select_ln166_1 = select i1 %icmp_ln166, i10 1, i10 %add_ln166_1" [merged_conv_top.cpp:166]   --->   Operation 49 'select' 'select_ln166_1' <Predicate = (!icmp_ln164)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln164 = store i16 %add_ln164_1, i16 %indvar_flatten178" [merged_conv_top.cpp:164]   --->   Operation 50 'store' 'store_ln164' <Predicate = (!icmp_ln164)> <Delay = 0.42>
ST_2 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln166 = store i10 %select_ln166_1, i10 %indvar_flatten165" [merged_conv_top.cpp:166]   --->   Operation 51 'store' 'store_ln166' <Predicate = (!icmp_ln164)> <Delay = 0.42>
ST_2 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln166 = store i5 %select_ln166, i5 %block_in_h_k" [merged_conv_top.cpp:166]   --->   Operation 52 'store' 'store_ln166' <Predicate = (!icmp_ln164)> <Delay = 0.42>
ST_2 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln168 = store i5 %add_ln168, i5 %block_in_w_k" [merged_conv_top.cpp:168]   --->   Operation 53 'store' 'store_ln168' <Predicate = (!icmp_ln164)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 1.06>
ST_3 : Operation 54 [8/9] (1.06ns)   --->   "%urem_ln166 = urem i5 %select_ln166, i5 3" [merged_conv_top.cpp:166]   --->   Operation 54 'urem' 'urem_ln166' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [8/9] (1.06ns)   --->   "%urem_ln168 = urem i5 %block_in_w_k_mid2, i5 3" [merged_conv_top.cpp:168]   --->   Operation 55 'urem' 'urem_ln168' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.06>
ST_4 : Operation 56 [7/9] (1.06ns)   --->   "%urem_ln166 = urem i5 %select_ln166, i5 3" [merged_conv_top.cpp:166]   --->   Operation 56 'urem' 'urem_ln166' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [7/9] (1.06ns)   --->   "%urem_ln168 = urem i5 %block_in_w_k_mid2, i5 3" [merged_conv_top.cpp:168]   --->   Operation 57 'urem' 'urem_ln168' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.06>
ST_5 : Operation 58 [6/9] (1.06ns)   --->   "%urem_ln166 = urem i5 %select_ln166, i5 3" [merged_conv_top.cpp:166]   --->   Operation 58 'urem' 'urem_ln166' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [6/9] (1.06ns)   --->   "%urem_ln168 = urem i5 %block_in_w_k_mid2, i5 3" [merged_conv_top.cpp:168]   --->   Operation 59 'urem' 'urem_ln168' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.06>
ST_6 : Operation 60 [5/9] (1.06ns)   --->   "%urem_ln166 = urem i5 %select_ln166, i5 3" [merged_conv_top.cpp:166]   --->   Operation 60 'urem' 'urem_ln166' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [5/9] (1.06ns)   --->   "%urem_ln168 = urem i5 %block_in_w_k_mid2, i5 3" [merged_conv_top.cpp:168]   --->   Operation 61 'urem' 'urem_ln168' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.06>
ST_7 : Operation 62 [4/9] (1.06ns)   --->   "%urem_ln166 = urem i5 %select_ln166, i5 3" [merged_conv_top.cpp:166]   --->   Operation 62 'urem' 'urem_ln166' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [4/9] (1.06ns)   --->   "%urem_ln168 = urem i5 %block_in_w_k_mid2, i5 3" [merged_conv_top.cpp:168]   --->   Operation 63 'urem' 'urem_ln168' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.06>
ST_8 : Operation 64 [3/9] (1.06ns)   --->   "%urem_ln166 = urem i5 %select_ln166, i5 3" [merged_conv_top.cpp:166]   --->   Operation 64 'urem' 'urem_ln166' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 65 [3/9] (1.06ns)   --->   "%urem_ln168 = urem i5 %block_in_w_k_mid2, i5 3" [merged_conv_top.cpp:168]   --->   Operation 65 'urem' 'urem_ln168' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.06>
ST_9 : Operation 66 [2/9] (1.06ns)   --->   "%urem_ln166 = urem i5 %select_ln166, i5 3" [merged_conv_top.cpp:166]   --->   Operation 66 'urem' 'urem_ln166' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 67 [2/9] (1.06ns)   --->   "%urem_ln168 = urem i5 %block_in_w_k_mid2, i5 3" [merged_conv_top.cpp:168]   --->   Operation 67 'urem' 'urem_ln168' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 122 'ret' 'ret_ln0' <Predicate = (icmp_ln164)> <Delay = 0.42>

State 10 <SV = 9> <Delay = 3.95>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%block_in_ch_k_load = load i7 %block_in_ch_k" [merged_conv_top.cpp:164]   --->   Operation 68 'load' 'block_in_ch_k_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (0.77ns)   --->   "%add_ln164 = add i7 %block_in_ch_k_load, i7 1" [merged_conv_top.cpp:164]   --->   Operation 69 'add' 'add_ln164' <Predicate = (icmp_ln166)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_str"   --->   Operation 70 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 33856, i64 33856, i64 33856"   --->   Operation 71 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.36ns)   --->   "%select_ln164_1 = select i1 %icmp_ln166, i7 %add_ln164, i7 %block_in_ch_k_load" [merged_conv_top.cpp:164]   --->   Operation 72 'select' 'select_ln164_1' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln166 = trunc i7 %select_ln164_1" [merged_conv_top.cpp:166]   --->   Operation 73 'trunc' 'trunc_ln166' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln166, i3 0" [merged_conv_top.cpp:170]   --->   Operation 74 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln170 = zext i4 %tmp" [merged_conv_top.cpp:170]   --->   Operation 75 'zext' 'zext_ln170' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.77ns)   --->   "%add_ln170 = add i9 %tmp_s, i9 %zext_ln170" [merged_conv_top.cpp:170]   --->   Operation 76 'add' 'add_ln170' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln170, i3 0" [merged_conv_top.cpp:170]   --->   Operation 77 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/9] (1.06ns)   --->   "%urem_ln166 = urem i5 %select_ln166, i5 3" [merged_conv_top.cpp:166]   --->   Operation 78 'urem' 'urem_ln166' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln166_1 = trunc i2 %urem_ln166" [merged_conv_top.cpp:166]   --->   Operation 79 'trunc' 'trunc_ln166_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%specpipeline_ln168 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [merged_conv_top.cpp:168]   --->   Operation 80 'specpipeline' 'specpipeline_ln168' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln170_1 = zext i4 %tmp_4" [merged_conv_top.cpp:170]   --->   Operation 81 'zext' 'zext_ln170_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.80ns)   --->   "%add_ln170_1 = add i12 %tmp_3, i12 %zext_ln170_1" [merged_conv_top.cpp:170]   --->   Operation 82 'add' 'add_ln170_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln170_2 = zext i12 %add_ln170_1" [merged_conv_top.cpp:170]   --->   Operation 83 'zext' 'zext_ln170_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%localIn_addr = getelementptr i32 %localIn, i64 0, i64 %zext_ln170_2" [merged_conv_top.cpp:170]   --->   Operation 84 'getelementptr' 'localIn_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%localIn_1_addr = getelementptr i32 %localIn_1, i64 0, i64 %zext_ln170_2" [merged_conv_top.cpp:170]   --->   Operation 85 'getelementptr' 'localIn_1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%localIn_2_addr = getelementptr i32 %localIn_2, i64 0, i64 %zext_ln170_2" [merged_conv_top.cpp:170]   --->   Operation 86 'getelementptr' 'localIn_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%localIn_3_addr = getelementptr i32 %localIn_3, i64 0, i64 %zext_ln170_2" [merged_conv_top.cpp:170]   --->   Operation 87 'getelementptr' 'localIn_3_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%localIn_4_addr = getelementptr i32 %localIn_4, i64 0, i64 %zext_ln170_2" [merged_conv_top.cpp:170]   --->   Operation 88 'getelementptr' 'localIn_4_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%localIn_5_addr = getelementptr i32 %localIn_5, i64 0, i64 %zext_ln170_2" [merged_conv_top.cpp:170]   --->   Operation 89 'getelementptr' 'localIn_5_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%localIn_6_addr = getelementptr i32 %localIn_6, i64 0, i64 %zext_ln170_2" [merged_conv_top.cpp:170]   --->   Operation 90 'getelementptr' 'localIn_6_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%localIn_7_addr = getelementptr i32 %localIn_7, i64 0, i64 %zext_ln170_2" [merged_conv_top.cpp:170]   --->   Operation 91 'getelementptr' 'localIn_7_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%localIn_8_addr = getelementptr i32 %localIn_8, i64 0, i64 %zext_ln170_2" [merged_conv_top.cpp:170]   --->   Operation 92 'getelementptr' 'localIn_8_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/9] (1.06ns)   --->   "%urem_ln168 = urem i5 %block_in_w_k_mid2, i5 3" [merged_conv_top.cpp:168]   --->   Operation 93 'urem' 'urem_ln168' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln168 = trunc i2 %urem_ln168" [merged_conv_top.cpp:168]   --->   Operation 94 'trunc' 'trunc_ln168' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.73ns)   --->   "%switch_ln170 = switch i2 %trunc_ln166_1, void %arrayidx2208.case.2, i2 0, void %arrayidx2208.case.0, i2 1, void %arrayidx2208.case.1" [merged_conv_top.cpp:170]   --->   Operation 95 'switch' 'switch_ln170' <Predicate = true> <Delay = 0.73>
ST_10 : Operation 96 [1/1] (0.73ns)   --->   "%switch_ln170 = switch i2 %trunc_ln168, void %arrayidx2208.case.246, i2 0, void %arrayidx2208.case.044, i2 1, void %arrayidx2208.case.145" [merged_conv_top.cpp:170]   --->   Operation 96 'switch' 'switch_ln170' <Predicate = (trunc_ln166_1 == 1)> <Delay = 0.73>
ST_10 : Operation 97 [1/1] (1.23ns)   --->   "%store_ln170 = store i32 0, i12 %localIn_4_addr" [merged_conv_top.cpp:170]   --->   Operation 97 'store' 'store_ln170' <Predicate = (trunc_ln166_1 == 1 & trunc_ln168 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln170 = br void %arrayidx2208.exit43" [merged_conv_top.cpp:170]   --->   Operation 98 'br' 'br_ln170' <Predicate = (trunc_ln166_1 == 1 & trunc_ln168 == 1)> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (1.23ns)   --->   "%store_ln170 = store i32 0, i12 %localIn_3_addr" [merged_conv_top.cpp:170]   --->   Operation 99 'store' 'store_ln170' <Predicate = (trunc_ln166_1 == 1 & trunc_ln168 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln170 = br void %arrayidx2208.exit43" [merged_conv_top.cpp:170]   --->   Operation 100 'br' 'br_ln170' <Predicate = (trunc_ln166_1 == 1 & trunc_ln168 == 0)> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (1.23ns)   --->   "%store_ln170 = store i32 0, i12 %localIn_5_addr" [merged_conv_top.cpp:170]   --->   Operation 101 'store' 'store_ln170' <Predicate = (trunc_ln166_1 == 1 & trunc_ln168 != 0 & trunc_ln168 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln170 = br void %arrayidx2208.exit43" [merged_conv_top.cpp:170]   --->   Operation 102 'br' 'br_ln170' <Predicate = (trunc_ln166_1 == 1 & trunc_ln168 != 0 & trunc_ln168 != 1)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln170 = br void %arrayidx2208.exit" [merged_conv_top.cpp:170]   --->   Operation 103 'br' 'br_ln170' <Predicate = (trunc_ln166_1 == 1)> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.73ns)   --->   "%switch_ln170 = switch i2 %trunc_ln168, void %arrayidx2208.case.241, i2 0, void %arrayidx2208.case.039, i2 1, void %arrayidx2208.case.140" [merged_conv_top.cpp:170]   --->   Operation 104 'switch' 'switch_ln170' <Predicate = (trunc_ln166_1 == 0)> <Delay = 0.73>
ST_10 : Operation 105 [1/1] (1.23ns)   --->   "%store_ln170 = store i32 0, i12 %localIn_1_addr" [merged_conv_top.cpp:170]   --->   Operation 105 'store' 'store_ln170' <Predicate = (trunc_ln166_1 == 0 & trunc_ln168 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln170 = br void %arrayidx2208.exit38" [merged_conv_top.cpp:170]   --->   Operation 106 'br' 'br_ln170' <Predicate = (trunc_ln166_1 == 0 & trunc_ln168 == 1)> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (1.23ns)   --->   "%store_ln170 = store i32 0, i12 %localIn_addr" [merged_conv_top.cpp:170]   --->   Operation 107 'store' 'store_ln170' <Predicate = (trunc_ln166_1 == 0 & trunc_ln168 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln170 = br void %arrayidx2208.exit38" [merged_conv_top.cpp:170]   --->   Operation 108 'br' 'br_ln170' <Predicate = (trunc_ln166_1 == 0 & trunc_ln168 == 0)> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (1.23ns)   --->   "%store_ln170 = store i32 0, i12 %localIn_2_addr" [merged_conv_top.cpp:170]   --->   Operation 109 'store' 'store_ln170' <Predicate = (trunc_ln166_1 == 0 & trunc_ln168 != 0 & trunc_ln168 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln170 = br void %arrayidx2208.exit38" [merged_conv_top.cpp:170]   --->   Operation 110 'br' 'br_ln170' <Predicate = (trunc_ln166_1 == 0 & trunc_ln168 != 0 & trunc_ln168 != 1)> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln170 = br void %arrayidx2208.exit" [merged_conv_top.cpp:170]   --->   Operation 111 'br' 'br_ln170' <Predicate = (trunc_ln166_1 == 0)> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.73ns)   --->   "%switch_ln170 = switch i2 %trunc_ln168, void %arrayidx2208.case.251, i2 0, void %arrayidx2208.case.049, i2 1, void %arrayidx2208.case.150" [merged_conv_top.cpp:170]   --->   Operation 112 'switch' 'switch_ln170' <Predicate = (trunc_ln166_1 != 0 & trunc_ln166_1 != 1)> <Delay = 0.73>
ST_10 : Operation 113 [1/1] (1.23ns)   --->   "%store_ln170 = store i32 0, i12 %localIn_7_addr" [merged_conv_top.cpp:170]   --->   Operation 113 'store' 'store_ln170' <Predicate = (trunc_ln166_1 != 0 & trunc_ln166_1 != 1 & trunc_ln168 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln170 = br void %arrayidx2208.exit48" [merged_conv_top.cpp:170]   --->   Operation 114 'br' 'br_ln170' <Predicate = (trunc_ln166_1 != 0 & trunc_ln166_1 != 1 & trunc_ln168 == 1)> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (1.23ns)   --->   "%store_ln170 = store i32 0, i12 %localIn_6_addr" [merged_conv_top.cpp:170]   --->   Operation 115 'store' 'store_ln170' <Predicate = (trunc_ln166_1 != 0 & trunc_ln166_1 != 1 & trunc_ln168 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln170 = br void %arrayidx2208.exit48" [merged_conv_top.cpp:170]   --->   Operation 116 'br' 'br_ln170' <Predicate = (trunc_ln166_1 != 0 & trunc_ln166_1 != 1 & trunc_ln168 == 0)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (1.23ns)   --->   "%store_ln170 = store i32 0, i12 %localIn_8_addr" [merged_conv_top.cpp:170]   --->   Operation 117 'store' 'store_ln170' <Predicate = (trunc_ln166_1 != 0 & trunc_ln166_1 != 1 & trunc_ln168 != 0 & trunc_ln168 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln170 = br void %arrayidx2208.exit48" [merged_conv_top.cpp:170]   --->   Operation 118 'br' 'br_ln170' <Predicate = (trunc_ln166_1 != 0 & trunc_ln166_1 != 1 & trunc_ln168 != 0 & trunc_ln168 != 1)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln170 = br void %arrayidx2208.exit" [merged_conv_top.cpp:170]   --->   Operation 119 'br' 'br_ln170' <Predicate = (trunc_ln166_1 != 0 & trunc_ln166_1 != 1)> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.42ns)   --->   "%store_ln164 = store i7 %select_ln164_1, i7 %block_in_ch_k" [merged_conv_top.cpp:164]   --->   Operation 120 'store' 'store_ln164' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln168 = br void %for.inc221" [merged_conv_top.cpp:168]   --->   Operation 121 'br' 'br_ln168' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ localIn]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ localIn_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ localIn_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ localIn_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ localIn_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ localIn_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ localIn_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ localIn_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ localIn_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
block_in_w_k           (alloca           ) [ 01100000000]
block_in_h_k           (alloca           ) [ 01100000000]
indvar_flatten165      (alloca           ) [ 01100000000]
block_in_ch_k          (alloca           ) [ 01111111111]
indvar_flatten178      (alloca           ) [ 01100000000]
store_ln0              (store            ) [ 00000000000]
store_ln164            (store            ) [ 00000000000]
store_ln0              (store            ) [ 00000000000]
store_ln166            (store            ) [ 00000000000]
store_ln168            (store            ) [ 00000000000]
br_ln0                 (br               ) [ 00000000000]
indvar_flatten165_load (load             ) [ 00000000000]
indvar_flatten178_load (load             ) [ 00000000000]
icmp_ln164             (icmp             ) [ 01111111110]
add_ln164_1            (add              ) [ 00000000000]
br_ln164               (br               ) [ 00000000000]
block_in_w_k_load      (load             ) [ 00000000000]
block_in_h_k_load      (load             ) [ 00000000000]
icmp_ln166             (icmp             ) [ 01011111111]
select_ln164           (select           ) [ 00000000000]
xor_ln164              (xor              ) [ 00000000000]
icmp_ln168             (icmp             ) [ 00000000000]
and_ln164              (and              ) [ 00000000000]
add_ln166              (add              ) [ 00000000000]
empty                  (or               ) [ 00000000000]
block_in_w_k_mid2      (select           ) [ 01011111111]
select_ln166           (select           ) [ 01011111111]
zext_ln166             (zext             ) [ 00000000000]
mul_ln166              (mul              ) [ 00000000000]
tmp                    (partselect       ) [ 01011111111]
zext_ln168             (zext             ) [ 00000000000]
mul_ln168              (mul              ) [ 00000000000]
tmp_4                  (partselect       ) [ 01011111111]
add_ln168              (add              ) [ 00000000000]
add_ln166_1            (add              ) [ 00000000000]
select_ln166_1         (select           ) [ 00000000000]
store_ln164            (store            ) [ 00000000000]
store_ln166            (store            ) [ 00000000000]
store_ln166            (store            ) [ 00000000000]
store_ln168            (store            ) [ 00000000000]
block_in_ch_k_load     (load             ) [ 00000000000]
add_ln164              (add              ) [ 00000000000]
specloopname_ln0       (specloopname     ) [ 00000000000]
speclooptripcount_ln0  (speclooptripcount) [ 00000000000]
select_ln164_1         (select           ) [ 00000000000]
trunc_ln166            (trunc            ) [ 00000000000]
tmp_s                  (bitconcatenate   ) [ 00000000000]
zext_ln170             (zext             ) [ 00000000000]
add_ln170              (add              ) [ 00000000000]
tmp_3                  (bitconcatenate   ) [ 00000000000]
urem_ln166             (urem             ) [ 00000000000]
trunc_ln166_1          (trunc            ) [ 01000000001]
specpipeline_ln168     (specpipeline     ) [ 00000000000]
zext_ln170_1           (zext             ) [ 00000000000]
add_ln170_1            (add              ) [ 00000000000]
zext_ln170_2           (zext             ) [ 00000000000]
localIn_addr           (getelementptr    ) [ 00000000000]
localIn_1_addr         (getelementptr    ) [ 00000000000]
localIn_2_addr         (getelementptr    ) [ 00000000000]
localIn_3_addr         (getelementptr    ) [ 00000000000]
localIn_4_addr         (getelementptr    ) [ 00000000000]
localIn_5_addr         (getelementptr    ) [ 00000000000]
localIn_6_addr         (getelementptr    ) [ 00000000000]
localIn_7_addr         (getelementptr    ) [ 00000000000]
localIn_8_addr         (getelementptr    ) [ 00000000000]
urem_ln168             (urem             ) [ 00000000000]
trunc_ln168            (trunc            ) [ 01000000001]
switch_ln170           (switch           ) [ 00000000000]
switch_ln170           (switch           ) [ 00000000000]
store_ln170            (store            ) [ 00000000000]
br_ln170               (br               ) [ 00000000000]
store_ln170            (store            ) [ 00000000000]
br_ln170               (br               ) [ 00000000000]
store_ln170            (store            ) [ 00000000000]
br_ln170               (br               ) [ 00000000000]
br_ln170               (br               ) [ 00000000000]
switch_ln170           (switch           ) [ 00000000000]
store_ln170            (store            ) [ 00000000000]
br_ln170               (br               ) [ 00000000000]
store_ln170            (store            ) [ 00000000000]
br_ln170               (br               ) [ 00000000000]
store_ln170            (store            ) [ 00000000000]
br_ln170               (br               ) [ 00000000000]
br_ln170               (br               ) [ 00000000000]
switch_ln170           (switch           ) [ 00000000000]
store_ln170            (store            ) [ 00000000000]
br_ln170               (br               ) [ 00000000000]
store_ln170            (store            ) [ 00000000000]
br_ln170               (br               ) [ 00000000000]
store_ln170            (store            ) [ 00000000000]
br_ln170               (br               ) [ 00000000000]
br_ln170               (br               ) [ 00000000000]
store_ln164            (store            ) [ 00000000000]
br_ln168               (br               ) [ 00000000000]
ret_ln0                (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="localIn">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localIn"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="localIn_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localIn_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="localIn_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localIn_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="localIn_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localIn_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="localIn_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localIn_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="localIn_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localIn_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="localIn_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localIn_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="localIn_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localIn_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="localIn_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localIn_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="block_in_w_k_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_in_w_k/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="block_in_h_k_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_in_h_k/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="indvar_flatten165_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten165/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="block_in_ch_k_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_in_ch_k/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="indvar_flatten178_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten178/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="localIn_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="12" slack="0"/>
<pin id="108" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localIn_addr/10 "/>
</bind>
</comp>

<comp id="111" class="1004" name="localIn_1_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="12" slack="0"/>
<pin id="115" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localIn_1_addr/10 "/>
</bind>
</comp>

<comp id="118" class="1004" name="localIn_2_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="12" slack="0"/>
<pin id="122" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localIn_2_addr/10 "/>
</bind>
</comp>

<comp id="125" class="1004" name="localIn_3_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="12" slack="0"/>
<pin id="129" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localIn_3_addr/10 "/>
</bind>
</comp>

<comp id="132" class="1004" name="localIn_4_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="12" slack="0"/>
<pin id="136" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localIn_4_addr/10 "/>
</bind>
</comp>

<comp id="139" class="1004" name="localIn_5_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="12" slack="0"/>
<pin id="143" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localIn_5_addr/10 "/>
</bind>
</comp>

<comp id="146" class="1004" name="localIn_6_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="12" slack="0"/>
<pin id="150" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localIn_6_addr/10 "/>
</bind>
</comp>

<comp id="153" class="1004" name="localIn_7_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="12" slack="0"/>
<pin id="157" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localIn_7_addr/10 "/>
</bind>
</comp>

<comp id="160" class="1004" name="localIn_8_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="12" slack="0"/>
<pin id="164" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localIn_8_addr/10 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln170_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="12" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln170/10 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln170_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="12" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln170/10 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln170_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="12" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln170/10 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln170_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="12" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln170/10 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln170_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="12" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln170/10 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln170_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="12" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln170/10 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln170_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="12" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln170/10 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln170_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="12" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln170/10 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln170_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="12" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln170/10 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln0_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="16" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln164_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="7" slack="0"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln164/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln0_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="10" slack="0"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln166_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="5" slack="0"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln166/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln168_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="5" slack="0"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln168/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="indvar_flatten165_load_load_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="10" slack="1"/>
<pin id="257" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten165_load/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="indvar_flatten178_load_load_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="1"/>
<pin id="260" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten178_load/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="icmp_ln164_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="0"/>
<pin id="263" dir="0" index="1" bw="16" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln164/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="add_ln164_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="16" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln164_1/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="block_in_w_k_load_load_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="5" slack="1"/>
<pin id="275" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="block_in_w_k_load/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="block_in_h_k_load_load_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="5" slack="1"/>
<pin id="278" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="block_in_h_k_load/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="icmp_ln166_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="10" slack="0"/>
<pin id="281" dir="0" index="1" bw="10" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln166/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="select_ln164_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="5" slack="0"/>
<pin id="288" dir="0" index="2" bw="5" slack="0"/>
<pin id="289" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln164/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="xor_ln164_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln164/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="icmp_ln168_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="0"/>
<pin id="301" dir="0" index="1" bw="5" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln168/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="and_ln164_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln164/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="add_ln166_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="5" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln166/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="empty_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="block_in_w_k_mid2_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="5" slack="0"/>
<pin id="326" dir="0" index="2" bw="5" slack="0"/>
<pin id="327" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="block_in_w_k_mid2/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="select_ln166_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="5" slack="0"/>
<pin id="334" dir="0" index="2" bw="5" slack="0"/>
<pin id="335" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln166/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="zext_ln166_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="5" slack="0"/>
<pin id="341" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln166/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="mul_ln166_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="5" slack="0"/>
<pin id="345" dir="0" index="1" bw="7" slack="0"/>
<pin id="346" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln166/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="0"/>
<pin id="351" dir="0" index="1" bw="11" slack="0"/>
<pin id="352" dir="0" index="2" bw="4" slack="0"/>
<pin id="353" dir="0" index="3" bw="5" slack="0"/>
<pin id="354" dir="1" index="4" bw="4" slack="8"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="grp_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="5" slack="0"/>
<pin id="361" dir="0" index="1" bw="3" slack="0"/>
<pin id="362" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln166/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln168_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="5" slack="0"/>
<pin id="367" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln168/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="mul_ln168_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="5" slack="0"/>
<pin id="371" dir="0" index="1" bw="7" slack="0"/>
<pin id="372" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln168/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_4_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="4" slack="0"/>
<pin id="377" dir="0" index="1" bw="11" slack="0"/>
<pin id="378" dir="0" index="2" bw="4" slack="0"/>
<pin id="379" dir="0" index="3" bw="5" slack="0"/>
<pin id="380" dir="1" index="4" bw="4" slack="8"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="grp_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="5" slack="0"/>
<pin id="387" dir="0" index="1" bw="3" slack="0"/>
<pin id="388" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln168/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="add_ln168_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="5" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln168/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="add_ln166_1_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="10" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln166_1/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="select_ln166_1_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="10" slack="0"/>
<pin id="406" dir="0" index="2" bw="10" slack="0"/>
<pin id="407" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln166_1/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="store_ln164_store_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="16" slack="0"/>
<pin id="413" dir="0" index="1" bw="16" slack="1"/>
<pin id="414" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln164/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="store_ln166_store_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="10" slack="0"/>
<pin id="418" dir="0" index="1" bw="10" slack="1"/>
<pin id="419" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln166/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="store_ln166_store_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="5" slack="0"/>
<pin id="423" dir="0" index="1" bw="5" slack="1"/>
<pin id="424" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln166/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="store_ln168_store_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="5" slack="0"/>
<pin id="428" dir="0" index="1" bw="5" slack="1"/>
<pin id="429" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln168/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="block_in_ch_k_load_load_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="7" slack="9"/>
<pin id="433" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="block_in_ch_k_load/10 "/>
</bind>
</comp>

<comp id="434" class="1004" name="add_ln164_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="7" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln164/10 "/>
</bind>
</comp>

<comp id="440" class="1004" name="select_ln164_1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="8"/>
<pin id="442" dir="0" index="1" bw="7" slack="0"/>
<pin id="443" dir="0" index="2" bw="7" slack="0"/>
<pin id="444" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln164_1/10 "/>
</bind>
</comp>

<comp id="447" class="1004" name="trunc_ln166_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="7" slack="0"/>
<pin id="449" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln166/10 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_s_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="9" slack="0"/>
<pin id="453" dir="0" index="1" bw="6" slack="0"/>
<pin id="454" dir="0" index="2" bw="1" slack="0"/>
<pin id="455" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/10 "/>
</bind>
</comp>

<comp id="459" class="1004" name="zext_ln170_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="4" slack="8"/>
<pin id="461" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln170/10 "/>
</bind>
</comp>

<comp id="462" class="1004" name="add_ln170_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="9" slack="0"/>
<pin id="464" dir="0" index="1" bw="4" slack="0"/>
<pin id="465" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln170/10 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_3_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="12" slack="0"/>
<pin id="470" dir="0" index="1" bw="9" slack="0"/>
<pin id="471" dir="0" index="2" bw="1" slack="0"/>
<pin id="472" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/10 "/>
</bind>
</comp>

<comp id="476" class="1004" name="trunc_ln166_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="2" slack="0"/>
<pin id="478" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln166_1/10 "/>
</bind>
</comp>

<comp id="480" class="1004" name="zext_ln170_1_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="4" slack="8"/>
<pin id="482" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln170_1/10 "/>
</bind>
</comp>

<comp id="483" class="1004" name="add_ln170_1_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="12" slack="0"/>
<pin id="485" dir="0" index="1" bw="4" slack="0"/>
<pin id="486" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln170_1/10 "/>
</bind>
</comp>

<comp id="489" class="1004" name="zext_ln170_2_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="12" slack="0"/>
<pin id="491" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln170_2/10 "/>
</bind>
</comp>

<comp id="502" class="1004" name="trunc_ln168_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="2" slack="0"/>
<pin id="504" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln168/10 "/>
</bind>
</comp>

<comp id="506" class="1004" name="store_ln164_store_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="7" slack="0"/>
<pin id="508" dir="0" index="1" bw="7" slack="9"/>
<pin id="509" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln164/10 "/>
</bind>
</comp>

<comp id="511" class="1005" name="block_in_w_k_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="5" slack="0"/>
<pin id="513" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="block_in_w_k "/>
</bind>
</comp>

<comp id="518" class="1005" name="block_in_h_k_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="5" slack="0"/>
<pin id="520" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="block_in_h_k "/>
</bind>
</comp>

<comp id="525" class="1005" name="indvar_flatten165_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="10" slack="0"/>
<pin id="527" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten165 "/>
</bind>
</comp>

<comp id="532" class="1005" name="block_in_ch_k_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="7" slack="0"/>
<pin id="534" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="block_in_ch_k "/>
</bind>
</comp>

<comp id="539" class="1005" name="indvar_flatten178_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="16" slack="0"/>
<pin id="541" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten178 "/>
</bind>
</comp>

<comp id="546" class="1005" name="icmp_ln164_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="7"/>
<pin id="548" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln164 "/>
</bind>
</comp>

<comp id="550" class="1005" name="icmp_ln166_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="8"/>
<pin id="552" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="icmp_ln166 "/>
</bind>
</comp>

<comp id="555" class="1005" name="block_in_w_k_mid2_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="5" slack="1"/>
<pin id="557" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="block_in_w_k_mid2 "/>
</bind>
</comp>

<comp id="560" class="1005" name="select_ln166_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="5" slack="1"/>
<pin id="562" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln166 "/>
</bind>
</comp>

<comp id="565" class="1005" name="tmp_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="4" slack="8"/>
<pin id="567" dir="1" index="1" bw="4" slack="8"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="570" class="1005" name="tmp_4_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="4" slack="8"/>
<pin id="572" dir="1" index="1" bw="4" slack="8"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="18" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="76" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="76" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="76" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="6" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="76" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="76" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="10" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="76" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="76" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="14" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="76" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="16" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="76" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="82" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="173"><net_src comp="132" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="179"><net_src comp="82" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="180"><net_src comp="125" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="186"><net_src comp="82" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="187"><net_src comp="139" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="193"><net_src comp="82" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="194"><net_src comp="111" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="200"><net_src comp="82" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="201"><net_src comp="104" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="207"><net_src comp="82" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="208"><net_src comp="118" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="214"><net_src comp="82" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="215"><net_src comp="153" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="221"><net_src comp="82" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="222"><net_src comp="146" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="228"><net_src comp="82" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="229"><net_src comp="160" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="234"><net_src comp="20" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="22" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="24" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="26" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="254"><net_src comp="26" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="265"><net_src comp="258" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="28" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="258" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="30" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="283"><net_src comp="255" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="32" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="290"><net_src comp="279" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="26" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="276" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="297"><net_src comp="279" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="34" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="273" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="36" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="299" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="293" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="285" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="38" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="305" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="279" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="328"><net_src comp="317" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="26" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="273" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="336"><net_src comp="305" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="311" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="285" pin="3"/><net_sink comp="331" pin=2"/></net>

<net id="342"><net_src comp="331" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="339" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="40" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="355"><net_src comp="42" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="343" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="357"><net_src comp="44" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="358"><net_src comp="46" pin="0"/><net_sink comp="349" pin=3"/></net>

<net id="363"><net_src comp="331" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="48" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="368"><net_src comp="323" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="365" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="40" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="381"><net_src comp="42" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="369" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="383"><net_src comp="44" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="384"><net_src comp="46" pin="0"/><net_sink comp="375" pin=3"/></net>

<net id="389"><net_src comp="323" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="48" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="323" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="38" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="255" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="50" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="408"><net_src comp="279" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="50" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="397" pin="2"/><net_sink comp="403" pin=2"/></net>

<net id="415"><net_src comp="267" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="403" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="425"><net_src comp="331" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="430"><net_src comp="391" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="438"><net_src comp="431" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="52" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="445"><net_src comp="434" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="446"><net_src comp="431" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="450"><net_src comp="440" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="456"><net_src comp="62" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="447" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="64" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="466"><net_src comp="451" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="459" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="473"><net_src comp="66" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="462" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="64" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="479"><net_src comp="359" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="487"><net_src comp="468" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="480" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="492"><net_src comp="483" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="494"><net_src comp="489" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="495"><net_src comp="489" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="496"><net_src comp="489" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="497"><net_src comp="489" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="498"><net_src comp="489" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="499"><net_src comp="489" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="500"><net_src comp="489" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="501"><net_src comp="489" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="505"><net_src comp="385" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="510"><net_src comp="440" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="514"><net_src comp="84" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="516"><net_src comp="511" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="517"><net_src comp="511" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="521"><net_src comp="88" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="523"><net_src comp="518" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="524"><net_src comp="518" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="528"><net_src comp="92" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="530"><net_src comp="525" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="531"><net_src comp="525" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="535"><net_src comp="96" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="537"><net_src comp="532" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="538"><net_src comp="532" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="542"><net_src comp="100" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="544"><net_src comp="539" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="545"><net_src comp="539" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="549"><net_src comp="261" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="553"><net_src comp="279" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="558"><net_src comp="323" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="563"><net_src comp="331" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="568"><net_src comp="349" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="573"><net_src comp="375" pin="4"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="480" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: localIn | {10 }
	Port: localIn_1 | {10 }
	Port: localIn_2 | {10 }
	Port: localIn_3 | {10 }
	Port: localIn_4 | {10 }
	Port: localIn_5 | {10 }
	Port: localIn_6 | {10 }
	Port: localIn_7 | {10 }
	Port: localIn_8 | {10 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln164 : 1
		store_ln0 : 1
		store_ln166 : 1
		store_ln168 : 1
	State 2
		icmp_ln164 : 1
		add_ln164_1 : 1
		br_ln164 : 2
		icmp_ln166 : 1
		select_ln164 : 2
		xor_ln164 : 2
		icmp_ln168 : 1
		and_ln164 : 2
		add_ln166 : 3
		empty : 2
		block_in_w_k_mid2 : 2
		select_ln166 : 2
		zext_ln166 : 3
		mul_ln166 : 4
		tmp : 5
		urem_ln166 : 3
		zext_ln168 : 3
		mul_ln168 : 4
		tmp_4 : 5
		urem_ln168 : 3
		add_ln168 : 3
		add_ln166_1 : 1
		select_ln166_1 : 2
		store_ln164 : 2
		store_ln166 : 3
		store_ln166 : 3
		store_ln168 : 4
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		add_ln164 : 1
		select_ln164_1 : 2
		trunc_ln166 : 3
		tmp_s : 4
		add_ln170 : 5
		tmp_3 : 6
		trunc_ln166_1 : 1
		add_ln170_1 : 7
		zext_ln170_2 : 8
		localIn_addr : 9
		localIn_1_addr : 9
		localIn_2_addr : 9
		localIn_3_addr : 9
		localIn_4_addr : 9
		localIn_5_addr : 9
		localIn_6_addr : 9
		localIn_7_addr : 9
		localIn_8_addr : 9
		trunc_ln168 : 1
		switch_ln170 : 2
		switch_ln170 : 2
		store_ln170 : 10
		store_ln170 : 10
		store_ln170 : 10
		switch_ln170 : 2
		store_ln170 : 10
		store_ln170 : 10
		store_ln170 : 10
		switch_ln170 : 2
		store_ln170 : 10
		store_ln170 : 10
		store_ln170 : 10
		store_ln164 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   urem   |        grp_fu_359        |    0    |    98   |    49   |
|          |        grp_fu_385        |    0    |    98   |    49   |
|----------|--------------------------|---------|---------|---------|
|          |    add_ln164_1_fu_267    |    0    |    0    |    23   |
|          |     add_ln166_fu_311     |    0    |    0    |    12   |
|          |     add_ln168_fu_391     |    0    |    0    |    12   |
|    add   |    add_ln166_1_fu_397    |    0    |    0    |    17   |
|          |     add_ln164_fu_434     |    0    |    0    |    14   |
|          |     add_ln170_fu_462     |    0    |    0    |    16   |
|          |    add_ln170_1_fu_483    |    0    |    0    |    19   |
|----------|--------------------------|---------|---------|---------|
|    mul   |     mul_ln166_fu_343     |    0    |    0    |    30   |
|          |     mul_ln168_fu_369     |    0    |    0    |    30   |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln164_fu_261    |    0    |    0    |    23   |
|   icmp   |     icmp_ln166_fu_279    |    0    |    0    |    17   |
|          |     icmp_ln168_fu_299    |    0    |    0    |    12   |
|----------|--------------------------|---------|---------|---------|
|          |    select_ln164_fu_285   |    0    |    0    |    5    |
|          | block_in_w_k_mid2_fu_323 |    0    |    0    |    5    |
|  select  |    select_ln166_fu_331   |    0    |    0    |    5    |
|          |   select_ln166_1_fu_403  |    0    |    0    |    10   |
|          |   select_ln164_1_fu_440  |    0    |    0    |    7    |
|----------|--------------------------|---------|---------|---------|
|    xor   |     xor_ln164_fu_293     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|    and   |     and_ln164_fu_305     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|    or    |       empty_fu_317       |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |     zext_ln166_fu_339    |    0    |    0    |    0    |
|          |     zext_ln168_fu_365    |    0    |    0    |    0    |
|   zext   |     zext_ln170_fu_459    |    0    |    0    |    0    |
|          |    zext_ln170_1_fu_480   |    0    |    0    |    0    |
|          |    zext_ln170_2_fu_489   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|partselect|        tmp_fu_349        |    0    |    0    |    0    |
|          |       tmp_4_fu_375       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    trunc_ln166_fu_447    |    0    |    0    |    0    |
|   trunc  |   trunc_ln166_1_fu_476   |    0    |    0    |    0    |
|          |    trunc_ln168_fu_502    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|bitconcatenate|       tmp_s_fu_451       |    0    |    0    |    0    |
|          |       tmp_3_fu_468       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    0    |   196   |   361   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  block_in_ch_k_reg_532  |    7   |
|   block_in_h_k_reg_518  |    5   |
|block_in_w_k_mid2_reg_555|    5   |
|   block_in_w_k_reg_511  |    5   |
|    icmp_ln164_reg_546   |    1   |
|    icmp_ln166_reg_550   |    1   |
|indvar_flatten165_reg_525|   10   |
|indvar_flatten178_reg_539|   16   |
|   select_ln166_reg_560  |    5   |
|      tmp_4_reg_570      |    4   |
|       tmp_reg_565       |    4   |
+-------------------------+--------+
|          Total          |   63   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------|------|------|------|--------||---------||---------||---------|
| grp_fu_359 |  p0  |   2  |   5  |   10   ||    0    ||    9    |
| grp_fu_385 |  p0  |   2  |   5  |   10   ||    0    ||    9    |
|------------|------|------|------|--------||---------||---------||---------|
|    Total   |      |      |      |   20   ||  0.854  ||    0    ||    18   |
|------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   196  |   361  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    0   |   18   |
|  Register |    -   |    -   |   63   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    0   |   259  |   379  |
+-----------+--------+--------+--------+--------+
