Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib simprims_ver -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/blhilbor/Desktop/Lab 3/lab3_Hilborn_Kopp_postlabwork/lab3_Hilborn_Kopp/tb_vga_module_isim_translate.exe -prj C:/Users/blhilbor/Desktop/Lab 3/lab3_Hilborn_Kopp_postlabwork/lab3_Hilborn_Kopp/tb_vga_module_translate.prj work.tb_vga_module work.glbl 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/blhilbor/Desktop/Lab 3/lab3_Hilborn_Kopp_postlabwork/lab3_Hilborn_Kopp/netgen/translate/vga_module_translate.v" into library work
Parsing VHDL file "C:/Users/blhilbor/Desktop/Lab 3/lab3_Hilborn_Kopp_postlabwork/lab3_Hilborn_Kopp/tb_vga_module.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling module glbl
Compiling module X_ZERO
Compiling module X_ONE
Compiling module sffsrce
Compiling module X_SFF
Compiling module X_SFF(INIT=1'b1)
Compiling module x_lut2_mux4
Compiling module X_LUT2(INIT=4'b1000)
Compiling module mux
Compiling module X_MUX2
Compiling module X_LUT4(INIT=16'b01)
Compiling module x_lut3_mux4
Compiling module X_LUT3(INIT=8'b01)
Compiling module X_XOR2
Compiling module X_BUF
Compiling module X_INV
Compiling module X_OPAD
Compiling module X_IPAD
Compiling module X_CKBUF
Compiling module X_OBUF
Compiling module vga_module
Compiling package standard
Compiling package std_logic_1164
Compiling package vl_types
Compiling architecture behavior of entity tb_vga_module
Time Resolution for simulation is 1ps.
Compiled 4 VHDL Units
Compiled 88 Verilog Units
Built simulation executable C:/Users/blhilbor/Desktop/Lab 3/lab3_Hilborn_Kopp_postlabwork/lab3_Hilborn_Kopp/tb_vga_module_isim_translate.exe
Fuse Memory Usage: 34852 KB
Fuse CPU Usage: 639 ms
