{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 12 14:43:01 2014 " "Info: Processing started: Wed Nov 12 14:43:01 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Adder -c Adder --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Adder -c Adder --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "in1\[2\] sum\[4\] 12.128 ns Longest " "Info: Longest tpd from source pin \"in1\[2\]\" to destination pin \"sum\[4\]\" is 12.128 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns in1\[2\] 1 PIN PIN_D8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_D8; Fanout = 2; PIN Node = 'in1\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { in1[2] } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Student/Desktop/Adder For Advanced Simulation/Adder.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.510 ns) + CELL(0.495 ns) 7.848 ns Add0~5 2 COMB LCCOMB_X1_Y7_N26 2 " "Info: 2: + IC(6.510 ns) + CELL(0.495 ns) = 7.848 ns; Loc. = LCCOMB_X1_Y7_N26; Fanout = 2; COMB Node = 'Add0~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.005 ns" { in1[2] Add0~5 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Student/Desktop/Adder For Advanced Simulation/Adder.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.928 ns Add0~7 3 COMB LCCOMB_X1_Y7_N28 1 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 7.928 ns; Loc. = LCCOMB_X1_Y7_N28; Fanout = 1; COMB Node = 'Add0~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~5 Add0~7 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Student/Desktop/Adder For Advanced Simulation/Adder.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 8.386 ns Add0~8 4 COMB LCCOMB_X1_Y7_N30 1 " "Info: 4: + IC(0.000 ns) + CELL(0.458 ns) = 8.386 ns; Loc. = LCCOMB_X1_Y7_N30; Fanout = 1; COMB Node = 'Add0~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add0~7 Add0~8 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Student/Desktop/Adder For Advanced Simulation/Adder.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(2.840 ns) 12.128 ns sum\[4\] 5 PIN PIN_W3 0 " "Info: 5: + IC(0.902 ns) + CELL(2.840 ns) = 12.128 ns; Loc. = PIN_W3; Fanout = 0; PIN Node = 'sum\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.742 ns" { Add0~8 sum[4] } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Student/Desktop/Adder For Advanced Simulation/Adder.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.716 ns ( 38.89 % ) " "Info: Total cell delay = 4.716 ns ( 38.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.412 ns ( 61.11 % ) " "Info: Total interconnect delay = 7.412 ns ( 61.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.128 ns" { in1[2] Add0~5 Add0~7 Add0~8 sum[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.128 ns" { in1[2] {} in1[2]~combout {} Add0~5 {} Add0~7 {} Add0~8 {} sum[4] {} } { 0.000ns 0.000ns 6.510ns 0.000ns 0.000ns 0.902ns } { 0.000ns 0.843ns 0.495ns 0.080ns 0.458ns 2.840ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "156 " "Info: Peak virtual memory: 156 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 12 14:43:01 2014 " "Info: Processing ended: Wed Nov 12 14:43:01 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
