// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "mem_hw.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const int mem_hw::C_S_AXI_DATA_WIDTH = "100000";
const int mem_hw::C_S_AXI_WSTRB_WIDTH = "100";
const int mem_hw::C_S_AXI_ADDR_WIDTH = "100000";
const sc_logic mem_hw::ap_const_logic_1 = sc_dt::Log_1;
const sc_lv<32> mem_hw::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<4> mem_hw::ap_const_lv4_0 = "0000";
const sc_lv<1> mem_hw::ap_const_lv1_0 = "0";
const sc_logic mem_hw::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<2> mem_hw::ap_const_lv2_0 = "00";
const sc_lv<2> mem_hw::ap_const_lv2_1 = "1";
const bool mem_hw::ap_const_boolean_1 = true;

mem_hw::mem_hw(sc_module_name name) : sc_module(name), mVcdFile(0) {
    mem_hw_CONTROL_BUS_s_axi_U = new mem_hw_CONTROL_BUS_s_axi<C_S_AXI_CONTROL_BUS_ADDR_WIDTH,C_S_AXI_CONTROL_BUS_DATA_WIDTH>("mem_hw_CONTROL_BUS_s_axi_U");
    mem_hw_CONTROL_BUS_s_axi_U->AWVALID(s_axi_CONTROL_BUS_AWVALID);
    mem_hw_CONTROL_BUS_s_axi_U->AWREADY(s_axi_CONTROL_BUS_AWREADY);
    mem_hw_CONTROL_BUS_s_axi_U->AWADDR(s_axi_CONTROL_BUS_AWADDR);
    mem_hw_CONTROL_BUS_s_axi_U->WVALID(s_axi_CONTROL_BUS_WVALID);
    mem_hw_CONTROL_BUS_s_axi_U->WREADY(s_axi_CONTROL_BUS_WREADY);
    mem_hw_CONTROL_BUS_s_axi_U->WDATA(s_axi_CONTROL_BUS_WDATA);
    mem_hw_CONTROL_BUS_s_axi_U->WSTRB(s_axi_CONTROL_BUS_WSTRB);
    mem_hw_CONTROL_BUS_s_axi_U->ARVALID(s_axi_CONTROL_BUS_ARVALID);
    mem_hw_CONTROL_BUS_s_axi_U->ARREADY(s_axi_CONTROL_BUS_ARREADY);
    mem_hw_CONTROL_BUS_s_axi_U->ARADDR(s_axi_CONTROL_BUS_ARADDR);
    mem_hw_CONTROL_BUS_s_axi_U->RVALID(s_axi_CONTROL_BUS_RVALID);
    mem_hw_CONTROL_BUS_s_axi_U->RREADY(s_axi_CONTROL_BUS_RREADY);
    mem_hw_CONTROL_BUS_s_axi_U->RDATA(s_axi_CONTROL_BUS_RDATA);
    mem_hw_CONTROL_BUS_s_axi_U->RRESP(s_axi_CONTROL_BUS_RRESP);
    mem_hw_CONTROL_BUS_s_axi_U->BVALID(s_axi_CONTROL_BUS_BVALID);
    mem_hw_CONTROL_BUS_s_axi_U->BREADY(s_axi_CONTROL_BUS_BREADY);
    mem_hw_CONTROL_BUS_s_axi_U->BRESP(s_axi_CONTROL_BUS_BRESP);
    mem_hw_CONTROL_BUS_s_axi_U->ACLK(ap_clk);
    mem_hw_CONTROL_BUS_s_axi_U->ARESET(ap_rst_n_inv);
    mem_hw_CONTROL_BUS_s_axi_U->ACLK_EN(ap_var_for_const0);
    mem_hw_CONTROL_BUS_s_axi_U->ap_start(ap_start);
    mem_hw_CONTROL_BUS_s_axi_U->interrupt(interrupt);
    mem_hw_CONTROL_BUS_s_axi_U->ap_ready(ap_ready);
    mem_hw_CONTROL_BUS_s_axi_U->ap_done(ap_done);
    mem_hw_CONTROL_BUS_s_axi_U->ap_idle(ap_idle);
    mem_hw_CONTROL_BUS_s_axi_U->rw(rw);
    mem_hw_CONTROL_BUS_s_axi_U->mask(mask);
    mem_hw_CONTROL_BUS_s_axi_U->test_init_arr_V_address0(mem_write_U0_test_init_arr_V_address0);
    mem_hw_CONTROL_BUS_s_axi_U->test_init_arr_V_ce0(mem_write_U0_test_init_arr_V_ce0);
    mem_hw_CONTROL_BUS_s_axi_U->test_init_arr_V_q0(test_init_arr_V_q0);
    mem_hw_entry3_U0 = new mem_hw_entry3("mem_hw_entry3_U0");
    mem_hw_entry3_U0->ap_clk(ap_clk);
    mem_hw_entry3_U0->ap_rst(ap_rst_n_inv);
    mem_hw_entry3_U0->ap_start(mem_hw_entry3_U0_ap_start);
    mem_hw_entry3_U0->start_full_n(mem_hw_entry3_U0_start_full_n);
    mem_hw_entry3_U0->ap_done(mem_hw_entry3_U0_ap_done);
    mem_hw_entry3_U0->ap_continue(mem_hw_entry3_U0_ap_continue);
    mem_hw_entry3_U0->ap_idle(mem_hw_entry3_U0_ap_idle);
    mem_hw_entry3_U0->ap_ready(mem_hw_entry3_U0_ap_ready);
    mem_hw_entry3_U0->start_out(mem_hw_entry3_U0_start_out);
    mem_hw_entry3_U0->start_write(mem_hw_entry3_U0_start_write);
    mem_hw_entry3_U0->mask(mask);
    mem_hw_entry3_U0->mask_out_din(mem_hw_entry3_U0_mask_out_din);
    mem_hw_entry3_U0->mask_out_full_n(mask_channel1_full_n);
    mem_hw_entry3_U0->mask_out_write(mem_hw_entry3_U0_mask_out_write);
    mem_hw_entry28_U0 = new mem_hw_entry28("mem_hw_entry28_U0");
    mem_hw_entry28_U0->ap_clk(ap_clk);
    mem_hw_entry28_U0->ap_rst(ap_rst_n_inv);
    mem_hw_entry28_U0->ap_start(mem_hw_entry28_U0_ap_start);
    mem_hw_entry28_U0->ap_done(mem_hw_entry28_U0_ap_done);
    mem_hw_entry28_U0->ap_continue(mem_hw_entry28_U0_ap_continue);
    mem_hw_entry28_U0->ap_idle(mem_hw_entry28_U0_ap_idle);
    mem_hw_entry28_U0->ap_ready(mem_hw_entry28_U0_ap_ready);
    mem_hw_entry28_U0->mask_dout(mask_channel1_dout);
    mem_hw_entry28_U0->mask_empty_n(mask_channel1_empty_n);
    mem_hw_entry28_U0->mask_read(mem_hw_entry28_U0_mask_read);
    mem_hw_entry28_U0->mask_out_din(mem_hw_entry28_U0_mask_out_din);
    mem_hw_entry28_U0->mask_out_full_n(mask_channel_full_n);
    mem_hw_entry28_U0->mask_out_write(mem_hw_entry28_U0_mask_out_write);
    mem_read_U0 = new mem_read("mem_read_U0");
    mem_read_U0->ap_clk(ap_clk);
    mem_read_U0->ap_rst(ap_rst_n_inv);
    mem_read_U0->ap_start(mem_read_U0_ap_start);
    mem_read_U0->ap_done(mem_read_U0_ap_done);
    mem_read_U0->ap_continue(mem_read_U0_ap_continue);
    mem_read_U0->ap_idle(mem_read_U0_ap_idle);
    mem_read_U0->ap_ready(mem_read_U0_ap_ready);
    mem_read_U0->in_r_TDATA(in_r_TDATA);
    mem_read_U0->in_r_TVALID(in_r_TVALID);
    mem_read_U0->in_r_TREADY(mem_read_U0_in_r_TREADY);
    mem_read_U0->in_r_TKEEP(in_r_TKEEP);
    mem_read_U0->in_r_TSTRB(in_r_TSTRB);
    mem_read_U0->in_r_TUSER(in_r_TUSER);
    mem_read_U0->in_r_TLAST(in_r_TLAST);
    mem_read_U0->in_r_TID(in_r_TID);
    mem_read_U0->in_r_TDEST(in_r_TDEST);
    mem_write_U0 = new mem_write("mem_write_U0");
    mem_write_U0->ap_clk(ap_clk);
    mem_write_U0->ap_rst(ap_rst_n_inv);
    mem_write_U0->ap_start(mem_write_U0_ap_start);
    mem_write_U0->ap_done(mem_write_U0_ap_done);
    mem_write_U0->ap_continue(mem_write_U0_ap_continue);
    mem_write_U0->ap_idle(mem_write_U0_ap_idle);
    mem_write_U0->ap_ready(mem_write_U0_ap_ready);
    mem_write_U0->out_r_TDATA(mem_write_U0_out_r_TDATA);
    mem_write_U0->out_r_TVALID(mem_write_U0_out_r_TVALID);
    mem_write_U0->out_r_TREADY(out_r_TREADY);
    mem_write_U0->out_r_TKEEP(mem_write_U0_out_r_TKEEP);
    mem_write_U0->out_r_TSTRB(mem_write_U0_out_r_TSTRB);
    mem_write_U0->out_r_TUSER(mem_write_U0_out_r_TUSER);
    mem_write_U0->out_r_TLAST(mem_write_U0_out_r_TLAST);
    mem_write_U0->out_r_TID(mem_write_U0_out_r_TID);
    mem_write_U0->out_r_TDEST(mem_write_U0_out_r_TDEST);
    mem_write_U0->mask_dout(mask_channel_dout);
    mem_write_U0->mask_empty_n(mask_channel_empty_n);
    mem_write_U0->mask_read(mem_write_U0_mask_read);
    mem_write_U0->test_init_arr_V_address0(mem_write_U0_test_init_arr_V_address0);
    mem_write_U0->test_init_arr_V_ce0(mem_write_U0_test_init_arr_V_ce0);
    mem_write_U0->test_init_arr_V_q0(test_init_arr_V_q0);
    mask_channel1_U = new fifo_w32_d1_A("mask_channel1_U");
    mask_channel1_U->clk(ap_clk);
    mask_channel1_U->reset(ap_rst_n_inv);
    mask_channel1_U->if_read_ce(ap_var_for_const0);
    mask_channel1_U->if_write_ce(ap_var_for_const0);
    mask_channel1_U->if_din(mem_hw_entry3_U0_mask_out_din);
    mask_channel1_U->if_full_n(mask_channel1_full_n);
    mask_channel1_U->if_write(mem_hw_entry3_U0_mask_out_write);
    mask_channel1_U->if_dout(mask_channel1_dout);
    mask_channel1_U->if_empty_n(mask_channel1_empty_n);
    mask_channel1_U->if_read(mem_hw_entry28_U0_mask_read);
    mask_channel_U = new fifo_w32_d1_A("mask_channel_U");
    mask_channel_U->clk(ap_clk);
    mask_channel_U->reset(ap_rst_n_inv);
    mask_channel_U->if_read_ce(ap_var_for_const0);
    mask_channel_U->if_write_ce(ap_var_for_const0);
    mask_channel_U->if_din(mem_hw_entry28_U0_mask_out_din);
    mask_channel_U->if_full_n(mask_channel_full_n);
    mask_channel_U->if_write(mem_hw_entry28_U0_mask_out_write);
    mask_channel_U->if_dout(mask_channel_dout);
    mask_channel_U->if_empty_n(mask_channel_empty_n);
    mask_channel_U->if_read(mem_write_U0_mask_read);
    start_for_mem_hw_bkb_U = new start_for_mem_hw_bkb("start_for_mem_hw_bkb_U");
    start_for_mem_hw_bkb_U->clk(ap_clk);
    start_for_mem_hw_bkb_U->reset(ap_rst_n_inv);
    start_for_mem_hw_bkb_U->if_read_ce(ap_var_for_const0);
    start_for_mem_hw_bkb_U->if_write_ce(ap_var_for_const0);
    start_for_mem_hw_bkb_U->if_din(start_for_mem_hw_entry28_U0_din);
    start_for_mem_hw_bkb_U->if_full_n(start_for_mem_hw_entry28_U0_full_n);
    start_for_mem_hw_bkb_U->if_write(mem_hw_entry3_U0_start_write);
    start_for_mem_hw_bkb_U->if_dout(start_for_mem_hw_entry28_U0_dout);
    start_for_mem_hw_bkb_U->if_empty_n(start_for_mem_hw_entry28_U0_empty_n);
    start_for_mem_hw_bkb_U->if_read(mem_hw_entry28_U0_ap_ready);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_done);
    sensitive << ( mem_write_U0_ap_done );

    SC_METHOD(thread_ap_idle);
    sensitive << ( mem_hw_entry3_U0_ap_idle );
    sensitive << ( mem_hw_entry28_U0_ap_idle );
    sensitive << ( mem_read_U0_ap_idle );
    sensitive << ( mem_write_U0_ap_idle );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_sync_ready );

    SC_METHOD(thread_ap_rst_n_inv);
    sensitive << ( ap_rst_n );

    SC_METHOD(thread_ap_sync_continue);

    SC_METHOD(thread_ap_sync_done);
    sensitive << ( mem_write_U0_ap_done );

    SC_METHOD(thread_ap_sync_mem_hw_entry3_U0_ap_ready);
    sensitive << ( mem_hw_entry3_U0_ap_ready );
    sensitive << ( ap_sync_reg_mem_hw_entry3_U0_ap_ready );

    SC_METHOD(thread_ap_sync_mem_read_U0_ap_ready);
    sensitive << ( mem_read_U0_ap_ready );
    sensitive << ( ap_sync_reg_mem_read_U0_ap_ready );

    SC_METHOD(thread_ap_sync_mem_write_U0_ap_ready);
    sensitive << ( mem_write_U0_ap_ready );
    sensitive << ( ap_sync_reg_mem_write_U0_ap_ready );

    SC_METHOD(thread_ap_sync_ready);
    sensitive << ( ap_sync_mem_read_U0_ap_ready );
    sensitive << ( ap_sync_mem_hw_entry3_U0_ap_ready );
    sensitive << ( ap_sync_mem_write_U0_ap_ready );

    SC_METHOD(thread_in_r_TREADY);
    sensitive << ( mem_read_U0_in_r_TREADY );

    SC_METHOD(thread_mem_hw_entry28_U0_ap_continue);

    SC_METHOD(thread_mem_hw_entry28_U0_ap_start);
    sensitive << ( start_for_mem_hw_entry28_U0_empty_n );

    SC_METHOD(thread_mem_hw_entry28_U0_start_full_n);

    SC_METHOD(thread_mem_hw_entry28_U0_start_write);

    SC_METHOD(thread_mem_hw_entry3_U0_ap_continue);

    SC_METHOD(thread_mem_hw_entry3_U0_ap_start);
    sensitive << ( ap_start );
    sensitive << ( ap_sync_reg_mem_hw_entry3_U0_ap_ready );

    SC_METHOD(thread_mem_hw_entry3_U0_start_full_n);
    sensitive << ( start_for_mem_hw_entry28_U0_full_n );

    SC_METHOD(thread_mem_read_U0_ap_continue);

    SC_METHOD(thread_mem_read_U0_ap_start);
    sensitive << ( ap_start );
    sensitive << ( ap_sync_reg_mem_read_U0_ap_ready );

    SC_METHOD(thread_mem_read_U0_start_full_n);

    SC_METHOD(thread_mem_read_U0_start_write);

    SC_METHOD(thread_mem_write_U0_ap_continue);

    SC_METHOD(thread_mem_write_U0_ap_start);
    sensitive << ( ap_start );
    sensitive << ( ap_sync_reg_mem_write_U0_ap_ready );

    SC_METHOD(thread_mem_write_U0_start_full_n);

    SC_METHOD(thread_mem_write_U0_start_write);

    SC_METHOD(thread_out_r_TDATA);
    sensitive << ( mem_write_U0_out_r_TDATA );

    SC_METHOD(thread_out_r_TDEST);
    sensitive << ( mem_write_U0_out_r_TDEST );

    SC_METHOD(thread_out_r_TID);
    sensitive << ( mem_write_U0_out_r_TID );

    SC_METHOD(thread_out_r_TKEEP);
    sensitive << ( mem_write_U0_out_r_TKEEP );

    SC_METHOD(thread_out_r_TLAST);
    sensitive << ( mem_write_U0_out_r_TLAST );

    SC_METHOD(thread_out_r_TSTRB);
    sensitive << ( mem_write_U0_out_r_TSTRB );

    SC_METHOD(thread_out_r_TUSER);
    sensitive << ( mem_write_U0_out_r_TUSER );

    SC_METHOD(thread_out_r_TVALID);
    sensitive << ( mem_write_U0_out_r_TVALID );

    SC_METHOD(thread_start_for_mem_hw_entry28_U0_din);

    SC_THREAD(thread_hdltv_gen);
    sensitive << ( ap_clk.pos() );

    SC_THREAD(thread_ap_var_for_const0);

    ap_sync_reg_mem_read_U0_ap_ready = SC_LOGIC_0;
    mem_read_U0_ap_ready_count = "00";
    ap_sync_reg_mem_hw_entry3_U0_ap_ready = SC_LOGIC_0;
    mem_hw_entry3_U0_ap_ready_count = "00";
    ap_sync_reg_mem_write_U0_ap_ready = SC_LOGIC_0;
    mem_write_U0_ap_ready_count = "00";
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "mem_hw_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT__
    sc_trace(mVcdFile, s_axi_CONTROL_BUS_AWVALID, "(port)s_axi_CONTROL_BUS_AWVALID");
    sc_trace(mVcdFile, s_axi_CONTROL_BUS_AWREADY, "(port)s_axi_CONTROL_BUS_AWREADY");
    sc_trace(mVcdFile, s_axi_CONTROL_BUS_AWADDR, "(port)s_axi_CONTROL_BUS_AWADDR");
    sc_trace(mVcdFile, s_axi_CONTROL_BUS_WVALID, "(port)s_axi_CONTROL_BUS_WVALID");
    sc_trace(mVcdFile, s_axi_CONTROL_BUS_WREADY, "(port)s_axi_CONTROL_BUS_WREADY");
    sc_trace(mVcdFile, s_axi_CONTROL_BUS_WDATA, "(port)s_axi_CONTROL_BUS_WDATA");
    sc_trace(mVcdFile, s_axi_CONTROL_BUS_WSTRB, "(port)s_axi_CONTROL_BUS_WSTRB");
    sc_trace(mVcdFile, s_axi_CONTROL_BUS_ARVALID, "(port)s_axi_CONTROL_BUS_ARVALID");
    sc_trace(mVcdFile, s_axi_CONTROL_BUS_ARREADY, "(port)s_axi_CONTROL_BUS_ARREADY");
    sc_trace(mVcdFile, s_axi_CONTROL_BUS_ARADDR, "(port)s_axi_CONTROL_BUS_ARADDR");
    sc_trace(mVcdFile, s_axi_CONTROL_BUS_RVALID, "(port)s_axi_CONTROL_BUS_RVALID");
    sc_trace(mVcdFile, s_axi_CONTROL_BUS_RREADY, "(port)s_axi_CONTROL_BUS_RREADY");
    sc_trace(mVcdFile, s_axi_CONTROL_BUS_RDATA, "(port)s_axi_CONTROL_BUS_RDATA");
    sc_trace(mVcdFile, s_axi_CONTROL_BUS_RRESP, "(port)s_axi_CONTROL_BUS_RRESP");
    sc_trace(mVcdFile, s_axi_CONTROL_BUS_BVALID, "(port)s_axi_CONTROL_BUS_BVALID");
    sc_trace(mVcdFile, s_axi_CONTROL_BUS_BREADY, "(port)s_axi_CONTROL_BUS_BREADY");
    sc_trace(mVcdFile, s_axi_CONTROL_BUS_BRESP, "(port)s_axi_CONTROL_BUS_BRESP");
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst_n, "(port)ap_rst_n");
    sc_trace(mVcdFile, interrupt, "(port)interrupt");
    sc_trace(mVcdFile, out_r_TDATA, "(port)out_r_TDATA");
    sc_trace(mVcdFile, out_r_TKEEP, "(port)out_r_TKEEP");
    sc_trace(mVcdFile, out_r_TSTRB, "(port)out_r_TSTRB");
    sc_trace(mVcdFile, out_r_TUSER, "(port)out_r_TUSER");
    sc_trace(mVcdFile, out_r_TLAST, "(port)out_r_TLAST");
    sc_trace(mVcdFile, out_r_TID, "(port)out_r_TID");
    sc_trace(mVcdFile, out_r_TDEST, "(port)out_r_TDEST");
    sc_trace(mVcdFile, in_r_TDATA, "(port)in_r_TDATA");
    sc_trace(mVcdFile, in_r_TKEEP, "(port)in_r_TKEEP");
    sc_trace(mVcdFile, in_r_TSTRB, "(port)in_r_TSTRB");
    sc_trace(mVcdFile, in_r_TUSER, "(port)in_r_TUSER");
    sc_trace(mVcdFile, in_r_TLAST, "(port)in_r_TLAST");
    sc_trace(mVcdFile, in_r_TID, "(port)in_r_TID");
    sc_trace(mVcdFile, in_r_TDEST, "(port)in_r_TDEST");
    sc_trace(mVcdFile, in_r_TVALID, "(port)in_r_TVALID");
    sc_trace(mVcdFile, in_r_TREADY, "(port)in_r_TREADY");
    sc_trace(mVcdFile, out_r_TVALID, "(port)out_r_TVALID");
    sc_trace(mVcdFile, out_r_TREADY, "(port)out_r_TREADY");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_rst_n_inv, "ap_rst_n_inv");
    sc_trace(mVcdFile, ap_start, "ap_start");
    sc_trace(mVcdFile, ap_ready, "ap_ready");
    sc_trace(mVcdFile, ap_done, "ap_done");
    sc_trace(mVcdFile, ap_idle, "ap_idle");
    sc_trace(mVcdFile, rw, "rw");
    sc_trace(mVcdFile, mask, "mask");
    sc_trace(mVcdFile, test_init_arr_V_q0, "test_init_arr_V_q0");
    sc_trace(mVcdFile, mem_hw_entry3_U0_ap_start, "mem_hw_entry3_U0_ap_start");
    sc_trace(mVcdFile, mem_hw_entry3_U0_start_full_n, "mem_hw_entry3_U0_start_full_n");
    sc_trace(mVcdFile, mem_hw_entry3_U0_ap_done, "mem_hw_entry3_U0_ap_done");
    sc_trace(mVcdFile, mem_hw_entry3_U0_ap_continue, "mem_hw_entry3_U0_ap_continue");
    sc_trace(mVcdFile, mem_hw_entry3_U0_ap_idle, "mem_hw_entry3_U0_ap_idle");
    sc_trace(mVcdFile, mem_hw_entry3_U0_ap_ready, "mem_hw_entry3_U0_ap_ready");
    sc_trace(mVcdFile, mem_hw_entry3_U0_start_out, "mem_hw_entry3_U0_start_out");
    sc_trace(mVcdFile, mem_hw_entry3_U0_start_write, "mem_hw_entry3_U0_start_write");
    sc_trace(mVcdFile, mem_hw_entry3_U0_mask_out_din, "mem_hw_entry3_U0_mask_out_din");
    sc_trace(mVcdFile, mem_hw_entry3_U0_mask_out_write, "mem_hw_entry3_U0_mask_out_write");
    sc_trace(mVcdFile, mem_hw_entry28_U0_ap_start, "mem_hw_entry28_U0_ap_start");
    sc_trace(mVcdFile, mem_hw_entry28_U0_ap_done, "mem_hw_entry28_U0_ap_done");
    sc_trace(mVcdFile, mem_hw_entry28_U0_ap_continue, "mem_hw_entry28_U0_ap_continue");
    sc_trace(mVcdFile, mem_hw_entry28_U0_ap_idle, "mem_hw_entry28_U0_ap_idle");
    sc_trace(mVcdFile, mem_hw_entry28_U0_ap_ready, "mem_hw_entry28_U0_ap_ready");
    sc_trace(mVcdFile, mem_hw_entry28_U0_mask_read, "mem_hw_entry28_U0_mask_read");
    sc_trace(mVcdFile, mem_hw_entry28_U0_mask_out_din, "mem_hw_entry28_U0_mask_out_din");
    sc_trace(mVcdFile, mem_hw_entry28_U0_mask_out_write, "mem_hw_entry28_U0_mask_out_write");
    sc_trace(mVcdFile, mem_read_U0_ap_start, "mem_read_U0_ap_start");
    sc_trace(mVcdFile, mem_read_U0_ap_done, "mem_read_U0_ap_done");
    sc_trace(mVcdFile, mem_read_U0_ap_continue, "mem_read_U0_ap_continue");
    sc_trace(mVcdFile, mem_read_U0_ap_idle, "mem_read_U0_ap_idle");
    sc_trace(mVcdFile, mem_read_U0_ap_ready, "mem_read_U0_ap_ready");
    sc_trace(mVcdFile, mem_read_U0_in_r_TREADY, "mem_read_U0_in_r_TREADY");
    sc_trace(mVcdFile, mem_write_U0_ap_start, "mem_write_U0_ap_start");
    sc_trace(mVcdFile, mem_write_U0_ap_done, "mem_write_U0_ap_done");
    sc_trace(mVcdFile, mem_write_U0_ap_continue, "mem_write_U0_ap_continue");
    sc_trace(mVcdFile, mem_write_U0_ap_idle, "mem_write_U0_ap_idle");
    sc_trace(mVcdFile, mem_write_U0_ap_ready, "mem_write_U0_ap_ready");
    sc_trace(mVcdFile, mem_write_U0_out_r_TDATA, "mem_write_U0_out_r_TDATA");
    sc_trace(mVcdFile, mem_write_U0_out_r_TVALID, "mem_write_U0_out_r_TVALID");
    sc_trace(mVcdFile, mem_write_U0_out_r_TKEEP, "mem_write_U0_out_r_TKEEP");
    sc_trace(mVcdFile, mem_write_U0_out_r_TSTRB, "mem_write_U0_out_r_TSTRB");
    sc_trace(mVcdFile, mem_write_U0_out_r_TUSER, "mem_write_U0_out_r_TUSER");
    sc_trace(mVcdFile, mem_write_U0_out_r_TLAST, "mem_write_U0_out_r_TLAST");
    sc_trace(mVcdFile, mem_write_U0_out_r_TID, "mem_write_U0_out_r_TID");
    sc_trace(mVcdFile, mem_write_U0_out_r_TDEST, "mem_write_U0_out_r_TDEST");
    sc_trace(mVcdFile, mem_write_U0_mask_read, "mem_write_U0_mask_read");
    sc_trace(mVcdFile, mem_write_U0_test_init_arr_V_address0, "mem_write_U0_test_init_arr_V_address0");
    sc_trace(mVcdFile, mem_write_U0_test_init_arr_V_ce0, "mem_write_U0_test_init_arr_V_ce0");
    sc_trace(mVcdFile, ap_sync_continue, "ap_sync_continue");
    sc_trace(mVcdFile, mask_channel1_full_n, "mask_channel1_full_n");
    sc_trace(mVcdFile, mask_channel1_dout, "mask_channel1_dout");
    sc_trace(mVcdFile, mask_channel1_empty_n, "mask_channel1_empty_n");
    sc_trace(mVcdFile, mask_channel_full_n, "mask_channel_full_n");
    sc_trace(mVcdFile, mask_channel_dout, "mask_channel_dout");
    sc_trace(mVcdFile, mask_channel_empty_n, "mask_channel_empty_n");
    sc_trace(mVcdFile, ap_sync_done, "ap_sync_done");
    sc_trace(mVcdFile, ap_sync_ready, "ap_sync_ready");
    sc_trace(mVcdFile, ap_sync_reg_mem_read_U0_ap_ready, "ap_sync_reg_mem_read_U0_ap_ready");
    sc_trace(mVcdFile, ap_sync_mem_read_U0_ap_ready, "ap_sync_mem_read_U0_ap_ready");
    sc_trace(mVcdFile, mem_read_U0_ap_ready_count, "mem_read_U0_ap_ready_count");
    sc_trace(mVcdFile, ap_sync_reg_mem_hw_entry3_U0_ap_ready, "ap_sync_reg_mem_hw_entry3_U0_ap_ready");
    sc_trace(mVcdFile, ap_sync_mem_hw_entry3_U0_ap_ready, "ap_sync_mem_hw_entry3_U0_ap_ready");
    sc_trace(mVcdFile, mem_hw_entry3_U0_ap_ready_count, "mem_hw_entry3_U0_ap_ready_count");
    sc_trace(mVcdFile, ap_sync_reg_mem_write_U0_ap_ready, "ap_sync_reg_mem_write_U0_ap_ready");
    sc_trace(mVcdFile, ap_sync_mem_write_U0_ap_ready, "ap_sync_mem_write_U0_ap_ready");
    sc_trace(mVcdFile, mem_write_U0_ap_ready_count, "mem_write_U0_ap_ready_count");
    sc_trace(mVcdFile, start_for_mem_hw_entry28_U0_din, "start_for_mem_hw_entry28_U0_din");
    sc_trace(mVcdFile, start_for_mem_hw_entry28_U0_full_n, "start_for_mem_hw_entry28_U0_full_n");
    sc_trace(mVcdFile, start_for_mem_hw_entry28_U0_dout, "start_for_mem_hw_entry28_U0_dout");
    sc_trace(mVcdFile, start_for_mem_hw_entry28_U0_empty_n, "start_for_mem_hw_entry28_U0_empty_n");
    sc_trace(mVcdFile, mem_hw_entry28_U0_start_full_n, "mem_hw_entry28_U0_start_full_n");
    sc_trace(mVcdFile, mem_hw_entry28_U0_start_write, "mem_hw_entry28_U0_start_write");
    sc_trace(mVcdFile, mem_read_U0_start_full_n, "mem_read_U0_start_full_n");
    sc_trace(mVcdFile, mem_read_U0_start_write, "mem_read_U0_start_write");
    sc_trace(mVcdFile, mem_write_U0_start_full_n, "mem_write_U0_start_full_n");
    sc_trace(mVcdFile, mem_write_U0_start_write, "mem_write_U0_start_write");
#endif

    }
    mHdltvinHandle.open("mem_hw.hdltvin.dat");
    mHdltvoutHandle.open("mem_hw.hdltvout.dat");
}

mem_hw::~mem_hw() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    mHdltvinHandle << "] " << endl;
    mHdltvoutHandle << "] " << endl;
    mHdltvinHandle.close();
    mHdltvoutHandle.close();
    delete mem_hw_CONTROL_BUS_s_axi_U;
    delete mem_hw_entry3_U0;
    delete mem_hw_entry28_U0;
    delete mem_read_U0;
    delete mem_write_U0;
    delete mask_channel1_U;
    delete mask_channel_U;
    delete start_for_mem_hw_bkb_U;
}

void mem_hw::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_logic_1;
}

void mem_hw::thread_ap_clk_no_reset_() {
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        ap_sync_reg_mem_hw_entry3_U0_ap_ready = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (ap_start.read() & 
             ap_sync_ready.read()))) {
            ap_sync_reg_mem_hw_entry3_U0_ap_ready = ap_const_logic_0;
        } else {
            ap_sync_reg_mem_hw_entry3_U0_ap_ready = ap_sync_mem_hw_entry3_U0_ap_ready.read();
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        ap_sync_reg_mem_read_U0_ap_ready = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (ap_start.read() & 
             ap_sync_ready.read()))) {
            ap_sync_reg_mem_read_U0_ap_ready = ap_const_logic_0;
        } else {
            ap_sync_reg_mem_read_U0_ap_ready = ap_sync_mem_read_U0_ap_ready.read();
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        ap_sync_reg_mem_write_U0_ap_ready = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (ap_start.read() & 
             ap_sync_ready.read()))) {
            ap_sync_reg_mem_write_U0_ap_ready = ap_const_logic_0;
        } else {
            ap_sync_reg_mem_write_U0_ap_ready = ap_sync_mem_write_U0_ap_ready.read();
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sync_ready.read()) && 
         esl_seteq<1,1,1>(mem_hw_entry3_U0_ap_ready.read(), ap_const_logic_0))) {
        mem_hw_entry3_U0_ap_ready_count = (!mem_hw_entry3_U0_ap_ready_count.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<2>(): (sc_biguint<2>(mem_hw_entry3_U0_ap_ready_count.read()) - sc_biguint<2>(ap_const_lv2_1));
    } else if ((esl_seteq<1,1,1>(ap_sync_ready.read(), ap_const_logic_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, mem_hw_entry3_U0_ap_ready.read()))) {
        mem_hw_entry3_U0_ap_ready_count = (!mem_hw_entry3_U0_ap_ready_count.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<2>(): (sc_biguint<2>(mem_hw_entry3_U0_ap_ready_count.read()) + sc_biguint<2>(ap_const_lv2_1));
    }
    if ((esl_seteq<1,1,1>(mem_read_U0_ap_ready.read(), ap_const_logic_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_sync_ready.read()))) {
        mem_read_U0_ap_ready_count = (!mem_read_U0_ap_ready_count.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<2>(): (sc_biguint<2>(mem_read_U0_ap_ready_count.read()) - sc_biguint<2>(ap_const_lv2_1));
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, mem_read_U0_ap_ready.read()) && 
                esl_seteq<1,1,1>(ap_sync_ready.read(), ap_const_logic_0))) {
        mem_read_U0_ap_ready_count = (!mem_read_U0_ap_ready_count.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<2>(): (sc_biguint<2>(mem_read_U0_ap_ready_count.read()) + sc_biguint<2>(ap_const_lv2_1));
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sync_ready.read()) && 
         esl_seteq<1,1,1>(mem_write_U0_ap_ready.read(), ap_const_logic_0))) {
        mem_write_U0_ap_ready_count = (!mem_write_U0_ap_ready_count.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<2>(): (sc_biguint<2>(mem_write_U0_ap_ready_count.read()) - sc_biguint<2>(ap_const_lv2_1));
    } else if ((esl_seteq<1,1,1>(ap_sync_ready.read(), ap_const_logic_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, mem_write_U0_ap_ready.read()))) {
        mem_write_U0_ap_ready_count = (!mem_write_U0_ap_ready_count.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<2>(): (sc_biguint<2>(mem_write_U0_ap_ready_count.read()) + sc_biguint<2>(ap_const_lv2_1));
    }
}

void mem_hw::thread_ap_done() {
    ap_done = mem_write_U0_ap_done.read();
}

void mem_hw::thread_ap_idle() {
    ap_idle = (mem_hw_entry3_U0_ap_idle.read() & mem_hw_entry28_U0_ap_idle.read() & mem_read_U0_ap_idle.read() & mem_write_U0_ap_idle.read());
}

void mem_hw::thread_ap_ready() {
    ap_ready = ap_sync_ready.read();
}

void mem_hw::thread_ap_rst_n_inv() {
    ap_rst_n_inv =  (sc_logic) (~ap_rst_n.read());
}

void mem_hw::thread_ap_sync_continue() {
    ap_sync_continue = ap_const_logic_1;
}

void mem_hw::thread_ap_sync_done() {
    ap_sync_done = mem_write_U0_ap_done.read();
}

void mem_hw::thread_ap_sync_mem_hw_entry3_U0_ap_ready() {
    ap_sync_mem_hw_entry3_U0_ap_ready = (mem_hw_entry3_U0_ap_ready.read() | ap_sync_reg_mem_hw_entry3_U0_ap_ready.read());
}

void mem_hw::thread_ap_sync_mem_read_U0_ap_ready() {
    ap_sync_mem_read_U0_ap_ready = (mem_read_U0_ap_ready.read() | ap_sync_reg_mem_read_U0_ap_ready.read());
}

void mem_hw::thread_ap_sync_mem_write_U0_ap_ready() {
    ap_sync_mem_write_U0_ap_ready = (mem_write_U0_ap_ready.read() | ap_sync_reg_mem_write_U0_ap_ready.read());
}

void mem_hw::thread_ap_sync_ready() {
    ap_sync_ready = (ap_sync_mem_read_U0_ap_ready.read() & ap_sync_mem_hw_entry3_U0_ap_ready.read() & ap_sync_mem_write_U0_ap_ready.read());
}

void mem_hw::thread_in_r_TREADY() {
    in_r_TREADY = mem_read_U0_in_r_TREADY.read();
}

void mem_hw::thread_mem_hw_entry28_U0_ap_continue() {
    mem_hw_entry28_U0_ap_continue = ap_const_logic_1;
}

void mem_hw::thread_mem_hw_entry28_U0_ap_start() {
    mem_hw_entry28_U0_ap_start = start_for_mem_hw_entry28_U0_empty_n.read();
}

void mem_hw::thread_mem_hw_entry28_U0_start_full_n() {
    mem_hw_entry28_U0_start_full_n = ap_const_logic_0;
}

void mem_hw::thread_mem_hw_entry28_U0_start_write() {
    mem_hw_entry28_U0_start_write = ap_const_logic_0;
}

void mem_hw::thread_mem_hw_entry3_U0_ap_continue() {
    mem_hw_entry3_U0_ap_continue = ap_const_logic_1;
}

void mem_hw::thread_mem_hw_entry3_U0_ap_start() {
    mem_hw_entry3_U0_ap_start = (ap_start.read() & (ap_sync_reg_mem_hw_entry3_U0_ap_ready.read() ^ 
  ap_const_logic_1));
}

void mem_hw::thread_mem_hw_entry3_U0_start_full_n() {
    mem_hw_entry3_U0_start_full_n = (ap_const_logic_0 | start_for_mem_hw_entry28_U0_full_n.read());
}

void mem_hw::thread_mem_read_U0_ap_continue() {
    mem_read_U0_ap_continue = ap_const_logic_1;
}

void mem_hw::thread_mem_read_U0_ap_start() {
    mem_read_U0_ap_start = (ap_start.read() & (ap_sync_reg_mem_read_U0_ap_ready.read() ^ 
  ap_const_logic_1));
}

void mem_hw::thread_mem_read_U0_start_full_n() {
    mem_read_U0_start_full_n = ap_const_logic_0;
}

void mem_hw::thread_mem_read_U0_start_write() {
    mem_read_U0_start_write = ap_const_logic_0;
}

void mem_hw::thread_mem_write_U0_ap_continue() {
    mem_write_U0_ap_continue = ap_const_logic_1;
}

void mem_hw::thread_mem_write_U0_ap_start() {
    mem_write_U0_ap_start = (ap_start.read() & (ap_sync_reg_mem_write_U0_ap_ready.read() ^ 
  ap_const_logic_1));
}

void mem_hw::thread_mem_write_U0_start_full_n() {
    mem_write_U0_start_full_n = ap_const_logic_0;
}

void mem_hw::thread_mem_write_U0_start_write() {
    mem_write_U0_start_write = ap_const_logic_0;
}

void mem_hw::thread_out_r_TDATA() {
    out_r_TDATA = mem_write_U0_out_r_TDATA.read();
}

void mem_hw::thread_out_r_TDEST() {
    out_r_TDEST = mem_write_U0_out_r_TDEST.read();
}

void mem_hw::thread_out_r_TID() {
    out_r_TID = mem_write_U0_out_r_TID.read();
}

void mem_hw::thread_out_r_TKEEP() {
    out_r_TKEEP = mem_write_U0_out_r_TKEEP.read();
}

void mem_hw::thread_out_r_TLAST() {
    out_r_TLAST = mem_write_U0_out_r_TLAST.read();
}

void mem_hw::thread_out_r_TSTRB() {
    out_r_TSTRB = mem_write_U0_out_r_TSTRB.read();
}

void mem_hw::thread_out_r_TUSER() {
    out_r_TUSER = mem_write_U0_out_r_TUSER.read();
}

void mem_hw::thread_out_r_TVALID() {
    out_r_TVALID = mem_write_U0_out_r_TVALID.read();
}

void mem_hw::thread_start_for_mem_hw_entry28_U0_din() {
    start_for_mem_hw_entry28_U0_din =  (sc_lv<1>) (ap_const_logic_1);
}

void mem_hw::thread_hdltv_gen() {
    const char* dump_tv = std::getenv("AP_WRITE_TV");
    if (!(dump_tv && string(dump_tv) == "on")) return;

    wait();

    mHdltvinHandle << "[ " << endl;
    mHdltvoutHandle << "[ " << endl;
    int ap_cycleNo = 0;
    while (1) {
        wait();
        const char* mComma = ap_cycleNo == 0 ? " " : ", " ;
        mHdltvinHandle << mComma << "{"  <<  " \"s_axi_CONTROL_BUS_AWVALID\" :  \"" << s_axi_CONTROL_BUS_AWVALID.read() << "\" ";
        mHdltvoutHandle << mComma << "{"  <<  " \"s_axi_CONTROL_BUS_AWREADY\" :  \"" << s_axi_CONTROL_BUS_AWREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_CONTROL_BUS_AWADDR\" :  \"" << s_axi_CONTROL_BUS_AWADDR.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_CONTROL_BUS_WVALID\" :  \"" << s_axi_CONTROL_BUS_WVALID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_CONTROL_BUS_WREADY\" :  \"" << s_axi_CONTROL_BUS_WREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_CONTROL_BUS_WDATA\" :  \"" << s_axi_CONTROL_BUS_WDATA.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_CONTROL_BUS_WSTRB\" :  \"" << s_axi_CONTROL_BUS_WSTRB.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_CONTROL_BUS_ARVALID\" :  \"" << s_axi_CONTROL_BUS_ARVALID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_CONTROL_BUS_ARREADY\" :  \"" << s_axi_CONTROL_BUS_ARREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_CONTROL_BUS_ARADDR\" :  \"" << s_axi_CONTROL_BUS_ARADDR.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_CONTROL_BUS_RVALID\" :  \"" << s_axi_CONTROL_BUS_RVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_CONTROL_BUS_RREADY\" :  \"" << s_axi_CONTROL_BUS_RREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_CONTROL_BUS_RDATA\" :  \"" << s_axi_CONTROL_BUS_RDATA.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_CONTROL_BUS_RRESP\" :  \"" << s_axi_CONTROL_BUS_RRESP.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_CONTROL_BUS_BVALID\" :  \"" << s_axi_CONTROL_BUS_BVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_CONTROL_BUS_BREADY\" :  \"" << s_axi_CONTROL_BUS_BREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_CONTROL_BUS_BRESP\" :  \"" << s_axi_CONTROL_BUS_BRESP.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"ap_rst_n\" :  \"" << ap_rst_n.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"interrupt\" :  \"" << interrupt.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"out_r_TDATA\" :  \"" << out_r_TDATA.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"out_r_TKEEP\" :  \"" << out_r_TKEEP.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"out_r_TSTRB\" :  \"" << out_r_TSTRB.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"out_r_TUSER\" :  \"" << out_r_TUSER.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"out_r_TLAST\" :  \"" << out_r_TLAST.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"out_r_TID\" :  \"" << out_r_TID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"out_r_TDEST\" :  \"" << out_r_TDEST.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"in_r_TDATA\" :  \"" << in_r_TDATA.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"in_r_TKEEP\" :  \"" << in_r_TKEEP.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"in_r_TSTRB\" :  \"" << in_r_TSTRB.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"in_r_TUSER\" :  \"" << in_r_TUSER.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"in_r_TLAST\" :  \"" << in_r_TLAST.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"in_r_TID\" :  \"" << in_r_TID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"in_r_TDEST\" :  \"" << in_r_TDEST.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"in_r_TVALID\" :  \"" << in_r_TVALID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"in_r_TREADY\" :  \"" << in_r_TREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"out_r_TVALID\" :  \"" << out_r_TVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"out_r_TREADY\" :  \"" << out_r_TREADY.read() << "\" ";
        mHdltvinHandle << "}" << std::endl;
        mHdltvoutHandle << "}" << std::endl;
        ap_cycleNo++;
    }
}

}

