Classic Timing Analyzer report for ProjetoCPU
Thu Oct 17 09:11:33 2019
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                          ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------+--------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                           ; To                             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------+--------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 18.791 ns                        ; Instr_Reg:IRWrite|Instr15_0[0] ; S[31]                          ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 80.91 MHz ( period = 12.359 ns ) ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                ;                                ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------+--------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S60F1020C3      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                     ; To                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 80.91 MHz ( period = 12.359 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 12.166 ns               ;
; N/A                                     ; 81.29 MHz ( period = 12.302 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 12.089 ns               ;
; N/A                                     ; 82.12 MHz ( period = 12.178 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 11.961 ns               ;
; N/A                                     ; 82.12 MHz ( period = 12.177 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 11.960 ns               ;
; N/A                                     ; 82.14 MHz ( period = 12.174 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 11.957 ns               ;
; N/A                                     ; 82.18 MHz ( period = 12.169 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg17[0] ; clk        ; clk      ; None                        ; None                      ; 11.956 ns               ;
; N/A                                     ; 82.18 MHz ( period = 12.169 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg21[0] ; clk        ; clk      ; None                        ; None                      ; 11.956 ns               ;
; N/A                                     ; 82.18 MHz ( period = 12.168 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg7[0]  ; clk        ; clk      ; None                        ; None                      ; 11.955 ns               ;
; N/A                                     ; 82.38 MHz ( period = 12.139 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 11.926 ns               ;
; N/A                                     ; 82.39 MHz ( period = 12.138 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 11.921 ns               ;
; N/A                                     ; 82.39 MHz ( period = 12.138 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 11.921 ns               ;
; N/A                                     ; 82.40 MHz ( period = 12.136 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 11.919 ns               ;
; N/A                                     ; 82.42 MHz ( period = 12.133 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 11.920 ns               ;
; N/A                                     ; 82.48 MHz ( period = 12.124 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 11.911 ns               ;
; N/A                                     ; 82.67 MHz ( period = 12.097 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 11.886 ns               ;
; N/A                                     ; 82.68 MHz ( period = 12.095 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 11.884 ns               ;
; N/A                                     ; 82.69 MHz ( period = 12.094 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 11.883 ns               ;
; N/A                                     ; 82.77 MHz ( period = 12.081 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 11.870 ns               ;
; N/A                                     ; 82.91 MHz ( period = 12.061 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 11.871 ns               ;
; N/A                                     ; 82.92 MHz ( period = 12.060 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 11.870 ns               ;
; N/A                                     ; 82.95 MHz ( period = 12.055 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 11.867 ns               ;
; N/A                                     ; 83.22 MHz ( period = 12.017 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 11.800 ns               ;
; N/A                                     ; 83.31 MHz ( period = 12.004 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Controle:inst4|PCWrite         ; clk        ; clk      ; None                        ; None                      ; 11.818 ns               ;
; N/A                                     ; 83.39 MHz ( period = 11.992 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 11.802 ns               ;
; N/A                                     ; 83.45 MHz ( period = 11.983 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg19[0] ; clk        ; clk      ; None                        ; None                      ; 11.772 ns               ;
; N/A                                     ; 83.46 MHz ( period = 11.982 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg23[0] ; clk        ; clk      ; None                        ; None                      ; 11.771 ns               ;
; N/A                                     ; 84.49 MHz ( period = 11.836 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg22[0] ; clk        ; clk      ; None                        ; None                      ; 11.626 ns               ;
; N/A                                     ; 84.53 MHz ( period = 11.830 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 11.620 ns               ;
; N/A                                     ; 84.55 MHz ( period = 11.827 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 11.617 ns               ;
; N/A                                     ; 85.40 MHz ( period = 11.709 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg1[0]  ; clk        ; clk      ; None                        ; None                      ; 11.499 ns               ;
; N/A                                     ; 85.42 MHz ( period = 11.707 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg3[0]  ; clk        ; clk      ; None                        ; None                      ; 11.497 ns               ;
; N/A                                     ; 85.60 MHz ( period = 11.682 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 11.472 ns               ;
; N/A                                     ; 86.73 MHz ( period = 11.530 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 11.346 ns               ;
; N/A                                     ; 87.16 MHz ( period = 11.473 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 11.269 ns               ;
; N/A                                     ; 88.11 MHz ( period = 11.349 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 11.141 ns               ;
; N/A                                     ; 88.12 MHz ( period = 11.348 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 11.140 ns               ;
; N/A                                     ; 88.14 MHz ( period = 11.345 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 11.137 ns               ;
; N/A                                     ; 88.18 MHz ( period = 11.340 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg17[0] ; clk        ; clk      ; None                        ; None                      ; 11.136 ns               ;
; N/A                                     ; 88.18 MHz ( period = 11.340 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg21[0] ; clk        ; clk      ; None                        ; None                      ; 11.136 ns               ;
; N/A                                     ; 88.19 MHz ( period = 11.339 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg7[0]  ; clk        ; clk      ; None                        ; None                      ; 11.135 ns               ;
; N/A                                     ; 88.20 MHz ( period = 11.338 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Registrador:EPCWrite|Saida[31] ; clk        ; clk      ; None                        ; None                      ; 11.142 ns               ;
; N/A                                     ; 88.32 MHz ( period = 11.322 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg5[0]  ; clk        ; clk      ; None                        ; None                      ; 11.112 ns               ;
; N/A                                     ; 88.42 MHz ( period = 11.310 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 11.106 ns               ;
; N/A                                     ; 88.43 MHz ( period = 11.309 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 11.101 ns               ;
; N/A                                     ; 88.43 MHz ( period = 11.309 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 11.101 ns               ;
; N/A                                     ; 88.44 MHz ( period = 11.307 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 11.099 ns               ;
; N/A                                     ; 88.46 MHz ( period = 11.304 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 11.100 ns               ;
; N/A                                     ; 88.53 MHz ( period = 11.295 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 11.091 ns               ;
; N/A                                     ; 88.59 MHz ( period = 11.288 ns )                    ; Controle:inst4|ALUControl[2]             ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 11.095 ns               ;
; N/A                                     ; 88.75 MHz ( period = 11.268 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 11.066 ns               ;
; N/A                                     ; 88.76 MHz ( period = 11.266 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 11.064 ns               ;
; N/A                                     ; 88.77 MHz ( period = 11.265 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 11.063 ns               ;
; N/A                                     ; 88.87 MHz ( period = 11.252 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 11.050 ns               ;
; N/A                                     ; 88.89 MHz ( period = 11.250 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 11.057 ns               ;
; N/A                                     ; 89.03 MHz ( period = 11.232 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 11.051 ns               ;
; N/A                                     ; 89.04 MHz ( period = 11.231 ns )                    ; Controle:inst4|ALUControl[2]             ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 11.018 ns               ;
; N/A                                     ; 89.04 MHz ( period = 11.231 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 11.050 ns               ;
; N/A                                     ; 89.06 MHz ( period = 11.229 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Registrador:EPCWrite|Saida[30] ; clk        ; clk      ; None                        ; None                      ; 11.043 ns               ;
; N/A                                     ; 89.08 MHz ( period = 11.226 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 11.047 ns               ;
; N/A                                     ; 89.34 MHz ( period = 11.193 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 10.980 ns               ;
; N/A                                     ; 89.38 MHz ( period = 11.188 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 10.980 ns               ;
; N/A                                     ; 89.41 MHz ( period = 11.184 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 10.991 ns               ;
; N/A                                     ; 89.49 MHz ( period = 11.175 ns )                    ; Registrador:B_Control|Saida[0]           ; Controle:inst4|PCWrite         ; clk        ; clk      ; None                        ; None                      ; 10.998 ns               ;
; N/A                                     ; 89.58 MHz ( period = 11.163 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 10.982 ns               ;
; N/A                                     ; 89.65 MHz ( period = 11.154 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg19[0] ; clk        ; clk      ; None                        ; None                      ; 10.952 ns               ;
; N/A                                     ; 89.66 MHz ( period = 11.153 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg23[0] ; clk        ; clk      ; None                        ; None                      ; 10.951 ns               ;
; N/A                                     ; 89.87 MHz ( period = 11.127 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 10.914 ns               ;
; N/A                                     ; 89.98 MHz ( period = 11.114 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 10.925 ns               ;
; N/A                                     ; 90.03 MHz ( period = 11.107 ns )                    ; Controle:inst4|ALUControl[2]             ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 10.890 ns               ;
; N/A                                     ; 90.04 MHz ( period = 11.106 ns )                    ; Controle:inst4|ALUControl[2]             ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 10.889 ns               ;
; N/A                                     ; 90.07 MHz ( period = 11.103 ns )                    ; Controle:inst4|ALUControl[2]             ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 10.886 ns               ;
; N/A                                     ; 90.11 MHz ( period = 11.098 ns )                    ; Controle:inst4|ALUControl[2]             ; Banco_reg:Reg_Control|Reg17[0] ; clk        ; clk      ; None                        ; None                      ; 10.885 ns               ;
; N/A                                     ; 90.11 MHz ( period = 11.098 ns )                    ; Controle:inst4|ALUControl[2]             ; Banco_reg:Reg_Control|Reg21[0] ; clk        ; clk      ; None                        ; None                      ; 10.885 ns               ;
; N/A                                     ; 90.11 MHz ( period = 11.097 ns )                    ; Controle:inst4|ALUControl[2]             ; Banco_reg:Reg_Control|Reg7[0]  ; clk        ; clk      ; None                        ; None                      ; 10.884 ns               ;
; N/A                                     ; 90.23 MHz ( period = 11.083 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 10.890 ns               ;
; N/A                                     ; 90.34 MHz ( period = 11.069 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 10.852 ns               ;
; N/A                                     ; 90.35 MHz ( period = 11.068 ns )                    ; Controle:inst4|ALUControl[2]             ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 10.855 ns               ;
; N/A                                     ; 90.35 MHz ( period = 11.068 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 10.851 ns               ;
; N/A                                     ; 90.36 MHz ( period = 11.067 ns )                    ; Controle:inst4|ALUControl[2]             ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 10.850 ns               ;
; N/A                                     ; 90.36 MHz ( period = 11.067 ns )                    ; Controle:inst4|ALUControl[2]             ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 10.850 ns               ;
; N/A                                     ; 90.38 MHz ( period = 11.065 ns )                    ; Controle:inst4|ALUControl[2]             ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 10.848 ns               ;
; N/A                                     ; 90.38 MHz ( period = 11.065 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 10.848 ns               ;
; N/A                                     ; 90.40 MHz ( period = 11.062 ns )                    ; Controle:inst4|ALUControl[2]             ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 10.849 ns               ;
; N/A                                     ; 90.42 MHz ( period = 11.060 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg17[0] ; clk        ; clk      ; None                        ; None                      ; 10.847 ns               ;
; N/A                                     ; 90.42 MHz ( period = 11.060 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg21[0] ; clk        ; clk      ; None                        ; None                      ; 10.847 ns               ;
; N/A                                     ; 90.42 MHz ( period = 11.059 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg7[0]  ; clk        ; clk      ; None                        ; None                      ; 10.846 ns               ;
; N/A                                     ; 90.44 MHz ( period = 11.057 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 10.848 ns               ;
; N/A                                     ; 90.47 MHz ( period = 11.053 ns )                    ; Controle:inst4|ALUControl[2]             ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 10.840 ns               ;
; N/A                                     ; 90.66 MHz ( period = 11.030 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 10.817 ns               ;
; N/A                                     ; 90.67 MHz ( period = 11.029 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 10.812 ns               ;
; N/A                                     ; 90.67 MHz ( period = 11.029 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 10.812 ns               ;
; N/A                                     ; 90.69 MHz ( period = 11.027 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 10.810 ns               ;
; N/A                                     ; 90.69 MHz ( period = 11.026 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 10.813 ns               ;
; N/A                                     ; 90.69 MHz ( period = 11.026 ns )                    ; Controle:inst4|ALUControl[2]             ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 10.815 ns               ;
; N/A                                     ; 90.71 MHz ( period = 11.024 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 10.811 ns               ;
; N/A                                     ; 90.71 MHz ( period = 11.024 ns )                    ; Controle:inst4|ALUControl[2]             ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 10.813 ns               ;
; N/A                                     ; 90.72 MHz ( period = 11.023 ns )                    ; Controle:inst4|ALUControl[2]             ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 10.812 ns               ;
; N/A                                     ; 90.79 MHz ( period = 11.015 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 10.802 ns               ;
; N/A                                     ; 90.83 MHz ( period = 11.010 ns )                    ; Controle:inst4|ALUControl[2]             ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 10.799 ns               ;
; N/A                                     ; 90.85 MHz ( period = 11.007 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg22[0] ; clk        ; clk      ; None                        ; None                      ; 10.806 ns               ;
; N/A                                     ; 90.88 MHz ( period = 11.003 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 10.786 ns               ;
; N/A                                     ; 90.89 MHz ( period = 11.002 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 10.785 ns               ;
; N/A                                     ; 90.90 MHz ( period = 11.001 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 10.800 ns               ;
; N/A                                     ; 90.92 MHz ( period = 10.999 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 10.782 ns               ;
; N/A                                     ; 90.93 MHz ( period = 10.998 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 10.797 ns               ;
; N/A                                     ; 90.96 MHz ( period = 10.994 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg17[0] ; clk        ; clk      ; None                        ; None                      ; 10.781 ns               ;
; N/A                                     ; 90.96 MHz ( period = 10.994 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg21[0] ; clk        ; clk      ; None                        ; None                      ; 10.781 ns               ;
; N/A                                     ; 90.97 MHz ( period = 10.993 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg7[0]  ; clk        ; clk      ; None                        ; None                      ; 10.780 ns               ;
; N/A                                     ; 90.99 MHz ( period = 10.990 ns )                    ; Controle:inst4|ALUControl[2]             ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 10.800 ns               ;
; N/A                                     ; 91.00 MHz ( period = 10.989 ns )                    ; Controle:inst4|ALUControl[2]             ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 10.799 ns               ;
; N/A                                     ; 91.01 MHz ( period = 10.988 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 10.777 ns               ;
; N/A                                     ; 91.02 MHz ( period = 10.986 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 10.775 ns               ;
; N/A                                     ; 91.03 MHz ( period = 10.985 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 10.774 ns               ;
; N/A                                     ; 91.04 MHz ( period = 10.984 ns )                    ; Controle:inst4|ALUControl[2]             ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 10.796 ns               ;
; N/A                                     ; 91.14 MHz ( period = 10.972 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Registrador:PCWrite|Saida[31]  ; clk        ; clk      ; None                        ; None                      ; 10.783 ns               ;
; N/A                                     ; 91.14 MHz ( period = 10.972 ns )                    ; Registrador:PCWrite|Saida[0]             ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 10.788 ns               ;
; N/A                                     ; 91.14 MHz ( period = 10.972 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 10.761 ns               ;
; N/A                                     ; 91.21 MHz ( period = 10.964 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 10.751 ns               ;
; N/A                                     ; 91.22 MHz ( period = 10.963 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 10.746 ns               ;
; N/A                                     ; 91.22 MHz ( period = 10.963 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 10.746 ns               ;
; N/A                                     ; 91.23 MHz ( period = 10.961 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 10.744 ns               ;
; N/A                                     ; 91.26 MHz ( period = 10.958 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 10.745 ns               ;
; N/A                                     ; 91.31 MHz ( period = 10.952 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 10.762 ns               ;
; N/A                                     ; 91.32 MHz ( period = 10.951 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 10.761 ns               ;
; N/A                                     ; 91.33 MHz ( period = 10.949 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 10.736 ns               ;
; N/A                                     ; 91.36 MHz ( period = 10.946 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 10.758 ns               ;
; N/A                                     ; 91.36 MHz ( period = 10.946 ns )                    ; Controle:inst4|ALUControl[2]             ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 10.729 ns               ;
; N/A                                     ; 91.42 MHz ( period = 10.938 ns )                    ; Registrador:A_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 10.754 ns               ;
; N/A                                     ; 91.47 MHz ( period = 10.933 ns )                    ; Controle:inst4|ALUControl[2]             ; Controle:inst4|PCWrite         ; clk        ; clk      ; None                        ; None                      ; 10.747 ns               ;
; N/A                                     ; 91.47 MHz ( period = 10.933 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 10.720 ns               ;
; N/A                                     ; 91.47 MHz ( period = 10.932 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 10.719 ns               ;
; N/A                                     ; 91.50 MHz ( period = 10.929 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 10.716 ns               ;
; N/A                                     ; 91.54 MHz ( period = 10.924 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg17[0] ; clk        ; clk      ; None                        ; None                      ; 10.715 ns               ;
; N/A                                     ; 91.54 MHz ( period = 10.924 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg21[0] ; clk        ; clk      ; None                        ; None                      ; 10.715 ns               ;
; N/A                                     ; 91.55 MHz ( period = 10.923 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg7[0]  ; clk        ; clk      ; None                        ; None                      ; 10.714 ns               ;
; N/A                                     ; 91.56 MHz ( period = 10.922 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 10.711 ns               ;
; N/A                                     ; 91.57 MHz ( period = 10.921 ns )                    ; Controle:inst4|ALUControl[2]             ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 10.731 ns               ;
; N/A                                     ; 91.58 MHz ( period = 10.920 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 10.709 ns               ;
; N/A                                     ; 91.58 MHz ( period = 10.919 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 10.708 ns               ;
; N/A                                     ; 91.62 MHz ( period = 10.915 ns )                    ; Registrador:PCWrite|Saida[0]             ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 10.711 ns               ;
; N/A                                     ; 91.64 MHz ( period = 10.912 ns )                    ; Controle:inst4|ALUControl[2]             ; Banco_reg:Reg_Control|Reg19[0] ; clk        ; clk      ; None                        ; None                      ; 10.701 ns               ;
; N/A                                     ; 91.65 MHz ( period = 10.911 ns )                    ; Controle:inst4|ALUControl[2]             ; Banco_reg:Reg_Control|Reg23[0] ; clk        ; clk      ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 91.68 MHz ( period = 10.908 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 10.691 ns               ;
; N/A                                     ; 91.69 MHz ( period = 10.906 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 10.695 ns               ;
; N/A                                     ; 91.73 MHz ( period = 10.902 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 10.685 ns               ;
; N/A                                     ; 91.73 MHz ( period = 10.901 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 10.684 ns               ;
; N/A                                     ; 91.76 MHz ( period = 10.898 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 10.681 ns               ;
; N/A                                     ; 91.79 MHz ( period = 10.895 ns )                    ; Controle:inst4|ALUControl[1]             ; Controle:inst4|PCWrite         ; clk        ; clk      ; None                        ; None                      ; 10.709 ns               ;
; N/A                                     ; 91.79 MHz ( period = 10.894 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 10.685 ns               ;
; N/A                                     ; 91.80 MHz ( period = 10.893 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 10.680 ns               ;
; N/A                                     ; 91.80 MHz ( period = 10.893 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 10.680 ns               ;
; N/A                                     ; 91.80 MHz ( period = 10.893 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg17[0] ; clk        ; clk      ; None                        ; None                      ; 10.680 ns               ;
; N/A                                     ; 91.80 MHz ( period = 10.893 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg21[0] ; clk        ; clk      ; None                        ; None                      ; 10.680 ns               ;
; N/A                                     ; 91.81 MHz ( period = 10.892 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg7[0]  ; clk        ; clk      ; None                        ; None                      ; 10.679 ns               ;
; N/A                                     ; 91.82 MHz ( period = 10.891 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 10.678 ns               ;
; N/A                                     ; 91.84 MHz ( period = 10.888 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 10.679 ns               ;
; N/A                                     ; 91.86 MHz ( period = 10.886 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 10.696 ns               ;
; N/A                                     ; 91.87 MHz ( period = 10.885 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 10.695 ns               ;
; N/A                                     ; 91.89 MHz ( period = 10.883 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 10.693 ns               ;
; N/A                                     ; 91.90 MHz ( period = 10.881 ns )                    ; Registrador:A_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 10.677 ns               ;
; N/A                                     ; 91.91 MHz ( period = 10.880 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 10.692 ns               ;
; N/A                                     ; 91.91 MHz ( period = 10.880 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg1[0]  ; clk        ; clk      ; None                        ; None                      ; 10.679 ns               ;
; N/A                                     ; 91.92 MHz ( period = 10.879 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 10.670 ns               ;
; N/A                                     ; 91.93 MHz ( period = 10.878 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg3[0]  ; clk        ; clk      ; None                        ; None                      ; 10.677 ns               ;
; N/A                                     ; 91.96 MHz ( period = 10.874 ns )                    ; Instr_Reg:IRWrite|Instr15_0[1]           ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 10.681 ns               ;
; N/A                                     ; 91.96 MHz ( period = 10.874 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg19[0] ; clk        ; clk      ; None                        ; None                      ; 10.663 ns               ;
; N/A                                     ; 91.97 MHz ( period = 10.873 ns )                    ; Controle:inst4|ALUControl[1]             ; Banco_reg:Reg_Control|Reg23[0] ; clk        ; clk      ; None                        ; None                      ; 10.662 ns               ;
; N/A                                     ; 92.02 MHz ( period = 10.867 ns )                    ; Registrador:B_Control|Saida[1]~DUPLICATE ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 10.673 ns               ;
; N/A                                     ; 92.05 MHz ( period = 10.864 ns )                    ; Controle:inst4|ALUSrcA[0]                ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 10.678 ns               ;
; N/A                                     ; 92.06 MHz ( period = 10.863 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 10.650 ns               ;
; N/A                                     ; 92.06 MHz ( period = 10.862 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 10.645 ns               ;
; N/A                                     ; 92.06 MHz ( period = 10.862 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 10.645 ns               ;
; N/A                                     ; 92.08 MHz ( period = 10.860 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 10.643 ns               ;
; N/A                                     ; 92.11 MHz ( period = 10.857 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 10.644 ns               ;
; N/A                                     ; 92.11 MHz ( period = 10.857 ns )                    ; Registrador:B_Control|Saida[2]           ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 10.667 ns               ;
; N/A                                     ; 92.14 MHz ( period = 10.853 ns )                    ; Registrador:B_Control|Saida[0]           ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 10.652 ns               ;
; N/A                                     ; 92.15 MHz ( period = 10.852 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 10.645 ns               ;
; N/A                                     ; 92.17 MHz ( period = 10.850 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 10.643 ns               ;
; N/A                                     ; 92.17 MHz ( period = 10.849 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 10.642 ns               ;
; N/A                                     ; 92.18 MHz ( period = 10.848 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 10.635 ns               ;
; N/A                                     ; 92.23 MHz ( period = 10.842 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 10.625 ns               ;
; N/A                                     ; 92.28 MHz ( period = 10.836 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 10.629 ns               ;
; N/A                                     ; 92.34 MHz ( period = 10.829 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Controle:inst4|PCWrite         ; clk        ; clk      ; None                        ; None                      ; 10.643 ns               ;
; N/A                                     ; 92.41 MHz ( period = 10.821 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 10.610 ns               ;
; N/A                                     ; 92.43 MHz ( period = 10.819 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 10.608 ns               ;
; N/A                                     ; 92.44 MHz ( period = 10.818 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 10.607 ns               ;
; N/A                                     ; 92.45 MHz ( period = 10.817 ns )                    ; Instr_Reg:IRWrite|Instr15_0[1]           ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 10.604 ns               ;
; N/A                                     ; 92.45 MHz ( period = 10.817 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 10.627 ns               ;
; N/A                                     ; 92.46 MHz ( period = 10.816 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 10.630 ns               ;
; N/A                                     ; 92.46 MHz ( period = 10.815 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 10.629 ns               ;
; N/A                                     ; 92.51 MHz ( period = 10.810 ns )                    ; Registrador:B_Control|Saida[1]~DUPLICATE ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 10.596 ns               ;
; N/A                                     ; 92.51 MHz ( period = 10.810 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 10.626 ns               ;
; N/A                                     ; 92.52 MHz ( period = 10.808 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg19[0] ; clk        ; clk      ; None                        ; None                      ; 10.597 ns               ;
; N/A                                     ; 92.53 MHz ( period = 10.807 ns )                    ; Controle:inst4|ALUSrcA[0]                ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 10.601 ns               ;
; N/A                                     ; 92.53 MHz ( period = 10.807 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg23[0] ; clk        ; clk      ; None                        ; None                      ; 10.596 ns               ;
; N/A                                     ; 92.55 MHz ( period = 10.805 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 10.594 ns               ;
; N/A                                     ; 92.59 MHz ( period = 10.800 ns )                    ; Registrador:B_Control|Saida[2]           ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 10.590 ns               ;
; N/A                                     ; 92.61 MHz ( period = 10.798 ns )                    ; Registrador:B_Control|Saida[4]           ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 10.613 ns               ;
; N/A                                     ; 92.64 MHz ( period = 10.794 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4]           ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 10.604 ns               ;
; N/A                                     ; 92.67 MHz ( period = 10.791 ns )                    ; Registrador:PCWrite|Saida[0]             ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 10.583 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                          ;                                ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------+-------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                           ; To    ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------+-------+------------+
; N/A                                     ; None                                                ; 18.791 ns  ; Instr_Reg:IRWrite|Instr15_0[0]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 18.499 ns  ; Instr_Reg:IRWrite|Instr15_0[0]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.962 ns  ; Registrador:B_Control|Saida[0]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.720 ns  ; Controle:inst4|ALUControl[2]                   ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.682 ns  ; Controle:inst4|ALUControl[1]                   ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.670 ns  ; Registrador:B_Control|Saida[0]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.616 ns  ; Controle:inst4|ALUSrcB[1]                      ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.546 ns  ; Controle:inst4|ALUSrcB[0]                      ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.515 ns  ; Controle:inst4|ALUControl[0]                   ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.444 ns  ; Instr_Reg:IRWrite|Instr15_0[0]                 ; S[22] ; clk        ;
; N/A                                     ; None                                                ; 17.428 ns  ; Controle:inst4|ALUControl[2]                   ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.418 ns  ; Instr_Reg:IRWrite|Instr15_0[0]                 ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 17.404 ns  ; Registrador:PCWrite|Saida[0]                   ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.390 ns  ; Controle:inst4|ALUControl[1]                   ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.370 ns  ; Registrador:A_Control|Saida[0]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.324 ns  ; Controle:inst4|ALUSrcB[1]                      ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.311 ns  ; Instr_Reg:IRWrite|Instr15_0[0]                 ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 17.306 ns  ; Instr_Reg:IRWrite|Instr15_0[1]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.299 ns  ; Registrador:B_Control|Saida[1]~DUPLICATE       ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.296 ns  ; Controle:inst4|ALUSrcA[0]                      ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.293 ns  ; Instr_Reg:IRWrite|Instr15_0[0]                 ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 17.289 ns  ; Registrador:B_Control|Saida[2]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.254 ns  ; Controle:inst4|ALUSrcB[0]                      ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.230 ns  ; Registrador:B_Control|Saida[4]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.226 ns  ; Instr_Reg:IRWrite|Instr15_0[4]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.223 ns  ; Controle:inst4|ALUControl[0]                   ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.188 ns  ; Registrador:PCWrite|Saida[1]                   ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.112 ns  ; Registrador:PCWrite|Saida[0]                   ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.078 ns  ; Registrador:A_Control|Saida[0]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.070 ns  ; Instr_Reg:IRWrite|Instr15_0[2]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.065 ns  ; Instr_Reg:IRWrite|Instr15_0[0]                 ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 17.049 ns  ; Registrador:A_Control|Saida[1]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.047 ns  ; Registrador:B_Control|Saida[3]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.014 ns  ; Instr_Reg:IRWrite|Instr15_0[1]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.007 ns  ; Registrador:B_Control|Saida[1]~DUPLICATE       ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.004 ns  ; Controle:inst4|ALUSrcA[0]                      ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.002 ns  ; Instr_Reg:IRWrite|Instr15_0[3]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.997 ns  ; Registrador:B_Control|Saida[2]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.962 ns  ; Registrador:PCWrite|Saida[3]                   ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.938 ns  ; Registrador:B_Control|Saida[4]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.934 ns  ; Instr_Reg:IRWrite|Instr15_0[4]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.920 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]           ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.914 ns  ; ShiftLeft2de32pra32:inst|outputSL[4]           ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.896 ns  ; Registrador:PCWrite|Saida[1]                   ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.865 ns  ; Registrador:PCWrite|Saida[2]                   ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.778 ns  ; Instr_Reg:IRWrite|Instr15_0[2]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.757 ns  ; Registrador:A_Control|Saida[1]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.755 ns  ; Registrador:B_Control|Saida[3]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.720 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]           ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.710 ns  ; Instr_Reg:IRWrite|Instr15_0[3]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.689 ns  ; Registrador:A_Control|Saida[2]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.670 ns  ; Registrador:PCWrite|Saida[3]                   ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.628 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]           ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.622 ns  ; ShiftLeft2de32pra32:inst|outputSL[4]           ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.621 ns  ; Instr_Reg:IRWrite|Instr15_0[7]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.619 ns  ; Registrador:A_Control|Saida[3]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.615 ns  ; Registrador:B_Control|Saida[0]                 ; S[22] ; clk        ;
; N/A                                     ; None                                                ; 16.589 ns  ; Registrador:B_Control|Saida[0]                 ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.586 ns  ; Instr_Reg:IRWrite|Instr15_0[6]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.573 ns  ; Registrador:PCWrite|Saida[2]                   ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.482 ns  ; Registrador:B_Control|Saida[0]                 ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 16.464 ns  ; Registrador:B_Control|Saida[0]                 ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 16.428 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]           ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.400 ns  ; Instr_Reg:IRWrite|Instr15_0[15]                ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.397 ns  ; Registrador:A_Control|Saida[2]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.373 ns  ; Controle:inst4|ALUControl[2]                   ; S[22] ; clk        ;
; N/A                                     ; None                                                ; 16.365 ns  ; Registrador:PCWrite|Saida[5]                   ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.347 ns  ; Controle:inst4|ALUControl[2]                   ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.341 ns  ; Instr_Reg:IRWrite|Instr15_0[0]                 ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 16.335 ns  ; Controle:inst4|ALUControl[1]                   ; S[22] ; clk        ;
; N/A                                     ; None                                                ; 16.329 ns  ; Instr_Reg:IRWrite|Instr15_0[7]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.327 ns  ; Registrador:A_Control|Saida[3]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.309 ns  ; Controle:inst4|ALUControl[1]                   ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.294 ns  ; Instr_Reg:IRWrite|Instr15_0[6]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.280 ns  ; Instr_Reg:IRWrite|Instr15_0[8]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.269 ns  ; Controle:inst4|ALUSrcB[1]                      ; S[22] ; clk        ;
; N/A                                     ; None                                                ; 16.243 ns  ; Controle:inst4|ALUSrcB[1]                      ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.240 ns  ; Controle:inst4|ALUControl[2]                   ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 16.236 ns  ; Registrador:B_Control|Saida[0]                 ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 16.234 ns  ; Instr_Reg:IRWrite|Instr15_0[0]                 ; S[19] ; clk        ;
; N/A                                     ; None                                                ; 16.229 ns  ; Instr_Reg:IRWrite|Instr15_0[0]                 ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 16.222 ns  ; Controle:inst4|ALUControl[2]                   ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 16.209 ns  ; Instr_Reg:IRWrite|Instr15_0[13]                ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.202 ns  ; Controle:inst4|ALUControl[1]                   ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 16.199 ns  ; Controle:inst4|ALUSrcB[0]                      ; S[22] ; clk        ;
; N/A                                     ; None                                                ; 16.184 ns  ; Controle:inst4|ALUControl[1]                   ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 16.173 ns  ; Controle:inst4|ALUSrcB[0]                      ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.168 ns  ; Controle:inst4|ALUControl[0]                   ; S[22] ; clk        ;
; N/A                                     ; None                                                ; 16.142 ns  ; Controle:inst4|ALUControl[0]                   ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.141 ns  ; Instr_Reg:IRWrite|Instr15_0[12]                ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.136 ns  ; Controle:inst4|ALUSrcB[1]                      ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 16.124 ns  ; Registrador:B_Control|Saida[6]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.119 ns  ; Instr_Reg:IRWrite|Instr15_0[9]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.118 ns  ; Controle:inst4|ALUSrcB[1]                      ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 16.108 ns  ; Instr_Reg:IRWrite|Instr15_0[15]                ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.073 ns  ; Registrador:PCWrite|Saida[5]                   ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.066 ns  ; Controle:inst4|ALUSrcB[0]                      ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 16.057 ns  ; Registrador:PCWrite|Saida[0]                   ; S[22] ; clk        ;
; N/A                                     ; None                                                ; 16.048 ns  ; Controle:inst4|ALUSrcB[0]                      ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 16.035 ns  ; Controle:inst4|ALUControl[0]                   ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 16.031 ns  ; Registrador:PCWrite|Saida[0]                   ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.023 ns  ; Registrador:A_Control|Saida[0]                 ; S[22] ; clk        ;
; N/A                                     ; None                                                ; 16.017 ns  ; Controle:inst4|ALUControl[0]                   ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 16.011 ns  ; Registrador:B_Control|Saida[7]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.998 ns  ; Instr_Reg:IRWrite|Instr15_0[5]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.997 ns  ; Registrador:A_Control|Saida[0]                 ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.994 ns  ; Controle:inst4|ALUControl[2]                   ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.988 ns  ; Instr_Reg:IRWrite|Instr15_0[8]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.959 ns  ; Instr_Reg:IRWrite|Instr15_0[1]                 ; S[22] ; clk        ;
; N/A                                     ; None                                                ; 15.956 ns  ; Controle:inst4|ALUControl[1]                   ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.952 ns  ; Registrador:B_Control|Saida[1]~DUPLICATE       ; S[22] ; clk        ;
; N/A                                     ; None                                                ; 15.951 ns  ; Registrador:PCWrite|Saida[9]                   ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.949 ns  ; Controle:inst4|ALUSrcA[0]                      ; S[22] ; clk        ;
; N/A                                     ; None                                                ; 15.947 ns  ; Registrador:B_Control|Saida[5]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.942 ns  ; Registrador:B_Control|Saida[2]                 ; S[22] ; clk        ;
; N/A                                     ; None                                                ; 15.933 ns  ; Instr_Reg:IRWrite|Instr15_0[1]                 ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.926 ns  ; Registrador:B_Control|Saida[1]~DUPLICATE       ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.925 ns  ; Instr_Reg:IRWrite|Instr15_0[0]                 ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 15.924 ns  ; Registrador:PCWrite|Saida[0]                   ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.923 ns  ; Controle:inst4|ALUSrcA[0]                      ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.922 ns  ; Registrador:PCWrite|Saida[4]                   ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.917 ns  ; Instr_Reg:IRWrite|Instr15_0[13]                ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.916 ns  ; Registrador:B_Control|Saida[2]                 ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.906 ns  ; Registrador:PCWrite|Saida[0]                   ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.900 ns  ; Registrador:B_Control|Saida[15]                ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.890 ns  ; Controle:inst4|ALUSrcB[1]                      ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.890 ns  ; Registrador:A_Control|Saida[0]                 ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.883 ns  ; Registrador:B_Control|Saida[4]                 ; S[22] ; clk        ;
; N/A                                     ; None                                                ; 15.879 ns  ; Instr_Reg:IRWrite|Instr15_0[4]                 ; S[22] ; clk        ;
; N/A                                     ; None                                                ; 15.877 ns  ; Registrador:B_Control|Saida[13]                ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.872 ns  ; Registrador:A_Control|Saida[0]                 ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.868 ns  ; Registrador:PCWrite|Saida[7]                   ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.857 ns  ; Registrador:B_Control|Saida[4]                 ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.853 ns  ; Instr_Reg:IRWrite|Instr15_0[4]                 ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.849 ns  ; Instr_Reg:IRWrite|Instr15_0[12]                ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.841 ns  ; Registrador:PCWrite|Saida[1]                   ; S[22] ; clk        ;
; N/A                                     ; None                                                ; 15.840 ns  ; Instr_Reg:IRWrite|Instr15_0[10]                ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.832 ns  ; Registrador:B_Control|Saida[6]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.827 ns  ; Instr_Reg:IRWrite|Instr15_0[9]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.826 ns  ; Instr_Reg:IRWrite|Instr15_0[1]                 ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.820 ns  ; Controle:inst4|ALUSrcB[0]                      ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.819 ns  ; Registrador:B_Control|Saida[1]~DUPLICATE       ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.816 ns  ; Controle:inst4|ALUSrcA[0]                      ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.815 ns  ; Registrador:PCWrite|Saida[1]                   ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.809 ns  ; Registrador:B_Control|Saida[2]                 ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.808 ns  ; Instr_Reg:IRWrite|Instr15_0[1]                 ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.801 ns  ; Registrador:B_Control|Saida[1]~DUPLICATE       ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.798 ns  ; Controle:inst4|ALUSrcA[0]                      ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.792 ns  ; Instr_Reg:IRWrite|Instr15_0[0]                 ; S[20] ; clk        ;
; N/A                                     ; None                                                ; 15.791 ns  ; Registrador:B_Control|Saida[2]                 ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.789 ns  ; Controle:inst4|ALUControl[0]                   ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.770 ns  ; Registrador:A_Control|Saida[5]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.750 ns  ; Registrador:B_Control|Saida[4]                 ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.746 ns  ; Instr_Reg:IRWrite|Instr15_0[4]                 ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.732 ns  ; Registrador:B_Control|Saida[4]                 ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.728 ns  ; Instr_Reg:IRWrite|Instr15_0[4]                 ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.727 ns  ; ShiftLeft2de32pra32:inst|outputSL[7]~DUPLICATE ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.723 ns  ; Instr_Reg:IRWrite|Instr15_0[2]                 ; S[22] ; clk        ;
; N/A                                     ; None                                                ; 15.719 ns  ; Registrador:B_Control|Saida[7]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.718 ns  ; Registrador:A_Control|Saida[4]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.718 ns  ; Registrador:B_Control|Saida[14]                ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.713 ns  ; Registrador:B_Control|Saida[8]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.708 ns  ; Registrador:PCWrite|Saida[1]                   ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.706 ns  ; Instr_Reg:IRWrite|Instr15_0[5]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.702 ns  ; Registrador:A_Control|Saida[1]                 ; S[22] ; clk        ;
; N/A                                     ; None                                                ; 15.700 ns  ; Registrador:B_Control|Saida[3]                 ; S[22] ; clk        ;
; N/A                                     ; None                                                ; 15.697 ns  ; Instr_Reg:IRWrite|Instr15_0[2]                 ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.690 ns  ; Registrador:PCWrite|Saida[1]                   ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.678 ns  ; Registrador:PCWrite|Saida[0]                   ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.676 ns  ; Registrador:A_Control|Saida[1]                 ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.674 ns  ; Registrador:B_Control|Saida[3]                 ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.668 ns  ; Registrador:B_Control|Saida[9]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.659 ns  ; Registrador:PCWrite|Saida[9]                   ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.655 ns  ; Instr_Reg:IRWrite|Instr15_0[3]                 ; S[22] ; clk        ;
; N/A                                     ; None                                                ; 15.655 ns  ; Registrador:B_Control|Saida[5]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.644 ns  ; Registrador:A_Control|Saida[0]                 ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.630 ns  ; Registrador:PCWrite|Saida[4]                   ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.629 ns  ; Instr_Reg:IRWrite|Instr15_0[3]                 ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.615 ns  ; Registrador:PCWrite|Saida[3]                   ; S[22] ; clk        ;
; N/A                                     ; None                                                ; 15.608 ns  ; Registrador:B_Control|Saida[15]                ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.606 ns  ; Instr_Reg:IRWrite|Instr15_0[14]                ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.606 ns  ; Registrador:B_Control|Saida[12]                ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.590 ns  ; Instr_Reg:IRWrite|Instr15_0[2]                 ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.589 ns  ; Registrador:PCWrite|Saida[3]                   ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.585 ns  ; Registrador:B_Control|Saida[13]                ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.580 ns  ; Instr_Reg:IRWrite|Instr15_0[1]                 ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.576 ns  ; Registrador:PCWrite|Saida[7]                   ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.574 ns  ; ShiftLeft2de32pra32:inst|outputSL[6]           ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.573 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]           ; S[22] ; clk        ;
; N/A                                     ; None                                                ; 15.573 ns  ; Registrador:B_Control|Saida[1]~DUPLICATE       ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.572 ns  ; Instr_Reg:IRWrite|Instr15_0[2]                 ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.570 ns  ; Controle:inst4|ALUSrcA[0]                      ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.569 ns  ; Registrador:A_Control|Saida[1]                 ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.567 ns  ; ShiftLeft2de32pra32:inst|outputSL[4]           ; S[22] ; clk        ;
; N/A                                     ; None                                                ; 15.567 ns  ; Registrador:B_Control|Saida[3]                 ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.563 ns  ; Registrador:B_Control|Saida[2]                 ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.551 ns  ; Registrador:A_Control|Saida[1]                 ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.549 ns  ; Registrador:B_Control|Saida[3]                 ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.548 ns  ; Instr_Reg:IRWrite|Instr15_0[10]                ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.547 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]           ; S[28] ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                ;       ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------+-------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Thu Oct 17 09:11:32 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoCPU -c ProjetoCPU --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 80.91 MHz between source register "Instr_Reg:IRWrite|Instr15_0[0]" and destination register "Banco_reg:Reg_Control|Reg20[0]" (period= 12.359 ns)
    Info: + Longest register to register delay is 12.166 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y27_N23; Fanout = 30; REG Node = 'Instr_Reg:IRWrite|Instr15_0[0]'
        Info: 2: + IC(1.676 ns) + CELL(0.228 ns) = 1.904 ns; Loc. = LCCOMB_X45_Y27_N20; Fanout = 5; COMB Node = 'ALUSrcB:inst6|Mux31~0'
        Info: 3: + IC(0.316 ns) + CELL(0.225 ns) = 2.445 ns; Loc. = LCCOMB_X45_Y27_N14; Fanout = 3; COMB Node = 'Ula32:ALUControl|carry_temp[0]~1'
        Info: 4: + IC(0.231 ns) + CELL(0.053 ns) = 2.729 ns; Loc. = LCCOMB_X45_Y27_N8; Fanout = 6; COMB Node = 'Ula32:ALUControl|carry_temp[1]~2'
        Info: 5: + IC(0.232 ns) + CELL(0.225 ns) = 3.186 ns; Loc. = LCCOMB_X45_Y27_N2; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[2]~4'
        Info: 6: + IC(0.363 ns) + CELL(0.053 ns) = 3.602 ns; Loc. = LCCOMB_X45_Y27_N6; Fanout = 3; COMB Node = 'Ula32:ALUControl|carry_temp[4]~6'
        Info: 7: + IC(0.638 ns) + CELL(0.228 ns) = 4.468 ns; Loc. = LCCOMB_X45_Y30_N26; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[5]~8'
        Info: 8: + IC(0.229 ns) + CELL(0.053 ns) = 4.750 ns; Loc. = LCCOMB_X45_Y30_N0; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[7]~81'
        Info: 9: + IC(0.232 ns) + CELL(0.053 ns) = 5.035 ns; Loc. = LCCOMB_X45_Y30_N28; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[9]~77'
        Info: 10: + IC(0.374 ns) + CELL(0.053 ns) = 5.462 ns; Loc. = LCCOMB_X45_Y30_N8; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[11]~73'
        Info: 11: + IC(0.316 ns) + CELL(0.053 ns) = 5.831 ns; Loc. = LCCOMB_X45_Y30_N20; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[13]~69'
        Info: 12: + IC(0.218 ns) + CELL(0.053 ns) = 6.102 ns; Loc. = LCCOMB_X45_Y30_N16; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[15]~65'
        Info: 13: + IC(0.735 ns) + CELL(0.053 ns) = 6.890 ns; Loc. = LCCOMB_X41_Y29_N20; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[17]~61'
        Info: 14: + IC(0.215 ns) + CELL(0.053 ns) = 7.158 ns; Loc. = LCCOMB_X41_Y29_N16; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[19]~57'
        Info: 15: + IC(0.213 ns) + CELL(0.053 ns) = 7.424 ns; Loc. = LCCOMB_X41_Y29_N28; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[21]~53'
        Info: 16: + IC(0.389 ns) + CELL(0.053 ns) = 7.866 ns; Loc. = LCCOMB_X41_Y29_N8; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[23]~49'
        Info: 17: + IC(0.281 ns) + CELL(0.366 ns) = 8.513 ns; Loc. = LCCOMB_X41_Y29_N24; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[24]~26'
        Info: 18: + IC(0.598 ns) + CELL(0.225 ns) = 9.336 ns; Loc. = LCCOMB_X42_Y26_N10; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[26]~27'
        Info: 19: + IC(0.202 ns) + CELL(0.053 ns) = 9.591 ns; Loc. = LCCOMB_X42_Y26_N14; Fanout = 7; COMB Node = 'Ula32:ALUControl|carry_temp[29]~29'
        Info: 20: + IC(0.599 ns) + CELL(0.053 ns) = 10.243 ns; Loc. = LCCOMB_X37_Y26_N6; Fanout = 3; COMB Node = 'Ula32:ALUControl|carry_temp[31]~33'
        Info: 21: + IC(0.218 ns) + CELL(0.225 ns) = 10.686 ns; Loc. = LCCOMB_X37_Y26_N16; Fanout = 2; COMB Node = 'DataSrc:inst3|Mux31~0'
        Info: 22: + IC(0.217 ns) + CELL(0.053 ns) = 10.956 ns; Loc. = LCCOMB_X37_Y26_N22; Fanout = 29; COMB Node = 'DataSrc:inst3|Mux31~2DUPLICATE'
        Info: 23: + IC(0.901 ns) + CELL(0.309 ns) = 12.166 ns; Loc. = LCFF_X40_Y27_N19; Fanout = 2; REG Node = 'Banco_reg:Reg_Control|Reg20[0]'
        Info: Total cell delay = 2.773 ns ( 22.79 % )
        Info: Total interconnect delay = 9.393 ns ( 77.21 % )
    Info: - Smallest clock skew is -0.009 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.966 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 1432; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.141 ns) + CELL(0.618 ns) = 2.966 ns; Loc. = LCFF_X40_Y27_N19; Fanout = 2; REG Node = 'Banco_reg:Reg_Control|Reg20[0]'
            Info: Total cell delay = 1.482 ns ( 49.97 % )
            Info: Total interconnect delay = 1.484 ns ( 50.03 % )
        Info: - Longest clock path from clock "clk" to source register is 2.975 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 1432; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.150 ns) + CELL(0.618 ns) = 2.975 ns; Loc. = LCFF_X45_Y27_N23; Fanout = 30; REG Node = 'Instr_Reg:IRWrite|Instr15_0[0]'
            Info: Total cell delay = 1.482 ns ( 49.82 % )
            Info: Total interconnect delay = 1.493 ns ( 50.18 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: tco from clock "clk" to destination pin "S[31]" through register "Instr_Reg:IRWrite|Instr15_0[0]" is 18.791 ns
    Info: + Longest clock path from clock "clk" to source register is 2.975 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 1432; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.150 ns) + CELL(0.618 ns) = 2.975 ns; Loc. = LCFF_X45_Y27_N23; Fanout = 30; REG Node = 'Instr_Reg:IRWrite|Instr15_0[0]'
        Info: Total cell delay = 1.482 ns ( 49.82 % )
        Info: Total interconnect delay = 1.493 ns ( 50.18 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 15.722 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y27_N23; Fanout = 30; REG Node = 'Instr_Reg:IRWrite|Instr15_0[0]'
        Info: 2: + IC(1.676 ns) + CELL(0.228 ns) = 1.904 ns; Loc. = LCCOMB_X45_Y27_N20; Fanout = 5; COMB Node = 'ALUSrcB:inst6|Mux31~0'
        Info: 3: + IC(0.316 ns) + CELL(0.225 ns) = 2.445 ns; Loc. = LCCOMB_X45_Y27_N14; Fanout = 3; COMB Node = 'Ula32:ALUControl|carry_temp[0]~1'
        Info: 4: + IC(0.231 ns) + CELL(0.053 ns) = 2.729 ns; Loc. = LCCOMB_X45_Y27_N8; Fanout = 6; COMB Node = 'Ula32:ALUControl|carry_temp[1]~2'
        Info: 5: + IC(0.232 ns) + CELL(0.225 ns) = 3.186 ns; Loc. = LCCOMB_X45_Y27_N2; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[2]~4'
        Info: 6: + IC(0.363 ns) + CELL(0.053 ns) = 3.602 ns; Loc. = LCCOMB_X45_Y27_N6; Fanout = 3; COMB Node = 'Ula32:ALUControl|carry_temp[4]~6'
        Info: 7: + IC(0.638 ns) + CELL(0.228 ns) = 4.468 ns; Loc. = LCCOMB_X45_Y30_N26; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[5]~8'
        Info: 8: + IC(0.229 ns) + CELL(0.053 ns) = 4.750 ns; Loc. = LCCOMB_X45_Y30_N0; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[7]~81'
        Info: 9: + IC(0.232 ns) + CELL(0.053 ns) = 5.035 ns; Loc. = LCCOMB_X45_Y30_N28; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[9]~77'
        Info: 10: + IC(0.374 ns) + CELL(0.053 ns) = 5.462 ns; Loc. = LCCOMB_X45_Y30_N8; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[11]~73'
        Info: 11: + IC(0.316 ns) + CELL(0.053 ns) = 5.831 ns; Loc. = LCCOMB_X45_Y30_N20; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[13]~69'
        Info: 12: + IC(0.218 ns) + CELL(0.053 ns) = 6.102 ns; Loc. = LCCOMB_X45_Y30_N16; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[15]~65'
        Info: 13: + IC(0.735 ns) + CELL(0.053 ns) = 6.890 ns; Loc. = LCCOMB_X41_Y29_N20; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[17]~61'
        Info: 14: + IC(0.215 ns) + CELL(0.053 ns) = 7.158 ns; Loc. = LCCOMB_X41_Y29_N16; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[19]~57'
        Info: 15: + IC(0.213 ns) + CELL(0.053 ns) = 7.424 ns; Loc. = LCCOMB_X41_Y29_N28; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[21]~53'
        Info: 16: + IC(0.389 ns) + CELL(0.053 ns) = 7.866 ns; Loc. = LCCOMB_X41_Y29_N8; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[23]~49'
        Info: 17: + IC(0.281 ns) + CELL(0.366 ns) = 8.513 ns; Loc. = LCCOMB_X41_Y29_N24; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[24]~26'
        Info: 18: + IC(0.598 ns) + CELL(0.225 ns) = 9.336 ns; Loc. = LCCOMB_X42_Y26_N10; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[26]~27'
        Info: 19: + IC(0.202 ns) + CELL(0.053 ns) = 9.591 ns; Loc. = LCCOMB_X42_Y26_N14; Fanout = 7; COMB Node = 'Ula32:ALUControl|carry_temp[29]~29'
        Info: 20: + IC(0.342 ns) + CELL(0.053 ns) = 9.986 ns; Loc. = LCCOMB_X41_Y26_N24; Fanout = 3; COMB Node = 'Ula32:ALUControl|Mux0~1'
        Info: 21: + IC(3.582 ns) + CELL(2.154 ns) = 15.722 ns; Loc. = PIN_AC4; Fanout = 0; PIN Node = 'S[31]'
        Info: Total cell delay = 4.340 ns ( 27.60 % )
        Info: Total interconnect delay = 11.382 ns ( 72.40 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4400 megabytes
    Info: Processing ended: Thu Oct 17 09:11:33 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


