#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000001173ed0 .scope module, "demux_2line_8bit" "demux_2line_8bit" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /OUTPUT 8 "out0";
    .port_info 3 /OUTPUT 8 "out1";
L_00000000012490a8 .functor BUFT 1, C4<xxxxxxxx>, C4<0>, C4<0>, C4<0>;
v00000000011c1540_0 .net *"_ivl_0", 7 0, L_00000000012490a8;  1 drivers
L_00000000012490f0 .functor BUFT 1, C4<xxxxxxxx>, C4<0>, C4<0>, C4<0>;
v00000000011c0fa0_0 .net *"_ivl_4", 7 0, L_00000000012490f0;  1 drivers
o00000000011f00e8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000000011c1ae0_0 .net "in", 7 0, o00000000011f00e8;  0 drivers
v00000000011c1e00_0 .net "out0", 7 0, L_0000000001245730;  1 drivers
v00000000011c15e0_0 .net "out1", 7 0, L_0000000001245cd0;  1 drivers
o00000000011f0178 .functor BUFZ 1, C4<z>; HiZ drive
v00000000011c1680_0 .net "sel", 0 0, o00000000011f0178;  0 drivers
L_0000000001245730 .functor MUXZ 8, o00000000011f00e8, L_00000000012490a8, o00000000011f0178, C4<>;
L_0000000001245cd0 .functor MUXZ 8, L_00000000012490f0, o00000000011f00e8, o00000000011f0178, C4<>;
S_0000000001174060 .scope module, "demux_8line_8bit" "demux_8line_8bit" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /INPUT 3 "sel";
    .port_info 2 /OUTPUT 8 "out0";
    .port_info 3 /OUTPUT 8 "out1";
    .port_info 4 /OUTPUT 8 "out2";
    .port_info 5 /OUTPUT 8 "out3";
    .port_info 6 /OUTPUT 8 "out4";
    .port_info 7 /OUTPUT 8 "out5";
    .port_info 8 /OUTPUT 8 "out6";
    .port_info 9 /OUTPUT 8 "out7";
o00000000011f0268 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000000011c2080_0 .net "in", 7 0, o00000000011f0268;  0 drivers
v00000000011c2120_0 .var "out0", 7 0;
v00000000011c0e60_0 .var "out1", 7 0;
v00000000011c05a0_0 .var "out2", 7 0;
v00000000011c0640_0 .var "out3", 7 0;
v00000000011c19a0_0 .var "out4", 7 0;
v00000000011c1d60_0 .var "out5", 7 0;
v00000000011c06e0_0 .var "out6", 7 0;
v00000000011c1a40_0 .var "out7", 7 0;
o00000000011f0418 .functor BUFZ 3, C4<zzz>; HiZ drive
v00000000011c1220_0 .net "sel", 2 0, o00000000011f0418;  0 drivers
E_00000000011c2380 .event edge, v00000000011c1220_0, v00000000011c2080_0;
S_00000000011741f0 .scope module, "mux_2line_8bit" "mux_2line_8bit" 4 2;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "out";
o00000000011f0628 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000000011c0780_0 .net "in0", 7 0, o00000000011f0628;  0 drivers
o00000000011f0658 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000000011c0820_0 .net "in1", 7 0, o00000000011f0658;  0 drivers
v00000000011c0a00_0 .net "out", 7 0, L_00000000012452d0;  1 drivers
o00000000011f06b8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000011c0aa0_0 .net "sel", 0 0, o00000000011f06b8;  0 drivers
L_00000000012452d0 .functor MUXZ 8, o00000000011f0628, o00000000011f0658, o00000000011f06b8, C4<>;
S_00000000011712f0 .scope module, "tb_top" "tb_top" 5 2;
 .timescale 0 0;
o00000000011f3e38 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000000012459b0_0 .net "A", 7 0, o00000000011f3e38;  0 drivers
o00000000011f3e68 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000000012454b0_0 .net "B", 7 0, o00000000011f3e68;  0 drivers
o00000000011f3e98 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000001245b90_0 .net "C", 7 0, o00000000011f3e98;  0 drivers
o00000000011f3ec8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000001244c90_0 .net "D", 7 0, o00000000011f3ec8;  0 drivers
v0000000001245a50_0 .net "bus_high", 3 0, L_0000000001293d00;  1 drivers
v0000000001245f50_0 .net "bus_low", 3 0, L_0000000001294480;  1 drivers
v0000000001245230_0 .net "carry_flag", 0 0, L_0000000001298fa0;  1 drivers
v0000000001244b50_0 .var "clk", 0 0;
v00000000012457d0_0 .var "clr", 0 0;
v0000000001244fb0_0 .net "out", 7 0, v000000000123fe00_0;  1 drivers
o00000000011f4048 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001245eb0_0 .net "zero_flag", 0 0, o00000000011f4048;  0 drivers
S_0000000001171480 .scope module, "uut" "top" 5 13, 6 1 0, S_00000000011712f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "bus_high";
    .port_info 1 /OUTPUT 4 "bus_low";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 8 "out";
    .port_info 4 /INPUT 1 "clr";
    .port_info 5 /OUTPUT 8 "A";
    .port_info 6 /OUTPUT 8 "B";
    .port_info 7 /OUTPUT 8 "C";
    .port_info 8 /OUTPUT 8 "D";
    .port_info 9 /OUTPUT 1 "carry_flag";
    .port_info 10 /OUTPUT 1 "zero_flag";
L_0000000001297a50 .functor BUFIF1 1, v0000000001244b50_0, L_00000000011ccc60, C4<0>, C4<0>;
L_0000000001297e40 .functor NOT 1, L_00000000011ccf00, C4<0>, C4<0>, C4<0>;
L_0000000001297740 .functor NOT 1, L_00000000011ccaa0, C4<0>, C4<0>, C4<0>;
L_00000000012972e0 .functor NOT 1, L_000000000114a740, C4<0>, C4<0>, C4<0>;
L_0000000001297350 .functor NOT 1, L_00000000012977b0, C4<0>, C4<0>, C4<0>;
L_0000000001298000 .functor NOT 1, L_0000000001297580, C4<0>, C4<0>, C4<0>;
o00000000011f0a48 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000001298fa0 .functor BUFZ 1, o00000000011f0a48, C4<0>, C4<0>, C4<0>;
L_0000000001298910 .functor NOT 1, L_0000000001297890, C4<0>, C4<0>, C4<0>;
RS_00000000011f0808 .resolv tri, v000000000123b4e0_0, L_0000000001294b60, L_0000000001295380, L_0000000001294de0, L_00000000012943e0;
L_0000000001298b40 .functor BUFZ 8, RS_00000000011f0808, C4<00000000>, C4<00000000>, C4<00000000>;
v0000000001243b10_0 .net "A", 7 0, o00000000011f3e38;  alias, 0 drivers
v0000000001243c50_0 .net "B", 7 0, o00000000011f3e68;  alias, 0 drivers
v0000000001243570_0 .net "C", 7 0, o00000000011f3e98;  alias, 0 drivers
v0000000001243390_0 .net "D", 7 0, o00000000011f3ec8;  alias, 0 drivers
v00000000012427b0_0 .net *"_ivl_14", 3 0, L_0000000001293940;  1 drivers
v0000000001244010_0 .net *"_ivl_28", 7 0, L_0000000001298b40;  1 drivers
v0000000001244150_0 .net "acc_out", 7 0, v00000000011c10e0_0;  1 drivers
v0000000001242530_0 .net "acc_out_en", 0 0, L_00000000012977b0;  1 drivers
v0000000001242850_0 .net "b_reg_out", 7 0, v0000000001237e20_0;  1 drivers
v00000000012440b0_0 .net8 "buf_clk", 0 0, L_0000000001297a50;  1 drivers, strength-aware
v0000000001244290_0 .net8 "bus", 7 0, RS_00000000011f0808;  5 drivers
v0000000001242e90_0 .net "bus_high", 3 0, L_0000000001293d00;  alias, 1 drivers
v00000000012436b0_0 .net "bus_low", 3 0, L_0000000001294480;  alias, 1 drivers
v0000000001243bb0_0 .net "carry_flag", 0 0, L_0000000001298fa0;  alias, 1 drivers
v00000000012443d0_0 .net "clk", 0 0, v0000000001244b50_0;  1 drivers
v0000000001242170_0 .net "clr", 0 0, v00000000012457d0_0;  1 drivers
v0000000001242670_0 .net "inc", 0 0, L_0000000001245e10;  1 drivers
v0000000001243110_0 .net "ir_out", 7 0, v000000000123cde0_0;  1 drivers
v0000000001243cf0_0 .net "ld_acc", 0 0, L_00000000012972e0;  1 drivers
v00000000012428f0_0 .net "ld_b_reg", 0 0, L_0000000001298000;  1 drivers
v0000000001243750_0 .net "ld_ir", 0 0, L_0000000001297740;  1 drivers
v0000000001242b70_0 .net "ld_mar", 0 0, L_0000000001297e40;  1 drivers
v0000000001242990_0 .net "ld_out_reg", 0 0, L_0000000001298910;  1 drivers
v00000000012431b0_0 .net "low_acc_out_en", 0 0, L_0000000001297350;  1 drivers
v00000000012437f0_0 .net "low_halt", 0 0, L_00000000011ccc60;  1 drivers
v0000000001243250_0 .net "low_ir_out_en", 0 0, L_00000000011ae410;  1 drivers
v0000000001243890_0 .net "low_ld_acc", 0 0, L_000000000114a740;  1 drivers
v0000000001243930_0 .net "low_ld_b_reg", 0 0, L_0000000001297580;  1 drivers
v0000000001244470_0 .net "low_ld_ir", 0 0, L_00000000011ccaa0;  1 drivers
v0000000001244510_0 .net "low_ld_mar", 0 0, L_00000000011ccf00;  1 drivers
v0000000001242d50_0 .net "low_ld_out_reg", 0 0, L_0000000001297890;  1 drivers
v0000000001242cb0_0 .net "low_mem_out_en", 0 0, L_00000000011cca30;  1 drivers
v0000000001244650_0 .net "mar_out", 3 0, v000000000123c700_0;  1 drivers
v0000000001242df0_0 .net "op_code", 3 0, L_0000000001295420;  1 drivers
v0000000001244790_0 .net "out", 7 0, v000000000123fe00_0;  alias, 1 drivers
v0000000001243430_0 .net "pc_out_en", 0 0, L_0000000001244a10;  1 drivers
v0000000001244830_0 .net "rd_rs", 0 0, L_0000000001293300;  1 drivers
v00000000012439d0_0 .net "sub_add", 0 0, L_0000000001297510;  1 drivers
v0000000001243d90_0 .net "subadd_out_en", 0 0, L_00000000012979e0;  1 drivers
v0000000001243e30_0 .net "zero_flag", 0 0, o00000000011f4048;  alias, 0 drivers
L_0000000001294b60 .part/pv L_0000000001293760, 0, 4, 8;
L_0000000001295240 .part RS_00000000011f0808, 0, 4;
L_00000000012956a0 .part v000000000123cde0_0, 0, 4;
L_0000000001295380 .part/pv L_0000000001293b20, 0, 4, 8;
L_0000000001295420 .part v000000000123cde0_0, 4, 4;
L_0000000001293940 .part v000000000123cde0_0, 0, 4;
L_0000000001293300 .part L_0000000001293940, 0, 1;
L_0000000001293d00 .part L_0000000001298b40, 4, 4;
L_0000000001294480 .part L_0000000001298b40, 0, 4;
S_0000000001171610 .scope module, "acc" "dff_posedge" 6 76, 7 1 0, S_0000000001171480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr";
    .port_info 2 /INPUT 1 "i_en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
    .port_info 5 /OUTPUT 8 "qbar";
P_00000000011c2dc0 .param/l "DATA_WIDTH" 0 7 9, +C4<00000000000000000000000000001000>;
L_0000000001297ba0 .functor NOT 8, v00000000011c10e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000000011c0f00_0 .net8 "clk", 0 0, L_0000000001297a50;  alias, 1 drivers, strength-aware
v00000000011c0b40_0 .net "clr", 0 0, v00000000012457d0_0;  alias, 1 drivers
v00000000011c0be0_0 .net8 "d", 7 0, RS_00000000011f0808;  alias, 5 drivers
v00000000011c0d20_0 .net "i_en", 0 0, L_00000000012972e0;  alias, 1 drivers
v00000000011c10e0_0 .var "q", 7 0;
v00000000011c0dc0_0 .net "qbar", 7 0, L_0000000001297ba0;  1 drivers
E_00000000011c2cc0 .event posedge, v00000000011c0b40_0, v00000000011c0f00_0;
S_00000000011797b0 .scope module, "asub" "alu_latch" 6 90, 8 1 0, S_0000000001171480;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 8 "C";
    .port_info 3 /INPUT 8 "D";
    .port_info 4 /INPUT 1 "sub";
    .port_info 5 /INPUT 1 "out_en";
    .port_info 6 /INPUT 4 "op_new";
    .port_info 7 /OUTPUT 1 "cout";
    .port_info 8 /OUTPUT 8 "out";
P_00000000011c30c0 .param/l "cin_adder" 0 8 10, C4<0>;
L_0000000001298520 .functor NOT 1, L_00000000012979e0, C4<0>, C4<0>, C4<0>;
v0000000001237b00_0 .net "A", 7 0, v00000000011c10e0_0;  alias, 1 drivers
v0000000001238640_0 .net "B", 7 0, v0000000001237e20_0;  alias, 1 drivers
o00000000011f1228 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000001238500_0 .net "C", 7 0, o00000000011f1228;  0 drivers
o00000000011f1258 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000000012379c0_0 .net "D", 7 0, o00000000011f1258;  0 drivers
v0000000001237a60_0 .net "add_sub_low_out_en", 0 0, L_0000000001298520;  1 drivers
v0000000001238dc0_0 .net "add_sub_out", 7 0, v00000000012388c0_0;  1 drivers
v0000000001238e60_0 .net "cout", 0 0, o00000000011f0a48;  0 drivers
v0000000001238be0_0 .net "op_new", 3 0, L_0000000001295420;  alias, 1 drivers
v0000000001237ec0_0 .net8 "out", 7 0, RS_00000000011f0808;  alias, 5 drivers
v0000000001237c40_0 .net "out_en", 0 0, L_00000000012979e0;  alias, 1 drivers
v0000000001237ce0_0 .net "sub", 0 0, L_0000000001297510;  alias, 1 drivers
S_0000000001179940 .scope module, "r1" "alu" 8 13, 9 1 0, S_00000000011797b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "sub";
    .port_info 4 /INPUT 4 "operation";
    .port_info 5 /OUTPUT 8 "sum";
    .port_info 6 /OUTPUT 1 "cout";
v00000000011b0350_0 .net "a", 7 0, v00000000011c10e0_0;  alias, 1 drivers
v00000000011aec30_0 .net "b", 7 0, v0000000001237e20_0;  alias, 1 drivers
L_00000000012493c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000011b07b0_0 .net "cin", 0 0, L_00000000012493c0;  1 drivers
v00000000011aee10_0 .net "cout", 0 0, o00000000011f0a48;  alias, 0 drivers
v00000000011a1a40_0 .net "operation", 3 0, L_0000000001295420;  alias, 1 drivers
v00000000011a1b80_0 .net "sub", 0 0, L_0000000001297510;  alias, 1 drivers
v00000000011a0460_0 .net "sum", 7 0, v00000000012388c0_0;  alias, 1 drivers
v00000000012388c0_0 .var "temp", 7 0;
E_00000000011c3280 .event edge, v00000000011a1a40_0, v00000000011c10e0_0, v00000000011aec30_0;
S_0000000001179ad0 .scope module, "tri8" "tribuf_8bit" 8 20, 10 2 0, S_00000000011797b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 8 "out";
    .port_info 2 /INPUT 1 "low_enable";
v00000000012374c0_0 .net "in", 7 0, v00000000012388c0_0;  alias, 1 drivers
v0000000001237740_0 .net "low_enable", 0 0, L_0000000001298520;  alias, 1 drivers
v0000000001237920_0 .net8 "out", 7 0, RS_00000000011f0808;  alias, 5 drivers
L_0000000001293120 .part v00000000012388c0_0, 0, 4;
L_0000000001293a80 .part v00000000012388c0_0, 4, 4;
L_00000000012943e0 .concat8 [ 4 4 0 0], L_0000000001294340, L_0000000001293800;
S_0000000001156dc0 .scope module, "b0" "tribuf_4bit" 10 6, 11 2 0, S_0000000001179ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /INPUT 1 "low_enable";
L_00000000012989f0 .functor BUFIF0 1, L_0000000001294200, L_0000000001298520, C4<0>, C4<0>;
L_0000000001298bb0 .functor BUFIF0 1, L_0000000001294a20, L_0000000001298520, C4<0>, C4<0>;
L_0000000001298830 .functor BUFIF0 1, L_0000000001293620, L_0000000001298520, C4<0>, C4<0>;
L_0000000001298590 .functor BUFIF0 1, L_0000000001295880, L_0000000001298520, C4<0>, C4<0>;
v0000000001237100_0 .net8 *"_ivl_1", 0 0, L_00000000012989f0;  1 drivers, strength-aware
v0000000001237ba0_0 .net8 *"_ivl_11", 0 0, L_0000000001298830;  1 drivers, strength-aware
v00000000012371a0_0 .net *"_ivl_14", 0 0, L_0000000001293620;  1 drivers
v0000000001237600_0 .net8 *"_ivl_16", 0 0, L_0000000001298590;  1 drivers, strength-aware
v0000000001237240_0 .net *"_ivl_20", 0 0, L_0000000001295880;  1 drivers
v00000000012372e0_0 .net *"_ivl_4", 0 0, L_0000000001294200;  1 drivers
v00000000012377e0_0 .net8 *"_ivl_6", 0 0, L_0000000001298bb0;  1 drivers, strength-aware
v00000000012385a0_0 .net *"_ivl_9", 0 0, L_0000000001294a20;  1 drivers
v0000000001238a00_0 .net "in", 3 0, L_0000000001293120;  1 drivers
v0000000001237060_0 .net "low_enable", 0 0, L_0000000001298520;  alias, 1 drivers
v0000000001238d20_0 .net "out", 3 0, L_0000000001294340;  1 drivers
L_0000000001294200 .part L_0000000001293120, 0, 1;
L_0000000001294a20 .part L_0000000001293120, 1, 1;
L_0000000001293620 .part L_0000000001293120, 2, 1;
L_0000000001294340 .concat8 [ 1 1 1 1], L_00000000012989f0, L_0000000001298bb0, L_0000000001298830, L_0000000001298590;
L_0000000001295880 .part L_0000000001293120, 3, 1;
S_0000000001156f50 .scope module, "b1" "tribuf_4bit" 10 7, 11 2 0, S_0000000001179ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /INPUT 1 "low_enable";
L_0000000001298c20 .functor BUFIF0 1, L_00000000012931c0, L_0000000001298520, C4<0>, C4<0>;
L_0000000001298ec0 .functor BUFIF0 1, L_0000000001293260, L_0000000001298520, C4<0>, C4<0>;
L_0000000001298600 .functor BUFIF0 1, L_00000000012939e0, L_0000000001298520, C4<0>, C4<0>;
L_0000000001298c90 .functor BUFIF0 1, L_0000000001294f20, L_0000000001298520, C4<0>, C4<0>;
v0000000001238320_0 .net8 *"_ivl_1", 0 0, L_0000000001298c20;  1 drivers, strength-aware
v00000000012383c0_0 .net8 *"_ivl_11", 0 0, L_0000000001298600;  1 drivers, strength-aware
v0000000001238460_0 .net *"_ivl_14", 0 0, L_00000000012939e0;  1 drivers
v0000000001237560_0 .net8 *"_ivl_16", 0 0, L_0000000001298c90;  1 drivers, strength-aware
v00000000012381e0_0 .net *"_ivl_20", 0 0, L_0000000001294f20;  1 drivers
v0000000001238aa0_0 .net *"_ivl_4", 0 0, L_00000000012931c0;  1 drivers
v00000000012376a0_0 .net8 *"_ivl_6", 0 0, L_0000000001298ec0;  1 drivers, strength-aware
v0000000001237380_0 .net *"_ivl_9", 0 0, L_0000000001293260;  1 drivers
v0000000001238b40_0 .net "in", 3 0, L_0000000001293a80;  1 drivers
v0000000001237880_0 .net "low_enable", 0 0, L_0000000001298520;  alias, 1 drivers
v0000000001237420_0 .net "out", 3 0, L_0000000001293800;  1 drivers
L_00000000012931c0 .part L_0000000001293a80, 0, 1;
L_0000000001293260 .part L_0000000001293a80, 1, 1;
L_00000000012939e0 .part L_0000000001293a80, 2, 1;
L_0000000001293800 .concat8 [ 1 1 1 1], L_0000000001298c20, L_0000000001298ec0, L_0000000001298600, L_0000000001298c90;
L_0000000001294f20 .part L_0000000001293a80, 3, 1;
S_00000000011570e0 .scope module, "b_reg" "dff_posedge" 6 86, 7 1 0, S_0000000001171480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr";
    .port_info 2 /INPUT 1 "i_en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
    .port_info 5 /OUTPUT 8 "qbar";
P_00000000011c2c00 .param/l "DATA_WIDTH" 0 7 9, +C4<00000000000000000000000000001000>;
L_0000000001297190 .functor NOT 8, v0000000001237e20_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000000012386e0_0 .net8 "clk", 0 0, L_0000000001297a50;  alias, 1 drivers, strength-aware
v0000000001238f00_0 .net "clr", 0 0, v00000000012457d0_0;  alias, 1 drivers
v0000000001238780_0 .net8 "d", 7 0, RS_00000000011f0808;  alias, 5 drivers
v0000000001237d80_0 .net "i_en", 0 0, L_0000000001298000;  alias, 1 drivers
v0000000001237e20_0 .var "q", 7 0;
v0000000001237f60_0 .net "qbar", 7 0, L_0000000001297190;  1 drivers
S_0000000001155e50 .scope module, "buf0" "tribuf_4bit" 6 69, 11 2 0, S_0000000001171480;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /INPUT 1 "low_enable";
L_0000000001297ac0 .functor BUFIF0 1, L_00000000012934e0, L_00000000011ae410, C4<0>, C4<0>;
L_00000000012974a0 .functor BUFIF0 1, L_0000000001293bc0, L_00000000011ae410, C4<0>, C4<0>;
L_0000000001297970 .functor BUFIF0 1, L_00000000012952e0, L_00000000011ae410, C4<0>, C4<0>;
L_0000000001297b30 .functor BUFIF0 1, L_0000000001294d40, L_00000000011ae410, C4<0>, C4<0>;
v0000000001238000_0 .net8 *"_ivl_1", 0 0, L_0000000001297ac0;  1 drivers, strength-aware
v0000000001238280_0 .net8 *"_ivl_11", 0 0, L_0000000001297970;  1 drivers, strength-aware
v0000000001238820_0 .net *"_ivl_14", 0 0, L_00000000012952e0;  1 drivers
v00000000012380a0_0 .net8 *"_ivl_16", 0 0, L_0000000001297b30;  1 drivers, strength-aware
v0000000001238960_0 .net *"_ivl_20", 0 0, L_0000000001294d40;  1 drivers
v0000000001238140_0 .net *"_ivl_4", 0 0, L_00000000012934e0;  1 drivers
v0000000001238c80_0 .net8 *"_ivl_6", 0 0, L_00000000012974a0;  1 drivers, strength-aware
v000000000123b3a0_0 .net *"_ivl_9", 0 0, L_0000000001293bc0;  1 drivers
v000000000123ca20_0 .net "in", 3 0, L_00000000012956a0;  1 drivers
v000000000123b9e0_0 .net "low_enable", 0 0, L_00000000011ae410;  alias, 1 drivers
v000000000123b080_0 .net "out", 3 0, L_0000000001293b20;  1 drivers
L_00000000012934e0 .part L_00000000012956a0, 0, 1;
L_0000000001293bc0 .part L_00000000012956a0, 1, 1;
L_00000000012952e0 .part L_00000000012956a0, 2, 1;
L_0000000001293b20 .concat8 [ 1 1 1 1], L_0000000001297ac0, L_00000000012974a0, L_0000000001297970, L_0000000001297b30;
L_0000000001294d40 .part L_00000000012956a0, 3, 1;
S_0000000001155fe0 .scope module, "buf1" "tribuf_8bit" 6 81, 10 2 0, S_0000000001171480;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 8 "out";
    .port_info 2 /INPUT 1 "low_enable";
v000000000123b260_0 .net "in", 7 0, v00000000011c10e0_0;  alias, 1 drivers
v000000000123c480_0 .net "low_enable", 0 0, L_0000000001297350;  alias, 1 drivers
v000000000123cd40_0 .net8 "out", 7 0, RS_00000000011f0808;  alias, 5 drivers
L_00000000012933a0 .part v00000000011c10e0_0, 0, 4;
L_0000000001294ca0 .part v00000000011c10e0_0, 4, 4;
L_0000000001294de0 .concat8 [ 4 4 0 0], L_00000000012942a0, L_0000000001293440;
S_0000000001156170 .scope module, "b0" "tribuf_4bit" 10 6, 11 2 0, S_0000000001155fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /INPUT 1 "low_enable";
L_0000000001297430 .functor BUFIF0 1, L_0000000001294020, L_0000000001297350, C4<0>, C4<0>;
L_0000000001297f90 .functor BUFIF0 1, L_00000000012954c0, L_0000000001297350, C4<0>, C4<0>;
L_0000000001297c10 .functor BUFIF0 1, L_00000000012940c0, L_0000000001297350, C4<0>, C4<0>;
L_0000000001297c80 .functor BUFIF0 1, L_0000000001294c00, L_0000000001297350, C4<0>, C4<0>;
v000000000123b6c0_0 .net8 *"_ivl_1", 0 0, L_0000000001297430;  1 drivers, strength-aware
v000000000123b1c0_0 .net8 *"_ivl_11", 0 0, L_0000000001297c10;  1 drivers, strength-aware
v000000000123cf20_0 .net *"_ivl_14", 0 0, L_00000000012940c0;  1 drivers
v000000000123c020_0 .net8 *"_ivl_16", 0 0, L_0000000001297c80;  1 drivers, strength-aware
v000000000123bf80_0 .net *"_ivl_20", 0 0, L_0000000001294c00;  1 drivers
v000000000123cc00_0 .net *"_ivl_4", 0 0, L_0000000001294020;  1 drivers
v000000000123c840_0 .net8 *"_ivl_6", 0 0, L_0000000001297f90;  1 drivers, strength-aware
v000000000123cac0_0 .net *"_ivl_9", 0 0, L_00000000012954c0;  1 drivers
v000000000123be40_0 .net "in", 3 0, L_00000000012933a0;  1 drivers
v000000000123c8e0_0 .net "low_enable", 0 0, L_0000000001297350;  alias, 1 drivers
v000000000123cb60_0 .net "out", 3 0, L_00000000012942a0;  1 drivers
L_0000000001294020 .part L_00000000012933a0, 0, 1;
L_00000000012954c0 .part L_00000000012933a0, 1, 1;
L_00000000012940c0 .part L_00000000012933a0, 2, 1;
L_00000000012942a0 .concat8 [ 1 1 1 1], L_0000000001297430, L_0000000001297f90, L_0000000001297c10, L_0000000001297c80;
L_0000000001294c00 .part L_00000000012933a0, 3, 1;
S_0000000001152400 .scope module, "b1" "tribuf_4bit" 10 7, 11 2 0, S_0000000001155fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /INPUT 1 "low_enable";
L_0000000001297cf0 .functor BUFIF0 1, L_0000000001293c60, L_0000000001297350, C4<0>, C4<0>;
L_00000000012973c0 .functor BUFIF0 1, L_0000000001295560, L_0000000001297350, C4<0>, C4<0>;
L_0000000001297d60 .functor BUFIF0 1, L_0000000001295600, L_0000000001297350, C4<0>, C4<0>;
L_0000000001297eb0 .functor BUFIF0 1, L_0000000001294160, L_0000000001297350, C4<0>, C4<0>;
v000000000123bb20_0 .net8 *"_ivl_1", 0 0, L_0000000001297cf0;  1 drivers, strength-aware
v000000000123c660_0 .net8 *"_ivl_11", 0 0, L_0000000001297d60;  1 drivers, strength-aware
v000000000123c980_0 .net *"_ivl_14", 0 0, L_0000000001295600;  1 drivers
v000000000123bbc0_0 .net8 *"_ivl_16", 0 0, L_0000000001297eb0;  1 drivers, strength-aware
v000000000123bee0_0 .net *"_ivl_20", 0 0, L_0000000001294160;  1 drivers
v000000000123b760_0 .net *"_ivl_4", 0 0, L_0000000001293c60;  1 drivers
v000000000123b120_0 .net8 *"_ivl_6", 0 0, L_00000000012973c0;  1 drivers, strength-aware
v000000000123cca0_0 .net *"_ivl_9", 0 0, L_0000000001295560;  1 drivers
v000000000123bd00_0 .net "in", 3 0, L_0000000001294ca0;  1 drivers
v000000000123c0c0_0 .net "low_enable", 0 0, L_0000000001297350;  alias, 1 drivers
v000000000123ba80_0 .net "out", 3 0, L_0000000001293440;  1 drivers
L_0000000001293c60 .part L_0000000001294ca0, 0, 1;
L_0000000001295560 .part L_0000000001294ca0, 1, 1;
L_0000000001295600 .part L_0000000001294ca0, 2, 1;
L_0000000001293440 .concat8 [ 1 1 1 1], L_0000000001297cf0, L_00000000012973c0, L_0000000001297d60, L_0000000001297eb0;
L_0000000001294160 .part L_0000000001294ca0, 3, 1;
S_0000000001152590 .scope module, "ir" "dff_posedge" 6 65, 7 1 0, S_0000000001171480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr";
    .port_info 2 /INPUT 1 "i_en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
    .port_info 5 /OUTPUT 8 "qbar";
P_00000000011c2bc0 .param/l "DATA_WIDTH" 0 7 9, +C4<00000000000000000000000000001000>;
L_0000000001297900 .functor NOT 8, v000000000123cde0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000000000123b300_0 .net8 "clk", 0 0, L_0000000001297a50;  alias, 1 drivers, strength-aware
v000000000123c2a0_0 .net "clr", 0 0, v00000000012457d0_0;  alias, 1 drivers
v000000000123c200_0 .net8 "d", 7 0, RS_00000000011f0808;  alias, 5 drivers
v000000000123bc60_0 .net "i_en", 0 0, L_0000000001297740;  alias, 1 drivers
v000000000123cde0_0 .var "q", 7 0;
v000000000123ce80_0 .net "qbar", 7 0, L_0000000001297900;  1 drivers
S_000000000123dea0 .scope module, "mar" "dff_posedge" 6 54, 7 1 0, S_0000000001171480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr";
    .port_info 2 /INPUT 1 "i_en";
    .port_info 3 /INPUT 4 "d";
    .port_info 4 /OUTPUT 4 "q";
    .port_info 5 /OUTPUT 4 "qbar";
P_00000000011c2480 .param/l "DATA_WIDTH" 0 7 9, +C4<00000000000000000000000000000100>;
L_0000000001297200 .functor NOT 4, v000000000123c700_0, C4<0000>, C4<0000>, C4<0000>;
v000000000123c160_0 .net8 "clk", 0 0, L_0000000001297a50;  alias, 1 drivers, strength-aware
v000000000123b800_0 .net "clr", 0 0, v00000000012457d0_0;  alias, 1 drivers
v000000000123c340_0 .net "d", 3 0, L_0000000001295240;  1 drivers
v000000000123bda0_0 .net "i_en", 0 0, L_0000000001297e40;  alias, 1 drivers
v000000000123c700_0 .var "q", 3 0;
v000000000123b440_0 .net "qbar", 3 0, L_0000000001297200;  1 drivers
S_000000000123db80 .scope module, "mem" "rom16_8bit" 6 58, 12 1 0, S_0000000001171480;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "addr";
    .port_info 1 /INPUT 1 "low_o_en";
    .port_info 2 /OUTPUT 8 "data_out";
    .port_info 3 /INPUT 4 "op_code";
    .port_info 4 /INPUT 8 "acc_out";
v000000000123c3e0_0 .net "acc_out", 7 0, v00000000011c10e0_0;  alias, 1 drivers
v000000000123c7a0_0 .net "addr", 3 0, v000000000123c700_0;  alias, 1 drivers
v000000000123b4e0_0 .var "data_out", 7 0;
v000000000123b580_0 .net "low_o_en", 0 0, L_00000000011cca30;  alias, 1 drivers
v000000000123c520 .array "mem", 255 0, 7 0;
v000000000123b620_0 .net "op_code", 3 0, L_0000000001295420;  alias, 1 drivers
v000000000123b8a0_0 .var "temp", 7 0;
E_00000000011c2780 .event edge, v000000000123b580_0, v000000000123c700_0;
S_000000000123dd10 .scope module, "out_reg" "dff_posedge" 6 95, 7 1 0, S_0000000001171480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr";
    .port_info 2 /INPUT 1 "i_en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
    .port_info 5 /OUTPUT 8 "qbar";
P_00000000011c2900 .param/l "DATA_WIDTH" 0 7 9, +C4<00000000000000000000000000001000>;
L_0000000001298d00 .functor NOT 8, v000000000123fe00_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000000000123c5c0_0 .net8 "clk", 0 0, L_0000000001297a50;  alias, 1 drivers, strength-aware
v000000000123b940_0 .net "clr", 0 0, v00000000012457d0_0;  alias, 1 drivers
v000000000123fb80_0 .net8 "d", 7 0, RS_00000000011f0808;  alias, 5 drivers
v000000000123fd60_0 .net "i_en", 0 0, L_0000000001298910;  alias, 1 drivers
v000000000123fe00_0 .var "q", 7 0;
v000000000123ec80_0 .net "qbar", 7 0, L_0000000001298d00;  1 drivers
S_000000000123d090 .scope module, "pc" "program_counter" 6 47, 13 1 0, S_0000000001171480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inc";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "pc_out_en";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 4 "out";
L_0000000001297270 .functor NOT 1, L_0000000001244a10, C4<0>, C4<0>, C4<0>;
v000000000123e1e0_0 .net8 "clk", 0 0, L_0000000001297a50;  alias, 1 drivers, strength-aware
v000000000123f180_0 .net "clr", 0 0, v00000000012457d0_0;  alias, 1 drivers
v000000000123ff40_0 .var "hold", 3 0;
v000000000123f0e0_0 .net "inc", 0 0, L_0000000001245e10;  alias, 1 drivers
v000000000123f7c0_0 .net "not_pc_out_en", 0 0, L_0000000001297270;  1 drivers
v000000000123f860_0 .net "out", 3 0, L_0000000001293760;  1 drivers
v000000000123e3c0_0 .net "pc_out_en", 0 0, L_0000000001244a10;  alias, 1 drivers
S_000000000123d3b0 .scope module, "tbuf" "tribuf_4bit" 13 8, 11 2 0, S_000000000123d090;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /INPUT 1 "low_enable";
L_0000000001297120 .functor BUFIF0 1, L_0000000001295740, L_0000000001297270, C4<0>, C4<0>;
L_0000000001297f20 .functor BUFIF0 1, L_00000000012936c0, L_0000000001297270, C4<0>, C4<0>;
L_00000000012976d0 .functor BUFIF0 1, L_00000000012938a0, L_0000000001297270, C4<0>, C4<0>;
L_0000000001297dd0 .functor BUFIF0 1, L_0000000001294700, L_0000000001297270, C4<0>, C4<0>;
v000000000123e320_0 .net8 *"_ivl_1", 0 0, L_0000000001297120;  1 drivers, strength-aware
v000000000123fcc0_0 .net8 *"_ivl_11", 0 0, L_00000000012976d0;  1 drivers, strength-aware
v000000000123f040_0 .net *"_ivl_14", 0 0, L_00000000012938a0;  1 drivers
v000000000123f360_0 .net8 *"_ivl_16", 0 0, L_0000000001297dd0;  1 drivers, strength-aware
v000000000123f5e0_0 .net *"_ivl_20", 0 0, L_0000000001294700;  1 drivers
v000000000123ee60_0 .net *"_ivl_4", 0 0, L_0000000001295740;  1 drivers
v000000000123e0a0_0 .net8 *"_ivl_6", 0 0, L_0000000001297f20;  1 drivers, strength-aware
v000000000123ed20_0 .net *"_ivl_9", 0 0, L_00000000012936c0;  1 drivers
v000000000123ef00_0 .net "in", 3 0, v000000000123ff40_0;  1 drivers
v000000000123e780_0 .net "low_enable", 0 0, L_0000000001297270;  alias, 1 drivers
v000000000123f9a0_0 .net "out", 3 0, L_0000000001293760;  alias, 1 drivers
L_0000000001295740 .part v000000000123ff40_0, 0, 1;
L_00000000012936c0 .part v000000000123ff40_0, 1, 1;
L_00000000012938a0 .part v000000000123ff40_0, 2, 1;
L_0000000001293760 .concat8 [ 1 1 1 1], L_0000000001297120, L_0000000001297f20, L_00000000012976d0, L_0000000001297dd0;
L_0000000001294700 .part v000000000123ff40_0, 3, 1;
S_000000000123d860 .scope module, "seq" "control_sequencer" 6 24, 14 19 0, S_0000000001171480;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "op_code";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /OUTPUT 1 "inc";
    .port_info 4 /OUTPUT 1 "pc_out_en";
    .port_info 5 /OUTPUT 1 "low_ld_mar";
    .port_info 6 /OUTPUT 1 "low_mem_out_en";
    .port_info 7 /OUTPUT 1 "low_ld_ir";
    .port_info 8 /OUTPUT 1 "low_ir_out_en";
    .port_info 9 /OUTPUT 1 "low_ld_acc";
    .port_info 10 /OUTPUT 1 "acc_out_en";
    .port_info 11 /OUTPUT 1 "sub_add";
    .port_info 12 /OUTPUT 1 "xor_ratna";
    .port_info 13 /OUTPUT 1 "and_ratna";
    .port_info 14 /OUTPUT 1 "cmp_ratna";
    .port_info 15 /OUTPUT 1 "or_ratna";
    .port_info 16 /OUTPUT 1 "lda_imm";
    .port_info 17 /OUTPUT 1 "sta_imm";
    .port_info 18 /OUTPUT 1 "subadd_out_en";
    .port_info 19 /OUTPUT 1 "low_ld_b_reg";
    .port_info 20 /OUTPUT 1 "low_ld_out_reg";
    .port_info 21 /OUTPUT 1 "low_halt";
L_00000000011cce90 .functor OR 1, L_0000000001245c30, L_00000000012450f0, C4<0>, C4<0>;
L_00000000011cd2f0 .functor OR 1, L_00000000011cce90, L_0000000001245af0, C4<0>, C4<0>;
L_00000000011cc480 .functor OR 1, L_00000000011cd2f0, L_0000000001244e70, C4<0>, C4<0>;
L_00000000011cc790 .functor OR 1, L_00000000011cc480, L_00000000012448d0, C4<0>, C4<0>;
L_00000000011ccd40 .functor OR 1, L_00000000011cc790, L_0000000001245410, C4<0>, C4<0>;
L_00000000011cc560 .functor OR 1, L_00000000011ccd40, L_0000000001245050, C4<0>, C4<0>;
L_00000000011cd1a0 .functor OR 1, L_00000000011cc560, L_0000000001245190, C4<0>, C4<0>;
L_00000000011ccdb0 .functor OR 1, L_0000000001245c30, L_0000000001245370, C4<0>, C4<0>;
L_00000000011ccb10 .functor OR 1, L_00000000011ccdb0, L_00000000011cd1a0, C4<0>, C4<0>;
L_00000000011cc4f0 .functor AND 1, L_0000000001244ab0, L_00000000011ccb10, C4<1>, C4<1>;
L_00000000011cce20 .functor OR 1, L_0000000001244970, L_00000000011cc4f0, C4<0>, C4<0>;
L_00000000011ccf00 .functor NOT 1, L_00000000011cce20, C4<0>, C4<0>, C4<0>;
L_00000000011cc5d0 .functor OR 1, L_0000000001245c30, L_0000000001245370, C4<0>, C4<0>;
L_00000000011cc720 .functor OR 1, L_00000000011cc5d0, L_00000000011cd1a0, C4<0>, C4<0>;
L_00000000011cc640 .functor AND 1, L_0000000001244d30, L_00000000011cc720, C4<1>, C4<1>;
L_00000000011cc8e0 .functor OR 1, L_0000000001244bf0, L_00000000011cc640, C4<0>, C4<0>;
L_00000000011cca30 .functor NOT 1, L_00000000011cc8e0, C4<0>, C4<0>, C4<0>;
L_00000000011ccaa0 .functor NOT 1, L_0000000001295060, C4<0>, C4<0>, C4<0>;
L_00000000011ccf70 .functor OR 1, L_0000000001245c30, L_0000000001245370, C4<0>, C4<0>;
L_00000000011cc410 .functor OR 1, L_00000000011ccf70, L_00000000011cd1a0, C4<0>, C4<0>;
L_00000000011adca0 .functor AND 1, L_0000000001293e40, L_00000000011cc410, C4<1>, C4<1>;
L_00000000011ae410 .functor NOT 1, L_00000000011adca0, C4<0>, C4<0>, C4<0>;
L_00000000011ade60 .functor AND 1, L_00000000012951a0, L_0000000001245370, C4<1>, C4<1>;
L_00000000011ae090 .functor AND 1, L_00000000012947a0, L_00000000011cd1a0, C4<1>, C4<1>;
L_00000000011ae800 .functor OR 1, L_00000000011ade60, L_00000000011ae090, C4<0>, C4<0>;
L_000000000114a740 .functor NOT 1, L_00000000011ae800, C4<0>, C4<0>, C4<0>;
L_00000000012977b0 .functor AND 1, L_0000000001293ee0, L_00000000011cc6b0, C4<1>, C4<1>;
L_0000000001297510 .functor AND 1, L_00000000012957e0, L_00000000012450f0, C4<1>, C4<1>;
L_00000000012979e0 .functor AND 1, L_0000000001293f80, L_00000000011cd1a0, C4<1>, C4<1>;
L_0000000001297820 .functor AND 1, L_0000000001293580, L_00000000011cd1a0, C4<1>, C4<1>;
L_0000000001297580 .functor NOT 1, L_0000000001297820, C4<0>, C4<0>, C4<0>;
L_0000000001297660 .functor BUFZ 1, L_0000000001297580, C4<0>, C4<0>, C4<0>;
L_00000000012975f0 .functor AND 1, L_0000000001295100, L_00000000011cc6b0, C4<1>, C4<1>;
L_0000000001297890 .functor NOT 1, L_00000000012975f0, C4<0>, C4<0>, C4<0>;
v00000000012401f0_0 .net *"_ivl_0", 0 0, L_00000000011cce90;  1 drivers
v0000000001240e70_0 .net *"_ivl_10", 0 0, L_00000000011cc560;  1 drivers
v00000000012414b0_0 .net *"_ivl_19", 0 0, L_0000000001244970;  1 drivers
v0000000001240ab0_0 .net *"_ivl_2", 0 0, L_00000000011cd2f0;  1 drivers
v0000000001241c30_0 .net *"_ivl_21", 0 0, L_0000000001244ab0;  1 drivers
v0000000001240290_0 .net *"_ivl_22", 0 0, L_00000000011ccdb0;  1 drivers
v0000000001241550_0 .net *"_ivl_24", 0 0, L_00000000011ccb10;  1 drivers
v0000000001241870_0 .net *"_ivl_26", 0 0, L_00000000011cc4f0;  1 drivers
v0000000001240330_0 .net *"_ivl_28", 0 0, L_00000000011cce20;  1 drivers
v0000000001240bf0_0 .net *"_ivl_33", 0 0, L_0000000001244bf0;  1 drivers
v0000000001240dd0_0 .net *"_ivl_35", 0 0, L_0000000001244d30;  1 drivers
v0000000001240f10_0 .net *"_ivl_36", 0 0, L_00000000011cc5d0;  1 drivers
v0000000001241a50_0 .net *"_ivl_38", 0 0, L_00000000011cc720;  1 drivers
v0000000001240970_0 .net *"_ivl_4", 0 0, L_00000000011cc480;  1 drivers
v00000000012403d0_0 .net *"_ivl_40", 0 0, L_00000000011cc640;  1 drivers
v0000000001240c90_0 .net *"_ivl_42", 0 0, L_00000000011cc8e0;  1 drivers
v0000000001240510_0 .net *"_ivl_47", 0 0, L_0000000001295060;  1 drivers
v00000000012417d0_0 .net *"_ivl_51", 0 0, L_0000000001293e40;  1 drivers
v0000000001240790_0 .net *"_ivl_52", 0 0, L_00000000011ccf70;  1 drivers
v0000000001240fb0_0 .net *"_ivl_54", 0 0, L_00000000011cc410;  1 drivers
v0000000001240d30_0 .net *"_ivl_56", 0 0, L_00000000011adca0;  1 drivers
v0000000001241cd0_0 .net *"_ivl_6", 0 0, L_00000000011cc790;  1 drivers
v00000000012405b0_0 .net *"_ivl_61", 0 0, L_00000000012951a0;  1 drivers
v0000000001241050_0 .net *"_ivl_62", 0 0, L_00000000011ade60;  1 drivers
v0000000001241190_0 .net *"_ivl_65", 0 0, L_00000000012947a0;  1 drivers
v0000000001241910_0 .net *"_ivl_66", 0 0, L_00000000011ae090;  1 drivers
v00000000012419b0_0 .net *"_ivl_68", 0 0, L_00000000011ae800;  1 drivers
v0000000001241230_0 .net *"_ivl_73", 0 0, L_0000000001293ee0;  1 drivers
v00000000012412d0_0 .net *"_ivl_77", 0 0, L_00000000012957e0;  1 drivers
v0000000001241370_0 .net *"_ivl_8", 0 0, L_00000000011ccd40;  1 drivers
v0000000001241e10_0 .net *"_ivl_81", 0 0, L_0000000001293f80;  1 drivers
v0000000001240470_0 .net *"_ivl_85", 0 0, L_0000000001293580;  1 drivers
v0000000001241410_0 .net *"_ivl_86", 0 0, L_0000000001297820;  1 drivers
v0000000001241af0_0 .net *"_ivl_93", 0 0, L_0000000001295100;  1 drivers
v0000000001240650_0 .net *"_ivl_94", 0 0, L_00000000012975f0;  1 drivers
v0000000001241b90_0 .net "acc_out_en", 0 0, L_00000000012977b0;  alias, 1 drivers
v0000000001241eb0_0 .net "add", 0 0, L_0000000001245c30;  1 drivers
v00000000012406f0_0 .net "aluon", 0 0, L_00000000011cd1a0;  1 drivers
v0000000001240830_0 .net "and_ratna", 0 0, L_0000000001244e70;  1 drivers
v00000000012408d0_0 .net8 "clk", 0 0, L_0000000001297a50;  alias, 1 drivers, strength-aware
v0000000001242710_0 .net "clr", 0 0, v00000000012457d0_0;  alias, 1 drivers
v00000000012432f0_0 .net "cmp_ratna", 0 0, L_0000000001245410;  1 drivers
v0000000001242fd0_0 .net "inc", 0 0, L_0000000001245e10;  alias, 1 drivers
v0000000001244330_0 .net "lda", 0 0, L_0000000001245370;  1 drivers
v0000000001243ed0_0 .net "lda_imm", 0 0, L_0000000001245050;  1 drivers
v00000000012422b0_0 .net "low_halt", 0 0, L_00000000011ccc60;  alias, 1 drivers
v0000000001242350_0 .net "low_ir_out_en", 0 0, L_00000000011ae410;  alias, 1 drivers
v0000000001242c10_0 .net "low_ld_acc", 0 0, L_000000000114a740;  alias, 1 drivers
v00000000012446f0_0 .net "low_ld_b_reg", 0 0, L_0000000001297580;  alias, 1 drivers
v00000000012423f0_0 .net "low_ld_ir", 0 0, L_00000000011ccaa0;  alias, 1 drivers
v00000000012425d0_0 .net "low_ld_mar", 0 0, L_00000000011ccf00;  alias, 1 drivers
v0000000001242210_0 .net "low_ld_out_reg", 0 0, L_0000000001297890;  alias, 1 drivers
v0000000001243f70_0 .net "low_mem_out_en", 0 0, L_00000000011cca30;  alias, 1 drivers
v0000000001243070_0 .net "op_code", 3 0, L_0000000001295420;  alias, 1 drivers
v0000000001243a70_0 .net "or_ratna", 0 0, L_00000000012448d0;  1 drivers
v00000000012420d0_0 .net "out", 0 0, L_00000000011cc6b0;  1 drivers
v0000000001243610_0 .net "pc_out_en", 0 0, L_0000000001244a10;  alias, 1 drivers
v0000000001242ad0_0 .net "sta_imm", 0 0, L_0000000001245190;  1 drivers
v0000000001242490_0 .net "sub", 0 0, L_00000000012450f0;  1 drivers
v0000000001242f30_0 .net "sub_add", 0 0, L_0000000001297510;  alias, 1 drivers
v0000000001242a30_0 .net "subadd_out_en", 0 0, L_00000000012979e0;  alias, 1 drivers
v00000000012445b0_0 .net "t", 5 0, v000000000123f680_0;  1 drivers
v00000000012434d0_0 .net "temp", 0 0, L_0000000001297660;  1 drivers
v00000000012441f0_0 .net "xor_ratna", 0 0, L_0000000001245af0;  1 drivers
L_0000000001245e10 .part v000000000123f680_0, 4, 1;
L_0000000001244a10 .part v000000000123f680_0, 5, 1;
L_0000000001244970 .part v000000000123f680_0, 5, 1;
L_0000000001244ab0 .part v000000000123f680_0, 2, 1;
L_0000000001244bf0 .part v000000000123f680_0, 3, 1;
L_0000000001244d30 .part v000000000123f680_0, 1, 1;
L_0000000001295060 .part v000000000123f680_0, 3, 1;
L_0000000001293e40 .part v000000000123f680_0, 2, 1;
L_00000000012951a0 .part v000000000123f680_0, 1, 1;
L_00000000012947a0 .part v000000000123f680_0, 0, 1;
L_0000000001293ee0 .part v000000000123f680_0, 2, 1;
L_00000000012957e0 .part v000000000123f680_0, 0, 1;
L_0000000001293f80 .part v000000000123f680_0, 0, 1;
L_0000000001293580 .part v000000000123f680_0, 1, 1;
L_0000000001295100 .part v000000000123f680_0, 2, 1;
S_000000000123d540 .scope module, "counter" "ring_counter" 14 43, 15 3 0, S_000000000123d860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "t";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "res";
v000000000123f220_0 .net8 "clk", 0 0, L_0000000001297a50;  alias, 1 drivers, strength-aware
v000000000123fea0_0 .net "res", 0 0, v00000000012457d0_0;  alias, 1 drivers
v000000000123f680_0 .var "t", 5 0;
E_00000000011c2d00/0 .event negedge, v00000000011c0f00_0;
E_00000000011c2d00/1 .event posedge, v00000000011c0b40_0;
E_00000000011c2d00 .event/or E_00000000011c2d00/0, E_00000000011c2d00/1;
S_000000000123d220 .scope module, "decoder" "instruction_decoder" 14 42, 16 3 0, S_000000000123d860;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "op_code";
    .port_info 1 /OUTPUT 1 "lda";
    .port_info 2 /OUTPUT 1 "add";
    .port_info 3 /OUTPUT 1 "sub";
    .port_info 4 /OUTPUT 1 "out";
    .port_info 5 /OUTPUT 1 "low_halt";
    .port_info 6 /OUTPUT 1 "xor_ratna";
    .port_info 7 /OUTPUT 1 "and_ratna";
    .port_info 8 /OUTPUT 1 "or_ratna";
    .port_info 9 /OUTPUT 1 "cmp_ratna";
    .port_info 10 /OUTPUT 1 "lda_imm";
    .port_info 11 /OUTPUT 1 "sta_imm";
L_00000000011cc870 .functor NOT 1, L_0000000001245550, C4<0>, C4<0>, C4<0>;
L_00000000011cd0c0 .functor AND 1, L_00000000011cc870, L_00000000012455f0, C4<1>, C4<1>;
L_00000000011cc950 .functor AND 1, L_00000000011cd0c0, L_0000000001245690, C4<1>, C4<1>;
L_00000000011cc6b0 .functor AND 1, L_00000000011cc950, L_0000000001245870, C4<1>, C4<1>;
L_00000000011cd210 .functor AND 1, L_0000000001244dd0, L_0000000001245910, C4<1>, C4<1>;
L_00000000011ccbf0 .functor AND 1, L_00000000011cd210, L_0000000001245d70, C4<1>, C4<1>;
L_00000000011cc9c0 .functor AND 1, L_00000000011ccbf0, L_0000000001244f10, C4<1>, C4<1>;
L_00000000011ccc60 .functor NOT 1, L_00000000011cc9c0, C4<0>, C4<0>, C4<0>;
L_0000000001249138 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000000000123f2c0_0 .net/2u *"_ivl_0", 3 0, L_0000000001249138;  1 drivers
L_0000000001249210 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v000000000123f720_0 .net/2u *"_ivl_12", 3 0, L_0000000001249210;  1 drivers
L_0000000001249258 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v000000000123fc20_0 .net/2u *"_ivl_16", 3 0, L_0000000001249258;  1 drivers
L_00000000012492a0 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v000000000123f900_0 .net/2u *"_ivl_20", 3 0, L_00000000012492a0;  1 drivers
L_00000000012492e8 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v000000000123f400_0 .net/2u *"_ivl_24", 3 0, L_00000000012492e8;  1 drivers
L_0000000001249330 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v000000000123ebe0_0 .net/2u *"_ivl_28", 3 0, L_0000000001249330;  1 drivers
L_0000000001249378 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v000000000123edc0_0 .net/2u *"_ivl_32", 3 0, L_0000000001249378;  1 drivers
v000000000123e960_0 .net *"_ivl_37", 0 0, L_0000000001245550;  1 drivers
v000000000123fae0_0 .net *"_ivl_38", 0 0, L_00000000011cc870;  1 drivers
L_0000000001249180 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000000000123e140_0 .net/2u *"_ivl_4", 3 0, L_0000000001249180;  1 drivers
v000000000123f4a0_0 .net *"_ivl_41", 0 0, L_00000000012455f0;  1 drivers
v000000000123fa40_0 .net *"_ivl_42", 0 0, L_00000000011cd0c0;  1 drivers
v000000000123e280_0 .net *"_ivl_45", 0 0, L_0000000001245690;  1 drivers
v000000000123f540_0 .net *"_ivl_46", 0 0, L_00000000011cc950;  1 drivers
v000000000123e460_0 .net *"_ivl_49", 0 0, L_0000000001245870;  1 drivers
v000000000123e500_0 .net *"_ivl_53", 0 0, L_0000000001244dd0;  1 drivers
v000000000123e5a0_0 .net *"_ivl_55", 0 0, L_0000000001245910;  1 drivers
v000000000123efa0_0 .net *"_ivl_56", 0 0, L_00000000011cd210;  1 drivers
v000000000123e640_0 .net *"_ivl_59", 0 0, L_0000000001245d70;  1 drivers
v000000000123e6e0_0 .net *"_ivl_60", 0 0, L_00000000011ccbf0;  1 drivers
v000000000123e8c0_0 .net *"_ivl_63", 0 0, L_0000000001244f10;  1 drivers
v000000000123e820_0 .net *"_ivl_64", 0 0, L_00000000011cc9c0;  1 drivers
L_00000000012491c8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v000000000123eaa0_0 .net/2u *"_ivl_8", 3 0, L_00000000012491c8;  1 drivers
v000000000123ea00_0 .net "add", 0 0, L_0000000001245c30;  alias, 1 drivers
v000000000123eb40_0 .net "and_ratna", 0 0, L_0000000001244e70;  alias, 1 drivers
v0000000001240b50_0 .net "cmp_ratna", 0 0, L_0000000001245410;  alias, 1 drivers
v0000000001241f50_0 .net "lda", 0 0, L_0000000001245370;  alias, 1 drivers
v00000000012410f0_0 .net "lda_imm", 0 0, L_0000000001245050;  alias, 1 drivers
v0000000001241d70_0 .net "low_halt", 0 0, L_00000000011ccc60;  alias, 1 drivers
v00000000012415f0_0 .net "op_code", 3 0, L_0000000001295420;  alias, 1 drivers
v00000000012400b0_0 .net "or_ratna", 0 0, L_00000000012448d0;  alias, 1 drivers
v0000000001240a10_0 .net "out", 0 0, L_00000000011cc6b0;  alias, 1 drivers
v0000000001240150_0 .net "sta_imm", 0 0, L_0000000001245190;  alias, 1 drivers
v0000000001241690_0 .net "sub", 0 0, L_00000000012450f0;  alias, 1 drivers
v0000000001241730_0 .net "xor_ratna", 0 0, L_0000000001245af0;  alias, 1 drivers
L_0000000001245370 .cmp/eq 4, L_0000000001295420, L_0000000001249138;
L_0000000001245c30 .cmp/eq 4, L_0000000001295420, L_0000000001249180;
L_00000000012450f0 .cmp/eq 4, L_0000000001295420, L_00000000012491c8;
L_0000000001245af0 .cmp/eq 4, L_0000000001295420, L_0000000001249210;
L_0000000001244e70 .cmp/eq 4, L_0000000001295420, L_0000000001249258;
L_00000000012448d0 .cmp/eq 4, L_0000000001295420, L_00000000012492a0;
L_0000000001245410 .cmp/eq 4, L_0000000001295420, L_00000000012492e8;
L_0000000001245050 .cmp/eq 4, L_0000000001295420, L_0000000001249330;
L_0000000001245190 .cmp/eq 4, L_0000000001295420, L_0000000001249378;
L_0000000001245550 .part L_0000000001295420, 0, 1;
L_00000000012455f0 .part L_0000000001295420, 1, 1;
L_0000000001245690 .part L_0000000001295420, 2, 1;
L_0000000001245870 .part L_0000000001295420, 3, 1;
L_0000000001244dd0 .part L_0000000001295420, 0, 1;
L_0000000001245910 .part L_0000000001295420, 1, 1;
L_0000000001245d70 .part L_0000000001295420, 2, 1;
L_0000000001244f10 .part L_0000000001295420, 3, 1;
    .scope S_0000000001174060;
T_0 ;
    %wait E_00000000011c2380;
    %load/vec4 v00000000011c1220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c2120_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c0e60_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c05a0_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c0640_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c19a0_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c1d60_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c06e0_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c1a40_0, 0, 8;
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v00000000011c2080_0;
    %store/vec4 v00000000011c2120_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c0e60_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c05a0_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c0640_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c19a0_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c1d60_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c06e0_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c1a40_0, 0, 8;
    %jmp T_0.9;
T_0.1 ;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c2120_0, 0, 8;
    %load/vec4 v00000000011c2080_0;
    %store/vec4 v00000000011c0e60_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c05a0_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c0640_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c19a0_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c1d60_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c06e0_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c1a40_0, 0, 8;
    %jmp T_0.9;
T_0.2 ;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c2120_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c0e60_0, 0, 8;
    %load/vec4 v00000000011c2080_0;
    %store/vec4 v00000000011c05a0_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c0640_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c19a0_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c1d60_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c06e0_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c1a40_0, 0, 8;
    %jmp T_0.9;
T_0.3 ;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c2120_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c0e60_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c05a0_0, 0, 8;
    %load/vec4 v00000000011c2080_0;
    %store/vec4 v00000000011c0640_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c19a0_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c1d60_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c06e0_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c1a40_0, 0, 8;
    %jmp T_0.9;
T_0.4 ;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c2120_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c0e60_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c05a0_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c0640_0, 0, 8;
    %load/vec4 v00000000011c2080_0;
    %store/vec4 v00000000011c19a0_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c1d60_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c06e0_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c1a40_0, 0, 8;
    %jmp T_0.9;
T_0.5 ;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c2120_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c0e60_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c05a0_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c0640_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c19a0_0, 0, 8;
    %load/vec4 v00000000011c2080_0;
    %store/vec4 v00000000011c1d60_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c06e0_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c1a40_0, 0, 8;
    %jmp T_0.9;
T_0.6 ;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c2120_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c0e60_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c05a0_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c0640_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c19a0_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c1d60_0, 0, 8;
    %load/vec4 v00000000011c2080_0;
    %store/vec4 v00000000011c06e0_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c1a40_0, 0, 8;
    %jmp T_0.9;
T_0.7 ;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c2120_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c0e60_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c05a0_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c0640_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c19a0_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c1d60_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000011c06e0_0, 0, 8;
    %load/vec4 v00000000011c2080_0;
    %store/vec4 v00000000011c1a40_0, 0, 8;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000000000123d540;
T_1 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000000000123f680_0, 0, 6;
    %end;
    .thread T_1;
    .scope S_000000000123d540;
T_2 ;
    %wait E_00000000011c2d00;
    %load/vec4 v000000000123fea0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000000000123f680_0, 0, 6;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000000000123f220_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v000000000123f680_0;
    %cmpi/e 1, 0, 6;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000000000123f680_0, 0, 6;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v000000000123f680_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000000000123f680_0, 0, 6;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000000000123d090;
T_3 ;
    %wait E_00000000011c2cc0;
    %load/vec4 v000000000123f180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000123ff40_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000000000123f0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000000000123ff40_0;
    %addi 1, 0, 4;
    %assign/vec4 v000000000123ff40_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000000000123dea0;
T_4 ;
    %wait E_00000000011c2cc0;
    %load/vec4 v000000000123b800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000123c700_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000000000123bda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000000000123c340_0;
    %assign/vec4 v000000000123c700_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000000000123db80;
T_5 ;
    %pushi/vec4 69, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000123c520, 4, 0;
    %end;
    .thread T_5;
    .scope S_000000000123db80;
T_6 ;
    %wait E_00000000011c2780;
    %load/vec4 v000000000123b580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v000000000123b4e0_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000000000123b620_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000123c7a0_0;
    %pushi/vec4 2, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v000000000123c7a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000123b8a0_0, 0, 8;
    %load/vec4 v000000000123b8a0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000000000123c520, 4;
    %store/vec4 v000000000123b4e0_0, 0, 8;
    %vpi_call 12 64 "$display", "LDI %h ===> Load Immediate value which is store at %h to Accumulor   //you can check by displaying memory[address]", v000000000123b8a0_0, v000000000123b8a0_0 {0 0 0};
    %vpi_call 12 65 "$display", "memory[%h]=%h", v000000000123b8a0_0, v000000000123b4e0_0 {0 0 0};
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000000000123b620_0;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000123c7a0_0;
    %pushi/vec4 2, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v000000000123c7a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000123b8a0_0, 0, 8;
    %load/vec4 v000000000123c3e0_0;
    %load/vec4 v000000000123b8a0_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v000000000123c520, 4, 0;
    %load/vec4 v000000000123b8a0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000000000123c520, 4;
    %store/vec4 v000000000123b4e0_0, 0, 8;
    %vpi_call 12 73 "$display", "STA %h ===> Store the Accumulator value to the address =%h  //you can check by displaying memory[address] ", v000000000123b8a0_0, v000000000123b8a0_0 {0 0 0};
    %vpi_call 12 74 "$display", "memory[%h]=%h", v000000000123b8a0_0, v000000000123c3e0_0 {0 0 0};
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v000000000123c7a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_6.19, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_6.20, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_6.21, 6;
    %jmp T_6.22;
T_6.6 ;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v000000000123b4e0_0, 0, 8;
    %jmp T_6.22;
T_6.7 ;
    %pushi/vec4 138, 0, 8;
    %store/vec4 v000000000123b4e0_0, 0, 8;
    %jmp T_6.22;
T_6.8 ;
    %pushi/vec4 238, 0, 8;
    %store/vec4 v000000000123b4e0_0, 0, 8;
    %jmp T_6.22;
T_6.9 ;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000000000123b4e0_0, 0, 8;
    %jmp T_6.22;
T_6.10 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000000000123b4e0_0, 0, 8;
    %jmp T_6.22;
T_6.11 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000000000123b4e0_0, 0, 8;
    %jmp T_6.22;
T_6.12 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000000000123b4e0_0, 0, 8;
    %jmp T_6.22;
T_6.13 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000000000123b4e0_0, 0, 8;
    %jmp T_6.22;
T_6.14 ;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v000000000123b4e0_0, 0, 8;
    %jmp T_6.22;
T_6.15 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000000000123b4e0_0, 0, 8;
    %jmp T_6.22;
T_6.16 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000000000123b4e0_0, 0, 8;
    %jmp T_6.22;
T_6.17 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000000000123b4e0_0, 0, 8;
    %jmp T_6.22;
T_6.18 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000000000123b4e0_0, 0, 8;
    %jmp T_6.22;
T_6.19 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000000000123b4e0_0, 0, 8;
    %jmp T_6.22;
T_6.20 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000000000123b4e0_0, 0, 8;
    %jmp T_6.22;
T_6.21 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000000000123b4e0_0, 0, 8;
    %jmp T_6.22;
T_6.22 ;
    %pop/vec4 1;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000000001152590;
T_7 ;
    %wait E_00000000011c2cc0;
    %load/vec4 v000000000123c2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000123cde0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000000000123bc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000000000123c200_0;
    %assign/vec4 v000000000123cde0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000001171610;
T_8 ;
    %wait E_00000000011c2cc0;
    %load/vec4 v00000000011c0b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000011c10e0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000000011c0d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v00000000011c0be0_0;
    %assign/vec4 v00000000011c10e0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000000011570e0;
T_9 ;
    %wait E_00000000011c2cc0;
    %load/vec4 v0000000001238f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000001237e20_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000000001237d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000000001238780_0;
    %assign/vec4 v0000000001237e20_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000000001179940;
T_10 ;
    %wait E_00000000011c3280;
    %load/vec4 v00000000011a1a40_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v00000000011b0350_0;
    %load/vec4 v00000000011aec30_0;
    %add;
    %store/vec4 v00000000012388c0_0, 0, 8;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000000011a1a40_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v00000000011b0350_0;
    %load/vec4 v00000000011aec30_0;
    %sub;
    %store/vec4 v00000000012388c0_0, 0, 8;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v00000000011a1a40_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v00000000011b0350_0;
    %load/vec4 v00000000011aec30_0;
    %or;
    %store/vec4 v00000000012388c0_0, 0, 8;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v00000000011a1a40_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_10.6, 4;
    %load/vec4 v00000000011b0350_0;
    %load/vec4 v00000000011aec30_0;
    %and;
    %store/vec4 v00000000012388c0_0, 0, 8;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v00000000011a1a40_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_10.8, 4;
    %load/vec4 v00000000011b0350_0;
    %load/vec4 v00000000011aec30_0;
    %xor;
    %store/vec4 v00000000012388c0_0, 0, 8;
    %jmp T_10.9;
T_10.8 ;
    %load/vec4 v00000000011a1a40_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_10.10, 4;
    %load/vec4 v00000000011b0350_0;
    %inv;
    %store/vec4 v00000000012388c0_0, 0, 8;
    %jmp T_10.11;
T_10.10 ;
    %load/vec4 v00000000011a1a40_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_10.12, 4;
    %load/vec4 v00000000011aec30_0;
    %store/vec4 v00000000012388c0_0, 0, 8;
    %jmp T_10.13;
T_10.12 ;
    %load/vec4 v00000000011a1a40_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_10.14, 4;
    %load/vec4 v00000000011aec30_0;
    %store/vec4 v00000000012388c0_0, 0, 8;
T_10.14 ;
T_10.13 ;
T_10.11 ;
T_10.9 ;
T_10.7 ;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000000000123dd10;
T_11 ;
    %wait E_00000000011c2cc0;
    %load/vec4 v000000000123b940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000123fe00_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000000000123fd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000000000123fb80_0;
    %assign/vec4 v000000000123fe00_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000000011712f0;
T_12 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001244b50_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_00000000011712f0;
T_13 ;
    %delay 5, 0;
    %load/vec4 v0000000001244b50_0;
    %inv;
    %store/vec4 v0000000001244b50_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_00000000011712f0;
T_14 ;
    %vpi_call 5 29 "$dumpfile", "simulation/tb_top.vcd" {0 0 0};
    %vpi_call 5 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000000011712f0 {0 0 0};
    %end;
    .thread T_14;
    .scope S_00000000011712f0;
T_15 ;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000012457d0_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000012457d0_0, 0, 1;
    %delay 500, 0;
    %vpi_call 5 37 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_00000000011712f0;
T_16 ;
    %vpi_call 5 42 "$monitor", "out:%b", v0000000001244fb0_0 {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "hdl/demux_2line_8bit.v";
    "hdl/demux_8line_8bit.v";
    "hdl/mux_2line_8bit.v";
    "test/tb_top.v";
    "hdl/top.v";
    "hdl/dff_posedge.v";
    "hdl/alu_latch.v";
    "hdl/alu.v";
    "hdl/tribuf_8bit.v";
    "hdl/tribuf_4bit.v";
    "hdl/rom16_8bit.v";
    "hdl/program_counter.v";
    "hdl/control_sequencer.v";
    "hdl/ring_counter.v";
    "hdl/instruction_decoder.v";
