// megafunction wizard: %RAM: 1-PORT%
// GENERATION: STANDARD
// VERSION: WM1.0
// MODULE: altsyncram 

// ============================================================
// File Name: RAM.v
// Megafunction Name(s):
// 			altsyncram
//
// Simulation Library Files(s):
// 			altera_mf
// ============================================================
// ************************************************************
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
//
// 18.1.0 Build 625 09/12/2018 SJ Lite Edition
// ************************************************************


//Copyright (C) 2018  Intel Corporation. All rights reserved.
//Your use of Intel Corporation's design tools, logic functions 
//and other software and tools, and its AMPP partner logic 
//functions, and any output files from any of the foregoing 
//(including device programming or simulation files), and any 
//associated documentation or information are expressly subject 
//to the terms and conditions of the Intel Program License 
//Subscription Agreement, the Intel Quartus Prime License Agreement,
//the Intel FPGA IP License Agreement, or other applicable license
//agreement, including, without limitation, that your use is for
//the sole purpose of programming logic devices manufactured by
//Intel and sold by Intel or its authorized distributors.  Please
//refer to the applicable agreement for further details.


//altsyncram CLOCK_ENABLE_INPUT_A="BYPASS" CLOCK_ENABLE_OUTPUT_A="BYPASS" DEVICE_FAMILY="Cyclone V" ENABLE_RUNTIME_MOD="NO" INIT_FILE="../RAM/image.mif" NUMWORDS_A=307200 OPERATION_MODE="SINGLE_PORT" OUTDATA_ACLR_A="NONE" OUTDATA_REG_A="CLOCK0" POWER_UP_UNINITIALIZED="FALSE" read_during_write_mode_port_a="NEW_DATA_NO_NBE_READ" WIDTH_A=8 WIDTH_BYTEENA_A=1 WIDTHAD_A=19 address_a clock0 data_a q_a rden_a wren_a
//VERSION_BEGIN 18.1 cbx_altera_syncram_nd_impl 2018:09:12:13:04:24:SJ cbx_altsyncram 2018:09:12:13:04:24:SJ cbx_cycloneii 2018:09:12:13:04:24:SJ cbx_lpm_add_sub 2018:09:12:13:04:24:SJ cbx_lpm_compare 2018:09:12:13:04:24:SJ cbx_lpm_decode 2018:09:12:13:04:24:SJ cbx_lpm_mux 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ cbx_nadder 2018:09:12:13:04:24:SJ cbx_stratix 2018:09:12:13:04:24:SJ cbx_stratixii 2018:09:12:13:04:24:SJ cbx_stratixiii 2018:09:12:13:04:24:SJ cbx_stratixv 2018:09:12:13:04:24:SJ cbx_util_mgl 2018:09:12:13:04:24:SJ  VERSION_END
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
// altera message_off 10463



//lpm_decode DEVICE_FAMILY="Cyclone V" LPM_DECODES=38 LPM_WIDTH=6 data enable eq
//VERSION_BEGIN 18.1 cbx_cycloneii 2018:09:12:13:04:24:SJ cbx_lpm_add_sub 2018:09:12:13:04:24:SJ cbx_lpm_compare 2018:09:12:13:04:24:SJ cbx_lpm_decode 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ cbx_nadder 2018:09:12:13:04:24:SJ cbx_stratix 2018:09:12:13:04:24:SJ cbx_stratixii 2018:09:12:13:04:24:SJ  VERSION_END

//synthesis_resources = lut 72 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  RAM_decode
	( 
	data,
	enable,
	eq) /* synthesis synthesis_clearbox=1 */;
	input   [5:0]  data;
	input   enable;
	output   [37:0]  eq;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [5:0]  data;
	tri1   enable;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [5:0]  data_wire;
	wire  enable_wire;
	wire  [37:0]  eq_node;
	wire  [63:0]  eq_wire;
	wire  [3:0]  w_anode1919w;
	wire  [3:0]  w_anode1936w;
	wire  [3:0]  w_anode1953w;
	wire  [3:0]  w_anode1963w;
	wire  [3:0]  w_anode1973w;
	wire  [3:0]  w_anode1983w;
	wire  [3:0]  w_anode1993w;
	wire  [3:0]  w_anode2003w;
	wire  [3:0]  w_anode2013w;
	wire  [3:0]  w_anode2025w;
	wire  [3:0]  w_anode2036w;
	wire  [3:0]  w_anode2047w;
	wire  [3:0]  w_anode2057w;
	wire  [3:0]  w_anode2067w;
	wire  [3:0]  w_anode2077w;
	wire  [3:0]  w_anode2087w;
	wire  [3:0]  w_anode2097w;
	wire  [3:0]  w_anode2107w;
	wire  [3:0]  w_anode2118w;
	wire  [3:0]  w_anode2129w;
	wire  [3:0]  w_anode2140w;
	wire  [3:0]  w_anode2150w;
	wire  [3:0]  w_anode2160w;
	wire  [3:0]  w_anode2170w;
	wire  [3:0]  w_anode2180w;
	wire  [3:0]  w_anode2190w;
	wire  [3:0]  w_anode2200w;
	wire  [3:0]  w_anode2211w;
	wire  [3:0]  w_anode2222w;
	wire  [3:0]  w_anode2233w;
	wire  [3:0]  w_anode2243w;
	wire  [3:0]  w_anode2253w;
	wire  [3:0]  w_anode2263w;
	wire  [3:0]  w_anode2273w;
	wire  [3:0]  w_anode2283w;
	wire  [3:0]  w_anode2293w;
	wire  [3:0]  w_anode2304w;
	wire  [3:0]  w_anode2315w;
	wire  [3:0]  w_anode2326w;
	wire  [3:0]  w_anode2336w;
	wire  [3:0]  w_anode2346w;
	wire  [3:0]  w_anode2356w;
	wire  [3:0]  w_anode2366w;
	wire  [3:0]  w_anode2376w;
	wire  [3:0]  w_anode2386w;
	wire  [3:0]  w_anode2397w;
	wire  [3:0]  w_anode2408w;
	wire  [3:0]  w_anode2419w;
	wire  [3:0]  w_anode2429w;
	wire  [3:0]  w_anode2439w;
	wire  [3:0]  w_anode2449w;
	wire  [3:0]  w_anode2459w;
	wire  [3:0]  w_anode2469w;
	wire  [3:0]  w_anode2479w;
	wire  [3:0]  w_anode2490w;
	wire  [3:0]  w_anode2501w;
	wire  [3:0]  w_anode2512w;
	wire  [3:0]  w_anode2522w;
	wire  [3:0]  w_anode2532w;
	wire  [3:0]  w_anode2542w;
	wire  [3:0]  w_anode2552w;
	wire  [3:0]  w_anode2562w;
	wire  [3:0]  w_anode2572w;
	wire  [3:0]  w_anode2583w;
	wire  [3:0]  w_anode2594w;
	wire  [3:0]  w_anode2605w;
	wire  [3:0]  w_anode2615w;
	wire  [3:0]  w_anode2625w;
	wire  [3:0]  w_anode2635w;
	wire  [3:0]  w_anode2645w;
	wire  [3:0]  w_anode2655w;
	wire  [3:0]  w_anode2665w;
	wire  [2:0]  w_data1917w;

	assign
		data_wire = data,
		enable_wire = enable,
		eq = eq_node,
		eq_node = eq_wire[37:0],
		eq_wire = {{w_anode2665w[3], w_anode2655w[3], w_anode2645w[3], w_anode2635w[3], w_anode2625w[3], w_anode2615w[3], w_anode2605w[3], w_anode2594w[3]}, {w_anode2572w[3], w_anode2562w[3], w_anode2552w[3], w_anode2542w[3], w_anode2532w[3], w_anode2522w[3], w_anode2512w[3], w_anode2501w[3]}, {w_anode2479w[3], w_anode2469w[3], w_anode2459w[3], w_anode2449w[3], w_anode2439w[3], w_anode2429w[3], w_anode2419w[3], w_anode2408w[3]}, {w_anode2386w[3], w_anode2376w[3], w_anode2366w[3], w_anode2356w[3], w_anode2346w[3], w_anode2336w[3], w_anode2326w[3], w_anode2315w[3]}, {w_anode2293w[3], w_anode2283w[3], w_anode2273w[3], w_anode2263w[3], w_anode2253w[3], w_anode2243w[3], w_anode2233w[3], w_anode2222w[3]}, {w_anode2200w[3], w_anode2190w[3], w_anode2180w[3], w_anode2170w[3], w_anode2160w[3], w_anode2150w[3], w_anode2140w[3], w_anode2129w[3]}, {w_anode2107w[3], w_anode2097w[3], w_anode2087w[3], w_anode2077w[3], w_anode2067w[3], w_anode2057w[3], w_anode2047w[3], w_anode2036w[3]}, {w_anode2013w[3], w_anode2003w[3], w_anode1993w[3], w_anode1983w[3], w_anode1973w[3], w_anode1963w[3], w_anode1953w[3], w_anode1936w[3]}},
		w_anode1919w = {(w_anode1919w[2] & (~ data_wire[5])), (w_anode1919w[1] & (~ data_wire[4])), (w_anode1919w[0] & (~ data_wire[3])), enable_wire},
		w_anode1936w = {(w_anode1936w[2] & (~ w_data1917w[2])), (w_anode1936w[1] & (~ w_data1917w[1])), (w_anode1936w[0] & (~ w_data1917w[0])), w_anode1919w[3]},
		w_anode1953w = {(w_anode1953w[2] & (~ w_data1917w[2])), (w_anode1953w[1] & (~ w_data1917w[1])), (w_anode1953w[0] & w_data1917w[0]), w_anode1919w[3]},
		w_anode1963w = {(w_anode1963w[2] & (~ w_data1917w[2])), (w_anode1963w[1] & w_data1917w[1]), (w_anode1963w[0] & (~ w_data1917w[0])), w_anode1919w[3]},
		w_anode1973w = {(w_anode1973w[2] & (~ w_data1917w[2])), (w_anode1973w[1] & w_data1917w[1]), (w_anode1973w[0] & w_data1917w[0]), w_anode1919w[3]},
		w_anode1983w = {(w_anode1983w[2] & w_data1917w[2]), (w_anode1983w[1] & (~ w_data1917w[1])), (w_anode1983w[0] & (~ w_data1917w[0])), w_anode1919w[3]},
		w_anode1993w = {(w_anode1993w[2] & w_data1917w[2]), (w_anode1993w[1] & (~ w_data1917w[1])), (w_anode1993w[0] & w_data1917w[0]), w_anode1919w[3]},
		w_anode2003w = {(w_anode2003w[2] & w_data1917w[2]), (w_anode2003w[1] & w_data1917w[1]), (w_anode2003w[0] & (~ w_data1917w[0])), w_anode1919w[3]},
		w_anode2013w = {(w_anode2013w[2] & w_data1917w[2]), (w_anode2013w[1] & w_data1917w[1]), (w_anode2013w[0] & w_data1917w[0]), w_anode1919w[3]},
		w_anode2025w = {(w_anode2025w[2] & (~ data_wire[5])), (w_anode2025w[1] & (~ data_wire[4])), (w_anode2025w[0] & data_wire[3]), enable_wire},
		w_anode2036w = {(w_anode2036w[2] & (~ w_data1917w[2])), (w_anode2036w[1] & (~ w_data1917w[1])), (w_anode2036w[0] & (~ w_data1917w[0])), w_anode2025w[3]},
		w_anode2047w = {(w_anode2047w[2] & (~ w_data1917w[2])), (w_anode2047w[1] & (~ w_data1917w[1])), (w_anode2047w[0] & w_data1917w[0]), w_anode2025w[3]},
		w_anode2057w = {(w_anode2057w[2] & (~ w_data1917w[2])), (w_anode2057w[1] & w_data1917w[1]), (w_anode2057w[0] & (~ w_data1917w[0])), w_anode2025w[3]},
		w_anode2067w = {(w_anode2067w[2] & (~ w_data1917w[2])), (w_anode2067w[1] & w_data1917w[1]), (w_anode2067w[0] & w_data1917w[0]), w_anode2025w[3]},
		w_anode2077w = {(w_anode2077w[2] & w_data1917w[2]), (w_anode2077w[1] & (~ w_data1917w[1])), (w_anode2077w[0] & (~ w_data1917w[0])), w_anode2025w[3]},
		w_anode2087w = {(w_anode2087w[2] & w_data1917w[2]), (w_anode2087w[1] & (~ w_data1917w[1])), (w_anode2087w[0] & w_data1917w[0]), w_anode2025w[3]},
		w_anode2097w = {(w_anode2097w[2] & w_data1917w[2]), (w_anode2097w[1] & w_data1917w[1]), (w_anode2097w[0] & (~ w_data1917w[0])), w_anode2025w[3]},
		w_anode2107w = {(w_anode2107w[2] & w_data1917w[2]), (w_anode2107w[1] & w_data1917w[1]), (w_anode2107w[0] & w_data1917w[0]), w_anode2025w[3]},
		w_anode2118w = {(w_anode2118w[2] & (~ data_wire[5])), (w_anode2118w[1] & data_wire[4]), (w_anode2118w[0] & (~ data_wire[3])), enable_wire},
		w_anode2129w = {(w_anode2129w[2] & (~ w_data1917w[2])), (w_anode2129w[1] & (~ w_data1917w[1])), (w_anode2129w[0] & (~ w_data1917w[0])), w_anode2118w[3]},
		w_anode2140w = {(w_anode2140w[2] & (~ w_data1917w[2])), (w_anode2140w[1] & (~ w_data1917w[1])), (w_anode2140w[0] & w_data1917w[0]), w_anode2118w[3]},
		w_anode2150w = {(w_anode2150w[2] & (~ w_data1917w[2])), (w_anode2150w[1] & w_data1917w[1]), (w_anode2150w[0] & (~ w_data1917w[0])), w_anode2118w[3]},
		w_anode2160w = {(w_anode2160w[2] & (~ w_data1917w[2])), (w_anode2160w[1] & w_data1917w[1]), (w_anode2160w[0] & w_data1917w[0]), w_anode2118w[3]},
		w_anode2170w = {(w_anode2170w[2] & w_data1917w[2]), (w_anode2170w[1] & (~ w_data1917w[1])), (w_anode2170w[0] & (~ w_data1917w[0])), w_anode2118w[3]},
		w_anode2180w = {(w_anode2180w[2] & w_data1917w[2]), (w_anode2180w[1] & (~ w_data1917w[1])), (w_anode2180w[0] & w_data1917w[0]), w_anode2118w[3]},
		w_anode2190w = {(w_anode2190w[2] & w_data1917w[2]), (w_anode2190w[1] & w_data1917w[1]), (w_anode2190w[0] & (~ w_data1917w[0])), w_anode2118w[3]},
		w_anode2200w = {(w_anode2200w[2] & w_data1917w[2]), (w_anode2200w[1] & w_data1917w[1]), (w_anode2200w[0] & w_data1917w[0]), w_anode2118w[3]},
		w_anode2211w = {(w_anode2211w[2] & (~ data_wire[5])), (w_anode2211w[1] & data_wire[4]), (w_anode2211w[0] & data_wire[3]), enable_wire},
		w_anode2222w = {(w_anode2222w[2] & (~ w_data1917w[2])), (w_anode2222w[1] & (~ w_data1917w[1])), (w_anode2222w[0] & (~ w_data1917w[0])), w_anode2211w[3]},
		w_anode2233w = {(w_anode2233w[2] & (~ w_data1917w[2])), (w_anode2233w[1] & (~ w_data1917w[1])), (w_anode2233w[0] & w_data1917w[0]), w_anode2211w[3]},
		w_anode2243w = {(w_anode2243w[2] & (~ w_data1917w[2])), (w_anode2243w[1] & w_data1917w[1]), (w_anode2243w[0] & (~ w_data1917w[0])), w_anode2211w[3]},
		w_anode2253w = {(w_anode2253w[2] & (~ w_data1917w[2])), (w_anode2253w[1] & w_data1917w[1]), (w_anode2253w[0] & w_data1917w[0]), w_anode2211w[3]},
		w_anode2263w = {(w_anode2263w[2] & w_data1917w[2]), (w_anode2263w[1] & (~ w_data1917w[1])), (w_anode2263w[0] & (~ w_data1917w[0])), w_anode2211w[3]},
		w_anode2273w = {(w_anode2273w[2] & w_data1917w[2]), (w_anode2273w[1] & (~ w_data1917w[1])), (w_anode2273w[0] & w_data1917w[0]), w_anode2211w[3]},
		w_anode2283w = {(w_anode2283w[2] & w_data1917w[2]), (w_anode2283w[1] & w_data1917w[1]), (w_anode2283w[0] & (~ w_data1917w[0])), w_anode2211w[3]},
		w_anode2293w = {(w_anode2293w[2] & w_data1917w[2]), (w_anode2293w[1] & w_data1917w[1]), (w_anode2293w[0] & w_data1917w[0]), w_anode2211w[3]},
		w_anode2304w = {(w_anode2304w[2] & data_wire[5]), (w_anode2304w[1] & (~ data_wire[4])), (w_anode2304w[0] & (~ data_wire[3])), enable_wire},
		w_anode2315w = {(w_anode2315w[2] & (~ w_data1917w[2])), (w_anode2315w[1] & (~ w_data1917w[1])), (w_anode2315w[0] & (~ w_data1917w[0])), w_anode2304w[3]},
		w_anode2326w = {(w_anode2326w[2] & (~ w_data1917w[2])), (w_anode2326w[1] & (~ w_data1917w[1])), (w_anode2326w[0] & w_data1917w[0]), w_anode2304w[3]},
		w_anode2336w = {(w_anode2336w[2] & (~ w_data1917w[2])), (w_anode2336w[1] & w_data1917w[1]), (w_anode2336w[0] & (~ w_data1917w[0])), w_anode2304w[3]},
		w_anode2346w = {(w_anode2346w[2] & (~ w_data1917w[2])), (w_anode2346w[1] & w_data1917w[1]), (w_anode2346w[0] & w_data1917w[0]), w_anode2304w[3]},
		w_anode2356w = {(w_anode2356w[2] & w_data1917w[2]), (w_anode2356w[1] & (~ w_data1917w[1])), (w_anode2356w[0] & (~ w_data1917w[0])), w_anode2304w[3]},
		w_anode2366w = {(w_anode2366w[2] & w_data1917w[2]), (w_anode2366w[1] & (~ w_data1917w[1])), (w_anode2366w[0] & w_data1917w[0]), w_anode2304w[3]},
		w_anode2376w = {(w_anode2376w[2] & w_data1917w[2]), (w_anode2376w[1] & w_data1917w[1]), (w_anode2376w[0] & (~ w_data1917w[0])), w_anode2304w[3]},
		w_anode2386w = {(w_anode2386w[2] & w_data1917w[2]), (w_anode2386w[1] & w_data1917w[1]), (w_anode2386w[0] & w_data1917w[0]), w_anode2304w[3]},
		w_anode2397w = {(w_anode2397w[2] & data_wire[5]), (w_anode2397w[1] & (~ data_wire[4])), (w_anode2397w[0] & data_wire[3]), enable_wire},
		w_anode2408w = {(w_anode2408w[2] & (~ w_data1917w[2])), (w_anode2408w[1] & (~ w_data1917w[1])), (w_anode2408w[0] & (~ w_data1917w[0])), w_anode2397w[3]},
		w_anode2419w = {(w_anode2419w[2] & (~ w_data1917w[2])), (w_anode2419w[1] & (~ w_data1917w[1])), (w_anode2419w[0] & w_data1917w[0]), w_anode2397w[3]},
		w_anode2429w = {(w_anode2429w[2] & (~ w_data1917w[2])), (w_anode2429w[1] & w_data1917w[1]), (w_anode2429w[0] & (~ w_data1917w[0])), w_anode2397w[3]},
		w_anode2439w = {(w_anode2439w[2] & (~ w_data1917w[2])), (w_anode2439w[1] & w_data1917w[1]), (w_anode2439w[0] & w_data1917w[0]), w_anode2397w[3]},
		w_anode2449w = {(w_anode2449w[2] & w_data1917w[2]), (w_anode2449w[1] & (~ w_data1917w[1])), (w_anode2449w[0] & (~ w_data1917w[0])), w_anode2397w[3]},
		w_anode2459w = {(w_anode2459w[2] & w_data1917w[2]), (w_anode2459w[1] & (~ w_data1917w[1])), (w_anode2459w[0] & w_data1917w[0]), w_anode2397w[3]},
		w_anode2469w = {(w_anode2469w[2] & w_data1917w[2]), (w_anode2469w[1] & w_data1917w[1]), (w_anode2469w[0] & (~ w_data1917w[0])), w_anode2397w[3]},
		w_anode2479w = {(w_anode2479w[2] & w_data1917w[2]), (w_anode2479w[1] & w_data1917w[1]), (w_anode2479w[0] & w_data1917w[0]), w_anode2397w[3]},
		w_anode2490w = {(w_anode2490w[2] & data_wire[5]), (w_anode2490w[1] & data_wire[4]), (w_anode2490w[0] & (~ data_wire[3])), enable_wire},
		w_anode2501w = {(w_anode2501w[2] & (~ w_data1917w[2])), (w_anode2501w[1] & (~ w_data1917w[1])), (w_anode2501w[0] & (~ w_data1917w[0])), w_anode2490w[3]},
		w_anode2512w = {(w_anode2512w[2] & (~ w_data1917w[2])), (w_anode2512w[1] & (~ w_data1917w[1])), (w_anode2512w[0] & w_data1917w[0]), w_anode2490w[3]},
		w_anode2522w = {(w_anode2522w[2] & (~ w_data1917w[2])), (w_anode2522w[1] & w_data1917w[1]), (w_anode2522w[0] & (~ w_data1917w[0])), w_anode2490w[3]},
		w_anode2532w = {(w_anode2532w[2] & (~ w_data1917w[2])), (w_anode2532w[1] & w_data1917w[1]), (w_anode2532w[0] & w_data1917w[0]), w_anode2490w[3]},
		w_anode2542w = {(w_anode2542w[2] & w_data1917w[2]), (w_anode2542w[1] & (~ w_data1917w[1])), (w_anode2542w[0] & (~ w_data1917w[0])), w_anode2490w[3]},
		w_anode2552w = {(w_anode2552w[2] & w_data1917w[2]), (w_anode2552w[1] & (~ w_data1917w[1])), (w_anode2552w[0] & w_data1917w[0]), w_anode2490w[3]},
		w_anode2562w = {(w_anode2562w[2] & w_data1917w[2]), (w_anode2562w[1] & w_data1917w[1]), (w_anode2562w[0] & (~ w_data1917w[0])), w_anode2490w[3]},
		w_anode2572w = {(w_anode2572w[2] & w_data1917w[2]), (w_anode2572w[1] & w_data1917w[1]), (w_anode2572w[0] & w_data1917w[0]), w_anode2490w[3]},
		w_anode2583w = {(w_anode2583w[2] & data_wire[5]), (w_anode2583w[1] & data_wire[4]), (w_anode2583w[0] & data_wire[3]), enable_wire},
		w_anode2594w = {(w_anode2594w[2] & (~ w_data1917w[2])), (w_anode2594w[1] & (~ w_data1917w[1])), (w_anode2594w[0] & (~ w_data1917w[0])), w_anode2583w[3]},
		w_anode2605w = {(w_anode2605w[2] & (~ w_data1917w[2])), (w_anode2605w[1] & (~ w_data1917w[1])), (w_anode2605w[0] & w_data1917w[0]), w_anode2583w[3]},
		w_anode2615w = {(w_anode2615w[2] & (~ w_data1917w[2])), (w_anode2615w[1] & w_data1917w[1]), (w_anode2615w[0] & (~ w_data1917w[0])), w_anode2583w[3]},
		w_anode2625w = {(w_anode2625w[2] & (~ w_data1917w[2])), (w_anode2625w[1] & w_data1917w[1]), (w_anode2625w[0] & w_data1917w[0]), w_anode2583w[3]},
		w_anode2635w = {(w_anode2635w[2] & w_data1917w[2]), (w_anode2635w[1] & (~ w_data1917w[1])), (w_anode2635w[0] & (~ w_data1917w[0])), w_anode2583w[3]},
		w_anode2645w = {(w_anode2645w[2] & w_data1917w[2]), (w_anode2645w[1] & (~ w_data1917w[1])), (w_anode2645w[0] & w_data1917w[0]), w_anode2583w[3]},
		w_anode2655w = {(w_anode2655w[2] & w_data1917w[2]), (w_anode2655w[1] & w_data1917w[1]), (w_anode2655w[0] & (~ w_data1917w[0])), w_anode2583w[3]},
		w_anode2665w = {(w_anode2665w[2] & w_data1917w[2]), (w_anode2665w[1] & w_data1917w[1]), (w_anode2665w[0] & w_data1917w[0]), w_anode2583w[3]},
		w_data1917w = data_wire[2:0];
endmodule //RAM_decode


//lpm_mux DEVICE_FAMILY="Cyclone V" LPM_SIZE=38 LPM_WIDTH=8 LPM_WIDTHS=6 data result sel
//VERSION_BEGIN 18.1 cbx_lpm_mux 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ  VERSION_END

//synthesis_resources = lut 168 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  RAM_mux
	( 
	data,
	result,
	sel) /* synthesis synthesis_clearbox=1 */;
	input   [303:0]  data;
	output   [7:0]  result;
	input   [5:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [303:0]  data;
	tri0   [5:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire	wire_l1_w0_n0_mux_dataout;
	wire	wire_l1_w0_n10_mux_dataout;
	wire	wire_l1_w0_n11_mux_dataout;
	wire	wire_l1_w0_n12_mux_dataout;
	wire	wire_l1_w0_n13_mux_dataout;
	wire	wire_l1_w0_n14_mux_dataout;
	wire	wire_l1_w0_n15_mux_dataout;
	wire	wire_l1_w0_n16_mux_dataout;
	wire	wire_l1_w0_n17_mux_dataout;
	wire	wire_l1_w0_n18_mux_dataout;
	wire	wire_l1_w0_n19_mux_dataout;
	wire	wire_l1_w0_n1_mux_dataout;
	wire	wire_l1_w0_n20_mux_dataout;
	wire	wire_l1_w0_n21_mux_dataout;
	wire	wire_l1_w0_n22_mux_dataout;
	wire	wire_l1_w0_n23_mux_dataout;
	wire	wire_l1_w0_n24_mux_dataout;
	wire	wire_l1_w0_n25_mux_dataout;
	wire	wire_l1_w0_n26_mux_dataout;
	wire	wire_l1_w0_n27_mux_dataout;
	wire	wire_l1_w0_n28_mux_dataout;
	wire	wire_l1_w0_n29_mux_dataout;
	wire	wire_l1_w0_n2_mux_dataout;
	wire	wire_l1_w0_n30_mux_dataout;
	wire	wire_l1_w0_n31_mux_dataout;
	wire	wire_l1_w0_n3_mux_dataout;
	wire	wire_l1_w0_n4_mux_dataout;
	wire	wire_l1_w0_n5_mux_dataout;
	wire	wire_l1_w0_n6_mux_dataout;
	wire	wire_l1_w0_n7_mux_dataout;
	wire	wire_l1_w0_n8_mux_dataout;
	wire	wire_l1_w0_n9_mux_dataout;
	wire	wire_l1_w1_n0_mux_dataout;
	wire	wire_l1_w1_n10_mux_dataout;
	wire	wire_l1_w1_n11_mux_dataout;
	wire	wire_l1_w1_n12_mux_dataout;
	wire	wire_l1_w1_n13_mux_dataout;
	wire	wire_l1_w1_n14_mux_dataout;
	wire	wire_l1_w1_n15_mux_dataout;
	wire	wire_l1_w1_n16_mux_dataout;
	wire	wire_l1_w1_n17_mux_dataout;
	wire	wire_l1_w1_n18_mux_dataout;
	wire	wire_l1_w1_n19_mux_dataout;
	wire	wire_l1_w1_n1_mux_dataout;
	wire	wire_l1_w1_n20_mux_dataout;
	wire	wire_l1_w1_n21_mux_dataout;
	wire	wire_l1_w1_n22_mux_dataout;
	wire	wire_l1_w1_n23_mux_dataout;
	wire	wire_l1_w1_n24_mux_dataout;
	wire	wire_l1_w1_n25_mux_dataout;
	wire	wire_l1_w1_n26_mux_dataout;
	wire	wire_l1_w1_n27_mux_dataout;
	wire	wire_l1_w1_n28_mux_dataout;
	wire	wire_l1_w1_n29_mux_dataout;
	wire	wire_l1_w1_n2_mux_dataout;
	wire	wire_l1_w1_n30_mux_dataout;
	wire	wire_l1_w1_n31_mux_dataout;
	wire	wire_l1_w1_n3_mux_dataout;
	wire	wire_l1_w1_n4_mux_dataout;
	wire	wire_l1_w1_n5_mux_dataout;
	wire	wire_l1_w1_n6_mux_dataout;
	wire	wire_l1_w1_n7_mux_dataout;
	wire	wire_l1_w1_n8_mux_dataout;
	wire	wire_l1_w1_n9_mux_dataout;
	wire	wire_l1_w2_n0_mux_dataout;
	wire	wire_l1_w2_n10_mux_dataout;
	wire	wire_l1_w2_n11_mux_dataout;
	wire	wire_l1_w2_n12_mux_dataout;
	wire	wire_l1_w2_n13_mux_dataout;
	wire	wire_l1_w2_n14_mux_dataout;
	wire	wire_l1_w2_n15_mux_dataout;
	wire	wire_l1_w2_n16_mux_dataout;
	wire	wire_l1_w2_n17_mux_dataout;
	wire	wire_l1_w2_n18_mux_dataout;
	wire	wire_l1_w2_n19_mux_dataout;
	wire	wire_l1_w2_n1_mux_dataout;
	wire	wire_l1_w2_n20_mux_dataout;
	wire	wire_l1_w2_n21_mux_dataout;
	wire	wire_l1_w2_n22_mux_dataout;
	wire	wire_l1_w2_n23_mux_dataout;
	wire	wire_l1_w2_n24_mux_dataout;
	wire	wire_l1_w2_n25_mux_dataout;
	wire	wire_l1_w2_n26_mux_dataout;
	wire	wire_l1_w2_n27_mux_dataout;
	wire	wire_l1_w2_n28_mux_dataout;
	wire	wire_l1_w2_n29_mux_dataout;
	wire	wire_l1_w2_n2_mux_dataout;
	wire	wire_l1_w2_n30_mux_dataout;
	wire	wire_l1_w2_n31_mux_dataout;
	wire	wire_l1_w2_n3_mux_dataout;
	wire	wire_l1_w2_n4_mux_dataout;
	wire	wire_l1_w2_n5_mux_dataout;
	wire	wire_l1_w2_n6_mux_dataout;
	wire	wire_l1_w2_n7_mux_dataout;
	wire	wire_l1_w2_n8_mux_dataout;
	wire	wire_l1_w2_n9_mux_dataout;
	wire	wire_l1_w3_n0_mux_dataout;
	wire	wire_l1_w3_n10_mux_dataout;
	wire	wire_l1_w3_n11_mux_dataout;
	wire	wire_l1_w3_n12_mux_dataout;
	wire	wire_l1_w3_n13_mux_dataout;
	wire	wire_l1_w3_n14_mux_dataout;
	wire	wire_l1_w3_n15_mux_dataout;
	wire	wire_l1_w3_n16_mux_dataout;
	wire	wire_l1_w3_n17_mux_dataout;
	wire	wire_l1_w3_n18_mux_dataout;
	wire	wire_l1_w3_n19_mux_dataout;
	wire	wire_l1_w3_n1_mux_dataout;
	wire	wire_l1_w3_n20_mux_dataout;
	wire	wire_l1_w3_n21_mux_dataout;
	wire	wire_l1_w3_n22_mux_dataout;
	wire	wire_l1_w3_n23_mux_dataout;
	wire	wire_l1_w3_n24_mux_dataout;
	wire	wire_l1_w3_n25_mux_dataout;
	wire	wire_l1_w3_n26_mux_dataout;
	wire	wire_l1_w3_n27_mux_dataout;
	wire	wire_l1_w3_n28_mux_dataout;
	wire	wire_l1_w3_n29_mux_dataout;
	wire	wire_l1_w3_n2_mux_dataout;
	wire	wire_l1_w3_n30_mux_dataout;
	wire	wire_l1_w3_n31_mux_dataout;
	wire	wire_l1_w3_n3_mux_dataout;
	wire	wire_l1_w3_n4_mux_dataout;
	wire	wire_l1_w3_n5_mux_dataout;
	wire	wire_l1_w3_n6_mux_dataout;
	wire	wire_l1_w3_n7_mux_dataout;
	wire	wire_l1_w3_n8_mux_dataout;
	wire	wire_l1_w3_n9_mux_dataout;
	wire	wire_l1_w4_n0_mux_dataout;
	wire	wire_l1_w4_n10_mux_dataout;
	wire	wire_l1_w4_n11_mux_dataout;
	wire	wire_l1_w4_n12_mux_dataout;
	wire	wire_l1_w4_n13_mux_dataout;
	wire	wire_l1_w4_n14_mux_dataout;
	wire	wire_l1_w4_n15_mux_dataout;
	wire	wire_l1_w4_n16_mux_dataout;
	wire	wire_l1_w4_n17_mux_dataout;
	wire	wire_l1_w4_n18_mux_dataout;
	wire	wire_l1_w4_n19_mux_dataout;
	wire	wire_l1_w4_n1_mux_dataout;
	wire	wire_l1_w4_n20_mux_dataout;
	wire	wire_l1_w4_n21_mux_dataout;
	wire	wire_l1_w4_n22_mux_dataout;
	wire	wire_l1_w4_n23_mux_dataout;
	wire	wire_l1_w4_n24_mux_dataout;
	wire	wire_l1_w4_n25_mux_dataout;
	wire	wire_l1_w4_n26_mux_dataout;
	wire	wire_l1_w4_n27_mux_dataout;
	wire	wire_l1_w4_n28_mux_dataout;
	wire	wire_l1_w4_n29_mux_dataout;
	wire	wire_l1_w4_n2_mux_dataout;
	wire	wire_l1_w4_n30_mux_dataout;
	wire	wire_l1_w4_n31_mux_dataout;
	wire	wire_l1_w4_n3_mux_dataout;
	wire	wire_l1_w4_n4_mux_dataout;
	wire	wire_l1_w4_n5_mux_dataout;
	wire	wire_l1_w4_n6_mux_dataout;
	wire	wire_l1_w4_n7_mux_dataout;
	wire	wire_l1_w4_n8_mux_dataout;
	wire	wire_l1_w4_n9_mux_dataout;
	wire	wire_l1_w5_n0_mux_dataout;
	wire	wire_l1_w5_n10_mux_dataout;
	wire	wire_l1_w5_n11_mux_dataout;
	wire	wire_l1_w5_n12_mux_dataout;
	wire	wire_l1_w5_n13_mux_dataout;
	wire	wire_l1_w5_n14_mux_dataout;
	wire	wire_l1_w5_n15_mux_dataout;
	wire	wire_l1_w5_n16_mux_dataout;
	wire	wire_l1_w5_n17_mux_dataout;
	wire	wire_l1_w5_n18_mux_dataout;
	wire	wire_l1_w5_n19_mux_dataout;
	wire	wire_l1_w5_n1_mux_dataout;
	wire	wire_l1_w5_n20_mux_dataout;
	wire	wire_l1_w5_n21_mux_dataout;
	wire	wire_l1_w5_n22_mux_dataout;
	wire	wire_l1_w5_n23_mux_dataout;
	wire	wire_l1_w5_n24_mux_dataout;
	wire	wire_l1_w5_n25_mux_dataout;
	wire	wire_l1_w5_n26_mux_dataout;
	wire	wire_l1_w5_n27_mux_dataout;
	wire	wire_l1_w5_n28_mux_dataout;
	wire	wire_l1_w5_n29_mux_dataout;
	wire	wire_l1_w5_n2_mux_dataout;
	wire	wire_l1_w5_n30_mux_dataout;
	wire	wire_l1_w5_n31_mux_dataout;
	wire	wire_l1_w5_n3_mux_dataout;
	wire	wire_l1_w5_n4_mux_dataout;
	wire	wire_l1_w5_n5_mux_dataout;
	wire	wire_l1_w5_n6_mux_dataout;
	wire	wire_l1_w5_n7_mux_dataout;
	wire	wire_l1_w5_n8_mux_dataout;
	wire	wire_l1_w5_n9_mux_dataout;
	wire	wire_l1_w6_n0_mux_dataout;
	wire	wire_l1_w6_n10_mux_dataout;
	wire	wire_l1_w6_n11_mux_dataout;
	wire	wire_l1_w6_n12_mux_dataout;
	wire	wire_l1_w6_n13_mux_dataout;
	wire	wire_l1_w6_n14_mux_dataout;
	wire	wire_l1_w6_n15_mux_dataout;
	wire	wire_l1_w6_n16_mux_dataout;
	wire	wire_l1_w6_n17_mux_dataout;
	wire	wire_l1_w6_n18_mux_dataout;
	wire	wire_l1_w6_n19_mux_dataout;
	wire	wire_l1_w6_n1_mux_dataout;
	wire	wire_l1_w6_n20_mux_dataout;
	wire	wire_l1_w6_n21_mux_dataout;
	wire	wire_l1_w6_n22_mux_dataout;
	wire	wire_l1_w6_n23_mux_dataout;
	wire	wire_l1_w6_n24_mux_dataout;
	wire	wire_l1_w6_n25_mux_dataout;
	wire	wire_l1_w6_n26_mux_dataout;
	wire	wire_l1_w6_n27_mux_dataout;
	wire	wire_l1_w6_n28_mux_dataout;
	wire	wire_l1_w6_n29_mux_dataout;
	wire	wire_l1_w6_n2_mux_dataout;
	wire	wire_l1_w6_n30_mux_dataout;
	wire	wire_l1_w6_n31_mux_dataout;
	wire	wire_l1_w6_n3_mux_dataout;
	wire	wire_l1_w6_n4_mux_dataout;
	wire	wire_l1_w6_n5_mux_dataout;
	wire	wire_l1_w6_n6_mux_dataout;
	wire	wire_l1_w6_n7_mux_dataout;
	wire	wire_l1_w6_n8_mux_dataout;
	wire	wire_l1_w6_n9_mux_dataout;
	wire	wire_l1_w7_n0_mux_dataout;
	wire	wire_l1_w7_n10_mux_dataout;
	wire	wire_l1_w7_n11_mux_dataout;
	wire	wire_l1_w7_n12_mux_dataout;
	wire	wire_l1_w7_n13_mux_dataout;
	wire	wire_l1_w7_n14_mux_dataout;
	wire	wire_l1_w7_n15_mux_dataout;
	wire	wire_l1_w7_n16_mux_dataout;
	wire	wire_l1_w7_n17_mux_dataout;
	wire	wire_l1_w7_n18_mux_dataout;
	wire	wire_l1_w7_n19_mux_dataout;
	wire	wire_l1_w7_n1_mux_dataout;
	wire	wire_l1_w7_n20_mux_dataout;
	wire	wire_l1_w7_n21_mux_dataout;
	wire	wire_l1_w7_n22_mux_dataout;
	wire	wire_l1_w7_n23_mux_dataout;
	wire	wire_l1_w7_n24_mux_dataout;
	wire	wire_l1_w7_n25_mux_dataout;
	wire	wire_l1_w7_n26_mux_dataout;
	wire	wire_l1_w7_n27_mux_dataout;
	wire	wire_l1_w7_n28_mux_dataout;
	wire	wire_l1_w7_n29_mux_dataout;
	wire	wire_l1_w7_n2_mux_dataout;
	wire	wire_l1_w7_n30_mux_dataout;
	wire	wire_l1_w7_n31_mux_dataout;
	wire	wire_l1_w7_n3_mux_dataout;
	wire	wire_l1_w7_n4_mux_dataout;
	wire	wire_l1_w7_n5_mux_dataout;
	wire	wire_l1_w7_n6_mux_dataout;
	wire	wire_l1_w7_n7_mux_dataout;
	wire	wire_l1_w7_n8_mux_dataout;
	wire	wire_l1_w7_n9_mux_dataout;
	wire	wire_l2_w0_n0_mux_dataout;
	wire	wire_l2_w0_n10_mux_dataout;
	wire	wire_l2_w0_n11_mux_dataout;
	wire	wire_l2_w0_n12_mux_dataout;
	wire	wire_l2_w0_n13_mux_dataout;
	wire	wire_l2_w0_n14_mux_dataout;
	wire	wire_l2_w0_n15_mux_dataout;
	wire	wire_l2_w0_n1_mux_dataout;
	wire	wire_l2_w0_n2_mux_dataout;
	wire	wire_l2_w0_n3_mux_dataout;
	wire	wire_l2_w0_n4_mux_dataout;
	wire	wire_l2_w0_n5_mux_dataout;
	wire	wire_l2_w0_n6_mux_dataout;
	wire	wire_l2_w0_n7_mux_dataout;
	wire	wire_l2_w0_n8_mux_dataout;
	wire	wire_l2_w0_n9_mux_dataout;
	wire	wire_l2_w1_n0_mux_dataout;
	wire	wire_l2_w1_n10_mux_dataout;
	wire	wire_l2_w1_n11_mux_dataout;
	wire	wire_l2_w1_n12_mux_dataout;
	wire	wire_l2_w1_n13_mux_dataout;
	wire	wire_l2_w1_n14_mux_dataout;
	wire	wire_l2_w1_n15_mux_dataout;
	wire	wire_l2_w1_n1_mux_dataout;
	wire	wire_l2_w1_n2_mux_dataout;
	wire	wire_l2_w1_n3_mux_dataout;
	wire	wire_l2_w1_n4_mux_dataout;
	wire	wire_l2_w1_n5_mux_dataout;
	wire	wire_l2_w1_n6_mux_dataout;
	wire	wire_l2_w1_n7_mux_dataout;
	wire	wire_l2_w1_n8_mux_dataout;
	wire	wire_l2_w1_n9_mux_dataout;
	wire	wire_l2_w2_n0_mux_dataout;
	wire	wire_l2_w2_n10_mux_dataout;
	wire	wire_l2_w2_n11_mux_dataout;
	wire	wire_l2_w2_n12_mux_dataout;
	wire	wire_l2_w2_n13_mux_dataout;
	wire	wire_l2_w2_n14_mux_dataout;
	wire	wire_l2_w2_n15_mux_dataout;
	wire	wire_l2_w2_n1_mux_dataout;
	wire	wire_l2_w2_n2_mux_dataout;
	wire	wire_l2_w2_n3_mux_dataout;
	wire	wire_l2_w2_n4_mux_dataout;
	wire	wire_l2_w2_n5_mux_dataout;
	wire	wire_l2_w2_n6_mux_dataout;
	wire	wire_l2_w2_n7_mux_dataout;
	wire	wire_l2_w2_n8_mux_dataout;
	wire	wire_l2_w2_n9_mux_dataout;
	wire	wire_l2_w3_n0_mux_dataout;
	wire	wire_l2_w3_n10_mux_dataout;
	wire	wire_l2_w3_n11_mux_dataout;
	wire	wire_l2_w3_n12_mux_dataout;
	wire	wire_l2_w3_n13_mux_dataout;
	wire	wire_l2_w3_n14_mux_dataout;
	wire	wire_l2_w3_n15_mux_dataout;
	wire	wire_l2_w3_n1_mux_dataout;
	wire	wire_l2_w3_n2_mux_dataout;
	wire	wire_l2_w3_n3_mux_dataout;
	wire	wire_l2_w3_n4_mux_dataout;
	wire	wire_l2_w3_n5_mux_dataout;
	wire	wire_l2_w3_n6_mux_dataout;
	wire	wire_l2_w3_n7_mux_dataout;
	wire	wire_l2_w3_n8_mux_dataout;
	wire	wire_l2_w3_n9_mux_dataout;
	wire	wire_l2_w4_n0_mux_dataout;
	wire	wire_l2_w4_n10_mux_dataout;
	wire	wire_l2_w4_n11_mux_dataout;
	wire	wire_l2_w4_n12_mux_dataout;
	wire	wire_l2_w4_n13_mux_dataout;
	wire	wire_l2_w4_n14_mux_dataout;
	wire	wire_l2_w4_n15_mux_dataout;
	wire	wire_l2_w4_n1_mux_dataout;
	wire	wire_l2_w4_n2_mux_dataout;
	wire	wire_l2_w4_n3_mux_dataout;
	wire	wire_l2_w4_n4_mux_dataout;
	wire	wire_l2_w4_n5_mux_dataout;
	wire	wire_l2_w4_n6_mux_dataout;
	wire	wire_l2_w4_n7_mux_dataout;
	wire	wire_l2_w4_n8_mux_dataout;
	wire	wire_l2_w4_n9_mux_dataout;
	wire	wire_l2_w5_n0_mux_dataout;
	wire	wire_l2_w5_n10_mux_dataout;
	wire	wire_l2_w5_n11_mux_dataout;
	wire	wire_l2_w5_n12_mux_dataout;
	wire	wire_l2_w5_n13_mux_dataout;
	wire	wire_l2_w5_n14_mux_dataout;
	wire	wire_l2_w5_n15_mux_dataout;
	wire	wire_l2_w5_n1_mux_dataout;
	wire	wire_l2_w5_n2_mux_dataout;
	wire	wire_l2_w5_n3_mux_dataout;
	wire	wire_l2_w5_n4_mux_dataout;
	wire	wire_l2_w5_n5_mux_dataout;
	wire	wire_l2_w5_n6_mux_dataout;
	wire	wire_l2_w5_n7_mux_dataout;
	wire	wire_l2_w5_n8_mux_dataout;
	wire	wire_l2_w5_n9_mux_dataout;
	wire	wire_l2_w6_n0_mux_dataout;
	wire	wire_l2_w6_n10_mux_dataout;
	wire	wire_l2_w6_n11_mux_dataout;
	wire	wire_l2_w6_n12_mux_dataout;
	wire	wire_l2_w6_n13_mux_dataout;
	wire	wire_l2_w6_n14_mux_dataout;
	wire	wire_l2_w6_n15_mux_dataout;
	wire	wire_l2_w6_n1_mux_dataout;
	wire	wire_l2_w6_n2_mux_dataout;
	wire	wire_l2_w6_n3_mux_dataout;
	wire	wire_l2_w6_n4_mux_dataout;
	wire	wire_l2_w6_n5_mux_dataout;
	wire	wire_l2_w6_n6_mux_dataout;
	wire	wire_l2_w6_n7_mux_dataout;
	wire	wire_l2_w6_n8_mux_dataout;
	wire	wire_l2_w6_n9_mux_dataout;
	wire	wire_l2_w7_n0_mux_dataout;
	wire	wire_l2_w7_n10_mux_dataout;
	wire	wire_l2_w7_n11_mux_dataout;
	wire	wire_l2_w7_n12_mux_dataout;
	wire	wire_l2_w7_n13_mux_dataout;
	wire	wire_l2_w7_n14_mux_dataout;
	wire	wire_l2_w7_n15_mux_dataout;
	wire	wire_l2_w7_n1_mux_dataout;
	wire	wire_l2_w7_n2_mux_dataout;
	wire	wire_l2_w7_n3_mux_dataout;
	wire	wire_l2_w7_n4_mux_dataout;
	wire	wire_l2_w7_n5_mux_dataout;
	wire	wire_l2_w7_n6_mux_dataout;
	wire	wire_l2_w7_n7_mux_dataout;
	wire	wire_l2_w7_n8_mux_dataout;
	wire	wire_l2_w7_n9_mux_dataout;
	wire	wire_l3_w0_n0_mux_dataout;
	wire	wire_l3_w0_n1_mux_dataout;
	wire	wire_l3_w0_n2_mux_dataout;
	wire	wire_l3_w0_n3_mux_dataout;
	wire	wire_l3_w0_n4_mux_dataout;
	wire	wire_l3_w0_n5_mux_dataout;
	wire	wire_l3_w0_n6_mux_dataout;
	wire	wire_l3_w0_n7_mux_dataout;
	wire	wire_l3_w1_n0_mux_dataout;
	wire	wire_l3_w1_n1_mux_dataout;
	wire	wire_l3_w1_n2_mux_dataout;
	wire	wire_l3_w1_n3_mux_dataout;
	wire	wire_l3_w1_n4_mux_dataout;
	wire	wire_l3_w1_n5_mux_dataout;
	wire	wire_l3_w1_n6_mux_dataout;
	wire	wire_l3_w1_n7_mux_dataout;
	wire	wire_l3_w2_n0_mux_dataout;
	wire	wire_l3_w2_n1_mux_dataout;
	wire	wire_l3_w2_n2_mux_dataout;
	wire	wire_l3_w2_n3_mux_dataout;
	wire	wire_l3_w2_n4_mux_dataout;
	wire	wire_l3_w2_n5_mux_dataout;
	wire	wire_l3_w2_n6_mux_dataout;
	wire	wire_l3_w2_n7_mux_dataout;
	wire	wire_l3_w3_n0_mux_dataout;
	wire	wire_l3_w3_n1_mux_dataout;
	wire	wire_l3_w3_n2_mux_dataout;
	wire	wire_l3_w3_n3_mux_dataout;
	wire	wire_l3_w3_n4_mux_dataout;
	wire	wire_l3_w3_n5_mux_dataout;
	wire	wire_l3_w3_n6_mux_dataout;
	wire	wire_l3_w3_n7_mux_dataout;
	wire	wire_l3_w4_n0_mux_dataout;
	wire	wire_l3_w4_n1_mux_dataout;
	wire	wire_l3_w4_n2_mux_dataout;
	wire	wire_l3_w4_n3_mux_dataout;
	wire	wire_l3_w4_n4_mux_dataout;
	wire	wire_l3_w4_n5_mux_dataout;
	wire	wire_l3_w4_n6_mux_dataout;
	wire	wire_l3_w4_n7_mux_dataout;
	wire	wire_l3_w5_n0_mux_dataout;
	wire	wire_l3_w5_n1_mux_dataout;
	wire	wire_l3_w5_n2_mux_dataout;
	wire	wire_l3_w5_n3_mux_dataout;
	wire	wire_l3_w5_n4_mux_dataout;
	wire	wire_l3_w5_n5_mux_dataout;
	wire	wire_l3_w5_n6_mux_dataout;
	wire	wire_l3_w5_n7_mux_dataout;
	wire	wire_l3_w6_n0_mux_dataout;
	wire	wire_l3_w6_n1_mux_dataout;
	wire	wire_l3_w6_n2_mux_dataout;
	wire	wire_l3_w6_n3_mux_dataout;
	wire	wire_l3_w6_n4_mux_dataout;
	wire	wire_l3_w6_n5_mux_dataout;
	wire	wire_l3_w6_n6_mux_dataout;
	wire	wire_l3_w6_n7_mux_dataout;
	wire	wire_l3_w7_n0_mux_dataout;
	wire	wire_l3_w7_n1_mux_dataout;
	wire	wire_l3_w7_n2_mux_dataout;
	wire	wire_l3_w7_n3_mux_dataout;
	wire	wire_l3_w7_n4_mux_dataout;
	wire	wire_l3_w7_n5_mux_dataout;
	wire	wire_l3_w7_n6_mux_dataout;
	wire	wire_l3_w7_n7_mux_dataout;
	wire	wire_l4_w0_n0_mux_dataout;
	wire	wire_l4_w0_n1_mux_dataout;
	wire	wire_l4_w0_n2_mux_dataout;
	wire	wire_l4_w0_n3_mux_dataout;
	wire	wire_l4_w1_n0_mux_dataout;
	wire	wire_l4_w1_n1_mux_dataout;
	wire	wire_l4_w1_n2_mux_dataout;
	wire	wire_l4_w1_n3_mux_dataout;
	wire	wire_l4_w2_n0_mux_dataout;
	wire	wire_l4_w2_n1_mux_dataout;
	wire	wire_l4_w2_n2_mux_dataout;
	wire	wire_l4_w2_n3_mux_dataout;
	wire	wire_l4_w3_n0_mux_dataout;
	wire	wire_l4_w3_n1_mux_dataout;
	wire	wire_l4_w3_n2_mux_dataout;
	wire	wire_l4_w3_n3_mux_dataout;
	wire	wire_l4_w4_n0_mux_dataout;
	wire	wire_l4_w4_n1_mux_dataout;
	wire	wire_l4_w4_n2_mux_dataout;
	wire	wire_l4_w4_n3_mux_dataout;
	wire	wire_l4_w5_n0_mux_dataout;
	wire	wire_l4_w5_n1_mux_dataout;
	wire	wire_l4_w5_n2_mux_dataout;
	wire	wire_l4_w5_n3_mux_dataout;
	wire	wire_l4_w6_n0_mux_dataout;
	wire	wire_l4_w6_n1_mux_dataout;
	wire	wire_l4_w6_n2_mux_dataout;
	wire	wire_l4_w6_n3_mux_dataout;
	wire	wire_l4_w7_n0_mux_dataout;
	wire	wire_l4_w7_n1_mux_dataout;
	wire	wire_l4_w7_n2_mux_dataout;
	wire	wire_l4_w7_n3_mux_dataout;
	wire	wire_l5_w0_n0_mux_dataout;
	wire	wire_l5_w0_n1_mux_dataout;
	wire	wire_l5_w1_n0_mux_dataout;
	wire	wire_l5_w1_n1_mux_dataout;
	wire	wire_l5_w2_n0_mux_dataout;
	wire	wire_l5_w2_n1_mux_dataout;
	wire	wire_l5_w3_n0_mux_dataout;
	wire	wire_l5_w3_n1_mux_dataout;
	wire	wire_l5_w4_n0_mux_dataout;
	wire	wire_l5_w4_n1_mux_dataout;
	wire	wire_l5_w5_n0_mux_dataout;
	wire	wire_l5_w5_n1_mux_dataout;
	wire	wire_l5_w6_n0_mux_dataout;
	wire	wire_l5_w6_n1_mux_dataout;
	wire	wire_l5_w7_n0_mux_dataout;
	wire	wire_l5_w7_n1_mux_dataout;
	wire	wire_l6_w0_n0_mux_dataout;
	wire	wire_l6_w1_n0_mux_dataout;
	wire	wire_l6_w2_n0_mux_dataout;
	wire	wire_l6_w3_n0_mux_dataout;
	wire	wire_l6_w4_n0_mux_dataout;
	wire	wire_l6_w5_n0_mux_dataout;
	wire	wire_l6_w6_n0_mux_dataout;
	wire	wire_l6_w7_n0_mux_dataout;
	wire  [1007:0]  data_wire;
	wire  [7:0]  result_wire_ext;
	wire  [35:0]  sel_wire;

	assign		wire_l1_w0_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[8] : data_wire[0];
	assign		wire_l1_w0_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[168] : data_wire[160];
	assign		wire_l1_w0_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[184] : data_wire[176];
	assign		wire_l1_w0_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[200] : data_wire[192];
	assign		wire_l1_w0_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[216] : data_wire[208];
	assign		wire_l1_w0_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[232] : data_wire[224];
	assign		wire_l1_w0_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[248] : data_wire[240];
	assign		wire_l1_w0_n16_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[264] : data_wire[256];
	assign		wire_l1_w0_n17_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[280] : data_wire[272];
	assign		wire_l1_w0_n18_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[296] : data_wire[288];
	assign		wire_l1_w0_n19_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[312] : data_wire[304];
	assign		wire_l1_w0_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[24] : data_wire[16];
	assign		wire_l1_w0_n20_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[328] : data_wire[320];
	assign		wire_l1_w0_n21_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[344] : data_wire[336];
	assign		wire_l1_w0_n22_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[360] : data_wire[352];
	assign		wire_l1_w0_n23_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[376] : data_wire[368];
	assign		wire_l1_w0_n24_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[392] : data_wire[384];
	assign		wire_l1_w0_n25_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[408] : data_wire[400];
	assign		wire_l1_w0_n26_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[424] : data_wire[416];
	assign		wire_l1_w0_n27_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[440] : data_wire[432];
	assign		wire_l1_w0_n28_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[456] : data_wire[448];
	assign		wire_l1_w0_n29_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[472] : data_wire[464];
	assign		wire_l1_w0_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[40] : data_wire[32];
	assign		wire_l1_w0_n30_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[488] : data_wire[480];
	assign		wire_l1_w0_n31_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[504] : data_wire[496];
	assign		wire_l1_w0_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[56] : data_wire[48];
	assign		wire_l1_w0_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[72] : data_wire[64];
	assign		wire_l1_w0_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[88] : data_wire[80];
	assign		wire_l1_w0_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[104] : data_wire[96];
	assign		wire_l1_w0_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[120] : data_wire[112];
	assign		wire_l1_w0_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[136] : data_wire[128];
	assign		wire_l1_w0_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[152] : data_wire[144];
	assign		wire_l1_w1_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[9] : data_wire[1];
	assign		wire_l1_w1_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[169] : data_wire[161];
	assign		wire_l1_w1_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[185] : data_wire[177];
	assign		wire_l1_w1_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[201] : data_wire[193];
	assign		wire_l1_w1_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[217] : data_wire[209];
	assign		wire_l1_w1_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[233] : data_wire[225];
	assign		wire_l1_w1_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[249] : data_wire[241];
	assign		wire_l1_w1_n16_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[265] : data_wire[257];
	assign		wire_l1_w1_n17_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[281] : data_wire[273];
	assign		wire_l1_w1_n18_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[297] : data_wire[289];
	assign		wire_l1_w1_n19_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[313] : data_wire[305];
	assign		wire_l1_w1_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[25] : data_wire[17];
	assign		wire_l1_w1_n20_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[329] : data_wire[321];
	assign		wire_l1_w1_n21_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[345] : data_wire[337];
	assign		wire_l1_w1_n22_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[361] : data_wire[353];
	assign		wire_l1_w1_n23_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[377] : data_wire[369];
	assign		wire_l1_w1_n24_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[393] : data_wire[385];
	assign		wire_l1_w1_n25_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[409] : data_wire[401];
	assign		wire_l1_w1_n26_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[425] : data_wire[417];
	assign		wire_l1_w1_n27_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[441] : data_wire[433];
	assign		wire_l1_w1_n28_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[457] : data_wire[449];
	assign		wire_l1_w1_n29_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[473] : data_wire[465];
	assign		wire_l1_w1_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[41] : data_wire[33];
	assign		wire_l1_w1_n30_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[489] : data_wire[481];
	assign		wire_l1_w1_n31_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[505] : data_wire[497];
	assign		wire_l1_w1_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[57] : data_wire[49];
	assign		wire_l1_w1_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[73] : data_wire[65];
	assign		wire_l1_w1_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[89] : data_wire[81];
	assign		wire_l1_w1_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[105] : data_wire[97];
	assign		wire_l1_w1_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[121] : data_wire[113];
	assign		wire_l1_w1_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[137] : data_wire[129];
	assign		wire_l1_w1_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[153] : data_wire[145];
	assign		wire_l1_w2_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[10] : data_wire[2];
	assign		wire_l1_w2_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[170] : data_wire[162];
	assign		wire_l1_w2_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[186] : data_wire[178];
	assign		wire_l1_w2_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[202] : data_wire[194];
	assign		wire_l1_w2_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[218] : data_wire[210];
	assign		wire_l1_w2_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[234] : data_wire[226];
	assign		wire_l1_w2_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[250] : data_wire[242];
	assign		wire_l1_w2_n16_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[266] : data_wire[258];
	assign		wire_l1_w2_n17_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[282] : data_wire[274];
	assign		wire_l1_w2_n18_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[298] : data_wire[290];
	assign		wire_l1_w2_n19_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[314] : data_wire[306];
	assign		wire_l1_w2_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[26] : data_wire[18];
	assign		wire_l1_w2_n20_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[330] : data_wire[322];
	assign		wire_l1_w2_n21_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[346] : data_wire[338];
	assign		wire_l1_w2_n22_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[362] : data_wire[354];
	assign		wire_l1_w2_n23_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[378] : data_wire[370];
	assign		wire_l1_w2_n24_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[394] : data_wire[386];
	assign		wire_l1_w2_n25_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[410] : data_wire[402];
	assign		wire_l1_w2_n26_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[426] : data_wire[418];
	assign		wire_l1_w2_n27_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[442] : data_wire[434];
	assign		wire_l1_w2_n28_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[458] : data_wire[450];
	assign		wire_l1_w2_n29_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[474] : data_wire[466];
	assign		wire_l1_w2_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[42] : data_wire[34];
	assign		wire_l1_w2_n30_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[490] : data_wire[482];
	assign		wire_l1_w2_n31_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[506] : data_wire[498];
	assign		wire_l1_w2_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[58] : data_wire[50];
	assign		wire_l1_w2_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[74] : data_wire[66];
	assign		wire_l1_w2_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[90] : data_wire[82];
	assign		wire_l1_w2_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[106] : data_wire[98];
	assign		wire_l1_w2_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[122] : data_wire[114];
	assign		wire_l1_w2_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[138] : data_wire[130];
	assign		wire_l1_w2_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[154] : data_wire[146];
	assign		wire_l1_w3_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[11] : data_wire[3];
	assign		wire_l1_w3_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[171] : data_wire[163];
	assign		wire_l1_w3_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[187] : data_wire[179];
	assign		wire_l1_w3_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[203] : data_wire[195];
	assign		wire_l1_w3_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[219] : data_wire[211];
	assign		wire_l1_w3_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[235] : data_wire[227];
	assign		wire_l1_w3_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[251] : data_wire[243];
	assign		wire_l1_w3_n16_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[267] : data_wire[259];
	assign		wire_l1_w3_n17_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[283] : data_wire[275];
	assign		wire_l1_w3_n18_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[299] : data_wire[291];
	assign		wire_l1_w3_n19_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[315] : data_wire[307];
	assign		wire_l1_w3_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[27] : data_wire[19];
	assign		wire_l1_w3_n20_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[331] : data_wire[323];
	assign		wire_l1_w3_n21_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[347] : data_wire[339];
	assign		wire_l1_w3_n22_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[363] : data_wire[355];
	assign		wire_l1_w3_n23_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[379] : data_wire[371];
	assign		wire_l1_w3_n24_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[395] : data_wire[387];
	assign		wire_l1_w3_n25_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[411] : data_wire[403];
	assign		wire_l1_w3_n26_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[427] : data_wire[419];
	assign		wire_l1_w3_n27_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[443] : data_wire[435];
	assign		wire_l1_w3_n28_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[459] : data_wire[451];
	assign		wire_l1_w3_n29_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[475] : data_wire[467];
	assign		wire_l1_w3_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[43] : data_wire[35];
	assign		wire_l1_w3_n30_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[491] : data_wire[483];
	assign		wire_l1_w3_n31_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[507] : data_wire[499];
	assign		wire_l1_w3_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[59] : data_wire[51];
	assign		wire_l1_w3_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[75] : data_wire[67];
	assign		wire_l1_w3_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[91] : data_wire[83];
	assign		wire_l1_w3_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[107] : data_wire[99];
	assign		wire_l1_w3_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[123] : data_wire[115];
	assign		wire_l1_w3_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[139] : data_wire[131];
	assign		wire_l1_w3_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[155] : data_wire[147];
	assign		wire_l1_w4_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[12] : data_wire[4];
	assign		wire_l1_w4_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[172] : data_wire[164];
	assign		wire_l1_w4_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[188] : data_wire[180];
	assign		wire_l1_w4_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[204] : data_wire[196];
	assign		wire_l1_w4_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[220] : data_wire[212];
	assign		wire_l1_w4_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[236] : data_wire[228];
	assign		wire_l1_w4_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[252] : data_wire[244];
	assign		wire_l1_w4_n16_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[268] : data_wire[260];
	assign		wire_l1_w4_n17_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[284] : data_wire[276];
	assign		wire_l1_w4_n18_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[300] : data_wire[292];
	assign		wire_l1_w4_n19_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[316] : data_wire[308];
	assign		wire_l1_w4_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[28] : data_wire[20];
	assign		wire_l1_w4_n20_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[332] : data_wire[324];
	assign		wire_l1_w4_n21_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[348] : data_wire[340];
	assign		wire_l1_w4_n22_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[364] : data_wire[356];
	assign		wire_l1_w4_n23_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[380] : data_wire[372];
	assign		wire_l1_w4_n24_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[396] : data_wire[388];
	assign		wire_l1_w4_n25_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[412] : data_wire[404];
	assign		wire_l1_w4_n26_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[428] : data_wire[420];
	assign		wire_l1_w4_n27_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[444] : data_wire[436];
	assign		wire_l1_w4_n28_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[460] : data_wire[452];
	assign		wire_l1_w4_n29_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[476] : data_wire[468];
	assign		wire_l1_w4_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[44] : data_wire[36];
	assign		wire_l1_w4_n30_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[492] : data_wire[484];
	assign		wire_l1_w4_n31_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[508] : data_wire[500];
	assign		wire_l1_w4_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[60] : data_wire[52];
	assign		wire_l1_w4_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[76] : data_wire[68];
	assign		wire_l1_w4_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[92] : data_wire[84];
	assign		wire_l1_w4_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[108] : data_wire[100];
	assign		wire_l1_w4_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[124] : data_wire[116];
	assign		wire_l1_w4_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[140] : data_wire[132];
	assign		wire_l1_w4_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[156] : data_wire[148];
	assign		wire_l1_w5_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[13] : data_wire[5];
	assign		wire_l1_w5_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[173] : data_wire[165];
	assign		wire_l1_w5_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[189] : data_wire[181];
	assign		wire_l1_w5_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[205] : data_wire[197];
	assign		wire_l1_w5_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[221] : data_wire[213];
	assign		wire_l1_w5_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[237] : data_wire[229];
	assign		wire_l1_w5_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[253] : data_wire[245];
	assign		wire_l1_w5_n16_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[269] : data_wire[261];
	assign		wire_l1_w5_n17_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[285] : data_wire[277];
	assign		wire_l1_w5_n18_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[301] : data_wire[293];
	assign		wire_l1_w5_n19_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[317] : data_wire[309];
	assign		wire_l1_w5_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[29] : data_wire[21];
	assign		wire_l1_w5_n20_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[333] : data_wire[325];
	assign		wire_l1_w5_n21_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[349] : data_wire[341];
	assign		wire_l1_w5_n22_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[365] : data_wire[357];
	assign		wire_l1_w5_n23_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[381] : data_wire[373];
	assign		wire_l1_w5_n24_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[397] : data_wire[389];
	assign		wire_l1_w5_n25_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[413] : data_wire[405];
	assign		wire_l1_w5_n26_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[429] : data_wire[421];
	assign		wire_l1_w5_n27_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[445] : data_wire[437];
	assign		wire_l1_w5_n28_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[461] : data_wire[453];
	assign		wire_l1_w5_n29_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[477] : data_wire[469];
	assign		wire_l1_w5_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[45] : data_wire[37];
	assign		wire_l1_w5_n30_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[493] : data_wire[485];
	assign		wire_l1_w5_n31_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[509] : data_wire[501];
	assign		wire_l1_w5_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[61] : data_wire[53];
	assign		wire_l1_w5_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[77] : data_wire[69];
	assign		wire_l1_w5_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[93] : data_wire[85];
	assign		wire_l1_w5_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[109] : data_wire[101];
	assign		wire_l1_w5_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[125] : data_wire[117];
	assign		wire_l1_w5_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[141] : data_wire[133];
	assign		wire_l1_w5_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[157] : data_wire[149];
	assign		wire_l1_w6_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[14] : data_wire[6];
	assign		wire_l1_w6_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[174] : data_wire[166];
	assign		wire_l1_w6_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[190] : data_wire[182];
	assign		wire_l1_w6_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[206] : data_wire[198];
	assign		wire_l1_w6_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[222] : data_wire[214];
	assign		wire_l1_w6_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[238] : data_wire[230];
	assign		wire_l1_w6_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[254] : data_wire[246];
	assign		wire_l1_w6_n16_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[270] : data_wire[262];
	assign		wire_l1_w6_n17_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[286] : data_wire[278];
	assign		wire_l1_w6_n18_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[302] : data_wire[294];
	assign		wire_l1_w6_n19_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[318] : data_wire[310];
	assign		wire_l1_w6_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[30] : data_wire[22];
	assign		wire_l1_w6_n20_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[334] : data_wire[326];
	assign		wire_l1_w6_n21_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[350] : data_wire[342];
	assign		wire_l1_w6_n22_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[366] : data_wire[358];
	assign		wire_l1_w6_n23_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[382] : data_wire[374];
	assign		wire_l1_w6_n24_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[398] : data_wire[390];
	assign		wire_l1_w6_n25_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[414] : data_wire[406];
	assign		wire_l1_w6_n26_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[430] : data_wire[422];
	assign		wire_l1_w6_n27_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[446] : data_wire[438];
	assign		wire_l1_w6_n28_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[462] : data_wire[454];
	assign		wire_l1_w6_n29_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[478] : data_wire[470];
	assign		wire_l1_w6_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[46] : data_wire[38];
	assign		wire_l1_w6_n30_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[494] : data_wire[486];
	assign		wire_l1_w6_n31_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[510] : data_wire[502];
	assign		wire_l1_w6_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[62] : data_wire[54];
	assign		wire_l1_w6_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[78] : data_wire[70];
	assign		wire_l1_w6_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[94] : data_wire[86];
	assign		wire_l1_w6_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[110] : data_wire[102];
	assign		wire_l1_w6_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[126] : data_wire[118];
	assign		wire_l1_w6_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[142] : data_wire[134];
	assign		wire_l1_w6_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[158] : data_wire[150];
	assign		wire_l1_w7_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[15] : data_wire[7];
	assign		wire_l1_w7_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[175] : data_wire[167];
	assign		wire_l1_w7_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[191] : data_wire[183];
	assign		wire_l1_w7_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[207] : data_wire[199];
	assign		wire_l1_w7_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[223] : data_wire[215];
	assign		wire_l1_w7_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[239] : data_wire[231];
	assign		wire_l1_w7_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[255] : data_wire[247];
	assign		wire_l1_w7_n16_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[271] : data_wire[263];
	assign		wire_l1_w7_n17_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[287] : data_wire[279];
	assign		wire_l1_w7_n18_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[303] : data_wire[295];
	assign		wire_l1_w7_n19_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[319] : data_wire[311];
	assign		wire_l1_w7_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[31] : data_wire[23];
	assign		wire_l1_w7_n20_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[335] : data_wire[327];
	assign		wire_l1_w7_n21_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[351] : data_wire[343];
	assign		wire_l1_w7_n22_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[367] : data_wire[359];
	assign		wire_l1_w7_n23_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[383] : data_wire[375];
	assign		wire_l1_w7_n24_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[399] : data_wire[391];
	assign		wire_l1_w7_n25_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[415] : data_wire[407];
	assign		wire_l1_w7_n26_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[431] : data_wire[423];
	assign		wire_l1_w7_n27_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[447] : data_wire[439];
	assign		wire_l1_w7_n28_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[463] : data_wire[455];
	assign		wire_l1_w7_n29_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[479] : data_wire[471];
	assign		wire_l1_w7_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[47] : data_wire[39];
	assign		wire_l1_w7_n30_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[495] : data_wire[487];
	assign		wire_l1_w7_n31_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[511] : data_wire[503];
	assign		wire_l1_w7_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[63] : data_wire[55];
	assign		wire_l1_w7_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[79] : data_wire[71];
	assign		wire_l1_w7_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[95] : data_wire[87];
	assign		wire_l1_w7_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[111] : data_wire[103];
	assign		wire_l1_w7_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[127] : data_wire[119];
	assign		wire_l1_w7_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[143] : data_wire[135];
	assign		wire_l1_w7_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[159] : data_wire[151];
	assign		wire_l2_w0_n0_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[513] : data_wire[512];
	assign		wire_l2_w0_n10_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[533] : data_wire[532];
	assign		wire_l2_w0_n11_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[535] : data_wire[534];
	assign		wire_l2_w0_n12_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[537] : data_wire[536];
	assign		wire_l2_w0_n13_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[539] : data_wire[538];
	assign		wire_l2_w0_n14_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[541] : data_wire[540];
	assign		wire_l2_w0_n15_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[543] : data_wire[542];
	assign		wire_l2_w0_n1_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[515] : data_wire[514];
	assign		wire_l2_w0_n2_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[517] : data_wire[516];
	assign		wire_l2_w0_n3_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[519] : data_wire[518];
	assign		wire_l2_w0_n4_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[521] : data_wire[520];
	assign		wire_l2_w0_n5_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[523] : data_wire[522];
	assign		wire_l2_w0_n6_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[525] : data_wire[524];
	assign		wire_l2_w0_n7_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[527] : data_wire[526];
	assign		wire_l2_w0_n8_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[529] : data_wire[528];
	assign		wire_l2_w0_n9_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[531] : data_wire[530];
	assign		wire_l2_w1_n0_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[545] : data_wire[544];
	assign		wire_l2_w1_n10_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[565] : data_wire[564];
	assign		wire_l2_w1_n11_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[567] : data_wire[566];
	assign		wire_l2_w1_n12_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[569] : data_wire[568];
	assign		wire_l2_w1_n13_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[571] : data_wire[570];
	assign		wire_l2_w1_n14_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[573] : data_wire[572];
	assign		wire_l2_w1_n15_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[575] : data_wire[574];
	assign		wire_l2_w1_n1_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[547] : data_wire[546];
	assign		wire_l2_w1_n2_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[549] : data_wire[548];
	assign		wire_l2_w1_n3_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[551] : data_wire[550];
	assign		wire_l2_w1_n4_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[553] : data_wire[552];
	assign		wire_l2_w1_n5_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[555] : data_wire[554];
	assign		wire_l2_w1_n6_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[557] : data_wire[556];
	assign		wire_l2_w1_n7_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[559] : data_wire[558];
	assign		wire_l2_w1_n8_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[561] : data_wire[560];
	assign		wire_l2_w1_n9_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[563] : data_wire[562];
	assign		wire_l2_w2_n0_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[577] : data_wire[576];
	assign		wire_l2_w2_n10_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[597] : data_wire[596];
	assign		wire_l2_w2_n11_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[599] : data_wire[598];
	assign		wire_l2_w2_n12_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[601] : data_wire[600];
	assign		wire_l2_w2_n13_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[603] : data_wire[602];
	assign		wire_l2_w2_n14_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[605] : data_wire[604];
	assign		wire_l2_w2_n15_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[607] : data_wire[606];
	assign		wire_l2_w2_n1_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[579] : data_wire[578];
	assign		wire_l2_w2_n2_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[581] : data_wire[580];
	assign		wire_l2_w2_n3_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[583] : data_wire[582];
	assign		wire_l2_w2_n4_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[585] : data_wire[584];
	assign		wire_l2_w2_n5_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[587] : data_wire[586];
	assign		wire_l2_w2_n6_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[589] : data_wire[588];
	assign		wire_l2_w2_n7_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[591] : data_wire[590];
	assign		wire_l2_w2_n8_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[593] : data_wire[592];
	assign		wire_l2_w2_n9_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[595] : data_wire[594];
	assign		wire_l2_w3_n0_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[609] : data_wire[608];
	assign		wire_l2_w3_n10_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[629] : data_wire[628];
	assign		wire_l2_w3_n11_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[631] : data_wire[630];
	assign		wire_l2_w3_n12_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[633] : data_wire[632];
	assign		wire_l2_w3_n13_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[635] : data_wire[634];
	assign		wire_l2_w3_n14_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[637] : data_wire[636];
	assign		wire_l2_w3_n15_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[639] : data_wire[638];
	assign		wire_l2_w3_n1_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[611] : data_wire[610];
	assign		wire_l2_w3_n2_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[613] : data_wire[612];
	assign		wire_l2_w3_n3_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[615] : data_wire[614];
	assign		wire_l2_w3_n4_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[617] : data_wire[616];
	assign		wire_l2_w3_n5_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[619] : data_wire[618];
	assign		wire_l2_w3_n6_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[621] : data_wire[620];
	assign		wire_l2_w3_n7_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[623] : data_wire[622];
	assign		wire_l2_w3_n8_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[625] : data_wire[624];
	assign		wire_l2_w3_n9_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[627] : data_wire[626];
	assign		wire_l2_w4_n0_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[641] : data_wire[640];
	assign		wire_l2_w4_n10_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[661] : data_wire[660];
	assign		wire_l2_w4_n11_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[663] : data_wire[662];
	assign		wire_l2_w4_n12_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[665] : data_wire[664];
	assign		wire_l2_w4_n13_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[667] : data_wire[666];
	assign		wire_l2_w4_n14_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[669] : data_wire[668];
	assign		wire_l2_w4_n15_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[671] : data_wire[670];
	assign		wire_l2_w4_n1_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[643] : data_wire[642];
	assign		wire_l2_w4_n2_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[645] : data_wire[644];
	assign		wire_l2_w4_n3_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[647] : data_wire[646];
	assign		wire_l2_w4_n4_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[649] : data_wire[648];
	assign		wire_l2_w4_n5_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[651] : data_wire[650];
	assign		wire_l2_w4_n6_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[653] : data_wire[652];
	assign		wire_l2_w4_n7_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[655] : data_wire[654];
	assign		wire_l2_w4_n8_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[657] : data_wire[656];
	assign		wire_l2_w4_n9_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[659] : data_wire[658];
	assign		wire_l2_w5_n0_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[673] : data_wire[672];
	assign		wire_l2_w5_n10_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[693] : data_wire[692];
	assign		wire_l2_w5_n11_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[695] : data_wire[694];
	assign		wire_l2_w5_n12_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[697] : data_wire[696];
	assign		wire_l2_w5_n13_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[699] : data_wire[698];
	assign		wire_l2_w5_n14_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[701] : data_wire[700];
	assign		wire_l2_w5_n15_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[703] : data_wire[702];
	assign		wire_l2_w5_n1_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[675] : data_wire[674];
	assign		wire_l2_w5_n2_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[677] : data_wire[676];
	assign		wire_l2_w5_n3_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[679] : data_wire[678];
	assign		wire_l2_w5_n4_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[681] : data_wire[680];
	assign		wire_l2_w5_n5_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[683] : data_wire[682];
	assign		wire_l2_w5_n6_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[685] : data_wire[684];
	assign		wire_l2_w5_n7_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[687] : data_wire[686];
	assign		wire_l2_w5_n8_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[689] : data_wire[688];
	assign		wire_l2_w5_n9_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[691] : data_wire[690];
	assign		wire_l2_w6_n0_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[705] : data_wire[704];
	assign		wire_l2_w6_n10_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[725] : data_wire[724];
	assign		wire_l2_w6_n11_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[727] : data_wire[726];
	assign		wire_l2_w6_n12_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[729] : data_wire[728];
	assign		wire_l2_w6_n13_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[731] : data_wire[730];
	assign		wire_l2_w6_n14_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[733] : data_wire[732];
	assign		wire_l2_w6_n15_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[735] : data_wire[734];
	assign		wire_l2_w6_n1_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[707] : data_wire[706];
	assign		wire_l2_w6_n2_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[709] : data_wire[708];
	assign		wire_l2_w6_n3_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[711] : data_wire[710];
	assign		wire_l2_w6_n4_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[713] : data_wire[712];
	assign		wire_l2_w6_n5_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[715] : data_wire[714];
	assign		wire_l2_w6_n6_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[717] : data_wire[716];
	assign		wire_l2_w6_n7_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[719] : data_wire[718];
	assign		wire_l2_w6_n8_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[721] : data_wire[720];
	assign		wire_l2_w6_n9_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[723] : data_wire[722];
	assign		wire_l2_w7_n0_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[737] : data_wire[736];
	assign		wire_l2_w7_n10_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[757] : data_wire[756];
	assign		wire_l2_w7_n11_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[759] : data_wire[758];
	assign		wire_l2_w7_n12_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[761] : data_wire[760];
	assign		wire_l2_w7_n13_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[763] : data_wire[762];
	assign		wire_l2_w7_n14_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[765] : data_wire[764];
	assign		wire_l2_w7_n15_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[767] : data_wire[766];
	assign		wire_l2_w7_n1_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[739] : data_wire[738];
	assign		wire_l2_w7_n2_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[741] : data_wire[740];
	assign		wire_l2_w7_n3_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[743] : data_wire[742];
	assign		wire_l2_w7_n4_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[745] : data_wire[744];
	assign		wire_l2_w7_n5_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[747] : data_wire[746];
	assign		wire_l2_w7_n6_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[749] : data_wire[748];
	assign		wire_l2_w7_n7_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[751] : data_wire[750];
	assign		wire_l2_w7_n8_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[753] : data_wire[752];
	assign		wire_l2_w7_n9_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[755] : data_wire[754];
	assign		wire_l3_w0_n0_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[769] : data_wire[768];
	assign		wire_l3_w0_n1_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[771] : data_wire[770];
	assign		wire_l3_w0_n2_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[773] : data_wire[772];
	assign		wire_l3_w0_n3_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[775] : data_wire[774];
	assign		wire_l3_w0_n4_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[777] : data_wire[776];
	assign		wire_l3_w0_n5_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[779] : data_wire[778];
	assign		wire_l3_w0_n6_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[781] : data_wire[780];
	assign		wire_l3_w0_n7_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[783] : data_wire[782];
	assign		wire_l3_w1_n0_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[785] : data_wire[784];
	assign		wire_l3_w1_n1_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[787] : data_wire[786];
	assign		wire_l3_w1_n2_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[789] : data_wire[788];
	assign		wire_l3_w1_n3_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[791] : data_wire[790];
	assign		wire_l3_w1_n4_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[793] : data_wire[792];
	assign		wire_l3_w1_n5_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[795] : data_wire[794];
	assign		wire_l3_w1_n6_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[797] : data_wire[796];
	assign		wire_l3_w1_n7_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[799] : data_wire[798];
	assign		wire_l3_w2_n0_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[801] : data_wire[800];
	assign		wire_l3_w2_n1_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[803] : data_wire[802];
	assign		wire_l3_w2_n2_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[805] : data_wire[804];
	assign		wire_l3_w2_n3_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[807] : data_wire[806];
	assign		wire_l3_w2_n4_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[809] : data_wire[808];
	assign		wire_l3_w2_n5_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[811] : data_wire[810];
	assign		wire_l3_w2_n6_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[813] : data_wire[812];
	assign		wire_l3_w2_n7_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[815] : data_wire[814];
	assign		wire_l3_w3_n0_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[817] : data_wire[816];
	assign		wire_l3_w3_n1_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[819] : data_wire[818];
	assign		wire_l3_w3_n2_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[821] : data_wire[820];
	assign		wire_l3_w3_n3_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[823] : data_wire[822];
	assign		wire_l3_w3_n4_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[825] : data_wire[824];
	assign		wire_l3_w3_n5_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[827] : data_wire[826];
	assign		wire_l3_w3_n6_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[829] : data_wire[828];
	assign		wire_l3_w3_n7_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[831] : data_wire[830];
	assign		wire_l3_w4_n0_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[833] : data_wire[832];
	assign		wire_l3_w4_n1_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[835] : data_wire[834];
	assign		wire_l3_w4_n2_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[837] : data_wire[836];
	assign		wire_l3_w4_n3_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[839] : data_wire[838];
	assign		wire_l3_w4_n4_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[841] : data_wire[840];
	assign		wire_l3_w4_n5_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[843] : data_wire[842];
	assign		wire_l3_w4_n6_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[845] : data_wire[844];
	assign		wire_l3_w4_n7_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[847] : data_wire[846];
	assign		wire_l3_w5_n0_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[849] : data_wire[848];
	assign		wire_l3_w5_n1_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[851] : data_wire[850];
	assign		wire_l3_w5_n2_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[853] : data_wire[852];
	assign		wire_l3_w5_n3_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[855] : data_wire[854];
	assign		wire_l3_w5_n4_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[857] : data_wire[856];
	assign		wire_l3_w5_n5_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[859] : data_wire[858];
	assign		wire_l3_w5_n6_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[861] : data_wire[860];
	assign		wire_l3_w5_n7_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[863] : data_wire[862];
	assign		wire_l3_w6_n0_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[865] : data_wire[864];
	assign		wire_l3_w6_n1_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[867] : data_wire[866];
	assign		wire_l3_w6_n2_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[869] : data_wire[868];
	assign		wire_l3_w6_n3_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[871] : data_wire[870];
	assign		wire_l3_w6_n4_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[873] : data_wire[872];
	assign		wire_l3_w6_n5_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[875] : data_wire[874];
	assign		wire_l3_w6_n6_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[877] : data_wire[876];
	assign		wire_l3_w6_n7_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[879] : data_wire[878];
	assign		wire_l3_w7_n0_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[881] : data_wire[880];
	assign		wire_l3_w7_n1_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[883] : data_wire[882];
	assign		wire_l3_w7_n2_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[885] : data_wire[884];
	assign		wire_l3_w7_n3_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[887] : data_wire[886];
	assign		wire_l3_w7_n4_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[889] : data_wire[888];
	assign		wire_l3_w7_n5_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[891] : data_wire[890];
	assign		wire_l3_w7_n6_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[893] : data_wire[892];
	assign		wire_l3_w7_n7_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[895] : data_wire[894];
	assign		wire_l4_w0_n0_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[897] : data_wire[896];
	assign		wire_l4_w0_n1_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[899] : data_wire[898];
	assign		wire_l4_w0_n2_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[901] : data_wire[900];
	assign		wire_l4_w0_n3_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[903] : data_wire[902];
	assign		wire_l4_w1_n0_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[905] : data_wire[904];
	assign		wire_l4_w1_n1_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[907] : data_wire[906];
	assign		wire_l4_w1_n2_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[909] : data_wire[908];
	assign		wire_l4_w1_n3_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[911] : data_wire[910];
	assign		wire_l4_w2_n0_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[913] : data_wire[912];
	assign		wire_l4_w2_n1_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[915] : data_wire[914];
	assign		wire_l4_w2_n2_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[917] : data_wire[916];
	assign		wire_l4_w2_n3_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[919] : data_wire[918];
	assign		wire_l4_w3_n0_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[921] : data_wire[920];
	assign		wire_l4_w3_n1_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[923] : data_wire[922];
	assign		wire_l4_w3_n2_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[925] : data_wire[924];
	assign		wire_l4_w3_n3_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[927] : data_wire[926];
	assign		wire_l4_w4_n0_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[929] : data_wire[928];
	assign		wire_l4_w4_n1_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[931] : data_wire[930];
	assign		wire_l4_w4_n2_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[933] : data_wire[932];
	assign		wire_l4_w4_n3_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[935] : data_wire[934];
	assign		wire_l4_w5_n0_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[937] : data_wire[936];
	assign		wire_l4_w5_n1_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[939] : data_wire[938];
	assign		wire_l4_w5_n2_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[941] : data_wire[940];
	assign		wire_l4_w5_n3_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[943] : data_wire[942];
	assign		wire_l4_w6_n0_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[945] : data_wire[944];
	assign		wire_l4_w6_n1_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[947] : data_wire[946];
	assign		wire_l4_w6_n2_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[949] : data_wire[948];
	assign		wire_l4_w6_n3_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[951] : data_wire[950];
	assign		wire_l4_w7_n0_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[953] : data_wire[952];
	assign		wire_l4_w7_n1_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[955] : data_wire[954];
	assign		wire_l4_w7_n2_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[957] : data_wire[956];
	assign		wire_l4_w7_n3_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[959] : data_wire[958];
	assign		wire_l5_w0_n0_mux_dataout = (sel_wire[28] === 1'b1) ? data_wire[961] : data_wire[960];
	assign		wire_l5_w0_n1_mux_dataout = (sel_wire[28] === 1'b1) ? data_wire[963] : data_wire[962];
	assign		wire_l5_w1_n0_mux_dataout = (sel_wire[28] === 1'b1) ? data_wire[965] : data_wire[964];
	assign		wire_l5_w1_n1_mux_dataout = (sel_wire[28] === 1'b1) ? data_wire[967] : data_wire[966];
	assign		wire_l5_w2_n0_mux_dataout = (sel_wire[28] === 1'b1) ? data_wire[969] : data_wire[968];
	assign		wire_l5_w2_n1_mux_dataout = (sel_wire[28] === 1'b1) ? data_wire[971] : data_wire[970];
	assign		wire_l5_w3_n0_mux_dataout = (sel_wire[28] === 1'b1) ? data_wire[973] : data_wire[972];
	assign		wire_l5_w3_n1_mux_dataout = (sel_wire[28] === 1'b1) ? data_wire[975] : data_wire[974];
	assign		wire_l5_w4_n0_mux_dataout = (sel_wire[28] === 1'b1) ? data_wire[977] : data_wire[976];
	assign		wire_l5_w4_n1_mux_dataout = (sel_wire[28] === 1'b1) ? data_wire[979] : data_wire[978];
	assign		wire_l5_w5_n0_mux_dataout = (sel_wire[28] === 1'b1) ? data_wire[981] : data_wire[980];
	assign		wire_l5_w5_n1_mux_dataout = (sel_wire[28] === 1'b1) ? data_wire[983] : data_wire[982];
	assign		wire_l5_w6_n0_mux_dataout = (sel_wire[28] === 1'b1) ? data_wire[985] : data_wire[984];
	assign		wire_l5_w6_n1_mux_dataout = (sel_wire[28] === 1'b1) ? data_wire[987] : data_wire[986];
	assign		wire_l5_w7_n0_mux_dataout = (sel_wire[28] === 1'b1) ? data_wire[989] : data_wire[988];
	assign		wire_l5_w7_n1_mux_dataout = (sel_wire[28] === 1'b1) ? data_wire[991] : data_wire[990];
	assign		wire_l6_w0_n0_mux_dataout = (sel_wire[35] === 1'b1) ? data_wire[993] : data_wire[992];
	assign		wire_l6_w1_n0_mux_dataout = (sel_wire[35] === 1'b1) ? data_wire[995] : data_wire[994];
	assign		wire_l6_w2_n0_mux_dataout = (sel_wire[35] === 1'b1) ? data_wire[997] : data_wire[996];
	assign		wire_l6_w3_n0_mux_dataout = (sel_wire[35] === 1'b1) ? data_wire[999] : data_wire[998];
	assign		wire_l6_w4_n0_mux_dataout = (sel_wire[35] === 1'b1) ? data_wire[1001] : data_wire[1000];
	assign		wire_l6_w5_n0_mux_dataout = (sel_wire[35] === 1'b1) ? data_wire[1003] : data_wire[1002];
	assign		wire_l6_w6_n0_mux_dataout = (sel_wire[35] === 1'b1) ? data_wire[1005] : data_wire[1004];
	assign		wire_l6_w7_n0_mux_dataout = (sel_wire[35] === 1'b1) ? data_wire[1007] : data_wire[1006];
	assign
		data_wire = {wire_l5_w7_n1_mux_dataout, wire_l5_w7_n0_mux_dataout, wire_l5_w6_n1_mux_dataout, wire_l5_w6_n0_mux_dataout, wire_l5_w5_n1_mux_dataout, wire_l5_w5_n0_mux_dataout, wire_l5_w4_n1_mux_dataout, wire_l5_w4_n0_mux_dataout, wire_l5_w3_n1_mux_dataout, wire_l5_w3_n0_mux_dataout, wire_l5_w2_n1_mux_dataout, wire_l5_w2_n0_mux_dataout, wire_l5_w1_n1_mux_dataout, wire_l5_w1_n0_mux_dataout, wire_l5_w0_n1_mux_dataout, wire_l5_w0_n0_mux_dataout, wire_l4_w7_n3_mux_dataout, wire_l4_w7_n2_mux_dataout, wire_l4_w7_n1_mux_dataout, wire_l4_w7_n0_mux_dataout, wire_l4_w6_n3_mux_dataout, wire_l4_w6_n2_mux_dataout, wire_l4_w6_n1_mux_dataout, wire_l4_w6_n0_mux_dataout, wire_l4_w5_n3_mux_dataout, wire_l4_w5_n2_mux_dataout, wire_l4_w5_n1_mux_dataout, wire_l4_w5_n0_mux_dataout, wire_l4_w4_n3_mux_dataout, wire_l4_w4_n2_mux_dataout, wire_l4_w4_n1_mux_dataout, wire_l4_w4_n0_mux_dataout, wire_l4_w3_n3_mux_dataout, wire_l4_w3_n2_mux_dataout, wire_l4_w3_n1_mux_dataout, wire_l4_w3_n0_mux_dataout, wire_l4_w2_n3_mux_dataout, wire_l4_w2_n2_mux_dataout, wire_l4_w2_n1_mux_dataout, wire_l4_w2_n0_mux_dataout, wire_l4_w1_n3_mux_dataout, wire_l4_w1_n2_mux_dataout, wire_l4_w1_n1_mux_dataout, wire_l4_w1_n0_mux_dataout, wire_l4_w0_n3_mux_dataout, wire_l4_w0_n2_mux_dataout, wire_l4_w0_n1_mux_dataout, wire_l4_w0_n0_mux_dataout, wire_l3_w7_n7_mux_dataout, wire_l3_w7_n6_mux_dataout, wire_l3_w7_n5_mux_dataout, wire_l3_w7_n4_mux_dataout, wire_l3_w7_n3_mux_dataout, wire_l3_w7_n2_mux_dataout, wire_l3_w7_n1_mux_dataout, wire_l3_w7_n0_mux_dataout, wire_l3_w6_n7_mux_dataout, wire_l3_w6_n6_mux_dataout, wire_l3_w6_n5_mux_dataout, wire_l3_w6_n4_mux_dataout, wire_l3_w6_n3_mux_dataout, wire_l3_w6_n2_mux_dataout, wire_l3_w6_n1_mux_dataout, wire_l3_w6_n0_mux_dataout, wire_l3_w5_n7_mux_dataout, wire_l3_w5_n6_mux_dataout, wire_l3_w5_n5_mux_dataout, wire_l3_w5_n4_mux_dataout, wire_l3_w5_n3_mux_dataout, wire_l3_w5_n2_mux_dataout, wire_l3_w5_n1_mux_dataout, wire_l3_w5_n0_mux_dataout, wire_l3_w4_n7_mux_dataout, wire_l3_w4_n6_mux_dataout, wire_l3_w4_n5_mux_dataout, wire_l3_w4_n4_mux_dataout
, wire_l3_w4_n3_mux_dataout, wire_l3_w4_n2_mux_dataout, wire_l3_w4_n1_mux_dataout, wire_l3_w4_n0_mux_dataout, wire_l3_w3_n7_mux_dataout, wire_l3_w3_n6_mux_dataout, wire_l3_w3_n5_mux_dataout, wire_l3_w3_n4_mux_dataout, wire_l3_w3_n3_mux_dataout, wire_l3_w3_n2_mux_dataout, wire_l3_w3_n1_mux_dataout, wire_l3_w3_n0_mux_dataout, wire_l3_w2_n7_mux_dataout, wire_l3_w2_n6_mux_dataout, wire_l3_w2_n5_mux_dataout, wire_l3_w2_n4_mux_dataout, wire_l3_w2_n3_mux_dataout, wire_l3_w2_n2_mux_dataout, wire_l3_w2_n1_mux_dataout, wire_l3_w2_n0_mux_dataout, wire_l3_w1_n7_mux_dataout, wire_l3_w1_n6_mux_dataout, wire_l3_w1_n5_mux_dataout, wire_l3_w1_n4_mux_dataout, wire_l3_w1_n3_mux_dataout, wire_l3_w1_n2_mux_dataout, wire_l3_w1_n1_mux_dataout, wire_l3_w1_n0_mux_dataout, wire_l3_w0_n7_mux_dataout, wire_l3_w0_n6_mux_dataout, wire_l3_w0_n5_mux_dataout, wire_l3_w0_n4_mux_dataout, wire_l3_w0_n3_mux_dataout, wire_l3_w0_n2_mux_dataout, wire_l3_w0_n1_mux_dataout, wire_l3_w0_n0_mux_dataout, wire_l2_w7_n15_mux_dataout, wire_l2_w7_n14_mux_dataout, wire_l2_w7_n13_mux_dataout, wire_l2_w7_n12_mux_dataout, wire_l2_w7_n11_mux_dataout, wire_l2_w7_n10_mux_dataout, wire_l2_w7_n9_mux_dataout, wire_l2_w7_n8_mux_dataout, wire_l2_w7_n7_mux_dataout, wire_l2_w7_n6_mux_dataout, wire_l2_w7_n5_mux_dataout, wire_l2_w7_n4_mux_dataout, wire_l2_w7_n3_mux_dataout, wire_l2_w7_n2_mux_dataout, wire_l2_w7_n1_mux_dataout, wire_l2_w7_n0_mux_dataout, wire_l2_w6_n15_mux_dataout, wire_l2_w6_n14_mux_dataout, wire_l2_w6_n13_mux_dataout, wire_l2_w6_n12_mux_dataout, wire_l2_w6_n11_mux_dataout, wire_l2_w6_n10_mux_dataout, wire_l2_w6_n9_mux_dataout, wire_l2_w6_n8_mux_dataout, wire_l2_w6_n7_mux_dataout, wire_l2_w6_n6_mux_dataout, wire_l2_w6_n5_mux_dataout, wire_l2_w6_n4_mux_dataout, wire_l2_w6_n3_mux_dataout, wire_l2_w6_n2_mux_dataout, wire_l2_w6_n1_mux_dataout, wire_l2_w6_n0_mux_dataout, wire_l2_w5_n15_mux_dataout, wire_l2_w5_n14_mux_dataout, wire_l2_w5_n13_mux_dataout, wire_l2_w5_n12_mux_dataout, wire_l2_w5_n11_mux_dataout, wire_l2_w5_n10_mux_dataout, wire_l2_w5_n9_mux_dataout, wire_l2_w5_n8_mux_dataout
, wire_l2_w5_n7_mux_dataout, wire_l2_w5_n6_mux_dataout, wire_l2_w5_n5_mux_dataout, wire_l2_w5_n4_mux_dataout, wire_l2_w5_n3_mux_dataout, wire_l2_w5_n2_mux_dataout, wire_l2_w5_n1_mux_dataout, wire_l2_w5_n0_mux_dataout, wire_l2_w4_n15_mux_dataout, wire_l2_w4_n14_mux_dataout, wire_l2_w4_n13_mux_dataout, wire_l2_w4_n12_mux_dataout, wire_l2_w4_n11_mux_dataout, wire_l2_w4_n10_mux_dataout, wire_l2_w4_n9_mux_dataout, wire_l2_w4_n8_mux_dataout, wire_l2_w4_n7_mux_dataout, wire_l2_w4_n6_mux_dataout, wire_l2_w4_n5_mux_dataout, wire_l2_w4_n4_mux_dataout, wire_l2_w4_n3_mux_dataout, wire_l2_w4_n2_mux_dataout, wire_l2_w4_n1_mux_dataout, wire_l2_w4_n0_mux_dataout, wire_l2_w3_n15_mux_dataout, wire_l2_w3_n14_mux_dataout, wire_l2_w3_n13_mux_dataout, wire_l2_w3_n12_mux_dataout, wire_l2_w3_n11_mux_dataout, wire_l2_w3_n10_mux_dataout, wire_l2_w3_n9_mux_dataout, wire_l2_w3_n8_mux_dataout, wire_l2_w3_n7_mux_dataout, wire_l2_w3_n6_mux_dataout, wire_l2_w3_n5_mux_dataout, wire_l2_w3_n4_mux_dataout, wire_l2_w3_n3_mux_dataout, wire_l2_w3_n2_mux_dataout, wire_l2_w3_n1_mux_dataout, wire_l2_w3_n0_mux_dataout, wire_l2_w2_n15_mux_dataout, wire_l2_w2_n14_mux_dataout, wire_l2_w2_n13_mux_dataout, wire_l2_w2_n12_mux_dataout, wire_l2_w2_n11_mux_dataout, wire_l2_w2_n10_mux_dataout, wire_l2_w2_n9_mux_dataout, wire_l2_w2_n8_mux_dataout, wire_l2_w2_n7_mux_dataout, wire_l2_w2_n6_mux_dataout, wire_l2_w2_n5_mux_dataout, wire_l2_w2_n4_mux_dataout, wire_l2_w2_n3_mux_dataout, wire_l2_w2_n2_mux_dataout, wire_l2_w2_n1_mux_dataout, wire_l2_w2_n0_mux_dataout, wire_l2_w1_n15_mux_dataout, wire_l2_w1_n14_mux_dataout, wire_l2_w1_n13_mux_dataout, wire_l2_w1_n12_mux_dataout, wire_l2_w1_n11_mux_dataout, wire_l2_w1_n10_mux_dataout, wire_l2_w1_n9_mux_dataout, wire_l2_w1_n8_mux_dataout, wire_l2_w1_n7_mux_dataout, wire_l2_w1_n6_mux_dataout, wire_l2_w1_n5_mux_dataout, wire_l2_w1_n4_mux_dataout, wire_l2_w1_n3_mux_dataout, wire_l2_w1_n2_mux_dataout, wire_l2_w1_n1_mux_dataout, wire_l2_w1_n0_mux_dataout, wire_l2_w0_n15_mux_dataout, wire_l2_w0_n14_mux_dataout, wire_l2_w0_n13_mux_dataout
, wire_l2_w0_n12_mux_dataout, wire_l2_w0_n11_mux_dataout, wire_l2_w0_n10_mux_dataout, wire_l2_w0_n9_mux_dataout, wire_l2_w0_n8_mux_dataout, wire_l2_w0_n7_mux_dataout, wire_l2_w0_n6_mux_dataout, wire_l2_w0_n5_mux_dataout, wire_l2_w0_n4_mux_dataout, wire_l2_w0_n3_mux_dataout, wire_l2_w0_n2_mux_dataout, wire_l2_w0_n1_mux_dataout, wire_l2_w0_n0_mux_dataout, wire_l1_w7_n31_mux_dataout, wire_l1_w7_n30_mux_dataout, wire_l1_w7_n29_mux_dataout, wire_l1_w7_n28_mux_dataout, wire_l1_w7_n27_mux_dataout, wire_l1_w7_n26_mux_dataout, wire_l1_w7_n25_mux_dataout, wire_l1_w7_n24_mux_dataout, wire_l1_w7_n23_mux_dataout, wire_l1_w7_n22_mux_dataout, wire_l1_w7_n21_mux_dataout, wire_l1_w7_n20_mux_dataout, wire_l1_w7_n19_mux_dataout, wire_l1_w7_n18_mux_dataout, wire_l1_w7_n17_mux_dataout, wire_l1_w7_n16_mux_dataout, wire_l1_w7_n15_mux_dataout, wire_l1_w7_n14_mux_dataout, wire_l1_w7_n13_mux_dataout, wire_l1_w7_n12_mux_dataout, wire_l1_w7_n11_mux_dataout, wire_l1_w7_n10_mux_dataout, wire_l1_w7_n9_mux_dataout, wire_l1_w7_n8_mux_dataout, wire_l1_w7_n7_mux_dataout, wire_l1_w7_n6_mux_dataout, wire_l1_w7_n5_mux_dataout, wire_l1_w7_n4_mux_dataout, wire_l1_w7_n3_mux_dataout, wire_l1_w7_n2_mux_dataout, wire_l1_w7_n1_mux_dataout, wire_l1_w7_n0_mux_dataout, wire_l1_w6_n31_mux_dataout, wire_l1_w6_n30_mux_dataout, wire_l1_w6_n29_mux_dataout, wire_l1_w6_n28_mux_dataout, wire_l1_w6_n27_mux_dataout, wire_l1_w6_n26_mux_dataout, wire_l1_w6_n25_mux_dataout, wire_l1_w6_n24_mux_dataout, wire_l1_w6_n23_mux_dataout, wire_l1_w6_n22_mux_dataout, wire_l1_w6_n21_mux_dataout, wire_l1_w6_n20_mux_dataout, wire_l1_w6_n19_mux_dataout, wire_l1_w6_n18_mux_dataout, wire_l1_w6_n17_mux_dataout, wire_l1_w6_n16_mux_dataout, wire_l1_w6_n15_mux_dataout, wire_l1_w6_n14_mux_dataout, wire_l1_w6_n13_mux_dataout, wire_l1_w6_n12_mux_dataout, wire_l1_w6_n11_mux_dataout, wire_l1_w6_n10_mux_dataout, wire_l1_w6_n9_mux_dataout, wire_l1_w6_n8_mux_dataout, wire_l1_w6_n7_mux_dataout, wire_l1_w6_n6_mux_dataout, wire_l1_w6_n5_mux_dataout, wire_l1_w6_n4_mux_dataout, wire_l1_w6_n3_mux_dataout, wire_l1_w6_n2_mux_dataout
, wire_l1_w6_n1_mux_dataout, wire_l1_w6_n0_mux_dataout, wire_l1_w5_n31_mux_dataout, wire_l1_w5_n30_mux_dataout, wire_l1_w5_n29_mux_dataout, wire_l1_w5_n28_mux_dataout, wire_l1_w5_n27_mux_dataout, wire_l1_w5_n26_mux_dataout, wire_l1_w5_n25_mux_dataout, wire_l1_w5_n24_mux_dataout, wire_l1_w5_n23_mux_dataout, wire_l1_w5_n22_mux_dataout, wire_l1_w5_n21_mux_dataout, wire_l1_w5_n20_mux_dataout, wire_l1_w5_n19_mux_dataout, wire_l1_w5_n18_mux_dataout, wire_l1_w5_n17_mux_dataout, wire_l1_w5_n16_mux_dataout, wire_l1_w5_n15_mux_dataout, wire_l1_w5_n14_mux_dataout, wire_l1_w5_n13_mux_dataout, wire_l1_w5_n12_mux_dataout, wire_l1_w5_n11_mux_dataout, wire_l1_w5_n10_mux_dataout, wire_l1_w5_n9_mux_dataout, wire_l1_w5_n8_mux_dataout, wire_l1_w5_n7_mux_dataout, wire_l1_w5_n6_mux_dataout, wire_l1_w5_n5_mux_dataout, wire_l1_w5_n4_mux_dataout, wire_l1_w5_n3_mux_dataout, wire_l1_w5_n2_mux_dataout, wire_l1_w5_n1_mux_dataout, wire_l1_w5_n0_mux_dataout, wire_l1_w4_n31_mux_dataout, wire_l1_w4_n30_mux_dataout, wire_l1_w4_n29_mux_dataout, wire_l1_w4_n28_mux_dataout, wire_l1_w4_n27_mux_dataout, wire_l1_w4_n26_mux_dataout, wire_l1_w4_n25_mux_dataout, wire_l1_w4_n24_mux_dataout, wire_l1_w4_n23_mux_dataout, wire_l1_w4_n22_mux_dataout, wire_l1_w4_n21_mux_dataout, wire_l1_w4_n20_mux_dataout, wire_l1_w4_n19_mux_dataout, wire_l1_w4_n18_mux_dataout, wire_l1_w4_n17_mux_dataout, wire_l1_w4_n16_mux_dataout, wire_l1_w4_n15_mux_dataout, wire_l1_w4_n14_mux_dataout, wire_l1_w4_n13_mux_dataout, wire_l1_w4_n12_mux_dataout, wire_l1_w4_n11_mux_dataout, wire_l1_w4_n10_mux_dataout, wire_l1_w4_n9_mux_dataout, wire_l1_w4_n8_mux_dataout, wire_l1_w4_n7_mux_dataout, wire_l1_w4_n6_mux_dataout, wire_l1_w4_n5_mux_dataout, wire_l1_w4_n4_mux_dataout, wire_l1_w4_n3_mux_dataout, wire_l1_w4_n2_mux_dataout, wire_l1_w4_n1_mux_dataout, wire_l1_w4_n0_mux_dataout, wire_l1_w3_n31_mux_dataout, wire_l1_w3_n30_mux_dataout, wire_l1_w3_n29_mux_dataout, wire_l1_w3_n28_mux_dataout, wire_l1_w3_n27_mux_dataout, wire_l1_w3_n26_mux_dataout, wire_l1_w3_n25_mux_dataout, wire_l1_w3_n24_mux_dataout
, wire_l1_w3_n23_mux_dataout, wire_l1_w3_n22_mux_dataout, wire_l1_w3_n21_mux_dataout, wire_l1_w3_n20_mux_dataout, wire_l1_w3_n19_mux_dataout, wire_l1_w3_n18_mux_dataout, wire_l1_w3_n17_mux_dataout, wire_l1_w3_n16_mux_dataout, wire_l1_w3_n15_mux_dataout, wire_l1_w3_n14_mux_dataout, wire_l1_w3_n13_mux_dataout, wire_l1_w3_n12_mux_dataout, wire_l1_w3_n11_mux_dataout, wire_l1_w3_n10_mux_dataout, wire_l1_w3_n9_mux_dataout, wire_l1_w3_n8_mux_dataout, wire_l1_w3_n7_mux_dataout, wire_l1_w3_n6_mux_dataout, wire_l1_w3_n5_mux_dataout, wire_l1_w3_n4_mux_dataout, wire_l1_w3_n3_mux_dataout, wire_l1_w3_n2_mux_dataout, wire_l1_w3_n1_mux_dataout, wire_l1_w3_n0_mux_dataout, wire_l1_w2_n31_mux_dataout, wire_l1_w2_n30_mux_dataout, wire_l1_w2_n29_mux_dataout, wire_l1_w2_n28_mux_dataout, wire_l1_w2_n27_mux_dataout, wire_l1_w2_n26_mux_dataout, wire_l1_w2_n25_mux_dataout, wire_l1_w2_n24_mux_dataout, wire_l1_w2_n23_mux_dataout, wire_l1_w2_n22_mux_dataout, wire_l1_w2_n21_mux_dataout, wire_l1_w2_n20_mux_dataout, wire_l1_w2_n19_mux_dataout, wire_l1_w2_n18_mux_dataout, wire_l1_w2_n17_mux_dataout, wire_l1_w2_n16_mux_dataout, wire_l1_w2_n15_mux_dataout, wire_l1_w2_n14_mux_dataout, wire_l1_w2_n13_mux_dataout, wire_l1_w2_n12_mux_dataout, wire_l1_w2_n11_mux_dataout, wire_l1_w2_n10_mux_dataout, wire_l1_w2_n9_mux_dataout, wire_l1_w2_n8_mux_dataout, wire_l1_w2_n7_mux_dataout, wire_l1_w2_n6_mux_dataout, wire_l1_w2_n5_mux_dataout, wire_l1_w2_n4_mux_dataout, wire_l1_w2_n3_mux_dataout, wire_l1_w2_n2_mux_dataout, wire_l1_w2_n1_mux_dataout, wire_l1_w2_n0_mux_dataout, wire_l1_w1_n31_mux_dataout, wire_l1_w1_n30_mux_dataout, wire_l1_w1_n29_mux_dataout, wire_l1_w1_n28_mux_dataout, wire_l1_w1_n27_mux_dataout, wire_l1_w1_n26_mux_dataout, wire_l1_w1_n25_mux_dataout, wire_l1_w1_n24_mux_dataout, wire_l1_w1_n23_mux_dataout, wire_l1_w1_n22_mux_dataout, wire_l1_w1_n21_mux_dataout, wire_l1_w1_n20_mux_dataout, wire_l1_w1_n19_mux_dataout, wire_l1_w1_n18_mux_dataout, wire_l1_w1_n17_mux_dataout, wire_l1_w1_n16_mux_dataout, wire_l1_w1_n15_mux_dataout, wire_l1_w1_n14_mux_dataout
, wire_l1_w1_n13_mux_dataout, wire_l1_w1_n12_mux_dataout, wire_l1_w1_n11_mux_dataout, wire_l1_w1_n10_mux_dataout, wire_l1_w1_n9_mux_dataout, wire_l1_w1_n8_mux_dataout, wire_l1_w1_n7_mux_dataout, wire_l1_w1_n6_mux_dataout, wire_l1_w1_n5_mux_dataout, wire_l1_w1_n4_mux_dataout, wire_l1_w1_n3_mux_dataout, wire_l1_w1_n2_mux_dataout, wire_l1_w1_n1_mux_dataout, wire_l1_w1_n0_mux_dataout, wire_l1_w0_n31_mux_dataout, wire_l1_w0_n30_mux_dataout, wire_l1_w0_n29_mux_dataout, wire_l1_w0_n28_mux_dataout, wire_l1_w0_n27_mux_dataout, wire_l1_w0_n26_mux_dataout, wire_l1_w0_n25_mux_dataout, wire_l1_w0_n24_mux_dataout, wire_l1_w0_n23_mux_dataout, wire_l1_w0_n22_mux_dataout, wire_l1_w0_n21_mux_dataout, wire_l1_w0_n20_mux_dataout, wire_l1_w0_n19_mux_dataout, wire_l1_w0_n18_mux_dataout, wire_l1_w0_n17_mux_dataout, wire_l1_w0_n16_mux_dataout, wire_l1_w0_n15_mux_dataout, wire_l1_w0_n14_mux_dataout, wire_l1_w0_n13_mux_dataout, wire_l1_w0_n12_mux_dataout, wire_l1_w0_n11_mux_dataout, wire_l1_w0_n10_mux_dataout, wire_l1_w0_n9_mux_dataout, wire_l1_w0_n8_mux_dataout, wire_l1_w0_n7_mux_dataout, wire_l1_w0_n6_mux_dataout, wire_l1_w0_n5_mux_dataout, wire_l1_w0_n4_mux_dataout, wire_l1_w0_n3_mux_dataout, wire_l1_w0_n2_mux_dataout, wire_l1_w0_n1_mux_dataout, wire_l1_w0_n0_mux_dataout, {208{1'b0}}, data},
		result = result_wire_ext,
		result_wire_ext = {wire_l6_w7_n0_mux_dataout, wire_l6_w6_n0_mux_dataout, wire_l6_w5_n0_mux_dataout, wire_l6_w4_n0_mux_dataout, wire_l6_w3_n0_mux_dataout, wire_l6_w2_n0_mux_dataout, wire_l6_w1_n0_mux_dataout, wire_l6_w0_n0_mux_dataout},
		sel_wire = {sel[5], {6{1'b0}}, sel[4], {6{1'b0}}, sel[3], {6{1'b0}}, sel[2], {6{1'b0}}, sel[1], {6{1'b0}}, sel[0]};
endmodule //RAM_mux

//synthesis_resources = lut 312 M10K 300 reg 12 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
(* ALTERA_ATTRIBUTE = {"OPTIMIZE_POWER_DURING_SYNTHESIS=NORMAL_COMPILATION"} *)
module  RAM_altsyncram
	( 
	address_a,
	clock0,
	data_a,
	q_a,
	rden_a,
	wren_a) /* synthesis synthesis_clearbox=1 */;
	input   [18:0]  address_a;
	input   clock0;
	input   [7:0]  data_a;
	output   [7:0]  q_a;
	input   rden_a;
	input   wren_a;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1   clock0;
	tri1   [7:0]  data_a;
	tri1   rden_a;
	tri0   wren_a;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	reg	[5:0]	address_reg_a;
	reg	[5:0]	out_address_reg_a;
	wire  [37:0]   wire_decode3_eq;
	wire  [37:0]   wire_rden_decode_eq;
	wire  [7:0]   wire_mux2_result;
	wire  [0:0]   wire_ram_block1a_0portadataout;
	wire  [0:0]   wire_ram_block1a_1portadataout;
	wire  [0:0]   wire_ram_block1a_2portadataout;
	wire  [0:0]   wire_ram_block1a_3portadataout;
	wire  [0:0]   wire_ram_block1a_4portadataout;
	wire  [0:0]   wire_ram_block1a_5portadataout;
	wire  [0:0]   wire_ram_block1a_6portadataout;
	wire  [0:0]   wire_ram_block1a_7portadataout;
	wire  [0:0]   wire_ram_block1a_8portadataout;
	wire  [0:0]   wire_ram_block1a_9portadataout;
	wire  [0:0]   wire_ram_block1a_10portadataout;
	wire  [0:0]   wire_ram_block1a_11portadataout;
	wire  [0:0]   wire_ram_block1a_12portadataout;
	wire  [0:0]   wire_ram_block1a_13portadataout;
	wire  [0:0]   wire_ram_block1a_14portadataout;
	wire  [0:0]   wire_ram_block1a_15portadataout;
	wire  [0:0]   wire_ram_block1a_16portadataout;
	wire  [0:0]   wire_ram_block1a_17portadataout;
	wire  [0:0]   wire_ram_block1a_18portadataout;
	wire  [0:0]   wire_ram_block1a_19portadataout;
	wire  [0:0]   wire_ram_block1a_20portadataout;
	wire  [0:0]   wire_ram_block1a_21portadataout;
	wire  [0:0]   wire_ram_block1a_22portadataout;
	wire  [0:0]   wire_ram_block1a_23portadataout;
	wire  [0:0]   wire_ram_block1a_24portadataout;
	wire  [0:0]   wire_ram_block1a_25portadataout;
	wire  [0:0]   wire_ram_block1a_26portadataout;
	wire  [0:0]   wire_ram_block1a_27portadataout;
	wire  [0:0]   wire_ram_block1a_28portadataout;
	wire  [0:0]   wire_ram_block1a_29portadataout;
	wire  [0:0]   wire_ram_block1a_30portadataout;
	wire  [0:0]   wire_ram_block1a_31portadataout;
	wire  [0:0]   wire_ram_block1a_32portadataout;
	wire  [0:0]   wire_ram_block1a_33portadataout;
	wire  [0:0]   wire_ram_block1a_34portadataout;
	wire  [0:0]   wire_ram_block1a_35portadataout;
	wire  [0:0]   wire_ram_block1a_36portadataout;
	wire  [0:0]   wire_ram_block1a_37portadataout;
	wire  [0:0]   wire_ram_block1a_38portadataout;
	wire  [0:0]   wire_ram_block1a_39portadataout;
	wire  [0:0]   wire_ram_block1a_40portadataout;
	wire  [0:0]   wire_ram_block1a_41portadataout;
	wire  [0:0]   wire_ram_block1a_42portadataout;
	wire  [0:0]   wire_ram_block1a_43portadataout;
	wire  [0:0]   wire_ram_block1a_44portadataout;
	wire  [0:0]   wire_ram_block1a_45portadataout;
	wire  [0:0]   wire_ram_block1a_46portadataout;
	wire  [0:0]   wire_ram_block1a_47portadataout;
	wire  [0:0]   wire_ram_block1a_48portadataout;
	wire  [0:0]   wire_ram_block1a_49portadataout;
	wire  [0:0]   wire_ram_block1a_50portadataout;
	wire  [0:0]   wire_ram_block1a_51portadataout;
	wire  [0:0]   wire_ram_block1a_52portadataout;
	wire  [0:0]   wire_ram_block1a_53portadataout;
	wire  [0:0]   wire_ram_block1a_54portadataout;
	wire  [0:0]   wire_ram_block1a_55portadataout;
	wire  [0:0]   wire_ram_block1a_56portadataout;
	wire  [0:0]   wire_ram_block1a_57portadataout;
	wire  [0:0]   wire_ram_block1a_58portadataout;
	wire  [0:0]   wire_ram_block1a_59portadataout;
	wire  [0:0]   wire_ram_block1a_60portadataout;
	wire  [0:0]   wire_ram_block1a_61portadataout;
	wire  [0:0]   wire_ram_block1a_62portadataout;
	wire  [0:0]   wire_ram_block1a_63portadataout;
	wire  [0:0]   wire_ram_block1a_64portadataout;
	wire  [0:0]   wire_ram_block1a_65portadataout;
	wire  [0:0]   wire_ram_block1a_66portadataout;
	wire  [0:0]   wire_ram_block1a_67portadataout;
	wire  [0:0]   wire_ram_block1a_68portadataout;
	wire  [0:0]   wire_ram_block1a_69portadataout;
	wire  [0:0]   wire_ram_block1a_70portadataout;
	wire  [0:0]   wire_ram_block1a_71portadataout;
	wire  [0:0]   wire_ram_block1a_72portadataout;
	wire  [0:0]   wire_ram_block1a_73portadataout;
	wire  [0:0]   wire_ram_block1a_74portadataout;
	wire  [0:0]   wire_ram_block1a_75portadataout;
	wire  [0:0]   wire_ram_block1a_76portadataout;
	wire  [0:0]   wire_ram_block1a_77portadataout;
	wire  [0:0]   wire_ram_block1a_78portadataout;
	wire  [0:0]   wire_ram_block1a_79portadataout;
	wire  [0:0]   wire_ram_block1a_80portadataout;
	wire  [0:0]   wire_ram_block1a_81portadataout;
	wire  [0:0]   wire_ram_block1a_82portadataout;
	wire  [0:0]   wire_ram_block1a_83portadataout;
	wire  [0:0]   wire_ram_block1a_84portadataout;
	wire  [0:0]   wire_ram_block1a_85portadataout;
	wire  [0:0]   wire_ram_block1a_86portadataout;
	wire  [0:0]   wire_ram_block1a_87portadataout;
	wire  [0:0]   wire_ram_block1a_88portadataout;
	wire  [0:0]   wire_ram_block1a_89portadataout;
	wire  [0:0]   wire_ram_block1a_90portadataout;
	wire  [0:0]   wire_ram_block1a_91portadataout;
	wire  [0:0]   wire_ram_block1a_92portadataout;
	wire  [0:0]   wire_ram_block1a_93portadataout;
	wire  [0:0]   wire_ram_block1a_94portadataout;
	wire  [0:0]   wire_ram_block1a_95portadataout;
	wire  [0:0]   wire_ram_block1a_96portadataout;
	wire  [0:0]   wire_ram_block1a_97portadataout;
	wire  [0:0]   wire_ram_block1a_98portadataout;
	wire  [0:0]   wire_ram_block1a_99portadataout;
	wire  [0:0]   wire_ram_block1a_100portadataout;
	wire  [0:0]   wire_ram_block1a_101portadataout;
	wire  [0:0]   wire_ram_block1a_102portadataout;
	wire  [0:0]   wire_ram_block1a_103portadataout;
	wire  [0:0]   wire_ram_block1a_104portadataout;
	wire  [0:0]   wire_ram_block1a_105portadataout;
	wire  [0:0]   wire_ram_block1a_106portadataout;
	wire  [0:0]   wire_ram_block1a_107portadataout;
	wire  [0:0]   wire_ram_block1a_108portadataout;
	wire  [0:0]   wire_ram_block1a_109portadataout;
	wire  [0:0]   wire_ram_block1a_110portadataout;
	wire  [0:0]   wire_ram_block1a_111portadataout;
	wire  [0:0]   wire_ram_block1a_112portadataout;
	wire  [0:0]   wire_ram_block1a_113portadataout;
	wire  [0:0]   wire_ram_block1a_114portadataout;
	wire  [0:0]   wire_ram_block1a_115portadataout;
	wire  [0:0]   wire_ram_block1a_116portadataout;
	wire  [0:0]   wire_ram_block1a_117portadataout;
	wire  [0:0]   wire_ram_block1a_118portadataout;
	wire  [0:0]   wire_ram_block1a_119portadataout;
	wire  [0:0]   wire_ram_block1a_120portadataout;
	wire  [0:0]   wire_ram_block1a_121portadataout;
	wire  [0:0]   wire_ram_block1a_122portadataout;
	wire  [0:0]   wire_ram_block1a_123portadataout;
	wire  [0:0]   wire_ram_block1a_124portadataout;
	wire  [0:0]   wire_ram_block1a_125portadataout;
	wire  [0:0]   wire_ram_block1a_126portadataout;
	wire  [0:0]   wire_ram_block1a_127portadataout;
	wire  [0:0]   wire_ram_block1a_128portadataout;
	wire  [0:0]   wire_ram_block1a_129portadataout;
	wire  [0:0]   wire_ram_block1a_130portadataout;
	wire  [0:0]   wire_ram_block1a_131portadataout;
	wire  [0:0]   wire_ram_block1a_132portadataout;
	wire  [0:0]   wire_ram_block1a_133portadataout;
	wire  [0:0]   wire_ram_block1a_134portadataout;
	wire  [0:0]   wire_ram_block1a_135portadataout;
	wire  [0:0]   wire_ram_block1a_136portadataout;
	wire  [0:0]   wire_ram_block1a_137portadataout;
	wire  [0:0]   wire_ram_block1a_138portadataout;
	wire  [0:0]   wire_ram_block1a_139portadataout;
	wire  [0:0]   wire_ram_block1a_140portadataout;
	wire  [0:0]   wire_ram_block1a_141portadataout;
	wire  [0:0]   wire_ram_block1a_142portadataout;
	wire  [0:0]   wire_ram_block1a_143portadataout;
	wire  [0:0]   wire_ram_block1a_144portadataout;
	wire  [0:0]   wire_ram_block1a_145portadataout;
	wire  [0:0]   wire_ram_block1a_146portadataout;
	wire  [0:0]   wire_ram_block1a_147portadataout;
	wire  [0:0]   wire_ram_block1a_148portadataout;
	wire  [0:0]   wire_ram_block1a_149portadataout;
	wire  [0:0]   wire_ram_block1a_150portadataout;
	wire  [0:0]   wire_ram_block1a_151portadataout;
	wire  [0:0]   wire_ram_block1a_152portadataout;
	wire  [0:0]   wire_ram_block1a_153portadataout;
	wire  [0:0]   wire_ram_block1a_154portadataout;
	wire  [0:0]   wire_ram_block1a_155portadataout;
	wire  [0:0]   wire_ram_block1a_156portadataout;
	wire  [0:0]   wire_ram_block1a_157portadataout;
	wire  [0:0]   wire_ram_block1a_158portadataout;
	wire  [0:0]   wire_ram_block1a_159portadataout;
	wire  [0:0]   wire_ram_block1a_160portadataout;
	wire  [0:0]   wire_ram_block1a_161portadataout;
	wire  [0:0]   wire_ram_block1a_162portadataout;
	wire  [0:0]   wire_ram_block1a_163portadataout;
	wire  [0:0]   wire_ram_block1a_164portadataout;
	wire  [0:0]   wire_ram_block1a_165portadataout;
	wire  [0:0]   wire_ram_block1a_166portadataout;
	wire  [0:0]   wire_ram_block1a_167portadataout;
	wire  [0:0]   wire_ram_block1a_168portadataout;
	wire  [0:0]   wire_ram_block1a_169portadataout;
	wire  [0:0]   wire_ram_block1a_170portadataout;
	wire  [0:0]   wire_ram_block1a_171portadataout;
	wire  [0:0]   wire_ram_block1a_172portadataout;
	wire  [0:0]   wire_ram_block1a_173portadataout;
	wire  [0:0]   wire_ram_block1a_174portadataout;
	wire  [0:0]   wire_ram_block1a_175portadataout;
	wire  [0:0]   wire_ram_block1a_176portadataout;
	wire  [0:0]   wire_ram_block1a_177portadataout;
	wire  [0:0]   wire_ram_block1a_178portadataout;
	wire  [0:0]   wire_ram_block1a_179portadataout;
	wire  [0:0]   wire_ram_block1a_180portadataout;
	wire  [0:0]   wire_ram_block1a_181portadataout;
	wire  [0:0]   wire_ram_block1a_182portadataout;
	wire  [0:0]   wire_ram_block1a_183portadataout;
	wire  [0:0]   wire_ram_block1a_184portadataout;
	wire  [0:0]   wire_ram_block1a_185portadataout;
	wire  [0:0]   wire_ram_block1a_186portadataout;
	wire  [0:0]   wire_ram_block1a_187portadataout;
	wire  [0:0]   wire_ram_block1a_188portadataout;
	wire  [0:0]   wire_ram_block1a_189portadataout;
	wire  [0:0]   wire_ram_block1a_190portadataout;
	wire  [0:0]   wire_ram_block1a_191portadataout;
	wire  [0:0]   wire_ram_block1a_192portadataout;
	wire  [0:0]   wire_ram_block1a_193portadataout;
	wire  [0:0]   wire_ram_block1a_194portadataout;
	wire  [0:0]   wire_ram_block1a_195portadataout;
	wire  [0:0]   wire_ram_block1a_196portadataout;
	wire  [0:0]   wire_ram_block1a_197portadataout;
	wire  [0:0]   wire_ram_block1a_198portadataout;
	wire  [0:0]   wire_ram_block1a_199portadataout;
	wire  [0:0]   wire_ram_block1a_200portadataout;
	wire  [0:0]   wire_ram_block1a_201portadataout;
	wire  [0:0]   wire_ram_block1a_202portadataout;
	wire  [0:0]   wire_ram_block1a_203portadataout;
	wire  [0:0]   wire_ram_block1a_204portadataout;
	wire  [0:0]   wire_ram_block1a_205portadataout;
	wire  [0:0]   wire_ram_block1a_206portadataout;
	wire  [0:0]   wire_ram_block1a_207portadataout;
	wire  [0:0]   wire_ram_block1a_208portadataout;
	wire  [0:0]   wire_ram_block1a_209portadataout;
	wire  [0:0]   wire_ram_block1a_210portadataout;
	wire  [0:0]   wire_ram_block1a_211portadataout;
	wire  [0:0]   wire_ram_block1a_212portadataout;
	wire  [0:0]   wire_ram_block1a_213portadataout;
	wire  [0:0]   wire_ram_block1a_214portadataout;
	wire  [0:0]   wire_ram_block1a_215portadataout;
	wire  [0:0]   wire_ram_block1a_216portadataout;
	wire  [0:0]   wire_ram_block1a_217portadataout;
	wire  [0:0]   wire_ram_block1a_218portadataout;
	wire  [0:0]   wire_ram_block1a_219portadataout;
	wire  [0:0]   wire_ram_block1a_220portadataout;
	wire  [0:0]   wire_ram_block1a_221portadataout;
	wire  [0:0]   wire_ram_block1a_222portadataout;
	wire  [0:0]   wire_ram_block1a_223portadataout;
	wire  [0:0]   wire_ram_block1a_224portadataout;
	wire  [0:0]   wire_ram_block1a_225portadataout;
	wire  [0:0]   wire_ram_block1a_226portadataout;
	wire  [0:0]   wire_ram_block1a_227portadataout;
	wire  [0:0]   wire_ram_block1a_228portadataout;
	wire  [0:0]   wire_ram_block1a_229portadataout;
	wire  [0:0]   wire_ram_block1a_230portadataout;
	wire  [0:0]   wire_ram_block1a_231portadataout;
	wire  [0:0]   wire_ram_block1a_232portadataout;
	wire  [0:0]   wire_ram_block1a_233portadataout;
	wire  [0:0]   wire_ram_block1a_234portadataout;
	wire  [0:0]   wire_ram_block1a_235portadataout;
	wire  [0:0]   wire_ram_block1a_236portadataout;
	wire  [0:0]   wire_ram_block1a_237portadataout;
	wire  [0:0]   wire_ram_block1a_238portadataout;
	wire  [0:0]   wire_ram_block1a_239portadataout;
	wire  [0:0]   wire_ram_block1a_240portadataout;
	wire  [0:0]   wire_ram_block1a_241portadataout;
	wire  [0:0]   wire_ram_block1a_242portadataout;
	wire  [0:0]   wire_ram_block1a_243portadataout;
	wire  [0:0]   wire_ram_block1a_244portadataout;
	wire  [0:0]   wire_ram_block1a_245portadataout;
	wire  [0:0]   wire_ram_block1a_246portadataout;
	wire  [0:0]   wire_ram_block1a_247portadataout;
	wire  [0:0]   wire_ram_block1a_248portadataout;
	wire  [0:0]   wire_ram_block1a_249portadataout;
	wire  [0:0]   wire_ram_block1a_250portadataout;
	wire  [0:0]   wire_ram_block1a_251portadataout;
	wire  [0:0]   wire_ram_block1a_252portadataout;
	wire  [0:0]   wire_ram_block1a_253portadataout;
	wire  [0:0]   wire_ram_block1a_254portadataout;
	wire  [0:0]   wire_ram_block1a_255portadataout;
	wire  [0:0]   wire_ram_block1a_256portadataout;
	wire  [0:0]   wire_ram_block1a_257portadataout;
	wire  [0:0]   wire_ram_block1a_258portadataout;
	wire  [0:0]   wire_ram_block1a_259portadataout;
	wire  [0:0]   wire_ram_block1a_260portadataout;
	wire  [0:0]   wire_ram_block1a_261portadataout;
	wire  [0:0]   wire_ram_block1a_262portadataout;
	wire  [0:0]   wire_ram_block1a_263portadataout;
	wire  [0:0]   wire_ram_block1a_264portadataout;
	wire  [0:0]   wire_ram_block1a_265portadataout;
	wire  [0:0]   wire_ram_block1a_266portadataout;
	wire  [0:0]   wire_ram_block1a_267portadataout;
	wire  [0:0]   wire_ram_block1a_268portadataout;
	wire  [0:0]   wire_ram_block1a_269portadataout;
	wire  [0:0]   wire_ram_block1a_270portadataout;
	wire  [0:0]   wire_ram_block1a_271portadataout;
	wire  [0:0]   wire_ram_block1a_272portadataout;
	wire  [0:0]   wire_ram_block1a_273portadataout;
	wire  [0:0]   wire_ram_block1a_274portadataout;
	wire  [0:0]   wire_ram_block1a_275portadataout;
	wire  [0:0]   wire_ram_block1a_276portadataout;
	wire  [0:0]   wire_ram_block1a_277portadataout;
	wire  [0:0]   wire_ram_block1a_278portadataout;
	wire  [0:0]   wire_ram_block1a_279portadataout;
	wire  [0:0]   wire_ram_block1a_280portadataout;
	wire  [0:0]   wire_ram_block1a_281portadataout;
	wire  [0:0]   wire_ram_block1a_282portadataout;
	wire  [0:0]   wire_ram_block1a_283portadataout;
	wire  [0:0]   wire_ram_block1a_284portadataout;
	wire  [0:0]   wire_ram_block1a_285portadataout;
	wire  [0:0]   wire_ram_block1a_286portadataout;
	wire  [0:0]   wire_ram_block1a_287portadataout;
	wire  [0:0]   wire_ram_block1a_288portadataout;
	wire  [0:0]   wire_ram_block1a_289portadataout;
	wire  [0:0]   wire_ram_block1a_290portadataout;
	wire  [0:0]   wire_ram_block1a_291portadataout;
	wire  [0:0]   wire_ram_block1a_292portadataout;
	wire  [0:0]   wire_ram_block1a_293portadataout;
	wire  [0:0]   wire_ram_block1a_294portadataout;
	wire  [0:0]   wire_ram_block1a_295portadataout;
	wire  [0:0]   wire_ram_block1a_296portadataout;
	wire  [0:0]   wire_ram_block1a_297portadataout;
	wire  [0:0]   wire_ram_block1a_298portadataout;
	wire  [0:0]   wire_ram_block1a_299portadataout;
	wire  [0:0]   wire_ram_block1a_300portadataout;
	wire  [0:0]   wire_ram_block1a_301portadataout;
	wire  [0:0]   wire_ram_block1a_302portadataout;
	wire  [0:0]   wire_ram_block1a_303portadataout;
	wire  [5:0]  address_a_sel;
	wire  [18:0]  address_a_wire;
	wire  [5:0]  rden_decode_addr_sel_a;
	wire  [5:0]  w_addr_val_a5w;

	// synopsys translate_off
	initial
		address_reg_a = 0;
	// synopsys translate_on
	always @ ( posedge clock0)
		if (rden_a == 1'b1)   address_reg_a <= address_a_sel;
	// synopsys translate_off
	initial
		out_address_reg_a = 0;
	// synopsys translate_on
	always @ ( posedge clock0)
		  out_address_reg_a <= address_reg_a;
	RAM_decode   decode3
	( 
	.data(address_a_wire[18:13]),
	.enable(wren_a),
	.eq(wire_decode3_eq));
	RAM_decode   rden_decode
	( 
	.data(w_addr_val_a5w),
	.enable((wren_a | rden_a)),
	.eq(wire_rden_decode_eq));
	RAM_mux   mux2
	( 
	.data({wire_ram_block1a_303portadataout[0], wire_ram_block1a_302portadataout[0], wire_ram_block1a_301portadataout[0], wire_ram_block1a_300portadataout[0], wire_ram_block1a_299portadataout[0], wire_ram_block1a_298portadataout[0], wire_ram_block1a_297portadataout[0], wire_ram_block1a_296portadataout[0], wire_ram_block1a_295portadataout[0], wire_ram_block1a_294portadataout[0], wire_ram_block1a_293portadataout[0], wire_ram_block1a_292portadataout[0], wire_ram_block1a_291portadataout[0], wire_ram_block1a_290portadataout[0], wire_ram_block1a_289portadataout[0], wire_ram_block1a_288portadataout[0], wire_ram_block1a_287portadataout[0], wire_ram_block1a_286portadataout[0], wire_ram_block1a_285portadataout[0], wire_ram_block1a_284portadataout[0], wire_ram_block1a_283portadataout[0], wire_ram_block1a_282portadataout[0], wire_ram_block1a_281portadataout[0], wire_ram_block1a_280portadataout[0], wire_ram_block1a_279portadataout[0], wire_ram_block1a_278portadataout[0], wire_ram_block1a_277portadataout[0], wire_ram_block1a_276portadataout[0], wire_ram_block1a_275portadataout[0], wire_ram_block1a_274portadataout[0], wire_ram_block1a_273portadataout[0], wire_ram_block1a_272portadataout[0], wire_ram_block1a_271portadataout[0], wire_ram_block1a_270portadataout[0], wire_ram_block1a_269portadataout[0], wire_ram_block1a_268portadataout[0], wire_ram_block1a_267portadataout[0], wire_ram_block1a_266portadataout[0], wire_ram_block1a_265portadataout[0], wire_ram_block1a_264portadataout[0], wire_ram_block1a_263portadataout[0], wire_ram_block1a_262portadataout[0], wire_ram_block1a_261portadataout[0], wire_ram_block1a_260portadataout[0], wire_ram_block1a_259portadataout[0], wire_ram_block1a_258portadataout[0], wire_ram_block1a_257portadataout[0], wire_ram_block1a_256portadataout[0], wire_ram_block1a_255portadataout[0], wire_ram_block1a_254portadataout[0], wire_ram_block1a_253portadataout[0], wire_ram_block1a_252portadataout[0], wire_ram_block1a_251portadataout[0], wire_ram_block1a_250portadataout[0], wire_ram_block1a_249portadataout[0], wire_ram_block1a_248portadataout[0]
, wire_ram_block1a_247portadataout[0], wire_ram_block1a_246portadataout[0], wire_ram_block1a_245portadataout[0], wire_ram_block1a_244portadataout[0], wire_ram_block1a_243portadataout[0], wire_ram_block1a_242portadataout[0], wire_ram_block1a_241portadataout[0], wire_ram_block1a_240portadataout[0], wire_ram_block1a_239portadataout[0], wire_ram_block1a_238portadataout[0], wire_ram_block1a_237portadataout[0], wire_ram_block1a_236portadataout[0], wire_ram_block1a_235portadataout[0], wire_ram_block1a_234portadataout[0], wire_ram_block1a_233portadataout[0], wire_ram_block1a_232portadataout[0], wire_ram_block1a_231portadataout[0], wire_ram_block1a_230portadataout[0], wire_ram_block1a_229portadataout[0], wire_ram_block1a_228portadataout[0], wire_ram_block1a_227portadataout[0], wire_ram_block1a_226portadataout[0], wire_ram_block1a_225portadataout[0], wire_ram_block1a_224portadataout[0], wire_ram_block1a_223portadataout[0], wire_ram_block1a_222portadataout[0], wire_ram_block1a_221portadataout[0], wire_ram_block1a_220portadataout[0], wire_ram_block1a_219portadataout[0], wire_ram_block1a_218portadataout[0], wire_ram_block1a_217portadataout[0], wire_ram_block1a_216portadataout[0], wire_ram_block1a_215portadataout[0], wire_ram_block1a_214portadataout[0], wire_ram_block1a_213portadataout[0], wire_ram_block1a_212portadataout[0], wire_ram_block1a_211portadataout[0], wire_ram_block1a_210portadataout[0], wire_ram_block1a_209portadataout[0], wire_ram_block1a_208portadataout[0], wire_ram_block1a_207portadataout[0], wire_ram_block1a_206portadataout[0], wire_ram_block1a_205portadataout[0], wire_ram_block1a_204portadataout[0], wire_ram_block1a_203portadataout[0], wire_ram_block1a_202portadataout[0], wire_ram_block1a_201portadataout[0], wire_ram_block1a_200portadataout[0], wire_ram_block1a_199portadataout[0], wire_ram_block1a_198portadataout[0], wire_ram_block1a_197portadataout[0], wire_ram_block1a_196portadataout[0], wire_ram_block1a_195portadataout[0], wire_ram_block1a_194portadataout[0], wire_ram_block1a_193portadataout[0], wire_ram_block1a_192portadataout[0]
, wire_ram_block1a_191portadataout[0], wire_ram_block1a_190portadataout[0], wire_ram_block1a_189portadataout[0], wire_ram_block1a_188portadataout[0], wire_ram_block1a_187portadataout[0], wire_ram_block1a_186portadataout[0], wire_ram_block1a_185portadataout[0], wire_ram_block1a_184portadataout[0], wire_ram_block1a_183portadataout[0], wire_ram_block1a_182portadataout[0], wire_ram_block1a_181portadataout[0], wire_ram_block1a_180portadataout[0], wire_ram_block1a_179portadataout[0], wire_ram_block1a_178portadataout[0], wire_ram_block1a_177portadataout[0], wire_ram_block1a_176portadataout[0], wire_ram_block1a_175portadataout[0], wire_ram_block1a_174portadataout[0], wire_ram_block1a_173portadataout[0], wire_ram_block1a_172portadataout[0], wire_ram_block1a_171portadataout[0], wire_ram_block1a_170portadataout[0], wire_ram_block1a_169portadataout[0], wire_ram_block1a_168portadataout[0], wire_ram_block1a_167portadataout[0], wire_ram_block1a_166portadataout[0], wire_ram_block1a_165portadataout[0], wire_ram_block1a_164portadataout[0], wire_ram_block1a_163portadataout[0], wire_ram_block1a_162portadataout[0], wire_ram_block1a_161portadataout[0], wire_ram_block1a_160portadataout[0], wire_ram_block1a_159portadataout[0], wire_ram_block1a_158portadataout[0], wire_ram_block1a_157portadataout[0], wire_ram_block1a_156portadataout[0], wire_ram_block1a_155portadataout[0], wire_ram_block1a_154portadataout[0], wire_ram_block1a_153portadataout[0], wire_ram_block1a_152portadataout[0], wire_ram_block1a_151portadataout[0], wire_ram_block1a_150portadataout[0], wire_ram_block1a_149portadataout[0], wire_ram_block1a_148portadataout[0], wire_ram_block1a_147portadataout[0], wire_ram_block1a_146portadataout[0], wire_ram_block1a_145portadataout[0], wire_ram_block1a_144portadataout[0], wire_ram_block1a_143portadataout[0], wire_ram_block1a_142portadataout[0], wire_ram_block1a_141portadataout[0], wire_ram_block1a_140portadataout[0], wire_ram_block1a_139portadataout[0], wire_ram_block1a_138portadataout[0], wire_ram_block1a_137portadataout[0], wire_ram_block1a_136portadataout[0]
, wire_ram_block1a_135portadataout[0], wire_ram_block1a_134portadataout[0], wire_ram_block1a_133portadataout[0], wire_ram_block1a_132portadataout[0], wire_ram_block1a_131portadataout[0], wire_ram_block1a_130portadataout[0], wire_ram_block1a_129portadataout[0], wire_ram_block1a_128portadataout[0], wire_ram_block1a_127portadataout[0], wire_ram_block1a_126portadataout[0], wire_ram_block1a_125portadataout[0], wire_ram_block1a_124portadataout[0], wire_ram_block1a_123portadataout[0], wire_ram_block1a_122portadataout[0], wire_ram_block1a_121portadataout[0], wire_ram_block1a_120portadataout[0], wire_ram_block1a_119portadataout[0], wire_ram_block1a_118portadataout[0], wire_ram_block1a_117portadataout[0], wire_ram_block1a_116portadataout[0], wire_ram_block1a_115portadataout[0], wire_ram_block1a_114portadataout[0], wire_ram_block1a_113portadataout[0], wire_ram_block1a_112portadataout[0], wire_ram_block1a_111portadataout[0], wire_ram_block1a_110portadataout[0], wire_ram_block1a_109portadataout[0], wire_ram_block1a_108portadataout[0], wire_ram_block1a_107portadataout[0], wire_ram_block1a_106portadataout[0], wire_ram_block1a_105portadataout[0], wire_ram_block1a_104portadataout[0], wire_ram_block1a_103portadataout[0], wire_ram_block1a_102portadataout[0], wire_ram_block1a_101portadataout[0], wire_ram_block1a_100portadataout[0], wire_ram_block1a_99portadataout[0], wire_ram_block1a_98portadataout[0], wire_ram_block1a_97portadataout[0], wire_ram_block1a_96portadataout[0], wire_ram_block1a_95portadataout[0], wire_ram_block1a_94portadataout[0], wire_ram_block1a_93portadataout[0], wire_ram_block1a_92portadataout[0], wire_ram_block1a_91portadataout[0], wire_ram_block1a_90portadataout[0], wire_ram_block1a_89portadataout[0], wire_ram_block1a_88portadataout[0], wire_ram_block1a_87portadataout[0], wire_ram_block1a_86portadataout[0], wire_ram_block1a_85portadataout[0], wire_ram_block1a_84portadataout[0], wire_ram_block1a_83portadataout[0], wire_ram_block1a_82portadataout[0], wire_ram_block1a_81portadataout[0], wire_ram_block1a_80portadataout[0]
, wire_ram_block1a_79portadataout[0], wire_ram_block1a_78portadataout[0], wire_ram_block1a_77portadataout[0], wire_ram_block1a_76portadataout[0], wire_ram_block1a_75portadataout[0], wire_ram_block1a_74portadataout[0], wire_ram_block1a_73portadataout[0], wire_ram_block1a_72portadataout[0], wire_ram_block1a_71portadataout[0], wire_ram_block1a_70portadataout[0], wire_ram_block1a_69portadataout[0], wire_ram_block1a_68portadataout[0], wire_ram_block1a_67portadataout[0], wire_ram_block1a_66portadataout[0], wire_ram_block1a_65portadataout[0], wire_ram_block1a_64portadataout[0], wire_ram_block1a_63portadataout[0], wire_ram_block1a_62portadataout[0], wire_ram_block1a_61portadataout[0], wire_ram_block1a_60portadataout[0], wire_ram_block1a_59portadataout[0], wire_ram_block1a_58portadataout[0], wire_ram_block1a_57portadataout[0], wire_ram_block1a_56portadataout[0], wire_ram_block1a_55portadataout[0], wire_ram_block1a_54portadataout[0], wire_ram_block1a_53portadataout[0], wire_ram_block1a_52portadataout[0], wire_ram_block1a_51portadataout[0], wire_ram_block1a_50portadataout[0], wire_ram_block1a_49portadataout[0], wire_ram_block1a_48portadataout[0], wire_ram_block1a_47portadataout[0], wire_ram_block1a_46portadataout[0], wire_ram_block1a_45portadataout[0], wire_ram_block1a_44portadataout[0], wire_ram_block1a_43portadataout[0], wire_ram_block1a_42portadataout[0], wire_ram_block1a_41portadataout[0], wire_ram_block1a_40portadataout[0], wire_ram_block1a_39portadataout[0], wire_ram_block1a_38portadataout[0], wire_ram_block1a_37portadataout[0], wire_ram_block1a_36portadataout[0], wire_ram_block1a_35portadataout[0], wire_ram_block1a_34portadataout[0], wire_ram_block1a_33portadataout[0], wire_ram_block1a_32portadataout[0], wire_ram_block1a_31portadataout[0], wire_ram_block1a_30portadataout[0], wire_ram_block1a_29portadataout[0], wire_ram_block1a_28portadataout[0], wire_ram_block1a_27portadataout[0], wire_ram_block1a_26portadataout[0], wire_ram_block1a_25portadataout[0], wire_ram_block1a_24portadataout[0], wire_ram_block1a_23portadataout[0]
, wire_ram_block1a_22portadataout[0], wire_ram_block1a_21portadataout[0], wire_ram_block1a_20portadataout[0], wire_ram_block1a_19portadataout[0], wire_ram_block1a_18portadataout[0], wire_ram_block1a_17portadataout[0], wire_ram_block1a_16portadataout[0], wire_ram_block1a_15portadataout[0], wire_ram_block1a_14portadataout[0], wire_ram_block1a_13portadataout[0], wire_ram_block1a_12portadataout[0], wire_ram_block1a_11portadataout[0], wire_ram_block1a_10portadataout[0], wire_ram_block1a_9portadataout[0], wire_ram_block1a_8portadataout[0], wire_ram_block1a_7portadataout[0], wire_ram_block1a_6portadataout[0], wire_ram_block1a_5portadataout[0], wire_ram_block1a_4portadataout[0], wire_ram_block1a_3portadataout[0], wire_ram_block1a_2portadataout[0], wire_ram_block1a_1portadataout[0], wire_ram_block1a_0portadataout[0]}),
	.result(wire_mux2_result),
	.sel(out_address_reg_a));
	cyclonev_ram_block   ram_block1a_0
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_0portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[0]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_0.clk0_core_clock_enable = "ena0",
		ram_block1a_0.clk0_input_clock_enable = "none",
		ram_block1a_0.clk0_output_clock_enable = "none",
		ram_block1a_0.connectivity_checking = "OFF",
		ram_block1a_0.init_file = "../RAM/image.mif",
		ram_block1a_0.init_file_layout = "port_a",
		ram_block1a_0.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_0.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_0.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_0.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_0.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_0.operation_mode = "single_port",
		ram_block1a_0.port_a_address_width = 13,
		ram_block1a_0.port_a_byte_enable_mask_width = 1,
		ram_block1a_0.port_a_byte_size = 1,
		ram_block1a_0.port_a_data_out_clear = "none",
		ram_block1a_0.port_a_data_out_clock = "clock0",
		ram_block1a_0.port_a_data_width = 1,
		ram_block1a_0.port_a_first_address = 0,
		ram_block1a_0.port_a_first_bit_number = 0,
		ram_block1a_0.port_a_last_address = 8191,
		ram_block1a_0.port_a_logical_ram_depth = 307200,
		ram_block1a_0.port_a_logical_ram_width = 8,
		ram_block1a_0.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_0.power_up_uninitialized = "false",
		ram_block1a_0.ram_block_type = "AUTO",
		ram_block1a_0.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_1
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_1portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[0]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_1.clk0_core_clock_enable = "ena0",
		ram_block1a_1.clk0_input_clock_enable = "none",
		ram_block1a_1.clk0_output_clock_enable = "none",
		ram_block1a_1.connectivity_checking = "OFF",
		ram_block1a_1.init_file = "../RAM/image.mif",
		ram_block1a_1.init_file_layout = "port_a",
		ram_block1a_1.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_1.mem_init0 = 2048'h61D6E83E3174DC090F23A71CD4150C0F6E54CF5645A3E2674AE8F6C3956F0356EB047F8BE8CA2DAFBB02D698A3C0D72F8011413C4C5E3C63618A4B057CD8637A331E6A613D65C9135F329275808603308A322476436CED6AD175D1D8A820FCC0A74BE5A561E983D2FA2C6C10EC304F0693CDEE011F3A755CC33FEDFC1E655C0F6116F7D6D4C753231B7B1242A39415EF0FBED97E5CA3F76ADA5F915BC70FB6BF69BF795C2D56DE68A26544C0BE443FE14C37D1B73FE75424921EE9594B8046980A27718FD410639E9F473E89739B453C80E69BA1C7D8C19BEFBF41AF64C0AE7140D15E0661C906991D2C5300053831227ACE52C1536C436CC08D48EE99E4529C,
		ram_block1a_1.mem_init1 = 2048'h09D7C214EE4E32DD086F6233EE6B60B2E762EAD142E7DEE6FC56540F10F5C3D3ABF67BA51F7ECDDD37B81C57F111479F002370519BE2ADFD26DE59C4B325486CD2803E56AA65AC045E3C6E99B0C3BC6A820244C01A899F010203C69F9B49E6B68866E8A14AC3D639D4D5CC7463F45FB8AB9813F1C02CEF43356AE43D1CD202D87E85EB13BD085B39D16F0F180C5C5F7899FB56828AE4FCF2895C10656D2328112BCD3CF944C142E4572A7113A1AF572686FE14F3E45F3D83E403CBE1C3B02CF4822A0E93482D661609CCF7F8929AB91EEA5DE0F7D70576CEA1C250147F7E93B57CBD068A6DE7696C8D7F971BB0B6D18787211C275679EC4D121FD595FC2843F3,
		ram_block1a_1.mem_init2 = 2048'hD79BC0CDDBBF38F22AE535C1D1ECC9E3F3BC7DA54C2CDA0C7D2E4326D0CCF65AB8F03AA427DD0317E1025EDFD7E0D4D5F737256978117FDD809B1B79237810BEE1D187CB02E0AA4C9D58B05212DAE52C22F73618EB1E258B942CE5ED5F4A28D17A76EA5FFABA0DCBF932F7622C7A96F34B9A8C58FC7CCD0A3FEEA3099CFCB33275E22AEC77DF10C8CAE46CF900E25C8BAF19C10B796162D96B12A6D0A45AF7BA19A37C1D27E87624CD96A996037F7425841F5BA9253C5477373167D1BBCF0C5B7CC0B390213FE5A1246D691F428035018A3E439CCF23548E2F769A63BF10346D9349677010BFBA6221D4563C78F1EFF3EDED7AB4BCD11785CF63B22E7C61D60F,
		ram_block1a_1.mem_init3 = 2048'hECD84FBADF20116C60366539E4C0D911B1D1C620EF87DB2F12D41DC7158FF4C43DDF39241AC2B8B0D3A37F69DF218A0905240F8E8F6002791F761B2E6F4EEFD768DD925DC0BEB807FDE43F78D8A7326C275E5050B3AF5BF55494EE4902B0FDA9CFF8E675D953754D8752C24884DA2F827996D84B14C393522693B77FA0407F5093C222243CB11B3F11AE24A837779085280D8813DE62B1B79062735D8545B03A6492FDA35985BDF949099FCB8368357151E8FE7211ADBC8FC64F46105F134C89A226B1C7192918B7EDAE066EB2C715EFD3BF1C129380F2F638C64E3DBF8D89B16E3E586076FF3D799D4B4D7372AB80D1C17BBA6C3834BD2D7880768BCEFCE330,
		ram_block1a_1.operation_mode = "single_port",
		ram_block1a_1.port_a_address_width = 13,
		ram_block1a_1.port_a_byte_enable_mask_width = 1,
		ram_block1a_1.port_a_byte_size = 1,
		ram_block1a_1.port_a_data_out_clear = "none",
		ram_block1a_1.port_a_data_out_clock = "clock0",
		ram_block1a_1.port_a_data_width = 1,
		ram_block1a_1.port_a_first_address = 0,
		ram_block1a_1.port_a_first_bit_number = 1,
		ram_block1a_1.port_a_last_address = 8191,
		ram_block1a_1.port_a_logical_ram_depth = 307200,
		ram_block1a_1.port_a_logical_ram_width = 8,
		ram_block1a_1.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_1.power_up_uninitialized = "false",
		ram_block1a_1.ram_block_type = "AUTO",
		ram_block1a_1.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_2
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_2portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[0]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_2.clk0_core_clock_enable = "ena0",
		ram_block1a_2.clk0_input_clock_enable = "none",
		ram_block1a_2.clk0_output_clock_enable = "none",
		ram_block1a_2.connectivity_checking = "OFF",
		ram_block1a_2.init_file = "../RAM/image.mif",
		ram_block1a_2.init_file_layout = "port_a",
		ram_block1a_2.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_2.mem_init0 = 2048'h62D693E4E58D3E0591DDA10713EBFFFF01FCF1CCB4181F00395758FBFD07C33CA2FD800050DB66B1DD015644A3FC721333EDFE8BAE413A2687FBF8F040E19FBA1733BE82B89E2F8D43FD6B7EFD87FBA0034C8FA818A09D9F63D01EA747FFFFBFDBCBFB04900039611B73C8100FF34C8C430C1076F7FBCF7E3B39F8541E41C225A3FB1876BE5050D1D93FFF1F241DD6D00D2F48F7D752380ED8506519FF1DF720018D871004AAEEEEFE6D9B3F41BFF7FF7E075F02C8003F42F4014CF8824082E725E70E7163FF4B989F9CC469FF91884D44FE5C78F23041F4BE5B1135E0FF1E2F866EECAC733D399E3C01CF3FFEC8062C01FD86A14FF26C6FF01A0719601FDA9C,
		ram_block1a_2.mem_init1 = 2048'h7C31D6FB0E0E52F27D2FE00F83A33F872B6FED0EC0E7C0B9FF19BD0F10043F6F5CC6D8C36B09FF0348109D01F0270FD890FEBC137BEA75B5876737C0042A8475207FC02876306C19304D9987FF5F8F35B6C844BFE001623EDC13D9061EA078D410282FDEC31BC009DB9BFC042005AFFE31DFAC06A8721D0003136A38EBE000298CE41AD55D7B73FEF6076AFFFD2021F8807CB8718E968071405D68303BBF101F5E1B8F07758E3D87D9A0499FA436ECC480F907F22CB11E0FFBBDFB0000C3DFE001FA310F3C7C1F06358D88781563F9395F5C102870C07FFF0DC8A7F2E8C4B64C03FFB87B638279BC007FF0737F36A81FE42168391B474A771FF038410281E8BF,
		ram_block1a_2.mem_init2 = 2048'h577F203227A430FFD41085BD9DD4048464377CF47707E49E834B03467CDBC43F8E9DBEC7E1F9C0E011FBA1DFC7E06B3F0E6E4580E3807CC350C85F63552C0F13E1803884C903469BFA584A435F2369E82E173FFF011818F7FFC49FDE8F426CD01BC366503EA7330910A5071F600684703905FF8FD3B8C1D1FFFEDF39C0FC7FCE02F01BD0F7C19541C3DB0C861A768E9E5B003D74312300BAE092663807B01C4C614C7CFC1811A82CFDF1C99573736D7A7DC18BB6CD449B001C5EC6A440355FF724CF9C0FE1FFE9D8E7CB981F4400FDFF004C794C4B15EF83F0A898618E994679BF6EFC9774AD2C07EA901A42C8F2DF88023DB8B08539871AC023D001F061DD29,
		ram_block1a_2.mem_init3 = 2048'h16820DEC02D15704643010E0808CCE90BA713E1D873F38D012C7FC0385496E1BC220395A12E338FC419CB9144761FA4F34240C41D77F7A7200FFE0A017309ECB18363C43C03E36CFEE3F9FFE93A338473CA0E9F20EDB8589D8F68E3F060EA2C8F02E5E1DAA004FF20E233E575AC36B2704D8D82F583DF7F420FDC0A044EE7829E5C241CBC3BF78380EFFFBA00739EF81184C0F8FA1C231FA10DDE4EFE959B0FBE30DE032061F3A0601E76F2FF756C2C096EAD94FF9A23F903E3044D7FF000875C23A30670C1FE5885387891570E20E10C232A3F7EFC8810029F7F93F87B077691E26AF84F5603FF3BEBD0F70EF938318C0046080260DEED884E126467FE7C448,
		ram_block1a_2.operation_mode = "single_port",
		ram_block1a_2.port_a_address_width = 13,
		ram_block1a_2.port_a_byte_enable_mask_width = 1,
		ram_block1a_2.port_a_byte_size = 1,
		ram_block1a_2.port_a_data_out_clear = "none",
		ram_block1a_2.port_a_data_out_clock = "clock0",
		ram_block1a_2.port_a_data_width = 1,
		ram_block1a_2.port_a_first_address = 0,
		ram_block1a_2.port_a_first_bit_number = 2,
		ram_block1a_2.port_a_last_address = 8191,
		ram_block1a_2.port_a_logical_ram_depth = 307200,
		ram_block1a_2.port_a_logical_ram_width = 8,
		ram_block1a_2.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_2.power_up_uninitialized = "false",
		ram_block1a_2.ram_block_type = "AUTO",
		ram_block1a_2.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_3
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_3portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[0]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_3.clk0_core_clock_enable = "ena0",
		ram_block1a_3.clk0_input_clock_enable = "none",
		ram_block1a_3.clk0_output_clock_enable = "none",
		ram_block1a_3.connectivity_checking = "OFF",
		ram_block1a_3.init_file = "../RAM/image.mif",
		ram_block1a_3.init_file_layout = "port_a",
		ram_block1a_3.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_3.mem_init0 = 2048'h9FAE63E0EE020002E0005EFFEFFFFFFFFFFCFFBD0BF9FFFFF99F20FBFD07C302DD43FFF038D99F87FEFE56BF5C738C003FE1FF8FEB5F3B39FFF407C0FF00E03A39DD0AE87F0070F143F01CFFC3840BDFFBD28FE011230201400FFF7FFFFFFFFF7FCBFF050FFFFBFFFBFF30100FF14C73BCF3FF86DFC580C7FCC7F877E1F6380C2FF3FFC6FDEE50EFD9AC00FFBFE22F000B339004250C00F0D85016E600E20FDFF98DFF1000810111C19DFFFFFFFFF7FFF607DF6107FFFDFEF7FF30D807C1017FD818FF80BFD1847F60E3FFF60053228C08FE7FE0F2AE41E8FFFCBEC3E70003C00181735F9E0100603C003CC00007FFDFFFF3FE4141819F900FFFFFFFFFFFC49C,
		ram_block1a_3.mem_init1 = 2048'hBC0039800E0E12FF5917E1F84003407FEC9FEFFFC0E7C08000E003F0EFFBFFFFFF39E7FF1CFAF8FFFE009D0020F48046F601C3ECFB1BC47A7680E03978210395FFFFFFFFF9FC93FDFFF387E0005F8F3CB631BB000001023FD403C0F9D9818137FFDFEFFFC403C006206003FBDFFBFFFEC7DFBFFF9FF97EFFFF03E03804000077FF1BF5B8DDA38CFF27E8F0002E00009FFFFFFFF38EF9FF8FFFA387E0003F001EF830B80084000007CDA0516023D704EF7FC707F3E3010000004004FFFFFFFFE0FFFA3FFF03FC7FF9FD8D80781003F9063C83FFF030DD89FFE62EF8191A0082837FFFBFFB66FE7FC3FF800FC30036001FEA6F07C0E480318713F0003E819A08CC,
		ram_block1a_3.mem_init2 = 2048'hC780BFFFD443FF00000D05FD9DCB86F8BC047C4479FFFF7EFF7B833980D8380074FF3EE7E1C1C0000E0C0020381FFFFF01EF08201C7F803B1F481F6082D0000CE18001785000010700582DF59FE4E9EFEED8C007E2E7FF00001E07FD0F40A3689A006EE03EDF3EF757A50701C001780FF9FFFFFFC1F0C160000100C63F03FFFE00000BB0083FEDB9CDC00C812ED1010403000218F2C0C1071C12198BC7F7FB0FF9CF8303FFF9DFD3020F1D9283737F047C000B400D7C1FFF674BC680C003606FE73F9FFFE1FFE160183007E0BFFFFDFF7E0206FC34F1F9FFFE0098006E478F8648600308FD728DF81710E1D930F28303FFFDC74F7BF9F8FF3FDC02048061DFCB,
		ram_block1a_3.mem_init3 = 2048'h0E81FE1F000F9704685FF7FF0300BFEFBFFE01FCEBC0040012C7FC09DDF6E763FFFFF97FE5FABF3FBF3FC6FC4719FA30C3DBF3FFFF7F0E740000005FF8FEFFC307903FBFC1C1CF300DFFFFFEF3AB39F822A1FA03030A6181D0C9F1F101C0BFF7FFEF811DFBFFB8000003FE5818C4EC23FCDFD80F6BFCF4F7DE3FFFE038F478001A3DFFFFFFBF06380000005FF8FFFF9907CC0FFF803DCE01E039E7FFE141B1F3E0001FCC000E850001E0F0F3F0A83FFFF717A72FCE5FF060000044DFFF23CA79FE0E300711FFFE63BFA10F380CF400003FFD3FF7FFB08000260800C0787FFFE101EE0FE4083FC00FA0790F7066938C20C0001E084003C30100E0E9C97CC837FF,
		ram_block1a_3.operation_mode = "single_port",
		ram_block1a_3.port_a_address_width = 13,
		ram_block1a_3.port_a_byte_enable_mask_width = 1,
		ram_block1a_3.port_a_byte_size = 1,
		ram_block1a_3.port_a_data_out_clear = "none",
		ram_block1a_3.port_a_data_out_clock = "clock0",
		ram_block1a_3.port_a_data_width = 1,
		ram_block1a_3.port_a_first_address = 0,
		ram_block1a_3.port_a_first_bit_number = 3,
		ram_block1a_3.port_a_last_address = 8191,
		ram_block1a_3.port_a_logical_ram_depth = 307200,
		ram_block1a_3.port_a_logical_ram_width = 8,
		ram_block1a_3.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_3.power_up_uninitialized = "false",
		ram_block1a_3.ram_block_type = "AUTO",
		ram_block1a_3.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_4
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_4portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[0]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_4.clk0_core_clock_enable = "ena0",
		ram_block1a_4.clk0_input_clock_enable = "none",
		ram_block1a_4.clk0_output_clock_enable = "none",
		ram_block1a_4.connectivity_checking = "OFF",
		ram_block1a_4.init_file = "../RAM/image.mif",
		ram_block1a_4.init_file_layout = "port_a",
		ram_block1a_4.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_4.mem_init0 = 2048'hFF8C03E0E0000000000000000000000000030003FFF9FFFFF99F00FBFD07C30100800000073A00780001A918000000003FE1FF8FE85F383FFFFFFFC7FFFFFFC5C81C08E3F9FFFFFEBC0FFFFFFF87FBFFFBAC8FE0162000008000000000000000003400FBFFFFF9FFFBFF00100FF04C01C0000006E03E0038000007880039240C2FF3FFC6FC0050FFD92FFFFFA7FFFFFFF73E1AF7E9FFFFFF27AFF7FFFFFFFFFFF98DFF1003000000000200000000080011F820FFFFFFFDFEF7FF001803C0000000000000C03E000000000000002CBC0C00FE7FE0F24B41E0FFFF9FFFE7FFFBFFFFFF7FD7F3FEFFFFC3FFFFFFFFFFFFFFFFFFFE01400000000000000000003F63,
		ram_block1a_4.mem_init1 = 2048'hC3FFFFFFF1F1ED00BEF81FFE7FE37FFFEFFFEFFFC0E7C0800000000000000000FC000000FFF8F9FFFE009D00000800210F000000041C04003F00000630200009FFFFFFFFFFFCFFFDFFFFFFFFFFA070C2C9FFFFFFFFFEFDC02FFC3FFFE7E1FFF7FFFFEFFFC003C0000000000000000001002040007FF87FFFFF03E0380000000000000060221C00001810000010000000FFFFFFF38EFCFFFFFFFFFFFFFFC0FFE187FFBFFFFBFFFFF83E5FBEFFDFF7FCE7FFFF07F3E0010000000000000000001F0005C000FFFA7FFFFD8D80781003F900000000000F3E06001811000004009A007FFFBFFB60FE7FFFFFFFFFDCFFC9FFE0196F07FFFFFFFFF8EC0FFFFFFF83F8FF,
		ram_block1a_4.mem_init2 = 2048'hC7FFBFFFC7FFFFFFFFFDFA02623DFAFFC3FB83FB86000001009BFCFFFF27FFFFFCFF3EE7E1C1C00000000000000000000010F01FFFFFFFFB1FC81F6000000000E18000F020000006005810381FE011EFEEDFFFFFE3FFFFFFFFFCF803F0BEDE7825FF91FFC100C0009076F8FF7FFFFFFFF9FFFFFFC1F0C100000000000000000100000B8FFFFFFDF9CFC00C80CE340000030000000C0000000012007C07F0000FF9CFFFFFFFF9FFFFFFFFFE6EFC8C81BC43FFF4FFF283E00098CC397D7FFF7FFFE7FF9FFFE1FFE1000000000000000200FFFE0003FFF1F9FFFE0098000E340000066000000E004C000A10002600F10003FFFDFFFFFFF9FFFFFFFFF3FCFF9E20F7,
		ram_block1a_4.mem_init3 = 2048'h0100000000001704602008000000FFFFBFFFFFFCE3FFFFFFED3803FBE20018FC00000680080740C000C00003B8FE05FFFFFFFFFFFF7F0470000000000001003C006FC0003FFFFFFFF3FFFFFEF3A338302120040C00058181D0C000010000BFFFFFEFFF1DFBFFFFFFFFFC01A7E7381724032027F08C03080801C0001FFF1787FFF3FFFFFFFFBF0038000000000000007E0033F0007FFFFFFFFFF9E7FFE141B003E00000000001C20001E00003F0105FFFF7FFBF0FCFFFFFFFFFFFBB2000E4367E01F1CFF8EA00001C005FF0FFFF0FFFFFF3FF3FF7FF808000200000000000001E0011F01BFFFFFFFFBFF90F7060838000C00001300000000600E010307CD067FF,
		ram_block1a_4.operation_mode = "single_port",
		ram_block1a_4.port_a_address_width = 13,
		ram_block1a_4.port_a_byte_enable_mask_width = 1,
		ram_block1a_4.port_a_byte_size = 1,
		ram_block1a_4.port_a_data_out_clear = "none",
		ram_block1a_4.port_a_data_out_clock = "clock0",
		ram_block1a_4.port_a_data_width = 1,
		ram_block1a_4.port_a_first_address = 0,
		ram_block1a_4.port_a_first_bit_number = 4,
		ram_block1a_4.port_a_last_address = 8191,
		ram_block1a_4.port_a_logical_ram_depth = 307200,
		ram_block1a_4.port_a_logical_ram_width = 8,
		ram_block1a_4.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_4.power_up_uninitialized = "false",
		ram_block1a_4.ram_block_type = "AUTO",
		ram_block1a_4.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_5
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_5portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[0]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_5.clk0_core_clock_enable = "ena0",
		ram_block1a_5.clk0_input_clock_enable = "none",
		ram_block1a_5.clk0_output_clock_enable = "none",
		ram_block1a_5.connectivity_checking = "OFF",
		ram_block1a_5.init_file = "../RAM/image.mif",
		ram_block1a_5.init_file_layout = "port_a",
		ram_block1a_5.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_5.mem_init0 = 2048'hFF8003E0E00000000000000000000000FFFFFFFFFFF9FFFFF99F00FBFD07C300000000000004000000000000000000003FE1FF8FE85F383FFFFFFFC7FFFFFFFFF81C08E3F9FFFFFFFFFFFFFFFF87FBFFFB808FE0102000000000000000000000FFFFFFFFFFFFF9FFFBFF00100FF04C000000000600000000000000000000C00C2FF3FFC6FC0050FFD92FFFFFA7FFFFFFFF3E18F7E1FFFFFFFFFFF7FFFFFFFFFFF98DFF10000000000000000000000000F7FFFFFFFFFFFDFEF7FF001803C000000000000000000000000000000000400C00FE7FE0F20441E0FFFF9FFFE7FFFBFFFFFF7FC7F3FFFFFFFFFFFFFFFFFFFFFFFFFFFE01400000000000000000000000,
		ram_block1a_5.mem_init1 = 2048'hFFFFFFFFFFFFFFFFD7FFFFFE7FE37FFFEFFFEFFFC0E7C080000000000000000003FFFFFFFFF8F9FFFE009D000000000000000000000004000000000000200001FFFFFFFFFFFCFFFDFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFE7FFFFFFFFE1FFF7FFFFEFFFC003C0000000000000000000FFFFFFFFFFF87FFFFF03E0380000000000000000000000000000000000000000FFFFFFF38EFCFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFF7FCE7FFFF07F3E00100000000000000000000FFFFFFFFFFF87FFFFD8D80781003F900000000000000000000000000000082007FFFBFFB60FE7FFFFFFFFFDFFFFFFFFFF86F07FFFFFFFFFFFFFFFFFFFF83F8FF,
		ram_block1a_5.mem_init2 = 2048'hC7FFBFFFC7FFFFFFFFFDFFFFFFFCFEFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFCFF3EE7E1C1C0000000000000000000FFFFFFFFFFFFFFFB1FC81F6000000000E180000000000000005800001FE001EFEEDFFFFFE3FFFFFFFFFCFFFFFFFEFE783FFFFFFFFFFFFFFFEFE7FFFF7FFFFFFFF9FFFFFFC1F0C1000000000000000000FFFFF47FFFFFFDF9CFC00C800E08000003000000000000000012000007F0000FF9CFFFFFFFF9FFFFFFFFFFFEFFFFFF3C7FFFFFFFFFFFFFFFFFCFFFFC7FFF7FFFE7FF9FFFE1FFE10000000000000000000001FFFFFFF1F9FFFE0098000E0800000060000000000C000410000000F00003FFFDFFFFFFF9FFFFFFFFF3FCFFFFFFFF,
		ram_block1a_5.mem_init3 = 2048'h0000000000001704600000000000FFFFBFFFFFFCE3FFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F00700000000000000000FFFFFFFFFFFFFFFFFFFFFFFEF3A338002020000000000181D0C000010000BFFFFFEFFF1DFBFFFFFFFFFFFFFFFFFFFF27FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFF3FFFFFFFFBF00380000000000000000FFFFFFFFFFFFFFFFFFF9E7FFE141B003E00000000000000001E00003F0001FFFF7FFBF0FCFFFFFFFFFFFFFFFFFE7FE7FFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFF3FF3FF7FF8080002000000000000000FFFFFFFFFFFFFFFFBFF90F7060838000C00000C00000000000E000007CC007FF,
		ram_block1a_5.operation_mode = "single_port",
		ram_block1a_5.port_a_address_width = 13,
		ram_block1a_5.port_a_byte_enable_mask_width = 1,
		ram_block1a_5.port_a_byte_size = 1,
		ram_block1a_5.port_a_data_out_clear = "none",
		ram_block1a_5.port_a_data_out_clock = "clock0",
		ram_block1a_5.port_a_data_width = 1,
		ram_block1a_5.port_a_first_address = 0,
		ram_block1a_5.port_a_first_bit_number = 5,
		ram_block1a_5.port_a_last_address = 8191,
		ram_block1a_5.port_a_logical_ram_depth = 307200,
		ram_block1a_5.port_a_logical_ram_width = 8,
		ram_block1a_5.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_5.power_up_uninitialized = "false",
		ram_block1a_5.ram_block_type = "AUTO",
		ram_block1a_5.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_6
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_6portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[0]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_6.clk0_core_clock_enable = "ena0",
		ram_block1a_6.clk0_input_clock_enable = "none",
		ram_block1a_6.clk0_output_clock_enable = "none",
		ram_block1a_6.connectivity_checking = "OFF",
		ram_block1a_6.init_file = "../RAM/image.mif",
		ram_block1a_6.init_file_layout = "port_a",
		ram_block1a_6.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_6.mem_init0 = 2048'h007FFC1F1FFFFFFFFFFFFFFFFFFFFFFF00000000000600000660FF0402F83CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01E007017A0C7C0000000380000000007E3F71C060000000000000000780400047F701FEFDFFFFFFFFFFFFFFFFFFFFF00000000000006000400FFEFF00FB3FFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFF3D00C003903FFAF0026D000005800000000C1E7081E0000000000080000000000067200EFFFFFFFFFFFFFFFFFFFFFFFFF08000000000002010800FFE7FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FF01801F0DFFBE1F0000600018000400000080380C0000000000000000000000000001FEBFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_6.mem_init1 = 2048'h000000000000000038000001801C8000100010003F183F7FFFFFFFFFFFFFFFFF000000000007060001FF62FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFDFFFFE00000000000300020000000000000001000000000000000018000000001E0008000010003FFC3FFFFFFFFFFFFFFFFFFF000000000007800000FC1FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000C710300000000000000000000000040000000000000000000000803180000F80C1FFEFFFFFFFFFFFFFFFFFFFF000000000007800002727F87EFFC06FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7DFF800040049F01800000000020000000000790F8000000000000000000007C0700,
		ram_block1a_6.mem_init2 = 2048'h38004000380000000002000000030100000000000000000000040000000000000300C1181E3E3FFFFFFFFFFFFFFFFFFF0000000000000004E037E09FFFFFFFFF1E7FFFFFFFFFFFFFFFA7FFFFE01FFE10112000001C0000000003000000010187C0000000000000000018000080000000060000003E0F3EFFFFFFFFFFFFFFFFFF0000000000000206303FF37FF1FFFFFFFCFFFFFFFFFFFFFFFFEDFFFFF80FFFF0063000000006000000000001000000C380000000000000000030000380008000180060001E001EFFFFFFFFFFFFFFFFFF00000000000E060001FF67FFF1FFFFFFFF9FFFFFFFFFF3FFFFEFFFFFFF0FFFFC000200000006000000000C0300000000,
		ram_block1a_6.mem_init3 = 2048'hFFFFFFFFFFFFE8FB9FFFFFFFFFFF0000400000031C000000000000040000000000000000000000000000000000000000000000000080FF8FFFFFFFFFFFFFFFFF0000000000000000000000010C5CC7FFDFDFFFFFFFFFFE7E2F3FFFFEFFFF4000001000E20400000000000000000000D8000000000000000000000000000800000C0000000040FFC7FFFFFFFFFFFFFFFF0000000000000000000618001EBE4FFC1FFFFFFFFFFFFFFFFE1FFFFC0FFFE000080040F0300000000000000000180180000000000400000000000000000000000C00C008007F7FFFDFFFFFFFFFFFFFFF00000000000000004006F08F9F7C7FFF3FFFFFFFFFFFFFFFFF1FFFFF833FF800,
		ram_block1a_6.operation_mode = "single_port",
		ram_block1a_6.port_a_address_width = 13,
		ram_block1a_6.port_a_byte_enable_mask_width = 1,
		ram_block1a_6.port_a_byte_size = 1,
		ram_block1a_6.port_a_data_out_clear = "none",
		ram_block1a_6.port_a_data_out_clock = "clock0",
		ram_block1a_6.port_a_data_width = 1,
		ram_block1a_6.port_a_first_address = 0,
		ram_block1a_6.port_a_first_bit_number = 6,
		ram_block1a_6.port_a_last_address = 8191,
		ram_block1a_6.port_a_logical_ram_depth = 307200,
		ram_block1a_6.port_a_logical_ram_width = 8,
		ram_block1a_6.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_6.power_up_uninitialized = "false",
		ram_block1a_6.ram_block_type = "AUTO",
		ram_block1a_6.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_7
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_7portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[0]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_7.clk0_core_clock_enable = "ena0",
		ram_block1a_7.clk0_input_clock_enable = "none",
		ram_block1a_7.clk0_output_clock_enable = "none",
		ram_block1a_7.connectivity_checking = "OFF",
		ram_block1a_7.init_file = "../RAM/image.mif",
		ram_block1a_7.init_file_layout = "port_a",
		ram_block1a_7.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_7.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_7.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_7.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_7.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_7.operation_mode = "single_port",
		ram_block1a_7.port_a_address_width = 13,
		ram_block1a_7.port_a_byte_enable_mask_width = 1,
		ram_block1a_7.port_a_byte_size = 1,
		ram_block1a_7.port_a_data_out_clear = "none",
		ram_block1a_7.port_a_data_out_clock = "clock0",
		ram_block1a_7.port_a_data_width = 1,
		ram_block1a_7.port_a_first_address = 0,
		ram_block1a_7.port_a_first_bit_number = 7,
		ram_block1a_7.port_a_last_address = 8191,
		ram_block1a_7.port_a_logical_ram_depth = 307200,
		ram_block1a_7.port_a_logical_ram_width = 8,
		ram_block1a_7.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_7.power_up_uninitialized = "false",
		ram_block1a_7.ram_block_type = "AUTO",
		ram_block1a_7.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_8
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_8portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[1]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_8.clk0_core_clock_enable = "ena0",
		ram_block1a_8.clk0_input_clock_enable = "none",
		ram_block1a_8.clk0_output_clock_enable = "none",
		ram_block1a_8.connectivity_checking = "OFF",
		ram_block1a_8.init_file = "../RAM/image.mif",
		ram_block1a_8.init_file_layout = "port_a",
		ram_block1a_8.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_8.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_8.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_8.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_8.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_8.operation_mode = "single_port",
		ram_block1a_8.port_a_address_width = 13,
		ram_block1a_8.port_a_byte_enable_mask_width = 1,
		ram_block1a_8.port_a_byte_size = 1,
		ram_block1a_8.port_a_data_out_clear = "none",
		ram_block1a_8.port_a_data_out_clock = "clock0",
		ram_block1a_8.port_a_data_width = 1,
		ram_block1a_8.port_a_first_address = 8192,
		ram_block1a_8.port_a_first_bit_number = 0,
		ram_block1a_8.port_a_last_address = 16383,
		ram_block1a_8.port_a_logical_ram_depth = 307200,
		ram_block1a_8.port_a_logical_ram_width = 8,
		ram_block1a_8.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_8.power_up_uninitialized = "false",
		ram_block1a_8.ram_block_type = "AUTO",
		ram_block1a_8.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_9
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_9portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[1]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_9.clk0_core_clock_enable = "ena0",
		ram_block1a_9.clk0_input_clock_enable = "none",
		ram_block1a_9.clk0_output_clock_enable = "none",
		ram_block1a_9.connectivity_checking = "OFF",
		ram_block1a_9.init_file = "../RAM/image.mif",
		ram_block1a_9.init_file_layout = "port_a",
		ram_block1a_9.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_9.mem_init0 = 2048'h2AA42C73074A6DE3F593479B3CCCC319813E5AECAE8D18DBF2093EACA5773D21BFDDE615ECE58B0BD30F9FBB0D52AA7050124A51EFB3737B525AEF7AD3EDED3BA351BC5B9BF69EEA28948925F4A78E6C63DC8D18FC3DDE4394D8D52C0259D5C0AA4FD8D99B6D0F8EE03B6B227A8730E69672EA0B17AC68F980D4B4032F3766B738D21B6712D03D2F5347653B3FFBDA896C99E2042915D14A62ACFB3F77645E11F10DB32C8307103D854319B0A1997B17544FF5DFA62828F60E975BED2B9F72125E066CBD8BA6F51CAF3493595E04E86CF29F19A6B64954F79A0F2226DACCE63D5938E50743C88E098C165BA316F72D4F28D0938CE91A4698FA42D79DDC198C5D,
		ram_block1a_9.mem_init1 = 2048'h3591986F85DDF95BF57719167348E8E3A29112EB30855535DEFEFA7E2E8EFC7618076E043AE94450E2174CA5B9775F73F45D5689C19666968DEBF821ACBAF3146A65B23A6AA5464849880C2CF7E847932F2BF04E44DEB543E38E2839F0E5FC097E77C91C745EFC9A5A00BADFDF2EF75C9D3930AECF740A6EBAAF2558D04B0764C0DD6124C40117189610334A8DA9FAFCDD4A6B619330FC6293A093696D3827B60851E73D53998C702D8323A3DD27EEF342055288AC7246814C5EC1DC389A3CF7EEB40CC4D8B3CE7F46C3AC836BCB2106307FC005D5BFE3A813E3A551FDE50028BBEE9842FA75498E2345CBF7D76D3BC4C47A8904E2D48FC00E6C5CE305CCAE42,
		ram_block1a_9.mem_init2 = 2048'h09E40BF814D288477BA588D093FB53A400CCBE884887AF5E21AC58A3147FFC796A7FF269CDD37F5C5F6CC02FE79854E5285FACCF195C0F64F2FD034477E109FC6DD336BE164D9F65048AF17D40EF0A69675FE741AE1E74A0F6FD6BA544A06796A3D96745FAE337EBAA18907A31B3F8906DEB7242E8BC5FC97F9DC6B7FF1249873CD6BAD626DDCA21E38604DB2C582BB692E6130B5A5779802372B1549405FFB41DB20BDB89692C1CA7359C0329E457E31502433C6936B1DA204E01F0188BF7D0DC3982109FAF16E807ABC65661EA38DBFF22C54364A66A1C49E9EE48605EDDD22C274EE31545B79D09396C67466EFE71BFEAFB34D91C89E1DA16E82A2E5C3860,
		ram_block1a_9.mem_init3 = 2048'hAAB54668B2091DFC5205273E451926A62F4DD09CA6301C27E838EFB584CD642B6E53F8A4783E276706FA0E1241BB763E08182BF14B5F4E60828D916F3BBC73FA20549082EB3380B8D121AFFF1060C3D0359817A72CE24F582591CC4A81F7E649555BE3596AE3A2AF983622D78854DB3C489BDCD7BE3AAC2AB9A397F5799CE47C4E2570118655E35CA13E11C5C23D60E2CA81DBE808236F0DB298C0D05A870A455BF920E384E935C18421818F27DDF6417B174E01E39A76FE6F32658B84BF136A2015DBCFC67455B7AD26CF2E719A1AE301B2188C4671C1BF6E3DC58469DFF5570B8CD587945C8E3689124B6090745288085653C671EA7122C9580E0D57AD04AA,
		ram_block1a_9.operation_mode = "single_port",
		ram_block1a_9.port_a_address_width = 13,
		ram_block1a_9.port_a_byte_enable_mask_width = 1,
		ram_block1a_9.port_a_byte_size = 1,
		ram_block1a_9.port_a_data_out_clear = "none",
		ram_block1a_9.port_a_data_out_clock = "clock0",
		ram_block1a_9.port_a_data_width = 1,
		ram_block1a_9.port_a_first_address = 8192,
		ram_block1a_9.port_a_first_bit_number = 1,
		ram_block1a_9.port_a_last_address = 16383,
		ram_block1a_9.port_a_logical_ram_depth = 307200,
		ram_block1a_9.port_a_logical_ram_width = 8,
		ram_block1a_9.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_9.power_up_uninitialized = "false",
		ram_block1a_9.ram_block_type = "AUTO",
		ram_block1a_9.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_10
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_10portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[1]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_10.clk0_core_clock_enable = "ena0",
		ram_block1a_10.clk0_input_clock_enable = "none",
		ram_block1a_10.clk0_output_clock_enable = "none",
		ram_block1a_10.connectivity_checking = "OFF",
		ram_block1a_10.init_file = "../RAM/image.mif",
		ram_block1a_10.init_file_layout = "port_a",
		ram_block1a_10.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_10.mem_init0 = 2048'hE485719A80D5E7D87B72EF16F1968F3FAE8FC4FB777B1E270A7F8E91021C3DA930DD761876F99C6A3496293C3378C503FC107BB367413D471C8C1105F3CFFCFB6261FC79E40EF3918BE041390407819EAC55396483E641859A799D30E2203BDF4D55F754263317311963E9A2088211A3FE7E4E0D503FBB61B1ECB0E8C01B91CFB0000464E32F75E65088F8877FFFE689E061E003D9EFDC3D81300F21064401FF2089EAF381DFC8389AF0A97ADFC00FF1E20854C42ADFC0C6006FF45C89CBDC0EE1DE0D83EAC31160BFC6F782AE0098EF146009DCA83554C21170DD9EDF77FE8C7A4062009BFF860A0199A0BF0604DAFF183AFAE3E9DE601FE65D07418FF99C29,
		ram_block1a_10.mem_init1 = 2048'h818FDB62FF0387F3838C18FFF3C0E71CDC7FC83CFF80D0C6DF8BFC4F06210067382F9004EE89F4D6B61083A4F17BE7451E033A7057E440F2F72C035DA70D3B1907E1BCB97143FB85139B90B10BE2E0C01187F46AA00EBC1B81E01BFDF3E1E3F67C0FC812FF41E8EB5219C97F3F310A8346F7272957CBF021E6E1EA32C30012557217E5A83749E9C783EC009AEEB60C7E310586576312419C3F21616E03C2C02C0889FFDE9209FC0000A0D1A3DEE7E30F0FFC3C8DEC0D4CF4634479047051BC1EA7850710F11571219EF7F0E06C0A0E0741BFE789A1578C33F6E48704D417748FF3FEE9E49A80B14DCA1AD288074D383F113AF9FF824CFA800D80E0E705CCE1FE,
		ram_block1a_10.mem_init2 = 2048'hF33AF50A10800BAE8D0A7D1F7438A78FFC7F05244C3F60DFC4CFC08CF38FFC001667EEC29DC3EAB96E0D27961499F1E1DD0FBD32E6BE04279BFD0D787557AB39ECC2BABF7A4DA8F3850E6D6EBE9E5676570CFB66007190D16DA5CA45F13BE24FC07B7EB14000B013B9E08005F003F80F11E7EAFEE48060128E0BFDE60F02CE03FE1FB3261A0D844AC1C4028C61F83A08C2CE490DC194886807070C2359A2383FBBFD327FE70B96122640DCF0E4025F0BE03E31B6F93ECFC243B8000FF883F00F001D5895FF80EE38988479CD51458F25FFD2C437E7FF80D101E62570DC84CFA1A4ACB306C88AC1B4546D11470EEAEBE4087A933CE961810444C815FC93E2B9EC,
		ram_block1a_10.mem_init3 = 2048'hF68DC96C0A8F00DC54F6709FDFC0413FA7007FA619DE05B6B816107DFD7A02059853C88B0CD38830386C13D1C1C5F13F28F0630E9CB1399F537395990B1C0C07E1983342B9512107F1F3B884E4A30B3E479E24C5CFC341603D6E4DBA1159EFCF59ACFC839DFD1D80F07C1EDEE8514779B8FBCCECBF6215E27E65B801C1EFE11F28DC103C58B1F7B259BEF999F71C616AC9E8F6F40E398303E5A3861005E233B818013EE5C94D32703FEE9E1BA3BF769C4D0D37FFFA3FF81FE06D1C7DC0402CFDDC01CB88CD0BB1BFA443C011F81FFA06122E73FA383468F118DC25878D1FF393D1563A90F41F47B90BA1428056F9A07F09BC9FCAB7E816ECCE5E93D9CB417297,
		ram_block1a_10.operation_mode = "single_port",
		ram_block1a_10.port_a_address_width = 13,
		ram_block1a_10.port_a_byte_enable_mask_width = 1,
		ram_block1a_10.port_a_byte_size = 1,
		ram_block1a_10.port_a_data_out_clear = "none",
		ram_block1a_10.port_a_data_out_clock = "clock0",
		ram_block1a_10.port_a_data_width = 1,
		ram_block1a_10.port_a_first_address = 8192,
		ram_block1a_10.port_a_first_bit_number = 2,
		ram_block1a_10.port_a_last_address = 16383,
		ram_block1a_10.port_a_logical_ram_depth = 307200,
		ram_block1a_10.port_a_logical_ram_width = 8,
		ram_block1a_10.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_10.power_up_uninitialized = "false",
		ram_block1a_10.ram_block_type = "AUTO",
		ram_block1a_10.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_11
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_11portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[1]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_11.clk0_core_clock_enable = "ena0",
		ram_block1a_11.clk0_input_clock_enable = "none",
		ram_block1a_11.clk0_output_clock_enable = "none",
		ram_block1a_11.connectivity_checking = "OFF",
		ram_block1a_11.init_file = "../RAM/image.mif",
		ram_block1a_11.init_file_layout = "port_a",
		ram_block1a_11.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_11.mem_init0 = 2048'h1F7B399940201FF1808E3F5FF6650F01DA7E3F5000D8E1402A787103A07BC389C022FD6000ED9F0BF15038BF1FBECFFF83EF840F980CFE28EFFFFEFFF3CFFC041D7E0387FFFEFF8008003EC0FBF87FFE1FDD3EFCC0C03FFE61879D3FE2000FC18A9C0FD800C0EC40006C26226913FE78C981C1F0E0303B01B1C4BF6FFFFFFFFC3FFFFF9B1900F661A3FFFFFF7FFFFE761FFE1FFFF9FFDC0000C000C0F97BFFFF1F89FB1F80E03FC0600F89FEFFC00FF007898B3822000006006C3F830803BFFED7E1F27FED041100BFC6F603F1F57FEC07FFF9FB5FE2D7C5EF7FFFFEDE1FFE7387FF9FFFFBFF800400600040F9FBFFFF0794FB1FE8E19FE0005FC7C4FFF19C0A,
		ram_block1a_11.mem_init1 = 2048'hA1805B98FEFFFFF3800018000C3F1FFF0000383FFF802FF73F78FE19E640186E596E0003AEB6043F36101898FE881C7612F8E20027BA0B0A0C1BFF82387004E0006180C79E9F7C0200640731FFFE40C001800F94FFFEBC03800004020C1E1FFF80003810FF4018E3A5FAF808FF000207E174D82BE7C600068EE0150CDCFBF0458ED89A700715E8238C2BF805108007810E8001A5FCEE7E01C1DE1177FF1FC02037060002EDF9AD800040325C20181FFFFC03C289EC00BCEDB0BF790570213C01DA44F8130030801FC6F0031D6FF7F80780C0F9F181FFEFB3F08CF70FDB090F700C010602E50FFE30F57F337FF70D38003F450603FDBCCE000C003F18FA331FFE,
		ram_block1a_11.mem_init2 = 2048'h890EFC0810000BD6000005E00FC7EB8FFC0003DCB07F601FD80FC0800FF003FF0A601E7BBDC3FA07BFF3E787F799F461CCEFBC0DE8000027BBF101FF8B2B36896C0C3EBCFE8B60F3FA71FEE000212E7EC1CCFE98018010E86C1A37FA3FC7ED2F800782CFBF803003B80080000FFC07FF01E01A3EE0804007FFF7FFE5FF02CEC3FE13B209FC020003D9C0078F9C6A3A3FC2003D0FC137FBA03898FDC03CBE843F81FC338000F4001C2BB923FF8FFE4A0BE001FFCEF93EFFC200000000077C0FFF00023857FF8001C7817A7CCDB1000F29FFF2C400C180000E01E02740BCFF3AFE10507C06151F9C7C9F92FD80AE1D1C06887A8AC3069FEE06433F00E89FFE46EC,
		ram_block1a_11.mem_init3 = 2048'hFEEDC9151AF0FFE3AFC81D001E3FCFFFB8FFDFB9FFEFFC39F80C0005038BEE01F853C770F39C7FE80790602FFE000FC1170F9CFFE0700600DC0091F9147C0FFFE01E01CD0F3226FFC3FE3CFD7F228400779E3C73F05CBF7FC2E03207115E110F1E6CFF9FFFFFFFEFF000012317A9A279F8FBC34840FDF1E24F2980023E001FE117038F3FE071EE0DCE41F39AF8FC6198C80F0CDFF638DAFF9FBE06EE7D80EC0018013EE5C296CFFFC010603C239EC99C3A7E7FFFF83FFF8FE00003803FFDEBFFFC01C44F30FFF1BFD3B3C0000BE005F90C218FFBFFF7E70CCF63E1E4FA9FF1CBD8EA14BFE81F003F1B3F42FFEE6A7E803B001FCDC774F7EF30E11C3E43005FDF,
		ram_block1a_11.operation_mode = "single_port",
		ram_block1a_11.port_a_address_width = 13,
		ram_block1a_11.port_a_byte_enable_mask_width = 1,
		ram_block1a_11.port_a_byte_size = 1,
		ram_block1a_11.port_a_data_out_clear = "none",
		ram_block1a_11.port_a_data_out_clock = "clock0",
		ram_block1a_11.port_a_data_width = 1,
		ram_block1a_11.port_a_first_address = 8192,
		ram_block1a_11.port_a_first_bit_number = 3,
		ram_block1a_11.port_a_last_address = 16383,
		ram_block1a_11.port_a_logical_ram_depth = 307200,
		ram_block1a_11.port_a_logical_ram_width = 8,
		ram_block1a_11.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_11.power_up_uninitialized = "false",
		ram_block1a_11.ram_block_type = "AUTO",
		ram_block1a_11.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_12
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_12portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[1]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_12.clk0_core_clock_enable = "ena0",
		ram_block1a_12.clk0_input_clock_enable = "none",
		ram_block1a_12.clk0_output_clock_enable = "none",
		ram_block1a_12.connectivity_checking = "OFF",
		ram_block1a_12.init_file = "../RAM/image.mif",
		ram_block1a_12.init_file_layout = "port_a",
		ram_block1a_12.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_12.mem_init0 = 2048'h0000FE677FFFFFF5FFFE3F1FF0040F00043E00200018008012780000407FFF91FFFFFC7FFF0660F40EEFC5F0E00130000000000006000010000000000C3003FFFF7FFFFFFFFEFF8008000000000000010022C003FFFFFFFFFFFF9D3FE2000FC0041C00200000008000601022080BFFE0CFFFCFFFFFCFC4FE4E3B4390000C0003C0000000060008180C000000800001FFFFFFFFFFF9FFDC000000000000800000007604007FFFFFFFFFFF89FEFFC00FF00C08000022000006000000000803FFFEC7FFFFFFEFFFEEFF403909FC000E0013F8000600000028380080000121E001FFFFFFFFFFFBFF80000000000000000000006F040017FFFFFFFE5FC7C4FFF19C08,
		ram_block1a_12.mem_init1 = 2048'h7E7FDBF8FFFFFFF38000180000000000000007C0007FFFF7FFF8FD01E600006018CE00004E80041836100680FFFDFC4790CFFDFFF8C1FFCDFE100000800000000061810000608000000006CE00007F3FFE7FFFFCFFFEBC038000000000000000000007EF00BFF8E3FFF8F800FF00020000E4002807C000190EE00200DFFDF045FEDFFFFFF8E22FE47FDC0000008000000000001A0001800000000F0000E1FFDFFFFFFFFEFFF98C0000000C00000000000000337513FFFCE1FFFC790470003C00040400100030000036F000026FFFF807FFFFFAFE7E28104C0E3F09D0200100000000001F0000000000800D8008F2C7FFFF7FFFFFFFFCCE000C00000000000001,
		ram_block1a_12.mem_init2 = 2048'h856EFC0813000BC60000020000001C7003FFFFFCFFFF601FC00FC08000000000026001847E3C05FFFFFFE787F799F461CC0FBC001000002783F1007FFF713E3993FFC14001051F1400A000000040167F55CCFE00000010E06000000000001FF07FFFFEFFFF803003B80080000000000001E005C11F7FBFFFFFFFFFE4FF02CE03FE13B20000000003C1C0060FFC043A3F7DFFFEF03BF887DFC06002000541183F81FC320000000010241E00007001BBF47FFFFFFEF93EFFC20000000000000000000007E8007FFFFF81F87CCDF1000F21FFF2C4000180003001E02740FCFFF8FF47FF9FF99C93E3E3E0000200B1000006087A8200006010004000001F6001FF13,
		ram_block1a_12.mem_init3 = 2048'h017236FBFD000000003002001FFFCF3FBFFFDFBFFFFFFC3FF8000002000431FE07AC3FFFFF9FFFE0006000000000000000000000000FFFFFDFFF91F91FFC0FFFE01E01C00F0C27FFC3FE3CFC7C23BFFF8861C3F07F40008000100000111FFF0F1FCCFF9FFFFFFF8FF00000000006258607043FCFFFFFF1E23091800000000000000000C0000E1FFFCFFFF59AFFFC61F8C80F00C0063803FFB7BE06FE7C0FBFFFE7FEC11DCEE0000000000000239FFF9C0F6C7FFFF83FFFAFE000000000020C0003FE3FCFFFFFF1BFB803C000040000000020000400081FFFCFFFE184EF9FF1C3D80E1080001F003F733F42FFFE0BFEFFF7FFE03038A008100000600043001F9F,
		ram_block1a_12.operation_mode = "single_port",
		ram_block1a_12.port_a_address_width = 13,
		ram_block1a_12.port_a_byte_enable_mask_width = 1,
		ram_block1a_12.port_a_byte_size = 1,
		ram_block1a_12.port_a_data_out_clear = "none",
		ram_block1a_12.port_a_data_out_clock = "clock0",
		ram_block1a_12.port_a_data_width = 1,
		ram_block1a_12.port_a_first_address = 8192,
		ram_block1a_12.port_a_first_bit_number = 4,
		ram_block1a_12.port_a_last_address = 16383,
		ram_block1a_12.port_a_logical_ram_depth = 307200,
		ram_block1a_12.port_a_logical_ram_width = 8,
		ram_block1a_12.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_12.power_up_uninitialized = "false",
		ram_block1a_12.ram_block_type = "AUTO",
		ram_block1a_12.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_13
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_13portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[1]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_13.clk0_core_clock_enable = "ena0",
		ram_block1a_13.clk0_input_clock_enable = "none",
		ram_block1a_13.clk0_output_clock_enable = "none",
		ram_block1a_13.connectivity_checking = "OFF",
		ram_block1a_13.init_file = "../RAM/image.mif",
		ram_block1a_13.init_file_layout = "port_a",
		ram_block1a_13.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_13.mem_init0 = 2048'hFFFFFFFF7FFFFFF1FFFE3F1FF0040F00003E00000018000002780000007FFF81FFFFFC7FFFE7FFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFEFF800800000000000000FFFFFFFFFFFFFFFFFFFF9D3FE2000FC0001C000000000000006000220803FFE0CFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFDC000000000000000000FFFFFFFFFFFFFFFFFFFF89FEFFC00FF00008000022000006000000000803FFFEC7FFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFF80000000000000000000FFFFFFFFFFFFFFFFFE5FC7C4FFF19C08,
		ram_block1a_13.mem_init1 = 2048'hFFFFDBF8FFFFFFF38000180000000000FFFFFFFFFFFFFFF7FFF8FC01E6000060180E00000E80040036100080FFF9FC4790CFFFFFFFFFCFCFFFFFFFFFBFFFFFFFFF9E7FFFFFFFFFFFFFFFFAFFFFFE7FFFFFFFFFFCFFFEBC038000000000000000FFFFFFFFFFFFF8E3FFF8F800FF0002000004002807C000000EE00000DFF9F045FEDFFFFFFFFFEFE7FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFEFFF98C000000000000000000FFFFF3FDFFFFFCE1FFFC790470003C00000400100030000006F000006FFFF807FFFFF8FFFFEFFFFFFE3FF9DFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFCCE000C00000000000000,
		ram_block1a_13.mem_init2 = 2048'h7EF103F7EFFFF439FFFFFFFFFFFFFFFFFFFFFFFCFFFF601FC00FC08000000000FD9FFFFFFFFFFFFFFFFFE787F799F461CC0FBC000000002783F1007FFF0D3E39FFFFFFFFFFAEFFF7FFBFFFFFFFFFF981B63301FFFFFFEF1F9FFFFFFFFFFFFFFFFFFFFEFFFF803003B800800000000000FE1FFFFFFFFFFFFFFFFFFFE4FF02CE03FE13B20000000003C1C0060FFC003A3F7FFFFFFFF81BFFFFFFFFFFFFFDFFFFC1FE03CDFFFFFFFFEFDFFFFFFFFFFFFBFFFFFFFFFEF93EFFC20000000000000000FFFFFFFFFFFFFFFF81F87CCDF1000F21FFF2C4000180000001E02740FCFFF8FF07FF9FFF9C1EFFFFFFFFFFFFBFFFFFF9F7857DFFFFFFFFFFBFFFFFFFFFFFFFFF,
		ram_block1a_13.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFE0C030C040002040000003C007FFFFFFFFFFFFFFFFFFFFFFFF9FFFE00000000000000000FFFFFFFFFFFFFFFFDFFF91F91FFC0FFFE01E01C00F0027FFC3FE3CFC7C23BFFFFFFFFFF07FBFFFFFFFFFFFFFEEE000F0E0330060000000700FFFFFFFFFFFE7FFFFFFFFCFFFFFF1E20061800000000000FFFFFFFFFFFFFFFFCFFFF198FFFC61F8C80F00C0063803FF87BE06FE7C0FBFFFFFFFFFFDCEFFFFFFFFFFFFFFDC600063F0F3800007C000701FFFFFFFFFFFEFFFFFFFFFCFFFFFF1BF8003C00000000000FFDFFFFFFFFFFFFFCFFFE184EF9FF1C3D80E1080001F003F033F42FFFE0BFEFFFFFFFFFFFFEFFFFFFFFFFFFFBCFFE060,
		ram_block1a_13.operation_mode = "single_port",
		ram_block1a_13.port_a_address_width = 13,
		ram_block1a_13.port_a_byte_enable_mask_width = 1,
		ram_block1a_13.port_a_byte_size = 1,
		ram_block1a_13.port_a_data_out_clear = "none",
		ram_block1a_13.port_a_data_out_clock = "clock0",
		ram_block1a_13.port_a_data_width = 1,
		ram_block1a_13.port_a_first_address = 8192,
		ram_block1a_13.port_a_first_bit_number = 5,
		ram_block1a_13.port_a_last_address = 16383,
		ram_block1a_13.port_a_logical_ram_depth = 307200,
		ram_block1a_13.port_a_logical_ram_width = 8,
		ram_block1a_13.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_13.power_up_uninitialized = "false",
		ram_block1a_13.ram_block_type = "AUTO",
		ram_block1a_13.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_14
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_14portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[1]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_14.clk0_core_clock_enable = "ena0",
		ram_block1a_14.clk0_input_clock_enable = "none",
		ram_block1a_14.clk0_output_clock_enable = "none",
		ram_block1a_14.connectivity_checking = "OFF",
		ram_block1a_14.init_file = "../RAM/image.mif",
		ram_block1a_14.init_file_layout = "port_a",
		ram_block1a_14.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_14.mem_init0 = 2048'h000000008000000E0001C0E00FFBF0FFFFC1FFFFFFE7FFFFFD87FFFFFF80007E0000038000180000000007000000000000000000000000000000000000000000008000000001007FF7FFFFFFFFFFFFFF0000000000000000000062C01DFFF03FFFE3FFFFFFFFFFFFFF9FFFDDF7FC001F300030000000000000000000000000000000000000000000000000000000000000000000060023FFFFFFFFFFFFFFFFFF000000000000000000007601003FF00FFFF7FFFFDDFFFFF9FFFFFFFFF7FC000138000000100000000000000000000000000000000000000000000000000000000000000004007FFFFFFFFFFFFFFFFFFF000000000000000001A0383B000E63F7,
		ram_block1a_14.mem_init1 = 2048'h000024070000000C7FFFE7FFFFFFFFFF0000000000000008000703FE19FFFF9FE7F1FFFFF17FFBFFC9EFFF7F000603B86F3000000000303000000000400000000000000000000000000001000001800000000003000143FC7FFFFFFFFFFFFFFF000000000000071C000707FF00FFFDFFFFFBFFD7F83FFFFFF11FFFFF20060FBA012000000000101800000000000000000000000000000000000003800000000000000001000673FFFFFFFFFFFFFFFFFF00000C020000031E000386FB8FFFC3FFFFFBFFEFFFCFFFFFF90FFFFF900007F8000007000010000001C00620000000000000000000000000000000000000000000800000000331FFF3FFFFFFFFFFFFFF,
		ram_block1a_14.mem_init2 = 2048'h000000000000000000000000000000000000000300009FE03FF03F7FFFFFFFFF00000000000000000000187808660B9E33F043FFFFFFFFD87C0EFF8000FEC1C6000000000070000800400000000000000800000000000000000000000000000000000100007FCFFC47FF7FFFFFFFFFFF00000000000000000000001B00FD31FC01EC4DFFFFFFFFFC3E3FF9F003FFC5C08000000007E700000000000002000000000000000000000000000000000004000000000106C1003DFFFFFFFFFFFFFFFF00000000000000007E0783320EFFF0DE000D3BFFFE7FFFFFFE1FD8BF03000700F800600063E10000000000004000000000000000000000000000000000000000,
		ram_block1a_14.mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000060001FFFFFFFFFFFFFFFFF000000000000000020006E06E003F0001FE1FE3FF0FFD8003C01C30383DC40000000000F800000000000000000000000000000000000000000000000000018000000003000000E1DFFFE7FFFFFFFFFFF000000000000000030000E6700039E0737F0FF3FF9C7FC007841F90183F0400000000002310000000000000000000000000000000000000000000000000010000000003000000E407FFC3FFFFFFFFFFF000000000000000030001E7B10600E3C27F1EF7FFFE0FFC0FCC0BD0001F4010000000000007000000000000000000000,
		ram_block1a_14.operation_mode = "single_port",
		ram_block1a_14.port_a_address_width = 13,
		ram_block1a_14.port_a_byte_enable_mask_width = 1,
		ram_block1a_14.port_a_byte_size = 1,
		ram_block1a_14.port_a_data_out_clear = "none",
		ram_block1a_14.port_a_data_out_clock = "clock0",
		ram_block1a_14.port_a_data_width = 1,
		ram_block1a_14.port_a_first_address = 8192,
		ram_block1a_14.port_a_first_bit_number = 6,
		ram_block1a_14.port_a_last_address = 16383,
		ram_block1a_14.port_a_logical_ram_depth = 307200,
		ram_block1a_14.port_a_logical_ram_width = 8,
		ram_block1a_14.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_14.power_up_uninitialized = "false",
		ram_block1a_14.ram_block_type = "AUTO",
		ram_block1a_14.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_15
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_15portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[1]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_15.clk0_core_clock_enable = "ena0",
		ram_block1a_15.clk0_input_clock_enable = "none",
		ram_block1a_15.clk0_output_clock_enable = "none",
		ram_block1a_15.connectivity_checking = "OFF",
		ram_block1a_15.init_file = "../RAM/image.mif",
		ram_block1a_15.init_file_layout = "port_a",
		ram_block1a_15.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_15.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_15.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_15.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_15.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_15.operation_mode = "single_port",
		ram_block1a_15.port_a_address_width = 13,
		ram_block1a_15.port_a_byte_enable_mask_width = 1,
		ram_block1a_15.port_a_byte_size = 1,
		ram_block1a_15.port_a_data_out_clear = "none",
		ram_block1a_15.port_a_data_out_clock = "clock0",
		ram_block1a_15.port_a_data_width = 1,
		ram_block1a_15.port_a_first_address = 8192,
		ram_block1a_15.port_a_first_bit_number = 7,
		ram_block1a_15.port_a_last_address = 16383,
		ram_block1a_15.port_a_logical_ram_depth = 307200,
		ram_block1a_15.port_a_logical_ram_width = 8,
		ram_block1a_15.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_15.power_up_uninitialized = "false",
		ram_block1a_15.ram_block_type = "AUTO",
		ram_block1a_15.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_16
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_16portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[2]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_16.clk0_core_clock_enable = "ena0",
		ram_block1a_16.clk0_input_clock_enable = "none",
		ram_block1a_16.clk0_output_clock_enable = "none",
		ram_block1a_16.connectivity_checking = "OFF",
		ram_block1a_16.init_file = "../RAM/image.mif",
		ram_block1a_16.init_file_layout = "port_a",
		ram_block1a_16.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_16.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_16.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_16.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03E183FFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_16.mem_init3 = 2048'hFFF737FC00F8600F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF095FF07FFFFFF03FF8101F878FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81F807FE38300FFC390FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7C03C380006C4FFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_16.operation_mode = "single_port",
		ram_block1a_16.port_a_address_width = 13,
		ram_block1a_16.port_a_byte_enable_mask_width = 1,
		ram_block1a_16.port_a_byte_size = 1,
		ram_block1a_16.port_a_data_out_clear = "none",
		ram_block1a_16.port_a_data_out_clock = "clock0",
		ram_block1a_16.port_a_data_width = 1,
		ram_block1a_16.port_a_first_address = 16384,
		ram_block1a_16.port_a_first_bit_number = 0,
		ram_block1a_16.port_a_last_address = 24575,
		ram_block1a_16.port_a_logical_ram_depth = 307200,
		ram_block1a_16.port_a_logical_ram_width = 8,
		ram_block1a_16.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_16.power_up_uninitialized = "false",
		ram_block1a_16.ram_block_type = "AUTO",
		ram_block1a_16.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_17
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_17portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[2]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_17.clk0_core_clock_enable = "ena0",
		ram_block1a_17.clk0_input_clock_enable = "none",
		ram_block1a_17.clk0_output_clock_enable = "none",
		ram_block1a_17.connectivity_checking = "OFF",
		ram_block1a_17.init_file = "../RAM/image.mif",
		ram_block1a_17.init_file_layout = "port_a",
		ram_block1a_17.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_17.mem_init0 = 2048'h1B03B8A4B1B5905974370F98D2F1402316106412A3532BCE0260FA2D81E845D9891E14B9F944CABE137CA4F0C0E537D13899CADFC12B0AF7CEC3B4F823CDB33FF3051A555F267935DF23B35D9C54CE2E35CF5CB81DD9E06FCFF55F5637ED5BE7F20AF0D170A2183D5AD81E71282AE39ACD844FCEF5BB4D2D23F2453E5BA001780DBD7BF3E0A2C94BD3B1EF586C60DA115A3ECFF37565C9AC45B154723C884CB7C0E30F2DD61C7D8C293B87594CB6E131F09BD46F351968895BB00A86F2FB0F9D9540CE3DF8EEF115ECC4EFE5EA5676CB12206C8A2D3F3B285B730421DC64417E6BBBAFC03FE7127921751C62A8A67678ECC9053F72A53FFE6FB9AFE157EE4446,
		ram_block1a_17.mem_init1 = 2048'h2B444F3F27A822119BFB9891F9C8137BD429A2223D4393DBCD270ABDF98C4E6695135DE04ED6AAF268958F4E8CEBE6E52FF8AB3907044382149B8F3A424799E46DF4D34E6B6F58716533A9780FC9B10ED084E80FE24DCE5D6BF3330BBEC98FA5FD37F188FC603EC68EA4E766FC766A7DFA7D13466AE34F1FEED53B93C926CD464499893F365BF081819328ACBCFC6390A992F8C5A39E7C958A7D0C25FF0CF9647A03CDB4EF7272C61F6DBCE0A6D3C52B01EBA47FEE3DAA20A581E57F86259E35DD7E3D23E7AEB074DDED7EC21AB57CEA6FD821EA5B4AD35702F589612C143DF997EE89FA299B85F6573131046F22BB014BCE10FC5C2A3256C31F6833A151CC73,
		ram_block1a_17.mem_init2 = 2048'h4D3424681EE37A6E04C4292F4361BD29A4F14C2C5F5E58C56A8FE3A42CB1B9BC3D9021B369D7BC7C4AFB3F1B306A1BB49C732BF87CB9E0A01C83E31EA8452A9D9632C9BA9A0A5CD7F43C66112EBDF3EF21734E7720C7ECF225AD5F40867D35A75BEA1E8F28E7B4DEF3843E17473DBFBD739DFDA9889345ED09046113D02450F68DB5BFECECA2EC4C45789AE5481A4A130F20D6DF1A630A058A284D96087A5B2DC1C1BC1CEAC0812B8114E1F1CF553C38B56EB4F8FCD3F8B0A60123FFA481B7A059DA2B1B601416CA3D8812CC3B12E7BF0624AA321DB3333D5560E87300BAE8425CB89C4CCFFFFC89CA22515512AE1FB23BD3EF3EA867D7EA412C57E016FE3A05,
		ram_block1a_17.mem_init3 = 2048'hEE49426ED1C3B1155EB8CDB1150D855BF1C6FAF7FA66309FA76840DED1D03EC740C79DD5F3159E8060CB7EE6E7F3E1A19F09D7FD1B000EFA3508404FF7FB87A9F90ACF17A60670079562856A6BBCCD2D2025A24E0815116F64DF0480F93BF64EEAAAA8C4DE31EB4FDF4AB3FE1F944AAEA20AB3255B41A7EFD519159D4399E4855FF0A15A909AEE62F5B19E50429D43DAEC644BA393C5AB6F45E8B2F24BF3C14C0D7B110A624983512330D6C2A6F673D43EB01E0539DE2F36CBF258837EC18631918D96E509899E346723607BEBF6C5A5C1D5842F1DE8A9C073F6F455FF699BA69719F5DCE41BBDC7BC6A3F4F8B02D91C926BFB1FEBA7ABDAEA574EED87E7F669,
		ram_block1a_17.operation_mode = "single_port",
		ram_block1a_17.port_a_address_width = 13,
		ram_block1a_17.port_a_byte_enable_mask_width = 1,
		ram_block1a_17.port_a_byte_size = 1,
		ram_block1a_17.port_a_data_out_clear = "none",
		ram_block1a_17.port_a_data_out_clock = "clock0",
		ram_block1a_17.port_a_data_width = 1,
		ram_block1a_17.port_a_first_address = 16384,
		ram_block1a_17.port_a_first_bit_number = 1,
		ram_block1a_17.port_a_last_address = 24575,
		ram_block1a_17.port_a_logical_ram_depth = 307200,
		ram_block1a_17.port_a_logical_ram_width = 8,
		ram_block1a_17.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_17.power_up_uninitialized = "false",
		ram_block1a_17.ram_block_type = "AUTO",
		ram_block1a_17.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_18
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_18portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[2]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_18.clk0_core_clock_enable = "ena0",
		ram_block1a_18.clk0_input_clock_enable = "none",
		ram_block1a_18.clk0_output_clock_enable = "none",
		ram_block1a_18.connectivity_checking = "OFF",
		ram_block1a_18.init_file = "../RAM/image.mif",
		ram_block1a_18.init_file_layout = "port_a",
		ram_block1a_18.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_18.mem_init0 = 2048'hA0082B8B007BEFD8004B4F05BA0EBEE0DFE746FFC2FCA9D98415FF31F182FEE01803E8FB3B262185C3FF8570E61D485BF91C78FBC6B7510F85C3851AA6F3B33FDC02FFA8230BE444D01E842380FD307C5E49ACFEFC9EDE43E7124FCE2102CEC3F73CD69EF87018AA3C63161E7A05FFABEAAC43AF7D6AA498FBFFA0278CD86F8FF63F78F1FF1E3037F4F1305EDA9ED21CDB19CFAC7119D85152AE5194704648B93B173C67B1445838D8FF37D8728F2202FD1412A9A2DF61EDA7B2ED0600376F10951121B7F7C1DBE020D4D018F6606AABC5206701304F026C04B0AC729F9BC07FAB158FCE3F9E95804603609020E628070C939D63422B11764F93B00762B37BBD,
		ram_block1a_18.mem_init1 = 2048'h7D43B918C85686029FF728959CA3FECD5BF17F205DFC9317523FD2DE0063C45C773C8C2B9729F180057F3809F63AA81B282F2301D558204CE71B5ED75F741EF091F00B8E6007D8105E4D808D83F9F1FF51039BBC21C04E2CEFF7AC6EDF41ACC3B75FEF901CEEA3079902E0075848FAF97D3980C8D0ECCF9C12F4C06CFFA14AC24D39C4677ED0700FC60B1AD4DCBE638051871A742C620360169D353EC11CF9FF08019FB9E88A709697E20FC6CFFE85CACDD68C20125ADDC9CDA60503BB1CE1DE98DF85CB102830350E417FFFDB540012AE5D81C7E4AD50E17B17DC71353CC110607709F99F2762038F0C00B5713EBB1DB20D0FE07CC5F427043FB45866FD0B5A,
		ram_block1a_18.mem_init2 = 2048'h3A57C300177D018DDCFA281C007F8429A3CD89E71F2E06CCC4F44C831B30C0860C5A3620E0C24D2C61FCBD219890120056A639678C7F9DAC6D5AF915844C50F813015C033E6B90E843ED6FB5DB1F33DF310381081401ECFDCE33DE873DA3E7BF00DA189E4440E6C3077A0FA96C3B76BD87735A0859C803D5C29BE350EDF059096F06B17D1188D2E7BAC04EFE590710048FB077B000404BD787DB0C39A78418BC41C3C2E0E203FFFED3DBF016341FDFF76ADF706B1461EC8D0C7CBFB5EE17A605A9A077381C89210509B79B0FC44916C0F147A19BFC42FEBDCB91C07F0E881FBFD487328D7F8003704E21B18A2D54005203B3D4DEA803FFF6044FC01FE2FFFFFF,
		ram_block1a_18.mem_init3 = 2048'h6C0F2850F544BE768B7E93F05AC5BE1BEE854CC84BA7FCAFE1EFF40029DEF3241B9F87C188C8213DBED8FCBDB83D7FEFC9F194DDE503E0840F60FEE1F8981850F00D20E01E0E06D5FC866362888D587EF0EB2D3E7CC617075F753E806EF79FE8E162CC7B4F31F637DFCBC00C3D9BCBE78BF90B16C707181E9A58FF2522603AF2F9B4D21F7C27AD19E4030E30C702562220C85DAF623A5DFD61CBF1EE3A225BF7C899694E88A2E49042717E400F0E5FC308433D06E99E2DE6C3FE632420DFF80E97883835F7875DF1C4A69E75A20644D108194A10C9E7FECFF0034DABD460E276783CDAA141F7FFC459D02F6091DAD2851A8EB5272DF3A4C601A76A2A981FF3DF,
		ram_block1a_18.operation_mode = "single_port",
		ram_block1a_18.port_a_address_width = 13,
		ram_block1a_18.port_a_byte_enable_mask_width = 1,
		ram_block1a_18.port_a_byte_size = 1,
		ram_block1a_18.port_a_data_out_clear = "none",
		ram_block1a_18.port_a_data_out_clock = "clock0",
		ram_block1a_18.port_a_data_width = 1,
		ram_block1a_18.port_a_first_address = 16384,
		ram_block1a_18.port_a_first_bit_number = 2,
		ram_block1a_18.port_a_last_address = 24575,
		ram_block1a_18.port_a_logical_ram_depth = 307200,
		ram_block1a_18.port_a_logical_ram_width = 8,
		ram_block1a_18.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_18.power_up_uninitialized = "false",
		ram_block1a_18.ram_block_type = "AUTO",
		ram_block1a_18.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_19
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_19portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[2]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_19.clk0_core_clock_enable = "ena0",
		ram_block1a_19.clk0_input_clock_enable = "none",
		ram_block1a_19.clk0_output_clock_enable = "none",
		ram_block1a_19.connectivity_checking = "OFF",
		ram_block1a_19.init_file = "../RAM/image.mif",
		ram_block1a_19.init_file_layout = "port_a",
		ram_block1a_19.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_19.mem_init0 = 2048'h5BFCB7FFFFFFFFDBBFBF70FC27003EE0134758FF0F82D7B07809FF3E05810C006840000404F81FB7C3FF2470DF02CFDFF91C78F83FC0DFFFFFC3849ED1004CC02000001FFCFBE6042000F37E7FF67FBE0FB400BEEF9F3E43E076103EFE000EC3F0EE109EC04EE7B0A05D1E1F83800075A093BCE002F41CB3E3FFE02631079F8FF03F78F07FE1FFFFFFF1015E67012DE32406301F8EF9C000B8A1B2F7CFC04FFF9BF91467841FBE08F8FF38387FB82000FAAF738F98E09E727C3C16063EC0F0FFEAFFFFD80FFE0BF7E0C8C001018F968BF0206000FFF0FDEC00F031F220003F81140E703FC07F0E00F800E2F23F660F9F0C9DAD6441EEFF7E7F9FBFE2FFA87802,
		ram_block1a_19.mem_init1 = 2048'hFF4007F9FFC046006000D76E7163A1CF677C00DFE3C0A3EC1FC03AE0006FC37FF71FF3EFF80000C019FFC00CF7091186DBD793008F201FCFFBE4DCDF7FD0000FFE0C040E600027EFBD81B00000060E00D000047F3FC04E0C1C09DFF1FFC1B0FFC5D81E7FE3E1C3D4EFFF1FF8185CFAF0FFF99FCFDF10301C0CF4FC00FB214E0D8A7650007E400F8E7FFE0AFCCC819C6FFE7C04742001FFFFFE0204C000E306000800007FF7FA70A6741FFFFAFFF0FDF13AB9FDDFFDFEDFD3091FFAFF580EFFF55F3F85ECFFD1CF8430417E041D15002C0F9A01C000702FFF7BF41A7132039EEFFFFF09F800C0FFFFFF0000398EC144E2020C001FD3E7F0077803F264FFF6778D,
		ram_block1a_19.mem_init2 = 2048'h47EBFF000800FFF028FE280007807BD65FC3F61DE0FEE0C2AF043040F9CFFF641B1FFF3FC0518635FA00433D940933FFC4F9C58000F4FE538FE8FF1F2DB702440062C3FDFE0BA070000F950E3FFF33C0CEFFFF0008001300283FDE3803C01840FFC5E47FF7C040C77F80B0409CC7397DC8F633F7D09981FDAA60276C02F371FFE2F84B82008C7FB3FF300EFE4ABD9F0070AF887F980034180005F2DE5FFC1823BE3FFE00E20000004C1FF00803E00000DFC00DA9E7C08C83F383004816F7B9D7F65D00C7FC30C7FC0E404270037F18FFF0785FFF00023F19CFF8007D82080F002FCFB7CC0B803FBFB1DFF66E5FE8000DFC0FFC1EA8000001C38FC00001000000,
		ram_block1a_19.mem_init3 = 2048'h900AC2B7F2071FF0B479000FDFCA7F1BE04A8BFFC41803701FEFFC0032200C1BF3FF87C007FC3FFC00D801387FCFE00E3FFE724DF7C04301FF190101FFF82FDF0F301BFC89F5FF25FCB02F6A40F9800000FFA84778C41700BF74C07F9FFFFFE8E0EE527FC0CE01F83FCBF8000E602C0F7BF8030940FF5FFE601800A8C3FFE17F0FCCE19FC04055C01BEA01EAC7F987BDDF1CE1AF53E5FE01610BD010A7F9E1C7CFE800D6B5FC67AF427E0D3FFFFE7FC0C7FFE307E661D3F923FE781823207F8F6F8BC00C007F3FF23846018863F9BB25CF318B9FC1E004900FDC039DC46103F9FFE5A20131FC7D381B8031430B66267B0DC730F82FF320C6000785177CFFF3C0,
		ram_block1a_19.operation_mode = "single_port",
		ram_block1a_19.port_a_address_width = 13,
		ram_block1a_19.port_a_byte_enable_mask_width = 1,
		ram_block1a_19.port_a_byte_size = 1,
		ram_block1a_19.port_a_data_out_clear = "none",
		ram_block1a_19.port_a_data_out_clock = "clock0",
		ram_block1a_19.port_a_data_width = 1,
		ram_block1a_19.port_a_first_address = 16384,
		ram_block1a_19.port_a_first_bit_number = 3,
		ram_block1a_19.port_a_last_address = 24575,
		ram_block1a_19.port_a_logical_ram_depth = 307200,
		ram_block1a_19.port_a_logical_ram_width = 8,
		ram_block1a_19.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_19.power_up_uninitialized = "false",
		ram_block1a_19.ram_block_type = "AUTO",
		ram_block1a_19.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_20
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_20portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[2]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_20.clk0_core_clock_enable = "ena0",
		ram_block1a_20.clk0_input_clock_enable = "none",
		ram_block1a_20.clk0_output_clock_enable = "none",
		ram_block1a_20.connectivity_checking = "OFF",
		ram_block1a_20.init_file = "../RAM/image.mif",
		ram_block1a_20.init_file_layout = "port_a",
		ram_block1a_20.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_20.mem_init0 = 2048'h03F83FBFFFFFFFD8003F7FFC3FFFC11FECF8BF00B00100000001FF3FFA7FFFFFF77FFFFF3FFFFFAFC3FF2470C000302006E38707FFFFDFFFFFC384610E00000000000000001C1FFBFFFEF07FFFF07FBEDFFC18BEE79FFE43E0169FFE3FFFF13C09B1EF619F81004040411E1FFFFFFFFFEFBFFFEFFFFFFC2BE3FFE026000000700FC0870FFFFFFFFFFFF100A18000000000000000000639FFFF5FF0F7FFC04FDF5BFF0867881FFE08F8FF3FF87FBFDFFF07D0EC707F000000000000063FFFFFFFFFFFFFFFFFFFF877E0C0C000000001740FDF9FFFFFFFFFEC00F0420DC0000000000000000001FFFFFFFFE0F23FE60F9F0C9F8D684073FF7E7F9FBFE17FA387FF,
		ram_block1a_20.mem_init1 = 2048'hFF400006003FF9FFFFFE7FFFF1E3BFCF7F01FFFFFFC043FC1FFFFAFFFF903F8008E00010000000C001FFFFF30DEC000004387CFFF8FFFFCFFFFFD8DF2FC800000003FFF19FFFFFFFFC01800000000000D0000000C03FB1F3FFFFFFFFFFC1BCFFFC9FFFFFFFE0C3C48FFFFFFFE7BF0509000660302000001C00F4FFFF03D4B18030CFDFFF81DFFF8E7FFE0CFCCC8000000003FF8BDFFFFFFFFE000400000000000800000000058F79F7FFFFFEFFF0FDF9E0F3FDFFFFFE1FC031FFFFFFE7FF000DE0007A100000000400417FFFE7EFFFC1F067FE3E7FFFFFFF7BF58871300060000003F607FFFFFFFFFF00004200000000020C000020180FF8FFFFF07CFFF07FF9,
		ram_block1a_20.mem_init2 = 2048'h800000FFFFFFFFFFE0FE280000000000FFC000020001FF3EEFFBFFFFF9FFFFE42F1FCC3FD050003DFBFFFF3E77F91C003B00060000F9FD7FF3F700E011F95FFC0003C00001F47F9FFFF5FDFFFFFF33C0000000FFFFFFFFFFE03FDE0000000000FFC00300083FFF3E7FFFBFFFFCFF3FFDAFF7F3FFC02801FD8BFFE77FE10F4E001F000600008D7EFFFFFFF101B7BE1F000040000067FFFFBFFFFDF89E7FFC1820000001FF1DFFFFFFC01FF00000000000FFC003160839B37FFFFF3FFFF6F7BFC79FCFFFFFFC0007FC0FFFC27FFF80FF000F80000000023F59CFFFFF83FDA80F0000504833FC7FFFFFFFFFF06EDFE00000000003E157FFFFFFC00FC00000000000,
		ram_block1a_20.mem_init3 = 2048'h0008C9CB0F079FF0828FFFFFDFCFFF1BE03133003FFFFFFFFFEFFC001C000000F3FF87C00003C003FF27FF3FFFFFFFEFFFFFF04DC7007FFFFF19FFFE0007F0E000C003FCAFFDFFFA024AEF6A30FA600000FF8A7A8E07A700018FF9FFFFFFFFE8E011E1803FFFFFFFFFCBF80018001070FBF803004000E001FFE7FF9BC3FFFFFFFF80FA1FC0001DFFFFABFFFB3807F82000FA81AF43E7FFFE9EF4217E57F801C7CFF81BC670001840BD83F1FFFFFE7FC0000000F81FFFFFFFE3FE78002C000070FF8800020000E00FFFF9FFFFE3FFFFE5AF563EDFC1E0009FFFDFFF9E3B9F3C000003C200ADF5FDFFE7FFC083AAFC3D7FFF93B000100CDF39FFFFFFFFFCFFF3C0,
		ram_block1a_20.operation_mode = "single_port",
		ram_block1a_20.port_a_address_width = 13,
		ram_block1a_20.port_a_byte_enable_mask_width = 1,
		ram_block1a_20.port_a_byte_size = 1,
		ram_block1a_20.port_a_data_out_clear = "none",
		ram_block1a_20.port_a_data_out_clock = "clock0",
		ram_block1a_20.port_a_data_width = 1,
		ram_block1a_20.port_a_first_address = 16384,
		ram_block1a_20.port_a_first_bit_number = 4,
		ram_block1a_20.port_a_last_address = 24575,
		ram_block1a_20.port_a_logical_ram_depth = 307200,
		ram_block1a_20.port_a_logical_ram_width = 8,
		ram_block1a_20.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_20.power_up_uninitialized = "false",
		ram_block1a_20.ram_block_type = "AUTO",
		ram_block1a_20.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_21
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_21portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[2]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_21.clk0_core_clock_enable = "ena0",
		ram_block1a_21.clk0_input_clock_enable = "none",
		ram_block1a_21.clk0_output_clock_enable = "none",
		ram_block1a_21.connectivity_checking = "OFF",
		ram_block1a_21.init_file = "../RAM/image.mif",
		ram_block1a_21.init_file_layout = "port_a",
		ram_block1a_21.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_21.mem_init0 = 2048'h03F83FBFFFFFFFD8003F7FFC3FFFFFFFFFFFFFFFBFFFFFFFFFFE00C00300000000800000C00000583C00DB8F3FFFFFFFFFFFFFFFFFFFDFFFFFC3840000000000FFFFFFFFFFFFFFFFFFFEF07FFFF07FBE1FFC00BEE79FFE43E0161FFE3FFFFFFFF9BFFFFF9FFFFFFFFFBEE1E00100000010400010000003DC1C001FD9FFFFFFFFFFFFFFFFFFFFFFFFFFF1000000000000FFFFFFFFFFFFF9FFFFFFF0F7FFC04F9F1BFF0067801FFE08F8FF3FF87FBFFFFFFF9FFFFFFFFFFFFFFFFFFFF9C180000000000000000007881F3F3FFFFFFFFFFFFFFFFFFFFFFFFFEC00F0000000000000FFFFFFFFFFFFFFFFFFFFE0F23FE60F9F0C9F8D604003FF7E7F9FBFE07FA3FFFF,
		ram_block1a_21.mem_init1 = 2048'h00BFFFFFFFFFFFFFFFFE7FFFF1E3BFCF7F01FFFFFFC003FC1FFFFAFFFFFFFFFFFFFFFFFFFFFFFF3FFE00000000100000000000000000003000002720F03FFFFFFFFFFFFFFFFFFFFFFC018000000000002FFFFFFFFFFFFFFFFFFFFFFFFFC1BCFFFC1FFFFFFFE003C48FFFFFFFFFFFFFF9FFFFFFFFFFFFFFE3FF0B0000040E000000002000002000718001F703337FFFFFFFFFFFFFFFFFFFFFFE00040000000000F7FFFFFFFFFFFFFFF7FFFFFEFFF0FDF9E0F3FDFFFFFE1FC001FFFFFFFFFFFFFDFFFFFFFFFFFFFFFBFFBE8000020200000000000180000000840BF78ECFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FDF3FFFFFFFFFFFFFFFFF07CFFF07FF9,
		ram_block1a_21.mem_init2 = 2048'hFFFFFFFFFFFFFFFFE0FE280000000000003FFFFFFFFFFFFEEFFFFFFFF9FFFFE40F1FD83FC050003DFBFFFF3FF7F91FFFFFFFFFFFFF0503800000000007FC1E7C0003C00000000060000202000000CC3FFFFFFFFFFFFFFFFFE03FDE0000000000003FFFFFFFFFFFFE7FFFBFFFFCFF3FFD8FF7F3FFC00801FD8BFFE77FE1FF4FFFFFFFFFFFFF7381C000000000003E1F000000000000000060000207618003E7DFFFFFFFFFFFFFFFFFC01FF00000000000003FFFFFFFF9BFFFFFFF3FFFF6F7BFC79FC1FFFFFC0007FC0FFFC27FFFFFFFFFFFFFFFFFFFFDC0E63000000000480F00002000000000000000000FF1E01FFFFFFFFFFFFFFFFFFFFFC00FC00000000000,
		ram_block1a_21.mem_init3 = 2048'h0008CA03FF079FF081000000203000E41FFF39FFFFFFFFFFFFEFFC00000000000C00783FFFFFFFFFFFFFFF3FFFFFFFEFFFFFF04DC7007FFFFF19FFFFFFFFFFFFFFFFFC037002000000020F6A00F8000000FC317EFE07870000080600000000171FFFFFFFFFFFFFFFFFCBF800000000000407FCFFBFFFFFFFFFFFFF83C3FFFFFFFF80F81FC0001DFFFF8BFFFBFFFFFFBFFFF8FE50BC1800000000007E07F801C7CFF7A3C6F0000000000C0E000001803FFFFFFFFFFFFFFFFFE3FE7800200000000077FFFFFFFFFFFFFFFFFFFFE3FFFFE58F10011FC1E0009FFFDFFF9FFFFF3FFFFFFFFDFFDE0E02000000000387FC3C7FFF93B000000000000000000003000C3F,
		ram_block1a_21.operation_mode = "single_port",
		ram_block1a_21.port_a_address_width = 13,
		ram_block1a_21.port_a_byte_enable_mask_width = 1,
		ram_block1a_21.port_a_byte_size = 1,
		ram_block1a_21.port_a_data_out_clear = "none",
		ram_block1a_21.port_a_data_out_clock = "clock0",
		ram_block1a_21.port_a_data_width = 1,
		ram_block1a_21.port_a_first_address = 16384,
		ram_block1a_21.port_a_first_bit_number = 5,
		ram_block1a_21.port_a_last_address = 24575,
		ram_block1a_21.port_a_logical_ram_depth = 307200,
		ram_block1a_21.port_a_logical_ram_width = 8,
		ram_block1a_21.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_21.power_up_uninitialized = "false",
		ram_block1a_21.ram_block_type = "AUTO",
		ram_block1a_21.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_22
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_22portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[2]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_22.clk0_core_clock_enable = "ena0",
		ram_block1a_22.clk0_input_clock_enable = "none",
		ram_block1a_22.clk0_output_clock_enable = "none",
		ram_block1a_22.connectivity_checking = "OFF",
		ram_block1a_22.init_file = "../RAM/image.mif",
		ram_block1a_22.init_file_layout = "port_a",
		ram_block1a_22.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_22.mem_init0 = 2048'hFC07C04000000027FFC08003C000000000000000400000000000000000000000000000000000000000000000000000000000000000002000003C7BFFFFFFFFFF000000000000000000010F80000F8041E003FF41186001BC1FE9E001C000000006400000600000000000000000000000000000000000000000000000000000000000000000000000000EFFFFFFFFFFFF000000000000060000000F08003FB060E400FF987FE001F70700C0078040000000600000000000000000000000000000000000000000000000000000000000000000000000000013FF0FFFFFFFFFFFFF000000000000000000001F0DC019F060F360729FBFFC00818060401F805C0000,
		ram_block1a_22.mem_init1 = 2048'h0000000000000000000180000E1C403080FE0000003FFC03E0000500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FE7FFFFFFFFFFF000000000000000000000000003E430003E00000001FFC3B70000000000000060000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFBFFFFFFFFFF000000000000000008000001000F02061F0C02000001E03FFE000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF000000000000000000000F83000F8006,
		ram_block1a_22.mem_init2 = 2048'h00000000000000001F01D7FFFFFFFFFF0000000000000001100000000600001BF0E03FC03FAFFFC2040000C00806E00000000000000200000000000001FC1E7C0003C00000000000000000000000000000000000000000001FC021FFFFFFFFFF0000000000000001800040000300C00270080C003FF7FE02740018801E00B000000000000000000000000000003E1F000000000000000000000000000000000000000000000000003FE00FFFFFFFFFFF00000000000640000000C00009084038603E000003FFF803F0003D800000000000000000000000000000000000080F000000000000000000000000000000000000000000000000003FF03FFFFFFFFFFF,
		ram_block1a_22.mem_init3 = 2048'h0008C803FF079FF080000000000000000000C60000000000001003FFFFFFFFFF0000000000000000000000C00000001000000FB238FF800000E6000000000000000000000000000000020F6A00F8000000FC407EFE07870000000000000000000000000000000000003407FFFFFFFFFF00000000000000000000007C3C000000007F07E03FFFE200007400040000004000070000000000000000007E07F801C7CFF043C6F0000000000000000000000000000000000000001C0187FFDFFFFFFF0000000000000000000000001C00001A70EFFFE03E1FFF60002000600000C00000000000000000000000000383FC3C7FFF93B000000000000000000000000000,
		ram_block1a_22.operation_mode = "single_port",
		ram_block1a_22.port_a_address_width = 13,
		ram_block1a_22.port_a_byte_enable_mask_width = 1,
		ram_block1a_22.port_a_byte_size = 1,
		ram_block1a_22.port_a_data_out_clear = "none",
		ram_block1a_22.port_a_data_out_clock = "clock0",
		ram_block1a_22.port_a_data_width = 1,
		ram_block1a_22.port_a_first_address = 16384,
		ram_block1a_22.port_a_first_bit_number = 6,
		ram_block1a_22.port_a_last_address = 24575,
		ram_block1a_22.port_a_logical_ram_depth = 307200,
		ram_block1a_22.port_a_logical_ram_width = 8,
		ram_block1a_22.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_22.power_up_uninitialized = "false",
		ram_block1a_22.ram_block_type = "AUTO",
		ram_block1a_22.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_23
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_23portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[2]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_23.clk0_core_clock_enable = "ena0",
		ram_block1a_23.clk0_input_clock_enable = "none",
		ram_block1a_23.clk0_output_clock_enable = "none",
		ram_block1a_23.connectivity_checking = "OFF",
		ram_block1a_23.init_file = "../RAM/image.mif",
		ram_block1a_23.init_file_layout = "port_a",
		ram_block1a_23.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_23.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_23.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_23.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03E183FFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_23.mem_init3 = 2048'hFFF737FC00F8600F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF095FF07FFFFFF03FF8101F878FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81F807FE38300FFC390FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7C03C380006C4FFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_23.operation_mode = "single_port",
		ram_block1a_23.port_a_address_width = 13,
		ram_block1a_23.port_a_byte_enable_mask_width = 1,
		ram_block1a_23.port_a_byte_size = 1,
		ram_block1a_23.port_a_data_out_clear = "none",
		ram_block1a_23.port_a_data_out_clock = "clock0",
		ram_block1a_23.port_a_data_width = 1,
		ram_block1a_23.port_a_first_address = 16384,
		ram_block1a_23.port_a_first_bit_number = 7,
		ram_block1a_23.port_a_last_address = 24575,
		ram_block1a_23.port_a_logical_ram_depth = 307200,
		ram_block1a_23.port_a_logical_ram_width = 8,
		ram_block1a_23.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_23.power_up_uninitialized = "false",
		ram_block1a_23.ram_block_type = "AUTO",
		ram_block1a_23.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_24
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_24portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[3]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_24.clk0_core_clock_enable = "ena0",
		ram_block1a_24.clk0_input_clock_enable = "none",
		ram_block1a_24.clk0_output_clock_enable = "none",
		ram_block1a_24.connectivity_checking = "OFF",
		ram_block1a_24.init_file = "../RAM/image.mif",
		ram_block1a_24.init_file_layout = "port_a",
		ram_block1a_24.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_24.mem_init0 = 2048'hFFFFFFFFFFFFCFE7FFFFFFFFFFFFFFFFFFFFFFBFEF801FFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FCFDFFFFFFFFFFFFFFFFFB7FE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFED833FFFFFFFFFFFFFFFF82FFC03E65EF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE09DFFFFFFFFFFF,
		ram_block1a_24.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF023FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFE3FF907167FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_24.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_24.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE67FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFEC000040FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_24.operation_mode = "single_port",
		ram_block1a_24.port_a_address_width = 13,
		ram_block1a_24.port_a_byte_enable_mask_width = 1,
		ram_block1a_24.port_a_byte_size = 1,
		ram_block1a_24.port_a_data_out_clear = "none",
		ram_block1a_24.port_a_data_out_clock = "clock0",
		ram_block1a_24.port_a_data_width = 1,
		ram_block1a_24.port_a_first_address = 24576,
		ram_block1a_24.port_a_first_bit_number = 0,
		ram_block1a_24.port_a_last_address = 32767,
		ram_block1a_24.port_a_logical_ram_depth = 307200,
		ram_block1a_24.port_a_logical_ram_width = 8,
		ram_block1a_24.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_24.power_up_uninitialized = "false",
		ram_block1a_24.ram_block_type = "AUTO",
		ram_block1a_24.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_25
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_25portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[3]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_25.clk0_core_clock_enable = "ena0",
		ram_block1a_25.clk0_input_clock_enable = "none",
		ram_block1a_25.clk0_output_clock_enable = "none",
		ram_block1a_25.connectivity_checking = "OFF",
		ram_block1a_25.init_file = "../RAM/image.mif",
		ram_block1a_25.init_file_layout = "port_a",
		ram_block1a_25.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_25.mem_init0 = 2048'h4222963B3D8DB291E0EF879927568691E8AA0D3D8077C1AC40F0A82C3BB99901D74F36C7EEDA69BCE6BE76B0E00FD17002EFE38B7EF27470E1BCCB604BBBFC60358312B1393D04578595E3802DD23B97220D81F62F586ED067DA8FA923B10CF188CE9C31C0900C1BE2660D9251B01A5B4A677530098FC174C581418B6EBB77E85CF8D7EC02BD980F35A1296A1364B556675F1785FAC3472ADCBF15DA2624D7ADCBED2F0CE9E0AB1326451612D6EA0A5A395E4DAA14051B9BAD70804EBA3C4AA3C0B681603F0B48A6723004D88E7AD92F0EFC41DF9DBB102B1261C20049B35FD33119164168F1852217D47C93B09126366094B5CA9F98102841D3E2464ECF5C9B,
		ram_block1a_25.mem_init1 = 2048'h397E2073A0E89ABEA766843085B521A188626BBFA71467494C8A8F6E83C88C56C62E3507D9F609479ABCB23A5BBD171191840C9A841D0411D181276FFD91EBB24C541EBE87A6D0AE051E1C2BAC60D2CCBA86790EA4C0E99CB6899C90D7999E15748F26F225F15D9A034BD859E87C856B2EF3482EE2F7C1948A6EDF3D77757A3CB5F6FA9FBF7D6BF8704440A4AF369E3C095C2ADA1C6296F2E1372DF51B501DDC055E9D8F9145FF6856EC45438260D5A1107CC050746E7BEF26A47F38DC5F85112330288C91E88E110751504126C9ED84E3AD93EBB51423B866EFBE81B7DC771D8375B060E6F0E66D8DDB95D8C4190A6E8FFB23E2200A120B81B56DDCB39694D8,
		ram_block1a_25.mem_init2 = 2048'h3FEC67A26ED604EE4C8C0444B66679BE12EF9F82A3993825B7134A3E1BF477A3DEE186164B9222615FA2FDEED998C078818E2045EC9773AC93315B5D7FBDADB1DDB913E3CECAF1239C3003D83E0EB9D4F8B6244EF09C995788E5721A6F249128AEF9AF2A012DD999D6EB59E92AB03DC6DE0AE87F00EABFBFD30FB6DAD1E0EF359B750ADE16B985A776024A4EFD820D9AF86EE18CA3AF24DD35CC40A3AE7F438D742119B860D9CA34F2B077BCABCCFF6C046FDFB4BF3865925F2782E887FE20A57FEA076FB39C4B0875F6669287F1525EB04B822470FFC512C93E622ED732051D380B2A4C7783E97221AF061725186504D4CDC8048E764488D5E6D38A5C62E2E4,
		ram_block1a_25.mem_init3 = 2048'h1066133DD1F76F014A439FF7FC3B81684AE17806736190A99C68AF1423CC1C255F81FD1107725D9E06725DBE8264180CC77AE41A0F063A13926723747F85DA3E046B8F2DBF3DDEBF69768D6FD9C450BEA2ED3209063D168323923F7667B731BC23E23AB8A1C863735C68A0EDEC546F9950C5D92CB0B74DA056D05FE5975916BE6EF72031B1D4D09936D5DA01714B2B294BDDF8E0CB642452A6DCBDF02DE743FE35EFD510C197C18DBF5A44A3B67D330FAE595B900982FC8CBF36FF21C42825C1FD4EE911A990BA42E3A6414EE0EB4F4C9620F52909225FA3AFCEC99C0BC7376EC9578A474781F88F1382773ED26314914591A93976FA794260CA8F63E1AF2FF8,
		ram_block1a_25.operation_mode = "single_port",
		ram_block1a_25.port_a_address_width = 13,
		ram_block1a_25.port_a_byte_enable_mask_width = 1,
		ram_block1a_25.port_a_byte_size = 1,
		ram_block1a_25.port_a_data_out_clear = "none",
		ram_block1a_25.port_a_data_out_clock = "clock0",
		ram_block1a_25.port_a_data_width = 1,
		ram_block1a_25.port_a_first_address = 24576,
		ram_block1a_25.port_a_first_bit_number = 1,
		ram_block1a_25.port_a_last_address = 32767,
		ram_block1a_25.port_a_logical_ram_depth = 307200,
		ram_block1a_25.port_a_logical_ram_width = 8,
		ram_block1a_25.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_25.power_up_uninitialized = "false",
		ram_block1a_25.ram_block_type = "AUTO",
		ram_block1a_25.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_26
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_26portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[3]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_26.clk0_core_clock_enable = "ena0",
		ram_block1a_26.clk0_input_clock_enable = "none",
		ram_block1a_26.clk0_output_clock_enable = "none",
		ram_block1a_26.connectivity_checking = "OFF",
		ram_block1a_26.init_file = "../RAM/image.mif",
		ram_block1a_26.init_file_layout = "port_a",
		ram_block1a_26.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_26.mem_init0 = 2048'h01018013F3F006BA41DDB43F67FEEF6DA3A19563B7B16053440E108BDFFF831FD0DFEBFCEC0777BFE0073BB0B0378FE2C56C3B640879906266D5E8F7583F571A32BED77B7E30F34474B5627B059CCE46DDFE52586CF1D3000B224D99580D101D3EEDC4A8F0E400212E1C5E7EB3330E15C3E7C48E805E037F323F7F8528780E2FC735DFDF3731C832FFE1C10238E980502244914622EDFBDA291399FBD6361499FFF3426BB216FBC3310618E86026E51DF19C698BB2819A9002FF3FBEB6CF1FBDDB87B2C08EBD378F91FFFB869FFC321FE736C7C1CBC4AFDFCD78CBC08351D7B6FA921FA2B8E0FBC1939B2313AF4442D170A17D9E7BF8151EE8F32C319F6D83D8,
		ram_block1a_26.mem_init1 = 2048'h01681C88457F5FC3A8F3FFC2E3C45FB8E2E01FE1AB56DDB95DE3F9F336AFB07AC5E32A0FDEA3D956AB568DA11A6D0B9A0EFF9034D66103FFC1303F70FFCFFE4D5E2F19A17E86C54B39F3238F845D9F134D67C4E86CC3240359AD2B7BE851DE9678A57E28CACE9537D20C37EAE7BFF9F18BCC303D7F2044CCBBFE54963FA9306D5DBF804E3BD0F3B8F0F13FBBCFE9FFDF132619D4BD138AE45FD813995B5C0530DF677AB03F41B016F9EC86C198B1950B93D8F1B850A19AD5F08AB0A74023F1EBBBEFF2155CC38CDE68C90DD00577123DF8758C4632B633F860F3719F27C03FC27CC208EB42D3107200887397C41E5D5C535642EBCEA91C04B989B2601AA29C34,
		ram_block1a_26.mem_init2 = 2048'h472A707CFFEFC163EA8C7177062B00570A62B5A0008D0FF70B60BA05DDC7845F8C9EED2D696DABE0D574390F9DFEE20910806D41EC4A0E09B673492670C7E6AEA5B88C407FC4CEDD603C0BE2BE3F06224C3AE1DCFF9759CD76FDEB99912311261B2D924C91A746F1E110312FE901C0F3E6F3CFAEF3247783175A10A39BB9013F8FE13FBFF8EC4252689614A1FA0B2AF527CA9EAF27A5CB0309FD28C13E3E9E791C01438AEF17AE19040890E3DA73FE67F47CDC8F085894E155F87ECA03E3DF06872A8FA81368384791C1139284E1447E6FDC3399C3C53025F2561DC190EDA6FE67B72377A7B4B60D19EE1E60BB3F9EFF1C9E40617EEF7D6FA7FD180E7C310F63,
		ram_block1a_26.mem_init3 = 2048'h6011F01EA3E0D6E846818ECDBF3BB9073DE06F9D450694F7B6A5DEC8153BE4428D8D0095E32129DE39CF2E03CBE421F6BBEE3950E7C43BF7CFC3A38DEA18425B0E2479A394DDAF042B39E0783FFD0FBE71DFF01ABD52E55C1CF9C06FAFF7A18308B84914C280142CA67ADC9AE4322E5A8E3E63FF35C01C8019F03C83602D9DEF6C1283F796E8181C656C5976236F48E678C0A7DF45087CEAEFAD1A166C503CFE2CEFC6FF1C1839DE3F4C1FAF3E7D801E0931036CF750D95FFF5EFF80CD28652193A08ED9783D009054B0B5EF7F130802D70098041D721E441DBFC44505CFA368B78876D8CBF81938F684B51AD0FABB8C303016F57FFB862900C8BF0F7DBF001D,
		ram_block1a_26.operation_mode = "single_port",
		ram_block1a_26.port_a_address_width = 13,
		ram_block1a_26.port_a_byte_enable_mask_width = 1,
		ram_block1a_26.port_a_byte_size = 1,
		ram_block1a_26.port_a_data_out_clear = "none",
		ram_block1a_26.port_a_data_out_clock = "clock0",
		ram_block1a_26.port_a_data_width = 1,
		ram_block1a_26.port_a_first_address = 24576,
		ram_block1a_26.port_a_first_bit_number = 2,
		ram_block1a_26.port_a_last_address = 32767,
		ram_block1a_26.port_a_logical_ram_depth = 307200,
		ram_block1a_26.port_a_logical_ram_width = 8,
		ram_block1a_26.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_26.power_up_uninitialized = "false",
		ram_block1a_26.ram_block_type = "AUTO",
		ram_block1a_26.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_27
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_27portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[3]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_27.clk0_core_clock_enable = "ena0",
		ram_block1a_27.clk0_input_clock_enable = "none",
		ram_block1a_27.clk0_output_clock_enable = "none",
		ram_block1a_27.connectivity_checking = "OFF",
		ram_block1a_27.init_file = "../RAM/image.mif",
		ram_block1a_27.init_file_layout = "port_a",
		ram_block1a_27.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_27.mem_init0 = 2048'h83021DF2100235198172F1FEE7E1EFFD0BBFFA5E3C6FE000E701008800007F0FD0201DE8ED9CC0401FFF3FB08007801CC7EFFB1F865FF07EE0F4080747C0E3FB1349918AC13E004404451BFB041FF8C10009DA7F900A1C6003C23E66BBF6FF9D87100CAE759000C601FC2001AACCFE1FC4183C3E81F000800FFF7F8110000010C7FFDFC34E3E783EF0E031021FEE66AE3DAF9047EDEE000A5FA761FBA607EC8E00017D39FC09C1E127CD0F079FA49EDE0E007D0440419A5686FC0001DFF0FFBFCC7830FF804100700FFFFF80B4000C00E7FFC7C0A7FFBFFFC07833007FF2220EFC6FF143DFE100076EE0C0138FC47C1F8F407DF6BC0FEE3B9136200250312027,
		ram_block1a_27.mem_init1 = 2048'h807FE7FC3E000F204FDBFFC6FFFB8040EDBF10020C81DD3942038600090F807EFFE33FFF773F925E84A4467F1A3AFCE7FF80BFF0A60100003E7F877FFFC00000B2071853FE79BDD301F008704320440100F8E7E0133EA3A01FA12BFFFFDFE1A87B1A01F4C3BC2B2FFE0F0008E03FB1FE1BFFFFC00B00645C4201486FFF46FFFDFD807FC03A207C070F29FFBF8FE00000FF07F830BCFDF8E7C1F018611CA3FACF8080FDC400BEC000DFD007FF80FF9ABA17DF23FF5037FA6F416F70A7C03F81FC5B3FFFDCF2EE0E9800615DD80460FFD9F8027FE430099C079F13FF9F47C0003CFFC3F81B81DE707F82E80067C3E3E0FF8091C3DC11F7E0005F813FFE0F3D9BFC,
		ram_block1a_27.mem_init2 = 2048'h00EF8FE0FFC03E1C150DFE3C7FC30314F21E398000110016BAFFFBF4363407E02B00DB3309005DA7CAD7CDCD3E01058A38806141F883D9CEEEF333FC700403523DD8003FFFC0D000FFC3FBFE3E01001B03FD1FC0FFBC263D7F7D5B9800C0AE26F37DDC3882584101FCFFF7D015F200F4090DD023BFE01860DF65EF7B6A00043FB7E233FFB23E69235A61ED0FF808D1037FA9006FA7889000FE0358FF3E01000613E03F84EF1011F90639D0800180D860043CDE7803870B009BFFF8F6FF9C0007F0D5902A0CF009806EE0BF6D7B01407E3FC033FE48F3076BB0E0472F900C5983FF80DCA787983000FE115E7FBF0000002383E01E7E1883E587FC787183CCE461,
		ram_block1a_27.mem_init3 = 2048'hFE7FF0007FFFEFF0410FF1FC3F3B8100A01FEC7C74FF6E801D2318F5EDFBF0014B8102940CC0F9E1C034C1FC01E43E050592E7281FDFC7F7E63DD8EF61F918771E407B21901BC5EC2307FFD001FC0041FEFFF0046C1FF7A00309FF7E2FF781805C7FFCF0FE7FF6101986FCC2F9F3EB19860003FC48001C3FE00FE2FE00021E01902481E78FFFE7EFC4F53493FF8990C38700CA004708D10AC97320012C400001BD2FC0006C1FF9C040BFFF8F3E7D80003CFEDCE0FF3F3E3000FEFEDCB423E440A01FF3DA0062001FF74EFDF0203C8FE1380F4FCC92CDE1EF37ECBDBF4E3A449700002EA0CB798AD30E78BB0791029773F1100002FFFBC01CFF377F0F7DBF0016,
		ram_block1a_27.operation_mode = "single_port",
		ram_block1a_27.port_a_address_width = 13,
		ram_block1a_27.port_a_byte_enable_mask_width = 1,
		ram_block1a_27.port_a_byte_size = 1,
		ram_block1a_27.port_a_data_out_clear = "none",
		ram_block1a_27.port_a_data_out_clock = "clock0",
		ram_block1a_27.port_a_data_width = 1,
		ram_block1a_27.port_a_first_address = 24576,
		ram_block1a_27.port_a_first_bit_number = 3,
		ram_block1a_27.port_a_last_address = 32767,
		ram_block1a_27.port_a_logical_ram_depth = 307200,
		ram_block1a_27.port_a_logical_ram_width = 8,
		ram_block1a_27.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_27.power_up_uninitialized = "false",
		ram_block1a_27.ram_block_type = "AUTO",
		ram_block1a_27.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_28
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_28portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[3]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_28.clk0_core_clock_enable = "ena0",
		ram_block1a_28.clk0_input_clock_enable = "none",
		ram_block1a_28.clk0_output_clock_enable = "none",
		ram_block1a_28.connectivity_checking = "OFF",
		ram_block1a_28.init_file = "../RAM/image.mif",
		ram_block1a_28.init_file_layout = "port_a",
		ram_block1a_28.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_28.mem_init0 = 2048'h0003A1F3EFFC301800810E0018001003DC4000585A5FE0000700FF77FFFFFF0FD000001F137FFFFFFFFF3FB080078000C7EFFB0001A00F811F3BF7F8BFFFFFF82FD79183FF3FFFBBFBFAFC04FBE007380009D47FFFFFE078030200000400006278000480BE700000C003FFFFBBFFFE1FC00003C17F7FFFFFFFFF7F8100000000C7FFDFC081C007C10F1FFEFDFFEFFCFE3FE79047EFEFFFF5FFB8FE0479F802F000017CA6FFF3FE8127CC0000E071002000007D61BFC19A108103FFFF9FFFFFBFC0004D007FFEFFFFFFFFFF8088000000E7FFC7C0400040003F87FCFFFFF3FFFEFFFFF083CFE1FFFF3EFFFFEC703B816000007DF25FFDFE2001F7A0002000C000,
		ram_block1a_28.mem_init1 = 2048'hFF7FE7FFFFFFFFBFF03C003900000000E7BFBFFC700E21C6BFFC7FFFFFF07F81001CC0008BE01CAE40438000E5DFFFFFFF80400F79FEFFFFFFFF877FFFC00000FE07180C7E00023CFE0FEFFFFF3FC7FF7FFFE7EFFFFEDFBFE06ED40000200040759FFFFF3C3C05C001F0FFF71FC07E00440000039A648BDCC480800000F3FFFDFD80003FC5FFFFFFFFE1FFBF8FE00000FF07F80F3C0007183E0FE7FEE7FFFFFFFFFFFF87FFFC7FFFE03FF8007F00604412DFFFFFAFC7FD8080118F583FC07E0304C0001D166F8E9800008227FBFFFFC1F8000027CFFF5FFFFFF3FF9F07C00000FFC3F80400218F807F37F7F83FFFFFFFFFEFC383FFFE7FFF207EC001FFC06003,
		ram_block1a_28.mem_init2 = 2048'hFFEFFFE0FFF0000003F38003F9FCFFEFFDFF3E7FFF9EFFF847000404080807FFFFFF302736FFFFBFC3F7F1CD9FFFFFF7FF7F9EBE03BBCC0F01F308838FFA7FFE3D980000003F3FFFFFFFFBFE3E00000CFFFFFFC0FF84000281830467FFFFBFDEFCFC1FF77FFFBFFE03000E000E0C00F7EFFFBF23E01FFFFFDF7FFFF9FBFFFFC0781FCC005662303C4600039007F7FFFF3F880010586FFFFFFFFF78FF3E000000EFE1FF80EF080006F9C7EF7FFFFFCF9FFBFCDFFFFBFFFFFFE000070100000007FFFF9FD40009F7FFFFFFFFFFFFFEBF81C03FCC0015320747700380706FFFFFFFFF800018787FCFFFFFFF1E7FBF000000FF8060007E00001E7803E7FFFF3FD79F,
		ram_block1a_28.mem_init3 = 2048'hFE7FF0000000187FBFFFFFFC3F3B8100FFFFEFFC74000080C220050402840FFFC27EFF6BFFFFC6000010000005E43FFDF9D84707FFC7FFF7E770145898E84367FE7F87DE6FE220F02D7FFFE00003FFFFFE7FF00033E0087FFFF9FF7E2FF78180CFFFFFF0FE00080000010301060C17E780FFFC03FFFFE3C00000010000001FFDFF0021E87FFFFFFF12720C63FFADF0E3FFFF717FB8F78E06F0FFBFC0D3BFFFFFBD2FC00033E0063FFFFFFF8F3E7D8000EFFFDFE0FF000000000100C37BDC1BFFBFFEFC27FFFFFFE00801820000000FFFEFF02FA86FFFFFFF1FEC80678FFBFFFFFFFFCEFF33066C13E1FFBF006FFCEFFFF150000000043FFFFFFFFF0F7DBF0008,
		ram_block1a_28.operation_mode = "single_port",
		ram_block1a_28.port_a_address_width = 13,
		ram_block1a_28.port_a_byte_enable_mask_width = 1,
		ram_block1a_28.port_a_byte_size = 1,
		ram_block1a_28.port_a_data_out_clear = "none",
		ram_block1a_28.port_a_data_out_clock = "clock0",
		ram_block1a_28.port_a_data_width = 1,
		ram_block1a_28.port_a_first_address = 24576,
		ram_block1a_28.port_a_first_bit_number = 4,
		ram_block1a_28.port_a_last_address = 32767,
		ram_block1a_28.port_a_logical_ram_depth = 307200,
		ram_block1a_28.port_a_logical_ram_width = 8,
		ram_block1a_28.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_28.power_up_uninitialized = "false",
		ram_block1a_28.ram_block_type = "AUTO",
		ram_block1a_28.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_29
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_29portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[3]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_29.clk0_core_clock_enable = "ena0",
		ram_block1a_29.clk0_input_clock_enable = "none",
		ram_block1a_29.clk0_output_clock_enable = "none",
		ram_block1a_29.connectivity_checking = "OFF",
		ram_block1a_29.init_file = "../RAM/image.mif",
		ram_block1a_29.init_file_layout = "port_a",
		ram_block1a_29.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_29.mem_init0 = 2048'hFFFC7E0C00003018000000000000000050000041347FE00007000000000000F02FFFFFFFFF7FFFFFFFFF3FB080078000381004FFFFFFFFFFFFFFFFFFFFFFFFF83FC79183FF3FFFFFFFFFFFFFFFFFFFFFFFF62F80000000780302000000000000000004BDDFF0000000000000440001E03FFFFFFFFF7FFFFFFFFF7F81000000003800203FFFFFFFFFFFFFFFFFFFEFFCFD3FE79047EFEFFFFFFFBFFFFFFFFFFEFFFFFE83DF000C010127CC00000000000000007DFC3FC19A1080000000600000403FFFFFFFFFFFFFFFFFFFFF80800000001800383FFFFFFFFFFFFFFFFFFFF3FFFEFFFFF003CFE1FFFF3EFFFFFFFFFFFF7FFFFF820EE00601C001F6200000000000,
		ram_block1a_29.mem_init1 = 2048'hFF7FE7FFFFFFFFBFFFFFFFFFFFFFFFFF184060000000020000000000000000000000000010401FFE00000000000C0000007FFFFFFFFFFFFFFFFF877FFFC0000001F8E7FF81FFFFFFFFFFEFFFFF3FC7FF7FFFE7EFFFFEFFBFFFEFFFFFFFFFFFFF8E600000003C020000000000000000000000000006000FDC00400000000C0002027FFFFFFFFFFFFFFFE1FFBF8FE0000000F807FFC3FFFFFFFFFFE7FFFFFFFFFFFFFFFF87FFFD7FFFFFFFFFFFFFFFFFFFEF2000000007F80000000000000000006000001CD96F8E98000000000000003E07FFFFE7FFFF1FFFFFF3FF9F07C00000003C07FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFC383FFFE7FFF3FFFFFFFFFFFFFFF,
		ram_block1a_29.mem_init2 = 2048'h0010001F003FFFFFFFFFFFFFFFFFFFFFFFFE3FFFFF9FFFFFFFFFFFFBFFFFF80010000027000000403C080E3260000000000000000106500FFFF3070000018001C267FFFFFFFFFFFFFFFFFBFE3E0000000000003F007BFFFFFFFF7FFFFFFFBFFEFFFC1FFFFFFFFFFFFFFFFFFFFFFFFF0810000023E0000000208000060400000000000000149F003FBE00006000000000C077FFFFFFEFFFFFFFFF78FF3E000000001E007F10FFFFFFFFFFFFFFFFFFCFFFFFFCDFFFFBFFFFFFFFFFFFFFFFFFFFF8000060000006000000000000000000000000000025CC077FF000000000000000007FFFFFFFFFFFFFFFFF1E7FBF000000007F9FFF81FFFFFFFFFFFFFFFF3FC7FF,
		ram_block1a_29.mem_init3 = 2048'h01800FFFFFFFFFFFFFFFFFFC3F3B8100400010038BFFFF7FFFDFFDFBFC7FFFFFF3FFFFFFFFFFFFFFFFF7FFFFFE1BC00201998100003800081C8FF17A07F7BF980180000000041FC02EFFFFC00000000001800FFFFFFFFFFFFFF9FF7E2FF781803000000F01FFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFE002000041E000000000FC8FFD84C0760F1C00003F8000000002FFFF3FC00000000042D03FFFFFFFFFFFFFFFFF8F3E7D80001000201F00FFFFFFFFFFFF3FFFFFFFFFBFFEFFFFFFFFFFFFFFFFFFFFFFFFF00010000F9000000000F8137DF890040000000031000300F013FFFFBF00000100000EEFFFFFFFFFFFFFFFFFFF0F7DBF0000,
		ram_block1a_29.operation_mode = "single_port",
		ram_block1a_29.port_a_address_width = 13,
		ram_block1a_29.port_a_byte_enable_mask_width = 1,
		ram_block1a_29.port_a_byte_size = 1,
		ram_block1a_29.port_a_data_out_clear = "none",
		ram_block1a_29.port_a_data_out_clock = "clock0",
		ram_block1a_29.port_a_data_width = 1,
		ram_block1a_29.port_a_first_address = 24576,
		ram_block1a_29.port_a_first_bit_number = 5,
		ram_block1a_29.port_a_last_address = 32767,
		ram_block1a_29.port_a_logical_ram_depth = 307200,
		ram_block1a_29.port_a_logical_ram_width = 8,
		ram_block1a_29.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_29.power_up_uninitialized = "false",
		ram_block1a_29.ram_block_type = "AUTO",
		ram_block1a_29.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_30
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_30portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[3]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_30.clk0_core_clock_enable = "ena0",
		ram_block1a_30.clk0_input_clock_enable = "none",
		ram_block1a_30.clk0_output_clock_enable = "none",
		ram_block1a_30.connectivity_checking = "OFF",
		ram_block1a_30.init_file = "../RAM/image.mif",
		ram_block1a_30.init_file_layout = "port_a",
		ram_block1a_30.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_30.mem_init0 = 2048'h0000000000003018000000000000000020000040D07FE000070000000000000000000000008000000000C04F7FF87FFF00000000000000000000000000000007C0386E7C00C00000000000000000000000000000000000780302000000000000000004981FF00000000000000000000000000000008000000000807EFFFFFFFF00000000000000000000000000100303C0186FB8101000000040000000000100000000000000000127CC00000000000000007D183FC19A10800000000000000000000600000000000000007F7FFFFFFF000000000000000000000000000C000100000FFC301E0000C100000000000080000000010000000001F6200000000000,
		ram_block1a_30.mem_init1 = 2048'h00801800000000400000000000000000000000000000000000000000000000000000000000001FFE0000000000000000000000000000000000007880003FFFFF00000000000000000000100000C038008000181000010040001000000000000000000000003C00000000000000000000000000001A000FDC00000000000000000000000000000000001E0040701FFFFF0000000000000000000018000000000000000078000380000000000000000000000000000007F80000000000000000000000001C0C6F8E980000000000000000000000180000E000000C0060F83FFFFF0000000000000000000008000000000000003C7C00018000C000000000000000,
		ram_block1a_30.mem_init2 = 2048'h000000000000000000000000000000000001C00000600000000000000000000000000027000000000000000000000000000000000600200FFFF3000000000000000000000000000000000401C1FFFFFF000000000000000000008000000040010003E00000000000000000000000000000000023E00000000000000000000000000000001300003FFE00000000000000000000000010000000008700C1FFFFFF000000000000000000000000000030000003200004000000000000000000000000000000000000000000000000000000000000000200077FF00000000000000000000000000000000000E18040FFFFFF00000000000000000000000000C03800,
		ram_block1a_30.mem_init3 = 2048'h000000000000000000000003C0C47EFF000000000000000000000200000000003C000000000000000008000000000000019801000000000003000E840000000000000000000000002FFFFFC000000000000000000000000000060081D0087E7F000000000000000000000000000000007F000000000000000000000000000000000001E00000000003000278000000000000000000000002FFFF3FC000000000000000000000000000000070C1827FFF000000000000000000000000000000004001000000000000000000000000000000000F800000000000000200600000000000000003000013FFFFBF00000000000000000000000000000000F08240FFFF,
		ram_block1a_30.operation_mode = "single_port",
		ram_block1a_30.port_a_address_width = 13,
		ram_block1a_30.port_a_byte_enable_mask_width = 1,
		ram_block1a_30.port_a_byte_size = 1,
		ram_block1a_30.port_a_data_out_clear = "none",
		ram_block1a_30.port_a_data_out_clock = "clock0",
		ram_block1a_30.port_a_data_width = 1,
		ram_block1a_30.port_a_first_address = 24576,
		ram_block1a_30.port_a_first_bit_number = 6,
		ram_block1a_30.port_a_last_address = 32767,
		ram_block1a_30.port_a_logical_ram_depth = 307200,
		ram_block1a_30.port_a_logical_ram_width = 8,
		ram_block1a_30.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_30.power_up_uninitialized = "false",
		ram_block1a_30.ram_block_type = "AUTO",
		ram_block1a_30.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_31
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_31portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[3]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_31.clk0_core_clock_enable = "ena0",
		ram_block1a_31.clk0_input_clock_enable = "none",
		ram_block1a_31.clk0_output_clock_enable = "none",
		ram_block1a_31.connectivity_checking = "OFF",
		ram_block1a_31.init_file = "../RAM/image.mif",
		ram_block1a_31.init_file_layout = "port_a",
		ram_block1a_31.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_31.mem_init0 = 2048'hFFFFFFFFFFFFCFE7FFFFFFFFFFFFFFFFFFFFFFBFEF801FFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FCFDFFFFFFFFFFFFFFFFFB7FE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFED833FFFFFFFFFFFFFFFF82FFC03E65EF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE09DFFFFFFFFFFF,
		ram_block1a_31.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF023FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFE3FF907167FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_31.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_31.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE67FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFEC000040FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_31.operation_mode = "single_port",
		ram_block1a_31.port_a_address_width = 13,
		ram_block1a_31.port_a_byte_enable_mask_width = 1,
		ram_block1a_31.port_a_byte_size = 1,
		ram_block1a_31.port_a_data_out_clear = "none",
		ram_block1a_31.port_a_data_out_clock = "clock0",
		ram_block1a_31.port_a_data_width = 1,
		ram_block1a_31.port_a_first_address = 24576,
		ram_block1a_31.port_a_first_bit_number = 7,
		ram_block1a_31.port_a_last_address = 32767,
		ram_block1a_31.port_a_logical_ram_depth = 307200,
		ram_block1a_31.port_a_logical_ram_width = 8,
		ram_block1a_31.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_31.power_up_uninitialized = "false",
		ram_block1a_31.ram_block_type = "AUTO",
		ram_block1a_31.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_32
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_32portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[4]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_32.clk0_core_clock_enable = "ena0",
		ram_block1a_32.clk0_input_clock_enable = "none",
		ram_block1a_32.clk0_output_clock_enable = "none",
		ram_block1a_32.connectivity_checking = "OFF",
		ram_block1a_32.init_file = "../RAM/image.mif",
		ram_block1a_32.init_file_layout = "port_a",
		ram_block1a_32.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_32.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFE1E00097FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF010000F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0C087867FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0C0C7D9FFFFFFF,
		ram_block1a_32.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE08061FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7C0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF861FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE700007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_32.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0067807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE006787FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000E0DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF805F,
		ram_block1a_32.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE43FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFE001FF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF60FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECF80039FAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_32.operation_mode = "single_port",
		ram_block1a_32.port_a_address_width = 13,
		ram_block1a_32.port_a_byte_enable_mask_width = 1,
		ram_block1a_32.port_a_byte_size = 1,
		ram_block1a_32.port_a_data_out_clear = "none",
		ram_block1a_32.port_a_data_out_clock = "clock0",
		ram_block1a_32.port_a_data_width = 1,
		ram_block1a_32.port_a_first_address = 32768,
		ram_block1a_32.port_a_first_bit_number = 0,
		ram_block1a_32.port_a_last_address = 40959,
		ram_block1a_32.port_a_logical_ram_depth = 307200,
		ram_block1a_32.port_a_logical_ram_width = 8,
		ram_block1a_32.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_32.power_up_uninitialized = "false",
		ram_block1a_32.ram_block_type = "AUTO",
		ram_block1a_32.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_33
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_33portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[4]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_33.clk0_core_clock_enable = "ena0",
		ram_block1a_33.clk0_input_clock_enable = "none",
		ram_block1a_33.clk0_output_clock_enable = "none",
		ram_block1a_33.connectivity_checking = "OFF",
		ram_block1a_33.init_file = "../RAM/image.mif",
		ram_block1a_33.init_file_layout = "port_a",
		ram_block1a_33.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_33.mem_init0 = 2048'h5E43992DAA35FA10DD49418DEB106DC068EA2644FBEE85686F3DBF855DD4495F59950E76FF35EE5DF4B4A11C6B6DCFDBCA2B5D3165DA3945E7A353B63E7665C8917460F4371DA261A208A1E36BA11AEC46CA720F4DE6B9D59CD2F9E784FB71403F878F2C103ADE703C26AD3C1EF830376C9B46C7FAA9008CF72191FD77721B67D828AF7B89984C90CCCDC86E225FE488C621F260887A1D1F9EC942FED82E3C36A9C8B35F185DA85175F985CF90D64576E68138DE9911E1F204A6A2F3879B52BB60D734B337071914294DBAFB3698F992C0160DA5A94E51C4F559DD3AF54267659DD5F6737BD073ED2B5007FD34B6FA1416612F8C6F89B30491E445FA7113F54E,
		ram_block1a_33.mem_init1 = 2048'h0E199C465B888608941B12210A9475873BA7A1BC626914654C9C6EE393B52D5398351357A6F6D824218A653BFEC0FA5397168C4930310A0A6E3A4D7372715F019CFD0D002F5001E1A1AFF23DED1BEF800F01F198E4AD94B7A2B4B977E9A71E7DAA8113A70F28C63E897245EE9C77F6A1A00F231F4537B74EB8440329DFE3841BCD9718E3904E3485ED1AD5C58971B3B99270540BEFA32029E78FAEC1556CB35A171B3D08B9E26119462814368A687FBB50F7E829FB1916372881A58C583AC87BC09D0EF0519AA0CF9EBF2118002B7F074D9C7F2D39FAACBF9FFB1C735D274769AED1B865347113DF5191B82FABAC34FCBD65E813454FA54FBB32DCEB97E332F2,
		ram_block1a_33.mem_init2 = 2048'hC06F882BDB58F2298F7BF6731C81663FC574C83148AEC413882E90ADD3EAD87A77136F43DD4C18661A67B9EBB1C2CB5E846CCCFB7825C4C302DDF39B8C79854F8CECD5D5D4DB4324B5AD3C5B57307C3A64796FAFC6D0A87CDFEF6BAB2EB92446F3C69D53215A5B769B575D521C3522D596EA44A42032F4932446992102DE19325ADD09DD4F1B37F7700D4242FC4244FA72A4B3D71359B2219E405252AD87653E4B7E9FBA3CA5412940083C1B4D659E4AC3E39F88B81A04B1B734B491DCFFA0772FE6CA0D78E8E545E3C3B81CAC9637E933F6D7858145200B8C133F7FC06847C7B194A955E7ABDB5C1A86A0A098B5BD10480E773AA8AEA57E235ED471C32FC0E9,
		ram_block1a_33.mem_init3 = 2048'h030E368D18587E23AFEB529C11E5E77F51E1600A029A0340647FA10310F63477BC1D2AF274F8B13F6CFEC5DA9930E367B974F31D7FD2F87853B1FB11EF7B920787E709989DD9C37DA411D6A312C208A4BAFBCAA31B1663D05B5CCC000DF6C80BEEAEE57D908D02834D602EEC8ECB7CF08CC510334DD00FBE4DB617468AC20CA08C192522AFC786DCCB371B49FC73AFBEABF0CFF1A0C6D16F0D64D831C9FE4C0EBF34E9A1C746574B9F0B1C5BC5E1655AA456EBBAE5012C522EAFC280D539285D415DEF95155F78A91B5E9B4F430098EA48E26889050642ADAC5A982CBF0D85BF61FF03E6D9D3D6E2EC674F1D5FF8071611903E040B81F14BFE7FDD887A3272F3,
		ram_block1a_33.operation_mode = "single_port",
		ram_block1a_33.port_a_address_width = 13,
		ram_block1a_33.port_a_byte_enable_mask_width = 1,
		ram_block1a_33.port_a_byte_size = 1,
		ram_block1a_33.port_a_data_out_clear = "none",
		ram_block1a_33.port_a_data_out_clock = "clock0",
		ram_block1a_33.port_a_data_width = 1,
		ram_block1a_33.port_a_first_address = 32768,
		ram_block1a_33.port_a_first_bit_number = 1,
		ram_block1a_33.port_a_last_address = 40959,
		ram_block1a_33.port_a_logical_ram_depth = 307200,
		ram_block1a_33.port_a_logical_ram_width = 8,
		ram_block1a_33.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_33.power_up_uninitialized = "false",
		ram_block1a_33.ram_block_type = "AUTO",
		ram_block1a_33.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_34
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_34portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[4]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_34.clk0_core_clock_enable = "ena0",
		ram_block1a_34.clk0_input_clock_enable = "none",
		ram_block1a_34.clk0_output_clock_enable = "none",
		ram_block1a_34.connectivity_checking = "OFF",
		ram_block1a_34.init_file = "../RAM/image.mif",
		ram_block1a_34.init_file_layout = "port_a",
		ram_block1a_34.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_34.mem_init0 = 2048'h4327726C48CF690201B1D0746FBDD3D16566CB02FBC7768662C55800B03268B8000BE430A75C7F07394ED18BEC6CFFDB31B11B0F1893E15B3C19EBAF3C39065206B94F4BEB2F9FD9FA4D482EAA65681390DB33C3803CD2ABD4D6849B0C5413470500EFA33DC9E56023CF0806390000B810AE7A42E3985096FC5DAF038074A484354E41F47F08F81FC479C09D1D831BC0B303F8B0E055C103C871CE0763CE3C854898F4053EA09B0C03EE5C87986BE30F8606F8CDBF40C6D80B0F6E0B34033A648E50095E3EC7F663A4343B8231A7DFA09F2314BD9FE02E06AB2B3F05FA385F1F7D11B33F8A04098024D7ECCFE6B9F3E6DE41C381060845E36142CC826186E0FC,
		ram_block1a_34.mem_init1 = 2048'h77E4C0861C6AC26D04191F9F325F8681F99A2C4C826F9D85645E07E39B69B1F3A03EF5B80D86BFC2DEF645047EE7F8430A803058306AF30452E2C66702D25FF180F12B0BE510006DDF2FFE3FB4D55FC5B6B237DEE0492FC9824A7497C974242A179CB904C8F59F87507C86F98B9FB043D848DFFBEE8E7882471DC0185FF0041B5078A0F07066065C1E2DCAE1527E4BB1A2610487EF8EC016DCAFEE03894D0C8F5FD0CB0FB1FDC6EAC62D724218258352432BCA811FE9E8A7CFF58D2B098237EAFBFFCFE1F3AB4F03012C4000C00FA623B185D9A2CF947AED9860B0FCB628FF040E703C9B5323F3C9CCAF30D207B1DD71A71500FAE78000223B0BB4085D09FEF8,
		ram_block1a_34.mem_init2 = 2048'h5C285BAE54A8C193C870BAB3D005780FA684C70C77F8ECECFF3297139EB50AC286293B502FE8FE0DF5EE7850D2631AFE37BC330B101E21E1F7FC0054038788D0C4F99C4B91CC1369A651FCC291F5B95F987EC8537FFF7FE5DD94F0A2678C59268F495AC7171A2B25DCD02C821E5FD0F98C57074871B9E9CE1580AADD183297F17F0A762500FCE8E17E7CBFC103BDC7782ED03D1C99ED7C1FCF0AD43F098707C1E6FEA7CDB2C0705AE1ABDEA8D1839D6EFF11290C2BF4370BF3F137892347DE61E557BDA7E0ED65EDDA0260C029F2D9E2E7E5343E0F071FB55011DF003F87C7C7071171B03372F88E7038861271D59BFFD83E0F277203B5D6DD0FFB91FD2707A5,
		ram_block1a_34.mem_init3 = 2048'h40E5C84BD6879F83CE828600EA561D3D0B68B0829407349B0781398E2212584414516E4F23424A8327257393D03B59B251E245FAD14FD801256AE84E57BA9F251E9BE000E5B020826A0FE94B854D5BA391E4E47887F19BBBB8E71333FD9F15BC218992F17B06219932536E5586487AAED27DF0A4436618104DDE213C6F73930047EC3E96B13360C4337131E15F9E9E88693FC80FF7A83080F3E6000D296EB771DC407E238F41FF287B8C0033A1E19F6594D9898472A80F77B16226305E3124D86028E07533E0A9167A96D03666FF0E68860D7104CBFEC037CE408FFB8BC0051E2FFF0418DFBC31C513E0C07E703E0CB9260030D5B7F833F2793E3203FC76FC94,
		ram_block1a_34.operation_mode = "single_port",
		ram_block1a_34.port_a_address_width = 13,
		ram_block1a_34.port_a_byte_enable_mask_width = 1,
		ram_block1a_34.port_a_byte_size = 1,
		ram_block1a_34.port_a_data_out_clear = "none",
		ram_block1a_34.port_a_data_out_clock = "clock0",
		ram_block1a_34.port_a_data_width = 1,
		ram_block1a_34.port_a_first_address = 32768,
		ram_block1a_34.port_a_first_bit_number = 2,
		ram_block1a_34.port_a_last_address = 40959,
		ram_block1a_34.port_a_logical_ram_depth = 307200,
		ram_block1a_34.port_a_logical_ram_width = 8,
		ram_block1a_34.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_34.power_up_uninitialized = "false",
		ram_block1a_34.ram_block_type = "AUTO",
		ram_block1a_34.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_35
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_35portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[4]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_35.clk0_core_clock_enable = "ena0",
		ram_block1a_35.clk0_input_clock_enable = "none",
		ram_block1a_35.clk0_output_clock_enable = "none",
		ram_block1a_35.connectivity_checking = "OFF",
		ram_block1a_35.init_file = "../RAM/image.mif",
		ram_block1a_35.init_file_layout = "port_a",
		ram_block1a_35.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_35.mem_init0 = 2048'h11B38F93F4000C6D72DE30036A03FFD09B9EFB01043B07FE600367FFF008680060064807C0DC7F021F008E7FF79381DBFFDF003F031BFEA080FE047033C003E00F034E3C231F83B63CF1EA0AE43F94AB5011CC02FE008458F7EEA87F0B6BFF40FBFFEFA1C237D7602000F7FC380000408085DC0FFD808082F88240F3FF8DBF84326E0038000B7FE030863FD00FFC0030C621FE87202FC112121D4C4E4C197AF48FE1080040006FC93B77D7B79927E70078FFF8C040BFCFC0000011F824030200502FCE3E363400018D03C2F7B07FDF81403302B240013FF9C0EAC0F83BFB808070BEE8F43BE7F9E63BDD146740AC0BAC9CFE038100086302E3E43B36620CF003,
		ram_block1a_35.mem_init1 = 2048'h04033506100CFD94041F1E013DDFF93C8CD01972FD91E43E641851946BE05DF1C7C7F7F000797FFE00619AFFFEFFF84305F800580C1B8CE1BF150B9F033FA00E7F0EAB7BE13FFFB200CFFE3E4A129F438600081EE030C0378211FC17F6C3C7ACF91D513C771A6803C078D9807422F6C007B4FFF4187FFFFE00E3FFFFDFF00403400080F0081E0683FFF01F1DE380C44E7D9FD2FFEF9DFFFD804FEE05FE8C7FB6C7D0050FB1E020A1C62B8E7DE7B454BFC61F88F3E61903E5D8E98808F8677FCA0706FFE60C7B0FFF00C27FFFC010261B018021A1805C7C639F806F0C07D001FFF18FA2FF10BDEC31107030003C40896796F901FCE7E001433AFE0BF3ECE6F802,
		ram_block1a_35.mem_init2 = 2048'h43D007B02016807C0FEF9D355F8C7E0F99C4C001ED471CE0FF8E9029BA87FA7DFFC4B8A070571F85A363808C398CF9FE0813FFFB00001DFFFFFC002FFFFF8FC0BCCFA2006D9FE2EFA02603415E0B0600168037FD800050181C7FEC86A7ED7E96003FD840CB2EAE64DFC7ECD1F887F3FE7F63895CFE641E0B64071FD6F9958FF1002FFFFD00001FFF7E7C003FFFFFC7F81EDFC11066BEF3FF804F2981C678F8000F017FFEC100EF88000BFFA401F4020E000FFA0B44CFEDF807F7B7830707FF9E1949A488AF10992E22042E4FD47209E18017F7FC00F8FFBF001000FFFFFFC7C717EE81300C1DF7FE0F3579FE7E3A60003BC1FF3FFBC07BAD008FFFEE0123FFA5,
		ram_block1a_35.mem_init3 = 2048'h5F87FFF4FFF9EC4FCFAC0100FBD7FCF139902FC21800A78E780001ED0E0E00439C1F6F7C527E382717F8064A27149FFDF1F7F920DD44FFFE4FF7ED2273ECF6217E000FF8FD801FFFEE1C30045AC233408F80FFF78FF1CC47F8880033FD1FFC404FB00E81000400957F8C90A84FDF08E15E39F01E4D5BF8064D3E10BE08ECBFFFFFF3C429F8F07F388E002FBEC3E17E36A8C00FFDFF900FFFFFE60002186107008C007FEF0F47D0F7F8BC0033A141FF207BE0079000100CB13F5FE04B2F7F20D83F0AE014A406B8007B1F4AB95CFFFE57FFF5A466FDFEBFC72D5C973F97D6857F1000C7F89F800FFFFFE000038FFE0F8050003F0B3FFFC6FDF83C000020097898,
		ram_block1a_35.operation_mode = "single_port",
		ram_block1a_35.port_a_address_width = 13,
		ram_block1a_35.port_a_byte_enable_mask_width = 1,
		ram_block1a_35.port_a_byte_size = 1,
		ram_block1a_35.port_a_data_out_clear = "none",
		ram_block1a_35.port_a_data_out_clock = "clock0",
		ram_block1a_35.port_a_data_width = 1,
		ram_block1a_35.port_a_first_address = 32768,
		ram_block1a_35.port_a_first_bit_number = 3,
		ram_block1a_35.port_a_last_address = 40959,
		ram_block1a_35.port_a_logical_ram_depth = 307200,
		ram_block1a_35.port_a_logical_ram_width = 8,
		ram_block1a_35.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_35.power_up_uninitialized = "false",
		ram_block1a_35.ram_block_type = "AUTO",
		ram_block1a_35.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_36
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_36portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[4]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_36.clk0_core_clock_enable = "ena0",
		ram_block1a_36.clk0_input_clock_enable = "none",
		ram_block1a_36.clk0_output_clock_enable = "none",
		ram_block1a_36.connectivity_checking = "OFF",
		ram_block1a_36.init_file = "../RAM/image.mif",
		ram_block1a_36.init_file_layout = "port_a",
		ram_block1a_36.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_36.mem_init0 = 2048'h4A33FFFFFFFFF77B9F1EF7FF6800002FFFFEFB000004F8019FFF7FFFF0006800FFFFCFFFFFDC7F01E080800C180300240000FFC0FFE10000730000003FFFFFFC0300B1FFE33F838C3E2DC3F0307D4AEBABA5FFFDFFFF797280FEDFFF0A0000BFFFFFEFA00000389FDFFFFFFC38000000BF7DDFCFFF8000810180000C0003C07BCF91FFCFFFF580000300002007FFFFFF00200173E04FC1081B07C448ED619DC1EDB1FFFF7FFFF3F1239E3FD79C0018FFFEFFF8C00000283FFFFFFFF8240302003FFFCFFE36080000D200070A3000207FDFCCFF4FFFFC40000014000039FBFFFF813D040FFBC7F9E038123E7F91FDC8ECE07FFC7EFFF7C8130213F3A260030FFF,
		ram_block1a_36.mem_init1 = 2048'hFBFFF2061013023C041F1E013FDFFF9C36F2F97E3FF9FAE79BE05577FDE0020FFFF3F7F000000001FFFFFFFFFEFFF843FFFFFFA7FFFB8FE0000830003C000000000074841EE0007C000FFE3FFFEF10C079FFFA1EE0000D93821FFC17FFFFF99C3B6FF63C7FFAF5C43F80BE7FFC01093FFFF8FFF000000001FFFFFFFFDFF00403BFFF7F0FFFFE056000002002FC00000000007F0010780000000FEE01FFF3379E382FFD0FB1E000B6C626FE7FFFD797CFCA3F88F9FFFDFD7BD701CBF7F8018035FFFCFFE00008F000FFFE7FFFC0002603FE7FFE5FFFDC7DC060000003F800000000006F00EFCA0000E00030003FFF87878802FFFFE7E001283BF11FFC03ED66F6,
		ram_block1a_36.mem_init2 = 2048'h40000040000100030F3F9FCFA2FC81F07FC4C000E640DCE0FF8E907BDD07FA7FFFF9AF8CFFDFFFFEA79C083FFB97F801FFFFFFFB000002000003FFFFFFFF8FC0FCCFBFFFFD9FDBEFA07800402000000023000000000160001C1FE0BDD8330079FFFFD840E3E237E4DFC7ECCC0007F3FFFF9DAE26FFFFFFC83BF8194FFB87800EFFEFFFFD000000008183FFFFFFFFC7F8FEDFFEEFFFBFFFFF80460000300000003180000100003004000BFFBFFE078011FFFFF80800DE12F807F7B7850707FFFFFEA9B18FAFFFFEEFFDF815BFF1F2061FFFF7F7FC00000040FFEFFFFFFFFFC7C7F7FFFECFFFFFFFFE0032000180000000040000C004000070000FFFFFFED87FA2,
		ram_block1a_36.mem_init3 = 2048'hBF87FFFFFFF9FFCFCF900000FBD7FC0106002002600040AE7FFFFE0FFE01FFBF9C336EEBF5FE380307F8764A3B0EFFFFF1F7FEB45048FFFFE64B109D8FF2E66381FFCFF4FD80000011FC9FFFC14003007F80FFFF8FF1CFFFF8B00033FD1FFC3030400101000400717FFFFF981BC0F71FDE01F0048843F80C4D3C78269AE09FFFFFFFFBE6A1F07FFF7E9FC33D3FF82E01D7FFCFF9FF8000000019FFFFF86007007C007FEF0F47DFFFF8800033A101FF180000006000000C0C3F7FFFFA0BF0DF27FF08E015DA2F38007B5CC42CB27FFE7FFFFDDA497FFEFFF8ACBF53647FC60500FFFFC7F8AF800000001FFFFFFFFE0F8070003FFF3FFFCDFFF820000020007888,
		ram_block1a_36.operation_mode = "single_port",
		ram_block1a_36.port_a_address_width = 13,
		ram_block1a_36.port_a_byte_enable_mask_width = 1,
		ram_block1a_36.port_a_byte_size = 1,
		ram_block1a_36.port_a_data_out_clear = "none",
		ram_block1a_36.port_a_data_out_clock = "clock0",
		ram_block1a_36.port_a_data_width = 1,
		ram_block1a_36.port_a_first_address = 32768,
		ram_block1a_36.port_a_first_bit_number = 4,
		ram_block1a_36.port_a_last_address = 40959,
		ram_block1a_36.port_a_logical_ram_depth = 307200,
		ram_block1a_36.port_a_logical_ram_width = 8,
		ram_block1a_36.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_36.power_up_uninitialized = "false",
		ram_block1a_36.ram_block_type = "AUTO",
		ram_block1a_36.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_37
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_37portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[4]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_37.clk0_core_clock_enable = "ena0",
		ram_block1a_37.clk0_input_clock_enable = "none",
		ram_block1a_37.clk0_output_clock_enable = "none",
		ram_block1a_37.connectivity_checking = "OFF",
		ram_block1a_37.init_file = "../RAM/image.mif",
		ram_block1a_37.init_file_layout = "port_a",
		ram_block1a_37.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_37.mem_init0 = 2048'hBBCC000000000087E01E1FFF68000000000104FFFFFFFFFFFFFF7FFFF000680000003000002380FFFFFF7FFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFC0000000000000001CA07C7FC1DE3C06F00CB000FA7E00000000038DF8FEFFFF080000000000105FFFFFFFFFFFFFFFFC3800000040022030007FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFF800000001A0000C1FD03EFBE5312AB5FC7EDF0E8E7E000080000B8EC3F3F7A79A0000000100073FFFFFEFFFFFFFFFF824030200C0003001C9FFFFFFFFFFFFFDCFFFFFFFDFFFFFFFFFFC7FFFFFFFFFFFCA04000001FC00000438061FC7EEF6143DB3CF137F80000000003B2C03F3F39A60000000,
		ram_block1a_37.mem_init1 = 2048'h00000FF9EFFFE983FBE0E1FEC0200063C0281981C00601D8000055F7F9E00000000C080FFFFFFFFFFFFFFFFFFEFFF843000000000004701FFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFF001C000001FC0000007E11FFFFE847DE003E800000053C1F31FC380070338000083FFFC0000000007000FFFFFFFFFFFFFFFFFDFF00403000000000001FBFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF011FE0000C79E000002F04E1FFF5B39DF01800008683039407706000207402001A7FFF80000000003001FFFFBFFFFFFFE7FFFC000260300000000002383FFFFFFFFFFFFFFFFFFFFFFEFFFFFFBFFFFFFFFCFFFC0007E0780000000181FFEE3C40FE000001E1725,
		ram_block1a_37.mem_init2 = 2048'hBFFFFFFFFFFFFFFFF0C0600000FC0000003B3FFF39DFE31F00716FF7FFF8058000062E3900200002D80010BFF987F80000000004FFFFFFFFFFFFFFFFFFFF8FC00330400002603C105FFFFFBFFFFFFFFFFFFFFFFFFFFF7FFFE3E01F40003F0000000027BFFC8DC01B2038133FFFF80C00000677FF000000364000009FF987800000100002FFFFFFFFFFFFFFFFFFFFC7F801200000004000007FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4004000078000000007F7FF3FE587F808487EF8F800000040597050000010000002FFF1F2000000080803FFFFFFFFFFFFFFFFFFFFC7C70800000000000001FFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000007FA0,
		ram_block1a_37.mem_init3 = 2048'h0078000000060030307FFFFF042803FEFFFFDFFDFFFFFFB18000000FFE00000063F491C8EF81C7E4F80779AD50FF60000E08004D3DBF000014FC003EFFE106000000300F027FFFFFFFFC9FFFC0400300007F0000700E3000077FFFCC02E003FFFFFFFFFEFFFBFFF6800000701BC0000021FE0FFCC9BC07FFB2C3FFD9E71F60000000004D5D0F8000C9600311FFE00E0000003006007FFFFFFFFFFFFFF860070003FF8010F0B82000077FFFCC5EFE00FFFFFFFFFFFFFFF3FDC080000409F0000000F71FEB5E5FC7FF84E33FB39280018000020D4F800100006D001347FFC6050000003807707FFFFFFFFFFFFFFFFE0F808FFFC000C0003E0007DFFFFFDFFF877F,
		ram_block1a_37.operation_mode = "single_port",
		ram_block1a_37.port_a_address_width = 13,
		ram_block1a_37.port_a_byte_enable_mask_width = 1,
		ram_block1a_37.port_a_byte_size = 1,
		ram_block1a_37.port_a_data_out_clear = "none",
		ram_block1a_37.port_a_data_out_clock = "clock0",
		ram_block1a_37.port_a_data_width = 1,
		ram_block1a_37.port_a_first_address = 32768,
		ram_block1a_37.port_a_first_bit_number = 5,
		ram_block1a_37.port_a_last_address = 40959,
		ram_block1a_37.port_a_logical_ram_depth = 307200,
		ram_block1a_37.port_a_logical_ram_width = 8,
		ram_block1a_37.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_37.power_up_uninitialized = "false",
		ram_block1a_37.ram_block_type = "AUTO",
		ram_block1a_37.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_38
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_38portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[4]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_38.clk0_core_clock_enable = "ena0",
		ram_block1a_38.clk0_input_clock_enable = "none",
		ram_block1a_38.clk0_output_clock_enable = "none",
		ram_block1a_38.connectivity_checking = "OFF",
		ram_block1a_38.init_file = "../RAM/image.mif",
		ram_block1a_38.init_file_layout = "port_a",
		ram_block1a_38.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_38.mem_init0 = 2048'h0400000000000000001E1FFF680000000000000000000000000080000FFF97FF000000000000000000000000000000000000000000060000000000000000000000000000004000000000000100024F1C040000000000000000FEFFFF08000000000000000000000000000003C7FFFFFF0000000000000000000000000000000000000000000300000000000000000000002000000020000400CEF10333806000700000000000040003F3F78798000000000000000000100000000007DBFCFDFF0000000000000000000000000000000020000000000380000000000004000000013C0000000000000001F9880FC0300000000000000004C003F3F38260000000,
		ram_block1a_38.mem_init1 = 2048'h0000000000001CC000000000000000000077E60000000000000049F7F9E00000000000000000000000000000010007BC000000000000000000000000C000000000000000000000000000000000001FC0000000000000007800000000000000200600E000000000C0000083FFFC000000000000000000000000000000200FFBFC000000000000000000000000000000000000200000000000000000000000079E000000000000003C0000000000000000078000000000008000018FFFF80000000000000000040000000180003FFFD9FC0000000000000000000000000000000000001000000400000000000000000007800000000000001C0000000000000818,
		ram_block1a_38.mem_init2 = 2048'h00000000000000000000000000FC000000000000C0E000000000000000000000000051C6000000010000005FF987F8000000000000000000000000000000703F00000000000000000000000000000000000000000000800000000000003F00000000000000700000000000000000000000001800000000018000001FF98780000000000000000000000000000000380700000000000000000000000000000000000000000000000000000000000780000000000000001800000000000000000000360E0000000000000000FFF1F20000000000000000000000000000000038380000000000000000000000000000000000000000000000000000000000007FA0,
		ram_block1a_38.mem_init3 = 2048'h0000000000000000000000000000000000000000000000400000000FFE000000000800370000001800008010EC000000000000038200000038000000FFE006000000000000000000000360003FBFFCFF000000000000000000000000000000000000000000000008000000001BC000000000000336000000000000007C000000000000338200000036000301FFE00E00000000000000000000000000079FF8FF0000000000000000000000000000000000000000000000020000000009F0000000000000E1800000000000406D000000000003B00000000012001307FFC605000000000000000000000000000001F07F00000000000000000000000000000000,
		ram_block1a_38.operation_mode = "single_port",
		ram_block1a_38.port_a_address_width = 13,
		ram_block1a_38.port_a_byte_enable_mask_width = 1,
		ram_block1a_38.port_a_byte_size = 1,
		ram_block1a_38.port_a_data_out_clear = "none",
		ram_block1a_38.port_a_data_out_clock = "clock0",
		ram_block1a_38.port_a_data_width = 1,
		ram_block1a_38.port_a_first_address = 32768,
		ram_block1a_38.port_a_first_bit_number = 6,
		ram_block1a_38.port_a_last_address = 40959,
		ram_block1a_38.port_a_logical_ram_depth = 307200,
		ram_block1a_38.port_a_logical_ram_width = 8,
		ram_block1a_38.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_38.power_up_uninitialized = "false",
		ram_block1a_38.ram_block_type = "AUTO",
		ram_block1a_38.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_39
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_39portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[4]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_39.clk0_core_clock_enable = "ena0",
		ram_block1a_39.clk0_input_clock_enable = "none",
		ram_block1a_39.clk0_output_clock_enable = "none",
		ram_block1a_39.connectivity_checking = "OFF",
		ram_block1a_39.init_file = "../RAM/image.mif",
		ram_block1a_39.init_file_layout = "port_a",
		ram_block1a_39.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_39.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFE1E00097FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF010000F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0C087867FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0C0C7D9FFFFFFF,
		ram_block1a_39.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE08061FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7C0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF861FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE700007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_39.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0067807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE006787FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000E0DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF805F,
		ram_block1a_39.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE43FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFE001FF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF60FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECF80039FAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_39.operation_mode = "single_port",
		ram_block1a_39.port_a_address_width = 13,
		ram_block1a_39.port_a_byte_enable_mask_width = 1,
		ram_block1a_39.port_a_byte_size = 1,
		ram_block1a_39.port_a_data_out_clear = "none",
		ram_block1a_39.port_a_data_out_clock = "clock0",
		ram_block1a_39.port_a_data_width = 1,
		ram_block1a_39.port_a_first_address = 32768,
		ram_block1a_39.port_a_first_bit_number = 7,
		ram_block1a_39.port_a_last_address = 40959,
		ram_block1a_39.port_a_logical_ram_depth = 307200,
		ram_block1a_39.port_a_logical_ram_width = 8,
		ram_block1a_39.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_39.power_up_uninitialized = "false",
		ram_block1a_39.ram_block_type = "AUTO",
		ram_block1a_39.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_40
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_40portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[5]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_40.clk0_core_clock_enable = "ena0",
		ram_block1a_40.clk0_input_clock_enable = "none",
		ram_block1a_40.clk0_output_clock_enable = "none",
		ram_block1a_40.connectivity_checking = "OFF",
		ram_block1a_40.init_file = "../RAM/image.mif",
		ram_block1a_40.init_file_layout = "port_a",
		ram_block1a_40.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_40.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9383FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC07BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB03BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FBFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF811FFFEF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_40.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFC8067F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0302FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6E6001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF083FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF600F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC43C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FDFF,
		ram_block1a_40.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0081FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0207FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_40.mem_init3 = 2048'hFFFFFFFFFFFFFC4020067FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF60007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFF,
		ram_block1a_40.operation_mode = "single_port",
		ram_block1a_40.port_a_address_width = 13,
		ram_block1a_40.port_a_byte_enable_mask_width = 1,
		ram_block1a_40.port_a_byte_size = 1,
		ram_block1a_40.port_a_data_out_clear = "none",
		ram_block1a_40.port_a_data_out_clock = "clock0",
		ram_block1a_40.port_a_data_width = 1,
		ram_block1a_40.port_a_first_address = 40960,
		ram_block1a_40.port_a_first_bit_number = 0,
		ram_block1a_40.port_a_last_address = 49151,
		ram_block1a_40.port_a_logical_ram_depth = 307200,
		ram_block1a_40.port_a_logical_ram_width = 8,
		ram_block1a_40.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_40.power_up_uninitialized = "false",
		ram_block1a_40.ram_block_type = "AUTO",
		ram_block1a_40.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_41
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_41portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[5]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_41.clk0_core_clock_enable = "ena0",
		ram_block1a_41.clk0_input_clock_enable = "none",
		ram_block1a_41.clk0_output_clock_enable = "none",
		ram_block1a_41.connectivity_checking = "OFF",
		ram_block1a_41.init_file = "../RAM/image.mif",
		ram_block1a_41.init_file_layout = "port_a",
		ram_block1a_41.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_41.mem_init0 = 2048'hC27C3F6325B34485ABD1AE5810A413490195B572884E0089F4DA8A17E079370613BB0DA81963CA7770C9A6C00460091093FF22E2CA15416B9E5347F563BD0A25290ADA27537F4989A3E1E23C71D9DD87D1E17034D82CC35A17F8E10B6D22B3C26025DF997B8F48BA512457F1178B2CE77CF7ADB0DEBDAD62329C4A1EE41EEBF90E2FC1C15ACD6FAB34BE4225AA083ACC68A9A8AF329BE16CBD98CB77D9C46C2C733FDFB415A54B25202325936869BBD745F0B75B7953994A81529FBDFCFA1B5C4128B11DDA966CE305B2AA5085E4DE4CEBA60D94ACD6F63A32F46895B6290381C8F322D9FB861FFCC209C346A4A1FE6ECAFEE21A638AC8FF67F1DEB0367C78BD,
		ram_block1a_41.mem_init1 = 2048'hAB96BBBE0E386EAC818DED010915C1CEC1B21D1E76AF5DAED2095660D21DC7FFCA7571D49E2C858CD06124BCF5DD04E97CE1165CC531308232AAD15C2B7342B3B5D6B25D93083E4E013C8C55E358385BF51FCB3C4FF2E23324816970B4206B0270AB38ADD92E98D08FE0FA172CFCD93F452902706D10F937012535E3085BDF94E5887BA0A3C878332C311A581D6E28C6D73BCD07FD73033633C6767E85E4A3E2C1B196A57E610ADFEC999E732A8C78E8A35099A2B4835B4B5C8B0B0862545A2063EBCEE06AF3844191D6A5A6169E5955B9B4B35B8BA5CB6BED3C2534D70F90EA932133304FF5421571ABCE818AB0014654374C102E0C3514EE2025A1B358FCAC,
		ram_block1a_41.mem_init2 = 2048'hC298C44C1DE7BE7E58296DD2E52A0802B6A44BB52B55273876A54DBAACE1439225B71044DCC3E36A53BF6D39DEAB147914CD770309C82A5611B99A7906AF2C63D543F387A841445723D5A19F58E26F2FC3D85D6AE09AD347025264939447A73C646704E41B7D4DE484D5C4AD875A691049AC12744A4FA2902D5CC2F38D81149889F388DA7D2F9E4ADD0AD053419431824BA92B73E9C3B4AA15E1141B19B639B82B558FBA79E816EDE78145F7B6F2CDB3D1D490CD8BEF22BB252A7337BB978407AE2738CFC86124D44431437F94ABCCEC49CBE914C2561F6694001DD04516D50BC08851839BDA428BCD3CF9ACDABC13EDC2B138950D07B3DD550EE5520AEF9A40,
		ram_block1a_41.mem_init3 = 2048'hE3B1AF8FCA7E0A080950C6B2BF8C418908CB8C07732F1CBA61D980BB7547A7D600C57E2DA742A65720E6A59FD2A8AF7CE755FF1F2DD047BD8DDC690ECFF99721EC028C06810D54CFCF43D2961B93EF73C3CA59F89C58650DA8C2BC55174828D80EF50FACAC159D76B19283E0599806992741D68D070494A6F1B36D3FA3CB9552F5443B7F74DC01414DCE94D37136D6ED84692549A533CE3943803EE533330276481C5410C6BE76A6D141A439C1743BD97C48DDA197C7C811C909F0A98749CC1FE35707BC1248F52662D8A6A3A4D5258F02FD750C90F0A6ABE23EF683FF06EB04B7D13C962DB382FA407650A879547E08E44E5F4E1A2C6CB183736D448CAEBC45,
		ram_block1a_41.operation_mode = "single_port",
		ram_block1a_41.port_a_address_width = 13,
		ram_block1a_41.port_a_byte_enable_mask_width = 1,
		ram_block1a_41.port_a_byte_size = 1,
		ram_block1a_41.port_a_data_out_clear = "none",
		ram_block1a_41.port_a_data_out_clock = "clock0",
		ram_block1a_41.port_a_data_width = 1,
		ram_block1a_41.port_a_first_address = 40960,
		ram_block1a_41.port_a_first_bit_number = 1,
		ram_block1a_41.port_a_last_address = 49151,
		ram_block1a_41.port_a_logical_ram_depth = 307200,
		ram_block1a_41.port_a_logical_ram_width = 8,
		ram_block1a_41.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_41.power_up_uninitialized = "false",
		ram_block1a_41.ram_block_type = "AUTO",
		ram_block1a_41.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_42
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_42portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[5]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_42.clk0_core_clock_enable = "ena0",
		ram_block1a_42.clk0_input_clock_enable = "none",
		ram_block1a_42.clk0_output_clock_enable = "none",
		ram_block1a_42.connectivity_checking = "OFF",
		ram_block1a_42.init_file = "../RAM/image.mif",
		ram_block1a_42.init_file_layout = "port_a",
		ram_block1a_42.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_42.mem_init0 = 2048'h6B43B5F6D2CCDFBFE7C1FBA74FF48708FE77337D918FF744AC43CA98CC349C864C0B2EAFF9610FB86DDC1253D1EA02FCBD2BAA4348600E406E25261C3DD1598298BCD7EF4675C679B1EC203477E0499F2118806524101F3BA9FD227C27F153D88AFF5C9F620F892E98585FB6346CB367614EB4073351061C3FDCEAA1C434C08ACCA48C843D3FB047A66DD33494A3BFBD9430A7DAE4381E30C1BC88915CB453B4088827ABF5983B1FC03BC32B86F7D4001CF87E1AF944539AEC9D1F0D7EBC4B205F58EF9FE7FC441ECA019E8CE490083BBBB66E046B65D1D07434B86B3D8B1CE2307BC4A9917E79A07E885627D2E710BAA5A1CA0FD7927001FA247710DD643685,
		ram_block1a_42.mem_init1 = 2048'hDCE1799F1582743B1D420FBEE0F671828CFDEAE31CA1C3BF8D09500119EDD82F8A124E0F1DF58412D200586F44AD9EA35CDF297EE6CEC6BF48E4671BA70E030663CD335C2ECF4B626FA0366C0544CB95CEE9A1DCB9A37EDC99CC2F09D30F3ECA4329FE3D376066D079F334D04AEFDEFFC18CA9DE6EE47C3663224A5F7C84F772F72F85F3A207803F22143760F720417BF6F387F7101569290E8E7087006BA8FFBC4B597D8C3662801A21E277E3326EF3ADF76AA3D0E4C74092E174E60266BD207C37507FE803C51CA8DFE8798EA2FE8043074C0A46B38497C1C1E2C64081C35F9E524141780ACA01C1E08C1E06CE4FBF09D801EBD9229DF8D316DD2B2EAC0262,
		ram_block1a_42.mem_init2 = 2048'h391B4431F45E423584A41047518E0D7381D3EFA326E6B8CC1E980A87E65C5B1C38B0C1C3E427E16DB5801D1E7FA273A714FCB7FD120BDE2D97415ECAF5CADCFA2BFD04BC44F69BDBCF303613E62E58A43E2A1D343B948EDEC14C8CE86D638F5B1BE368C6C39FC2518F3684C312A811C814E351CDF637E1F3EBA1F0CC7F8003777FFFEEFA833711F54E02BCCCFD80F50DB277A93CEF55828D48387650063E4267DD4D41BC59903C318766BFCF1767DC11900A012EA381F0B366F2DC2A88B8BE2468E0D637D421E3F7C23F20419C00332FB8C3BFFF01CF1F8D7000B1F7DDB0CA146077B17CDCFC3AF180D44285CEBE43CB818A7AFFB76FA4F3A38B88F3811D5D0D,
		ram_block1a_42.mem_init3 = 2048'hCABC1E879222F3837F73BEF07F792E7814524CDAF9CE844D42E490364C4D3DC7608669297FB72A28DFFB0AEA42E7C174DBC161B0030787801EDC5F71EFFC28E6126614117EF7D20236A79A2475A31087C3D63F777A0B9C05F523FDF4C647BD6D1F544EE027B56E803221CC939BE145B0492907384FF4DD87FF2E96662D6FB6B47FCE86A0D243A03C0EC68FBCF116C86E460A07F05A34E1B6B858AEF80E3BDD80982A8862802BF38450304A78606B6B6679FAFC23570BE6414EF2EB6169BC85472BE2AF58597D236ADB7EBE06513287DF77F2E18BEC07E1DC13808FAC7FC6E4FFEFE0FCE01637E71F95AA9F94F4430FF03AB8F6BC53400F3AB7A921EC602A3A10,
		ram_block1a_42.operation_mode = "single_port",
		ram_block1a_42.port_a_address_width = 13,
		ram_block1a_42.port_a_byte_enable_mask_width = 1,
		ram_block1a_42.port_a_byte_size = 1,
		ram_block1a_42.port_a_data_out_clear = "none",
		ram_block1a_42.port_a_data_out_clock = "clock0",
		ram_block1a_42.port_a_data_width = 1,
		ram_block1a_42.port_a_first_address = 40960,
		ram_block1a_42.port_a_first_bit_number = 2,
		ram_block1a_42.port_a_last_address = 49151,
		ram_block1a_42.port_a_logical_ram_depth = 307200,
		ram_block1a_42.port_a_logical_ram_width = 8,
		ram_block1a_42.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_42.power_up_uninitialized = "false",
		ram_block1a_42.ram_block_type = "AUTO",
		ram_block1a_42.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_43
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_43portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[5]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_43.clk0_core_clock_enable = "ena0",
		ram_block1a_43.clk0_input_clock_enable = "none",
		ram_block1a_43.clk0_output_clock_enable = "none",
		ram_block1a_43.connectivity_checking = "OFF",
		ram_block1a_43.init_file = "../RAM/image.mif",
		ram_block1a_43.init_file_layout = "port_a",
		ram_block1a_43.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_43.mem_init0 = 2048'h1EBFF759F000207F3FC004017FFB870807F7BE807FF00810B1C3CA9FD87486363FCB0FAFF98D0FFF821FC60413E9E17BD9EC7CDEC86328400E070C02305DABF1F8392FEB8D9B87FE4B79C13AF10846B800F8013BFC0000FB91FC13845FFFF3C101FFDF609DF03620DF605FB7060FB2673F8E8407FF1A03FFC01CF2C005BC700BCFEC243D7FFC007F47F9D532662A47DFFC3B5FF0DA58DFFF8E9E3B2211F04EAC0788005FF58004FFD83F7F5BFFFFEFCD83FFF7E586BFAA04CF601C0D78BFFAC03F88E01FFFC383FEF0009DD07C7C3207BB6617F89CB4102607ECD974B92B1CEFF077FF4A06C87E7FA6240449DEE3B0D49F8015FFF7824FFFFE1858CF9C7C3F82,
		ram_block1a_43.mem_init1 = 2048'hD776DE7F07A70A4FFEDCE00701B659BCE243F81CEF61C0407F092000E7F3DFDFF7EF8FF9E3FDF8192DFFFFDFC4FDB763633F47DF27FFF9407F0A28D664818060E911985C0F1CE35C337EE48201EC9A4FF3F80AFCFF7E6ADFFFA8B603A5903E6407D7F85EF7E0012F9FF00010F6F11FFFBEF4EFA193FD816DFCDFFFF30CFFFFD0FBEFB5A3C3FFFFC01368A4C016A1877832A1C3F7100DC72600F6E40000A1C32FA3F2BFFDFFDE92FFFEBC6DF629D00E566A0FF85DE90060BE5EE08001FE795F208DFFDF8017FC38D3963FE1FF86EFF9E009C7FECA630FFFFC327FBA4BF780072CBE394FFF781736004010B900024FFBFC19E5FFFBF92105FF3D2992BDC34002B9,
		ram_block1a_43.mem_init2 = 2048'hF839840AEEEA058D84E6F61001C808D733258F874B78A5C51EFEB0E0384072F0484FDFC003FFE0900E7FFD00005D8FDFEB63F7FEFE0BCEF8774E213BC70B5CFBFFBFFC7FFFC43FA34FB3CD0FDFD19EC7FE466C07DF45806971E07A2C0DA4DB763C330CC7DFE5EABF8FF56A00B00C5028E05F6FC201FFE00C17FFF0C0007FFFFFC0006E7BFF3FDF803F7D033FCD803209FDFFD73FEF26388580FB480FBCC18B5BFF66DDBEEDF82B67CB105248E79282213763706EF33D6A41E7FC93A3F870860061DFEE0023E1E0083E3F004063FFFFEFC73C6FBFFFDFD0000FFFCE0FDDF0C2077FFFCEFFDFFF8D01FA0E5D964741876A87BDD6FFCD6D4F0B5ADE99CD713D0896,
		ram_block1a_43.mem_init3 = 2048'hCF81FF820226F3AF28899EF000FF84E01D6FCCE3C0AAC7E465EF108A5EFBEEA386D67825FFF7EDC1E97FF7CC222A3624AC3FBEB038DF87800023FF003003FFE700E19C1FFFFBD0FE00D86DDC0243FFFFCDD2BF7E001BF808621FEDF419B309FC1F15CEE137864F6484A9F2961183ED7792BD6625FFF4E6C1103FFB980C379879B83F3D2079BF800000397F800EE93FEF007D07FFFB30E1CA061C511C003FCFFFD036007E3E73C446900FECF80F93947E7988FC234B271720A45A272209D2ECD3C3138F01A27DFFE8947F73F8184F3A7AFA0FFE8803FFE0000C7F7F9000391FFF002FFCFFFF31E7F1F7EEE07CF39F0FFFF4FFF03FECE43EC34486D5FC1FD5CE6F,
		ram_block1a_43.operation_mode = "single_port",
		ram_block1a_43.port_a_address_width = 13,
		ram_block1a_43.port_a_byte_enable_mask_width = 1,
		ram_block1a_43.port_a_byte_size = 1,
		ram_block1a_43.port_a_data_out_clear = "none",
		ram_block1a_43.port_a_data_out_clock = "clock0",
		ram_block1a_43.port_a_data_width = 1,
		ram_block1a_43.port_a_first_address = 40960,
		ram_block1a_43.port_a_first_bit_number = 3,
		ram_block1a_43.port_a_last_address = 49151,
		ram_block1a_43.port_a_logical_ram_depth = 307200,
		ram_block1a_43.port_a_logical_ram_width = 8,
		ram_block1a_43.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_43.power_up_uninitialized = "false",
		ram_block1a_43.ram_block_type = "AUTO",
		ram_block1a_43.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_44
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_44portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[5]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_44.clk0_core_clock_enable = "ena0",
		ram_block1a_44.clk0_input_clock_enable = "none",
		ram_block1a_44.clk0_output_clock_enable = "none",
		ram_block1a_44.connectivity_checking = "OFF",
		ram_block1a_44.init_file = "../RAM/image.mif",
		ram_block1a_44.init_file_layout = "port_a",
		ram_block1a_44.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_44.mem_init0 = 2048'h03000A9FF0000000903FFFFF7FFF8708FFF7BFFFFFFFFFFCBDC3CA9FC0048606000B0FAFF9BD0FFFFFE006C7C017FF035C2C770DC860C8400E070D00371C9BF6F839FFECAD8007FFF989CF41321841C00307FF3FFC0000047E03F3FC7FFFF3C0FFFFDFFFFFFFFFDEDF005FB70C0FAA67000E8407FF1403FFFFE3034FC443DF8BCE0C22A4FFFC007F07F9D230F50A7F95FC35FFFFED181FFFBEC8F4C11E7041E80077FFFFF58000003FC0FF7BFFFFFFC0FFFFF7FFFFFFFBFECF001C0D78BFFA000008E01FFFC0077EFFFF605FFC03FDFFBB1E18B658F4103607FBF86B7A2D5C8FF071FFF0D5007FFFFDE3F81F62E06016807FDFFFF782400001FABFFF9C7C3F80,
		ram_block1a_44.mem_init1 = 2048'hC7F6787F0642A60FFFCE2FF810374980818007FFFFE1C00000F6FFFFFFFFDFFFFFFFCFFFFFFDFFEBFFFFFFFFC4FD87E37FFF355FE7FFFFFF800F4FD11FFFFE57E2DCA85C0FE19B400001A3000121BB2FFFF968FCFE3FB2DFFF9F5FFD9B9C7ED0100007FFF7E00000000FFFEFFEFF1FFFFFFCEFFFFFFDFFDFFFFFFFF30CFFFF16FFEF850383FFFFFFFD80D7C109DFFF7BF7671FF71007AB200106050001E333EFBFF43FFDFC0602FFFEBCCF896DE10EA0000007FFE0000001C11FFFFFFE7F1F20F9FFDFFFFFFFFFFF9FFFE1FF86EFF8000607FFCA038FFFFFFF803BC3E87FFF0D3B7B31FF7800F20040008500042F13FC19FDFFFBFBC805FFFDC09FC1A3840206,
		ram_block1a_44.mem_init2 = 2048'hF8380402F9EE07E117F9B66601CCDC4A3A8C0F87327C25981EFFB93FC0307FB0C000203FFFFFE000000002FFFFFFFFFFFFFFF7FFFE0BCEFFF74FFFFBC40B1CFBFFFFFC3FFFC7F0030D4FFCE03FFFFE3FFE7E0C07FCF492A92B9A3E7F4DE7DA5DBB9B0CC623FDE3C18FF6483FC23060887800803FFFFFE00000000F3FFFFFFFFFFFFFEE7BFF3FDFF7FF7FFFFFCD803009FFFFFF3FEF07837201C77EB07CFFFB57FF57C1BEAB7B5C07CEBC2706C7F3F69F3DE3F06E43FB53C1E7FFE5DC1530C200100001FFFFE1E00001C0FFBFFFFFFFEFFFFFEF3FFFDFDFFFFFFFFFFFDDF0DC077FFFFFFFDFFF8FFE0013DF883FFFFFE987A930FF937EBF332393CB8101F1F81C,
		ram_block1a_44.mem_init3 = 2048'hCB81FF83FDE903B0D7F9810FFFFFFFE01D9BCCF285A88D5D49EB881A4535E1DFDE96B821FFF7ED00007FFF8FFDC247C46000C1CFAFDF8780000000FFFFFFFFE7FFFF9C1FFFFFD0FE001FFFFC0003FFFFC1D23F7E7FE4000E3FFFE20BDFF333FC1FD7CEE101C44F4BBCB0238A1D1766F7FFC90621FFF4F481903FF3FFF3C29FBD8A00C0DFBFFF80000000007FFFFFFFEFFFDF07FFF832E1FE001D7FFC003FCFFFD03E007E3FFC38072FFFE307CFF33C7E79EF7C2340D70150EBC23781059A3C47F7608F01817DFFFD107FF3FFE0003C7604000077FFFFE0000000007FFFFFFFFFFF87FCFFFC31E7FFF7EEFFFCF01F0FFFF0FFF03FFFE7F003F87FF203FFFFEE4F,
		ram_block1a_44.operation_mode = "single_port",
		ram_block1a_44.port_a_address_width = 13,
		ram_block1a_44.port_a_byte_enable_mask_width = 1,
		ram_block1a_44.port_a_byte_size = 1,
		ram_block1a_44.port_a_data_out_clear = "none",
		ram_block1a_44.port_a_data_out_clock = "clock0",
		ram_block1a_44.port_a_data_width = 1,
		ram_block1a_44.port_a_first_address = 40960,
		ram_block1a_44.port_a_first_bit_number = 4,
		ram_block1a_44.port_a_last_address = 49151,
		ram_block1a_44.port_a_logical_ram_depth = 307200,
		ram_block1a_44.port_a_logical_ram_width = 8,
		ram_block1a_44.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_44.power_up_uninitialized = "false",
		ram_block1a_44.ram_block_type = "AUTO",
		ram_block1a_44.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_45
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_45portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[5]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_45.clk0_core_clock_enable = "ena0",
		ram_block1a_45.clk0_input_clock_enable = "none",
		ram_block1a_45.clk0_output_clock_enable = "none",
		ram_block1a_45.connectivity_checking = "OFF",
		ram_block1a_45.init_file = "../RAM/image.mif",
		ram_block1a_45.init_file_layout = "port_a",
		ram_block1a_45.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_45.mem_init0 = 2048'h000001E00FFFFFFF9FFFFFFF7FFF87080008400000000023423C35603FFB79F9FFF4F050067EF000000006C7C00000FCE2538BD0379FF7BFF1F8FDFFC8C3640307C60010727FF80007D1308093F84000000000C003FFFFFFFFFFF3FC7FFFF3C0000020000000000120FFA048FFF05D98FFF17BF800EFFC000000024FC400207431F3D6E10003FF80F8062FCF0D35806E03CE00033167E000413F00019FF04020000000000A7FFFFFFFFFFF7BFFFFFFC0000008000000040130FFE3F2874005FFFFF71FE0003FFF810000005FFC00000044F9E433E70BEFF9F80B879FE7D6E3700F8E00073A7F8000182400007EE0005080002000087DBFFFFFF85FFF9C7C3F80,
		ram_block1a_45.mem_init1 = 2048'h3809E780F84089F0003130000F37B98080000000001E3FFFFFFFFFFFFFFFDFFF0000300000020004000000003B02781C8000FBA018000000000FCFD0000001B21C3C87A3F0222CBFFFFFBFFFFE5FC4F000077703013FFD200070E001D59FFE2020000000081FFFFFFFFFFFFFFEFF1FFF00031000000200E00000000CF30000EF00107BFC7C0000000000F7C0000000810F1ED008EFFE54DFFFF9FDFFFE1C3C10400FC00203B9FD0001433000C9FF0E00100000001FFFFFFFDFFFFFFFFE7F1F20060020000000002060001E00791007FFFFF80035FC70000000003BC3E00000F3C687560087FFCDFFBFFF7DFFFFB09C03E602000404EFFA000220600003FC0200,
		ram_block1a_45.mem_init2 = 2048'h07C7FBFD0611FC1A7D12C8E2FE3613E3C5CBF078FD83DBFFE10047C007E07C700000000000001FFFFFFFFFFFFFFFFFFF0000080001F4310008B000043BF4E304000003C0003800030EFFFC00000001C00181F3F9AF876F15F3BE5457F218B0E1C7DCF339FC0ED7FE7008F4C006407F880000000000001FFFFFFFFFFFFFFFFFFF0000118400C0200800800000327FCFF6000000C010F87C0001FF7E00030004D800B83E41C572C7F8315FFF7E780C6B79FAFC0F91FC0A9BFE1801FA0003B0FE0000000000001E1FFFFFFFFFFFFFFFFFEF000010C00020200000000000220F3FF88000000020007000001FDF8000000014786E0F006ADD00FCFC5B54FEFE0E06A3,
		ram_block1a_45.mem_init3 = 2048'h2C7E007C001003BFDFF980000000001FE234330D1FD758732ED7FFD9BB4E1FD00959C7DE00080DFFFF800070001C07FBE00000007020787FFFFFFFFFFFFFFFE7000063E000002F01FFE00003FFFC00003E2DC0818000000FFFFFE000200CC603E01E311FFC3BB0ACD76FFF7FEEAF9820142EF9DE000B177FEFC00C00000C9FC38400000000007FFFFFFFFFFFFFFFFFEF0020F80007CF1E01FFE38003FFC030002FC1FF81C0000007FFFFE000300CC381861783DCBFF8F8933C1BEAE7FE6A63740CBF70FE7F82001FEF800C0000203F8E0000000000001FFFFFFFFFFFFFFFFFFF0078030003CE1800081100030FE0F0000F000FC000180003FFFFF000000011B0,
		ram_block1a_45.operation_mode = "single_port",
		ram_block1a_45.port_a_address_width = 13,
		ram_block1a_45.port_a_byte_enable_mask_width = 1,
		ram_block1a_45.port_a_byte_size = 1,
		ram_block1a_45.port_a_data_out_clear = "none",
		ram_block1a_45.port_a_data_out_clock = "clock0",
		ram_block1a_45.port_a_data_width = 1,
		ram_block1a_45.port_a_first_address = 40960,
		ram_block1a_45.port_a_first_bit_number = 5,
		ram_block1a_45.port_a_last_address = 49151,
		ram_block1a_45.port_a_logical_ram_depth = 307200,
		ram_block1a_45.port_a_logical_ram_width = 8,
		ram_block1a_45.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_45.power_up_uninitialized = "false",
		ram_block1a_45.ram_block_type = "AUTO",
		ram_block1a_45.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_46
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_46portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[5]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_46.clk0_core_clock_enable = "ena0",
		ram_block1a_46.clk0_input_clock_enable = "none",
		ram_block1a_46.clk0_output_clock_enable = "none",
		ram_block1a_46.connectivity_checking = "OFF",
		ram_block1a_46.init_file = "../RAM/image.mif",
		ram_block1a_46.init_file_layout = "port_a",
		ram_block1a_46.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_46.mem_init0 = 2048'h000000000000000060000000800078F7000000000000000000000000000000000000000000000000000006C7C000000001801C20000000000000020007E0000C0000000000000000003E000053F84000000000000000000000000C0380000C3F0000000000000000000000000000000000000000000000000000024FC400000000000F1E000000000000000002C00000000000000380000000C000001FF040200000000000000000000000840000003F0000000000000000000000000000000000000000000000000000005FFC000000000003CF000000000004000000000000000000030180000000D800007EE0001080000000000000000007E0006383C07F,
		ram_block1a_46.mem_init1 = 2048'h00000000003F70000000C0000037F98080000000000000000000000000002000000000000000000000000000000000000000000000000000000FCFD00000000C00034000001C700000004000008000000000800000C0000000000001919FFE000000000000000000000000000100E0000000000000000000000000000000000000000000000000000000F7C0000000060001E000000038000000020000C0C0000000000001C000000000000009FF0E000000000000000000200000000180E0DF00000000000000000000000000000000000000000000000000003BC3E00000000100B8000000000000000200004060000000000000100000001F0000C3FC0200,
		ram_block1a_46.mem_init2 = 2048'h0000000000000007E20F199F0001E0FC00F00000000000000000000000007FF0000000000000000000000000000000000000000000000000000000000000000000000000000000030FFFFC0000000000000000001008040207C18B8F80007C3E00E0000000000C000000030001807F880000000000000000000000000000000000000000000000000000000000000000000000000000000001FF7E0000000020000000001E8D800000E0038180001D860000000000046400000000000030FE0000000000000000000000000000000010000000000000000000000000000000000000000000000000001FDF8000000038001000000438C00000242300000001C0,
		ram_block1a_46.mem_init3 = 2048'h10000000000003BFDFF980000000000000600000600026209060003C00800020302000000000120000000000000007FFE000000000000000000000000000001800000000000000000000000000000000000000000000000FFFFFE000000000000020000003C000130870001C0040001808100000000008000000000000009FFF80000000000000000000000000000010000000000000000000000000000000000000000000000007FFFFE00000000000000000000000000FC03C111E0005C08800C00000000000000000000000003FFE00000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF00000000000,
		ram_block1a_46.operation_mode = "single_port",
		ram_block1a_46.port_a_address_width = 13,
		ram_block1a_46.port_a_byte_enable_mask_width = 1,
		ram_block1a_46.port_a_byte_size = 1,
		ram_block1a_46.port_a_data_out_clear = "none",
		ram_block1a_46.port_a_data_out_clock = "clock0",
		ram_block1a_46.port_a_data_width = 1,
		ram_block1a_46.port_a_first_address = 40960,
		ram_block1a_46.port_a_first_bit_number = 6,
		ram_block1a_46.port_a_last_address = 49151,
		ram_block1a_46.port_a_logical_ram_depth = 307200,
		ram_block1a_46.port_a_logical_ram_width = 8,
		ram_block1a_46.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_46.power_up_uninitialized = "false",
		ram_block1a_46.ram_block_type = "AUTO",
		ram_block1a_46.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_47
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_47portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[5]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_47.clk0_core_clock_enable = "ena0",
		ram_block1a_47.clk0_input_clock_enable = "none",
		ram_block1a_47.clk0_output_clock_enable = "none",
		ram_block1a_47.connectivity_checking = "OFF",
		ram_block1a_47.init_file = "../RAM/image.mif",
		ram_block1a_47.init_file_layout = "port_a",
		ram_block1a_47.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_47.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9383FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC07BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB03BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FBFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF811FFFEF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_47.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFC8067F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0302FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6E6001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF083FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF600F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC43C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FDFF,
		ram_block1a_47.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0081FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0207FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_47.mem_init3 = 2048'hFFFFFFFFFFFFFC4020067FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF60007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFF,
		ram_block1a_47.operation_mode = "single_port",
		ram_block1a_47.port_a_address_width = 13,
		ram_block1a_47.port_a_byte_enable_mask_width = 1,
		ram_block1a_47.port_a_byte_size = 1,
		ram_block1a_47.port_a_data_out_clear = "none",
		ram_block1a_47.port_a_data_out_clock = "clock0",
		ram_block1a_47.port_a_data_width = 1,
		ram_block1a_47.port_a_first_address = 40960,
		ram_block1a_47.port_a_first_bit_number = 7,
		ram_block1a_47.port_a_last_address = 49151,
		ram_block1a_47.port_a_logical_ram_depth = 307200,
		ram_block1a_47.port_a_logical_ram_width = 8,
		ram_block1a_47.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_47.power_up_uninitialized = "false",
		ram_block1a_47.ram_block_type = "AUTO",
		ram_block1a_47.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_48
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_48portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[6]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_48.clk0_core_clock_enable = "ena0",
		ram_block1a_48.clk0_input_clock_enable = "none",
		ram_block1a_48.clk0_output_clock_enable = "none",
		ram_block1a_48.connectivity_checking = "OFF",
		ram_block1a_48.init_file = "../RAM/image.mif",
		ram_block1a_48.init_file_layout = "port_a",
		ram_block1a_48.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_48.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001F5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80020007FFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0002001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_48.mem_init1 = 2048'h00E01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00C0F91FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0301FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0407C1F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF040001FBFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_48.mem_init2 = 2048'hEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90003FC31FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1DBA3FFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00F877FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0031E381FFFFFFFFFFFFF7FFFFFFFFFEFFFFFF9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0C41FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00047C0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_48.mem_init3 = 2048'hFFF9FFF9EF077C00207FFF9FFFFE3FF9E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE015C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC380018FFFFFFFFFFFFFFFFFFFFFFDFFFDFC7E7C06207FFF9FFFFEFFFDE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD80FC0E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE30000DF3FFFFFFFFFFFFFFFFFFFFEFFFDFDFFFC1C447FFF9FFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80670077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000F003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1DC67FFFDFFFFFFFFF,
		ram_block1a_48.operation_mode = "single_port",
		ram_block1a_48.port_a_address_width = 13,
		ram_block1a_48.port_a_byte_enable_mask_width = 1,
		ram_block1a_48.port_a_byte_size = 1,
		ram_block1a_48.port_a_data_out_clear = "none",
		ram_block1a_48.port_a_data_out_clock = "clock0",
		ram_block1a_48.port_a_data_width = 1,
		ram_block1a_48.port_a_first_address = 49152,
		ram_block1a_48.port_a_first_bit_number = 0,
		ram_block1a_48.port_a_last_address = 57343,
		ram_block1a_48.port_a_logical_ram_depth = 307200,
		ram_block1a_48.port_a_logical_ram_width = 8,
		ram_block1a_48.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_48.power_up_uninitialized = "false",
		ram_block1a_48.ram_block_type = "AUTO",
		ram_block1a_48.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_49
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_49portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[6]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_49.clk0_core_clock_enable = "ena0",
		ram_block1a_49.clk0_input_clock_enable = "none",
		ram_block1a_49.clk0_output_clock_enable = "none",
		ram_block1a_49.connectivity_checking = "OFF",
		ram_block1a_49.init_file = "../RAM/image.mif",
		ram_block1a_49.init_file_layout = "port_a",
		ram_block1a_49.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_49.mem_init0 = 2048'h61C05A6E3C08C674B03801CB7A307C54925C172C448156623D95B580328D7F3FB218633D2ED4C2266165E7AFD48213BCFF61D3CB42A48310B2B80BA4DF310A85982C10DBEF9271C5836377CDF4FD77C88A2006D7A7CDBCEFC3C4F5A90DC1C8E4726D83A7BFC51BCCBEE3D315CC7DE8574A9BB9C5AB44B5F54AEE4C589789FE196B6B83B359CC8D76D44E65A467E8580B8FB171A5758124CD01FB2ADA059332692808DD8D30033CCA804E8AF5FC244166BBCF5D36CB6BEC62B74F0EF4480865C61BE10D5FF63D7D018AFF1F16D9FBB48F3DEC638B6B7CC1627AC800468E8880993AD53DB389197337D15AABA5E5A555E0928A94F3A0197017977E5288B9B6F28B,
		ram_block1a_49.mem_init1 = 2048'h4FD02BC970C935D4B07F2D2684259B8271DB7E1AC80F21C476D20015F5CACA5B4A04B2C90E99CC0C41A50A9452B7BE6EB9122A454F519B23F68A5037AA2A81CF291C7C7B1B29C1D490D807BDB5314FCA41E6205429F187D1DAFB1FB63B642880BBC1055FAC537DC7E395164C041F185E00391B57F53451B933B39A155753092A70BA977BF151E423947831609DD05B0A5CE85CA171319793101C30549FEEE40DE6EA3347C7BD529DB35A12436BCD90F8BDAC37AF810F73001D3251AF9C42C750321984F753BC5F22447CBA982DA456B3F2C76B533EA8A2E959A996FA2345F3BB8BEC2054D987ED2906439736CEB66780F4437CA08A8017A1F7221AFE442C6BF8,
		ram_block1a_49.mem_init2 = 2048'h2333C9F0465C5E8FA1871ED449FF4E6720A21FEA356BD6E45EC15344FCA4716ABD542EB3B09CDA7F9B8AF33E1439CA27524B9EAEB7BC030E3D7BBCA08F912B07D002F04EF65D9A02E2CD3496B4973237A5C77E9E3E6004A2A1A2A5C3F0C6B656FD650858642B0EE16FD05F25E20FCECF443C1A99AA8053EEA825E621E799E0933DB39451A9E698DC6B119B04F674DBC0DFC043FFA7BAF99928D1544C32114B6194C7F2ECF590D9F188CE86E48F4B03693E78CA704358E3550AFC529A9E80DA01D4D19BD7905D3901CFE474B4C363BBC2E8996A32BFE5AED5B0F443640EE50E3DCA76E680EAA38C16537D6D134EC2894B7282B166B6A8FCC48832C58AB2E3DEC3,
		ram_block1a_49.mem_init3 = 2048'h434E0FB57B9D341C4A215720C5E7D241B2718DD91DAB7213A3E6F5632D07694015F2B7283D8DF874B8A518F3F9C6BFA63594B49885EB232454585953E342E9BE5F5625E4A2647D82CD2467C92CD004A84B90716F26C58B71DC7FB315803449B9883D4063694EEC328027FE928331873BE9801441C359491B7F52EE134A130C094F894A1204F59D8D66A6BE51D113EB6B773D3EF6B831D8C581AC48822B577960698CB8F0C025A26512CABD4B05CB8188BA7BBA14EB15E71C2F3324BF7D27B6D4A63DF5A6F8FB2D9ECC920C11EFBA1669C4C641A18CFFC4378D90492D7DB84FDF0448D288103517BE212B82C66F8502BC2B4445DD628287388069C0CD476C00C0,
		ram_block1a_49.operation_mode = "single_port",
		ram_block1a_49.port_a_address_width = 13,
		ram_block1a_49.port_a_byte_enable_mask_width = 1,
		ram_block1a_49.port_a_byte_size = 1,
		ram_block1a_49.port_a_data_out_clear = "none",
		ram_block1a_49.port_a_data_out_clock = "clock0",
		ram_block1a_49.port_a_data_width = 1,
		ram_block1a_49.port_a_first_address = 49152,
		ram_block1a_49.port_a_first_bit_number = 1,
		ram_block1a_49.port_a_last_address = 57343,
		ram_block1a_49.port_a_logical_ram_depth = 307200,
		ram_block1a_49.port_a_logical_ram_width = 8,
		ram_block1a_49.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_49.power_up_uninitialized = "false",
		ram_block1a_49.ram_block_type = "AUTO",
		ram_block1a_49.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_50
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_50portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[6]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_50.clk0_core_clock_enable = "ena0",
		ram_block1a_50.clk0_input_clock_enable = "none",
		ram_block1a_50.clk0_output_clock_enable = "none",
		ram_block1a_50.connectivity_checking = "OFF",
		ram_block1a_50.init_file = "../RAM/image.mif",
		ram_block1a_50.init_file_layout = "port_a",
		ram_block1a_50.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_50.mem_init0 = 2048'h3D98233000F1BA06FFE105FAF51458C7B0B947FD9665A15900B1F5731A7EC4C74A1274F2672A0B8673297F09B56D50FA2010D070B247FE656C38FB3CF60BC345329B07DFB1974AC45E9F342BF33EFE9F450BC4781C40FD27E21903060E18FF5BF22C83B881F21A743B9D2192C8520B8B8502817FEDA447156DA2AC0826F3E0BD58E40FF07B4E0D9FA9FF9A289F5030233F4DCF5379BFA8B04C83258E0399137785034474CFA17E5A398B3020C17AAFEB855EC0E404AD23EC0C8659E3B98F8A1A8AFE7AD3874C3CF075191DD5DCF798FF9FC479D795DE773C3F6D00C36039A985A7F5C61445EBE38034A07D20CBA2CA47EC068C20DFE9708E5A121785C4070D77,
		ram_block1a_50.mem_init1 = 2048'hADAFA74D403700880C781FFE006B670092F71ED846FA5E3EE126FE17F9C7DA0B2FA175F4D08EF41EEC5DE5E25B03E9F96BC78B4FF0BA1C9094F7B12E1301417D60164C834033DEDFC9810435C1345F3488DA924FD04E09C866F9FFFA5989AC007C217040BC7F8206860BF27C62C9465047A6DDE641149618E4BBF58CD9000BD88FE27D5DE55CD873ECAFB3E005ABE6C73D2F4880681800F736713874DC33147BB7043244A8128E950870936D09C27E003B3029D00F788ED9934CFE3EAF3AA2C02AD9C8FD821AA46F245079CAEDF33951BF48AF4F8CECB23856EC288E3DA17D4785DBE4536021D1403406E8823876A6F61284D77331F92A79F5981BED43027717,
		ram_block1a_50.mem_init2 = 2048'h74D8EA33703BFE2FB9A67994814414790A56E0D31EE631E4597ECDBC4343F0658DBEA83260F3333C487AE33E4F19D184A2FF7F3EC6A4E3CE0BA32B795060F035AF55672C94861B0B58D95AE2C95DB05E7064D8391374611DDEDD13DC18558AF0ECA7A2B21D20C3C06777DF8383DE6B008257D0981788634E0B10E03FF7E87EEFF418465BB889C5C7E169F13681F0C39DF98C08BEBF6CCA6B1BEF8BE936E3AC75896E3D91AA0C75FEA6DD2DF96551BF290737BB9F8093C22004FC41B9C1F98AC036BF979C107A89DFC87C823BFC4E3232F5ECDECBE3222BA30150E37113655A5E023BF4A7BCCB48AD573DFDBAECEAEC1012EF9B22D348DE02DC489602C4713284,
		ram_block1a_50.mem_init3 = 2048'h3E5EADE6DC78DF22700A3664FBE2BD4F4DFE2409EB55FB6B05C59187EE9EAE99F820A374037C1F97AF1D1FE10106EC2747A04031BF043656D7D818EF7BA08B3820782D35D38098037BE5E651010D6D090F0C31D6972E6290C7B07CC4EAB5FB10255182E6EC084075404C4D8EC362D3B3C23A93D0A1787FA119AE7E3F05FFCF064FAC8A421D00BE7078A4FE2851406F2D7C9600DD0CC168C37FE58EF28829CE7259E7E03FC3A7BB61EC6642A4F7BEAB2831B66B4A5C1ADF4DFB2C7117B346A3585622046DDFF8DEBE2C0FED39E0D9E5664E62875563BEBD303060BB217BF45FE70D96BF2738793DFD0BE08881B06FFB74FC222BE79F188C490161D5DA927C7BD4,
		ram_block1a_50.operation_mode = "single_port",
		ram_block1a_50.port_a_address_width = 13,
		ram_block1a_50.port_a_byte_enable_mask_width = 1,
		ram_block1a_50.port_a_byte_size = 1,
		ram_block1a_50.port_a_data_out_clear = "none",
		ram_block1a_50.port_a_data_out_clock = "clock0",
		ram_block1a_50.port_a_data_width = 1,
		ram_block1a_50.port_a_first_address = 49152,
		ram_block1a_50.port_a_first_bit_number = 2,
		ram_block1a_50.port_a_last_address = 57343,
		ram_block1a_50.port_a_logical_ram_depth = 307200,
		ram_block1a_50.port_a_logical_ram_width = 8,
		ram_block1a_50.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_50.power_up_uninitialized = "false",
		ram_block1a_50.ram_block_type = "AUTO",
		ram_block1a_50.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_51
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_51portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[6]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_51.clk0_core_clock_enable = "ena0",
		ram_block1a_51.clk0_input_clock_enable = "none",
		ram_block1a_51.clk0_output_clock_enable = "none",
		ram_block1a_51.connectivity_checking = "OFF",
		ram_block1a_51.init_file = "../RAM/image.mif",
		ram_block1a_51.init_file_layout = "port_a",
		ram_block1a_51.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_51.mem_init0 = 2048'hDC600B3FFFFE7ABAFFFF0235F79DB84780F878020E380046E2AFF51345EF83FFC05F8A814D80C580036C73C1EDF65E63F9A5D0703218030B2F38EEF31C93EC3EA213F7D6805F0478200037F3F0C181EF3DF03C1FFFFFFCC783FF021E0FC9BF8BF26C9C4099F6E4F117F8F18D373B8BFFD35B79ED6D0CFA75CAE7775C0FB3E5CC27B80830789B0C23807FEA0707A1301CCA923F03407F848033FF278200791E8701F03C1BFFBF7D3A41F7971D0208BFE3973FDEF8026F4F5F13FEB8E046AF19E6FFCFF888FC4CC254D2506C14D39D8618D384BE13FC1FF8CC404DF1F400BB114E0E0A7E40509BE3801BFE3F40305FCFC703F17C3FFFF770FE1261D41C02A7FFFF,
		ram_block1a_51.mem_init1 = 2048'hD70E7C0D4000FF800387FFFE0066FFFF0EDF29E7A0FE7FC197BCFFE8063ECBCB0FDF40072E410F76A0ADE0A9243C1F6EF150C08BBF79E899D46EA4363106F950E8F794816033C0C4ADC807CCFCF495C27BDFE3C7C011FFC04107FFFE180653FF80014A3FDC77FFF9E67FF3839F38904007DFE606D02490C3E8CBF03696B636428EBD6677A83BF9BFF97941041E7FFE6BFAD35883800F80CBB3E83F8CE3FEF18892D5E3CF9058FE89078E134F080001FFC0402FFFFF7F3FE7FF7FFFC17FE266C002D9FF021EEFEC7CED48F83B12C987E479A7140237EAD07CB08E0D321EF1BFF8FE77E4506036012A7880F7C5FF37FF03F55FA7FF207F382D0A071BDF40C180FF,
		ram_block1a_51.mem_init2 = 2048'hC01C0AFBA41FFE523DC0A7A41AF05BFF0BBBA099FE600E6458403FFC40000F9F8DE227CDF8AFF343E7FD1CC1F8F9DC7BFAB7FFD6FF9643CE07E32AD8600ABCB3B4068E748D6274751FD2BE0D9CCA4641976BEB88E8346185667587DF78D9364F3613C8D83CA03C4068083DC001E178FF031FFF67FEAFF371F7F71FC008187F7FFAB95E5028FE21C7E6A1F028AE0E9C8588733582536732129D8128C84C714F124C6EBF5B886471F4FFB1DFFE43A231562E2BE41F80103D000F03B0580007D3FF0F9FA063F07FB9E0377CFFC007BE33F2FDF3820C02A75B83F690E090409ABE5CA0885F19663D71AD688108A276CF5517EDF056E81010C01A5D28A7FDF3355AF8,
		ram_block1a_51.mem_init3 = 2048'h494C0644200983D11FB8F56B39719853223E41B5F023126091C210005C5833A1E1FAAF9C00FC006E2E07E01F1E011FDA07806A85BFFFD1982FA7E7D7FC7FCEC1802FCE22717EF000FBE5E6110000F408631A894103A18918D2ADB33B0BD1BE7A49185AD6683700728002E500FDFC02CBF21942359EF8807B1F0181FF00002FFF4F8F187A3DFFFF8F8F5B01F3D2DFE508803FFF1AFB3EA0C0FFE586BA0801867E6ED5864D33F0BF9558AE716938784DA98D5D01FDF602DF0C3F339C21CFB4B8F44327881FBFF8007E0C0013F9E0181B9FCE7A504BF91E7DCFCFFF04DEFCFFD5D8F23F7FD798413FFCFFE080272001B7E33F4744D7C8801291BDC1FA6823FD305C,
		ram_block1a_51.operation_mode = "single_port",
		ram_block1a_51.port_a_address_width = 13,
		ram_block1a_51.port_a_byte_enable_mask_width = 1,
		ram_block1a_51.port_a_byte_size = 1,
		ram_block1a_51.port_a_data_out_clear = "none",
		ram_block1a_51.port_a_data_out_clock = "clock0",
		ram_block1a_51.port_a_data_width = 1,
		ram_block1a_51.port_a_first_address = 49152,
		ram_block1a_51.port_a_first_bit_number = 3,
		ram_block1a_51.port_a_last_address = 57343,
		ram_block1a_51.port_a_logical_ram_depth = 307200,
		ram_block1a_51.port_a_logical_ram_width = 8,
		ram_block1a_51.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_51.power_up_uninitialized = "false",
		ram_block1a_51.ram_block_type = "AUTO",
		ram_block1a_51.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_52
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_52portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[6]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_52.clk0_core_clock_enable = "ena0",
		ram_block1a_52.clk0_input_clock_enable = "none",
		ram_block1a_52.clk0_output_clock_enable = "none",
		ram_block1a_52.connectivity_checking = "OFF",
		ram_block1a_52.init_file = "../RAM/image.mif",
		ram_block1a_52.init_file_layout = "port_a",
		ram_block1a_52.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_52.mem_init0 = 2048'hF1FFF73FFFFFFA3EFFFF03FFF79DF84780F87FFFF9C1FFBFE0A00AF37FFFFFFFC5EFFEF5854E9C19EAEF6041D3809E63B9EFD070320C02C5E038FBE7F75D3008400C082DFFDF00000000C81C0FFFFE8FFDFFFC1FFFFFFD8783FF03CE0FA9BF03F26C9FFF76097F0DFFF80E7FFF1BF7FFC763F98D99ACDEDA24BE43041BCBE7FF3FD10830787B0DD5807FF597F85C4020060C00F6BFFF98800000D87DFFF51EC7FDFFFC1FFFBF7C7A01FF879C0008BFE3870FDFFFFF808F83DFFE071FFF8FFFE6C99FF8EB308C921B63521D64D25D8DA7DF933813FC1FFB0C004DF1E7FF4CE1D01E00017FDF9BE3800001C0FFFFFFCFC7FFFFFC3FFFFF70FE127FD79C0047FFFF,
		ram_block1a_52.mem_init1 = 2048'hE351E0F2BFFFFF8000000001FF9FFFFFFF20D7FFE0FE7FFFF75CFFFFFFFECBCB0FFF7FF8C0E03F06E0121F2E5F3FFFAFAF773B65E937906544FE3D563F07F91FE9F7CE808033C0C51E3007FF7C4AF60084261C383FF1FFC040000001E7FFFFFFFFFEAE7FFC77FFFFE67FF3FFFFF8004007FFFFF96E38AF8BE0940F377F33FFC2E1FF9ECE6EAA7A64D73920081FFFFE09FE1F1880000000CFF9603FFD7FC432090F302C387FF0FE810001ECB0F7FFFFFFFFFFC7FFFF7FFFFFFF7FFFFFFFE220C002D9FFFFE10CB3FFE24707FBFFA9FFF08A6FF9FDF1D76EF13F0C0F9A0F713E6C7F3BE450601601073100FF87FFCA380408C01800BFFF38210000E430BFFFFFFF,
		ram_block1a_52.mem_init2 = 2048'h40140BF5BC1FFE03824047843A71FEE0CC783F44819FFFE458400003BFFFFFFF7210DFFFF88FF37FFFFFFFFFFFF9DF3FFAE80006F78E53CE001CD7E75BFADEB5D1DE7FB65BC5E6D20D8FE660DE9EE794DC6AFC2614046184FE4187DF38DEA98039F178A743DFFFC0600003FFFFFF78FFFF187FFFFE4FF37FFFF7FFFFFFF87FFFFE3FB9A02EE4E1C7E0DE0FFE5FFE9E8A99EE7D979755D13EC81C5B507A76782BFC6FB3F9881471F6C701AFFFC1FCC280313B20A07FEFFF0000000FE7FFFF14FFFCE01FFFF07FB9FFFF7CFFFFFFFE33F2FDFFFDF00320FB83F0AF1FDFFFFFFFD118FF3A4FE631F323527DD8F27A0AFD2FFAE1C2B01000C0013CC887FFF04A8300,
		ram_block1a_52.mem_init3 = 2048'hAFB67F8770F03A4F98ABDF7FFE21D23D423E01E1FCD2826D21C002007F1FDCCA01C6A3FC0003FFFE2E020000FFFFFFFEF87F99A3BFFFF01FFFFFFFC7FFFF93FFFFC0303C70FE7000041A1A2EFFFFFFEB44E2790353C111F9C19B7F3BCB51525303182293560B007100045600FFFFFE84024763F18007FFFB1F000000FFFFEFFFB070827A3DFFFFFFFFFFFFF3D3DFE7EFFF80001CF87F20C0001A7EBDF7FF3D62B90D7E837BDB41E2B4FD164DDF785FD1CF10037E7002DF0C38D82401FC3141C387D9EFFA8007FFFE0C0000061FE7FFFF3187C77FF9FE7DFFFFFFFFFFFFFFDD3FFFC00007D83E0FFC001F7818D7FE3C83A1BC7FFEB99BADEF98C6F7B4807AEAC0,
		ram_block1a_52.operation_mode = "single_port",
		ram_block1a_52.port_a_address_width = 13,
		ram_block1a_52.port_a_byte_enable_mask_width = 1,
		ram_block1a_52.port_a_byte_size = 1,
		ram_block1a_52.port_a_data_out_clear = "none",
		ram_block1a_52.port_a_data_out_clock = "clock0",
		ram_block1a_52.port_a_data_width = 1,
		ram_block1a_52.port_a_first_address = 49152,
		ram_block1a_52.port_a_first_bit_number = 4,
		ram_block1a_52.port_a_last_address = 57343,
		ram_block1a_52.port_a_logical_ram_depth = 307200,
		ram_block1a_52.port_a_logical_ram_width = 8,
		ram_block1a_52.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_52.power_up_uninitialized = "false",
		ram_block1a_52.ram_block_type = "AUTO",
		ram_block1a_52.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_53
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_53portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[6]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_53.clk0_core_clock_enable = "ena0",
		ram_block1a_53.clk0_input_clock_enable = "none",
		ram_block1a_53.clk0_output_clock_enable = "none",
		ram_block1a_53.connectivity_checking = "OFF",
		ram_block1a_53.init_file = "../RAM/image.mif",
		ram_block1a_53.init_file_layout = "port_a",
		ram_block1a_53.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_53.mem_init0 = 2048'h0E000CC0000005C10000FC00086207B87F0780000001FFFFE0A0000C803000005930012732D293E81A939FDE279FE19DC63A2F8FCDFFFDFE1FC704780820C00FFE0000000020FFFFFFFFFFFFFFFFFE0F020003E0000003F87C00FC31F07640FC0D93600008007FFDFFF8000000E400006F1C06395EB3194E1F55DE63FFCC1818C01DF7CF87E4F3EA7F800E180030E00FFE00000C00007F7FFFFFFFFFFFF11E07020003E000408385FE007863FFF7401C78F0200000730FFFDFFE00000070001936A0071C6FF31F27BDA3D6432CB67E40206FC7EC03E007F3FFB20EB80030C1DFFE00008020641C7FFFFFFFFFFFFFCFC7000003C000008F01ED802863FFF80000,
		ram_block1a_53.mem_init1 = 2048'hFF1FE0000000007FFFFFFFFFFFFFFFFF000020001F01800008E3000000013434F000800000FF3F06E06000D0E0C000D1D8880451544E6072ED41D161C0F806E01508877FFFCC3F3B3FFFF80383828800FCFE0000000E003FBFFFFFFFFFFFFFFF000011800388000019800C000007FFBFF8000000803FBF83E0A000C820CC003DA44000397383858063E6FEA7E00001F601E0E77FFFFFFF30759FC0038003CC09FFF01000000F017EFFFFFFFFFFFFFFFF000018000080000000800000001DDF3FFD260000000FBFFFE04000040076000FB87000BE20E446B0C073F09DF00EC19C80FC1BAF9FF7FEFCB1FF00780001C007FFC000004000C7DEFFFFFFFFFFFFFFFF,
		ram_block1a_53.mem_init2 = 2048'h97EAF439D7E001FC7FC7F87BC58E01000FF83FC30000001BA7BFFFFFFFFFFFFF000F000007700C80000000000006200005100006F87DA3CE000000188C0560C61320001B002542EAC5400837263619CB1397078FF7FB9E7BF9C67820C7205C003FF078808000003F9FFFFFFFFFFF78FF00E0000001F00C80000800000007800001C000002F1CE1C7E0000001400160876A10030FF090E186F403B5DF879F075C0391CB7677FB8E0AFFFE70003E007C003F3BE040000000FFFFFFFFFFFFFF10FF030060000F804600008300000001CC0D0200000003DFFB83F0400020400001A2EF10058719CEE3D59C03BFE581F182C0071F3BDFEFFF3FFFFC7778000F813C00,
		ram_block1a_53.mem_init3 = 2048'h1006000650FE803E51C408300201C1E699C1FE1FBFEDFD9FFE3FFFFF80E00FBC01FEA3FC00000001D1FFFFFFFFFFFFFE000007A240000FE00000003800007C000000003C4FFE7000000001F00000227E98020682A395A2385CE4E07C34A129A258E7FD6EFFFCFF8FFFFFFBFF00C00D60027F03F180000004E0FFFFFFFFFFEFFF00006385C20000000000000C2C201E100060001CC7FF20C00000017000004393140101C2A33C0222AAF0F1FE607833F3D8E9FCAF8FFD20F3C7FFBBFE03CE072007F98FF880000001F3FFFFFFFFFFFFFF0001F88006018200000000000000234000300007E7FF6FFC000007F00800A18721008000219A4432383830271CFE16C9,
		ram_block1a_53.operation_mode = "single_port",
		ram_block1a_53.port_a_address_width = 13,
		ram_block1a_53.port_a_byte_enable_mask_width = 1,
		ram_block1a_53.port_a_byte_size = 1,
		ram_block1a_53.port_a_data_out_clear = "none",
		ram_block1a_53.port_a_data_out_clock = "clock0",
		ram_block1a_53.port_a_data_width = 1,
		ram_block1a_53.port_a_first_address = 49152,
		ram_block1a_53.port_a_first_bit_number = 5,
		ram_block1a_53.port_a_last_address = 57343,
		ram_block1a_53.port_a_logical_ram_depth = 307200,
		ram_block1a_53.port_a_logical_ram_width = 8,
		ram_block1a_53.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_53.power_up_uninitialized = "false",
		ram_block1a_53.ram_block_type = "AUTO",
		ram_block1a_53.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_54
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_54portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[6]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_54.clk0_core_clock_enable = "ena0",
		ram_block1a_54.clk0_input_clock_enable = "none",
		ram_block1a_54.clk0_output_clock_enable = "none",
		ram_block1a_54.connectivity_checking = "OFF",
		ram_block1a_54.init_file = "../RAM/image.mif",
		ram_block1a_54.init_file_layout = "port_a",
		ram_block1a_54.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_54.mem_init0 = 2048'h00000000000000000000000000000000000000000001FFFFE0A00000000000002600001A182160100500002018600018001C00000000000C000000000000000FFE0000000000000000000000000001F0000000000000000000000000000000000000000000007FFDFFF800000000000030800012804030700188278001F00000000E000000000004000000600000000FFE0000000000000000000000000EE1F8000000000000000000000000000000000000000000000FFFDFFE00000000000000400000C0006C0000CC23B801C80180000000000000000000000040000001DFFE00000000000000000000000000303800000000000000000000000000000000,
		ram_block1a_54.mem_init1 = 2048'hFF1FE000000000000000000000000000000000000000000000000000000000000000000000FF3F06E00000000000000030000623B880018062000E98000000000200780000000000C000000000010000FCFE00000000000000000000000000000000000000000000000000000000000000000000003FBF83E080000000000000580003309CC40000004001D8000000000000000000000000CE00000000000009FFF000000000000000000000000000000000000000000000000000000000000000000000000FBFFFE040000000000000440003181E038130000000600000000300000000000800184E00000000000007FFC00000000000000000000000000000,
		ram_block1a_54.mem_init2 = 2048'h1007007E0800000000380000000000000FF83FC0000000000000000000000000000000000000000000000000000000C000000006FFFC03CE000000000000004838000007801880E355C011C8007F003C100000700800000000380000000000003FF0788000000000000000000000870000000000000000000000000000000000000000002FFCE1C7E0000000800000E01C000007D00802475800182000038080000004800000000100000000000000003F3BE00000000000000000000000EF00000000000000000000000000000000000000000003FFFB83F00000008000000130000003E0000004EC001C18000000000000FC00000000000380000000000000,
		ram_block1a_54.mem_init3 = 2048'h0006000610F883FFDF80006001C1C00618000003C0000000000000000000004001FEA3FC0000000000000000000000010000005C0000000000000000000000000000003C7FFE7000000000000000001C00020002638783F9DF8000600079100298000001800000000000000000000000027F03F180000000000000000000100000001C000000000000000000000000000000001CFFFF20C0000000000000800C62010002F2C603E3BB80386000FC00001806007000000000000040000000000007F98FF88000000000000000000000000000000000000000000000000000008000000007FFFF0FFC00000000000040D872000000106581E2398019A860FC013F,
		ram_block1a_54.operation_mode = "single_port",
		ram_block1a_54.port_a_address_width = 13,
		ram_block1a_54.port_a_byte_enable_mask_width = 1,
		ram_block1a_54.port_a_byte_size = 1,
		ram_block1a_54.port_a_data_out_clear = "none",
		ram_block1a_54.port_a_data_out_clock = "clock0",
		ram_block1a_54.port_a_data_width = 1,
		ram_block1a_54.port_a_first_address = 49152,
		ram_block1a_54.port_a_first_bit_number = 6,
		ram_block1a_54.port_a_last_address = 57343,
		ram_block1a_54.port_a_logical_ram_depth = 307200,
		ram_block1a_54.port_a_logical_ram_width = 8,
		ram_block1a_54.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_54.power_up_uninitialized = "false",
		ram_block1a_54.ram_block_type = "AUTO",
		ram_block1a_54.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_55
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_55portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[6]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_55.clk0_core_clock_enable = "ena0",
		ram_block1a_55.clk0_input_clock_enable = "none",
		ram_block1a_55.clk0_output_clock_enable = "none",
		ram_block1a_55.connectivity_checking = "OFF",
		ram_block1a_55.init_file = "../RAM/image.mif",
		ram_block1a_55.init_file_layout = "port_a",
		ram_block1a_55.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_55.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001F5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80020007FFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0002001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_55.mem_init1 = 2048'h00E01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00C0F91FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0301FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0407C1F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF040001FBFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_55.mem_init2 = 2048'hEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90003FC31FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1DBA3FFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00F877FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0031E381FFFFFFFFFFFFF7FFFFFFFFFEFFFFFF9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0C41FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00047C0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_55.mem_init3 = 2048'hFFF9FFF9EF077C00207FFF9FFFFE3FF9E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE015C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC380018FFFFFFFFFFFFFFFFFFFFFFDFFFDFC7E7C06207FFF9FFFFEFFFDE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD80FC0E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE30000DF3FFFFFFFFFFFFFFFFFFFFEFFFDFDFFFC1C447FFF9FFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80670077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000F003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1DC67FFFDFFFFFFFFF,
		ram_block1a_55.operation_mode = "single_port",
		ram_block1a_55.port_a_address_width = 13,
		ram_block1a_55.port_a_byte_enable_mask_width = 1,
		ram_block1a_55.port_a_byte_size = 1,
		ram_block1a_55.port_a_data_out_clear = "none",
		ram_block1a_55.port_a_data_out_clock = "clock0",
		ram_block1a_55.port_a_data_width = 1,
		ram_block1a_55.port_a_first_address = 49152,
		ram_block1a_55.port_a_first_bit_number = 7,
		ram_block1a_55.port_a_last_address = 57343,
		ram_block1a_55.port_a_logical_ram_depth = 307200,
		ram_block1a_55.port_a_logical_ram_width = 8,
		ram_block1a_55.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_55.power_up_uninitialized = "false",
		ram_block1a_55.ram_block_type = "AUTO",
		ram_block1a_55.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_56
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_56portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[7]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_56.clk0_core_clock_enable = "ena0",
		ram_block1a_56.clk0_input_clock_enable = "none",
		ram_block1a_56.clk0_output_clock_enable = "none",
		ram_block1a_56.connectivity_checking = "OFF",
		ram_block1a_56.init_file = "../RAM/image.mif",
		ram_block1a_56.init_file_layout = "port_a",
		ram_block1a_56.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_56.mem_init0 = 2048'hFFFFF03800071FFFFFFFFFFFFFFBBFFFFFF83B800F0000004007FF1FFF7E3FFCE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8607FE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000059FFFFFFFFFFFFFFFFFFFFFFCFFC24FC118006037FF1FFFFE3FF9E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8063F0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB0000040FFFFFFFFFFFFFFFFFFFFFFFFFE0EFC33800307FFF1FFFFE1FF9E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8600001FFFFFFFFFFFFFFFFFFF,
		ram_block1a_56.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000FFFFFFFFFFFFFFF7FFDF8DFCE10000000000000003FF2FFF3E1CFCE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C63FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3C000807FFFFFFFFFFFFFBFFFFFFFFCF18080000800000007FF2FFF3E0FFCE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC23F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF66007000FFFFFFFFFFFFFFFFFFFFFFE798180070400000007FF2FFF7E3FFCE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC307FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_56.mem_init2 = 2048'hFFFF3E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007BFFFFFFFFFFFFFF71C7C4EC00000000000000000000084FF04002C00FFFF7FFDFFEFFFFFFFFFFFFFFFFFFFFFFF383FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000027EFFFFFFFFFFFFFFCFFFF3FC0000000000000000080000CFF2C007C60FFFFFFFEFFF7FFFFFFFFFFFFFFFFFFFFFE18FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000017EFFFFFFFFFFFFFFFFFFFBFF0608000000000000000260FFF3808FC63FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC07BFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_56.mem_init3 = 2048'h00FC3F1F87FDFFFFFFFFFFFFFFFFFFFFFFFFF7267FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000005FFFFFFFFFFFE017B000400000000000000000000000D81BF00000000FC7F3FE7FE7FFFFFFFFFFFFFFFFFFFFFFF8F0FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000007FFFFFFFFFFFC07BE00CC01000000000000006000001F8CBF00002000FD7F3FF3FF3FFFFFFFFFFFFFFFFFFFFFFF9F0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000007FFFFFFFFFFFEFFFE00F800800000000000003C00000184FF00002800FFFF3FF1FF9FFFFFFFFFFFFFFFFFFF,
		ram_block1a_56.operation_mode = "single_port",
		ram_block1a_56.port_a_address_width = 13,
		ram_block1a_56.port_a_byte_enable_mask_width = 1,
		ram_block1a_56.port_a_byte_size = 1,
		ram_block1a_56.port_a_data_out_clear = "none",
		ram_block1a_56.port_a_data_out_clock = "clock0",
		ram_block1a_56.port_a_data_width = 1,
		ram_block1a_56.port_a_first_address = 57344,
		ram_block1a_56.port_a_first_bit_number = 0,
		ram_block1a_56.port_a_last_address = 65535,
		ram_block1a_56.port_a_logical_ram_depth = 307200,
		ram_block1a_56.port_a_logical_ram_width = 8,
		ram_block1a_56.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_56.power_up_uninitialized = "false",
		ram_block1a_56.ram_block_type = "AUTO",
		ram_block1a_56.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_57
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_57portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[7]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_57.clk0_core_clock_enable = "ena0",
		ram_block1a_57.clk0_input_clock_enable = "none",
		ram_block1a_57.clk0_output_clock_enable = "none",
		ram_block1a_57.connectivity_checking = "OFF",
		ram_block1a_57.init_file = "../RAM/image.mif",
		ram_block1a_57.init_file_layout = "port_a",
		ram_block1a_57.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_57.mem_init0 = 2048'h9CE38560A6D59FED0CB4F320B0ECFD7EC9CE778F9CDF3ED42886ADD6A92130E3AF5B8BB540E1E2E58FF32FAEB4D9447AF35C20A025540ED565032402321F4A91153B957C847D26182148C95DB8DB5D27F5C7FA4C1CFF35B0F45658E1D6834AAA91D658A1B27980B4FFA67269AA0E0B629ACE5E864CA8FAF2A4AD25A04E8265EFACCE847D333F17D0CAA730608CD1506BE0EBDAEA0FC0A6A6D518D4FD1787881F61A521DEA06BB0C30F93E6E66B3EC058C90C8E3ADA2EB686A01FBF66A3ACFBA848CF13B178382B96ECE7D9D4D2D3A7BDAFE0C3E16516F21EDF0AFF97D88EEA786F1860819CBC8B1B7750AF4F3B745133FD4839652FB0C1EC399ABC4550D2FD20,
		ram_block1a_57.mem_init1 = 2048'h56BEFFD03D19423C4EEADF33E715F5DDCB113580F9447317E101177108D0393952EEF3C1113DDA3EAB77D4DA94743B569996ACEEBFF9343C785D3C662435F87FC875DC584C039A874832F77406F7FEC067C4FB9F7B97DFEED716F87CBD29E9693A75E6F4CD808834759C0B87E6B2F843F503CD517C91DD1618DBFC10D660A505D64B500BBC2D8D6A72BB39E59E096B27BFB699C2B2E68EEE93F7E6B64E4A8E76488D9D478C3E7452DC8F187D104C2EC888CF38B38B7246A29AA9683A48FD95793796692F0D3BBA62618412ACAED86B361250F1942675042E61ABD5DDED8331E14E7D20155047764130066E486E07B95D88FD750F40BDB94E95F5AA8E6A77D1C8,
		ram_block1a_57.mem_init2 = 2048'h6346EAD192BAE5784367DDF150E0A736B05A2BE5ED0373D880D5306DFE8677B6FEE7B463B15500B648C332843C247CEB40B679113D3E60995076A3A6D72333D08679716D6110F5786AFC2DEA7D692D7E44F6160A9B6FA66EC1525DCB93E9909A8166387A2A46BA4A806F61696693F898013FF43286595C0D7F208036421DFE1A2CA0F0E2763F6891AD386CF3B2C39092D9D84A336B63FFFE9374CE228EB213EBD12CC73C906F12A1B2143EF2F8F75B3761FE762ADC0FFBFA8DF3973A3341CD85493DDFDA6DD37862AB77C2588489EB2ECB6A0687645F4FEEDC9B8D3283F74938D091260BEA41880F31CDDCF5B6A08B5FD9ACB4D7C91CA0D32FEC397FD052B9B9,
		ram_block1a_57.mem_init3 = 2048'hA01E798589949BF31F5DFBBFAAD1EE8FD41C8C83EFED053D15F88F55E4C6C09065704AD5A0B536F51D18A3F54663F0CFF0ADCE1BBA21A8678D061F574F030C0E85625F6D5EBDE200CDEE365D23C6FC822EC20E4572AF1E5CA4758FDCADD9FC7D0AAD6214CEBC76F65E3B480F8FCF960886C10E9A41D76F892F60F8AFFBF52E20CD4EDB7C5A431FA03F9FFA817021014790A086A9A1B048BECAA3677797E0AF1765569B75226BF79D1B59F953D53C200DE3570401145A1C8F536CF3D286C54E655D7B0868555F60554B2AAEA7A89D0773BDF9FC98C0934E6C3820148D103E955218CF797FC455554FB866765C1C50AF261768CCEE9BF7EFE6294F1687F856A002,
		ram_block1a_57.operation_mode = "single_port",
		ram_block1a_57.port_a_address_width = 13,
		ram_block1a_57.port_a_byte_enable_mask_width = 1,
		ram_block1a_57.port_a_byte_size = 1,
		ram_block1a_57.port_a_data_out_clear = "none",
		ram_block1a_57.port_a_data_out_clock = "clock0",
		ram_block1a_57.port_a_data_width = 1,
		ram_block1a_57.port_a_first_address = 57344,
		ram_block1a_57.port_a_first_bit_number = 1,
		ram_block1a_57.port_a_last_address = 65535,
		ram_block1a_57.port_a_logical_ram_depth = 307200,
		ram_block1a_57.port_a_logical_ram_width = 8,
		ram_block1a_57.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_57.power_up_uninitialized = "false",
		ram_block1a_57.ram_block_type = "AUTO",
		ram_block1a_57.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_58
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_58portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[7]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_58.clk0_core_clock_enable = "ena0",
		ram_block1a_58.clk0_input_clock_enable = "none",
		ram_block1a_58.clk0_output_clock_enable = "none",
		ram_block1a_58.connectivity_checking = "OFF",
		ram_block1a_58.init_file = "../RAM/image.mif",
		ram_block1a_58.init_file_layout = "port_a",
		ram_block1a_58.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_58.mem_init0 = 2048'h1FFE082411CCEE1C37F0BCC0C896644ED4D01400CEDE911B459A3F65C189CFABA0E999371BA11A3951924D8B8228D69AAF6068A1DFCB62FF193F882013F02F69F427E8FB27FA201E20F0D97DEFF01F7F9B61BE59958E6E1FFFB229C0D8ACBE5CBD176234FC4AA484378EF8D7BEF54CD14C1D609CB0F4691A1154DEAE497A0109363C1FE3073F6BEFB81FF281C6CFC7E4E7D937131FC0E75CFCE0D4D2073D7A3CC4244482E3D9713F5C92C8E0AFC987F460188B25E3878CC8EA58456F8289F620D150B5DB09B4F04B6D10B783764288A43A65E2D303360F1F4815DF867106E2781471BC8A6000FE507908AC420F76A53C2ED03C36CA8DA807B3A2B4DD023AF5D4,
		ram_block1a_58.mem_init1 = 2048'hAF70077F921F63FB86E8EE407BDBF39215EE3FA8FF0011FB302F9CDF88BF29E24B14302ED3B3466427B07CDB94B467A27436D51F6A848EC1084E44C946E690B65EA6F1D4A0717C3111F6C80FF9F7FD98817002ECB7D31FFB110767E86FF719761EB8EAB3458000980DC7F72E637FA44383796D52ED2257123260A744C4E573CDE86D69FE5902E314194CC279DA5CE71CAC4515C3E9298128A4F69951FFA28199888D83EE53D6B7DD00228F84DFD3B7D7F309A1B801908D19267FFEDA485466DD191C6EC49AB2DB5ECE42568B0E4470903C6DFAC690E7DF487D108B694CB246FDCDB59A3ECF590A0CDA3D0F1F9FE8A6A6D1E508D11F7E794A2869BBF1AFF038D0,
		ram_block1a_58.mem_init2 = 2048'hACE7DBF22013F3D2C0E006200020E3F90024EBEA1B782661C75BFB1E29C801CAA1A0630E0C4E079FF1A92E38596F0E807F7A613AE38998F9C501795F4CBE259649839221D8837C3535F22E1F26973689AA86125160E720AB5685927BB826AFE120ECEFD127F88EC8476FE72F9FB7E0FFEE391B781216820D9F63A70CE10D7DFD1E2F1D99A8740693415AA0278F42863A1EDBBBEE056BDFA7BE6BE4393CC48C5FF1086355E83E795DB7ABE1EC3FC89BFFC4E207E300B13E7947E1FFF28FF7FE33543844892BF033E05F48559264385C446399104A3E7C0A74A8BE7A13FF97BA71BBC4493E3B9E93C7D5CFB659E6D6879BF68913E5B86A56ED3BC3E900BFC267D2,
		ram_block1a_58.mem_init3 = 2048'hF806D003DF70857CF3288C0EE31CC59ECDFB4B88070E80FEE8990117DB392108FB00E2B4EDCFDFF41EF32B8BAD71E94764579406FA1444398CF0216EC446ED29F17DAFBB10B0EBE880190E6D5D567495F4B1C7D8EBDAE9EEF3400C1B5699883F69EAC011C59459F1D1F011C3803076C987785A9831DF09C4C96CB1F03E1AB700F47004E9B87E2057884D0BFC4C8289D9B019B3F5EB59311F56754433697B467E91B077B0E99D343AD9B5ED3AA658B4162EF64154BCDC9F83C0A00C4C803EC2E540D8606330666FB3707DF8FF585DE6FC1EE7979AB8BF8497C8E98335198E94E163D8A572BDF8E0629A2AF8506975E0942B386C9B28BF265ABBF923952433F5FA,
		ram_block1a_58.operation_mode = "single_port",
		ram_block1a_58.port_a_address_width = 13,
		ram_block1a_58.port_a_byte_enable_mask_width = 1,
		ram_block1a_58.port_a_byte_size = 1,
		ram_block1a_58.port_a_data_out_clear = "none",
		ram_block1a_58.port_a_data_out_clock = "clock0",
		ram_block1a_58.port_a_data_width = 1,
		ram_block1a_58.port_a_first_address = 57344,
		ram_block1a_58.port_a_first_bit_number = 2,
		ram_block1a_58.port_a_last_address = 65535,
		ram_block1a_58.port_a_logical_ram_depth = 307200,
		ram_block1a_58.port_a_logical_ram_width = 8,
		ram_block1a_58.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_58.power_up_uninitialized = "false",
		ram_block1a_58.ram_block_type = "AUTO",
		ram_block1a_58.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_59
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_59portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[7]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_59.clk0_core_clock_enable = "ena0",
		ram_block1a_59.clk0_input_clock_enable = "none",
		ram_block1a_59.clk0_output_clock_enable = "none",
		ram_block1a_59.connectivity_checking = "OFF",
		ram_block1a_59.init_file = "../RAM/image.mif",
		ram_block1a_59.init_file_layout = "port_a",
		ram_block1a_59.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_59.mem_init0 = 2048'h1F042BCF4C38E0FD32717CC0DB2E75C5412EC44496B03831B2B63EA401C8747B4786753D11AFA2258A0216388685C608D9C01821C03F1100FD0079BFF3F0101EC420001C1807DFE1DFFF2682100B20801F9FBC3C727A603FDC33F9C0DB7E116ABD6E872482DA70618CC625804314262D872D289F42CF0315909B1E2C4F88C6E8CB469D4F00FF000078000F7E40C0381F90CA800CF03F180503E72B3BF8C685C035DB9CE3903BF60F7C5218E02C7341F0E7118F1E61AF4C81CCAC34C078ECDF2069AFF9C078CE8001F216A808757B0B85C085C3BF00F600E1480A2079DE011D8404800093FFFF01C087FF53E7F089F0C010BFF843467FE4033782BF6D002307B8,
		ram_block1a_59.mem_init1 = 2048'hFE30070001E89C07F91700FF84200F1F804F00087F000FBBD0FF5D866C7DA0727926DD6D5BCEE3EE018DB34B95229B1A5B093B5FC444AA5405307B8F87D77FDEC6DC51CB01BEF1CEFAF13FFFFFF7FC07FFF002700034E007EEF99817F000F387A13C23A37B8006197C7FF5677D9303F4B6F07B6BB583E8D881D3E8CCC4F8B036A413B2DE5766CD8808F095BFDC6D105524FEADCCD16F81D7D4F1FFFDFFE28000D78D80302001C825FFFDF07BE0204627CC09876F3CF0035234FFF93A3D9CB9BD09A2764F0AE9F44EAFBA35940ED98C67D667FB9634E3A008BE40FEA90CC2383D74EF0823A0BF01F32602FF1FFFE0A018DFE5003E2007C6B7BFFE447F50080020,
		ram_block1a_59.mem_init2 = 2048'hF66EEDB0C00C0F127FC0002FFFE0E000301FEBE00687F999F8A00C803868C1F16E7DEF01FAC0FE9FFB76DA865E7ADAAEF33182F85B230F77C8E9BF2A7E7FE4706279E1FF240A5120C901CFFE0779C00638D49AC00C3CB020BF98101C7FE040002017EFF0218111F7F8901830306000F1F460F7F9D8D07E0D8A1E567E070060E061CBE1C9A0620EC60450DF32BE1305A712598E7F754A590DCF8100A74CF9F03E014992246F439803AF94001FFFC0640CC00207E001C0C007F81E009D6C20003CA349BB48EB900FE1C8DF831A3473924D0DDD6C74F053CAA51EC3D0B4FEE7750CB243E19FC52DC5A80A301BE182FB2056CF82E7B4C797F101BFF416FFFFC26007,
		ram_block1a_59.mem_init3 = 2048'hFA7F9925547A0243064E1C08BC5CFD91189B8FD1B970FFFE1BF000E83FFFE004FFFFE1544860E00BE1D31B000E7E006F79B03E017A03FFFFF3FD4981A533999E9723AF01A8B0C3119F90721CF8C4F4CC54797E870CBD689707081008C3D9C9E27268D150506927F03FF0001C7FFFF53587FF41580E20F63FF6F009000E1FD800C7E63FE07801FFDFF7D79338C13C39D0A68DDA298A096A7D4F4C2242FCF4A60CE9EE56106DC1BD7F2A82210C2AF925E7777FEA71882063803FE0006F7FFFC11A401F50610F81900F7F800700181D2701D7088F957900FE9FF7F9E9808D177D6EB3023276A8A7FEC7F3134E38BEA2E457A0D106FBC430C32A4E90C397EA9EE204,
		ram_block1a_59.operation_mode = "single_port",
		ram_block1a_59.port_a_address_width = 13,
		ram_block1a_59.port_a_byte_enable_mask_width = 1,
		ram_block1a_59.port_a_byte_size = 1,
		ram_block1a_59.port_a_data_out_clear = "none",
		ram_block1a_59.port_a_data_out_clock = "clock0",
		ram_block1a_59.port_a_data_width = 1,
		ram_block1a_59.port_a_first_address = 57344,
		ram_block1a_59.port_a_first_bit_number = 3,
		ram_block1a_59.port_a_last_address = 65535,
		ram_block1a_59.port_a_logical_ram_depth = 307200,
		ram_block1a_59.port_a_logical_ram_width = 8,
		ram_block1a_59.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_59.power_up_uninitialized = "false",
		ram_block1a_59.ram_block_type = "AUTO",
		ram_block1a_59.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_60
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_60portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[7]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_60.clk0_core_clock_enable = "ena0",
		ram_block1a_60.clk0_input_clock_enable = "none",
		ram_block1a_60.clk0_output_clock_enable = "none",
		ram_block1a_60.connectivity_checking = "OFF",
		ram_block1a_60.init_file = "../RAM/image.mif",
		ram_block1a_60.init_file_layout = "port_a",
		ram_block1a_60.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_60.mem_init0 = 2048'hE0003FD43FFAE002CE8F833F2FE5FA07EE15C47638D162788789C07BFEB4C018EAA0193D105F423D2582D9E886F79FFA0C79F841C000FFFFFD0006400C0FFFFF7BDFFFFFFFFFFFFFFFFFFFFFFFFBFFFFE0001F9C0FFA6000024D463F27C0DFCDC683F81CF43E42338249F67FFC38307E2F8D189FC23C031F9E0526204FF4FF3F04799C0F0000FFFFF80000003F3FFFFFFFF6FFFFFFFFFFFBFFE7FFFFFFFCFFFFFA0014FF8FFBF00083EDA71FD39C7FDF1BEC709F90101EA64B87EFDFFE10B0BDE80EA1C2703F8003B004A00477BBF74200FB81FF0009FFFF480400003FFFFFFCFBFFFF63FFFFF81FFF7FFFD7FFFF3FFFFF00007941FFE000CC7D4382FFDC6E23,
		ram_block1a_60.mem_init1 = 2048'h01CFF8FFFFF7FFFFFFFFFFFFFFFFFFE00016FC77FF0000C70F60A0F82E02B45A1218E2E323E6231F00F800046AC1430117FF969FFCECF97C19002E0904F67FEABF36A9C018000FFEE4F00000000803FF000FFDFFFFF7FFFFFFFFFFFFFFFFF5F8403CCFC17F80012603E00CD8420200145B67476E4224402D2238F0033BC6DC09A03FE39E6F7AF1E00200D6BA1E786765DB04BDC0A0907FFF88F0000E001D7FFF20727FFFFFE3FFFDFFFFFFFFFFFFF1F85009DF18FFF000EDCF0006658B80804605A51E7EFABA943A0C69A813F0A790137387EB962EDF40783F80DEEA0CFB3FC1833DF8038000FFFFFE0000E0001F5FFF201AFFFFFFFFFFFFBFFFFFFF7FFFFFFF,
		ram_block1a_60.mem_init2 = 2048'h799CC470000000EEDFC00010001F1FFFFFE0141FFEFFFFF9FFFFFFFFC7F7FE000FF9E0FFF9C00160060404C09A839F364C4BF83A80C5CFD7E8E51E38802BDBD3E0003E9F7A03393002000FF9C07EC7FA8F38C5C000004FDE1FA01000001FFFFFEFF8100FDFFF9FFFFFFFFF3FE7FFFF00207EF007DBD001F277812F001B0318473E03FA686781EEE0384BBEB34017E38013227EBF73237B0000000086C8FEDFF2C6C1E504048467FC3F880000003FFFFF3FE5F81FFFFFFFFFFFFFFF9FCFFFFFC000C97837E850001E37009EDC8401F448CEA774108BBE0BC400BFD91000877702303FFFFFF8031130000003A080FF5FDEA8130F8400000FFC3FF00000003D9FF3,
		ram_block1a_60.mem_init3 = 2048'h0B00FE295CF083200380000A959CFD9FF6E60DD980800001F8F0000000001FFC00001FEBEFFFFFFFFFDCFBFFF780002F807001FFFA000000000211FE08BBF7C876E030B03F26E33D67423A3E407D0D2F1706D9041878E798038600075419F9FF899770B0B801000FFFF0006000000BFD7800BFE7FFFFFFFFFE7FF9FFEBE00000F8FE001FF8000020002833F93D3F3BF414741FE3CF80121D3EB0AC30403BD9DFC206C9CEB6F043B00F0021005F19F5F8508C7CB0F000007FFFE0003000003FFFBFE0BF9EFFFFFFFF7FFFFFFFFFE2D80018CF806FF8000160000E1101E31A5D39EFF9C872CDCDB681B3F97A2B0037D3D6C61D0B5DBB3170F203000394C71F17FF,
		ram_block1a_60.operation_mode = "single_port",
		ram_block1a_60.port_a_address_width = 13,
		ram_block1a_60.port_a_byte_enable_mask_width = 1,
		ram_block1a_60.port_a_byte_size = 1,
		ram_block1a_60.port_a_data_out_clear = "none",
		ram_block1a_60.port_a_data_out_clock = "clock0",
		ram_block1a_60.port_a_data_width = 1,
		ram_block1a_60.port_a_first_address = 57344,
		ram_block1a_60.port_a_first_bit_number = 4,
		ram_block1a_60.port_a_last_address = 65535,
		ram_block1a_60.port_a_logical_ram_depth = 307200,
		ram_block1a_60.port_a_logical_ram_width = 8,
		ram_block1a_60.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_60.power_up_uninitialized = "false",
		ram_block1a_60.ram_block_type = "AUTO",
		ram_block1a_60.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_61
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_61portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[7]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_61.clk0_core_clock_enable = "ena0",
		ram_block1a_61.clk0_input_clock_enable = "none",
		ram_block1a_61.clk0_output_clock_enable = "none",
		ram_block1a_61.connectivity_checking = "OFF",
		ram_block1a_61.init_file = "../RAM/image.mif",
		ram_block1a_61.init_file_layout = "port_a",
		ram_block1a_61.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_61.mem_init0 = 2048'h00000CC7FFF8E0000100000004164032000FC47FF0EF9CFFAC7800A000809001129FFEC2EE40FDC2BFFDE5F7790E601D0679F801C000000002FFFFFFFFFFFFFF8000000000000000000000000004000000000FE3FFFA6000018080000001E030200F003DB026A47F91C808A000005004D4336F603DC3FCE01FF289DFB00F0084187F9C0F0000000007FFFFFFFFFFFFFF00010000000000000018000000030000000004FC7FFBF00000004000000080206400005F103CD4FFC18018A00101604793F1DE3E7FC2FFFC7FF76FFF880400E400FF80FF00000000B7FFFFFFFFFFFFFC0000001C000007E0008000380000C00000000079BFFFE00000000000000030E4,
		ram_block1a_61.mem_init1 = 2048'h00000000000000000000000000000000000043FFFF00000000C000006C00E873D3B2FFF0FC19C300000400D000414F02660038600307BCABFEFFF1F5FB0A8005000639C000000001E70FFFFFFFFFFFFF00000000000800000000000000000E00003C307F7F8000C180000080440F003803CA7F71FFD780FE1C0840D00041D00258802461809DFE1FFE7F55C7E187989600053DC0800000007F0FFFFFFFFFFFFF00000000001400020000000000000E00200998F8FFF0000080000000043A000C01B27E71F8CB08FDDE1840D0018080080B981C69C280FF87C27F3BF7F304C026003EF8038000000001FFFFFFFFFFFFFF00000000000000004000000080000000,
		ram_block1a_61.mem_init2 = 2048'hF000F1F000000001203FFFFFFFFFFFFF000000000100000600000000000000000FFE1FFFF84000000000000028E3BBB13F87FC390001CFCDB1F2014B00FBB7D277000F8082FB56CFFBFFF001FF8038077000F7C000000001E07FEFFFFFFFFFFF1000000000006000000000C018000000007F0FFFD81000000000000003014ECDBFF7FC0818000F0001647FC300D3AF82870400C08D1BC8FFFFFFFF7FF700A0013831E70400000003C07FFFFFFFFFFFFF00180000000000000000006028000000000987FFE8100000008120A0200188599F937BE07C01EA0401C1D9E00047F702C50000C0061F98CFFFFFFC797F00A02110633F8400000003C00FFFFFFFFFFFF3,
		ram_block1a_61.mem_init3 = 2048'h8903C0E3690A7CFFFFFFFFF777E302600F000AD980000000070FFFFFFFFFFFFC0000000010000000002004000000000FFF8FFFFFFA000000000021FE84C28A0977E03F803F99037D743C124C40B3BFFFA50390C7DBFD9F9FFFFFFFFCB7E60600010070F000010000000FFFFFFFFFFFFD00000000000000000180060014000000FF81FFFFF8000000000003F855C1F6028803E3E00E00E29D7678604140F7BBDF310290C40DFEDC6FF7FFDEFD7FE61A00E30060F000000000001FFFFFFFFFFFFF000000000000000080000000000000001FF07FFFF80000000004010085FD56D75C07FC710C018641FAF0864800FFB7D771043CC00ECFEFFDFBFFFC6FFFE03800,
		ram_block1a_61.operation_mode = "single_port",
		ram_block1a_61.port_a_address_width = 13,
		ram_block1a_61.port_a_byte_enable_mask_width = 1,
		ram_block1a_61.port_a_byte_size = 1,
		ram_block1a_61.port_a_data_out_clear = "none",
		ram_block1a_61.port_a_data_out_clock = "clock0",
		ram_block1a_61.port_a_data_width = 1,
		ram_block1a_61.port_a_first_address = 57344,
		ram_block1a_61.port_a_first_bit_number = 5,
		ram_block1a_61.port_a_last_address = 65535,
		ram_block1a_61.port_a_logical_ram_depth = 307200,
		ram_block1a_61.port_a_logical_ram_width = 8,
		ram_block1a_61.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_61.power_up_uninitialized = "false",
		ram_block1a_61.ram_block_type = "AUTO",
		ram_block1a_61.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_62
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_62portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[7]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_62.clk0_core_clock_enable = "ena0",
		ram_block1a_62.clk0_input_clock_enable = "none",
		ram_block1a_62.clk0_output_clock_enable = "none",
		ram_block1a_62.connectivity_checking = "OFF",
		ram_block1a_62.init_file = "../RAM/image.mif",
		ram_block1a_62.init_file_layout = "port_a",
		ram_block1a_62.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_62.mem_init0 = 2048'h00000FC7FFF8E000000000000005400C0007C47FF0FFFFFFBFF800E00081600319C000000180000040000200000000000079F801C000000000000000000000000000000000000000000000000000000000000FFFFFFA600000000000000000004803003DB03EE7FF9FC800E00001C0061CC0900000000000600C700000000018007F9C0F00000000000000000000000000000000000000000000000000000000000004FFFFFBF00000000000000060000800001F503CC77FCF8000E00001E0061800000180010000000810000000001800FF80FF0000000000000000000000030000000000000000000000000000000000000079FFFFE0000000000000006018,
		ram_block1a_62.mem_init1 = 2048'h0000000000000000000000000000000000007FFFFF0000000000018008002072835EFFFFFFFFFCFFFFFC00D000C1A3031D006000001840100000000200010000000639C000000000180000000000000000000000000000000000000000000000003C3FFF7F8000000000000040000000030E7F7FFFF7FFFFFFF800D000C130031F0018000000000001802B000000000800043DC08000000000000000000000000000000000080000000000000000000000099FF8FFF00000000000000001003E01C67E7FF8FBFFFFFFF800D0008140031C000000010000000180070000000018003CF80380000000000000000000000000000000000000000000000000000000,
		ram_block1a_62.mem_init2 = 2048'h0000C1F0000000000000000000000000000000000000000000000000000000000FFFFFFFF84000000000000008E383B53FFFFFC7FFFE303E7FFFFF7B00FBCFD3FF0C00800204900004000006000000000000C7C000000000000000000000000000000000000000000000000000000000007FFFFFD810000000000000030080C03FFFFFF7FFFFF1FFFF7FFFF300D3DF839F0001000104280000000000000040000001E704000000000000000000000000000000000000000000000000100000000009FFFFE8100000000001004000C0418F9F7FFFFFFFF5FBFFFFD9F000C797039C00000000006030000000060000400000033F8400000000000000000000000C,
		ram_block1a_62.mem_init3 = 2048'hF703C0E07A0200000000000008000000000008D98000000000000000000000030000000000000000000000000000000FFFFFFFFFFA000000000001FEB4FDFBF7881FC07FC07FFCFEFBFFF27E40FFC3FFFB03A0C3180180600000000308000000060070F000010000000000000000000200000000000000000000000000000000FFFFFFFFF8000000000003F849FF33FEFFFFFC1FF1FFFD9EF9FFE07340FFC7DFFF02A0C30C00C3F00000000380000000000060F0000000000000000000000000000000000000000000000000000000001FFFFFFFF80000000000010001FF27FF7FFFFF8FF3FE79C27DFFFE7B00FFCFD7FF0800C00E0060000400000000000000,
		ram_block1a_62.operation_mode = "single_port",
		ram_block1a_62.port_a_address_width = 13,
		ram_block1a_62.port_a_byte_enable_mask_width = 1,
		ram_block1a_62.port_a_byte_size = 1,
		ram_block1a_62.port_a_data_out_clear = "none",
		ram_block1a_62.port_a_data_out_clock = "clock0",
		ram_block1a_62.port_a_data_width = 1,
		ram_block1a_62.port_a_first_address = 57344,
		ram_block1a_62.port_a_first_bit_number = 6,
		ram_block1a_62.port_a_last_address = 65535,
		ram_block1a_62.port_a_logical_ram_depth = 307200,
		ram_block1a_62.port_a_logical_ram_width = 8,
		ram_block1a_62.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_62.power_up_uninitialized = "false",
		ram_block1a_62.ram_block_type = "AUTO",
		ram_block1a_62.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_63
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_63portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[7]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_63.clk0_core_clock_enable = "ena0",
		ram_block1a_63.clk0_input_clock_enable = "none",
		ram_block1a_63.clk0_output_clock_enable = "none",
		ram_block1a_63.connectivity_checking = "OFF",
		ram_block1a_63.init_file = "../RAM/image.mif",
		ram_block1a_63.init_file_layout = "port_a",
		ram_block1a_63.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_63.mem_init0 = 2048'hFFFFF03800071FFFFFFFFFFFFFFBBFFFFFF83B800F0000004007FF1FFF7E3FFCE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8607FE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000059FFFFFFFFFFFFFFFFFFFFFFCFFC24FC118006037FF1FFFFE3FF9E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8063F0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB0000040FFFFFFFFFFFFFFFFFFFFFFFFFE0EFC33800307FFF1FFFFE1FF9E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8600001FFFFFFFFFFFFFFFFFFF,
		ram_block1a_63.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000FFFFFFFFFFFFFFF7FFDF8DFCE10000000000000003FF2FFF3E1CFCE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C63FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3C000807FFFFFFFFFFFFFBFFFFFFFFCF18080000800000007FF2FFF3E0FFCE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC23F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF66007000FFFFFFFFFFFFFFFFFFFFFFE798180070400000007FF2FFF7E3FFCE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC307FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_63.mem_init2 = 2048'hFFFF3E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007BFFFFFFFFFFFFFF71C7C4EC00000000000000000000084FF04002C00FFFF7FFDFFEFFFFFFFFFFFFFFFFFFFFFFF383FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000027EFFFFFFFFFFFFFFCFFFF3FC0000000000000000080000CFF2C007C60FFFFFFFEFFF7FFFFFFFFFFFFFFFFFFFFFE18FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000017EFFFFFFFFFFFFFFFFFFFBFF0608000000000000000260FFF3808FC63FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC07BFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_63.mem_init3 = 2048'h00FC3F1F87FDFFFFFFFFFFFFFFFFFFFFFFFFF7267FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000005FFFFFFFFFFFE017B000400000000000000000000000D81BF00000000FC7F3FE7FE7FFFFFFFFFFFFFFFFFFFFFFF8F0FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000007FFFFFFFFFFFC07BE00CC01000000000000006000001F8CBF00002000FD7F3FF3FF3FFFFFFFFFFFFFFFFFFFFFFF9F0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000007FFFFFFFFFFFEFFFE00F800800000000000003C00000184FF00002800FFFF3FF1FF9FFFFFFFFFFFFFFFFFFF,
		ram_block1a_63.operation_mode = "single_port",
		ram_block1a_63.port_a_address_width = 13,
		ram_block1a_63.port_a_byte_enable_mask_width = 1,
		ram_block1a_63.port_a_byte_size = 1,
		ram_block1a_63.port_a_data_out_clear = "none",
		ram_block1a_63.port_a_data_out_clock = "clock0",
		ram_block1a_63.port_a_data_width = 1,
		ram_block1a_63.port_a_first_address = 57344,
		ram_block1a_63.port_a_first_bit_number = 7,
		ram_block1a_63.port_a_last_address = 65535,
		ram_block1a_63.port_a_logical_ram_depth = 307200,
		ram_block1a_63.port_a_logical_ram_width = 8,
		ram_block1a_63.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_63.power_up_uninitialized = "false",
		ram_block1a_63.ram_block_type = "AUTO",
		ram_block1a_63.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_64
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_64portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[8]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_64.clk0_core_clock_enable = "ena0",
		ram_block1a_64.clk0_input_clock_enable = "none",
		ram_block1a_64.clk0_output_clock_enable = "none",
		ram_block1a_64.connectivity_checking = "OFF",
		ram_block1a_64.init_file = "../RAM/image.mif",
		ram_block1a_64.init_file_layout = "port_a",
		ram_block1a_64.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_64.mem_init0 = 2048'h0000000000000000060000007E000C00007C1F1827CFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00018000001E37FFFFFFFF86E00000000000000000000000200024000007F000000007C1F1C0FE7FFFFFFFFFFFFFFFFFFFFFFFFFF8E1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9800000010167FFFFFFFFFFFE00000000000000000000000000000000007F000000007C0F1E0FF3FFFFFFFFFFFFFFFFFFFFFFFFFFBE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F00000000025FFFFFFFFFFFE00600000000000000000000000000000017F000000,
		ram_block1a_64.mem_init1 = 2048'h00000003FFFFFFFFCFE00000000000000000000004011C000007800000003C00000000080E3FFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000020000001FFFFFFFFF7E0000000000000000000000000000018020000F0000400001E00000F1FFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000C0000000E7FFFFFFFCE0000000000000000000000000000001800000C8000400003C00000F9FFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000300000006BFFFFFFFFF0000000000000,
		ram_block1a_64.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFF02020000000007FFFEFFAFEDE08006000000000000000000005CF00000040001FD07800007E000001CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0020000000001FFFFFFFFFDFCC006000000000000000000000CFC0000F8000004038000070000010CFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000008C00000FBFFFEF6F8DF40060000000000000000000005CC00006800000003C0000C00000085FFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC0000,
		ram_block1a_64.mem_init3 = 2048'hFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF20000000000065FFC363000000001C000000000000000000000100010000FE707C0F1F0017F00000383CFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF60000000000043FFF8CF88101C00000000000000000000000000003C07E00033FE0F0E0407F00000783E7FFFFFFFFFFFFFFFFFFFFFFFFFFF0F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE08000000000007FFF87F87F80C00000000000000000000000000C0100E7C0007FF07040407E000003C7F7FFFFFFFFFFFFFFFFFFFFFFFFFFC3EFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_64.operation_mode = "single_port",
		ram_block1a_64.port_a_address_width = 13,
		ram_block1a_64.port_a_byte_enable_mask_width = 1,
		ram_block1a_64.port_a_byte_size = 1,
		ram_block1a_64.port_a_data_out_clear = "none",
		ram_block1a_64.port_a_data_out_clock = "clock0",
		ram_block1a_64.port_a_data_width = 1,
		ram_block1a_64.port_a_first_address = 65536,
		ram_block1a_64.port_a_first_bit_number = 0,
		ram_block1a_64.port_a_last_address = 73727,
		ram_block1a_64.port_a_logical_ram_depth = 307200,
		ram_block1a_64.port_a_logical_ram_width = 8,
		ram_block1a_64.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_64.power_up_uninitialized = "false",
		ram_block1a_64.ram_block_type = "AUTO",
		ram_block1a_64.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_65
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_65portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[8]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_65.clk0_core_clock_enable = "ena0",
		ram_block1a_65.clk0_input_clock_enable = "none",
		ram_block1a_65.clk0_output_clock_enable = "none",
		ram_block1a_65.connectivity_checking = "OFF",
		ram_block1a_65.init_file = "../RAM/image.mif",
		ram_block1a_65.init_file_layout = "port_a",
		ram_block1a_65.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_65.mem_init0 = 2048'hC1B79FE3DD5968F9A97EB63F7071031A61C8454F6801E6396AA1E42BA49D344E3F84DE6AD780B9ED8AC363D0D0D16284CB9C2E48CBA2888235483C3849D29FC1FC37D33A3CB469B7471F9E7E78B4BA6A00CB3A1AD7E9A9425BE05AAFA841C7F037B3B25F5F0C623821B998463FF871A73B13F27308071ABF03A9AB5656A54889D5B55F876B1C82265A6EBA032665F64E3A3E1AC0B02D654C5CD417149C986DE56AB3A6A8C898046670994F7581855254127C1DCD395190EB0599C8750A8B5D472E50CD190E660DFB282DD60C2964F9A624E887105F72018DBB679D38D8A3B8E59F973F5B4215B37DBBB6792F3EDB114759E1962F94E757B211E29BFC052CD0BC,
		ram_block1a_65.mem_init1 = 2048'h7EC3F4EB71EEEC211030BC63828AF6604D036398A1C882C56F45F6456AD4E7119D96567477AD137838B6DF2F3215C1C65E4BEA9FDC13C02AF068DD83C98E917FD46FAB28DF0FE528411BFC1EC39DB37C3755CCCC2A6E4D67ED72E20AF4BDEAA4D2505D0BD2F004D30ED057FE02F73F1DD6A848BD96B6AD371DFB5C5448821086FC5BC2B1D8CD91721FD80C495B31D81EA51F9FFEF25EDE79729D9162AA905FCAB7B84A9B18F028973A4B593976C7D455F9FD41A94193C8E530DC70D93FCEBD2D7A6E2939EC89B18E6D5195457B7D7C395B7D6C4E42D8E36247D327F9DF56A772D4D92488A7E910AA821013D04EA065BC76E5B207940B79E042B2801E3BD414B3,
		ram_block1a_65.mem_init2 = 2048'hEF13213E185B82618E14BE892BCD4F4B548433BCDC53450323D2779D45761F13C1241328CD9D420065D3BE1FF53AC4BD19D7E1DFC8820672CD55A35B66C316C2637079BD09AB05578FE2C05A135AF391BCD88D834B3452CE08C93880E6BAB888249FCF6421F3600607819F9073C1713E915BCF88B24C3E07D860908716D6F4AF24FCAF5DEE81D03963786D900BED88F4C6CBA287CA8B240AC4FC4C9FE8D6EB8E947544C50713F52D00AC0D39C535482746F579C44CF55D916548A7E6A28B3364FF2F9B68CFA21019CDA54DF8094D40FFDF36AAC927410CC008638F134D49B4CCE42195A7F94B8AA7A0D9B8CCD1C4616DE53B8C656E235C3F7B8F182FBD50F25C,
		ram_block1a_65.mem_init3 = 2048'h432BC208CD0FE3FB2ED008F06001120D1A5D84D442EB050F39FE6D134C166A50492EC0A802C9CE72DBA4E4D93A6EDDEA0FB0A89C2C69D46D0C5A875B1DC22C272ED4811DF46D756B292542E4DF7B79ED8E9F933C5302A28807D4C9E02A497CC486DB11328888DF5C22078F5A0C30193CABEABB9240732076B40479E391BC942EF02D73704A30F3D1DCA13EE7D57261743DB1F69298601B04E51122C3910B973DDE77C78203FE2278055893EFF93013D2DC3C6A62BADCBBC7E6A6E46F1E6CA392981BEF9AF00806B15B253C526CBB8B4017368951941022C8CF98A5F15A838ED2BD193C47703A3C19034F8683F28A68A708C42D22C07BD129F7EE48ED886CF201,
		ram_block1a_65.operation_mode = "single_port",
		ram_block1a_65.port_a_address_width = 13,
		ram_block1a_65.port_a_byte_enable_mask_width = 1,
		ram_block1a_65.port_a_byte_size = 1,
		ram_block1a_65.port_a_data_out_clear = "none",
		ram_block1a_65.port_a_data_out_clock = "clock0",
		ram_block1a_65.port_a_data_width = 1,
		ram_block1a_65.port_a_first_address = 65536,
		ram_block1a_65.port_a_first_bit_number = 1,
		ram_block1a_65.port_a_last_address = 73727,
		ram_block1a_65.port_a_logical_ram_depth = 307200,
		ram_block1a_65.port_a_logical_ram_width = 8,
		ram_block1a_65.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_65.power_up_uninitialized = "false",
		ram_block1a_65.ram_block_type = "AUTO",
		ram_block1a_65.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_66
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_66portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[8]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_66.clk0_core_clock_enable = "ena0",
		ram_block1a_66.clk0_input_clock_enable = "none",
		ram_block1a_66.clk0_output_clock_enable = "none",
		ram_block1a_66.connectivity_checking = "OFF",
		ram_block1a_66.init_file = "../RAM/image.mif",
		ram_block1a_66.init_file_layout = "port_a",
		ram_block1a_66.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_66.mem_init0 = 2048'h4304B91CCC8149CB5F6E8FBE40FE72271F9BD681155D7AE0DE1E180F1C3940B0A7BDF8E42F6ECF1E76C76226B13D3D43B6688645B4DFEF023E703C1BF0951E21F8C839FE5CC21038CEDF0637EA3C916927B42892376E00B3CC8D2F33929729DF2DC78988A6897D57FF36784D77464DF7FF50DDADF17536FC7E0F91AEE13D10CDBB584E28D1C8A3881872A5F15805861EFB0F38B6B86A24AB7C9C16BF1D1729E096D8FDAA6A36D49007CE00E8C81F10338E07FD2A8EA6269BBD2BE823ED51E35748C292B9AF93D77E7D1C207C17DFD1E5FBF1E010709ECA783BF1A6760CF1A949FE6FEA24DA3C7E82FB4648F239AF1361FCC6811E4F3CA664303A337731BB7E54,
		ram_block1a_66.mem_init1 = 2048'h4139B60C039013C2A19FA9AC360EE47D064520EC5ADC666ECF2E3F2D048181A3B9FE240FECCA0E95F6622BDBCAC92E7A06C689E78387E7E318F83F88379D0F00047CEBAA20FC7317F8E301CF7EDE5CCBB753B1C200758F7AC9F7DC04E6C7A833FE2139D7C84A50AEA4A0BB700708F907000062A12AB7B5F0F6AD27B7A0D937C2E1D687064093AE1903EDF4095F5208066A193DDB1F69E1A68E6412061DABE3907598C68F1981B092E1B387263F94DCD6168D89B1E4F1FDBF7FC0487D30D135D8CE5F20F3A2B72CCFC02C76C46D55C3CA4B5209ED21858A3E34D028053CEFB002111873FF53A2EC7FFEE820B1B92C7B9D96F0B68FD4C011642488559BAB99B966,
		ram_block1a_66.mem_init2 = 2048'hA11C20BD01E4165EF25CB95E025AC322597BC9810094050D20419B433420C3346AD2459B9882B8E983AF8A45BC310885E5673718F46834811297EAC404D7137C100B73B1384D666F840A0C6CDD820CF07E51EB9B50E44773F3C8E5C186E46BEB556002F01CBB80012B41BC5ADFBEFBFABAEC1E8F3CFA5B44675044182EB7E4E80918B0AF47C4E8D884F2AE1E6ABD208A04A6A9F9516C8075D87036A637901D0167BDB7E308EF1F5BF3F1F60E9F0E0D2DDA71027472D5709142884835FA75D382F4405E998D41B8A616B9DB0313FFA6C0061D090A7B8A2EF8DE7DB1ACE6A82F6D3362A344B3E88E6D9C307FC527F11FF01DFCFBD961FF21DFFEF184CFDE53D697,
		ram_block1a_66.mem_init3 = 2048'h7C7ECC2FB3E70B5C5153ACF09F9103FBEDBC5827CD95D848D874BE8084655EB39938C9A163C9CBE774E784DE86D782CF47A183B72D59A15325EF11CCEBCF565D45B4D2B5FA75672AE6CC8619AA9250E3EF3C7BB28FBC19F6D9A70FE0D65A733B7AA364038B05E29F754C0C02A9C5684845DC73DBE013077BF6B9379FDB198A24A1D75E4F2C5E2524BA003DD003908C31363165600830FF733A71400E33B138C8CFD6042E580CA0C3C046F7E994920F9F43BEF81981C03BF81BCD42429D73DE5EF8AE1F83005807807340D927A5114E91CE5A6FCBE59223C4DE5832FB172FA3C512D7E95058C8CCB1B4DD049EA5361D397FAB9E07BC1005F704943EB6CD400E07,
		ram_block1a_66.operation_mode = "single_port",
		ram_block1a_66.port_a_address_width = 13,
		ram_block1a_66.port_a_byte_enable_mask_width = 1,
		ram_block1a_66.port_a_byte_size = 1,
		ram_block1a_66.port_a_data_out_clear = "none",
		ram_block1a_66.port_a_data_out_clock = "clock0",
		ram_block1a_66.port_a_data_width = 1,
		ram_block1a_66.port_a_first_address = 65536,
		ram_block1a_66.port_a_first_bit_number = 2,
		ram_block1a_66.port_a_last_address = 73727,
		ram_block1a_66.port_a_logical_ram_depth = 307200,
		ram_block1a_66.port_a_logical_ram_width = 8,
		ram_block1a_66.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_66.power_up_uninitialized = "false",
		ram_block1a_66.ram_block_type = "AUTO",
		ram_block1a_66.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_67
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_67portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[8]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_67.clk0_core_clock_enable = "ena0",
		ram_block1a_67.clk0_input_clock_enable = "none",
		ram_block1a_67.clk0_output_clock_enable = "none",
		ram_block1a_67.connectivity_checking = "OFF",
		ram_block1a_67.init_file = "../RAM/image.mif",
		ram_block1a_67.init_file_layout = "port_a",
		ram_block1a_67.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_67.mem_init0 = 2048'hD6C60CCFFA20A7B31DF913098086E1C9D6E4606E0A9DC2D83228007373F4FCFF79CA9C03E010E37C0139640C6FFD0000FE0FCE40102C007DC380000800E81F0653EFF7865CBFFFC033079D57E434209A003AD0E93D5B3DD6B15BF4D0C05639FDDFFF27330E35004803380037C9247DF8068CDB55EE9F35FC01F78001FF3D20CAFF1F7E202017B81FE7809F01087A06665EEFF48E9817EBF18360013CA0664DDF06E67D3795B2D78C66C89EC230D9D6145EFCD58032FD0D5703481C038B99F9589640D65DB07C797E06FC0183FF1FC1E3FFFFE0108051FC07C4019F8100FE490EDD9FDA07DA03FDFFC4FC59019F04947E02BF6FEFB03140B29A0B1E9EB8A3A59E,
		ram_block1a_67.mem_init1 = 2048'hBF39A5F400FFE00131B3A8E00546C07C95AAD90699F498E2D88D6D2AC64F4164920A18F094C5F7463345D003E44EB7DBFACB0904C0781FE80007FF8E0073FF00C47E178800028300000000DFFD1FE0D2556F803E01FFF081C987FEC2860BB427365C1C403DFFD3F1E242550B1DE3FA4B6940ADC6AAA5623A0A791809843E37F310F007E44066779C0003F40A2007F806CC1F83F8108701E0020410461F43FDA03B86417F18BFFF69A31B389E421C483FE087799BAD3B5F57FA6DD5FB33AD69180D63E675619D00302C46083802867FFBB86C0E78E0657F7E032E2406C3FBA002A01F6FF8105801C00100009001D07EA363EFB37F947FEE19E0AFE50A8BCE10D3,
		ram_block1a_67.mem_init2 = 2048'hDF1F5FBF001FE18001E2B9F00DD481E3DC0007BE00100505234786BB9B286F7863ED5488F7CA003C3FBFAC676E28215D2E0D4C5599D3EA3F8A636E108418107FFEBB6ECFB805F29F80EDFC4020FDFFF0FE5E77BB401BB980003401CE0EFF4CAADFC001EE000400032232448D25A4D00373F2D8AEA76F4F0C09B00C3E4FB0851EE5AB58CAA0CEDC4724941860DE6210FEFA115689202C7BFF868FFEB0006FFF00C7F80FAF0000F880000007FF48BFF3DFE1F121F2413A909273BD1C47F2BDE4061712B30BD8EBBB8015AF7D5C29700131982D4CEC97871F27B1F94C41841787ECCBBC0193203271EF340FFFCE003DFF00C5FD87C96000F6000000003E6113E6BF,
		ram_block1a_67.mem_init3 = 2048'h7FB8E3CEC9206BDAC02DCCF0006EFFFBF7FC1FFBCDE630C0987FC0004D872650210039A0C3C9CFF9FC73B29D713F0E1326335024FBFF8254EB52E02FD87188A1F8BA225045692AE6006C1231133356078FEF883F54839EBEC079EFE000E78FFFFEFB78FF88FF1C10008FF002093BB3F819C00BC40073077E8A5E878318E42E472007C59EC6BBF47EE181BEF0083C4A82ADFCE3FBFB7742E9B85ADC7C4BF5700FAF97FC3EAF0B52BFC3BDF7E0624CFF9FBFBE84FF803FC400006DFF021F4263DE808007BC007807807FEBE5F84CFFEEF7AFF61018F571EBEA3118024BA004CC9D12AD63F94F80504FF063C804C779243EFF0EE03B7C136D9F05DCFCB0521CFE07,
		ram_block1a_67.operation_mode = "single_port",
		ram_block1a_67.port_a_address_width = 13,
		ram_block1a_67.port_a_byte_enable_mask_width = 1,
		ram_block1a_67.port_a_byte_size = 1,
		ram_block1a_67.port_a_data_out_clear = "none",
		ram_block1a_67.port_a_data_out_clock = "clock0",
		ram_block1a_67.port_a_data_width = 1,
		ram_block1a_67.port_a_first_address = 65536,
		ram_block1a_67.port_a_first_bit_number = 3,
		ram_block1a_67.port_a_last_address = 73727,
		ram_block1a_67.port_a_logical_ram_depth = 307200,
		ram_block1a_67.port_a_logical_ram_width = 8,
		ram_block1a_67.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_67.power_up_uninitialized = "false",
		ram_block1a_67.ram_block_type = "AUTO",
		ram_block1a_67.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_68
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_68portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[8]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_68.clk0_core_clock_enable = "ena0",
		ram_block1a_68.clk0_input_clock_enable = "none",
		ram_block1a_68.clk0_output_clock_enable = "none",
		ram_block1a_68.connectivity_checking = "OFF",
		ram_block1a_68.init_file = "../RAM/image.mif",
		ram_block1a_68.init_file_layout = "port_a",
		ram_block1a_68.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_68.mem_init0 = 2048'hD7F319CF23AE1CBD71EF58F5819453EDE18360239E6502F802100003AFE07CFFFFFB600FE00F1A83FFFF60000002FFFF01F051BFAFE7FFFFFFFFFFF7FF001FF885E00FFE3C800003006795981FC73FFBFFC60C04CFC43C7C458EB27C0034A93DEF83A04FF5310060031000077E807DFFFC7F2171E018CD03FFFF800000C2FF3700E0B1DFEFEFB3FFFFFF7FFEFB8006797CE00EFE98001002000015C78F86723FF901F1C2FE4DD3D371EB056B002D3B11EE82F24FE0F9001001100001AC19F95FFEBF204180028381FCFC000000E03E1F00001FEFF7EFFFFFFFFE7FFFFF0008EF1CF005FFDA000000000039FDB5B7AE7FFF7FFFF0FFFA06ABD15A1DB8801D0C11,
		ram_block1a_68.mem_init1 = 2048'hFB467BFC00000000301C52A0078107839C00BE04EA14E27F120C26117A9B83FE0067FB82FD1C05C838780003D7B0278BFEBBF62740000015FFFFFF88003800FF3B818077FFFEFFFFFFFFFF20001FFF7E59007FFE008000000B3800850FF047DFF6BB5FFFCAFFEE5FC5C197040F4FDAD6F061EC9F9675E0FC08B900018BBC37C3F10FF857C0000063FFFFF40800F407F92FE0C007EFFFFE5FFDFBEF99E003FE4F5F81BFFF18C00000431CC02383E3EFFFE8E583C269FF0959BFE8DC0735B57BEDF043D710B40680F01620000046987FFBFB0FF06FE00204C1FFFE200800045FFD7FE0C007EFCFFF3FFFFFFF6FFE007F4283E04FFF94003000004FFA158BEBDFF3,
		ram_block1a_68.mem_init2 = 2048'h00E08040FFFFFFFFFFFF46000FDF50E3DDFFFF800010050121F6EF43E49070FF9C1BF7341CE2FC0E3F3FA1F98023856179810F86F227F180303010200520107FFFCB3F063802C9007CEFFC500000000F01A00044BFFFFFFFFFFFFE3002FFD86B8FFFFFE00000000021F65F8FFA781FFC0C010341B6D734B7F9C041FC8FBBC752308C86F1E93F59C0722D05000F6000FEFF78FF02601380005CFFFEA8000000FF38000070FFFFFFFFFFFFF800243FFA3F120EFFF040001091725AE487FDEE07F9E8E10C08C21FBFFFE7AB1F0DC6BB81CA232D9181FCAF3FE00E898501A20017CCFED8FE00E01400169BFFFFC0000200FF3A0000269FFFFFFFFFFFFFC00093F98F,
		ram_block1a_68.mem_init3 = 2048'h7FCB73F0B1E174E73FFFDCF0000000040003E00033FFFFCF678000002D079E201EFFF9A003C9CFFF86D844DE8FFFF2FBBBC44FC7DF424EC3EF3CD018D82D0C0642004143E4D0B1E1C04D9A01C33334078FECEBC0278070113FFFEFE0018000000104830077FFFFEFFFF0000209C097F8063FFBC00073077EFE3D4743A7FC307BFFF8D3E7D3ABDF2522817314D00F02080500A10638C4F9E63857A0300331000F8FEDE7C04F0825603FFCF7E001850060004103007FFFFFFFFFF200021F7C21DE877FFF80007807807F6BC5004B9FF1FC3009DAE74ECD342AFA1831E8800F0EA92001ABA11823CBC08018B0604746243FFFDEFFC1BC14C300FBFCFC80218301F8,
		ram_block1a_68.operation_mode = "single_port",
		ram_block1a_68.port_a_address_width = 13,
		ram_block1a_68.port_a_byte_enable_mask_width = 1,
		ram_block1a_68.port_a_byte_size = 1,
		ram_block1a_68.port_a_data_out_clear = "none",
		ram_block1a_68.port_a_data_out_clock = "clock0",
		ram_block1a_68.port_a_data_width = 1,
		ram_block1a_68.port_a_first_address = 65536,
		ram_block1a_68.port_a_first_bit_number = 4,
		ram_block1a_68.port_a_last_address = 73727,
		ram_block1a_68.port_a_logical_ram_depth = 307200,
		ram_block1a_68.port_a_logical_ram_width = 8,
		ram_block1a_68.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_68.power_up_uninitialized = "false",
		ram_block1a_68.ram_block_type = "AUTO",
		ram_block1a_68.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_69
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_69portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[8]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_69.clk0_core_clock_enable = "ena0",
		ram_block1a_69.clk0_input_clock_enable = "none",
		ram_block1a_69.clk0_output_clock_enable = "none",
		ram_block1a_69.connectivity_checking = "OFF",
		ram_block1a_69.init_file = "../RAM/image.mif",
		ram_block1a_69.init_file_layout = "port_a",
		ram_block1a_69.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_69.mem_init0 = 2048'hD0000031E39C033E99CF1802816851D38082A08459B2FD07FDCFFFFCBFFF83000184000FE000040000009FFFFFFFFFFF00002000401800000000000000001FFF261FFFFE1C800000000791E000043FFBFFFE01FEFF3E3576A5AE318380E83D038C82E0A233DAFF9FFCFFFFF8FFFF820000E00071E000020000007FFFFFFFFFFF0000000010004C00000000000400067F8F1FFEFE98000000000009F840067FFFFFFFF0FCFEFED6CB83C8039D80F12AEF8D83B0A1170CFFEFFEFFFFFE6FE606A002E00341800100000303FFFFFFFFFFFF0000000018000000000000000000080FE30FFFFFDA000000000001FE83C7807FFFFFFF00FF7C009F63840FCC80F025EF,
		ram_block1a_69.mem_init1 = 2048'h06FFFFFC00000000337FFC9FF80007FF9C0E3FFCE2E6E3BFCC025800F13B83D9E19F041510427D3FCB7FFFFC3FFFD85401040017C000000200000077FFFFFFFF0000000000010000000000C0001FFF81DEFFFFFE000000000B1FFF03FC0007FFF10FDC7FC6FEFC1FC7851701089BFAF98021170C71BB9F0FFBC6FFFE71BFC83C0E500027C000000000000BF7FFF7FFFF1000000000000180000000600003FFF0207FFFFF18000000031FFFC1FC000FFFE7158003D1F3309E2E4ADC0036495BD380C23F8E72F93F0FFFCFFFFF7C9F800404C0000FE00000000001DFFFFFFFFFFF00000000003000C00000000000007FFC4C1FFFFF94000000000FFFE074081FF3,
		ram_block1a_69.mem_init2 = 2048'h0000600000000000000000000FDFC01C23FFFF800010050121F4E09C07807FFFFFFFE77EACEA36A63F7FB0F1A02B05CEEA8180630230007FE3CFFFFFFBFFEF80002AC000380D8600031003BFFFFFFFFF00000000000000000000000002FFD015FFFFFFE00000000020339CB003E01FFFFFFFC3DE861730D7F9D07E731FBBC50DE38F01030930203FDBBDFDFFF19FFF0101490004600C00002300015FFFFFFFFF000000000000000000000000003FFC0173FFFFF04000109072EBF41800E007FFFFFFFFFEC4EBA31FF7AD7E32007BC3DDE132001B14A1101FE381FDFE69FFF833004F0000E00800006000003FFFFFFFFF0000003000000000000000000013FF00,
		ram_block1a_69.mem_init3 = 2048'h801C440041E080000000330FFFFFFFFF0000000000000030000000000DF801FFFFFFF9A003C9CFFFF8DFFA20FFFFFEF43E073FFFFF3C2997ED00D018B82D040BE280808F6C7C301FFFAD9DFEFCCCEFF870132C00C7800C600000101FFFFFFFFF00000000000000000000000209FF6007FFFFFBC00073077EFE1CF8FC3FFC3E783FFFCFFB93F3C76C3181B7ECC01E0B17A780A1C1B07C181FC7B3FFFF3CCEFFF0700398018F0818300003081FFFFDFFFF0000000000000000000000021F7FC0217FFFFF80007807807F33DAFF8F9FFFFC3FFFD9FDACC3F2DCD918200800078AA6A381A5469C38283F9FFBFFFFF87FDBC00031C0003C1186000003037FFFFFFFFF,
		ram_block1a_69.operation_mode = "single_port",
		ram_block1a_69.port_a_address_width = 13,
		ram_block1a_69.port_a_byte_enable_mask_width = 1,
		ram_block1a_69.port_a_byte_size = 1,
		ram_block1a_69.port_a_data_out_clear = "none",
		ram_block1a_69.port_a_data_out_clock = "clock0",
		ram_block1a_69.port_a_data_width = 1,
		ram_block1a_69.port_a_first_address = 65536,
		ram_block1a_69.port_a_first_bit_number = 5,
		ram_block1a_69.port_a_last_address = 73727,
		ram_block1a_69.port_a_logical_ram_depth = 307200,
		ram_block1a_69.port_a_logical_ram_width = 8,
		ram_block1a_69.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_69.power_up_uninitialized = "false",
		ram_block1a_69.ram_block_type = "AUTO",
		ram_block1a_69.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_70
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_70portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[8]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_70.clk0_core_clock_enable = "ena0",
		ram_block1a_70.clk0_input_clock_enable = "none",
		ram_block1a_70.clk0_output_clock_enable = "none",
		ram_block1a_70.connectivity_checking = "OFF",
		ram_block1a_70.init_file = "../RAM/image.mif",
		ram_block1a_70.init_file_layout = "port_a",
		ram_block1a_70.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_70.mem_init0 = 2048'h2FFFFFFE1C7FFFC1E9F0E7FF81FFB23FFF83E0E7D830000000300000400000000000000FE0000000000000000000000000000000000000000000000000001FFFE7FFFFFE1C800000000791FFFFFBC0040001FFFF00FFCD89FDB1CFFF80FFDEFFF383E0E3F0180000000000000000000003000071E000000000000000000000000000000000000000000000000000067FFFFFFEFE98000000000001FFFFF9800000000FFF01FF2F3CFFF7FFFF80FEDDFFF383F0E1F00C00000000000010000000010000418000000000000000000000000000000000000000000000000000080FFFFFFFFFDA000000000001FFDFF87F80000000FF00FFFF7CFFFFFFFE80FFDBFF,
		ram_block1a_70.mem_init1 = 2048'hFFFFFFFC00000000301FFF7FFFFFF80063F1C0031BFAE3C03FF87FFFFFFC423FFFFFFFF7F1C18200048000000000002000000007C00000000000000000000000000000000000000000000000001FFFFFDFFFFFFE00000000081FFFFFFFFFF8000FF0E3803F01FFE027FDE8FF0FFC3B3FFFE1FFFFF0E00000040000000640000000200007C000000000000000000800000000000000000000000000000003FFFF3FFFFFFF18000000031FFFFFFFFFF0001FFA7FFC3E0CFFE1DE7723FF37FEBA3FFFC3FFFFF160C00000300000836000000030000FE0000000000000000000000000000000000000000000000000007FFFCFFFFFFF94000000000FFFFFFFF7E00C,
		ram_block1a_70.mem_init2 = 2048'h0000000000000000000000000FDFDFFFFFFFFF800010050121F71F9FF87F8000000038FF731A30D9C0FFBFFE602C86FFF781FFFFFE3000007C000000000000000014000038000000000000000000000000000000000000000000000002FFDFFFFFFFFFE0000000002033E3DFFC1FE00000003C3F79EF302806307FFFFFBC46FFFF8FFFFFEF3000003C4202000000000000860000600000000000000000000000000000000000000000000000003FFFFF73FFFFF040001090720BFB9FFF1FF800000000073FF7A32008597FFFFFFC423FFF3FFFFFF7A0E0001C7E02001000000001800000E000000000000000000000000000000000000000000000000013FFFF,
		ram_block1a_70.mem_init3 = 2048'h0000380001E0000000000000000000000000000000000000000000000DFFFFFFFFFFF9A003C9CFFFFF3FFE3F0000010FC1F8FFF800FFEFEFEEFF3018F8330A0FFE80FFFF9C7C300000126000000000000000100007800000000000000000000000000000000000000000000209FFFFFFFFFFFBC00073077EFE23FFFFC003C187C0003FFC6C7C38F03F81CFFCC0110D1FBB80DEFFC87C1800000F0000C0000000000000000F08000000000000000200000000000000000000000000021F7FFFFFFFFFFF80007807807F3C3FFFF0600003C00027FE733FF332E7183FF780088DBFBF81DEFFE43808006007000000800000000000003C1000000000000000000000,
		ram_block1a_70.operation_mode = "single_port",
		ram_block1a_70.port_a_address_width = 13,
		ram_block1a_70.port_a_byte_enable_mask_width = 1,
		ram_block1a_70.port_a_byte_size = 1,
		ram_block1a_70.port_a_data_out_clear = "none",
		ram_block1a_70.port_a_data_out_clock = "clock0",
		ram_block1a_70.port_a_data_width = 1,
		ram_block1a_70.port_a_first_address = 65536,
		ram_block1a_70.port_a_first_bit_number = 6,
		ram_block1a_70.port_a_last_address = 73727,
		ram_block1a_70.port_a_logical_ram_depth = 307200,
		ram_block1a_70.port_a_logical_ram_width = 8,
		ram_block1a_70.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_70.power_up_uninitialized = "false",
		ram_block1a_70.ram_block_type = "AUTO",
		ram_block1a_70.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_71
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_71portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[8]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_71.clk0_core_clock_enable = "ena0",
		ram_block1a_71.clk0_input_clock_enable = "none",
		ram_block1a_71.clk0_output_clock_enable = "none",
		ram_block1a_71.connectivity_checking = "OFF",
		ram_block1a_71.init_file = "../RAM/image.mif",
		ram_block1a_71.init_file_layout = "port_a",
		ram_block1a_71.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_71.mem_init0 = 2048'h0000000000000000060000007E000C00007C1F1827CFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00018000001E37FFFFFFFF86E00000000000000000000000200024000007F000000007C1F1C0FE7FFFFFFFFFFFFFFFFFFFFFFFFFF8E1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9800000010167FFFFFFFFFFFE00000000000000000000000000000000007F000000007C0F1E0FF3FFFFFFFFFFFFFFFFFFFFFFFFFFBE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F00000000025FFFFFFFFFFFE00600000000000000000000000000000017F000000,
		ram_block1a_71.mem_init1 = 2048'h00000003FFFFFFFFCFE00000000000000000000004011C000007800000003C00000000080E3FFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000020000001FFFFFFFFF7E0000000000000000000000000000018020000F0000400001E00000F1FFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000C0000000E7FFFFFFFCE0000000000000000000000000000001800000C8000400003C00000F9FFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000300000006BFFFFFFFFF0000000000000,
		ram_block1a_71.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFF02020000000007FFFEFFAFEDE08006000000000000000000005CF00000040001FD07800007E000001CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0020000000001FFFFFFFFFDFCC006000000000000000000000CFC0000F8000004038000070000010CFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000008C00000FBFFFEF6F8DF40060000000000000000000005CC00006800000003C0000C00000085FFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC0000,
		ram_block1a_71.mem_init3 = 2048'hFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF20000000000065FFC363000000001C000000000000000000000100010000FE707C0F1F0017F00000383CFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF60000000000043FFF8CF88101C00000000000000000000000000003C07E00033FE0F0E0407F00000783E7FFFFFFFFFFFFFFFFFFFFFFFFFFF0F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE08000000000007FFF87F87F80C00000000000000000000000000C0100E7C0007FF07040407E000003C7F7FFFFFFFFFFFFFFFFFFFFFFFFFFC3EFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_71.operation_mode = "single_port",
		ram_block1a_71.port_a_address_width = 13,
		ram_block1a_71.port_a_byte_enable_mask_width = 1,
		ram_block1a_71.port_a_byte_size = 1,
		ram_block1a_71.port_a_data_out_clear = "none",
		ram_block1a_71.port_a_data_out_clock = "clock0",
		ram_block1a_71.port_a_data_width = 1,
		ram_block1a_71.port_a_first_address = 65536,
		ram_block1a_71.port_a_first_bit_number = 7,
		ram_block1a_71.port_a_last_address = 73727,
		ram_block1a_71.port_a_logical_ram_depth = 307200,
		ram_block1a_71.port_a_logical_ram_width = 8,
		ram_block1a_71.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_71.power_up_uninitialized = "false",
		ram_block1a_71.ram_block_type = "AUTO",
		ram_block1a_71.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_72
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_72portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[9]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_72.clk0_core_clock_enable = "ena0",
		ram_block1a_72.clk0_input_clock_enable = "none",
		ram_block1a_72.clk0_output_clock_enable = "none",
		ram_block1a_72.connectivity_checking = "OFF",
		ram_block1a_72.init_file = "../RAM/image.mif",
		ram_block1a_72.init_file_layout = "port_a",
		ram_block1a_72.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_72.mem_init0 = 2048'h41D3C000C3C067FFFFFFFFFFFFFFFFFFFFFFFFFFEFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000800000003C640DBC000000018000000000000000000000000001CEBFFFFFCC9F07C3FC61B8C00003C06FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0100000000020032EF8000000018000000000000000000000000000041DC3F3CF0003C1F861BC000003C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000C0300000003EEC2100000038008000000000000000000000F804060030E78001E1F0413E000003C10FFFFFFFFFFFFFFFFFFF,
		ram_block1a_72.mem_init1 = 2048'h0000000010000821C707FFBFF2007FFF919FE007C20003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000007C1FE000000000000000000000000000000001E001C0E43FFFF9FE7383DFF11CFC003C38003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000004F0F00000000000000000000000000000000000001C9FDFFFFFDF9F9E0CFE11C7C001C3C003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0008000000001F4013E00000000000000000000000000000000000D9FFFFFFFDF3FCF87FE,
		ram_block1a_72.mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000003FFFFFFFFFF7FFFE0001F1183C3BFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003000000000307000000000000000000000000000000000000000000000003FBFFFFFEFE07FFC2640F0197C37FFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000F1FE000000000000000000000000000000000000380000001FBF0FC3FE3FC03FF047802001FFE7FFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7E00000000000003E1FF000000000000000000000000,
		ram_block1a_72.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFA000000000000000007000066000000000000000000000000000000000000000000000FFFFFFFFFFFFFFE08FF89C00FE7FFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000001DC000001000000000000000000000000000000000000000000009FFFFFFFFFDFFFF800FF81C041CFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000001E800000000000000000000000000000000000000000000000003FFFFFFFFFFBFFFE0007F9183E19FFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000,
		ram_block1a_72.operation_mode = "single_port",
		ram_block1a_72.port_a_address_width = 13,
		ram_block1a_72.port_a_byte_enable_mask_width = 1,
		ram_block1a_72.port_a_byte_size = 1,
		ram_block1a_72.port_a_data_out_clear = "none",
		ram_block1a_72.port_a_data_out_clock = "clock0",
		ram_block1a_72.port_a_data_width = 1,
		ram_block1a_72.port_a_first_address = 73728,
		ram_block1a_72.port_a_first_bit_number = 0,
		ram_block1a_72.port_a_last_address = 81919,
		ram_block1a_72.port_a_logical_ram_depth = 307200,
		ram_block1a_72.port_a_logical_ram_width = 8,
		ram_block1a_72.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_72.power_up_uninitialized = "false",
		ram_block1a_72.ram_block_type = "AUTO",
		ram_block1a_72.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_73
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_73portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[9]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_73.clk0_core_clock_enable = "ena0",
		ram_block1a_73.clk0_input_clock_enable = "none",
		ram_block1a_73.clk0_output_clock_enable = "none",
		ram_block1a_73.connectivity_checking = "OFF",
		ram_block1a_73.init_file = "../RAM/image.mif",
		ram_block1a_73.init_file_layout = "port_a",
		ram_block1a_73.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_73.mem_init0 = 2048'h96F0A2DB6A9F085995EE276A40E3B82A0A7B4DBB3ED9F11FC7826BA1AC6B9BABBAD74354934940A67746E1BF75CDA7FE7A72B342E3E235D223B2CFFAFF97F155881B64467FA52FAA1CC24D9348DBBECC97962832936A85AD41C9FB799E331ACC3E79FF7EE79EC57256CAB7796C9E250751BDB0A1B233F2256641C3CCBD85534C4996949034E5DAC87C2BAC2271D6B71A0C4B2797D347EE9190C48EC80E1A23F355E7FF4D58B1558C402AC7840178843410EA5E254973A7D03C0CACDDC509F87F2A151326D417F96C3F765A8174C93690C133A535D0DE1E96B33712C9476965E224AF5E93149171203774D70013E034ADA3D74660E8721632BFEB1253D8314919,
		ram_block1a_73.mem_init1 = 2048'h1761DBAC0A4789D410B98647F4224AF1B62EC2812C0EDB585F9B24673A82ACA727627A98CCA729AD53CB4A91C73C6709BCFF92CB1D7C12E00ACB5484909A15A4C22DBAA1794A03024C811A04201559D74C3AE2274E582047E5C54FBA064FC546C0F265D1CBD2420E18145E4074C6EB6B47450C820111AEB6DA406C73369499E1387B64DB5D2C936B7D9E778C7901442762880C098E563256B4F779C2BB56C0B47F70820F68BFAB444307FDC6589B5D60A8ACD676A51AB1F5D66BDCDBFDCB715EA3AED3410892C5F9E58DB1C560FDA37B5810F9EC5735E52F4CC1083E1EBB9F166DC84A40C5A02335B2B75514EE69D135D392EAE618936CF79DBC758E7E535435,
		ram_block1a_73.mem_init2 = 2048'h87F8BAC6E92CF26CCD7FAE8913BBCF1DB032BF8ACC9DF18C90016DC809EA62189A9E627F0B4F6C5618F182FA9E8E9BB19BAE243EAF6B791F5457FB0F2DE2EE21770C23093149A88D2D7BF4BB7D1AD4D2CFA5763CE3D2803452B6F73E58206C51549DB819D9061D89FA85EEA857A67126B6F7F9F85A0846E47B4E264A25A7ED8A3ED7EF18EEDD580B3508EB6FE3492F2261A2023DA0E3599F68940C56196B6DA87E822A007FD19DC8F629EE259A5281ACB6E7E4A08534DC7F0984039BA0F749777B8AC6EA5461990199E68EDF60AE2F0B5849316A593BE85E4811E7A2EFB8F283FEDB80EE8C26DB217C7C285976B72B189EEC9F946C9AABEA6569F20FAD06F017,
		ram_block1a_73.mem_init3 = 2048'hC879182040E629FF070E66F8F218684E9C22979DE85A4D0458D2982AA4EC49694889CD0365A668416F209221A4098D09A87CF9FA7DD05A19BCE591D450387D49D225961520DE416EDA641561E1C3C956372E6044D17A3D8487BDB503BE75F9D6D72613DC813C02D519D718911B85A9B22283895A2076DB7DE52F26D69200995356B9E85B5F13F848EB00342F47FAB3E561C63E8545B367D743384DC765095A3861959B4E46222FA8FEC2FBDE7B46C8C2BB29D18C8918D80E57CEA898D4DA5C814A97F91C8902CC32E5DB53F2850B5AF520B0F99C702E405510F2FCCB8E5B0340207FB97199DB1A35BED52608FFBCB6B79D0ED3E83C5817C7BDCFADE8D2966CB3,
		ram_block1a_73.operation_mode = "single_port",
		ram_block1a_73.port_a_address_width = 13,
		ram_block1a_73.port_a_byte_enable_mask_width = 1,
		ram_block1a_73.port_a_byte_size = 1,
		ram_block1a_73.port_a_data_out_clear = "none",
		ram_block1a_73.port_a_data_out_clock = "clock0",
		ram_block1a_73.port_a_data_width = 1,
		ram_block1a_73.port_a_first_address = 73728,
		ram_block1a_73.port_a_first_bit_number = 1,
		ram_block1a_73.port_a_last_address = 81919,
		ram_block1a_73.port_a_logical_ram_depth = 307200,
		ram_block1a_73.port_a_logical_ram_width = 8,
		ram_block1a_73.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_73.power_up_uninitialized = "false",
		ram_block1a_73.ram_block_type = "AUTO",
		ram_block1a_73.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_74
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_74portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[9]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_74.clk0_core_clock_enable = "ena0",
		ram_block1a_74.clk0_input_clock_enable = "none",
		ram_block1a_74.clk0_output_clock_enable = "none",
		ram_block1a_74.connectivity_checking = "OFF",
		ram_block1a_74.init_file = "../RAM/image.mif",
		ram_block1a_74.init_file_layout = "port_a",
		ram_block1a_74.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_74.mem_init0 = 2048'hB5BDFE16AB9B45273BD0062D3E8FA267E5DF5175BDC197879D310B8493EF87F768A4F9C55E9803A6743EF8423EAD13B16197DA3263F1DEAD00BD38C3CF9012D2B97F8DFAC03E572738D260F26016AD40159625A056CB35EC15B2FF560011D01FF725E9486D4710036C392F7823FF43FFE973D590020633CF66E0780FB6FBD36C9A09681107FFC052C99D4713BA2C5B71C2320BA45D5656363CA149E0EBDDA33D20AB5BFC7DC86420DE303F2E9AB8906ED8FB28264A8399C88BD854CB2AF91B9F8BFFD7700CF7B035FC200E826D9A45CB0F788E4113DEF3DCF9943F590F49E21F4B7FE9DC693486701D2F0B481E057E1C0E3FD96C484CD2AB0401C59E1AD24402,
		ram_block1a_74.mem_init1 = 2048'h767E10644FC334C640FF165D68DE11B9ECD3D12F96E3B7AF098F2C09CBA6AC55BFD4B74FB44721D0A841B07238BC60D6E8DF7BCF3C7A0CC8700CAE16F33E0DD9BC0C6E0787B1FFBDBCD2D797165F19D97D67D0C65438449F240D82444C852D40E0FFEAAD647104A7299F9B04CE1E7291E46A2ECC9A83BDE9C4C2505A21BC974733AF4D9EEC3C17787E65852E39DFA7E19E87091F7F9C76199DB4FE75ADDA79A9A8D1510D2B401B0901EBCB93CF9FBB33EDA77A6BA5F6449FEBF8037920A54FB1277C018E81427169F947A7FC73FDAF7F1CDC87AF98BC17272CE4702D32E0FFDC137A09FEC1F2F4ACB0A64706BC9347E89C9A2BEF70D3EB7C980C216A45E6DD08,
		ram_block1a_74.mem_init2 = 2048'h0BDFF23E0A5C1DD7C6E90296F4B31468739F0F8316C6AF28B0BC1DA5B7E1FFDB02B744F3863845451CBC0E2EA4BB6538399D3776F4342374D5EFA1FE50191220AA93ACB1339BB00AB3FBD56B06913022007C4E8071C5584F3FBA06BF439BA58AA602529EE17A6FE7B6967D9641E3A9141DB545D3101D55B6AC3CD38A3D0D60F5ED781B1AE1E58567F6C4E5B42C42AE003E13307EFF1DF9788AF5FF458EEA9DA80178E641F21E2B9298C3C23FECE4FCF9065E02C9C5781E1DF64DC0B195FFE5C4D8CBD3305F9A0940122A09E829AF39F5D27A30F881780BBC3385ED7FE0173061EE4A5CDEB72D34B95B7891609743015C790F9264F2C670538642AE23AA0F818A,
		ram_block1a_74.mem_init3 = 2048'h7409FF6FE15969880452631CC1420A3E63F98A1A137388F3B7C5677A9179230F8D3B1F6107AE6840C07424795267D6D399D0E34E7741DCDF44A5BF55CEE42DAAD0C5FA71B4685728BC948188600BEA6EC75C6F1CFBE437830BB982A94427BB87EBB23BBB12DD776AC9CB9EC30F2C63476B1C3FE7000805676906B276B86F56CF5FF30F24728BABB936BC87468E50172382F3C3878415C84289358B0030015BC418781D187CB531800EF4834B0553FB8083E169B8836CD66F773381F287CF443BEAB61356D6FE6DFA18BB69C75CF9097355288A952F7EE6DABA55A893B30819A556BF0AE8E5EB966303FFA0C8C003DE4A4C9795963A382078460628948E043D22,
		ram_block1a_74.operation_mode = "single_port",
		ram_block1a_74.port_a_address_width = 13,
		ram_block1a_74.port_a_byte_enable_mask_width = 1,
		ram_block1a_74.port_a_byte_size = 1,
		ram_block1a_74.port_a_data_out_clear = "none",
		ram_block1a_74.port_a_data_out_clock = "clock0",
		ram_block1a_74.port_a_data_width = 1,
		ram_block1a_74.port_a_first_address = 73728,
		ram_block1a_74.port_a_first_bit_number = 2,
		ram_block1a_74.port_a_last_address = 81919,
		ram_block1a_74.port_a_logical_ram_depth = 307200,
		ram_block1a_74.port_a_logical_ram_width = 8,
		ram_block1a_74.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_74.power_up_uninitialized = "false",
		ram_block1a_74.ram_block_type = "AUTO",
		ram_block1a_74.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_75
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_75portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[9]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_75.clk0_core_clock_enable = "ena0",
		ram_block1a_75.clk0_input_clock_enable = "none",
		ram_block1a_75.clk0_output_clock_enable = "none",
		ram_block1a_75.connectivity_checking = "OFF",
		ram_block1a_75.init_file = "../RAM/image.mif",
		ram_block1a_75.init_file_layout = "port_a",
		ram_block1a_75.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_75.mem_init0 = 2048'hA2ACEDA2044EA63F4BC0088F0C0FE99BF7EF2955D4D1FAD7F70FAB8E80107FFFE0947E3D941803A677FF005C220933F0E0619BF253FFE4F5863A6F037C4A320FA6E176004065F4255A23F60160701FBF5AE51606DF8D861C3100F95FCC13BC03EFD2C484DE24EDBA78077F5A1000FFFFF9E016798D0633FF66FF800FE4A5531C79D0FC5107FFFF96BFDE1F043EC0F3AE5201706B70059B13E63D6C00F8B66AF87206EE7B15893A60B02F180E6239306FCF2843C786D04D24B8272CC81006E7F3B3FC14FFC20C0055FC3FE1018D1694D828407FC113DEFFE4A52FFD79F8C8F9AF53FFE3F46B598863D13F0F0875FD81F8B9FC8F9BCF36D262A065FF13EB32141F,
		ram_block1a_75.mem_init1 = 2048'hF17FC4580C3FB29728F8091F8F959ACC042BFE614F905CA7CF8ED3E35BA6DFC79EA3689A304179DAB8C07971C0439FDE02DF7C4E5C78004800F00CE701FFFB8F80073E11FFC3D45332386C75E1AA8E6DBDBF4EA671F9AA3FA00201606312EAE64C07C0DF556B9A58A79DAA84591BC21C79720BD334D41F39C6C1C05A20436F47C9B77A5EFC3C1378046609F7EC3EE7EF008B4F0FFFE072B942C8C48F71838259E766D1A72BF87D2DAA1C05517A7DEA7222FB78D0641DE0F38DF8038F958D1A0245F75D984E63BDB9FF4067FC60025F7FFCDCF86F9C3C07270CE38031E2DF7FD280666BFEC1FC07819678264D88DC49EF4FA4B22A9EDDBCE60A0FCE76E1212A65,
		ram_block1a_75.mem_init2 = 2048'h001FFDF1F4D1E03D52072B37C1C7F8EE106013EA9F3821EB0FBC4351DFE1E4E02A8EFD8E75100F4E19F04E9EEC8879B402EFEBDAC6A749041BD13FF2400001DFA9802F7133D9B8F04001E990FF0DF5820003C98FFE9F7FAEF7D7FC82A6E0B7375000036801FFC3E04EB8638EEF78E99444873B8D822D948A43FDBFF7C1067F05EF07EBF70A2697121C031FFC104751FFC1803F3FFF18799FF50EF84867DBFE6800014E09FF1CDB2D607C1DF1BA29A63E9F7F871F8302D3A9B03FEF0FF22E79CC431BA69D8A7ED87A5FE2F98933AC3BC9DF94F14A10C303F413421C7E700FCFFF01C87F3ECF6C30F97B808183BFF0FF3C000C5E04FF0764A34B8A71E5EA228F8B,
		ram_block1a_75.mem_init3 = 2048'hFFF5FF9FFBF86E52005DEF5F70BD09FE00578CE77BDCB08BF43F8325804F080671DB308F07A6685FC0B41E1F31E03F978688E3632FB6297951B68D548168EC79D1F1FD2256B0A4F0902A1BFFE004179EF8F06FFCFE23387A043E09F8FC193847801A3C274B3347C17CFCD4AFF8DDC0A0A4204FEF0000011F46C5713677E05E3F3F95BEBC4476ACD33F6E78D45BD09E770373FD47F9018DC38033F6FE4006B4FCCFF01EF87AE03E7001070A677FCFF858802D7E5877CBE015D49C7AEEB02C37C64957E3002000107A0E47878CC3F89693365CD7722C1B4EC46FB309A1D7681AD7C63FF5DCC1191DFE60001FF7A00001FDC78616703DF83F8001FBC927FF33FC9A,
		ram_block1a_75.operation_mode = "single_port",
		ram_block1a_75.port_a_address_width = 13,
		ram_block1a_75.port_a_byte_enable_mask_width = 1,
		ram_block1a_75.port_a_byte_size = 1,
		ram_block1a_75.port_a_data_out_clear = "none",
		ram_block1a_75.port_a_data_out_clock = "clock0",
		ram_block1a_75.port_a_data_width = 1,
		ram_block1a_75.port_a_first_address = 73728,
		ram_block1a_75.port_a_first_bit_number = 3,
		ram_block1a_75.port_a_last_address = 81919,
		ram_block1a_75.port_a_logical_ram_depth = 307200,
		ram_block1a_75.port_a_logical_ram_width = 8,
		ram_block1a_75.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_75.power_up_uninitialized = "false",
		ram_block1a_75.ram_block_type = "AUTO",
		ram_block1a_75.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_76
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_76portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[9]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_76.clk0_core_clock_enable = "ena0",
		ram_block1a_76.clk0_input_clock_enable = "none",
		ram_block1a_76.clk0_output_clock_enable = "none",
		ram_block1a_76.connectivity_checking = "OFF",
		ram_block1a_76.init_file = "../RAM/image.mif",
		ram_block1a_76.init_file_layout = "port_a",
		ram_block1a_76.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_76.mem_init0 = 2048'hB32017D63C348B5F7BC00DCF1C0FE003FFF109D6139C0B3B38FF2B80800000001F7B80026FE7FC598800001FF23173F01FDB9BF243FFFB07934047FC7B8015C2377BF8053FD411FB4DFC007B60F034018B59062E6C0C03FC7100F89F8413A803D7EB23FF20BC1E1207FF3F4400000000061FE8067FF5CC009900000FE832D37C07DFFCD107FFFFE838600BF83E010C9E19F98010DFAC1E5BCA3C8C30F3003E078B58EE574E0367E0F0201A0FCC384A6FCFC5E7F850F18247C7FFACC80000000C4403E8003EFFFF1A03C000000E17D4601FBFFFC113DEFFFB3780117DFFC905BF3DF827739CB7B61BE9BE4F18539E140C32C06C17DC8C2DE24061A513C733CA1F,
		ram_block1a_76.mem_init1 = 2048'h018006BFE600375A38F800C07B65E41BC9E40BA881AE58702789F71D3BBEFFC79E2DCE1BC7BCE63345BFF8700000002107208031B387FFB7FF0000F83E01F9807FF83E01FFFC1830FE01A80A21C0FDCE3F0003798607D075BC0000FF9301D3C1E3E02B60883A05E7DF9D9F84D81FC21C787C775FCE2080E63E3FC05A200000B807C080209BC3EC87FF9801F80F81E7E0FF7B0F0FFFFF8ADA8380990091D07DC61FE771F0D607AF7D3C0003312400536DA36093D8382627CFDFF80F0F890DD00066F9913F928403A614BFE7FC6000008003E300106FC3F8D8F31E003E0140FFD1FF9E0BFEC1FFF8308900578D6848AA30F0E0BDDDE125CF451DF0074CDE006801,
		ram_block1a_76.mem_init2 = 2048'hFFE7FFFFFF5C002E5F00DBED1FF7A602EFFFE38B9FFFDFE80043BFCE3FE1E707F979FD8996FCFABBF7F1CEFEA2887250038FE15EF99878F78A5F3FFE40000000507FD00ECC2647000009FE010081F47DFFFFCF8FFF28C035E4EC03AF7539A9A037FFFC0801FFCFE0017F9F415F03C613F8F8FBC9817B24BBFBF8FFFF79007239EF07E19FF398F0FFE7DFFFFC00400000007FC00000E786600000FFB0403BFC17FFFF0E01FFE1083906820077FF8FF220498079F0670084724FFFE040F23D8753BD747BBB43506A303FE574F19BB83DD1DE07F10BE77DE412FD7FFC7E00000000003780013033CFC6840081FC300FF903FFF19E02FFF843830E0D001EAAE35234,
		ram_block1a_76.mem_init3 = 2048'h000E00000787903C005F978C0FFF0801FFBF8F0069905F3C080084C07FB08C5FFE1B3FF0F85997BFC03401FF0FE03FEF8380E35147F467C00CD7735400202C6E50F1FF83F7BF061F6FBE19FFE0000001000F9003019FC004003FF1D003FF38387FFA3FC0E1E887D58000677007D66215DFC00FF0FFFFFEFF40040FF60FE06D00FA71C103E7F9D0CA09EFFFC5D3305E610273FFC7FE9E0C3C7F2FFFFF00000003000FE007811FC0000007F47702BFF83F7FC17FE7FBD0003A68602328CFFE9C0DB7E8031FFFFFFFFA00003F403FF8FA0CFC3CE1ECA3F63EDD3FF189614B680866863FF8CCFF561C0BFFFF5FFF800000002079E80FC007C0000003F63380BFFC7D,
		ram_block1a_76.operation_mode = "single_port",
		ram_block1a_76.port_a_address_width = 13,
		ram_block1a_76.port_a_byte_enable_mask_width = 1,
		ram_block1a_76.port_a_byte_size = 1,
		ram_block1a_76.port_a_data_out_clear = "none",
		ram_block1a_76.port_a_data_out_clock = "clock0",
		ram_block1a_76.port_a_data_width = 1,
		ram_block1a_76.port_a_first_address = 73728,
		ram_block1a_76.port_a_first_bit_number = 4,
		ram_block1a_76.port_a_last_address = 81919,
		ram_block1a_76.port_a_logical_ram_depth = 307200,
		ram_block1a_76.port_a_logical_ram_width = 8,
		ram_block1a_76.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_76.power_up_uninitialized = "false",
		ram_block1a_76.ram_block_type = "AUTO",
		ram_block1a_76.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_77
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_77portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[9]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_77.clk0_core_clock_enable = "ena0",
		ram_block1a_77.clk0_input_clock_enable = "none",
		ram_block1a_77.clk0_output_clock_enable = "none",
		ram_block1a_77.connectivity_checking = "OFF",
		ram_block1a_77.init_file = "../RAM/image.mif",
		ram_block1a_77.init_file_layout = "port_a",
		ram_block1a_77.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_77.mem_init0 = 2048'h3A2C27A704201880843FF3F0FFF0DFFC1800FE28101C04000000D47F7FFFFFFF00000000000000000000001FFD410C0FFFC39BF243FFFFF98E7F80007803F7C3B07DFFFCFFE416315800003360E814029247261AC43090038EFF05E0FDEC6FFC38082400003C000D8000C0BFFFFFFFFF00000000000800000000000FEFCC2C83FFDFFCD107FFFFFF3A7FE8003E01FF80D809FFFFCFC3E33BEA3C0C30FC042A049243CE4D043CF01F0FDFE4F0FFC663903012440020F0303800007337FFFFFFFF00000000010000E0000000000FED2BCFFFFFFFC113DEFFFFC757E341FFC9FDA07C0FE087FB0F476BF83ECF186FDE160BA2C1CC0EC43AF01DFF9EBBECFCCD73E0,
		ram_block1a_77.mem_init1 = 2048'h78FFE67FEFFFD7DE38F800400F0480786A6013582570E40000760AFEA44D003861DE31240F01E00C0300078FFFFFFFFF0000000000000000000000FFF000067FFFFA3E01FFFFE00FC1FEEFFE1EF8FC7F817F83DFF7FFEBF1BC00006018C582F0AA3033042444FC0000627C7B27EC3DE3858280D01300804003003FA5DFFFFFFF0000000100000000000001FFF000181FFFFB0F0FFFFFFD19FC7F01FF8EDE7C1FFFD871EFFFFFFB7E2C0000AE636153A16A3823BA04207C000007FFF07FF29FFF9B02BE500D060080080018039FFFFFFF00000000000000000000003FFD00002FFFFE0BFEC1FFFFC07FFF880DE74FEE3FF0E0BFFBFFF9FBEC3E0000A0C0302800,
		ram_block1a_77.mem_init2 = 2048'hFFFFFFFFFFA3FFCC5FFFFBE71FF03DB8DFFFFC7460000017FFFFFFC0001E0000080000B7D20A25C3C40E31015F778BEFFC701F6101C078086420C001BFFFFFFF00000000000000000005FFFE004E0BFFFFFFCF8FFFF03FC404FFFFA307384F5DBFFFFFF7FE00301FFFFFFFC040FC00101F8001D9A1006283C8070000BEFF8BFE10F81FE001C0F00018E00003FFBFFFFF00000000000000000000FFFF800403FFFFFF0E01FFFE07C0F903FFF1838F838EEBFFFFFFF8FF6FFFFFFFE040F03C01C038C00B2864D07600181F89FE7C5FC63E21F80F740381E00F01000381FFFFFFFF0000000000C00000000081FFC00006FFFFFC1E00FFFF807CF1F1FFFC94E3C0E7,
		ram_block1a_77.mem_init3 = 2048'h0000000000000000005FF8140000F7FFFFFF8FFF999FE03FFFFF87FFFFFF8F3FFFE4C000000000003FCBFFFF001FD8007C7F1C9F400D02FF018800ABFFDFD397AF0E00FC084006000041E6001FFFFFFF0000000000000000003FFE080000C7FFFFE23FFFFFEFF811FFFFC7FFFFC7DCF3FFFFF00000000000BFFBFFF6001F9800020E00400005A3FBE310003BDCAFE19F7D8C00F800600C0000000000FFFFFFFF00000000000000000007FF8B010007FFFFE17FFFFC3FFFD87FFFE3EEFFE0F37F7FFFFCE000000005FFFFFFC000070D00040301632800A501E60E761FBCF7F7F9F9C007F300A01C040000E0007FFFFFFF18000000000000000003FFCD81C003FF,
		ram_block1a_77.operation_mode = "single_port",
		ram_block1a_77.port_a_address_width = 13,
		ram_block1a_77.port_a_byte_enable_mask_width = 1,
		ram_block1a_77.port_a_byte_size = 1,
		ram_block1a_77.port_a_data_out_clear = "none",
		ram_block1a_77.port_a_data_out_clock = "clock0",
		ram_block1a_77.port_a_data_width = 1,
		ram_block1a_77.port_a_first_address = 73728,
		ram_block1a_77.port_a_first_bit_number = 5,
		ram_block1a_77.port_a_last_address = 81919,
		ram_block1a_77.port_a_logical_ram_depth = 307200,
		ram_block1a_77.port_a_logical_ram_width = 8,
		ram_block1a_77.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_77.power_up_uninitialized = "false",
		ram_block1a_77.ram_block_type = "AUTO",
		ram_block1a_77.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_78
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_78portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[9]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_78.clk0_core_clock_enable = "ena0",
		ram_block1a_78.clk0_input_clock_enable = "none",
		ram_block1a_78.clk0_output_clock_enable = "none",
		ram_block1a_78.connectivity_checking = "OFF",
		ram_block1a_78.init_file = "../RAM/image.mif",
		ram_block1a_78.init_file_layout = "port_a",
		ram_block1a_78.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_78.mem_init0 = 2048'hBE2C38793C3F9800000000000000000000003000101C0000000000000000000000000000000000000000001FFF7EFFFFFFC39BF243FFFFFE7E7FFFFF87FC083C4F860003FFFBE8B55C00003360F82C039E4739FDFC3F9000000002000200100000041800003C0000000000000000000000000000000000000000000FEFFFFFFFFFDFFCD107FFFFFFC67FF7FFC1FE007F27F600003FFFFCFBE23C0C30FFFC36079E43F1BEFC3FF0000000030000019C00000C380000F0000000000000000000000000000000000000000000000FFF3FCFFFFFFFC113DEFFFFF8C7FF7E0036025F83F01FF807FF079BF9C1CF187FE21A0FBEC1F3FF3C3EF0000000400000008C00,
		ram_block1a_78.mem_init1 = 2048'hFFFFF9FFEFFFF7DE38F800400DFB80F06E601CF83DFFFC000000040040180000000000C00001E00000000000000000000000000000000000000000FFFFFFFFFFFFF83E01FFFFFFFFFFFF1001FF0703807EFFFC3FE1FFE3F1BC0000601AC642F8EE303CFC3C7FFC000000000000000000020100200C00800000000000000000000000000000000000000001FFFFFFFFFFFFFB0F0FFFFFFFE7FFFFFE007F2183E0003F8E1FFFFFFF6E200000206061B341EE383C663C3FFC0000000000000060000001002000060040000000000000000000000000000000000000003FFF7FFFFFFFFE0BFEC1FFFFFFFFFFFFF21FB011C00F1F4007FFFE13EE1C000020C0305801,
		ram_block1a_78.mem_init2 = 2048'hFFFFFFFFFFFFFFF3A0000418E00FC3C73FFFFFFFFFFFFFFFFFFFFFC0000000000800017FEE0EE7C3C4000000000004000000008000007800000000000000000000000000000000000001FFFFFFCFFFFFFFFFCF8FFFFFFFFBFB00005CF8C7F0E3CFFFFFFFFFFFFFFFFFFFFFC0400000101F800259BF0FE683C800000040000400000000000000F000000000000000000000000000000000000000FFFFFFFFFFFFFFFF0E01FFFFFFFFFFFC000E7C707C71F7FFFFFFFFFFD7FFFFFFE040F03C01C03FC00CB87FDFFE0018000600C0000000000000800001E00000800000000000000000000000000000000081FFFFFFFFFFFFFC1E00FFFFFFFFFFFE00037F1C3F18,
		ram_block1a_78.mem_init3 = 2048'h0000000000000000005FFFFBFFFFFFFFFFFF8FFFF99FFFC000007800000070FFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001F700763FF0180000000000000000000000000060000000000000000000000000000000000003FFFFFFFFFFFFFFFE23FFFFFEFFFEE0000380000383F0FFFFFFFFFFFFFFFFFFFFFFFF6000000000200007FF007E3FBE3000000204000008000000000000C0000C000000000000000000000000000000007FFFCFFFFFFFFFFE17FFFFFFFFFE780001C11001F0F80FFFFFFFFFFFFFFFFFFFFFFC0000000000400019FD806E7C1E6000000000000000000000000001C00000000000000000000000000000000000003FFFE7FFFFFFF,
		ram_block1a_78.operation_mode = "single_port",
		ram_block1a_78.port_a_address_width = 13,
		ram_block1a_78.port_a_byte_enable_mask_width = 1,
		ram_block1a_78.port_a_byte_size = 1,
		ram_block1a_78.port_a_data_out_clear = "none",
		ram_block1a_78.port_a_data_out_clock = "clock0",
		ram_block1a_78.port_a_data_width = 1,
		ram_block1a_78.port_a_first_address = 73728,
		ram_block1a_78.port_a_first_bit_number = 6,
		ram_block1a_78.port_a_last_address = 81919,
		ram_block1a_78.port_a_logical_ram_depth = 307200,
		ram_block1a_78.port_a_logical_ram_width = 8,
		ram_block1a_78.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_78.power_up_uninitialized = "false",
		ram_block1a_78.ram_block_type = "AUTO",
		ram_block1a_78.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_79
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_79portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[9]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_79.clk0_core_clock_enable = "ena0",
		ram_block1a_79.clk0_input_clock_enable = "none",
		ram_block1a_79.clk0_output_clock_enable = "none",
		ram_block1a_79.connectivity_checking = "OFF",
		ram_block1a_79.init_file = "../RAM/image.mif",
		ram_block1a_79.init_file_layout = "port_a",
		ram_block1a_79.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_79.mem_init0 = 2048'h41D3C000C3C067FFFFFFFFFFFFFFFFFFFFFFFFFFEFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000800000003C640DBC000000018000000000000000000000000001CEBFFFFFCC9F07C3FC61B8C00003C06FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0100000000020032EF8000000018000000000000000000000000000041DC3F3CF0003C1F861BC000003C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000C0300000003EEC2100000038008000000000000000000000F804060030E78001E1F0413E000003C10FFFFFFFFFFFFFFFFFFF,
		ram_block1a_79.mem_init1 = 2048'h0000000010000821C707FFBFF2007FFF919FE007C20003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000007C1FE000000000000000000000000000000001E001C0E43FFFF9FE7383DFF11CFC003C38003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000004F0F00000000000000000000000000000000000001C9FDFFFFFDF9F9E0CFE11C7C001C3C003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0008000000001F4013E00000000000000000000000000000000000D9FFFFFFFDF3FCF87FE,
		ram_block1a_79.mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000003FFFFFFFFFF7FFFE0001F1183C3BFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003000000000307000000000000000000000000000000000000000000000003FBFFFFFEFE07FFC2640F0197C37FFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000F1FE000000000000000000000000000000000000380000001FBF0FC3FE3FC03FF047802001FFE7FFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7E00000000000003E1FF000000000000000000000000,
		ram_block1a_79.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFA000000000000000007000066000000000000000000000000000000000000000000000FFFFFFFFFFFFFFE08FF89C00FE7FFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000001DC000001000000000000000000000000000000000000000000009FFFFFFFFFDFFFF800FF81C041CFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000001E800000000000000000000000000000000000000000000000003FFFFFFFFFFBFFFE0007F9183E19FFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000,
		ram_block1a_79.operation_mode = "single_port",
		ram_block1a_79.port_a_address_width = 13,
		ram_block1a_79.port_a_byte_enable_mask_width = 1,
		ram_block1a_79.port_a_byte_size = 1,
		ram_block1a_79.port_a_data_out_clear = "none",
		ram_block1a_79.port_a_data_out_clock = "clock0",
		ram_block1a_79.port_a_data_width = 1,
		ram_block1a_79.port_a_first_address = 73728,
		ram_block1a_79.port_a_first_bit_number = 7,
		ram_block1a_79.port_a_last_address = 81919,
		ram_block1a_79.port_a_logical_ram_depth = 307200,
		ram_block1a_79.port_a_logical_ram_width = 8,
		ram_block1a_79.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_79.power_up_uninitialized = "false",
		ram_block1a_79.ram_block_type = "AUTO",
		ram_block1a_79.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_80
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_80portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[10]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_80.clk0_core_clock_enable = "ena0",
		ram_block1a_80.clk0_input_clock_enable = "none",
		ram_block1a_80.clk0_output_clock_enable = "none",
		ram_block1a_80.connectivity_checking = "OFF",
		ram_block1a_80.init_file = "../RAM/image.mif",
		ram_block1a_80.init_file_layout = "port_a",
		ram_block1a_80.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_80.mem_init0 = 2048'hFFFFFFFFFFFFFDCFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFE00000000000000000002000C0000000000000000000000000000000000000000000000003FFFFFFFFFFFFFF9FF9270F87879FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000E000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFF8FF84E0F010F9FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000A000704000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFF0FF80E3C667F3FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFF,
		ram_block1a_80.mem_init1 = 2048'hFFFFFFFFFFFDFFF7C03F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFF9FFE3C23C4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000100000003E0000000000000002000000000000000000000000000007FFFFFFFFFFFFFFFFBFFC7C333CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000001E00000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFF9B38FC3C7DFFFFFFFFFFF,
		ram_block1a_80.mem_init2 = 2048'h0000000000000000000C000000003FFFFFFFFFFFFFFFFF33E47FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFCFFFFC020000000000610000000000000000000000000000000000000000000000000000000002080000FFFFFFFFFFFFFFFFFF73E87FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFC1FFFE010000000000000000000000000000000000000000000000000000000000000000800002080001FFFFFFFFFFFFFFFDFFF7C03FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE70000000000000000030000000000000000000000000000000000000000000000800000000001FFFF,
		ram_block1a_80.mem_init3 = 2048'h00000000000000000000000010000000000000000000000000000000000000FFFFFFFFFFFFFFFFCCF23FFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FF80000000000000043800000000000000000000000000008000000000000000000000000000000000003FFFFFFFFFFFFFFFF99F63FFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFB8180000000000043000000000000000000000000000000300000000000000000010000040000000007FFFFFFFFFFFFFFFF19E47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFBFFFF080000000000040000000000000000000000000000000120000,
		ram_block1a_80.operation_mode = "single_port",
		ram_block1a_80.port_a_address_width = 13,
		ram_block1a_80.port_a_byte_enable_mask_width = 1,
		ram_block1a_80.port_a_byte_size = 1,
		ram_block1a_80.port_a_data_out_clear = "none",
		ram_block1a_80.port_a_data_out_clock = "clock0",
		ram_block1a_80.port_a_data_width = 1,
		ram_block1a_80.port_a_first_address = 81920,
		ram_block1a_80.port_a_first_bit_number = 0,
		ram_block1a_80.port_a_last_address = 90111,
		ram_block1a_80.port_a_logical_ram_depth = 307200,
		ram_block1a_80.port_a_logical_ram_width = 8,
		ram_block1a_80.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_80.power_up_uninitialized = "false",
		ram_block1a_80.ram_block_type = "AUTO",
		ram_block1a_80.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_81
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_81portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[10]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_81.clk0_core_clock_enable = "ena0",
		ram_block1a_81.clk0_input_clock_enable = "none",
		ram_block1a_81.clk0_output_clock_enable = "none",
		ram_block1a_81.connectivity_checking = "OFF",
		ram_block1a_81.init_file = "../RAM/image.mif",
		ram_block1a_81.init_file_layout = "port_a",
		ram_block1a_81.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_81.mem_init0 = 2048'h20D697A4ACDEB3106B706C4E93FC7AEE2A9072CAA9BB5B7F30EC2790F1F926C94A3CDF49E3FA7BED8CA607E8CF69B9F62F98FD3E20812F5E769FC307CD55CA076ECADDE13FC9CFBF3BEA7963B87C15B18CB95DCC301B549D5133D4E291CE812F7DEBFE1D666344A7F8570E4640FA65BB7F9C6F3DFA60B2A3673CE92474704010593B61770A549F686334337CA21B0C1B7705AD4E5F091075D9E301746FE51E4614079260E573860A78FF908580948D0DACA2570D36571237D8A519B62097419D163951482DF8309932AF859BBC1D5A54AEC790047BD911A8C6192923105FEB4AD1FF6742E2F08255F8A8E285F31AE5FEC885AC01BF195080D5E41F5C83B02255,
		ram_block1a_81.mem_init1 = 2048'h36FD56B40C4AE7FEE7F469138766657B0F7F40FC6FC6ACC20218588E45AA948ADFAAD540B280CAC68AF9A59DB8D5A617DDCE760D1239A3AA8701DA854C4231E55D174020A6D57F9337C3C34C55902DFF8832D130335DF855B8C48DA1F62DBBE0FD939AFEC78A3B3CDDD8A7F48ACAA76678A6F55F5F546CA9C6DA83580E5B87869A96CB3F2E160C534E483AD7DB6E4231709AA313C6AD134874075D102EB0F2DB7EA68A3F1A05D9190878E5C8E01BD2DB880DCB3FB09A8E9116DF94A4679AB991864886F156F151FD3C6F729938444C62A01F0C84AD2DFAC44411C63916F3694743E77E40334810A06EEAC2778C1D7D5ECB817A45F4FE82C9628201D7B9DE43E2,
		ram_block1a_81.mem_init2 = 2048'hDC20B5E0A92CD4EB092C7ADA82163FFC2BB0D7B0DF456DA491F556DF29BF829793459A1DC351EC97DDEAC153E9C0066AE8C3EB373833F3209EB493C991089DECB581EC325A282CAA1DF6FFE9B2F2162ADF907DFA8843DFEF6FF050D5C2FF3E1BDAD23AF2B6D2FE60400B3513C4E73B24652C6E0085697B54CF02C0C749166E564957197C2EC9804EC5CC559FC6086766E7BA1FE481B916ACD638775474BB0C0FC67D66C57B05B923BE09D799AD134981975BF8B9EF75771013D8C96303C55ABC365E7489BC77E6DFEE90D3D58522D1A6DDCC2586BB032688B00014518E28B1F968EBC26FCF35AED3745AD6D15C422A955561A73EB7412AD8C72F3F244F2D5AD6,
		ram_block1a_81.mem_init3 = 2048'h2564E0134A3A541853BE9CF9F05AE9593A9CDBC04C9531548E44C75376F9A5AA14A25A7F89FACB50EB4CDA0DCEEB00FEDDEE3A5097F5C46813FCE3544BF4F150125D088C093600193F6962D33FEE55E331AB0B743C6DA54917DC6F61318A71F9C4403BB026FA2AE6B9AE98FD73BCE3D0E6955E3B13E0B730E21520276F0B80E094031C289F7D93587521ADAF4AF221010A88FDE0C15410654127637E7E944DDEF4E452B5D868ADBFD89793449543F6463CA747788E06BD17B0BFB18878947BD4CCB22D9673A2CCD23D2F30602A41C9F764551FAD8C09C2112A97A68EC8E76207D8C14228DE066D5976DA03ED6DCB28A00422942F6349935AFBF4D09D69A12B8B,
		ram_block1a_81.operation_mode = "single_port",
		ram_block1a_81.port_a_address_width = 13,
		ram_block1a_81.port_a_byte_enable_mask_width = 1,
		ram_block1a_81.port_a_byte_size = 1,
		ram_block1a_81.port_a_data_out_clear = "none",
		ram_block1a_81.port_a_data_out_clock = "clock0",
		ram_block1a_81.port_a_data_width = 1,
		ram_block1a_81.port_a_first_address = 81920,
		ram_block1a_81.port_a_first_bit_number = 1,
		ram_block1a_81.port_a_last_address = 90111,
		ram_block1a_81.port_a_logical_ram_depth = 307200,
		ram_block1a_81.port_a_logical_ram_width = 8,
		ram_block1a_81.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_81.power_up_uninitialized = "false",
		ram_block1a_81.ram_block_type = "AUTO",
		ram_block1a_81.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_82
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_82portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[10]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_82.clk0_core_clock_enable = "ena0",
		ram_block1a_82.clk0_input_clock_enable = "none",
		ram_block1a_82.clk0_output_clock_enable = "none",
		ram_block1a_82.connectivity_checking = "OFF",
		ram_block1a_82.init_file = "../RAM/image.mif",
		ram_block1a_82.init_file_layout = "port_a",
		ram_block1a_82.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_82.mem_init0 = 2048'h1ED64CE3F1BC3BD871A4E502E1EBF9900DFFEDC9F43FC8005A9C239236BA24530FB556B5D42AFB26AF0BF1B61875195AF7C600C6C1BEDFE2F8E4AD8D280FA5FD7D760155282E7AC24179D002FE104F0CD27A009A8AD8679BD3A338F9A278A8B006007944CC6C0B13FC4CD275C7D814751E41EE6387971E1E7BF7E59B591B4DEBA4DA7808303FFE20EA2855B34D3A16048D8E4B62FA1AA17CBB17200236394DB6D9C30277E32CEDE8937808EE856AE3F38F1BCF637D81CAEB8116E2CE97E6387FBF8D42153BFD303352905205E3DCDC27B11CA0DB7C6F1101C49C97382E49E3CF3DA7EF760A643A12CD2446217AE1456D6F6CBDC5C7378036E6250277000FFD0F,
		ram_block1a_82.mem_init1 = 2048'hF0DF557B2E86234DF96E61770F844BA8E7BC7DD6DDE7A87B3F9ED4062424A8C520E8E2F179DF173573997E592D178ADAFA4BE0E3F57808A4E0FDC4A37077060A7AD7BFEE1B535BBD701050C5313645A7786D23172FD247AC2C7B9669D5BA0B39049BD717B4EDA529227F2AE832032F19B5215E817FDB9BA8E8A1E91A9ED0A6CC17D4FE13F143F5312642B2DA6176CBC6AAD2FFF3C37800D47D96FA8A1C8E2B7B439D8C9382C4DAA4101F7A4DA6942E435027BFB278A8AAA1D64F557330C278BED546E7C0DD7E840337D6A47C91418C764F90140E68D2938CE9C164D53DAEEF17A4D41F40113CFE21F0D22EF7B074CAEE5F048CC936A66E7A046C67DA64935366,
		ram_block1a_82.mem_init2 = 2048'h5FE0EE61581451C4B43BC3FE710388E5F870FABF0C644CFA4B81757706656D62CBA05812817DA838181A44B9ECA54BFAC83DE4B830FE5255ACE0A657B36AB0070DBAE21DB9E15D7B6A29D6D8F33F237B27C37A1EA48F5FDC25948D1475864B39B5FE7280E672526917892ECFD85DF9D7D24C0FCE48A99F01A063401A3541BD327D2810E83E19DDEE7A3AE986C409A05F3FA0107E5FDAFC7315AF539A4CECEAEE4FFEFEC35EABCBD600E04CD5B35C1B13402FF71FA96B20B85C8FF90B829580D721DF5BF17FB8B9D7710B40707D40F8E9B9CC3B8707DBDE18D78F7EDB82345609EDABF1DC7C2B8BACE1FAA047BEEE2F863961DFEEDDA4355A00F6A4B9C7BA4472,
		ram_block1a_82.mem_init3 = 2048'hEA3A8CF76A64FD645E0E4E232FCD9DFBE5FF040EFEB51EE0284031BEE70BBBCA83A2CE004779910A650DDCE10C0425F538053FB1B5F037ABE275306577F3E473B141DB27C606C797CC6421A8F2D8C810E84AAF19016C65158C1C81CA45C741A93FB0C0FFB2C7E9453BDA10C0F085AEC59FD0DE04109E51ED7191AB22200D49E02977D8A697DEAED8FBD0D5278A948F3E893525D8CAE460F9730DC1FF8C3F80210C7CC4387421A5A33241883BDBCF192BFF7051C710441AEE17DE2FAB943BB69828707F867BFCC36CE62B4367A76EC450B54401F80FB793D3BFE205EFF4D06E19D83CF8774FF861FF6F364213CB25424E3C698070E38DE5E8BE88C27B1B906628,
		ram_block1a_82.operation_mode = "single_port",
		ram_block1a_82.port_a_address_width = 13,
		ram_block1a_82.port_a_byte_enable_mask_width = 1,
		ram_block1a_82.port_a_byte_size = 1,
		ram_block1a_82.port_a_data_out_clear = "none",
		ram_block1a_82.port_a_data_out_clock = "clock0",
		ram_block1a_82.port_a_data_width = 1,
		ram_block1a_82.port_a_first_address = 81920,
		ram_block1a_82.port_a_first_bit_number = 2,
		ram_block1a_82.port_a_last_address = 90111,
		ram_block1a_82.port_a_logical_ram_depth = 307200,
		ram_block1a_82.port_a_logical_ram_width = 8,
		ram_block1a_82.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_82.power_up_uninitialized = "false",
		ram_block1a_82.ram_block_type = "AUTO",
		ram_block1a_82.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_83
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_83portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[10]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_83.clk0_core_clock_enable = "ena0",
		ram_block1a_83.clk0_input_clock_enable = "none",
		ram_block1a_83.clk0_output_clock_enable = "none",
		ram_block1a_83.connectivity_checking = "OFF",
		ram_block1a_83.init_file = "../RAM/image.mif",
		ram_block1a_83.init_file_layout = "port_a",
		ram_block1a_83.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_83.mem_init0 = 2048'h409100C8B90FC6BC6DBF277EE1D0307F0FFFFD084FC033FD9D70BEB0C7C61BD8F033D8C3BF4D79579B7110B880CF8E02C6E3FFF93E7FFF1DF8F8778114C3A7FD3C01E18FE964E21C896FF000949F0E0C780801571B6CA77D48449F7F803370BF07E7F9835393FFFD87B0FA8D1FE60BFCE003F0417B94619B82680E80D0D5050438647FFFFFFFFF9FE83FEC54E30A5EFFFD2DF7FA071450BD12302008341CFCC43A75038A4E80352860073F6F8201017F8FEDDF8F47FFFDEC01F875DE71F907FF400B5CE1C7A1D8CC137037FEC2318DF8441F43DF7FFF119FC41DE8B31FB87BB0049810BEBA708887BD26CE028B4DC667CA7CBE066EB1E070909B1FDB800003FF,
		ram_block1a_83.mem_init1 = 2048'hF0C0A4503046A15C1A5FCB75FE0C81892D3C81DFA9F810890061606DE420DCBFFF17000C84E00001E3DB27E422EC7DDA01887F3F9001BB30FFF3C1491A0AF80F4FE80011FFD145A8F05954384F723C60F860033FCF5DC40C37FFC3F613BE1E5C7F99A3DCDE7F42480081911FE40370FFF7DF800087A00056F08D8266013E49CDE012E5DFC025EA40098182DB92F2140730ED000C3FFF8EA3C0BA187D7D85E7F8BFFF8C6A106DE3E8E2EDDFCFFA90C2C1FB3CB0D61978D46E14B035CF40C2007FC77EF8002F803BFC383751038FBC33F1F01618F16EF6D3F4DFE07C1BBF9BE0E7C617E0BFEEFFF1DFE0DE41F2E43FC7FE20FFF0D320F694D4872E27DD23964225,
		ram_block1a_83.mem_init2 = 2048'hA01F1FE03870D8BC09C71E460F1E45EC180F3DBFF1E3C6EECDF1E8F0001EEF08C0C018870D7E373148383BF9E04080050BFE1E80300023FC8FCC91BD82164FFFFD83E0E0042AA3FB36E271F5A54DC2B3F83C87FE9DDEDC454E498150161D190870018C7F070B7E79DF89F043C324B9257AEC0FC3FDEF9D35E0E23FFFFD003A0D8AFFEF503E0631FE8F654C70C9F69FBFFF20108000195D5AC39FBAFAB71F10CA7800013FC69E18FD5F2ED0F950D2C730C01000002EEF6E51B0CEFF1C016BE0FF785EA3F38BF9CFFE40BC3DBBFD00E09F0633C07800640018E7CA1820895CEFF9ECABF10000FC3A616E06ED31C23FD09BBE9E0011419A5F793F273B40F006FC31,
		ram_block1a_83.mem_init3 = 2048'hF827EE177D90460D33C693590F290184002020F1CC4431A72EAFD07BE67453598E1DCE0002FDE1D11F850F800C00EF7C41C7C0517807F8D3F30984646FF028834FBCE7B7C007F81FEE60A082CCE33FFFF81FEAE001926F7F4EB25EB237F86DF60010C000E83E00E62B15B0FFE17E6DB38FAFDE00127A1337B0519EE2A001B6B1C4CBC06F201F0D9891087717FAD840DB47FEDDA0C4047F397D59C0C370A17FFFFC00C0C00873953C28E686890BCA330C000FB1C031261E6C13FC9FF783F10854180FFF867D83CCA7EEDB3BE2A06046E5BDC001BFB83E3D87C80D7BEFFC3861E61BFE184040000F0167FCE04DB0F79FFFFC1380401C0B27DEDAD4E1DB87E9ACDF,
		ram_block1a_83.operation_mode = "single_port",
		ram_block1a_83.port_a_address_width = 13,
		ram_block1a_83.port_a_byte_enable_mask_width = 1,
		ram_block1a_83.port_a_byte_size = 1,
		ram_block1a_83.port_a_data_out_clear = "none",
		ram_block1a_83.port_a_data_out_clock = "clock0",
		ram_block1a_83.port_a_data_width = 1,
		ram_block1a_83.port_a_first_address = 81920,
		ram_block1a_83.port_a_first_bit_number = 3,
		ram_block1a_83.port_a_last_address = 90111,
		ram_block1a_83.port_a_logical_ram_depth = 307200,
		ram_block1a_83.port_a_logical_ram_width = 8,
		ram_block1a_83.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_83.power_up_uninitialized = "false",
		ram_block1a_83.ram_block_type = "AUTO",
		ram_block1a_83.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_84
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_84portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[10]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_84.clk0_core_clock_enable = "ena0",
		ram_block1a_84.clk0_input_clock_enable = "none",
		ram_block1a_84.clk0_output_clock_enable = "none",
		ram_block1a_84.connectivity_checking = "OFF",
		ram_block1a_84.init_file = "../RAM/image.mif",
		ram_block1a_84.init_file_layout = "port_a",
		ram_block1a_84.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_84.mem_init0 = 2048'h209400EDD9FFFABFF9BFE77EE1C00000F0000208000004031FFF3891F7FE0027FFCFDF01107079078CFF2FBEFFC81FFD07FC0000000000FFF8FFFF80FC3F9802C3FFFE0360E64C27705FB00090188E40180601C1DB7FDDC6C9339FFF80000040F8180600C8000403C7FF1D0CDFFE0003FFFFFF80B417BF83FC1FF07E6FCAE3FFC07F80000000007FE83FFC09E0FA09000212007B111437B4B630200435D9CC09D87103E0CF87C51703FF3F8F8000008070182000BE00001001FF866D4FFF0000FFF75F015E2120FFEC0FF801FC0E6FFFF81FFC208000EE7FC41DE04D01F8540002800020C276F49B1B179E03F981F462C87CBFD7CFB6030F477F1FDF80000000,
		ram_block1a_84.mem_init1 = 2048'hF0C004703F3862C1EEBF788BFE0031880C3C01DE72F83F34FFFF7F8BE420B4800000000303000001FC1A5F03DBFC0025FFF7803F900057C0FFFFC039DEC6FFF070000000002DFFBFF23FAFFF00F1FC1FF860032FF05EC78FF59BBFFFEE38030F1C9983DDFCF87C23FFFF3E6F800300000800000000000000FF716481FFFE0033FFEEF81FFFEC1F800FFF82D87FCD1FF83F00000000007EFFC29DE7FF0383E007FFFF8FF7E09DFDAF3CCF9FCF259002C0003C80F679F8F80BEAFFF47F00C2000038810000000000003FF861007FFC000FFFEE1F006F0EDC04CFFC7C1FF8671FF807E8000000000FFFE0DDFFF21C03C001FFFFFF38A7164D0714FC17DF20916361,
		ram_block1a_84.mem_init2 = 2048'h0000001FF9F1F30009E0E021FF01C3E3F800004001E02854EA31E7F200000F14C40018A9417FF7D787F8FFF9E0000000080001C0300003FD70F7D00E7A1E8000027C1F00002EDF0CD9E3AC1040FBFC3C000000017D6FFC810FEE55E7F6030707F000000007F860BBC089D3C0C01439FD020C0FC5F1EFCEFB1FE3FFFFFD003D00080000803E0001FEF0A90C0F39BF000003DFEF00001F5DC3347FFDFDC8B9FF0D800000003F7E78355F31A972F02E3F0FC00000002F1F9E41FD8E90FC000F00F5005E03F3ABFCEE21BFBFFFF3FD00E1800000000000000018F80CBE077973000610D40E000007F9619FFEE0F07733FF63C00000003E7DFF7EFF3949FFF07E3C0F,
		ram_block1a_84.mem_init3 = 2048'h07D810177FDFC7F31E2746F1EFF61E00001FFFFFCCC470D82E0FEF8419FC0F387F8031FFFC03FD7BF085E0408C00E39C800701319807FCFC1DFE56647FF0400C00030047C007FFE00812207DFFBD000007FF140001EFE180CE40B10C27F78E00000F3FFFE0FFE7580B1BAF001FFC1C707F8021FFEC01EBCAE3517362A00182800403C05FE01FE7E716FF9707FAC0000C00000240C0047EC686ED003CFF7D800003FF3F00007172001848F91E07C7C3F000000E3FF1E7F2E023FDA0007FF0F9D3F8000079818037B5F3BBF0E2A0605675324001C7783F87F407FDFFEFF00060001800078040000F7E9BDBC1BE7DBFE00003FC7F8000009C1106C77C2437EDD0F0,
		ram_block1a_84.operation_mode = "single_port",
		ram_block1a_84.port_a_address_width = 13,
		ram_block1a_84.port_a_byte_enable_mask_width = 1,
		ram_block1a_84.port_a_byte_size = 1,
		ram_block1a_84.port_a_data_out_clear = "none",
		ram_block1a_84.port_a_data_out_clock = "clock0",
		ram_block1a_84.port_a_data_width = 1,
		ram_block1a_84.port_a_first_address = 81920,
		ram_block1a_84.port_a_first_bit_number = 4,
		ram_block1a_84.port_a_last_address = 90111,
		ram_block1a_84.port_a_logical_ram_depth = 307200,
		ram_block1a_84.port_a_logical_ram_width = 8,
		ram_block1a_84.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_84.power_up_uninitialized = "false",
		ram_block1a_84.ram_block_type = "AUTO",
		ram_block1a_84.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_85
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_85portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[10]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_85.clk0_core_clock_enable = "ena0",
		ram_block1a_85.clk0_input_clock_enable = "none",
		ram_block1a_85.clk0_output_clock_enable = "none",
		ram_block1a_85.connectivity_checking = "OFF",
		ram_block1a_85.init_file = "../RAM/image.mif",
		ram_block1a_85.init_file_layout = "port_a",
		ram_block1a_85.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_85.mem_init0 = 2048'hFF6BFF1E660002F0064018811E3FFFFF00000008000000001FFFC1900801FFFFFFFFDFFF2F8079078FFF3FBEFFCFF7FFF8000000000000000700007FFC007FFFFFFFFFFCC01ED8F048786FFF6CE7F17FE7FFFE3FE48005803ACC60007FFFFFFF000000003000000007FFE12CE001FFFFFFFFFFFFDFE83F83FFFFFFFE7FC3FBFFFF8000000000000017C003FFE005F7FFFFFFFF8440EFA172CEF07FFFCBE633FCE78EFC1EB0780400E400C0707FFFFFFF000000000000000001FFF95C8000FFFFFFFF5FFE9FBEC0FFFFFFFFFFFFFFF2FFFFE00000000000003BE21FFF00079FFFFF7FFFC0C58DD1439988C1FC07FE3B9F37834038304803003800E0207FFFFFFF,
		ram_block1a_85.mem_init1 = 2048'hF0C004703FFA1C2A3340780001FFFE71F3C3FE229F07C0000000804C1BDF7B7F0000000000000001FFE40B000403FFFFFFFFFFC06FFFE000FFFFC007AD7FFFFF80000000000200400FE30000FFF003FFF860033FFFA638542143B00001C7FCF263667C20830780200000C1F07FFCFFFF0000000000000000FFFE06000001FFFFFFFEFFE0001C10000FFF82D8C61F5FFFC0000000000001003F600000FF801FFFFFFF8FFFFF04001824CC3030D86FFD7E7FC37F09E607001001000B80FF3DFFFF00000000000000003FFF82000003FFFFFFFE1FFF90012004CFFC7C1FFFFFDFFFF8000000000000001F20000DFC003FFFFFFFFFFFD80F4C702C3BA820DF6F7DDE,
		ram_block1a_85.mem_init2 = 2048'h00000000060E0FFFF616000000FFC01FF800000001E5F0C9180E0C0CFFFFF05F3FFFE7707E807808000700061FFFFFFF08000000300003FDFF051000079EFFFFFFFFFFFFFFD17F0FFFE38C1C66FFFFC000000000023003FEF004201009FF00FFF000000007FD808414B6183C3FFBC676FDF3F0383E103000001C000002FFC0FF080000003E0001FEFFD0BC00067FFFFFFFFFFFFFFFE09DC3F7FFFFFFFFFFFFF000000000000187CE60C005940FFE00FFC00000002FFA002A3AF11803FFF0FF0EFFA1FC0C6C0310000040000C02FF187F0000000000000018FFF07600068FFFFFFCFFFFFFFFF83861FFFEE00D1FEDFFFC000000000003808D40C386000FFE03FF,
		ram_block1a_85.mem_init3 = 2048'hFFFFFFE8801FC7FF1D3CFBBAAFFFE00000000000333B8F3FD1F000000003FF07FF8000000005FEB10C9A03BE73FF1FE3FFF8FF8E47F803000E00F79B800FFFFF00000007C007FFFFF00A2000003D7FFFFFFFFFFFFE0FE1FFCF9D6EDDF7FFF000000000001F001FBFF4EC40000003FC0FFF8000000005FC64086E031C5FFE7EFFFBFC3F8067E01800040128F8053FFFFF00000000C0047E7FF801000000BCFFFFFFFFFFFFFF81F03FF8CE37B6F7CFFC00000000000E180E9FFC0A4000000FF82FF80000000185F8E21A04001C5F9FD97BCFBFFE6007C07808000380100FFF9FFF1800000040000F7FFC18000003BFFFFFFFFFFFFFFFF0FC1FFEC71BDB7DEDFF00,
		ram_block1a_85.operation_mode = "single_port",
		ram_block1a_85.port_a_address_width = 13,
		ram_block1a_85.port_a_byte_enable_mask_width = 1,
		ram_block1a_85.port_a_byte_size = 1,
		ram_block1a_85.port_a_data_out_clear = "none",
		ram_block1a_85.port_a_data_out_clock = "clock0",
		ram_block1a_85.port_a_data_width = 1,
		ram_block1a_85.port_a_first_address = 81920,
		ram_block1a_85.port_a_first_bit_number = 5,
		ram_block1a_85.port_a_last_address = 90111,
		ram_block1a_85.port_a_logical_ram_depth = 307200,
		ram_block1a_85.port_a_logical_ram_width = 8,
		ram_block1a_85.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_85.power_up_uninitialized = "false",
		ram_block1a_85.ram_block_type = "AUTO",
		ram_block1a_85.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_86
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_86portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[10]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_86.clk0_core_clock_enable = "ena0",
		ram_block1a_86.clk0_input_clock_enable = "none",
		ram_block1a_86.clk0_output_clock_enable = "none",
		ram_block1a_86.connectivity_checking = "OFF",
		ram_block1a_86.init_file = "../RAM/image.mif",
		ram_block1a_86.init_file_layout = "port_a",
		ram_block1a_86.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_86.mem_init0 = 2048'h0000000000000230000000000000000000000008000000001FFFFF6FFFFFFFFFFFFFDFFF3FFF86F87000C04100300FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000006006D8F0787860000300008000000000000004000400000000000000000000000000000007FFFFF3FFFFFFFFFFFFFFFF7FFFC07C00000001803C07FFFFFFFFFFFFFFFFFFFFFFFFFFE0003800000000007007B1F0FEF060000000000300000001000004001800000000000000000000000000000001FFFFB3FFFFFFFFFFFF5FFFAFBFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF0000380000000000F007F1C39980C0000000000000000000000003000000000000000000,
		ram_block1a_86.mem_init1 = 2048'h0F3FFB8FC00200083FC0780000000006000000010000000000000030000000000000000000000001FFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFE7381FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000079FFCC00006001C3DC3B00000000001800000030000001000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFEFFFFFFFC1FFFF0007D2739E0DFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007000000400383CCC3000000000818000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFE1FFFFFFFFFFB300383E000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000064C703C38200000008080,
		ram_block1a_86.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFF3FFFFFFFFC00007FFFFFFFE1800CC1B800C00000000E00000000080000000000000000000000008000000300003FDFFFBEFFFFF9EFFFFFFFFFFFFFFFF80F0001C73E399FFFFFFFFFFFFFFFFFFFFFFFFFFFDF7FFFF00000FFFFFFFF800008C170018000000000800000000000000000000000000000000080000003E0001FEFFFFF3FFFFFFFFFFFFFFFFFFFFFFE23C08000000007FFFFFFFFFFFFFFFFFFFFF7FFFFDF7FFFE00003FFFFFFFD00200083F40180000000000000000001000000000000000000000000000000000000018FFFFF9FFFFFFFFFFFCFFFFFFFFFFC79E00011FFEE01FFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFE0000,
		ram_block1a_86.mem_init3 = 2048'hFFFFFFFFFFE03800E0C33C7C6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFF800330D400380000000000000000038000000000008000000000000000007C007FFFFFFFDDFFFFFBC7FFFFFFFFFFFFFF01E0030639F3E17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00007FFFFFFFF8006609C003000000010000000000180000000800C0000000000000000000C0047E7FFFFEFFFFFFBCFFFFFFFFFFFFFFFE0FC00731CFCF0FCFFFFFFFFFFFFFFFFFFEFFFFFBFFFFFFFFF80007FFFFFFFE7800E61B8000000000208000000000C000000000000000000000001800000040000F7FFFE7FFFFFFBFFFFFFFFFFFFFFFFF03E00138E7E783EDFFFF,
		ram_block1a_86.operation_mode = "single_port",
		ram_block1a_86.port_a_address_width = 13,
		ram_block1a_86.port_a_byte_enable_mask_width = 1,
		ram_block1a_86.port_a_byte_size = 1,
		ram_block1a_86.port_a_data_out_clear = "none",
		ram_block1a_86.port_a_data_out_clock = "clock0",
		ram_block1a_86.port_a_data_width = 1,
		ram_block1a_86.port_a_first_address = 81920,
		ram_block1a_86.port_a_first_bit_number = 6,
		ram_block1a_86.port_a_last_address = 90111,
		ram_block1a_86.port_a_logical_ram_depth = 307200,
		ram_block1a_86.port_a_logical_ram_width = 8,
		ram_block1a_86.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_86.power_up_uninitialized = "false",
		ram_block1a_86.ram_block_type = "AUTO",
		ram_block1a_86.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_87
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_87portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[10]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_87.clk0_core_clock_enable = "ena0",
		ram_block1a_87.clk0_input_clock_enable = "none",
		ram_block1a_87.clk0_output_clock_enable = "none",
		ram_block1a_87.connectivity_checking = "OFF",
		ram_block1a_87.init_file = "../RAM/image.mif",
		ram_block1a_87.init_file_layout = "port_a",
		ram_block1a_87.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_87.mem_init0 = 2048'hFFFFFFFFFFFFFDCFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFE00000000000000000002000C0000000000000000000000000000000000000000000000003FFFFFFFFFFFFFF9FF9270F87879FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000E000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFF8FF84E0F010F9FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000A000704000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFF0FF80E3C667F3FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFF,
		ram_block1a_87.mem_init1 = 2048'hFFFFFFFFFFFDFFF7C03F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFF9FFE3C23C4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000100000003E0000000000000002000000000000000000000000000007FFFFFFFFFFFFFFFFBFFC7C333CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000001E00000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFF9B38FC3C7DFFFFFFFFFFF,
		ram_block1a_87.mem_init2 = 2048'h0000000000000000000C000000003FFFFFFFFFFFFFFFFF33E47FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFCFFFFC020000000000610000000000000000000000000000000000000000000000000000000002080000FFFFFFFFFFFFFFFFFF73E87FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFC1FFFE010000000000000000000000000000000000000000000000000000000000000000800002080001FFFFFFFFFFFFFFFDFFF7C03FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE70000000000000000030000000000000000000000000000000000000000000000800000000001FFFF,
		ram_block1a_87.mem_init3 = 2048'h00000000000000000000000010000000000000000000000000000000000000FFFFFFFFFFFFFFFFCCF23FFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FF80000000000000043800000000000000000000000000008000000000000000000000000000000000003FFFFFFFFFFFFFFFF99F63FFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFB8180000000000043000000000000000000000000000000300000000000000000010000040000000007FFFFFFFFFFFFFFFF19E47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFBFFFF080000000000040000000000000000000000000000000120000,
		ram_block1a_87.operation_mode = "single_port",
		ram_block1a_87.port_a_address_width = 13,
		ram_block1a_87.port_a_byte_enable_mask_width = 1,
		ram_block1a_87.port_a_byte_size = 1,
		ram_block1a_87.port_a_data_out_clear = "none",
		ram_block1a_87.port_a_data_out_clock = "clock0",
		ram_block1a_87.port_a_data_width = 1,
		ram_block1a_87.port_a_first_address = 81920,
		ram_block1a_87.port_a_first_bit_number = 7,
		ram_block1a_87.port_a_last_address = 90111,
		ram_block1a_87.port_a_logical_ram_depth = 307200,
		ram_block1a_87.port_a_logical_ram_width = 8,
		ram_block1a_87.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_87.power_up_uninitialized = "false",
		ram_block1a_87.ram_block_type = "AUTO",
		ram_block1a_87.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_88
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_88portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[11]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_88.clk0_core_clock_enable = "ena0",
		ram_block1a_88.clk0_input_clock_enable = "none",
		ram_block1a_88.clk0_output_clock_enable = "none",
		ram_block1a_88.connectivity_checking = "OFF",
		ram_block1a_88.init_file = "../RAM/image.mif",
		ram_block1a_88.init_file_layout = "port_a",
		ram_block1a_88.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_88.mem_init0 = 2048'hF7FFF0DF000018000000000000200000000000000000000000000007C00000000000000000000000000000000000001FFFFFFFFFFFFFFFF7084FFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80DEC00600000000000000200000000000000000000000000001F00000000000000000000000000000000000003FFFFFFFFFFFFFFFE6380FFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF85FCE0100000000000000000000000000000000000000000000068000000000000000000000000000000000000FFFFFFFFFFFFFFFFEC781FFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF83EB000000000000000018000,
		ram_block1a_88.mem_init1 = 2048'hFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFCF07F00008F0000000000000000000000000000000000000000007E0000000000000000000000000000000000000001FFFFFFFFFFFFFFFEFE38FFDFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFDE7E7B8600000000000000000000000000000000000000000000003F8000000000000000000000000000000000000001FFFFFFFFFFFFFFFDF031FF9DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFF00F00000000000000000000000000000000000000000000000F800000000000000000000000000000000000000FFFFFFFFFFFFFFFFBC061FF37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_88.mem_init2 = 2048'h1FFFFFFFFFFFFFFFF4CF09F01FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC0020C0000000000000000000000000000000000000000000FFC00000000000000000000000000000000000000007FFFFFFFFFFFFFFFDC9E1BF21FFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1EB000CC0000000000000000000000000000000000000000007FE00000000000000000000000000000000000000007FFFFFFFFFFFFFFFBE0C3BE70FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF33F8000FB000000000000000000000000000000000000000001FE00000000000000000000000000000000000000007FFFFFFFFFFFFFFF7E38FFCF9FFFFFFF,
		ram_block1a_88.mem_init3 = 2048'h0000000000000000000000000000000000FFFFFFFFFFFFFFFEF7E07E47C7FFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFC00B00000000000000000000000000000000000000000007FFC0000000000000000000000000000000000000000001FFFFFFFFFFFFFFFE67C0FC4FF0FFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800770000000000000000000000000000000000000000000FFF0000000000000000000000000000000000000000007FFFFFFFFFFFFFFFCEF81F84FDF3FFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000F380000000000000000000000000000000000000000107FF80000000000000000000000000000000000000000,
		ram_block1a_88.operation_mode = "single_port",
		ram_block1a_88.port_a_address_width = 13,
		ram_block1a_88.port_a_byte_enable_mask_width = 1,
		ram_block1a_88.port_a_byte_size = 1,
		ram_block1a_88.port_a_data_out_clear = "none",
		ram_block1a_88.port_a_data_out_clock = "clock0",
		ram_block1a_88.port_a_data_width = 1,
		ram_block1a_88.port_a_first_address = 90112,
		ram_block1a_88.port_a_first_bit_number = 0,
		ram_block1a_88.port_a_last_address = 98303,
		ram_block1a_88.port_a_logical_ram_depth = 307200,
		ram_block1a_88.port_a_logical_ram_width = 8,
		ram_block1a_88.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_88.power_up_uninitialized = "false",
		ram_block1a_88.ram_block_type = "AUTO",
		ram_block1a_88.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_89
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_89portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[11]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_89.clk0_core_clock_enable = "ena0",
		ram_block1a_89.clk0_input_clock_enable = "none",
		ram_block1a_89.clk0_output_clock_enable = "none",
		ram_block1a_89.connectivity_checking = "OFF",
		ram_block1a_89.init_file = "../RAM/image.mif",
		ram_block1a_89.init_file_layout = "port_a",
		ram_block1a_89.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_89.mem_init0 = 2048'h29B3E0223FC7045CC3170609BF73E899EEEC00739F327D7BCA0A5E887B1B406646D83CA81E169D3C2ABD486D35A28E3E3F3364A292780569C4A6570F08B58C7543106C7D2D07E79F71F369232E003CE27A2160239EB179821AED004991237904153DCC96ACF7878C62DCC1D7EC8F2225A99E35A38FAA154949674261DF518236F74DBC0946B847CF4675B667E0608B270590960C6EFA30786E696D15DBD1089121D46A1B46E772EAA91380CC35CC7C4AC8D4AF9723799CE7CC427772F5EA61BA30510ACCBD332BC11216527400DB555455A7AC38D8286DDFC75558B406AB748F3FAA5F3C6676186A5FF660C5E7C588EE71825147D34D5C85772D8B358BF821B2,
		ram_block1a_89.mem_init1 = 2048'hEB9D84F25A351374D32CFFB305F9A74F422F07784AD5BDEC637E3543872E879633D4964EE24B6DCA158A2AD33AF2EB6097D4136CB28806F96049D19ED3CB8ECEADDAB6441827E29CFBA910ABD3B75D41B9C7ED2D2E7F7CCF7A05E6A0F61EEAF4618DA72D54608ED4FAADBF0C8BF4525D827A94B3FE93579D9A2E96FC05B96AA06272B23A7252632B66401A8ECF4C7A17B22F3B5F44A0393FFAA88A349C2F7D01C7130500D568EFCD975BC444B10EDC46C4587AF4D8F9E2BBD581CFA54C7FA1DEC84510E3A7BE05B6EB12BF2F46333744F3789A81D20E62C8D893D04791198B029DD77D89E2449C0E6202977BA689135D865A36B02634A2FE4F517A45ED475351,
		ram_block1a_89.mem_init2 = 2048'h8C054A33009443FDA33A369E7CE168C3F57084A6B1E945008C77AE1F73064B946C03399D0BCAB7F2420ACAFB86D0456880AC2B9D4E0C342960347B10630C981836B2664A788857ECC81727BB7A2B6C01090AF7B70A1E0B3D2C811B023D0C3E82AFBC0F51E9104022C62F8703684442FCC2A4057ABDC53C3BEF7937DAF705967536EAD629F36DB4EF5C78BC2A8CD91CCA6CAE8A017C6654C0980C1EE541A1EAB05E24FC781B8A7CCF699A1A13B4BBA1857EC2EF4AAD4E52BEF0682F6512EBB855CAA8D02C588B32C433917911DF033BB05C94F045B39763AF39FFE187B2A7C1480E501B56116B096E59935B8ADAEAEC4C8A4F7FF27F39B950CC5A63C1FFC352DB,
		ram_block1a_89.mem_init3 = 2048'h6790B7D6733DE6F7D7807B393901FCF7B93CACBBD722010D23B321F1932123393D91A680F6F0708CF73A72880DE63F6B17B7161410CED1503DA3651FF2A57B289918C688BA6289A939D921656248D1855C815DD3452A3A00E412BCC58520997F478A8302CD33A0C9162E59B37E4FC8C82DEF9A1D7B0D3493E9A1692CAD547744FADB081BAFF9DEE91EA18856DF8B9A23B3056E2927D1F3E9488B366A41129408C35BA694FA2ED05FAED3276954E5E3EF1C97BE8306EC81B0872ADDBB30F7DED718D332B71EBAD603BB4AAEA70203DB5CECF781B240760C19CA2A155FFE65D88251A6ADDFCFCDF5585C2810F31B2010FAAAA06A643B71C164FB8D291A69BC7276,
		ram_block1a_89.operation_mode = "single_port",
		ram_block1a_89.port_a_address_width = 13,
		ram_block1a_89.port_a_byte_enable_mask_width = 1,
		ram_block1a_89.port_a_byte_size = 1,
		ram_block1a_89.port_a_data_out_clear = "none",
		ram_block1a_89.port_a_data_out_clock = "clock0",
		ram_block1a_89.port_a_data_width = 1,
		ram_block1a_89.port_a_first_address = 90112,
		ram_block1a_89.port_a_first_bit_number = 1,
		ram_block1a_89.port_a_last_address = 98303,
		ram_block1a_89.port_a_logical_ram_depth = 307200,
		ram_block1a_89.port_a_logical_ram_width = 8,
		ram_block1a_89.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_89.power_up_uninitialized = "false",
		ram_block1a_89.ram_block_type = "AUTO",
		ram_block1a_89.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_90
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_90portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[11]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_90.clk0_core_clock_enable = "ena0",
		ram_block1a_90.clk0_input_clock_enable = "none",
		ram_block1a_90.clk0_output_clock_enable = "none",
		ram_block1a_90.connectivity_checking = "OFF",
		ram_block1a_90.init_file = "../RAM/image.mif",
		ram_block1a_90.init_file_layout = "port_a",
		ram_block1a_90.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_90.mem_init0 = 2048'h0B300F27DFBA8DB5B8E4D34842DA8BCF09281C1FF87F40909EF1C920BEFB668E7EBE0F7EEBA08DDEF52D7E80B59DF62837AF1C01EDC4425B7A55B7285F5EFDF8490A1C62221369A35AABFB33FA0023E8E6FC7F21A63978B22CC2067856DE8000D36A288786F2DACD81264BC0CDCC797FD5B04B9FE711B5CED9071B105D1CCC5CCF2C7C13B3FA98F1C5085376FC000B9FDD983C2057A27F882C585C8D8F912B5AA4267A02A3EF7CECFFA318ECDCE8503190F91D4EB39D8A9D91CC8791B5C0CA37CEF6618DED45EA52251677CCC07B0D492C466C43E0E77A6584DDAB618840C3D798FF5BF5FBBB648BD6434E096FE0C5E9B20937F7414E195E223CF765B53B9E71,
		ram_block1a_90.mem_init1 = 2048'hE484D3B09426C49546770EE6F057CC7B833FA7AF8570DC1A7F5E2D7300BC21EFA4D31BC9600FAF8796905BBDFDDB71467925EA45C633601CD30D3F8E9EBBA934CE418E89EDD279E9A59D1F886F9384CA274560F88CC08F030BD78F7776611EF92181947883A197D6238EAD630470FE67A5784A6BA325AEC9AAE698D05B9C319A2A9F4AB5739CF59D75413999F21FC593FD7B0680BCA6E29A0EE55E43847A8185BA0A42951F5373B70BB180ED9525E4CEC0740DF6B898246577FE60D0C02CA1B14371D8DDB0D0C594EFCC55207F5C580C749F250E79A59F9E2CADF8E8FF52A7D2D393040218501EB126045828D90C0EBD5D2A96AF1F631757776F1C1675F038CD,
		ram_block1a_90.mem_init2 = 2048'hA848D90FCBA803A11514BBDA83E4412B7FA25313FD3ED9EF47A5EAC99E8F51F3727327FC9FC71DB65B3D731879F9D96CC0C4BF74900E6518154991215AE789A9FB11806573084533577F9F2DFCC4F7BD80DCA50FFFF40B897BADD6E4C715BA4747EF9096CE37FD37D5B44A667601C9FB62CA1487206B401BED8EBB63C9078871CECF9FF286303172A70F63F4DEF907E38703644A781C10EFD0456DE22A9E0578CF41620FEB627CED386B7501880F388334EBA8DED67FEE2CE826249C605C057B8004C45F95A4A540C99BF79F810330000F5EFD1C7561021D8D3B82FE79851DEB2D21E6558A6F5C1109CACD099E96361F6888CF0D8BC2BCDD00046C16233FE7ED,
		ram_block1a_90.mem_init3 = 2048'h2F6B39E3E00B586A2422E6903A1C8B3343D901EFEFA3C1E5B968F36CB23E7E06350C69E365DE37037ED8E097EF18CA2CE7F88801E04001840E786B670B3E6F291C6A96F74A542528999DC0AF58B71B43EB7B666E47521580A6E82D7D62326350939006DECDF220E84F1A64452DA0600658779F1995B1ED01B18B50E7563265473AB4403AABF48150711B0E2E203345DBEC5AA31294153BC5AB8167C4276782BD1EF76261EFB1AC374D39A75602A63E54A1AB9D9F7EAE01D5BB608F5512F7992876CAE410B618C88002D08A44E5FF11CBC881F0708FF092AC1D27D70F0ED838617EB37BE0172035B8FBC7EC254F3F5EC8D7617EA92E414CF6B320DD643457ADC7,
		ram_block1a_90.operation_mode = "single_port",
		ram_block1a_90.port_a_address_width = 13,
		ram_block1a_90.port_a_byte_enable_mask_width = 1,
		ram_block1a_90.port_a_byte_size = 1,
		ram_block1a_90.port_a_data_out_clear = "none",
		ram_block1a_90.port_a_data_out_clock = "clock0",
		ram_block1a_90.port_a_data_width = 1,
		ram_block1a_90.port_a_first_address = 90112,
		ram_block1a_90.port_a_first_bit_number = 2,
		ram_block1a_90.port_a_last_address = 98303,
		ram_block1a_90.port_a_logical_ram_depth = 307200,
		ram_block1a_90.port_a_logical_ram_width = 8,
		ram_block1a_90.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_90.power_up_uninitialized = "false",
		ram_block1a_90.ram_block_type = "AUTO",
		ram_block1a_90.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_91
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_91portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[11]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_91.clk0_core_clock_enable = "ena0",
		ram_block1a_91.clk0_input_clock_enable = "none",
		ram_block1a_91.clk0_output_clock_enable = "none",
		ram_block1a_91.connectivity_checking = "OFF",
		ram_block1a_91.init_file = "../RAM/image.mif",
		ram_block1a_91.init_file_layout = "port_a",
		ram_block1a_91.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_91.mem_init0 = 2048'h48800F208007662134FD8F883E43F73077C81FF2B5C07F89F1EE5FCB3C6C7901828187F8D7092890FC5EC70FB58275669060FC00078782B6E48E296ED81619EC8778380023D87A3CF32CF81DCAA01F1801F07F2101C99F3DDB7EBB882F93FFFFEF740895CB1212EA1FF32DA50E19BF80038F867FD7815DC0D8E4E47FDD03C2CBA053FC0005FE1D0C58DDD365FE000FFCD3D805C060C26D709CE7C713FBF117AB1BF87A031FEF812CC9CFC50C0CB13FFFE8FEF11BCD59715847972B91962243C001CF8673EDDB228C26F59239C0059C04E259EC0003E77A73D50988E28800AD5CC8CE6475840370F3B5CC549C9FE0BD170FF61007C14FE01ABC5A0104DE62BFFF,
		ram_block1a_91.mem_init1 = 2048'h0FFAB8ED20783F87F51CFEF4F2319387E33F98FFFF73E321695EE49CFFBC000077EFFBBC338FC8439090D5A1C3E3815F7F1A0641D84C87FF83723FF51EF79C765A387E000F0DFC82BD51A00E1FB3FBDF87E660000E8C36FCCA047FF5A818C108A1B98579FFDD9714BDFE0480FFF2018640F8FC08AC47F70850EF7EB87CA1C187DD0006F074501704B77E37EFFE6E1C8EA498FE0007A9FC08AF14ADCA7C1BFE95CF7791E81CC41C782D807FCE853B033E40080FF0C70618C24CFF85103FA25807C4019F034F60FA27351DAAD87D9860038B0007F868085E1C3CBEC78FFF704CB04830FC0003B9E1E9C3C2631B780CFFABC4D559C01FA819F849E8FF1FC960093D,
		ram_block1a_91.mem_init2 = 2048'h65200700184003CE8ACE42232BFF086F8289E00D02AD0E03F91116EB1831000FFF833FFD7FBFDDED8D78831FFFF9C160FC0F38F9CC0FEE387CCE32C2E0F07601430CF0A1FF687B5FA01E5F9FF0FFF1831A419B00121C0BD60223252D5AADF8C43833600D083B0443220B1E34009E4007F90E14FFD3ECE05F1EB0C307FF078071FC4F1FF47A20554DF8FCBD011376F8C2F71E0285FC45A0AFC04F4FDE78FF1FC1BADB1E000D067D3201B28C4F9CBFFB258E35F142002C31170126DC0800100387A00CC87FEF46D867E5A40079FF0330000FA0FD8A127E1843861C3481DFC6E1C38F1E025180188CE169B58FF7EEFC2C58A1B43F000D02BE62C44C5C212FAFFF52,
		ram_block1a_91.mem_init3 = 2048'hC86BCC0C432B9F6FF42C1950471CC80E99748060005C01F851A057075A5B01FE764EC403A81F88007E257B870CB4344368003FF4E0C379FF80006F00FC3F8FD981FA611FFD9BF920BD51FF36EF003F7C07479E8E8122FF0374FCDFADFF03E0809EC981C1020C20F21775B60FF06E7FFD38379C04683BB6027FB6E3E60FE811BF05007FF89FFF1CADF0010E01F83C23F4139C6203081253EFE3C73989F7807ECA0A0F968977A0AE871CED4CF7DF57E1F08B187B80B11001E6A210EA89BCA06BFF8EFC5B09C9A1E300FD93B7FD1C00E0373701FFF0C3FF1F27CA201700FEFFF860703BFE5150F005F8C2628FC55F40E749CB1C0ED9B1C1F23A139A58F7FEEFE1C0,
		ram_block1a_91.operation_mode = "single_port",
		ram_block1a_91.port_a_address_width = 13,
		ram_block1a_91.port_a_byte_enable_mask_width = 1,
		ram_block1a_91.port_a_byte_size = 1,
		ram_block1a_91.port_a_data_out_clear = "none",
		ram_block1a_91.port_a_data_out_clock = "clock0",
		ram_block1a_91.port_a_data_width = 1,
		ram_block1a_91.port_a_first_address = 90112,
		ram_block1a_91.port_a_first_bit_number = 3,
		ram_block1a_91.port_a_last_address = 98303,
		ram_block1a_91.port_a_logical_ram_depth = 307200,
		ram_block1a_91.port_a_logical_ram_width = 8,
		ram_block1a_91.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_91.power_up_uninitialized = "false",
		ram_block1a_91.ram_block_type = "AUTO",
		ram_block1a_91.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_92
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_92portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[11]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_92.clk0_core_clock_enable = "ena0",
		ram_block1a_92.clk0_input_clock_enable = "none",
		ram_block1a_92.clk0_output_clock_enable = "none",
		ram_block1a_92.connectivity_checking = "OFF",
		ram_block1a_92.init_file = "../RAM/image.mif",
		ram_block1a_92.init_file_layout = "port_a",
		ram_block1a_92.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_92.mem_init0 = 2048'h88400F20FFFFE7C3D0FC43F7FE5C000000081FFD7C7F8075B395DB003F8F8000017FFFF8C7801290FC1FFFF04A4FF4E18FE003FFF8020313964473E75810F1E2C07802802020795FE0FFF80BFA400007C0007F213FF9FFC2F17EC7F7FC5C00000080089BF3EDED1819CEE08A0FE1C000007FFFFFC78045C0D807FF8022FFC1C79FC003FFF8001E1F02512CB578006FFCCC1807007802787FFD9FC057D3F1000440007A035FEFFFD3F017C3F3FCBF80000700011FFE66FFE40484984A17FC7C00003FFFFFEDC1E2C02617ED863FFF033C1FC013FFFC1B7C0DB621C66108008DDC370E81F5C0037FFC68BF9A9C0FE0820040031007C14FFFE1380E00FBFFFE0000,
		ram_block1a_92.mem_init1 = 2048'h8F9CC0E000003607F99DF8F0F0118000030F80FFFF73803E775E1DFFFFBC00003800040C03F00A21920F38C1FDFC014000FFFE41C0C03800037F3FFBE1007C0E39F801FFF0F400FD4007FFAC3F93FFCE3780C0000E0007DFE263FFF2E000000721818479FFFE681727FE1DFFFFF00007FFF8FFF3907806BBC06120007EBE018000FFFEF078D06978377F3FF00199FC7E63F801FFF85400FFCE43FF3A3C1BFF83D05C40001DC01F9FDCCFFFCB4110000140000FF0FFFFFF038FFE11EFFFA00607C0019FFD607F006D6B8A54107E1F800000FFFFF8708040603CBFFFF00097EC71C7F003FFFC04011FBE07BEC8380AFF91C4F0070018D01C3FD7CFFF1741000602,
		ram_block1a_92.mem_init2 = 2048'h631FC0FFE7FFFC0F4FD1FDFEDC1F446FFFCCD00600340003FFBBBEF01100800000033FFDF0C01DD3C479FCE7FFF9C160FCF0380013F027C783D7FC03830000077CFCFFE1FFC85C40001E9F3FFF000F80863F80FFE1E3F41FEBE1F9E5A1EDF1F43E640002085E020BFF177E2807604000000E14FFF3300065FCC1FCFFFF078071FD701FF003C0014000064A01E38000DDF8FFFEC1FCC41FD0204F8FFE7700FFC3863F01FFF0F1823FD857F7F8F4CFFA645E288041004600C7FBB1FC0000200000700CC07FFF05807EE3B8FFF9FF0330000FC0FDF8138000038000F701E3F801DC70FFFE5180C0135E89FF0FFFF103DC47987C00FFF0F1407FBC4733FF7FCFFF90,
		ram_block1a_92.mem_init3 = 2048'hF7F7FFFE430B0060342100207F1F37FE0733801FFFFFFE01E843DA3CB1A0FFFFF40D9803401BF0007E19AF840C48099460003FF4FF3C7E51800390FFF83FF00601FA07E0000E3EDF7F72003870000083FCFFF9FEC102000034F9000DFF3C1FF06E47803FFFFFDF03EDB3FE7987CF7FFDE1B6680200209000FF9DC3E600C0060000007FF880001F29F003F1FFF83FFFFFFC1FE3FC00111C1E47FFC00E38000107FDFFF9F9FF8091041CF88047DFC81FF07887F87FCFFFFE074D8776FF1F2EDBFFFED8200500382C00FFFB1FE40A0000000001FFF0D4001FCBC821E8FFFEFFF8607FC3F87190008207392FB0069C800047FCFC71F9BFE1DD6113999867FF001FC0,
		ram_block1a_92.operation_mode = "single_port",
		ram_block1a_92.port_a_address_width = 13,
		ram_block1a_92.port_a_byte_enable_mask_width = 1,
		ram_block1a_92.port_a_byte_size = 1,
		ram_block1a_92.port_a_data_out_clear = "none",
		ram_block1a_92.port_a_data_out_clock = "clock0",
		ram_block1a_92.port_a_data_width = 1,
		ram_block1a_92.port_a_first_address = 90112,
		ram_block1a_92.port_a_first_bit_number = 4,
		ram_block1a_92.port_a_last_address = 98303,
		ram_block1a_92.port_a_logical_ram_depth = 307200,
		ram_block1a_92.port_a_logical_ram_width = 8,
		ram_block1a_92.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_92.power_up_uninitialized = "false",
		ram_block1a_92.ram_block_type = "AUTO",
		ram_block1a_92.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_93
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_93portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[11]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_93.clk0_core_clock_enable = "ena0",
		ram_block1a_93.clk0_input_clock_enable = "none",
		ram_block1a_93.clk0_output_clock_enable = "none",
		ram_block1a_93.connectivity_checking = "OFF",
		ram_block1a_93.init_file = "../RAM/image.mif",
		ram_block1a_93.init_file_layout = "port_a",
		ram_block1a_93.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_93.mem_init0 = 2048'h08000F20FFFFE7FE08FCFC0001DFFFFFFFF7E000BC7FFFF1CA4BB5E83FF0000000000007387FFF6F03E0000000300BE07FE00000000603E8F4A001E027EF0E1F3F87F2FFD3FF81E00C4007FA05FFFFFF00007F213FF9FFFF007E000003DFFFFFFFFFF76003FFFFF825253B3A0FFE000000000000387FBA3F27F8000000003FC07FC0000000061FF9C4CE01EA07FFF0033FE7F8FF8BFD818003003FD83C0EFFFF00007A031FEFFFFF0007C000037FFFFFFFFFFEE0007FFFFC1AF1EEEE97FF800000000000123F9D3FD9E800000000FF03FFC0000000057FD2820E03DE77FF7223FFF1FE0A3FFC830004003EE3F01F7FFF00001007C14FFFFFC00E0000007F7FFF,
		ram_block1a_93.mem_init1 = 2048'hF07EBF1FFFFFF9F80EAE070F0FEE7FFF030F80FFFF70FFC0675E02000043FFFFC000000C03FFF60E6EFFFE81FE000140000001BE3F3FDFFFFC80C000000003FE07F80000000400FD00410020006C0031F8775FFFF1FFF8601D98000F1FFFFFFF21818479FFFFFFE827FE0200000FFFF800070003807FF98F3E5F3FC07F4001800000010F8F2F9EFFC880C000000003FE1FF80000000400FA0FCA006203E400783FBF8FFFE37FE06033300037C6FFFFFF40000FF0FFFFFFFC07FE0E00005FFFF83FFE6001607FFFE79C97C7D07FE00000000000078F7FBFFFC3400000003813F03FF00000000401F43C9E00C807F7007E3B0FE3FFE7FFE360203000EF7EFFFFFF,
		ram_block1a_93.mem_init2 = 2048'hE0FFC0000000000FEA30960FE0008390006B5FFFFFDBFFFC00CCC11FF1FFFFFF00033FFDF3FFE20BC278000000063E9F030038001FFFE7FFFFCED003FC0000008003001E0037BFBFFFE1E0C00000007F81FF80000000001FA641240DE012003BC1F5FFFFF7CFFFFC008081DFFFFFBFFF000E14FFF33FFF81FB00000000F87F8E03801FF003FFF17FFFFDB001FC0000C00000013E033BFF3FFFB0F0018000003F81FF00000000003F44B24418F330041BE1DC7FBFFFFFFFF8062A03FFFFFFFFFF000CC07FFF04FF80E040000600FCCFFFF000FDF813FFF81C7FFF9E01FC0001C0000001AE7F3FFFBFF600F000000003BF87FC00000000007E800400306030000E,
		ram_block1a_93.mem_init3 = 2048'h00000001BCF4FF9FCBDFFFFF80E00001FF0F800000000001FB081C81A838000009B3FFFCFFE7FFFF81FE2C7DF3FFF9F760003FF4FFFF80218003000007C0000001FA07FFFFFE3FFF7E78003F80000000000000013EFDFFFFCB07FFF200C0000FFE3F800000000003FC982102B00F00021EE90FFFFFDF9FFF007E0C1FFFFFF7FF00007FF88FFFE011F000000007C00000001FE3FFFFEF1FFFDFED000FC000000000000006007F7FFBE307FFB82000000FF87FF80000000007F2504C06B020C4000177EFFDFFEFEFFF0010A01BE3FFFFFF0001FFF0C7FFE01BC82000000100079F8003F871EFFF87FFF8EB0007E000004000038006403E3F9FEC67E7980000003F,
		ram_block1a_93.operation_mode = "single_port",
		ram_block1a_93.port_a_address_width = 13,
		ram_block1a_93.port_a_byte_enable_mask_width = 1,
		ram_block1a_93.port_a_byte_size = 1,
		ram_block1a_93.port_a_data_out_clear = "none",
		ram_block1a_93.port_a_data_out_clock = "clock0",
		ram_block1a_93.port_a_data_width = 1,
		ram_block1a_93.port_a_first_address = 90112,
		ram_block1a_93.port_a_first_bit_number = 5,
		ram_block1a_93.port_a_last_address = 98303,
		ram_block1a_93.port_a_logical_ram_depth = 307200,
		ram_block1a_93.port_a_logical_ram_width = 8,
		ram_block1a_93.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_93.power_up_uninitialized = "false",
		ram_block1a_93.ram_block_type = "AUTO",
		ram_block1a_93.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_94
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_94portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[11]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_94.clk0_core_clock_enable = "ena0",
		ram_block1a_94.clk0_input_clock_enable = "none",
		ram_block1a_94.clk0_output_clock_enable = "none",
		ram_block1a_94.connectivity_checking = "OFF",
		ram_block1a_94.init_file = "../RAM/image.mif",
		ram_block1a_94.init_file_layout = "port_a",
		ram_block1a_94.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_94.mem_init0 = 2048'h08000F20FFFFE7FFFF03FFFFFFDFFFFFFFFFFFFFC380000E04300E183FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001FFFFFFFF9FC08F7B001E000000000000001000C000600000000040000000000007F213FF9FFFFFF81FFFFFFDFFFFFFFFFFFFFFC000007C218C7C60FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003FFFFFFFF9E019C7F001E0000000000000000004000600000000200000000000007A031FEFFFFFFFF83FFFFFFFFFFFFFFFFFFFFF800003E10E71F197FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFFFFFF8801387E003C0000000000000000000000000030001000000000000001007C14FFFFFFFF1FFFFFFFE7FFF,
		ram_block1a_94.mem_init1 = 2048'h00008000000000000040000000000000030F80FFFF70FFFF98A1FFFFFFFFFFFFFFFFFFF3FC0001F001000181FFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007FFFFFFFBFF0101C70020000000000038400000000000000000000000000021818479FFFFFFFFD801FFFFFFFFFFFFFFFFFFFC7F8000700180C0407FFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007FFFFFFFBFF020FCE00620000000000000000008000C0000000003800000040000FF0FFFFFFFFF801FFFFFFFFFFFFFFFFFFFE9F800018006038307FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFBFE043F9E00C80000000000000000000000C00000000080000000,
		ram_block1a_94.mem_init2 = 2048'hE0003FFFFFFFFFF00B30F60FE00000000008200000300000000000000E00000000033FFDF3FFFFFC3F87FFFFFFFFFFFFFFFFC7FFE0001800003F3003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFE02361E40DE000000000040000003000000060000000000000000E14FFF33FFFFE07FFFFFFFFFFFFFFFFFFE00FFC000E800003C801FFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFC041F3C418F000000000000000000000000044000000000000000CC07FFF04FFFF1FFFFFFFFFFFFFFFFFFF0207EC0007E000006201FFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8003FFFFFFFFFF8081C7003060000001,
		ram_block1a_94.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFE05081F81B83800000180000000000000000010020000060860003FF4FFFFFFFE7FFFFFFFFFFFFFFFFE05F8000001C000FF88003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFC01983F03B00F000000E0F00000006000000030000000080000007FF88FFFFFFE0FFFFFFFFFFFFFFFFFE01C000000E0003FF3000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFF803107E07B020C0000070700200101000000C40001C0000000001FFF0C7FFFFFC37DFFFFFFFFFFFFFFFFC078E0000780007EC8007FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_94.operation_mode = "single_port",
		ram_block1a_94.port_a_address_width = 13,
		ram_block1a_94.port_a_byte_enable_mask_width = 1,
		ram_block1a_94.port_a_byte_size = 1,
		ram_block1a_94.port_a_data_out_clear = "none",
		ram_block1a_94.port_a_data_out_clock = "clock0",
		ram_block1a_94.port_a_data_width = 1,
		ram_block1a_94.port_a_first_address = 90112,
		ram_block1a_94.port_a_first_bit_number = 6,
		ram_block1a_94.port_a_last_address = 98303,
		ram_block1a_94.port_a_logical_ram_depth = 307200,
		ram_block1a_94.port_a_logical_ram_width = 8,
		ram_block1a_94.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_94.power_up_uninitialized = "false",
		ram_block1a_94.ram_block_type = "AUTO",
		ram_block1a_94.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_95
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_95portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[11]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_95.clk0_core_clock_enable = "ena0",
		ram_block1a_95.clk0_input_clock_enable = "none",
		ram_block1a_95.clk0_output_clock_enable = "none",
		ram_block1a_95.connectivity_checking = "OFF",
		ram_block1a_95.init_file = "../RAM/image.mif",
		ram_block1a_95.init_file_layout = "port_a",
		ram_block1a_95.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_95.mem_init0 = 2048'hF7FFF0DF000018000000000000200000000000000000000000000007C00000000000000000000000000000000000001FFFFFFFFFFFFFFFF7084FFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80DEC00600000000000000200000000000000000000000000001F00000000000000000000000000000000000003FFFFFFFFFFFFFFFE6380FFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF85FCE0100000000000000000000000000000000000000000000068000000000000000000000000000000000000FFFFFFFFFFFFFFFFEC781FFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF83EB000000000000000018000,
		ram_block1a_95.mem_init1 = 2048'hFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFCF07F00008F0000000000000000000000000000000000000000007E0000000000000000000000000000000000000001FFFFFFFFFFFFFFFEFE38FFDFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFDE7E7B8600000000000000000000000000000000000000000000003F8000000000000000000000000000000000000001FFFFFFFFFFFFFFFDF031FF9DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFF00F00000000000000000000000000000000000000000000000F800000000000000000000000000000000000000FFFFFFFFFFFFFFFFBC061FF37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_95.mem_init2 = 2048'h1FFFFFFFFFFFFFFFF4CF09F01FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC0020C0000000000000000000000000000000000000000000FFC00000000000000000000000000000000000000007FFFFFFFFFFFFFFFDC9E1BF21FFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1EB000CC0000000000000000000000000000000000000000007FE00000000000000000000000000000000000000007FFFFFFFFFFFFFFFBE0C3BE70FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF33F8000FB000000000000000000000000000000000000000001FE00000000000000000000000000000000000000007FFFFFFFFFFFFFFF7E38FFCF9FFFFFFF,
		ram_block1a_95.mem_init3 = 2048'h0000000000000000000000000000000000FFFFFFFFFFFFFFFEF7E07E47C7FFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFC00B00000000000000000000000000000000000000000007FFC0000000000000000000000000000000000000000001FFFFFFFFFFFFFFFE67C0FC4FF0FFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800770000000000000000000000000000000000000000000FFF0000000000000000000000000000000000000000007FFFFFFFFFFFFFFFCEF81F84FDF3FFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000F380000000000000000000000000000000000000000107FF80000000000000000000000000000000000000000,
		ram_block1a_95.operation_mode = "single_port",
		ram_block1a_95.port_a_address_width = 13,
		ram_block1a_95.port_a_byte_enable_mask_width = 1,
		ram_block1a_95.port_a_byte_size = 1,
		ram_block1a_95.port_a_data_out_clear = "none",
		ram_block1a_95.port_a_data_out_clock = "clock0",
		ram_block1a_95.port_a_data_width = 1,
		ram_block1a_95.port_a_first_address = 90112,
		ram_block1a_95.port_a_first_bit_number = 7,
		ram_block1a_95.port_a_last_address = 98303,
		ram_block1a_95.port_a_logical_ram_depth = 307200,
		ram_block1a_95.port_a_logical_ram_width = 8,
		ram_block1a_95.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_95.power_up_uninitialized = "false",
		ram_block1a_95.ram_block_type = "AUTO",
		ram_block1a_95.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_96
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_96portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[12]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_96.clk0_core_clock_enable = "ena0",
		ram_block1a_96.clk0_input_clock_enable = "none",
		ram_block1a_96.clk0_output_clock_enable = "none",
		ram_block1a_96.connectivity_checking = "OFF",
		ram_block1a_96.init_file = "../RAM/image.mif",
		ram_block1a_96.init_file_layout = "port_a",
		ram_block1a_96.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_96.mem_init0 = 2048'h0000000000000003C7FFFC000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFF0003F7FFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFE0800004000000000000000000000000000000000000007FFFE000000000000000000000000000000000000000000007FFFFFFFFFFFFFFEFFFE030027FFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFE0000001000000000000000000000000000000000000000FFFF80000000000000000000000000000000000000000000FFFFFFFFFFFFFFFEFDFC3F0007FFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFC0000010000000010000000000000000000000000000001FFFC000000000,
		ram_block1a_96.mem_init1 = 2048'hF4006F8000000000000000000000000000000000000004007FFFF0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFF3C017E0E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8701F0000000000000000000000000000000000000000003FFFF8000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF38783FF3BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7BFC1F0000400000000000000000000000000000000000E09FFFF8000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFDE13F7FFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFE0800006000000000000000000000,
		ram_block1a_96.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE447870000000000000000000000000000000000000004BFFFFF400000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFDF9CFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC083C30000000000000000000000000000000000000004E7FFFFC00000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFF9F3CFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF700E00000000000000000000000000000000000000004FFFFFFE00000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFF9C0000F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_96.mem_init3 = 2048'h00007FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FF000000000000000000000000000000000000000111FFFFFC0000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCCFF0400000000000000000000000000000000000000B8FFFFFE000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFE7E050FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0CF060000000000000000000000000000000000000004BFFFFF000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFEF8EFE3F,
		ram_block1a_96.operation_mode = "single_port",
		ram_block1a_96.port_a_address_width = 13,
		ram_block1a_96.port_a_byte_enable_mask_width = 1,
		ram_block1a_96.port_a_byte_size = 1,
		ram_block1a_96.port_a_data_out_clear = "none",
		ram_block1a_96.port_a_data_out_clock = "clock0",
		ram_block1a_96.port_a_data_width = 1,
		ram_block1a_96.port_a_first_address = 98304,
		ram_block1a_96.port_a_first_bit_number = 0,
		ram_block1a_96.port_a_last_address = 106495,
		ram_block1a_96.port_a_logical_ram_depth = 307200,
		ram_block1a_96.port_a_logical_ram_width = 8,
		ram_block1a_96.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_96.power_up_uninitialized = "false",
		ram_block1a_96.ram_block_type = "AUTO",
		ram_block1a_96.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_97
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_97portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[12]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_97.clk0_core_clock_enable = "ena0",
		ram_block1a_97.clk0_input_clock_enable = "none",
		ram_block1a_97.clk0_output_clock_enable = "none",
		ram_block1a_97.connectivity_checking = "OFF",
		ram_block1a_97.init_file = "../RAM/image.mif",
		ram_block1a_97.init_file_layout = "port_a",
		ram_block1a_97.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_97.mem_init0 = 2048'h6829792430CC0C95B35FCF41C7372EFB6D3CA30211965BBF6A13A8830587F9BB8F391EB7A05B85723EA469D31082B484E27590080966E356DDD335C9B8162712D5D9F2EC512B272D405E1491CCA1BDE9ADB9A412E50AEE7E25AB9E941CBA555616C4C56AAD3B62799D150EDCBB930E8DDF5BA54794DFB821ECE789870A4D8E38C25FB511847531361385800EA250C3C734FBF1D11201E3F5E001C1BD1A0016A9CAB7EF4561C88ACF2FE7DA3A74619807D6C6DA38201EB3BBAD479F07394FC324ED8E3EF4C33C90DD61D3B1F5395E58A7ECA4C05E5CE2F50BBEE9728868C384AF726B370D46886505DD8B1433E6A52F1ACA8767F356894BCF0B88B4FE8D9623AF,
		ram_block1a_97.mem_init1 = 2048'h6A46179049F9378A8F082BDA2F1CC506C97041B7CFDF31FE65C32B4A42C8BEE0AF39450AA1ED2A2C3E3A431FCDEA9764D36C4277A758C3CEBF49D085635EFF99A509D018B8F7F4D1419AC68388805F01760B6A826A81ECC402B209DF9C44EB0110D65B82527F1DEB77340122D966A26DF58BAE46FD060761B6601077E627F05189439BB78BC1243359FB327296C7A37703F5F0B8EF368B64DB660965CE6C40159CD2AD808E5DB207C025B5B152604C9B4479D65D4C85513D4623251CB47E56B5C93DDA5BC8CBA36477BE19B023AA95E1AA73887CB5EDAF32D35CB5A1E0767A50085444B5F3E95A3246851ACB0BC22A1466B5575EE30A1AC81E3215C23AEA6137,
		ram_block1a_97.mem_init2 = 2048'h708FEBAE1EAE063E04A02769F9DBFD92CBBB525534BFA54BC4DB6CF1124A86D3944CAAE7B3C9EEDAB40F81E8D35FB88684EFF8D107FC37B09407A2C110C458D5B492B053F8D17F45C1352114E2FF73D1F814F2415CC78501147FF047A97DAA8F3D58DA845A40E93C91737762719C8DBEFC7E5631A9DBA9DC99B73B98F26E91F2865459D5624C9A95349ED058D95ABAF9B1F6E485580BE2E8D11AEF4C43B048CF9C6D564A701BB7933B8472F71A3082ECE84031B54B803DCE9CA02A51E085D285490D8A5F6C781904DD8F310695B4761592FB446C52984356C48EC3F2655DEA50BE7F05EF252CE1A7EDBCDCB436537A7E3D49C13C6C774B6B852DF0623E6F037A,
		ram_block1a_97.mem_init3 = 2048'h92C803DD5599981D88F0CAEAF4994F1078D63CABEA83E7BA8BAFEB381995C694FE20F6957EAB57618A7731B77CE4EA46063BB526CFB66CA1FD0AC2C50473ECD35E76EE3DD7BDD84D5C9AC71F5166EA8EC28157C8C6418D86AA5F2FDD1B800497C48BF4C5C47D91C55AB60F1FF6A0B55295408904A14AACD7B888BF3CD04A4AF40C2D1A8878D2011024DA55E9331A03FE71661BCCC20C58CFC5A52AA946E67D4397D336AE5B9CC7CDFEEDF67EF5BAA719F168380E6D604B346BAB663B905996124E389D704255ED8816B116DE2ED817DDCCB4BC7F63DE21570E59694452EF08041C48A56E7810DB3D9562A627CBA8F20DDB913485E7EFF43B4C4D0F7AD59926AF,
		ram_block1a_97.operation_mode = "single_port",
		ram_block1a_97.port_a_address_width = 13,
		ram_block1a_97.port_a_byte_enable_mask_width = 1,
		ram_block1a_97.port_a_byte_size = 1,
		ram_block1a_97.port_a_data_out_clear = "none",
		ram_block1a_97.port_a_data_out_clock = "clock0",
		ram_block1a_97.port_a_data_width = 1,
		ram_block1a_97.port_a_first_address = 98304,
		ram_block1a_97.port_a_first_bit_number = 1,
		ram_block1a_97.port_a_last_address = 106495,
		ram_block1a_97.port_a_logical_ram_depth = 307200,
		ram_block1a_97.port_a_logical_ram_width = 8,
		ram_block1a_97.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_97.power_up_uninitialized = "false",
		ram_block1a_97.ram_block_type = "AUTO",
		ram_block1a_97.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_98
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_98portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[12]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_98.clk0_core_clock_enable = "ena0",
		ram_block1a_98.clk0_input_clock_enable = "none",
		ram_block1a_98.clk0_output_clock_enable = "none",
		ram_block1a_98.connectivity_checking = "OFF",
		ram_block1a_98.init_file = "../RAM/image.mif",
		ram_block1a_98.init_file_layout = "port_a",
		ram_block1a_98.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_98.mem_init0 = 2048'h32AABEB8CC15320C7E50EAA90FBC35BF17D704DAAEC118E73ECA81C02D6C2CA8AD865B0B9E7FF83AA4AB8A80984B3679B20C4E8088E6AC3CDB431671932BFC81F70DF60C0CAFD378936B355136EB1D2698BB301F511C21700B2FE579512A463499197190CEBDEB9CB85A95CFEBA8E41A1A9B22DFE7FFC03AFA0A12D48FEA8E5D0C5D53E9AA6FE501E5B884E3A78FD3EE1C0DFC1FFA27AFE35365457D3E6F2F06F52ED7F5678D9BABEB2F8276D933D0890F23070C07BBC8A0DD0F608F1704FC6C654800938BFFE0E35577109AEE080440CA797329FFEE0A0442B13270734D0ACA9E0C0C04750AE6AC2E7E937F0B660D93CE83FFC039FD7BBDC257411109086762,
		ram_block1a_98.mem_init1 = 2048'h2BF9905D7806C14006FBEFC1F09F0BDB6ACEFC61807E7B1D89FD81138CCCE0EB4EA9A46F9E60E0D273C11114132DCC44CB9186F39FD8FC7564DF7758485225DE71596FF9CC0470382A6E5C7DB75118D8078CE7DF7D3FA33D3AF7E7C063C71FC18ACEC9965090BE85D2BA4548E07CA291066A0B9E3AB6789A34A0FE784E01B506D7E396E24BC1F83802C451A1A236FCEF8332C3923F3BFE2895475FC3C630DDE4B423E2DE89EC615AFDCB71B0A1079EBB982A984EFD463A1F720C5DDA34887BB1310FC45A452DB1BD77F590A11BCEBC59577F63C04FEDF00B86D756212D8A8DBC2D64FA6DF5E2AB35B07DB1878F636B9062FDF49C158BB342F765F6C2E189CF17,
		ram_block1a_98.mem_init2 = 2048'hF25BC78E06963407073FB0BBBFB4715C1BB91A404535A7F03BE06F080321076AB8D4FBFDF30F8142BE14A5CF234F36D904DBA48620F7C2FF63802C0DFA2755C82CA332A607F17AFB12389B44087971ABFC094312E0D060FA98A00F7F5F98D0B8EF7CF261E50AED490F54970832630939FFC6B6BAA3D5C19A7795286F518110B9368657AEFE53F0BAEEA218EFBCA26D10109471F20FE9FC93972747E03831A67E7B2BD419D801563ECF2185FD62BE840608FE6B357F44918600546DA7FFFE1EBF06381B4CDA1850016D9A5959088CEB9DCE3911A12697FF9DA8F279A4C8BE09BC21E8E77D9BECFEE6FFC81FDB7CA5E859017EE853E782637E099AE63540302339,
		ram_block1a_98.mem_init3 = 2048'h63D9AA72C999F803FF0FBB0372C48C5F1411FDC2148B19DD5026B74E9B28715D3C0478A1E30AA1DF0FF8DC27020BD090F78E82062E042C0401D207080C413C0F56F1952DFC96BC80E7C5BB1FD01D31D51CB0B5A7D241ED85F19BC9C917D2ADDB5A44FF9F7449F1AF8B12E4B43C18E25733062840CF37BF4F76786680293D8628B65709CBCFE6463200917791B816005557A590E328072873E0081678E540B4305AD11E4637FFFFCDF61BCB1B77E9A72A37A5C7A70879180E0B9CC058160FA0C78F36B5018D73E20069D02324E8A7244DAF2494896A215A7E000AC1BB956F8904FBFCED2EDC1937C36F71089FB23CC47139F4896C43FFFBFF1633077066971D84,
		ram_block1a_98.operation_mode = "single_port",
		ram_block1a_98.port_a_address_width = 13,
		ram_block1a_98.port_a_byte_enable_mask_width = 1,
		ram_block1a_98.port_a_byte_size = 1,
		ram_block1a_98.port_a_data_out_clear = "none",
		ram_block1a_98.port_a_data_out_clock = "clock0",
		ram_block1a_98.port_a_data_width = 1,
		ram_block1a_98.port_a_first_address = 98304,
		ram_block1a_98.port_a_first_bit_number = 2,
		ram_block1a_98.port_a_last_address = 106495,
		ram_block1a_98.port_a_logical_ram_depth = 307200,
		ram_block1a_98.port_a_logical_ram_width = 8,
		ram_block1a_98.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_98.power_up_uninitialized = "false",
		ram_block1a_98.ram_block_type = "AUTO",
		ram_block1a_98.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_99
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_99portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[12]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_99.clk0_core_clock_enable = "ena0",
		ram_block1a_99.clk0_input_clock_enable = "none",
		ram_block1a_99.clk0_output_clock_enable = "none",
		ram_block1a_99.connectivity_checking = "OFF",
		ram_block1a_99.init_file = "../RAM/image.mif",
		ram_block1a_99.init_file_layout = "port_a",
		ram_block1a_99.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_99.mem_init0 = 2048'hBF2CCFBF227DFE783A40F336083C7198843503C57C00E097A8B67C3CA50CF6476555387F8180003F464EC4FEFC6948628ECE4771731E21031B1E76819411FF9FF3F1F5F00FAFE68F5C9B332EFAEFFD6FCCDC301F80AB1E1E9923F9A19E383017DC3BDE808C08FB8F3A2E603E67892067DDB1603FE800003DBA6B912EB1787160D3332E0A718EA6800BC47C824C1CBFF733F1FFE01DCFD60D8C9C4202FE6FE7FD1CBD1F859D258714EE0FFD581E31B03EDC0DDC86FF0AFFA33E8E004C63075804785A8070040000FCEBFAB60A24DF83FC0A6FCCC82001CA0082E64303800AF3F97DF03FFB87C09F3800021F00E867F112D1773F803D5A87F031DBFE266E00075E,
		ram_block1a_99.mem_init1 = 2048'h0BFF90627A3CFFF9FD7BF03FFF9FFFE78BC001B04EBF4AFF8001CC13FF37F0FA0F51C404DFF2AB4E2271898630E7E5983890AE0F80270074F97E77E86038999D79B5E0C9FFFA095F9D854C8D80F1E7C7178FE0E07E1E3D3CC63BE03FFFC7FFFE14FE9596F7E76FFFF240678CFF81528E06CA685FDFA59B5E2E5109813BC7B798308B4E1E043E003CFDD04C61269553CD1BDBB47FC0C09D5F0082D937CFA73FE38403E0E08EFDBD1E03F5F24FFF07FEC41FCC7C4F9BAFEA1F6A10665C3B0943B200DE23D86D2CD76601846C43660EBF8E2F1AD83C0012000F794FA8A1C9080F861CDA0DC60E1C42CE3825ED2784FCE3976101F7E0064BDFAE3989F4BDFF8F9F18,
		ram_block1a_99.mem_init2 = 2048'hF00C3C81C57B4637F80032B3405FFE5F1BB8C1BE7DC7A677FFE0F0F803FFF87A022FB802F7D5F9464FE6A50FFCEDCF500BD3DF0DC3F47D267C7DD3FE218754601C5E9981000E82031CBCDA8689780E55FC0A1D7EC73E577BA30002B48037F37F3F7D249E7872EE7BFF7068F833FFF12101C72682BA6FBB1A0E6638CFB841FF2C598EE98C12407D717F7CE59C75C3E72030FD2B8500160083985F9C71C6C91DE67F30DAE7CFFFF7E7F001CE35C11E07E708FF17CA7C78FEFDFCF0107FFFFFE08D80010C4C60FF7A010263926FFF7D20269DB1A989D280FC53B17A83720187E6C010FA5303801300E5F05900E424619FE7BEEB574FDFFF92FFFE03B0310290CCE8,
		ram_block1a_99.mem_init3 = 2048'h00449AB03A6607FDFFF0F40C7D030F40CB50028DFECB7E0D9E7400FAD482E7DC3E008D467C0837C08FFA0ED8FECFFF1AFA8DECC17D3AEE83FE1F65FFD2CFF0DC23FE6FBACF523922E7C180BF10214877230C9FA031BE1279FFEFF611600403C180600118CB87EFEF0D9C7236C9E73FB63300DBF90E07B5C0FFFAE1FFFE6005D047DEBBA3F2C84571FF1DA5FFC803FEC76BE86BD68DE0682267F801F83BB08CD7E1AD2A21F0000031F9F7E4639B88E290F06E3D58CF9A673FDC007D00619F7F570F304BFEF787E407FFF73FFFEF7FC86DABD18FC7642CF956FF8C8A3FEDD3F6140FE01F9D1FF67C287888112C2DCCCC12070E54E3C000000319FF21825E54950B,
		ram_block1a_99.operation_mode = "single_port",
		ram_block1a_99.port_a_address_width = 13,
		ram_block1a_99.port_a_byte_enable_mask_width = 1,
		ram_block1a_99.port_a_byte_size = 1,
		ram_block1a_99.port_a_data_out_clear = "none",
		ram_block1a_99.port_a_data_out_clock = "clock0",
		ram_block1a_99.port_a_data_width = 1,
		ram_block1a_99.port_a_first_address = 98304,
		ram_block1a_99.port_a_first_bit_number = 3,
		ram_block1a_99.port_a_last_address = 106495,
		ram_block1a_99.port_a_logical_ram_depth = 307200,
		ram_block1a_99.port_a_logical_ram_width = 8,
		ram_block1a_99.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_99.power_up_uninitialized = "false",
		ram_block1a_99.ram_block_type = "AUTO",
		ram_block1a_99.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_100
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_100portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[12]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_100.clk0_core_clock_enable = "ena0",
		ram_block1a_100.clk0_input_clock_enable = "none",
		ram_block1a_100.clk0_output_clock_enable = "none",
		ram_block1a_100.connectivity_checking = "OFF",
		ram_block1a_100.init_file = "../RAM/image.mif",
		ram_block1a_100.init_file_layout = "port_a",
		ram_block1a_100.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_100.mem_init0 = 2048'hC02F30401FC6012439BF03C7F03C0E67FBCB0FFFCC00078828860002BD0CFFFFE2CCF8007FFFFFC306F0FEFFF80EFE7F3ACC200E06065F801816768192000060F001F7FFF03FF88F2004CD7FFEEFFD17F3DFCFE0099E0009B8DC01C1E0380FE9E3C7DFF8BC08048038060000FF89FFFFDB88E0001FFFFFC1B9906D9C9F5FFF7FEB2F0004000CF90003097D02000300003001FFFFE03FF8470002BFFFFE6FE7E603BE1FFA059F000B67F00060E0318FC1E3F3DFFE0F0A00AC3C0600307F07A7FC6339800FFFFFFF01F89A4A86632FFFFF87CFC008C000820002307200001C070270003FFFF82CF8E00000E0FFE467FE0CC00FBFFFC3B84000DB6C003870001881,
		ram_block1a_100.mem_init1 = 2048'h0BFF907F843F007803841FFFFF9FFFE40BC0FE3000E0DAFFFFFE0E1C00007F1BF0FE4BFC9FE0283FCC0000063027E5FFF8739E007FFFFF8801BF97F09C1A81F7B9F260360000166000033CAD80160038278FE0FF805FC3BC01CC1FFFFFC7FFFFE0FEFE661C5806FFCDFF860F0000FD7FF9F507E39FA4183FC00000013E07B7FFF0673E01FFFFFFC0005F9FC0DD83C00C58F4301C000090800001C977CE180E188403E0FF701DC39E00160FFFFF07FEFFE00FFFB7A6880C1F65FF879FC008BC4FFFE10FE7CD2C101B818400013E0EBFFFE0F63803FFFFFFF301D03F212CC870783740001800002D803B25E05786001C686001F7FFF8CBE10E001E0AFFFF8FFF1F,
		ram_block1a_100.mem_init2 = 2048'hF0140010380189C800003C43002000801BB87AFF85F85870001FFFF803FFFF85C3F3380102057941FFF8B9F00033FFDFF03C3FFF03F47C18000206CC10075307FC067780FFFFFDFCE01CE407274FFF45FC0E20E13801899C4000010500600C003F7CBCFF807D1078008FFFF833FFFEDF41C7C6814082FB19FFF834F0003FFFDFE0493E7E12407C0E000302CC0403E03FF00CE784FFFFFF7C603FE07E604303E07F2DA12830000818C001C0320061F81908FF1FFF807F00FC030FFFFFFFFFFF700001F04C05419B00FFFC1C700003EFD7607E7E7812807C2E4E0100660047E0FFF019CF007FFFFF180079E0F862C3C12DBFE040B03000088000038C37010FF01B,
		ram_block1a_100.mem_init3 = 2048'h7FC3867007FFFFFE0000FFF0780FCFBFC2D00070066481F3E1F8602CC87258233E00FFF87FF7CDC07007FCFFFE30001D018CC128EEBCEC7FFFE386003FFFFC80FC0FFF8FCFF6381C183D805F130107E73F838C600FFFFFFE000FFFE17008033FC0A000E0303A0010F060A1E60004C00F3300FBFE0FF849C00000E2FFFF3FF81FF839A49C3A3F450FFFE1C60007F3FEB87C1FFBC78FE4681C18060018000083E7FF8319E00FFFFFFE001FFF83F857A97EF05800E0300780C030008070000000F40F30F9FF07F81800000F3FFFEFFFFF8DAC0E82008416F949FFF0F3C0023FFF9BF01FFFFF1FF47C1E0006060C100CC3E7FF0233E03FFFFFFCE02F3E0391C1785F,
		ram_block1a_100.operation_mode = "single_port",
		ram_block1a_100.port_a_address_width = 13,
		ram_block1a_100.port_a_byte_enable_mask_width = 1,
		ram_block1a_100.port_a_byte_size = 1,
		ram_block1a_100.port_a_data_out_clear = "none",
		ram_block1a_100.port_a_data_out_clock = "clock0",
		ram_block1a_100.port_a_data_width = 1,
		ram_block1a_100.port_a_first_address = 98304,
		ram_block1a_100.port_a_first_bit_number = 4,
		ram_block1a_100.port_a_last_address = 106495,
		ram_block1a_100.port_a_logical_ram_depth = 307200,
		ram_block1a_100.port_a_logical_ram_width = 8,
		ram_block1a_100.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_100.power_up_uninitialized = "false",
		ram_block1a_100.ram_block_type = "AUTO",
		ram_block1a_100.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_101
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_101portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[12]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_101.clk0_core_clock_enable = "ena0",
		ram_block1a_101.clk0_input_clock_enable = "none",
		ram_block1a_101.clk0_output_clock_enable = "none",
		ram_block1a_101.connectivity_checking = "OFF",
		ram_block1a_101.init_file = "../RAM/image.mif",
		ram_block1a_101.init_file_layout = "port_a",
		ram_block1a_101.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_101.mem_init0 = 2048'h002FFFFFFFC7FF1C380003F8003C00000000F00033FFFF7FD779FFFF42F300001FC3F80000000003067F00FF040801803933FFFFFFF9FFFFE7FF89FE63FFFFFFF001F7FFFFB0010F00000380011002F8001FFFFFF983FFF8780001FE003800000000200773F7FF7FC7F9FFFF007600002787E00000000001BB7C01FC60D800800EF0FFFFFFF37FFFFCF983FDFFFFFFFF3001FFFFFFE80187000100000190181800401FFFFD81FFF86100007F0031800000002001F0F5FF5FC3F9FFFF80F800039F07800000000001FB620340FFF8000075303FF7FFF94DFFFDCF8DFFFFFFFFFB70003FFFFFEF0040000200001F980000C0003FFFFFF87FFDE320003F80000000,
		ram_block1a_101.mem_init1 = 2048'h0BFF907FFFC0007800000000006000180BC0FFCFFE3FD9FF80000FE00000000400003003601FD7FFFFFFFFF9CFD81A0007F07E0000000000017FE800C3FE81F1860F9FFFFFFFF67FFFFF13727FF7FFFF078FE0FFFFE0003C000000000038000000FE9FF9EF1FEDFFC00007F0000000000000F000605BE7FFFFFFFFFEC1F848000FE0FE0000000000015FE000C787C00C478FCFFFFFFF47FFFFFFD6F8313FFFFF8403E0FFFFA2001E0008000000F80100000F9FF87F8FF91F600007E0000800000000F00032D3EFFFFE7BFFFEC1F140001FF1F80000000003005FC021EC080000337FFFFFFFFFEFFFC7DA1F787FFFFFFF6001F7FFFF94000E00000100007000E0,
		ram_block1a_101.mem_init2 = 2048'h0FE3FF9FFFFFFFFFFFFFCCFCFFFFFF9F1BB878FFFA00007000000007FC00000003FFC7FFF3F57B400000BE000000002000000000FC0B83FFFFFFFF33FFF8AFF803FE0F8000000000003CFFF82023007203F1FFFFFFFFFFFFFFFFFFFBFFFFFFFF3F7C3CFFFF80007800000007CC00000081C7F97FF8FEB91800003F000000000000300001EDBF83FFFFFFFF33FBFC1FC00FFC1F8400000000007FFF8060C3000D80DE7FEFFFFFFFFFFFFE3FCFFFFFFFFF08FF1FFFFF8000FC00000000000000180001FFB3FC7F390000001F800000100800000007ED7F83FFFFFFFF99FFF81F000FF83F000000000000B9FF0063FFFF17401FBFFFFFFFF8FFFFFC7FCEFFFFFFFB,
		ram_block1a_101.mem_init3 = 2048'h803F81F0000000000000FFFF800050003C2FFFFFF9CFFFFFFFFFFFEB73F27FFF3E00FFFF800001C00000030001C0001FFF8CFFEFF29EEE000003F80000000300000000703009C7FFFFFE7FE0EFFEFFF8C07F83E000000000000FFFFE800000003F1FFFFFFFFBFFFFFFFFBFFCFFFCFFFF3300FBFFF00001C000071F0000C0001FFFFFBEFFFDCF47000001F800000C010080000438701B97FFFFFFFFE7FFFF7FF8007F07E000000000001FFFFC181FAF010F87FFFFFFFFFFFFFFFFFC7FFFFFFFF70F30F9FFF80000000000C0001000000DAFFF7E7FE7E6FB400000FC000000006000000000E00B83FFFFFFFFF3FFF33FF800FE0FE000000000003F3FFC107101C0,
		ram_block1a_101.operation_mode = "single_port",
		ram_block1a_101.port_a_address_width = 13,
		ram_block1a_101.port_a_byte_enable_mask_width = 1,
		ram_block1a_101.port_a_byte_size = 1,
		ram_block1a_101.port_a_data_out_clear = "none",
		ram_block1a_101.port_a_data_out_clock = "clock0",
		ram_block1a_101.port_a_data_width = 1,
		ram_block1a_101.port_a_first_address = 98304,
		ram_block1a_101.port_a_first_bit_number = 5,
		ram_block1a_101.port_a_last_address = 106495,
		ram_block1a_101.port_a_logical_ram_depth = 307200,
		ram_block1a_101.port_a_logical_ram_width = 8,
		ram_block1a_101.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_101.power_up_uninitialized = "false",
		ram_block1a_101.ram_block_type = "AUTO",
		ram_block1a_101.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_102
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_102portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[12]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_102.clk0_core_clock_enable = "ena0",
		ram_block1a_102.clk0_input_clock_enable = "none",
		ram_block1a_102.clk0_output_clock_enable = "none",
		ram_block1a_102.connectivity_checking = "OFF",
		ram_block1a_102.init_file = "../RAM/image.mif",
		ram_block1a_102.init_file_layout = "port_a",
		ram_block1a_102.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_102.mem_init0 = 2048'hFFD00000003800FC380003FFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFCF80000FFFC0800003800000000000000000000000C000000F001F7FFFFBFFFF0FFFFFFFFFFFFFFFFFFE00000067C0007F80001FFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFE450001FCFFD800000E0000000000000000060000000000003001FFFFFFEFFFF8FFFFFFFFFFFFFFFFFFFFE000027E00079F00007FFFCE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFE050203C0FFF800000700000000063000000000000000000470003FFFFFEFFFFFFFFEFFFFFFFFFFFF3FFFC00000078003FCE0003FFFFFFFFF,
		ram_block1a_102.mem_init1 = 2048'h0BFF907FFFFFFF87FFFFFFFFFFFFFFFFF43F000001C03BFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFE000000C3FE81F180000000000009800000E00000080000078FE0FFFFFFFFC3FFFFFFFFFFFFFFFFFF01600000E01FFFC00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFE200000C787C00C40000000000038000000200000C000008403E0FFFFBFFFE1FFFFFFFFFFFFFFFFFFF060000070071F600007FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFCFE200021EC080000308000000000100000000080000000006001F7FFFF9FFFF1FFFFFFFFFFFFFFFF,
		ram_block1a_102.mem_init2 = 2048'h000000600000000000000300000000601BB878FFFFFFFF8FFFFFFFFFFFFFFFFFFC0000000C0AFB400000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFC3000020630070000000000000000000000000000000003F7C3CFFFFFFFF87FFFFFFFFFFFFFFFFFE38000007017B1800003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007BFFFFFFFFFF80000060C3000C0000001000000000000000000000000008FF1FFFFFFFFF03FFFFFFFFFFFFFFFFFFFE00000380FB0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFF06000063FFFF0700000000000007000000000000000004,
		ram_block1a_102.mem_init3 = 2048'hFFFF800FFFFFFFFFFFFF0000000040000000000000300000000000178C0D80003E00FFFFFFFFFE3FFFFFFFFFFFFFFFE0007300100162EE000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFF0000000000000000000000004000000004003000300003300FBFFFFFFFE3FFFFFFFFFFFFFFFE000004100003147000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFE00000181FAF00000000000000000000000380000000080F30F9FFFFFFFFFFFFFFFFFFFFFFFFF2500001801819FB400000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFC0C000107101C0,
		ram_block1a_102.operation_mode = "single_port",
		ram_block1a_102.port_a_address_width = 13,
		ram_block1a_102.port_a_byte_enable_mask_width = 1,
		ram_block1a_102.port_a_byte_size = 1,
		ram_block1a_102.port_a_data_out_clear = "none",
		ram_block1a_102.port_a_data_out_clock = "clock0",
		ram_block1a_102.port_a_data_width = 1,
		ram_block1a_102.port_a_first_address = 98304,
		ram_block1a_102.port_a_first_bit_number = 6,
		ram_block1a_102.port_a_last_address = 106495,
		ram_block1a_102.port_a_logical_ram_depth = 307200,
		ram_block1a_102.port_a_logical_ram_width = 8,
		ram_block1a_102.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_102.power_up_uninitialized = "false",
		ram_block1a_102.ram_block_type = "AUTO",
		ram_block1a_102.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_103
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_103portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[12]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_103.clk0_core_clock_enable = "ena0",
		ram_block1a_103.clk0_input_clock_enable = "none",
		ram_block1a_103.clk0_output_clock_enable = "none",
		ram_block1a_103.connectivity_checking = "OFF",
		ram_block1a_103.init_file = "../RAM/image.mif",
		ram_block1a_103.init_file_layout = "port_a",
		ram_block1a_103.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_103.mem_init0 = 2048'h0000000000000003C7FFFC000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFF0003F7FFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFE0800004000000000000000000000000000000000000007FFFE000000000000000000000000000000000000000000007FFFFFFFFFFFFFFEFFFE030027FFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFE0000001000000000000000000000000000000000000000FFFF80000000000000000000000000000000000000000000FFFFFFFFFFFFFFFEFDFC3F0007FFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFC0000010000000010000000000000000000000000000001FFFC000000000,
		ram_block1a_103.mem_init1 = 2048'hF4006F8000000000000000000000000000000000000004007FFFF0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFF3C017E0E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8701F0000000000000000000000000000000000000000003FFFF8000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF38783FF3BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7BFC1F0000400000000000000000000000000000000000E09FFFF8000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFDE13F7FFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFE0800006000000000000000000000,
		ram_block1a_103.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE447870000000000000000000000000000000000000004BFFFFF400000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFDF9CFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC083C30000000000000000000000000000000000000004E7FFFFC00000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFF9F3CFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF700E00000000000000000000000000000000000000004FFFFFFE00000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFF9C0000F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_103.mem_init3 = 2048'h00007FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FF000000000000000000000000000000000000000111FFFFFC0000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCCFF0400000000000000000000000000000000000000B8FFFFFE000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFE7E050FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0CF060000000000000000000000000000000000000004BFFFFF000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFEF8EFE3F,
		ram_block1a_103.operation_mode = "single_port",
		ram_block1a_103.port_a_address_width = 13,
		ram_block1a_103.port_a_byte_enable_mask_width = 1,
		ram_block1a_103.port_a_byte_size = 1,
		ram_block1a_103.port_a_data_out_clear = "none",
		ram_block1a_103.port_a_data_out_clock = "clock0",
		ram_block1a_103.port_a_data_width = 1,
		ram_block1a_103.port_a_first_address = 98304,
		ram_block1a_103.port_a_first_bit_number = 7,
		ram_block1a_103.port_a_last_address = 106495,
		ram_block1a_103.port_a_logical_ram_depth = 307200,
		ram_block1a_103.port_a_logical_ram_width = 8,
		ram_block1a_103.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_103.power_up_uninitialized = "false",
		ram_block1a_103.ram_block_type = "AUTO",
		ram_block1a_103.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_104
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_104portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[13]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_104.clk0_core_clock_enable = "ena0",
		ram_block1a_104.clk0_input_clock_enable = "none",
		ram_block1a_104.clk0_output_clock_enable = "none",
		ram_block1a_104.connectivity_checking = "OFF",
		ram_block1a_104.init_file = "../RAM/image.mif",
		ram_block1a_104.init_file_layout = "port_a",
		ram_block1a_104.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_104.mem_init0 = 2048'h00000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03F800000000000000000000000000000000000000001DFFFFF80000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000000000000000000000000000000000000000000DFFFFF80000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF60000000000000000000000000000000000000000005FFFFFC00000000000000000000000000000000000000000000,
		ram_block1a_104.mem_init1 = 2048'h000000000083FFFFFFC000000000000000000000000000020000000000000000000002FFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000003CD80700000000000000000041FFFFFFC000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF19F00000000000000000000000000000000000000000FFFFFFE00000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03E00000000000000000000000000E000000000000003DFFFFF0000000000000,
		ram_block1a_104.mem_init2 = 2048'h0000000000000000000000000000000000000000003FFFFFFF00000000000000000000000000000000000000001000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000001FFFFFFF0000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000007FFFFFF8000000000000000000000000000000040000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000,
		ram_block1a_104.mem_init3 = 2048'h7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000001E00000000000003FFFFFFF800000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000FFFFFFFC00000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000FFFFFFFE00000000000000000000000000000000000000002000000000007FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_104.operation_mode = "single_port",
		ram_block1a_104.port_a_address_width = 13,
		ram_block1a_104.port_a_byte_enable_mask_width = 1,
		ram_block1a_104.port_a_byte_size = 1,
		ram_block1a_104.port_a_data_out_clear = "none",
		ram_block1a_104.port_a_data_out_clock = "clock0",
		ram_block1a_104.port_a_data_width = 1,
		ram_block1a_104.port_a_first_address = 106496,
		ram_block1a_104.port_a_first_bit_number = 0,
		ram_block1a_104.port_a_last_address = 114687,
		ram_block1a_104.port_a_logical_ram_depth = 307200,
		ram_block1a_104.port_a_logical_ram_width = 8,
		ram_block1a_104.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_104.power_up_uninitialized = "false",
		ram_block1a_104.ram_block_type = "AUTO",
		ram_block1a_104.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_105
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_105portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[13]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_105.clk0_core_clock_enable = "ena0",
		ram_block1a_105.clk0_input_clock_enable = "none",
		ram_block1a_105.clk0_output_clock_enable = "none",
		ram_block1a_105.connectivity_checking = "OFF",
		ram_block1a_105.init_file = "../RAM/image.mif",
		ram_block1a_105.init_file_layout = "port_a",
		ram_block1a_105.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_105.mem_init0 = 2048'h5EA3A325B5003BB7C5B882E263526BEC48C6DD444598E28B16CE2818A649604E93A17302BA3B62E2030854658852A0A1CC43C231C446648E3007B49BD987EB415BF98D8E38E1237052F334E2652EB04F36FCD0766E6139D49BEC4D2D715215903DC4A72F8F5D7833B1D49F76B670F8168284334947954431129C97CDFEA67CAC1BA801605C1435395A09524BB0A694EB88C3D105530F9A3EFA6ED09C275F227749AED196B937915D343293166ABD63861A88179DC3BB10F015C105A7A2496B195CA6040D2DDEF48B620D5228C17F8B4EC89B0DD6FD5CF669749F36F87FC0554649211B744F6DC9AA3F7A031020D155D19916E7B7B03CF68FFA6DF5EDDE85210E,
		ram_block1a_105.mem_init1 = 2048'h4E7E630AF75FDC89E9185C5B5BF824E03A61409E3E6D79205212D44E250262AB346D94290B796F34902A3B146CA433D9A35A1EF89378D013E77BCD18EF6BEF9B2662834EC37381BE6F8BA3991F22F7A679808D2EB72E876F56B9E3488422BFBC0617B918188211B23B498E731B58167D979184359C50DF0132EB4A8B3E2D3EF69D9BE68E779D8279F4E73A646570BA2ADA8E3A87A13FD46332980A96169395062DB5C4E7A2A6A0371F9F3B6BAB8236424588AB457CBA03815E55294CC9CB7B7BC64700E1E6E1CB1D0E6B7CB8CE1DE978864343156DEFABCD418D783DAFE1CF8E5D1B8EB55FFE893C28907CE623CFAF6BAEC649E35503D68708C683FF8C37ABCB,
		ram_block1a_105.mem_init2 = 2048'hC8E6372A0C59EF30881D2AF409340D9A6ABEE5B8533A0A1D2EE493EF607E0277D60C343648B4382AB1735D5F71EDEAD1691981F85FFCB03BDB8C7106BAFD19419C75A5C1D7E2A816CF0ACA86C9AD33DA5AEEAB27866772326149932B0D9D4719406B009D9B449E2AF1CB19C8E9822B28151EB695908D61F3A678D88CD58275C56943CF1993DADE57EFF9F9A5CC1A94B474BE545FA50A0BB6DFCA5D38329082AD8438C299DB1AB23BAC614694F585885B72F31E50AE57E1C3FCFF21163F08BDD62E06565ECDD4AB57DB25BE937CCFBA230E14FFD1BEC4FE65E5CC2EAE54D6763058118036359FF487F1497C6F2D5137219447433C08A2461BEDF95336F7639E4A,
		ram_block1a_105.mem_init3 = 2048'h3BF80ABED7F20C2350B4B9729B0E2802D639432032326704B00EF9E86088D5EA8101F582C6CC461EC1E171272EA8B62E8D68341194F8AC7BF25CFD9F9E3EA574E2D4A0A6E2404A36F60348379852313C5D5E5ABE2E3BA99961E96F36B9BCD2582AA0F10D33B7C0A1D4645B0DE9890925146FAE676B1F7390EB7D4E6B1A6D0A6330522EDE477DC6A5EE0E955BECF1728BF038818E0F14E2CA524B696BEF286293F8A2A0A3A1550D105D5C26F136332D6C5BEC216DFCFDBAD3B91C6F5085F6CAEEEAC2B44E39309C731EC815B6317FFAB68C0FB64DD4D6B57C86CA7F7BCB4169413A29723EA887017E5CB8592C36B13CEE64416A7261E94CC3E57709763450DD8A,
		ram_block1a_105.operation_mode = "single_port",
		ram_block1a_105.port_a_address_width = 13,
		ram_block1a_105.port_a_byte_enable_mask_width = 1,
		ram_block1a_105.port_a_byte_size = 1,
		ram_block1a_105.port_a_data_out_clear = "none",
		ram_block1a_105.port_a_data_out_clock = "clock0",
		ram_block1a_105.port_a_data_width = 1,
		ram_block1a_105.port_a_first_address = 106496,
		ram_block1a_105.port_a_first_bit_number = 1,
		ram_block1a_105.port_a_last_address = 114687,
		ram_block1a_105.port_a_logical_ram_depth = 307200,
		ram_block1a_105.port_a_logical_ram_width = 8,
		ram_block1a_105.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_105.power_up_uninitialized = "false",
		ram_block1a_105.ram_block_type = "AUTO",
		ram_block1a_105.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_106
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_106portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[13]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_106.clk0_core_clock_enable = "ena0",
		ram_block1a_106.clk0_input_clock_enable = "none",
		ram_block1a_106.clk0_output_clock_enable = "none",
		ram_block1a_106.connectivity_checking = "OFF",
		ram_block1a_106.init_file = "../RAM/image.mif",
		ram_block1a_106.init_file_layout = "port_a",
		ram_block1a_106.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_106.mem_init0 = 2048'hDA5734B95038116627FE3172F8EA134AB7790BF2C0FFE00D80F057BAC3C4D04DB9FD8B7A0E8CA5E057800D1777005690FC857E7FFFA86505D0007DB0430D30627E6A00AC358B1A76EA90591EE980B978D00B881877872608922D533761EE2DECA0BEF74D86BFF80371E0C44BD6AB98814B38CFB6C661DBFDC38C3067B4EDD357102F0D06E760127B1808BF1598A0E6D300F9BC7CBE1F4209034CEA7DC54577766F995D3BA56A182C0931AF72DAD648AE602ECC4BC8FBF0C2EDE19E291ECF558FF09AE0324A31020793E12E96B3309672389F0F83625B35D79C14C9FF088E590ADAEF2D7C6B7F61600346FCFC526D5D450E80989BB78966366F560A095429D289,
		ram_block1a_106.mem_init1 = 2048'hEB92B985871F28722AB8BE4571C1118A00723C021FD2460D071F82747809F6436A48FD36A7F880341FCBE3607C3CD13B983AF4D17DF605F213E25712B8841980D8F0DE51F9CCACF817892BE0DA1E47794B24D3B4D08C9D108BB4434DCB8DC2CBB9F3225E2A6A16861BE2110099B04EC2D0779D3B4207C001FF3C6B0BDAD8BC4261BBF22646FFB9E35BD989AA0B004BB02640796FC8208AE86ECB8EC99466370B8A3843333E556140E90B5161CF696E37EA69E9DFB453979AC61815BD4B6B4E92B94336B9621FC01E30746F3E060B20C767FB7B2C008C3DC02BC1FD88F0222A76BCDCF1C969F0DEF9181A0A647EE46D45DD46E6A3F80F9800F6A81E24267E6314,
		ram_block1a_106.mem_init2 = 2048'hC90EC021812FF1390478DAC017A3E35264BBFA3E4E4519DA3A372788F64AEC3540C7DAC9C77904EBEF4D2C826F685474AF7AEECC0BFB817011F85A3FE92DD639E3F3546E1A6837F8992F3713575B2125590FD067B5B6A960F436477A8F43DC828C6A757E7C823DED74AAE60411660466781DE1C886BD4014D787FA2F31051505BA5296A147F9A0B02F81D433D205783C08AE63B5E2F3D218E82BE6A66CE36541F07F7F0AE4CEA6490A997DC0FD2F053AC6D1A6B3215BC0F873557C07D8067B601D33DA2595D7C63C0A8653A0FC53DD47D8E848D076FC80522F8FD13C1E1869CC1E49F3C3887BCCDAF2C057D2F7164C0D504A5EB0682D2DCF3CFABEA62A13464D,
		ram_block1a_106.mem_init3 = 2048'hFAA729C1CAAE374DF0AA59D3E86E881F9CCEE543B2C0D7132E4D41C7C145F0680FA91EE90D25C4E314B816425620C895DAD21DC57B983F07F45978DB76564ED8AF7527ACF02079FF1E42E8410B29FA0C4EF4E6DE785E215C5DE1948AADF164FF397AC3F363D10DFBC00B24C3DC05613495A6B7D9F9F4FE7CCEACE9465876A1C434D437E2F4D5715DEF4C29DAEE74AF64197F8860E2F1FC37B6B569AB0F107903933F3091273FA78649D0DAD148C9F09354084166C18924E86859CAF11CD878BCFA4E3B7E921625B429336426978562B06611E273F97DD56D6783205AAB10C402C4AEDFA70AF087C19B7C783FF789A76571B910017A42FC3EE7CC7C7D60A3E274,
		ram_block1a_106.operation_mode = "single_port",
		ram_block1a_106.port_a_address_width = 13,
		ram_block1a_106.port_a_byte_enable_mask_width = 1,
		ram_block1a_106.port_a_byte_size = 1,
		ram_block1a_106.port_a_data_out_clear = "none",
		ram_block1a_106.port_a_data_out_clock = "clock0",
		ram_block1a_106.port_a_data_width = 1,
		ram_block1a_106.port_a_first_address = 106496,
		ram_block1a_106.port_a_first_bit_number = 2,
		ram_block1a_106.port_a_last_address = 114687,
		ram_block1a_106.port_a_logical_ram_depth = 307200,
		ram_block1a_106.port_a_logical_ram_width = 8,
		ram_block1a_106.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_106.power_up_uninitialized = "false",
		ram_block1a_106.ram_block_type = "AUTO",
		ram_block1a_106.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_107
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_107portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[13]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_107.clk0_core_clock_enable = "ena0",
		ram_block1a_107.clk0_input_clock_enable = "none",
		ram_block1a_107.clk0_output_clock_enable = "none",
		ram_block1a_107.connectivity_checking = "OFF",
		ram_block1a_107.init_file = "../RAM/image.mif",
		ram_block1a_107.init_file_layout = "port_a",
		ram_block1a_107.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_107.mem_init0 = 2048'h080FD83DBA4FCC60079E036DD8F58FC5C00BDA8E3C001FF180FF9FCEFBAC2221640204C5B087A7E2D7FFEEB2E75FF4A0FC0781A1F8F058FCD00002403C0F814C7843DFCC505CEB8EFCE5BE01E411E04C9007359F5050DD79920A432A4831918DC072D25C7E0007FDF1FF1B8F16084D4FBE0004CFDE471FF4A373CEF9E7304C70082FF178F8402C07180800E07F2706D7EF70B7827B44F707FC76B303EF43685FD796229C9146251E8005A30CE3A5504A006643B838040F3CFDFE202E1CA8CE10D9821FFE7EC7BE04932ED0CA56F98172009FF3FC7C582DC09C1C0000FF0FA17338D1E182B3E6F967FC7A9D0FAFC3519EB79F693C07C4C314E2458075DC70F460,
		ram_block1a_107.mem_init1 = 2048'hF3F03E0ABA65E5FFD33D6645B93C2D443807C0C167F59845FB5EEB8403E59AE3B1982DE99FF87FCBE00BC37E0EC24E1A7E85090C3F5D75F35FFE48E89967F98037FF1E2381008C181F01A778DCEA651C3A16A847F0B270FFF3269B4B7889320D381702DD73D6C8CDC3FFE0F8185DF360680F0C693E003FFE003F8BF71D2B8331F8840DDFAE5CBBF61FFEA61E34FFFB84E60FB877F140EE187EC707A6F6D070E437FE7BCB183800FFF1D26D67980EF60C9801D05C7D85CAC4061EE700E838F71D404982571E003FE0007FBFC60BE71A11780484C32A0F8FC38FFE2603C5BFEDA6FC1F001171E0E6047818081E61FC8F67765CD4F164184AFFF8CA5C211DB96D08,
		ram_block1a_107.mem_init2 = 2048'h37F0FFA27EB0D041E2C00FFFE1D60CABB68531D26CDF07DFCCA1C7A0FF830F8910203F6FC0B3FE6BEC8661E456D0626E2F17E59AC7F87E0FE000643FB9C197B9FE3004023173BEDFAE2BFD8654313F00A7F0FFA048FCF700F560071BF066278FEBD3D708132001EF86F4C7B6F81FCC1CB0581E6745BF9E7186C6F7D80EF546843BBEB714CFF87F0FD001E03F43D37051FEE1801ACBFFDADFDF3FFDBF6171BC016F847C0B013521C948F97FBF01CBA2C086D75BB61DA9DDFF827E470E39FE796DBC7C24E764D518727280EA4C03B28286171C2B3BEEFC7F8FD00FE033272620B7FD86000AFFF1F8DE1FC848F2F0EC7C0CCFBD5D3389402C2F3C9BF0490FF39260,
		ram_block1a_107.mem_init3 = 2048'hBB3FF7F83E993751F2BE781232A0E800630FF97FCD3B240DE1B37E3FEF29BCD3EF9E8C27741C39FC1EEE10011E0085F4032431C44850F33FF865FF8CF66E02C099801BBA51E187FFE183F781F00C3DF34F07FEF21BF1C1B042E07499ED16F000C7C2FEFE9C08004F0FF0F83FF779373E2A6FEF01030C01FF0B57086118942C40042813E6F015BE3DE845E6AC190C7818158C4A55A1F003FFE107762BFC1873E99C5FC0803013E1A645C0FC727CEBF000AFF07E673E422046AE203B0FE1002B21B24FDD9B0C0F43F7CD7B84119E7E63C40CF993E7FEB337CDEC05674CB4B06BFC0047F28D66F0783FE800663FDCB5C3967E388000B1F7FC3DE9C1FDC778DFFE01,
		ram_block1a_107.operation_mode = "single_port",
		ram_block1a_107.port_a_address_width = 13,
		ram_block1a_107.port_a_byte_enable_mask_width = 1,
		ram_block1a_107.port_a_byte_size = 1,
		ram_block1a_107.port_a_data_out_clear = "none",
		ram_block1a_107.port_a_data_out_clock = "clock0",
		ram_block1a_107.port_a_data_width = 1,
		ram_block1a_107.port_a_first_address = 106496,
		ram_block1a_107.port_a_first_bit_number = 3,
		ram_block1a_107.port_a_last_address = 114687,
		ram_block1a_107.port_a_logical_ram_depth = 307200,
		ram_block1a_107.port_a_logical_ram_width = 8,
		ram_block1a_107.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_107.power_up_uninitialized = "false",
		ram_block1a_107.ram_block_type = "AUTO",
		ram_block1a_107.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_108
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_108portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[13]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_108.clk0_core_clock_enable = "ena0",
		ram_block1a_108.clk0_input_clock_enable = "none",
		ram_block1a_108.clk0_output_clock_enable = "none",
		ram_block1a_108.connectivity_checking = "OFF",
		ram_block1a_108.init_file = "../RAM/image.mif",
		ram_block1a_108.init_file_layout = "port_a",
		ram_block1a_108.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_108.mem_init0 = 2048'hE7FFFFBD807F021FF860036078007037FFF839BE03FFFFFE7F001FF103C3F1CE1C00000048B8581ED800006028E18FBFFC07FFC1FFFF80038FFFFFFFFFF009344387E00E97BFE4FEFF0620001C1FE3B36FFFFD9FC07702066DF0432078C07A77FFF1313C01FFFFFE0E001FF017C7FDCFC60000002760E00AFC00010EE843B38F002FFE80FFBFC000E7F7FFFFFFD806CBE0E07801883FF0FFFF873C001F5F6FA0386FF99F0166C2007FF9A300F844BFF27FE1C17807FFFFFF02003FD01F07AFCFDF8200018DC8C1FAEC10211FEC0A5C8D009FFC007FA7C1C063E3FFFFFFF0017C052E1E01CFFFFA9FFF831E001FFF5DE0786FF99F87E400081DB98001DF000FF0,
		ram_block1a_108.mem_init1 = 2048'hFC00439A957C1FFFFC21864279FC3EFCC7FFFFC007F4003DFCE10404001E0DFC3FF81D678007FFFFFFF4037FF0FC3FBFFF00000600E08E0D6001B00B6798067307FFE183FEFF4C07E0DB27ECA7127B01FBF880C7A3BE0DFFFC38E348F88D9DF5C7EF3DDC03F600BFFC000000180E0CFF7FFF7CE701FFFFFFFFC00BFCE1F87FE7FF80000041E344166000400DF980045BE60FC787FEFF0E07813F06878D0A77E03FFF835651FF1DFFFE1C4160F80FF9FFE7F9FFDC05F700BFF9E00700680400607FB971CF01FFFFFFFF803FF9F3E0FC10FF000000FDF0703FF00000305BC01389FC1FFFE17EFF0603E7E7F7F99FFD16B707BC88E62AFFC7FFFF0C6020FC3F6EFF,
		ram_block1a_108.mem_init2 = 2048'hFFFF0023FFBEC0FE1E1FF8FFFE0FFFCD9F840E4FE7C0FFDFF0C6079FFFE3F1FEEFE7FFEFC070001413FF9E18402F81802F1FE3B9C007FFFFFFFF803FC60DEFE9FF300402308441E0715C0279AF20C0FFFFFF0021FF4700FF0CBFF8FBFF83F873E9EE8E44D3E1FFEFF8C70789F9FFF3FFCFDFFFE7C4BC000E79FF0C00001BC5FA3BFE8973C007FFFFFFFE003FBC1F8FBBFEA000182C0825E0515C02429C83C3FEBFFF800FFFC7C036F706807FFE0F9F78F92DC51A6BF83FFFFC678701F9FE46FFC3FFFFE7C4D4000FFDBF0400000D01F81FFC1777E103FFFFFFF0003FF83F1F53FE80000400020721E037B00B0F8383F3EFFFA035F77FCC10C3F3FFFFF3F3F18F,
		ram_block1a_108.mem_init3 = 2048'hFBEFFFF800B0C0DE0E4187EDFDDE37FFFFF0017FFFFC050E1FFF7FFFF360C7E74D81DCA43C03FFFFE730103F1E3F7DABFCFFF1C4501700C00FBE00700981FCC08607F866301FFFFFFFFC0001FFF03FF3CFC7BEFE07F01E1FBF1F8B6712FD0FFFFFFD00FFFFCE00257FFFFFFFF8FAB8233D64CE069F03FFFFF398085F18FBDF7FFBFFF3E6F81200C217BE187000E3F000120FC9CC600FFFFFFFF8802BF3E07FE19F9F808029E01E19BC3F032F83160FFFFFFF8067FFCE203E2FFFFBFFFE3FE633280A66F4CF00FFF7F19C040F9FFF9DFFF3FE73E7F030093213FE98B0805FF000000FF19CE10FFFFFF7FF803FE345FFE37FB980002F8003C01E3E023887A001FF,
		ram_block1a_108.operation_mode = "single_port",
		ram_block1a_108.port_a_address_width = 13,
		ram_block1a_108.port_a_byte_enable_mask_width = 1,
		ram_block1a_108.port_a_byte_size = 1,
		ram_block1a_108.port_a_data_out_clear = "none",
		ram_block1a_108.port_a_data_out_clock = "clock0",
		ram_block1a_108.port_a_data_width = 1,
		ram_block1a_108.port_a_first_address = 106496,
		ram_block1a_108.port_a_first_bit_number = 4,
		ram_block1a_108.port_a_last_address = 114687,
		ram_block1a_108.port_a_logical_ram_depth = 307200,
		ram_block1a_108.port_a_logical_ram_width = 8,
		ram_block1a_108.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_108.power_up_uninitialized = "false",
		ram_block1a_108.ram_block_type = "AUTO",
		ram_block1a_108.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_109
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_109portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[13]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_109.clk0_core_clock_enable = "ena0",
		ram_block1a_109.clk0_input_clock_enable = "none",
		ram_block1a_109.clk0_output_clock_enable = "none",
		ram_block1a_109.connectivity_checking = "OFF",
		ram_block1a_109.init_file = "../RAM/image.mif",
		ram_block1a_109.init_file_layout = "port_a",
		ram_block1a_109.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_109.mem_init0 = 2048'h000000427F80FFFFFFFFFC9F87FFFFF80007F87E0000000000001FFFFC00000003FFFFFFD6BFFFFEDFFFFFF98FFFFCBFFC07FFFE0000000060000000000006F843FFFFF2CA6FE2010007C00003E01C00000002603F88FFFFFFFFBCDF87FFFFF8000FF0FC0000000000001FFFE8001A0001FFFFFFFB67FFFEFFFFFFFF4FFFF3FF002FFFFF0000000000000000000006C3E0FFFFFFE5B7F2000007C00000A09000000006607E99FFFFFFFE5CFF07FBFFFD801FC0F80000000000003FFFE0002000207DFFFFF0CFFFFEFFFFFFE67FFBC7FF009FFFFF800001C0000000000000017FFC0FFFFFF9BBFA000003E0000000A20000000660781BFFFFFFFE7FFE23FFFFFF,
		ram_block1a_109.mem_init1 = 2048'hFFFFFE317E7C0000003E06400603C0030000003FF80BFFFDFFFFFFFBFFFFFFFFC007FD1F800000000000037FFF00006801FFFFFFFFFCFFFF7FFFFFFBFFFFFFF307FFFFFC00000C00004327F800027F01FBFF7E12D73E0000003F0348077260020000C023FC09FF7FFFFFFFFFE7FFFFFF8000FC1F0000000000000BFFFE080000037FFFFFFFFFFFF67FFFFFFFFFFFFFC3E60FFFF800000E000000F97F03FD89E03FFFFCD9ABBF0000001F816007F0000000060023FA08FF7FFFFFF8FF97FFFFFF8006F03F0000000000003FFFFC00001003FFFFFFEFFFFFFFFFFFFFFFDFFFFF8FFC1FFFFE80000600000000000003F1C707FCFF1CD5DFC200000F802003C09000,
		ram_block1a_109.mem_init2 = 2048'hFFFFFFDC0040C00001E007000000000FF3BBF995B7C0002000F80780001C0000001800103FCFFFFFFFFFFFFFBFEFFFFFD0E01F87C00000000000003FFFF2001000CFFBFDE7E7FFFFFF7FFFFFFF3FFFFFFFFFFFDE00F8000003C0000400000003E9FDFCC9FBE0001000F8078006000000002000183B43FFFFFFFFFFFFFFFFBBFFC4017F0FC00000000000003FFFE0000001DFFFE7EFE3FFFFDF7FFFFEFCFFFFFF3FFFFFF600F8000000000000000F8078FFFEFC74FDF800000078070006018000000000183B2BFFFFFFBFFFFFFFFFFFFFE003FF0FE00000000000003FFFC0002001FFFFFFFFF3FFFFFFFFFFFBFCFFFFFF0FFFFFCE00800C00007C000003F3F00F,
		ram_block1a_109.mem_init3 = 2048'h84100007FE9FE7DFFEFFFFFFFFFE3FFFFFFFFE80000004F00000800000E104FF0E7FC95DBC00000007C01000E1C0024000000E3BBFEFFFFFFFFFFFFFFFFFFF3F7FF807E1F000000000000001FFFFC00D30384101FFDFFFFFFFFFFFFFFFF1FFFFFFFFFF000030001E800000000007C03F8D9FE4B6DF00000003E00840E700008000000C190FEFFFFFFFFFFFFFFFFFFFFFEFF037C3E00000000000002BFFFF801D60607F7FD9FFFF9FFDFFFFFFFFF3FFFFFFFFFF9800302001D000040000001C3FE277F32B6F00000801E004006000000000000C180FCFFEFFFFFFFFFF7FDFFFFFFFF00F83E00000000000003FFFFA001A80467FFFDFFFFFFFFFFFFFFFFFBFFFFF,
		ram_block1a_109.operation_mode = "single_port",
		ram_block1a_109.port_a_address_width = 13,
		ram_block1a_109.port_a_byte_enable_mask_width = 1,
		ram_block1a_109.port_a_byte_size = 1,
		ram_block1a_109.port_a_data_out_clear = "none",
		ram_block1a_109.port_a_data_out_clock = "clock0",
		ram_block1a_109.port_a_data_width = 1,
		ram_block1a_109.port_a_first_address = 106496,
		ram_block1a_109.port_a_first_bit_number = 5,
		ram_block1a_109.port_a_last_address = 114687,
		ram_block1a_109.port_a_logical_ram_depth = 307200,
		ram_block1a_109.port_a_logical_ram_width = 8,
		ram_block1a_109.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_109.power_up_uninitialized = "false",
		ram_block1a_109.ram_block_type = "AUTO",
		ram_block1a_109.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_110
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_110portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[13]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_110.clk0_core_clock_enable = "ena0",
		ram_block1a_110.clk0_input_clock_enable = "none",
		ram_block1a_110.clk0_output_clock_enable = "none",
		ram_block1a_110.connectivity_checking = "OFF",
		ram_block1a_110.init_file = "../RAM/image.mif",
		ram_block1a_110.init_file_layout = "port_a",
		ram_block1a_110.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_110.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFE00000000000000000003F4000012000000670000340FC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFBC0000013D9FE2000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFE0000000180000000000079800010000000030000C00002FFFFFFFFFFFFFFFFFFFFFFFFFF93C1F0000001ECFF2000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFFC0000000200000000000033000010000001980043800009FFFFFFFFFFE3FFFFFFFFFFFFFFE8003F000000647FA000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_110.mem_init1 = 2048'h000001CCC97C0000003FF9BFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFD007FFFFFFFFFFFFC80000000080000000000030000800000040000000C07FFFFFFFFFFF3FFFFC327F8FFFD80FE040001EC6CBE0000003FFCB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFF400000800000000000000000009800000000000003CE60FFFFFFFFFF1FFFFFFFFFFFFFFFE1FC0000026767F0000001FFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFC0000000001000000000100000000000000020000070FC1FFFFFFFFFF9FFFFFFFFFFFFFFF1F8F80300033B3FC200000FFFDFFFFFFFFF,
		ram_block1a_110.mem_init2 = 2048'hFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFF00C4006624FC0000000FFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFF803FFFFFFFFFFFFFC00000000000000000181800000080000000C00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1600033327E0000000FFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFC00000000000000000101C000020800001030000003FFFFFFFFFFFFFFFFFFFFFFFFFF07F870000038993F80000007FF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFC00000000000000000000C000000000004030000000FFFFFFFFFFFF3FFFFFFFFFFFC0C0FF0,
		ram_block1a_110.mem_init3 = 2048'h8000000001601820010000000001C000FFFFFFFFFFFFFBFFFFFFFFFFFFE1FB00F00033827C00000007FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFE00000001000000000020006000000000000E0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0720019C93F00000003FFF7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFD400000001000000000600006002000000000C0000FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFC01D800CC49F00000001FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFF801FFFFFFFFFFFFFC00000000200000000000000000000000000400000,
		ram_block1a_110.operation_mode = "single_port",
		ram_block1a_110.port_a_address_width = 13,
		ram_block1a_110.port_a_byte_enable_mask_width = 1,
		ram_block1a_110.port_a_byte_size = 1,
		ram_block1a_110.port_a_data_out_clear = "none",
		ram_block1a_110.port_a_data_out_clock = "clock0",
		ram_block1a_110.port_a_data_width = 1,
		ram_block1a_110.port_a_first_address = 106496,
		ram_block1a_110.port_a_first_bit_number = 6,
		ram_block1a_110.port_a_last_address = 114687,
		ram_block1a_110.port_a_logical_ram_depth = 307200,
		ram_block1a_110.port_a_logical_ram_width = 8,
		ram_block1a_110.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_110.power_up_uninitialized = "false",
		ram_block1a_110.ram_block_type = "AUTO",
		ram_block1a_110.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_111
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_111portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[13]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_111.clk0_core_clock_enable = "ena0",
		ram_block1a_111.clk0_input_clock_enable = "none",
		ram_block1a_111.clk0_output_clock_enable = "none",
		ram_block1a_111.connectivity_checking = "OFF",
		ram_block1a_111.init_file = "../RAM/image.mif",
		ram_block1a_111.init_file_layout = "port_a",
		ram_block1a_111.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_111.mem_init0 = 2048'h00000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03F800000000000000000000000000000000000000001DFFFFF80000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000000000000000000000000000000000000000000DFFFFF80000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF60000000000000000000000000000000000000000005FFFFFC00000000000000000000000000000000000000000000,
		ram_block1a_111.mem_init1 = 2048'h000000000083FFFFFFC000000000000000000000000000020000000000000000000002FFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000003CD80700000000000000000041FFFFFFC000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF19F00000000000000000000000000000000000000000FFFFFFE00000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03E00000000000000000000000000E000000000000003DFFFFF0000000000000,
		ram_block1a_111.mem_init2 = 2048'h0000000000000000000000000000000000000000003FFFFFFF00000000000000000000000000000000000000001000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000001FFFFFFF0000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000007FFFFFF8000000000000000000000000000000040000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000,
		ram_block1a_111.mem_init3 = 2048'h7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000001E00000000000003FFFFFFF800000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000FFFFFFFC00000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000FFFFFFFE00000000000000000000000000000000000000002000000000007FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_111.operation_mode = "single_port",
		ram_block1a_111.port_a_address_width = 13,
		ram_block1a_111.port_a_byte_enable_mask_width = 1,
		ram_block1a_111.port_a_byte_size = 1,
		ram_block1a_111.port_a_data_out_clear = "none",
		ram_block1a_111.port_a_data_out_clock = "clock0",
		ram_block1a_111.port_a_data_width = 1,
		ram_block1a_111.port_a_first_address = 106496,
		ram_block1a_111.port_a_first_bit_number = 7,
		ram_block1a_111.port_a_last_address = 114687,
		ram_block1a_111.port_a_logical_ram_depth = 307200,
		ram_block1a_111.port_a_logical_ram_width = 8,
		ram_block1a_111.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_111.power_up_uninitialized = "false",
		ram_block1a_111.ram_block_type = "AUTO",
		ram_block1a_111.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_112
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_112portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[14]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_112.clk0_core_clock_enable = "ena0",
		ram_block1a_112.clk0_input_clock_enable = "none",
		ram_block1a_112.clk0_output_clock_enable = "none",
		ram_block1a_112.connectivity_checking = "OFF",
		ram_block1a_112.init_file = "../RAM/image.mif",
		ram_block1a_112.init_file_layout = "port_a",
		ram_block1a_112.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_112.mem_init0 = 2048'h00000007FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000010000000000000000FFFFFFFF000000000000000000000000000000080000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000001C0000000000000007FFFFFFF8000000000000000000000000000000C0000000400000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000E000000000000007FFFFFFF800000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_112.mem_init1 = 2048'h0000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000200000000000000000000000DFFFFFFFC0000000000000000000000000000000000004000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000001FFFFFFFF0000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000004000000000000000000000000001FFFFFFFF00000000000000000000000000000000000000000000000,
		ram_block1a_112.mem_init2 = 2048'h00000007FFFFFFFF80000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000001FFFFFFFF80000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000040FFFFFFFFC0000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000200000000000000000000002FFFFFFFFC000000000000000,
		ram_block1a_112.mem_init3 = 2048'h00000000000000000000000000000000000000CFFFFFFFFF000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000005FFFFFFFFF000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000001FFFFFFFFF000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000,
		ram_block1a_112.operation_mode = "single_port",
		ram_block1a_112.port_a_address_width = 13,
		ram_block1a_112.port_a_byte_enable_mask_width = 1,
		ram_block1a_112.port_a_byte_size = 1,
		ram_block1a_112.port_a_data_out_clear = "none",
		ram_block1a_112.port_a_data_out_clock = "clock0",
		ram_block1a_112.port_a_data_width = 1,
		ram_block1a_112.port_a_first_address = 114688,
		ram_block1a_112.port_a_first_bit_number = 0,
		ram_block1a_112.port_a_last_address = 122879,
		ram_block1a_112.port_a_logical_ram_depth = 307200,
		ram_block1a_112.port_a_logical_ram_width = 8,
		ram_block1a_112.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_112.power_up_uninitialized = "false",
		ram_block1a_112.ram_block_type = "AUTO",
		ram_block1a_112.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_113
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_113portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[14]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_113.clk0_core_clock_enable = "ena0",
		ram_block1a_113.clk0_input_clock_enable = "none",
		ram_block1a_113.clk0_output_clock_enable = "none",
		ram_block1a_113.connectivity_checking = "OFF",
		ram_block1a_113.init_file = "../RAM/image.mif",
		ram_block1a_113.init_file_layout = "port_a",
		ram_block1a_113.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_113.mem_init0 = 2048'h3CDFEC1F2E35E91C1393822C48C0950FEDA2E4B090320FDAC25EAD7E8D34B8CC71F7EA75AB9304B8EB30288CBF48FEC7A938FA8B3FAC8769ED51F528E5927953CC955F5F664B26A250950652D777D6AFCD468B44C48F595E571CEA0D0E3ED03BF17116B203B665F30CDBBD417CC8610A27BD796CDEB029F9F1B52DD9BEACFAF66B7532445B30CEE715880E56701040667CCBEA9CD09A3374F70F03862AE73AC8DD239A16F43CD94052107FB5B96F75F51B8AB73B0C3397DD2F6129E359900FF6549ED1E00B6D54D9FE48ADEE25D9DF83AEC0D0DDFB4EDFBD66A1802E9541E3C442F59C0037DC9380568BDCF304F222259E639115CCC69C168C2F4349237C9EA2,
		ram_block1a_113.mem_init1 = 2048'hD03F618821BD8D3863A2E2F5FB7EE83A89881EBD38358BB9738FD848B55D9F5CB80332BD8D0862248147FACFB801D96ADB2E2A126EF97112EB211EA9B5CF43E7C944263222C1E332F1AD618678630F180A12BE0C246DCCF7EB2E7A0655495A3330B008832635087209D71D5E4A240A52E3995EC6581E935A4C7F3014C1683EB1453D2B9C86D52434697A35A7CDEDA2416382338564327C572E81631C8F40859B92EF2AD4F910D936C2084072A9047B8D771EE526B8E5BDA868C7ED9267EB0DA3D53AFC65EAF20642929BAF64A060944F8DFB761E0D424B8E23E3B4908D25E9E60D37D5638C03025B86BEFB1DF59596D150462F190968137D821E2BA874758003,
		ram_block1a_113.mem_init2 = 2048'h642102BC5039E3254A5AD1761842A501A19240A29294D278F657307FE0D9F5648028190E340297E37E8B210E781DFB5423DA510FBEB0FF01BD7AA2D4D9AE58DE0A6011E28B55014892211E460CCE2103325A28BCDB9BFE0FFB927DA60C6252D8CD4B2FCE94BF196C6A6831278E272AD39190DB71E86F167B1CE7FFB843E4E5C22815644AACA673D94250C706C92AE9BB47217416F6D16D4A59B47EC05D6FBC717EFD5334B99BE90470AEC6D64B1B1DD72F795105E6EC2EA51B91660CACF91E63530FBA3406C590BE3AE18F0ACD64A3244A5EDAE8DCEF08E694B6DCF81D743BED2448B420B4E4DE07F81433F0CE88B008B3BC6B85181898CD2C5DBB7963727A83,
		ram_block1a_113.mem_init3 = 2048'h9C9DE75922D2725929E0AFB55349BC5A2D1E115E2DB0597567172624245C4B07428F90D6C000EAE432DED0E8587065715DA9847E5ACFA15BB8FF5F682F2C99D9368C44A138027689F08C9395DA9E066F3DDDBD449C12044BAB3CB7D99703A66F17365854F61DA5069396E2801F7200B44454069A66A90C1D5E1DA40276B041BC60E75850E988759F3EB4C43C036D915604003855791BB20185D908DF60528A18469F0E5B2E9D16EC7B7233386E4421ED5B5B39837B7402CEB044C4DA19695E69A2C2F3BF1D85A1D16410FC095DF3D86FA7FAE4E9D2716CD9FE4AA78E20E3CACB1B58875127CFD4FF317E03C3089B6363316AABB85324F503F7FDEEC92A595A8E,
		ram_block1a_113.operation_mode = "single_port",
		ram_block1a_113.port_a_address_width = 13,
		ram_block1a_113.port_a_byte_enable_mask_width = 1,
		ram_block1a_113.port_a_byte_size = 1,
		ram_block1a_113.port_a_data_out_clear = "none",
		ram_block1a_113.port_a_data_out_clock = "clock0",
		ram_block1a_113.port_a_data_width = 1,
		ram_block1a_113.port_a_first_address = 114688,
		ram_block1a_113.port_a_first_bit_number = 1,
		ram_block1a_113.port_a_last_address = 122879,
		ram_block1a_113.port_a_logical_ram_depth = 307200,
		ram_block1a_113.port_a_logical_ram_width = 8,
		ram_block1a_113.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_113.power_up_uninitialized = "false",
		ram_block1a_113.ram_block_type = "AUTO",
		ram_block1a_113.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_114
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_114portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[14]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_114.clk0_core_clock_enable = "ena0",
		ram_block1a_114.clk0_input_clock_enable = "none",
		ram_block1a_114.clk0_output_clock_enable = "none",
		ram_block1a_114.connectivity_checking = "OFF",
		ram_block1a_114.init_file = "../RAM/image.mif",
		ram_block1a_114.init_file_layout = "port_a",
		ram_block1a_114.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_114.mem_init0 = 2048'hB8D3D09E7C1326FFD61E71C89BC7CCD9B0A671F3EC633472E9F8EBF28F5C9DEF399D3380F33141CB9F30207068CBA5DFB81004F5B247800ECEDA148D7BE18DE6788A7FBD8980419E6F34B290E61FC30E01462810E9A246FF901E9DC93DF780D924F8CF817B1FD3F570695DF3149BB3EF2BBD9D89E62CCB61D4302C260B82542ED3A8D8F28B37C396B8F9B9B17AC15E0DC327FD3ECF08DE1D500E9CB9041ED17241310CF73130F6FF9037C039C0A89F464711D7071BD1D4BADA30F9A375C75BEC1A9FA581C2736FF9C249CC03439913B3BB592DECF1D9C342BF203BA71BAFFDD03D8718AF6BB4C77F902853FF8B8624A24B973DC5CDA1F3F95C1D6071A4F095C2,
		ram_block1a_114.mem_init1 = 2048'h6018B77AAA0BC9FBECE10ACF18607CA812F311553D8C7787C00FB7F1C49F6BBD63FC179D8C4693E1F394FD5CEF0B5206CBB14D4E4F877AF4C66060A79BE8106FAD5231FF29B81FDC2A9E439314C34278631D448B3A158815A3F994AAA7AD378770E9F3A8C41BC80FE61FAEE388696B8F7CE35247295C19D85FC7E34162268537FE336F83C0D81DBF887B48204F25F3D3BF00A636628E0399AF9EE3386B2CF685B2016C7D05F6A80A18F74364F38D7F89A8B87CA90183E07FC70F5EE598E20E2C139B14FFF9A3FBDAED34A2FA457684CDB0DFE7817169363BE7E388603B41C611605283A042BF059CC72F18307700F5F7166835EFF482EF435E3B858174487AA5,
		ram_block1a_114.mem_init2 = 2048'hD66FEA482E0800243B6642E61F48C0012F7349D5809F2353D9261002645ED3CE83D81E713F4EFBDC810B3DAD7A3470C23E0649C38781F326213E45245F632FA50F71DABB71E6BC05F22121BFF09C192AC1CF5EB615780015342E682DB3E440E988200627788CEA40E0A005970CAEA402A73899F948087BC4E107F5F87FC371CA30A1210A9F984F9D23DAFEE697F656FA37219DF7064CD478C90E203F739FC32DA8FF192B777816169901B2FFF2C869E2E10C3D63FC004D67941394EC084E91984A828EA6384BD781C101FBF3F63EFF75DF11A246FDD30F3A8F85D00E2D066A791790D9CFC64CD21EDA76CD8FC9FBB5AB606931391AF86710E6BEFB9B150FA987,
		ram_block1a_114.mem_init3 = 2048'h80D3E419D7CA0CD101087F370442826D56D3BC325F4FCD90D42FA98F762316FB4073DB09ED02EFB79214CED6C67EC3A3DBDA10014251DEC4470440C4303D420866AFE74B26BE4CB71F43812A395E1981BA0D1307D48A14E385F79705AFC60F7F8353CCAA0E63A5EDDD6F69F7E93CADC17C300379E0989C5F61CE7803A297971478226DB89513CA800105E505747B06794469DD8AC101B3BA340070E082AA3FAC81126C1CD245123A0937E0C62251E236C22BBC23870A00E80B24FBC82E51CD984A34F040998E05931E670C14421A9D857E9B4C8BF4BD1BC6018F89A29AF20CBDD881BF4101C0203FA94AFB7B07E81E54CE72F567FCF28C15606BB03ED0DD4761,
		ram_block1a_114.operation_mode = "single_port",
		ram_block1a_114.port_a_address_width = 13,
		ram_block1a_114.port_a_byte_enable_mask_width = 1,
		ram_block1a_114.port_a_byte_size = 1,
		ram_block1a_114.port_a_data_out_clear = "none",
		ram_block1a_114.port_a_data_out_clock = "clock0",
		ram_block1a_114.port_a_data_width = 1,
		ram_block1a_114.port_a_first_address = 114688,
		ram_block1a_114.port_a_first_bit_number = 2,
		ram_block1a_114.port_a_last_address = 122879,
		ram_block1a_114.port_a_logical_ram_depth = 307200,
		ram_block1a_114.port_a_logical_ram_width = 8,
		ram_block1a_114.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_114.power_up_uninitialized = "false",
		ram_block1a_114.ram_block_type = "AUTO",
		ram_block1a_114.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_115
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_115portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[14]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_115.clk0_core_clock_enable = "ena0",
		ram_block1a_115.clk0_input_clock_enable = "none",
		ram_block1a_115.clk0_output_clock_enable = "none",
		ram_block1a_115.connectivity_checking = "OFF",
		ram_block1a_115.init_file = "../RAM/image.mif",
		ram_block1a_115.init_file_layout = "port_a",
		ram_block1a_115.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_115.mem_init0 = 2048'h6702CE4AD5F29FFFEFE073F01A3DE07F2FD3F1E003EC3A716E7B087BAD1CCF6EC19DC3FFFCD94823D0CFDFFF87CA3550C0BD21F211C07FF0E99C1F73F883F38FFB81BD781000727E20C9B42CFB7E9E30BE8527F5A463FFFFEFE0FFF13C0BE0B8DB81FB808450BFF273B11C7516298FECD3BDE1F7F9C85521D3CFD3FF36FF9129E3BCD2F178F03C78254E34777E83A300C0401AFCD0C0EBFD30F39AAFB1FFE0657E2205BD6CF0CFFFEFC8FFC1FC13DE343FEFC700E5FFDFC8FBFC3822631DC3E0E09FF9FFFD94BD39C1B7F3FFAB4A0EAD63CC1DA628383CFC348E38611FC18031C1A036EE78945FFFF075DFFCC16E2AA384E4028B5C600FFFE3C1FF81D8075472,
		ram_block1a_115.mem_init1 = 2048'hC800B26AA407F0C7E02FFEF018180FBFF8037F1E6B7F007FFFF01FFE05CE0C1DD33F949D737EF3E163A471AE6C3F21DA343F8F7E70208196AE9FFF5F9FEE6C1E227EC5C92787FFE0B3C0000CFF6CC4735B60ED582015F3EFE40FE0B904191F8097C2BFE952EAB7FFFFE03FFC091E041FFE7F9BC0F762EA582FAB136457868697003F8FFFFF00D4878784FFDFCF264422A09DF754E181FFE1C5200303E27BF687FB20E1FA0214F7FB4707787D00317FBE07227BFB34729FFFFFF07FF8191C101F1E679EE007D67D590F312D89614695EC40DF87FF7E901BC3D81C7FFFA702780E22BE4E8A2180FFE0EAB01B0BF183F6CFDAC1F1FE0300FCB841C3BA3C887EF804,
		ram_block1a_115.mem_init2 = 2048'hAEF1E338FE07FFC6567E4BA110BC36FE630FAFFF8083FC8C3DF9F000675B2EC17FE09C0B2ADD803FFFF4C12F812383BA3BDE65FB807F8320411BBE0446C59D88F07E1C3BFD97B87AB2113FFFFF10D2FA491BB0CE6F07FFE65D3E67D868182D062807F1FFF09BF49FE0DFF1800E90527D7FD0780BDD1D003FFFF807FF80CF863233FD9D1A807E8FC2B3C0D106A1416147F83E1EB7F8BFFC78C90C3FFF7FEC696F14DF63A70F07FFE72AA0310E24B01203A903FB3FF00770DB902FF4EB0870699BBB626E59693D107FFFFE0FFC07AF0405C15E4B06C2330FE11785D08E0E885071F81F1F3FF8733E1EA88AFE7FCFF5546BA5DDFAD90607FFE133803800EE00040F,
		ram_block1a_115.mem_init3 = 2048'h00E01A19E43DFEC9060280C8D8BAEFC2A78A2331FF003218743F9F4CCA10DE1C540C27CFEC0111280DE3FEDF9F6CE271984813FAA800803FFFF840F3C03E3C17A6F3F40FA1FF753A1C819FE807C501503812E107E77DE82B8633E8FE481F478E11BE5CA1FE005A080C7FE7BC2020FDBE5C0FFFFFE09BF3809FD3D80F853ED201BB61D1F7AB4D007FFFF805867C7CF86784F7F61F40FEB33C44003F1873065142001DB11FFB36ED9C082FFFFFD39E5B4FEAC75A60FF01FF0EF67CF7F600BD1F66320F0FFF9993FE0CFFFBEC0444377A761945D480E26F003FFFF071A30EFDF0F019FFEC71003F803EC1327C837EA2704C007D38FFF91B7016606BFFFFFCA941EC,
		ram_block1a_115.operation_mode = "single_port",
		ram_block1a_115.port_a_address_width = 13,
		ram_block1a_115.port_a_byte_enable_mask_width = 1,
		ram_block1a_115.port_a_byte_size = 1,
		ram_block1a_115.port_a_data_out_clear = "none",
		ram_block1a_115.port_a_data_out_clock = "clock0",
		ram_block1a_115.port_a_data_width = 1,
		ram_block1a_115.port_a_first_address = 114688,
		ram_block1a_115.port_a_first_bit_number = 3,
		ram_block1a_115.port_a_last_address = 122879,
		ram_block1a_115.port_a_logical_ram_depth = 307200,
		ram_block1a_115.port_a_logical_ram_width = 8,
		ram_block1a_115.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_115.power_up_uninitialized = "false",
		ram_block1a_115.ram_block_type = "AUTO",
		ram_block1a_115.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_116
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_116portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[14]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_116.clk0_core_clock_enable = "ena0",
		ram_block1a_116.clk0_input_clock_enable = "none",
		ram_block1a_116.clk0_output_clock_enable = "none",
		ram_block1a_116.connectivity_checking = "OFF",
		ram_block1a_116.init_file = "../RAM/image.mif",
		ram_block1a_116.init_file_layout = "port_a",
		ram_block1a_116.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_116.mem_init0 = 2048'h1FE33E39CC0C7FFFFFFF8C001BFE007F7FFFFDE00019C18F9180F7815F632791FE6203FFFFE1781C1FFFFFFFA7CBC1C1A07367A1F03FFFFF0EE01F07F97FFFFFFCFFFC7A00078C015FFE4FC3FC809E3E7FE7DE339C1C3FFFFFFF00013FFC00F8DFF5EB8000E3600F8FC7E38EE9F67C12FC4201FFFFF0FE1E0FFFFFFFDB3FE768D39BB3D8F80FFFFFC6703C0F7EFFFE7FFEBFF8FEC00704026FFC6740BE0000673FC3FC731C0F3FFFFFFF0001FFFC1FF43FEFC70000A0083707C3C7DD7CE3B41CFF6001FFFFE800463FFFFFFFD713F286ABC3BD6C7807FFFFC730381F1FFE7CEFFE7FF0EC705320006FFE20007E01DCA3BF07F8473C1FFFFFFFFE0001FFF817F3,
		ram_block1a_116.mem_init1 = 2048'hFFFFB63AA00000001FD00D0FE7E00FA007031F0EE700FFFFFFFFE000053FF01DD73FD51D00810C1FBC7BFFF1F3B6FFCDFFC00F7E7FC0006945FFFFFF9FEF905A9B8E422F207FFFFF3D000007F79FC7837CFFE418201200001FF00B47FBE91F800F03BF98CE047FFFFFFFC00009FFF01FF67FF8C000B107A7F07CF37BF45B7F98FFC00FFFFFE017586FFFFFFFCF27885167E7A5C7E07FFFFE09C00307E39FF777FCBFE07800130005BFF88783FFC17FB81FC3FF988C0C7FFFFFFF800019FFE03F1E7F98E0002D83A7F0C7DFF488B96DF3FF2007FF7FE019FC1FFFFFFFBF038F26E1E34247E07FFFFF0CC01B07F07FF73FDDFFF07800070007BFFC41C3FF80F83C,
		ram_block1a_116.mem_init2 = 2048'h61B389F801FFFFF8647E441F1FFFF9FF54FFEFFF8090000002000FFF98583E3800001C0719C07FFFFFFFFED0033FFC0238DE7DF380007CDFFEFDFFFBBFE73E7AFF801FBBFE0847876DF73FFFFFE0908596FBA6FE00FFFFF8663E6007EFFFF3FE5FFFE7FFF09800001F000E7FF1001E38001018073B00FFFFFFFFF80003FFF802359DC54A8001F03F3C3EDFF97F7C3F7FFFC01FB7FF00038736FC3FFF7FF0487CFB3CECBF00FFFFF833203001E77FE7FEDEFFFF3FF00080006FC00B17F7800FBC04020E02E700EFFFFFFFF00007DFF805CB1FDA46C00CF01E187BDEF152FE3E7EFFE01F3FFF8001E106FEFFFFCFFE0423571CF43501FFFFFE3B003807E7FFFFFF,
		ram_block1a_116.mem_init3 = 2048'hFF003E19F80000C6FFF8FFFFE0FBBC399F9FB73000FFFFE0983F80CC0E1FE1FFB7FFFFCFEC000020000001206060DC6E18E813F9D9C07FFFFFFFBF00003FFFE0269FFA0DA0008EC7E3FF9FEFFFC57EBFC7E03F07F80003F47FCFFFFFF01FC800CDF38BA001FFFFF0E87FE07C0F3FC27FBBFFFFFFE0980000002007F07830CC0E38C041F198C0FFFFFFFFFA787C7FFF80043FE41940004CC17BFC3FFFF3DACF7EFFE03F1FFC0805AFF74FFFFFFC1FA200454CABE000FFFFF0C47CF03E0FFEE0FFFDFFFFFF99900000000013FBB830780800E04487D1E0FFFFFFFFFE5C0EFFFF00187FD86500007FC1FEFDFFFCFF63C3BCFF803FFFFE0C09F79FD5FFFFFF089013,
		ram_block1a_116.operation_mode = "single_port",
		ram_block1a_116.port_a_address_width = 13,
		ram_block1a_116.port_a_byte_enable_mask_width = 1,
		ram_block1a_116.port_a_byte_size = 1,
		ram_block1a_116.port_a_data_out_clear = "none",
		ram_block1a_116.port_a_data_out_clock = "clock0",
		ram_block1a_116.port_a_data_width = 1,
		ram_block1a_116.port_a_first_address = 114688,
		ram_block1a_116.port_a_first_bit_number = 4,
		ram_block1a_116.port_a_last_address = 122879,
		ram_block1a_116.port_a_logical_ram_depth = 307200,
		ram_block1a_116.port_a_logical_ram_width = 8,
		ram_block1a_116.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_116.power_up_uninitialized = "false",
		ram_block1a_116.ram_block_type = "AUTO",
		ram_block1a_116.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_117
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_117portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[14]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_117.clk0_core_clock_enable = "ena0",
		ram_block1a_117.clk0_input_clock_enable = "none",
		ram_block1a_117.clk0_output_clock_enable = "none",
		ram_block1a_117.connectivity_checking = "OFF",
		ram_block1a_117.init_file = "../RAM/image.mif",
		ram_block1a_117.init_file_layout = "port_a",
		ram_block1a_117.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_117.mem_init0 = 2048'hFFFC01F83C000000000000001BFFFF80A00C0E1FFFF9FFFFFFFCFFF9FC7FE7FFFFFFFC000001300030000000683401B1BFFF4A7DF00000000F001F000600000001000387FFFFFFFF7FFFFFFFFFFF61C1FFF801F07C000000000000013FFFFF07400E1C7FFFFFFFFFFFFDFFFFFCFFE7FEFFFFFE00000000003000000023C00158DC7FA53EF800000007803C0081000180010007033FFFFFFF3FFFFFFFBFFFFF98FFFC03F0FC00000000000001FFFFE00B001038FFFFBFCFFFFFFFFFFF7CFF47FCFFFFFE0000000380000000000F1C00BE2C3F969F7800000007C03800E000030000000F139FEFFFFFFFFFFFFFFFFFFF5C7FF807C0FC00000000000001FFFFE80C,
		ram_block1a_117.mem_init1 = 2048'h000049C55FFFFFFFFFFFFFFFFFFFF05FFFFCE0FE1F0000000000000005FFFFE220C04BE2FFFFFFFF3FFFFFFF3F8BFFCFFFFFF081800000001300000060101F177BFD1FFF200000003E0000000800380C80001BE7DFEFFFFFFFFFFBFFFFF6E07FFFFC40783E0000000000000009FFFFE01180673FFFFFFFFFFFFFF37FF763FF9FFFFFF000000013E03000000030D80FC09FFE0BFFE00000000E0003001C00080800401F87FFEFFFFFFFFFFFFFFFFE8047FFFC00787C0000000000000019FFFFC0D180671FFFE7FFFFFFF7FFFCE03FFDFFFFFFF80080000A003000000040FC0FE65FFF95FBE00000000F001B000E00080020000F87FFFFFFFFFFFFFFFFFFFF07C3,
		ram_block1a_117.mem_init2 = 2048'hFFCC8BF800000000787E4000E0000000880010007F6FFFFFFFFFFFFFFFA7C1FFFFFFE3FF07C0000000000000033FFFFDC4219A3C7FFFFFFFFFFFFFFFFFE73FF8FFFFE04400000000000EC0000000E83FDFE267FE00000000783E600010000001800018000F67FFFFFFFFFFFFFFFFE1FFFFEFE7FF070000000000000003FFFFFDC8622AD57FFFFFFF3FFEDFFFFF7DBF7FFFFFE048000000006003C00080007473FFF09F3F000000003C20300018000001000000C00FFFFFFFFFFFFFFFFFFFF07FFFFDF1FE1F0000000000000007FFFFFA30E015793FFFFFFEDFFFDEFF1EFEBE7FFFFFE0C0000000005101000030001AA0F7FA4FBD000000003C00380018000000,
		ram_block1a_117.mem_init3 = 2048'hFFFFC1E6000000C00007000000FBBFFFF873FF3000000000E03F8033F1E000000800003013FFFFDFFFFFFFFFFF9F3F9FE7F7EC07C7C0000000000000003FFFFFD90007F3DFFFFCFFFFFF9FEFFFC47EDFFFFFC0F80000000000000000001FCFFFFE08D7A000000000F07FE003F0C00000000000001F67FFFFFFFFFFFFFFCF3FFFC7FFBE0F87C00000000000007C7FFFFFFB000FE5BFFFFFFF7FFC3FFFF3C2CF7EFFFFC0E00000027000F00000001FE3FFFFB23FE000000000F87CF001F000000000000000666FFFFFFFFFFFFFFFCF87FFFFFFBB7FCFE00000000000000EFFFFFFE6000F96FFFFFFFFFFFFFFFFFFE3C3FCFFFFC00000000608003E00000009F07F,
		ram_block1a_117.operation_mode = "single_port",
		ram_block1a_117.port_a_address_width = 13,
		ram_block1a_117.port_a_byte_enable_mask_width = 1,
		ram_block1a_117.port_a_byte_size = 1,
		ram_block1a_117.port_a_data_out_clear = "none",
		ram_block1a_117.port_a_data_out_clock = "clock0",
		ram_block1a_117.port_a_data_width = 1,
		ram_block1a_117.port_a_first_address = 114688,
		ram_block1a_117.port_a_first_bit_number = 5,
		ram_block1a_117.port_a_last_address = 122879,
		ram_block1a_117.port_a_logical_ram_depth = 307200,
		ram_block1a_117.port_a_logical_ram_width = 8,
		ram_block1a_117.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_117.power_up_uninitialized = "false",
		ram_block1a_117.ram_block_type = "AUTO",
		ram_block1a_117.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_118
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_118portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[14]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_118.clk0_core_clock_enable = "ena0",
		ram_block1a_118.clk0_input_clock_enable = "none",
		ram_block1a_118.clk0_output_clock_enable = "none",
		ram_block1a_118.connectivity_checking = "OFF",
		ram_block1a_118.init_file = "../RAM/image.mif",
		ram_block1a_118.init_file_layout = "port_a",
		ram_block1a_118.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_118.mem_init0 = 2048'hFFFFFFF803FFFFFFFFFFFFFFE400000020000000000600000003000603801800FFFFFFFFFFFEFFFFFFFFFFFFEFFFFE0E40009C03F00000000FFFE0FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFEC000000040000000000000000002000003001801FFFFFFFFFFFFFFFFFFFFFFFFE3FFFE8720004E01F800000007FFC3FFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFBFFFFFFFFFFFFFF003FFFFFFFFFFFFFE000000000000000000403000000000008300F803FFFFFFFFFFFFFFFFFFFFFFFFFF1FFF41D0006300F800000007FFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFE00000000,
		ram_block1a_118.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFA0000000000200000000000C0000000C07C0030FFFFFFFFFFFFFFFFDFFFFFFFFFFFE0EC0400E01F200000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFF6000000100000000000000000000C8008FC0060FFFFFFFFFFFFEFFFFFFFFFFFFFFFF03F0000700FE00000000FFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFE60000001000000000180000000800031FC00200FFFFFFFFFFFFFBFFFFFFFFFFFFFFF01980003807E00000000FFFE4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_118.mem_init2 = 2048'h000077F8000000007F81BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFCC000000000000000000000000000000018C007FFFFFFFFFFFFFFFFFFFFFFFFFFFF07C0200419FE000000007FC19FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFC0000000000102000000000C00120000083C080FFFFFFFFFFFFFFFFFFFFFFFFFFFF8380000300BF000000003FDFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFF80000000000208000000001E0002100E101C180FFFFFFFFFFFFFFFFDFFFFFFFFFFFE1DC0801807D000000003FFFC7FFFFFFFFFF,
		ram_block1a_118.mem_init3 = 2048'hFFFFFFFFFFFFFF3FFFFFFFFFFF044000000C7F3000000000FFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFC00000000000000000030000006010003B81E0FFFFFFFFFFFFFFFFFFFFFFFFFFE0300000073FA000000000FF801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFF8380000000000002000000008003C0000C3D3081FFFFFFFFFFFFFFFFFFFFFFFFFFE01C000001C7E000000000FF830FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFF1000000000000080000000000000000001C3C03FFFFFFFFFFFFFFFFFFFFFFFFFFF60F80,
		ram_block1a_118.operation_mode = "single_port",
		ram_block1a_118.port_a_address_width = 13,
		ram_block1a_118.port_a_byte_enable_mask_width = 1,
		ram_block1a_118.port_a_byte_size = 1,
		ram_block1a_118.port_a_data_out_clear = "none",
		ram_block1a_118.port_a_data_out_clock = "clock0",
		ram_block1a_118.port_a_data_width = 1,
		ram_block1a_118.port_a_first_address = 114688,
		ram_block1a_118.port_a_first_bit_number = 6,
		ram_block1a_118.port_a_last_address = 122879,
		ram_block1a_118.port_a_logical_ram_depth = 307200,
		ram_block1a_118.port_a_logical_ram_width = 8,
		ram_block1a_118.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_118.power_up_uninitialized = "false",
		ram_block1a_118.ram_block_type = "AUTO",
		ram_block1a_118.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_119
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_119portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[14]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_119.clk0_core_clock_enable = "ena0",
		ram_block1a_119.clk0_input_clock_enable = "none",
		ram_block1a_119.clk0_output_clock_enable = "none",
		ram_block1a_119.connectivity_checking = "OFF",
		ram_block1a_119.init_file = "../RAM/image.mif",
		ram_block1a_119.init_file_layout = "port_a",
		ram_block1a_119.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_119.mem_init0 = 2048'h00000007FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000010000000000000000FFFFFFFF000000000000000000000000000000080000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000001C0000000000000007FFFFFFF8000000000000000000000000000000C0000000400000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000E000000000000007FFFFFFF800000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_119.mem_init1 = 2048'h0000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000200000000000000000000000DFFFFFFFC0000000000000000000000000000000000004000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000001FFFFFFFF0000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000004000000000000000000000000001FFFFFFFF00000000000000000000000000000000000000000000000,
		ram_block1a_119.mem_init2 = 2048'h00000007FFFFFFFF80000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000001FFFFFFFF80000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000040FFFFFFFFC0000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000200000000000000000000002FFFFFFFFC000000000000000,
		ram_block1a_119.mem_init3 = 2048'h00000000000000000000000000000000000000CFFFFFFFFF000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000005FFFFFFFFF000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000001FFFFFFFFF000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000,
		ram_block1a_119.operation_mode = "single_port",
		ram_block1a_119.port_a_address_width = 13,
		ram_block1a_119.port_a_byte_enable_mask_width = 1,
		ram_block1a_119.port_a_byte_size = 1,
		ram_block1a_119.port_a_data_out_clear = "none",
		ram_block1a_119.port_a_data_out_clock = "clock0",
		ram_block1a_119.port_a_data_width = 1,
		ram_block1a_119.port_a_first_address = 114688,
		ram_block1a_119.port_a_first_bit_number = 7,
		ram_block1a_119.port_a_last_address = 122879,
		ram_block1a_119.port_a_logical_ram_depth = 307200,
		ram_block1a_119.port_a_logical_ram_width = 8,
		ram_block1a_119.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_119.power_up_uninitialized = "false",
		ram_block1a_119.ram_block_type = "AUTO",
		ram_block1a_119.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_120
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_120portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[15]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_120.clk0_core_clock_enable = "ena0",
		ram_block1a_120.clk0_input_clock_enable = "none",
		ram_block1a_120.clk0_output_clock_enable = "none",
		ram_block1a_120.connectivity_checking = "OFF",
		ram_block1a_120.init_file = "../RAM/image.mif",
		ram_block1a_120.init_file_layout = "port_a",
		ram_block1a_120.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_120.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000004FFFFFFFFFC000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000002FFFFFFFFFC000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000409FFFFFFFFC000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_120.mem_init1 = 2048'h0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000200000000000000000011FFFFFFFFF0000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000100000000000000000019FFFFFFFFF8000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000001FFFFFFFFF8000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_120.mem_init2 = 2048'h000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000007FFFFFFFFFF00000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000003FFFFFFFFFE00000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000037FFFFFFFFF0000000000000000000000000000000000000000000000000,
		ram_block1a_120.mem_init3 = 2048'h0001FFFFFFFFFFC00000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000FFFFFFFFFF800000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000FFFFFFFFFFC00000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000007FFFFFFFFFC00000000000000000,
		ram_block1a_120.operation_mode = "single_port",
		ram_block1a_120.port_a_address_width = 13,
		ram_block1a_120.port_a_byte_enable_mask_width = 1,
		ram_block1a_120.port_a_byte_size = 1,
		ram_block1a_120.port_a_data_out_clear = "none",
		ram_block1a_120.port_a_data_out_clock = "clock0",
		ram_block1a_120.port_a_data_width = 1,
		ram_block1a_120.port_a_first_address = 122880,
		ram_block1a_120.port_a_first_bit_number = 0,
		ram_block1a_120.port_a_last_address = 131071,
		ram_block1a_120.port_a_logical_ram_depth = 307200,
		ram_block1a_120.port_a_logical_ram_width = 8,
		ram_block1a_120.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_120.power_up_uninitialized = "false",
		ram_block1a_120.ram_block_type = "AUTO",
		ram_block1a_120.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_121
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_121portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[15]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_121.clk0_core_clock_enable = "ena0",
		ram_block1a_121.clk0_input_clock_enable = "none",
		ram_block1a_121.clk0_output_clock_enable = "none",
		ram_block1a_121.connectivity_checking = "OFF",
		ram_block1a_121.init_file = "../RAM/image.mif",
		ram_block1a_121.init_file_layout = "port_a",
		ram_block1a_121.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_121.mem_init0 = 2048'hF44D197A8E43679B81DD636305459BECD0774B69E6FA1942A72CD8D92B9E24B557BE237EAD61C6AA6236538581D7C079C4D83F194FF7228938E2B97317B191F70C215F43733C2B89F5F04D5D901C527C84A733993C5913112CDCBA0BFB6010E747F4F885DE746CB7D19E7E42FA05FBA82AE92594AE7DE60DDAFC59E8559CFDC9F763B4BC5E92A958B4032EE0E87212EC346650C3CD0F4CE3E31BFD946C33A0ED685967CEEB15D291F86C613D06F4DA6C59E79011C1FBCB3AA87AFF97868C479F5EFF8765EB7D8E02994C697EEF4F48B6D68E17C1D84D5D4AEB580599621383B3A54005796A096B0746ECC84EBC2990FE3AFC84CF8923E48BFDE2C5CA789010B3,
		ram_block1a_121.mem_init1 = 2048'h26A867A268178F63089FF5662B3E45FD6F95DAB257CEC8EACF3FC4EA65F24774A83090D42D792DBA5FC615FDB723671485264FA1F92EDE998FD55DD9F98A6E6D729416BCB7D15F597B6F83F3155C7C63FC4622A194E135CA62FCEF669164DA86C2DA5BFC9F66BD4BCD521AFA726964B5B2F6FAC0DFB545BCB322DBC42738A812D996148DF817211DA169EDC35EFE6A3DA009AAE672695D61A9F8947B039175E19ADBDBA96FDD7D029E71C2E4C02E7ACCC6ACB4C73FC821D7411A57E006DD13F81310CC5832E33FA09CADA8E2A9FD992355D12C47B675135FC02803ABD6BC34B223519FC39201715DFC47D1F0C038A3B49EBC78A32A151652CB13E2DEEAC466A3,
		ram_block1a_121.mem_init2 = 2048'h8ECB49DB96AA089883EF79147F9199DB5457F9956F2ECA0A439E3C618E8469EA6FBD7523456235BCA0BF03E8A93E50F62E9F69F8563B4D91509EC3D83BC762A37B85D8DC3DFE9A21570D8E3A66E526927B3837692065010849522D71ACA86844E6061D91F52A8F8871D79CAA4A6F2B61CB7DF5C817ED392E593679C8357EA384965BFE9AFCBCF205399C2DB223BFA74D24BA6BC01EB999376A056AF3C4242AF30CCD2957011ED1C3C6B93E4920F892BBDE4EC3B28A36330C66FA30F62FA5EA8E9E741D4FE7FEDAB24ABD31F79823F133EFC38B4C9A7DE11B7ED4DD581EBB5AD0EA3F484430235E81FED834E68AF7E772A4CB38708013F15D6B997CAB9C6A1ECD,
		ram_block1a_121.mem_init3 = 2048'h70D8FCFCDE7223B1A8CC51196B519AF7A64FF5D268EDF51D467A5F272EBEFE2C73FAC075E402D3F61B0675E8C9872812A7839CCCE5DE539F34F331658CA930794F10EAC91651F8989ED2DAF474A941E7D1421381F0AA225A432F9B2F33559B0BB8E9073C12914084871B45EB50CE5333C15DC54CD3CBDFA9AF4ECC02869726A6DB9F8821D17266C03228917B092348763A0C659A25A60A76C66A964ABB722CEE99DB335638A0B82FCC6DD411E51A3B9AA28F29EA4BD2540DF6EAAF7A81855BDB5E9E7C78D61D73898BA62CA23C6B68EA7FBAF01EF3E07B346A6C7AA7572AF2502E5D677D5B7976D5B703128C854E1BDCDA111D7E19D5A30E4E1E6DA22AB2AE6F,
		ram_block1a_121.operation_mode = "single_port",
		ram_block1a_121.port_a_address_width = 13,
		ram_block1a_121.port_a_byte_enable_mask_width = 1,
		ram_block1a_121.port_a_byte_size = 1,
		ram_block1a_121.port_a_data_out_clear = "none",
		ram_block1a_121.port_a_data_out_clock = "clock0",
		ram_block1a_121.port_a_data_width = 1,
		ram_block1a_121.port_a_first_address = 122880,
		ram_block1a_121.port_a_first_bit_number = 1,
		ram_block1a_121.port_a_last_address = 131071,
		ram_block1a_121.port_a_logical_ram_depth = 307200,
		ram_block1a_121.port_a_logical_ram_width = 8,
		ram_block1a_121.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_121.power_up_uninitialized = "false",
		ram_block1a_121.ram_block_type = "AUTO",
		ram_block1a_121.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_122
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_122portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[15]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_122.clk0_core_clock_enable = "ena0",
		ram_block1a_122.clk0_input_clock_enable = "none",
		ram_block1a_122.clk0_output_clock_enable = "none",
		ram_block1a_122.connectivity_checking = "OFF",
		ram_block1a_122.init_file = "../RAM/image.mif",
		ram_block1a_122.init_file_layout = "port_a",
		ram_block1a_122.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_122.mem_init0 = 2048'h89179F918F7076C7074C52A0C26DE39D1767BF6ED4C658FFAC48470D041B8FD35C1C3B117F1FFF2204C9B05A637AE2E12C46C7E44FFFE21E7A34B700037F6FE72621DF3859609B780A084FA4E41C48870321BE2F21A220F999F91BCBFE334899A6E0FB8AC786905978EF81330DEA2982DF6E95185E07FF8260C48749B59BEA6A7CEF8DC65EF7E8DF779DA126270877FA75109B2F7075BF201FE3FFA84833D10E5C4C64FED8F0765DD6FBA961F628C90CA1F2D41E1FC2350A0FB909F8CAD9CE665865157C1F024F9F7E446B1EA419F42503539DF8FA43BC4D37095B9F0D12CAEDE5A12DEFB66A9CC89F0D3EBCD8382D10235DFEDB57129511494E39D690AB4B11,
		ram_block1a_122.mem_init1 = 2048'hB04B63675D6778A13780C6FA3200316513A99D4FD03419E152C10F31D8313614F05540DDD31F1447F0C020C9D72C2FB3F5583A66781CE0DEB9578D5921456B58C32A79EE4EA03D812771F7985099D0297C05A166C6D4FC3D0603039AF05423BF1F40DC3BF07EB2AFEACC181A456902221CE178DEE99DCBE3679463CE43D41609D50D8622780F3E73A0CD23E9690BEF008111F6B5CF12F17995BB828B0591066861E9246009D4F3C861820216E28E0E7EF8DE7F1BF1F8C6EE439E7D424869B4CE7C67535F617F55FF8B0F44C1C367CC5AD3FA52287E0F3C7744D621EFBC84D65D53C1E7300BF6F05EDC7FD380892E460A82204B6FA58C8FF030E0672694C42CFB,
		ram_block1a_122.mem_init2 = 2048'h1FD7F43016CF4B0D03E6007A1D2CBAFD55D6148FC38FFFC1FF9D403988FC121211EE1A23FE83DA31A77035DAA6D9BFA350DB0DF26200F2365840E4C60E3473E316731FC7FC02E3436F0C6D897C10BB9E32A048E5B0DDF3CA897606674DAFCE8476BA438CAB21F78DFFEC60BDB49FB15F9183878EC400AC1F912D95BB2B3E8099A0B9B897CC933FE129401DC7F45E4A3C3DF10FCFFE47E1BCB3C67E54B6B270D6AC3DDEF1F82527C174EADB6E4EC263A6A9C84571361C77EB98F10FF97318B4D71F780635420AD7777B55799189934067404984419FA81ECBE684C378BA7120E25582CBCBF01F60CAE3C595665FF71D8C622FFF1FD720F5813CCF6831ED9A3CDD,
		ram_block1a_122.mem_init3 = 2048'h30E23D2FDE010514B03C7E06BCE3C27D0FF17452DD270B726E086ABBDD1030F3C01B3FFDFFB9A7FEE7FF9837FEF0372F8AEB52AB93920A7012A68DE1DB01776BF20BEF00ED86003021D5E2441DDD0038304EF47FF051C07D001C153908E3869B37F06600F54B331D6298A9691F53FC04ACB357C5B3B81BE87FFEFEFD78F0A0C51718D6592BE81F23743EC9846310C0643D8275666259F03C0076980EC6480048880F2839F873C28EA81707EBC48C0508E19184434DF9E72CFFE25E1171366BE5C9794BB14BD424427FE5E0BA0C68438E283997A96F320F33A322F4EEF6390C5550982B7C3EC0C83E3B0F1546F9BAE5E24EE92D01D823C23B2C03567F656C8365,
		ram_block1a_122.operation_mode = "single_port",
		ram_block1a_122.port_a_address_width = 13,
		ram_block1a_122.port_a_byte_enable_mask_width = 1,
		ram_block1a_122.port_a_byte_size = 1,
		ram_block1a_122.port_a_data_out_clear = "none",
		ram_block1a_122.port_a_data_out_clock = "clock0",
		ram_block1a_122.port_a_data_width = 1,
		ram_block1a_122.port_a_first_address = 122880,
		ram_block1a_122.port_a_first_bit_number = 2,
		ram_block1a_122.port_a_last_address = 131071,
		ram_block1a_122.port_a_logical_ram_depth = 307200,
		ram_block1a_122.port_a_logical_ram_width = 8,
		ram_block1a_122.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_122.power_up_uninitialized = "false",
		ram_block1a_122.ram_block_type = "AUTO",
		ram_block1a_122.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_123
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_123portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[15]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_123.clk0_core_clock_enable = "ena0",
		ram_block1a_123.clk0_input_clock_enable = "none",
		ram_block1a_123.clk0_output_clock_enable = "none",
		ram_block1a_123.connectivity_checking = "OFF",
		ram_block1a_123.init_file = "../RAM/image.mif",
		ram_block1a_123.init_file_layout = "port_a",
		ram_block1a_123.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_123.mem_init0 = 2048'hFB811E818D7A8A6CF6BB8DBFFF8EC8641787586F1AFE1FFF3333C0105028497CB3BFDB0FFF00003228F80ED8287CCEE0F3A100FFAFFC1C0005D34F064F20FA25E3D8C707DE1B8407FFFFB004F81C6707F009BDEF2AC03A63C685E43C01DA277F0700208F29F9FFE1C8D40003E19F4422F8EBF507FE0000132CFC03C8525C3839831043F9BEF016C00863DF261F116A63F4F0E81E753C801FFFFC002070338E0FA8117ABE82107181DF878EAE09BAC65601022C1FE83DFEC980380000F373043B7DC53B63FF0030134C7C675E0C1070588C3C63FFFA40035008F77F9E7E3A432075E83E1A0C28803FFFF20144E0391E1FC375F1DC00F2FCC74941FD210FB80CDD,
		ram_block1a_123.mem_init1 = 2048'h3F1F9AE13734F8E0C07F38023C0006021F21F7F7D00587EBFC00D00C3FFFDE0A0F9DC0DD7F2F3BFFF83FFF75E798DAFFA0800E1FF80300EDDCB7BCE69E286A003C1180113F7805C100E07F1F139E15187C89DCE1E54BFC00F9FFFC02FE440C401C40FFCFF07BF7ED8031E765A7F6EAA66F07F8DF779D79FFE28883CC09D46A0755E0661FF800C06523A11ED6871F96007EE0017B3FF80F6182387E0C819EFA9EE047FFE7336BF03FFFFFFD06FC8E1180FC033FFBF1A961004B5D809EFFFE29061F87105FBFFFE3FF882F03017A70B752875D8E1FFE00C065F0F19EE8147D3B70ECA000FFFBFC0E40C3982F876031F3FA61F0CFE61ABB800FFFFF9806F8C43303,
		ram_block1a_123.mem_init2 = 2048'h6E00800C692E8FCC0FE1FFF181F28620D99C1F832BA1783FFF9EFFC1F70383E181F391403F825DCF94702E370B87CB2E7FE731FDF9BFFFF05FFF3C177F88B4FC7602A03FFC01038B08F3E585FCBDFF6C0227801E4F3CF7CA0F71FFFE8CE866FA7ECC1F8399027073FFF0FF41FF00028001E0156344003FE7DE446E1C1A416022BF27809C772FFFF122FFEC84B427A58A5981803FFE0001D65C3FEAC91F3CCF289002000E07FCF7C30EE9E7F68ECC01DE307C78F34839F011FF0CF0017C0087001FB00DF4C002EFF46C44E6047CFC22997F97804CB3EFFFFBEC7B3E78AF07DCFCD282883FF00080ED5C3FBFD99F7785E01C1000802FF805C100CEF43F0F8C003C,
		ram_block1a_123.mem_init3 = 2048'h30DE03FFDE00062DBFFDABF3DBDB3AF3A001044D0618FF8FF1078643FFFFF800C7F3EFFC9717B001FFFFE003FF0FC03CE908EC91C3CE0C0FF040E47E273E878703FBEFC7F6FFFFF00EBE02AA7D135457905E0BFFF000036F87FDF9F90BF03E857000C61F083CFFFDF787C7151FBC3E05FFCBA7CC9C3F5817FFFF0101FF0FC0F81015E1261FA8181FF3C143FFBFAF700CC1FE65CDEBFFFFF0078E608DA9B46E8F480547FFF80003360FFC1BBA24D03C76C060C05C303FFBECF3E5E10E01CC3706D4DB8F833873603FFFE61F42F39783F1A033D190DFD230CFEDA0E7185BC7F8217CE41379FFFFFFF03CF1886070052126AE07C2FFD80003E18FFFD54C8C8CA39E,
		ram_block1a_123.operation_mode = "single_port",
		ram_block1a_123.port_a_address_width = 13,
		ram_block1a_123.port_a_byte_enable_mask_width = 1,
		ram_block1a_123.port_a_byte_size = 1,
		ram_block1a_123.port_a_data_out_clear = "none",
		ram_block1a_123.port_a_data_out_clock = "clock0",
		ram_block1a_123.port_a_data_width = 1,
		ram_block1a_123.port_a_first_address = 122880,
		ram_block1a_123.port_a_first_bit_number = 3,
		ram_block1a_123.port_a_last_address = 131071,
		ram_block1a_123.port_a_logical_ram_depth = 307200,
		ram_block1a_123.port_a_logical_ram_width = 8,
		ram_block1a_123.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_123.power_up_uninitialized = "false",
		ram_block1a_123.ram_block_type = "AUTO",
		ram_block1a_123.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_124
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_124portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[15]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_124.clk0_core_clock_enable = "ena0",
		ram_block1a_124.clk0_input_clock_enable = "none",
		ram_block1a_124.clk0_output_clock_enable = "none",
		ram_block1a_124.connectivity_checking = "OFF",
		ram_block1a_124.init_file = "../RAM/image.mif",
		ram_block1a_124.init_file_layout = "port_a",
		ram_block1a_124.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_124.mem_init0 = 2048'h00049F818CE701F8B9FFFFBFFFE6F3FFE807186FE101E0003F303FE0623AF6F0111BCB0000FFFFC3B0F801D8387F31FFFFFFFFFFEFFC0000001000F980C0041A1FF138FE36F87FFFFFFFFFFB001C7FF80000BF2F2707C13C9EFDFFFFFFF40FF9F800388FF0000001C71FFFFC0F9F73951871DD0001FFFFE3B0FC00C8101FC7F7FFFFFFFFFEF000C0000000D9C0E09C1C0BF8FBFEACFC7FFFFFFFFFDF8033FFF008077F3EBC0F88583CFF8FDFFFB8FFC7FE023C1FF00000087FD5FFFF039F79F1AC12B76000FFFFE3907C60DE4C1F8FFFFFFFFFFFFA40004000008060C0023C1E04F03FF8DDE87FFFFFFFFF830039FFE0034DFFDF500D163FB97FFDFFFFB87F0E,
		ram_block1a_124.mem_init1 = 2048'hC01C021F0B0C071FFFFFFFFDC00007FFE021EFF3D0040011BFFFDFFFFFFFD6BCF01DC0DD80F0C0000400007DF92BED00FDFFAE0007FFFF0EDFF783C03FE1967FFFFFFFFFFFF805C1006000E0EC6012078302001FB33803FFFFFFFFFD00440FFFE040FFEBF0798417CFFFFFFFE7FFD4D1F007F8DF806286001CC0FC33FD5DF04067FF860007FFFF8603E101C03FFF0FFFFFFFFFFFFFF80161803801F07E6001071F82001F77380FFFFFFFFFF9008E1FFF0003BFEBF199FE3B7CDFFC9E7FFFCDF2E007105FC000F20071D0FFFE079479520FEFDE0001FFFF8660F001E82CFD0CEFFFFFFFFFFBFC0040C01800781FC00C071FC1301E76787FFFFFFFFFF900C43FFC,
		ram_block1a_124.mem_init2 = 2048'hF1FFFFFFFFEE0FCC0FE0000FFE0081C021BFE07F1D9F07FFFF9FFFFE000003FFFE0014FEBF822000778FE7FF70FFF82380FF01FE07C0000FA0003C19BC7FC84089FF000003FFFC0D8FFFDD8183BE7FFFFDDFFFFFFFFC07CA0F700001F310610186CFE07F9B1E0FFFFFFFFFFE000003FFFE001CFB440040185FABFFFFFB7FE313403F809F8FC0000EDC000D8759171E136E7F400001FFFE189FFFD6C1F8BFFFFF7FFFFFFFFFFC07C306E80001F1300001C07F800F1A040FFFFFFFFFFE800087FFE03013F2C002000BAFBBFFF7FCFFE00F801F804CCC1000041E000078D88F9B024B7D08000FFFFF0E9FFF83C010F1FBFFFFFFFFFFFFF805C100CE03C0F0700003,
		ram_block1a_124.mem_init3 = 2048'hCF3C000021FFF836BFFC1B0C1C3CFB0FDFFEFBBFFFFFFFFFFF0001FC000000003803F0038A8F8FFFFFFFFFFC0000003F77F400FFDBCE00000FFEFC7FFF3F87FF03FBEFC40F00000FF0F002DD1DE0DE706FBD00000FFFFC7207FC0906EC0FFF7F4FFFF9FFFFFFFFFDFF8000FEE00000040003F8338E8727FFFFFFFFFE000000FFEFE001FFAFE800000FFFA3FFFFBFC07C01FE65C81C00000FF80E00F8CFF8192E37FE000007FFFC3B0FFC09840B33FDFEFFFFFFBFFFFFFFECFFE000FFFE000006201BF07F05CF1FFFFFE7FFFD000003FFDFC0127F9FF200001FDFAFF99FFFF87180FC037E0000000FC0018078D7FFA7B611FE800027FFFC3D0FFFCDC0F38F63FF,
		ram_block1a_124.operation_mode = "single_port",
		ram_block1a_124.port_a_address_width = 13,
		ram_block1a_124.port_a_byte_enable_mask_width = 1,
		ram_block1a_124.port_a_byte_size = 1,
		ram_block1a_124.port_a_data_out_clear = "none",
		ram_block1a_124.port_a_data_out_clock = "clock0",
		ram_block1a_124.port_a_data_width = 1,
		ram_block1a_124.port_a_first_address = 122880,
		ram_block1a_124.port_a_first_bit_number = 4,
		ram_block1a_124.port_a_last_address = 131071,
		ram_block1a_124.port_a_logical_ram_depth = 307200,
		ram_block1a_124.port_a_logical_ram_width = 8,
		ram_block1a_124.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_124.power_up_uninitialized = "false",
		ram_block1a_124.ram_block_type = "AUTO",
		ram_block1a_124.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_125
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_125portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[15]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_125.clk0_core_clock_enable = "ena0",
		ram_block1a_125.clk0_input_clock_enable = "none",
		ram_block1a_125.clk0_output_clock_enable = "none",
		ram_block1a_125.connectivity_checking = "OFF",
		ram_block1a_125.init_file = "../RAM/image.mif",
		ram_block1a_125.init_file_layout = "port_a",
		ram_block1a_125.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_125.mem_init0 = 2048'hFFF8607E73FFFFFE5FFFFFBFFFE6C3FCFFF8E790000000003F6000007E3BFFEFEF37FB0000000003C0F80027C7800000000000001003FFFFFFEFFFFFFFFFFFFFFFFE0001F1F8000000000000001C7FFFFFF040D0DFFFFF3F9EFDFFFFFFF00FFAFFFFC77000000001C03800000F9F7F9FE7FBED0000000003C0FC0037EFE0000000000000010FFF3FFFFFFFFFFFFFFFFFFFFF0401E3FC0000000000000033FFFFF7E081C17FFFFFD9F0FF8FFFFFB8FFC7FFFDC3E000000008000E0000039F7FFFF3C6AF6000000003E07C6021F3E000000000000005BFFFBFFFFFFFFFFFFDFFFFFBFFC007C3E80000000000000039FFFFFC820320DFFFF4F9F97FFDFFFFB87F6F,
		ram_block1a_125.mem_init1 = 2048'hFFE00200F8FC000000000000000007FFFFDE000C2FFBFFF9FFFFDFFFFFFFC63DFFE23F22000000000500007DFF37F3FF4FFFEE000000000F1FF7803FC01E0180000000000007FA3EFF9FFFFFFFFFEFFFFFFC000070F800000000000000440FFFFFBF001C0F8787FCCFFFFFFFE7FFC0F0FFF80720000000000280FFFFFEDBFE7FA77FE60000000007C3E1003FC0000000000000000007FE9E7FC7FFFFFFFFFFFFFFFC0000F0F8000000000000008E1FFFFFFC401C0E79FFFD4FDFFC9E7FFFE1F2FFF8EFA000000C0000DFFFFFFFF7FF6DFFDFFE000000000780F00017C3020000000000000403FFBF3FE7FFFFFFFFFFFFFFFE0001F1F800000000000000C43FFF,
		ram_block1a_125.mem_init2 = 2048'h000000000011F033F01FFFFFFFFF7FFFFE600000FC7F000000600000000003FFFFFFE801C07DFFFFF7FFE7FF00FFF823FF00FE000000000000003C1F5FFFFFCEAFFF80000000000E0FFFC27E00400000000000000003F835F08FFFFFFFFF9FFFF930000078FE000000000000000003FFFFFFE407BBFFFFFFDFEFFFFFF87FE003FFC07F600000000000000D87C1F7FFFF37FFC0000000001F1FFFC13E00400000000000000003F83CF917FFFFFFFFFFFFFF800000F9FC000000000000000087FFFFCFE00F3FFDFFFFEFFFFFF7FCFFE00FFFE07FB30000000004000078F8FFE7FEDFFFC8000000000F1FFF803FE00E0000000000000007FA3EFF31FFFFFFFFFFFF,
		ram_block1a_125.mem_init3 = 2048'hFFFE000000000038BFFC04FFE0000400000000000000000000FFFFFFFFFFFFFFFFFC00007E7F8000000000000000003FFFFFFF003C31FFFFFFFEFC7FFF3F87FFFC0410380000000000F002B71DFFDFF17FFF00000000007C07FC06FFF00000008000000000000002007FFFFFFFFFFFFBFFFC00007E7F000000000000000000FFFFFFFE007017FFFFFFFF43FFFFBFC07CFE019A3000000000000E00ED4FFFFDECBFFF00000000003C0FFC067FF00C02010000000000000013001FFFFFFFFFFFF9FFE40000FC3F000000180000000003FFFFFFEC00600DFFFFFFFF97F81FFFF871FF03FC80000000000001807B77FFDF375FFF80000000003E0FFFC23F00701C00,
		ram_block1a_125.operation_mode = "single_port",
		ram_block1a_125.port_a_address_width = 13,
		ram_block1a_125.port_a_byte_enable_mask_width = 1,
		ram_block1a_125.port_a_byte_size = 1,
		ram_block1a_125.port_a_data_out_clear = "none",
		ram_block1a_125.port_a_data_out_clock = "clock0",
		ram_block1a_125.port_a_data_width = 1,
		ram_block1a_125.port_a_first_address = 122880,
		ram_block1a_125.port_a_first_bit_number = 5,
		ram_block1a_125.port_a_last_address = 131071,
		ram_block1a_125.port_a_logical_ram_depth = 307200,
		ram_block1a_125.port_a_logical_ram_width = 8,
		ram_block1a_125.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_125.power_up_uninitialized = "false",
		ram_block1a_125.ram_block_type = "AUTO",
		ram_block1a_125.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_126
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_126portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[15]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_126.clk0_core_clock_enable = "ena0",
		ram_block1a_126.clk0_input_clock_enable = "none",
		ram_block1a_126.clk0_output_clock_enable = "none",
		ram_block1a_126.connectivity_checking = "OFF",
		ram_block1a_126.init_file = "../RAM/image.mif",
		ram_block1a_126.init_file_layout = "port_a",
		ram_block1a_126.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_126.mem_init0 = 2048'h0000000000000001E000004000193C03FFFFFFFFFFFFFFFFC0FFFFFF81C4000000CFFB0000000003FF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFE3800000000000000000C061020000000FF007FFFFFFFFFFFFFFFE3FFFFFFFF06080600007FD0000000003FF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFCC000000000000000000260F00700000470038FFFFFFFFFFFFFFF7FFFFFFFFFC6080000039BF6000000003FF839FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC017FFFFFFFFFFFFFFC600000000000020000B0606800200004780F0,
		ram_block1a_126.mem_init1 = 2048'hFFFFFDFFF803FFFFFFFFFFFFFFFFF800000000000000000600002000000039C3FFFFFFFFFFFFFFFFFDFFFF8200C0000033FFEE000000000FE0087FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFBBF00000000000000078033000000018003F0FFFFFFFFFFFFFFFFFFEFF00000020018018FFE60000000007FC1EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF71E0000000000000060003B020036180001E0DFFFFFFFFFFFFFFFFFFE0000000080080003FFE0000000007FF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF3BC000,
		ram_block1a_126.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFC00000000000000000008001800FF0007DCFFFFFFFFFFFFFFFFFFFFC3E0E0000031DFFF80000000000FF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFC0000000400000000002010000007801FFCFFFFFFFFFFFFFFFFFFFFF2783E080000CFFFC0000000001FE0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF780000000000000000001000000803001FF0FFFFFFFFFFFFFFFFFFFFFF870700000127FFC8000000000FE0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_126.mem_init3 = 2048'hFFFE00000000003F4003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFFFFFFFC000000000000000000001038000C07800FFFFFFFFFFFFFFFFFF0FFD78E200200EFFFF00000000007FF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFF0000000000000000000000FC0000403F83FFFFFFFFFFFFFFFFFFF1FF1E300006137FFF00000000003FF003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFC00000000000000000000007807E000078EFFFFFFFFFFFFFFFFFFFE7F87880000C9BFFF80000000003FF0003FFFFFFFFFFF,
		ram_block1a_126.operation_mode = "single_port",
		ram_block1a_126.port_a_address_width = 13,
		ram_block1a_126.port_a_byte_enable_mask_width = 1,
		ram_block1a_126.port_a_byte_size = 1,
		ram_block1a_126.port_a_data_out_clear = "none",
		ram_block1a_126.port_a_data_out_clock = "clock0",
		ram_block1a_126.port_a_data_width = 1,
		ram_block1a_126.port_a_first_address = 122880,
		ram_block1a_126.port_a_first_bit_number = 6,
		ram_block1a_126.port_a_last_address = 131071,
		ram_block1a_126.port_a_logical_ram_depth = 307200,
		ram_block1a_126.port_a_logical_ram_width = 8,
		ram_block1a_126.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_126.power_up_uninitialized = "false",
		ram_block1a_126.ram_block_type = "AUTO",
		ram_block1a_126.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_127
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_127portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[15]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_127.clk0_core_clock_enable = "ena0",
		ram_block1a_127.clk0_input_clock_enable = "none",
		ram_block1a_127.clk0_output_clock_enable = "none",
		ram_block1a_127.connectivity_checking = "OFF",
		ram_block1a_127.init_file = "../RAM/image.mif",
		ram_block1a_127.init_file_layout = "port_a",
		ram_block1a_127.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_127.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000004FFFFFFFFFC000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000002FFFFFFFFFC000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000409FFFFFFFFC000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_127.mem_init1 = 2048'h0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000200000000000000000011FFFFFFFFF0000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000100000000000000000019FFFFFFFFF8000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000001FFFFFFFFF8000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_127.mem_init2 = 2048'h000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000007FFFFFFFFFF00000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000003FFFFFFFFFE00000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000037FFFFFFFFF0000000000000000000000000000000000000000000000000,
		ram_block1a_127.mem_init3 = 2048'h0001FFFFFFFFFFC00000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000FFFFFFFFFF800000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000FFFFFFFFFFC00000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000007FFFFFFFFFC00000000000000000,
		ram_block1a_127.operation_mode = "single_port",
		ram_block1a_127.port_a_address_width = 13,
		ram_block1a_127.port_a_byte_enable_mask_width = 1,
		ram_block1a_127.port_a_byte_size = 1,
		ram_block1a_127.port_a_data_out_clear = "none",
		ram_block1a_127.port_a_data_out_clock = "clock0",
		ram_block1a_127.port_a_data_width = 1,
		ram_block1a_127.port_a_first_address = 122880,
		ram_block1a_127.port_a_first_bit_number = 7,
		ram_block1a_127.port_a_last_address = 131071,
		ram_block1a_127.port_a_logical_ram_depth = 307200,
		ram_block1a_127.port_a_logical_ram_width = 8,
		ram_block1a_127.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_127.power_up_uninitialized = "false",
		ram_block1a_127.ram_block_type = "AUTO",
		ram_block1a_127.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_128
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[16]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_128portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[16]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_128.clk0_core_clock_enable = "ena0",
		ram_block1a_128.clk0_input_clock_enable = "none",
		ram_block1a_128.clk0_output_clock_enable = "none",
		ram_block1a_128.connectivity_checking = "OFF",
		ram_block1a_128.init_file = "../RAM/image.mif",
		ram_block1a_128.init_file_layout = "port_a",
		ram_block1a_128.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_128.mem_init0 = 2048'h000000000000000000000000000000000003FFFFFFFFFF800000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000001FFFFFFFFFF800000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000001FFFFFFFFFFC00000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000,
		ram_block1a_128.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000002FFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000007FFFFFFFFFF000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000003FFFFFFFFFE000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_128.mem_init2 = 2048'h00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000003FFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000001FFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000FFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_128.mem_init3 = 2048'h0000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000FFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000023FFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000003FFFFFFFFFFE00000000000000000000000000000000000000000000000000,
		ram_block1a_128.operation_mode = "single_port",
		ram_block1a_128.port_a_address_width = 13,
		ram_block1a_128.port_a_byte_enable_mask_width = 1,
		ram_block1a_128.port_a_byte_size = 1,
		ram_block1a_128.port_a_data_out_clear = "none",
		ram_block1a_128.port_a_data_out_clock = "clock0",
		ram_block1a_128.port_a_data_width = 1,
		ram_block1a_128.port_a_first_address = 131072,
		ram_block1a_128.port_a_first_bit_number = 0,
		ram_block1a_128.port_a_last_address = 139263,
		ram_block1a_128.port_a_logical_ram_depth = 307200,
		ram_block1a_128.port_a_logical_ram_width = 8,
		ram_block1a_128.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_128.power_up_uninitialized = "false",
		ram_block1a_128.ram_block_type = "AUTO",
		ram_block1a_128.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_129
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[16]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_129portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[16]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_129.clk0_core_clock_enable = "ena0",
		ram_block1a_129.clk0_input_clock_enable = "none",
		ram_block1a_129.clk0_output_clock_enable = "none",
		ram_block1a_129.connectivity_checking = "OFF",
		ram_block1a_129.init_file = "../RAM/image.mif",
		ram_block1a_129.init_file_layout = "port_a",
		ram_block1a_129.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_129.mem_init0 = 2048'h033422B1D15885CF4667068870C2267FFD19BD7CCF155650CC4167CEED97FDF96D34CBF4D2B4D29AAF8702C971C2646816DB5AF52CBD10A4FE5F3EBA622A1B04426737BCC4BD69FB2086BFAF0F682ED4B9D05F77B900CCE1B299E53718D369BF544913E7572FED2C9791D08E6BAF434F9F450539F773610CA160DE6A03FA09AAB4FAE18FA573AF543E13F16187A35E0D1AE94CC5BD02264A1BE04178322EDBC5E1F6E700A4417B25474DC3300CEB737CC0B48703BCAA8BBD841059B042A0EFE7DF0F56A76627218DB5B6B2029E54812A8507CEBFB8087B95C609F52568C182B52A1D6DAC4F8704F7BE051F5655FD79DB5F320607AD19F7886286883F9904F6C0,
		ram_block1a_129.mem_init1 = 2048'hE416C8CF8475BBD198BD4FCEB8CE996AC71A26863B808ACB3FABCE701CCD8F8C70111148D7878161686D09981A3A615C3D5AA17AE75CE75DE29E852DDB05F4051F7EC3D8984BEB013FD611FEE2C6FE3E838FA9C2C07A204C1FDC483FE5FEA3A30BD54B9470510B74CEA29B7624F1A8524115F802CF30101AF104762B9A0823292EE9F28AFE2814E757ADC2C2CE8ACADE6482AB9A9C3B0668DFB40D7934467FA3F54F1074736987799D1379C5C8AF8387CEF06678E28FA6185AC7234EDD43042D09DCDC1CBFEF7FAD645343837A0D7CAFBD858B1B8BB79CD0799A4459CD70F963BA33D1138E0806778D4F4B513E278318F66A009B51A8CBA17F612F10F6552D50,
		ram_block1a_129.mem_init2 = 2048'h511FDDA3431893906A6807641DE99BF404E2D17A8FF1627725F54CD44084D8A8EF69B65D15F9A0A461981C0C8F01A0AFDD427B763F01B463AE2CF3239F41FAA906A046FEA311CF7C78EC4B728CDF5F19273A209E950E47EA0EFD4AFFE4D3B6C6F53D5D0ED5DFAAB2399911F130C7966D656FFD4062541FDC0F898DFB1958DDE117EDAD4D608389AEDCA78EB3C2348CFE1A5D219DF3100D08F883C67C773E9DF07E6A26BB43C767EF1A2CC76D4C31E3378C26FBC00D882C762C568A5BC3B69B550A38E091607CB597EEE7EFC9D869CA035DF6AEC8AC990CA31BDE249410514E7ADE891DDAF710FEBCB25A20ACF22A361277F4E88B8E4E0F7C08CA7BF5F5D47F39,
		ram_block1a_129.mem_init3 = 2048'h5933958467263EDDCF8513F0422C9699394EB696481387C5AEE1FCC96F6FDF73F1B147CC7D066C371E362D566C9E3DAC27CD8E5EF6A67CE05264A3521506173251B2FD2D106AD3769F12F3EAD3974407CD4467F9E6AF64BACB64A87A695937EE1D080DB60E4104130AE66E080D4C82CBB99FD6F7D46074475C88A5B75E293D35D817D4DF697555E6760837C1501FFEAB61725880A6B1D1F534C0FE150EB9BF3F0480F48C5AE7F0C40995D24685AC2B4E2BE1AE10E36F6218CBF25F3257C696146FD77B82911D0DFF4DF3F92A7E46E56CF8A5AE94103202A9AA20F8D7BD16600884367CE07F251996AC5E9622A00FEDCC50582E28899C5FA015BF52FF9B45F864,
		ram_block1a_129.operation_mode = "single_port",
		ram_block1a_129.port_a_address_width = 13,
		ram_block1a_129.port_a_byte_enable_mask_width = 1,
		ram_block1a_129.port_a_byte_size = 1,
		ram_block1a_129.port_a_data_out_clear = "none",
		ram_block1a_129.port_a_data_out_clock = "clock0",
		ram_block1a_129.port_a_data_width = 1,
		ram_block1a_129.port_a_first_address = 131072,
		ram_block1a_129.port_a_first_bit_number = 1,
		ram_block1a_129.port_a_last_address = 139263,
		ram_block1a_129.port_a_logical_ram_depth = 307200,
		ram_block1a_129.port_a_logical_ram_width = 8,
		ram_block1a_129.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_129.power_up_uninitialized = "false",
		ram_block1a_129.ram_block_type = "AUTO",
		ram_block1a_129.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_130
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[16]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_130portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[16]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_130.clk0_core_clock_enable = "ena0",
		ram_block1a_130.clk0_input_clock_enable = "none",
		ram_block1a_130.clk0_output_clock_enable = "none",
		ram_block1a_130.connectivity_checking = "OFF",
		ram_block1a_130.init_file = "../RAM/image.mif",
		ram_block1a_130.init_file_layout = "port_a",
		ram_block1a_130.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_130.mem_init0 = 2048'hDFA3CF4D737169B93414B75F817D03ACF1754160BF04620418F60FC106DC2D9C26D7F7F1F844D5BF8F8101F44ABAB033A71252334CDAA37CE1EFFF2E03D2E0DC5909F9C59B55D2C810E847E350EE670CDE49EE4DDEB543A265F1D258D4E97350D9A7C3182F2C70669D88F17C10272B0331DDFF64FF005E2D84DE43904206044D5C0CED39E4EFC3AC01EFFE1D87CCE793DD8161332F8335B997907D0461B7DA4DF417860088C88E232D740869BF0AD655C3A846FFBC191F268605519D9C8024F0A9F669D787608E21C5060E6C7BB1E7AC7EE41A7F2DB3EFEC39F5E4197F79B12FD60CB298553115101F24E08C1436B7FA640A0715B12E07D980F5F1938CE3AB55,
		ram_block1a_130.mem_init1 = 2048'h8490FB58CFE2E7F18952CFC66694645A6EE2231F87E07662DC5EFBA4F67A29628D580EBFAF86C499B47544B4F4012493FC9213FEE0433A5F5FFAB80AE413D32FE30A1947A92F357F001E11FAFD197FC60CC1F4448EC53EA61AC8AF0416663C803B0833ADB060F693E82DD61882507DCEBBB007FD3F0024F9C924AF1F7AF3F7FAF1BE616BF9F75340E9E13E19A83BC99A48E02844A0C392FFC0F842203BF8001A722619DE3D6F67C8F065A33CCF903E39179F87DD7A0876077C04A7114E032B7BF35EC3007F1075BF1028BF9A111B1E2C6EC7A1DCF3CF577FD3B4BD97BF365FE5121A64F0A71BF4F782FFBF8C3FF8C001531225C646AD47E02DFE97FF59CFD64F,
		ram_block1a_130.mem_init2 = 2048'h2B801A1E46F05774D7EF87F6D803108819F779423531614FEBF0333A39ADBBEC48F05DE54D81BC002532A5A1C3096898BBD2048FFF0338A8DFEB1F267470A6491216619029DB54B6081BB66175D418C7B2405581552EFF63D9FFA2C88B03B1073C467E374A185D4F39DD71853FDBA3C811F01BE1F0440F0328F622B2758574F78C44223FF9820CDCF3566155F2B5E807723FA64AC6DA20E3EA783168FD6B491CF8705A7454694A680F5CB7A8AFC1F63AF2287C52AA8FB3AD3CA20E540506CFDB97C006D33F8455E1F6D48D8E989138A79575203FF382095E3C0A4062756D24023E6D1D99D893199F9B3FFC72F9CF5ADAF066FE4088F9947C6F169FF5FE0079BC,
		ram_block1a_130.mem_init3 = 2048'h8001F5FA636E3C19876333B81BDE38617EBEA6C28FF603BCFFFFFFF25E4834F37E6375CF9555641F09E73530E52EE413AEFF1FF80D07D34F7E42D92EFA7709DEDF1602D0EFBD10811CCEB00C75E978B31823E03FEBCF936E4FCC697DE985C7BE87B4113EF2444CF8FFE76FF23EAD744C7C6BE5FC25D9B6DF622E2B7EC15E1F8C77E0149E064943D62FE94BCF00C0039CB1D6007F7FB612C7972C74EEB1C691430F8F6CAFDF1A9F850C4A25692DFCD629939A9343D72A361A3FFFDFE2882606B8171B9AF1744D6D875A2807F884B76BE31B7A50B96A8C19FFACA878EA2ABA185E6BE4001FFF261168C3AFFF7930F1D570484FF8311D1BBCCF844B8929BCBFE95E,
		ram_block1a_130.operation_mode = "single_port",
		ram_block1a_130.port_a_address_width = 13,
		ram_block1a_130.port_a_byte_enable_mask_width = 1,
		ram_block1a_130.port_a_byte_size = 1,
		ram_block1a_130.port_a_data_out_clear = "none",
		ram_block1a_130.port_a_data_out_clock = "clock0",
		ram_block1a_130.port_a_data_width = 1,
		ram_block1a_130.port_a_first_address = 131072,
		ram_block1a_130.port_a_first_bit_number = 2,
		ram_block1a_130.port_a_last_address = 139263,
		ram_block1a_130.port_a_logical_ram_depth = 307200,
		ram_block1a_130.port_a_logical_ram_width = 8,
		ram_block1a_130.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_130.power_up_uninitialized = "false",
		ram_block1a_130.ram_block_type = "AUTO",
		ram_block1a_130.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_131
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[16]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_131portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[16]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_131.clk0_core_clock_enable = "ena0",
		ram_block1a_131.clk0_input_clock_enable = "none",
		ram_block1a_131.clk0_output_clock_enable = "none",
		ram_block1a_131.connectivity_checking = "OFF",
		ram_block1a_131.init_file = "../RAM/image.mif",
		ram_block1a_131.init_file_layout = "port_a",
		ram_block1a_131.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_131.mem_init0 = 2048'h1F980FD33B7FEE077807B5FE5E098BAFFF0A3E9F7F047C52E008204280C83C8207E80031FD5B2F807040FFE3434380A3D9E3A5F0DE09D8031FFFFFCE03FD001BFCF03E00A11B0147F0389864BFF856271FC00F93AFE5C04C1801FC2A8B0942B9DF9E3CFFFF2C7E4AE478BFC0F03F5B000E2200A1FC5FAF127BC1BF9FF3F8DC097BF716F854D9D803FFFFFF8787F0061E38707A13F8092707EF8496E7FFB95E7E07F607EA8F85F113BC8401E3BD126A4AC39939FFBC081C0AF9F4398D101DECF2A6000068005FFF1E7B09FE0FFFE4FF4907EFEDFE9FD7D803FFFDFA037F86403E31EFCC275127120FFF480F9FEB383BE787FA07EFBCF3F838138807EBDBE0FD3C,
		ram_block1a_131.mem_init1 = 2048'h07F0FC37C08C3FCE79A2303DA67D7C7F66021BA3FFFFF9FDE07AD3C076790F3EFCD7FFFFFF86F8A5B06D2040F0381BE8039DE00EE74005DC007E40F1806970F71C83E2C016868300FFE1EE02FFFF80060F21F860CE9D3E19F82930FC36613C523B3003E3C07FF9EFF029CD203211FCBEFF7BFFFFFF003885191C60C3FA3402040FB18008FE602EC0006101E4C829F4615F03D3C3118A8E003FFFFFC03FFF80026FE7E190FEB9E637F261BCFCCF803ED31FB807C3160FF9FF6004BC04FF024AFFFF373FFFFF0079EDE018607FB8189D701FF84018FC502EC0247003E30F09ABC70DE387F01528EC087FFFFFEC3FFF00086CFDC183F8CDC01FE051B8FFBFC1FC98,
		ram_block1a_131.mem_init2 = 2048'hA3FE1C4131FE4F083FEF87F8E7FCEF0001F07982DC0D5E7F6DF00BF3F9F5BEE5900019FC51FE43FE237CAC389B33831F78CDFFFFFF03C11B001F70DE0B0FB9C90DF79F01B93AA27207F801600ADC10502C7F8640A2825F1C07FFE2F00FFC4F8601F07FC7B8FFF1FD39F10E723FC39BDE9D001C7DFFBBE0F83156313E51B96F7FFDEBDFFFFF83F13F0809600C09CB97FF0DFE5F33F35D879807F803EB0391112067BF83F0C3C7DE17EEFCF7D00FFE0FBE03C07F2664308FE3DCEA71AE87B8CFC2C20007EFFFFBEA7FFC61410EC8EAB5BFECFBDFFFFF83F1A38006201F727B1BFE01EEE263F393D8FC41FE03F90034E2226F8703C017468003F00EE009FFFF863C,
		ram_block1a_131.mem_init3 = 2048'h00FFFC7E66763C0B2FFF0DF8FC002208FFF0B91E25E69883FFFFFFFC7FB7F80C00008630E281C45700097CB04DB9CB014000123FF8785D3DB18500CEF79AFFFDC309FFFFFFBFE2CE1C3FB7F037E0937300FFF03FEAC0001947FC177F1601FB8987F81E6E29A4C3F7FFE76FFC3FF3F83000080600C3C1CB1F7EFF273F987F4E017000193FFC7EA72AAA0AC37BD7363FFFEDC9FFFFFFB7E28E141CF3FA4FE0FEC3007FC34FD5AB0050D3F80F6F1201E00FF3FC9C90490AEE19FFFFDFFCFFF9F88007181B01D201173F4EF80FFBF0A7C864F8001D79E83FE00FF5D7E0F678057FBFE7DBFFFFFF27E09B001F70FC407E3AC047BFA7C1918D5C5DDBF8072F8001F0E1,
		ram_block1a_131.operation_mode = "single_port",
		ram_block1a_131.port_a_address_width = 13,
		ram_block1a_131.port_a_byte_enable_mask_width = 1,
		ram_block1a_131.port_a_byte_size = 1,
		ram_block1a_131.port_a_data_out_clear = "none",
		ram_block1a_131.port_a_data_out_clock = "clock0",
		ram_block1a_131.port_a_data_width = 1,
		ram_block1a_131.port_a_first_address = 131072,
		ram_block1a_131.port_a_first_bit_number = 3,
		ram_block1a_131.port_a_last_address = 139263,
		ram_block1a_131.port_a_logical_ram_depth = 307200,
		ram_block1a_131.port_a_logical_ram_width = 8,
		ram_block1a_131.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_131.power_up_uninitialized = "false",
		ram_block1a_131.ram_block_type = "AUTO",
		ram_block1a_131.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_132
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[16]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_132portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[16]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_132.clk0_core_clock_enable = "ena0",
		ram_block1a_132.clk0_input_clock_enable = "none",
		ram_block1a_132.clk0_output_clock_enable = "none",
		ram_block1a_132.connectivity_checking = "OFF",
		ram_block1a_132.init_file = "../RAM/image.mif",
		ram_block1a_132.init_file_layout = "port_a",
		ram_block1a_132.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_132.mem_init0 = 2048'h1F800FE0FC801000800723C3DF894AE800FC000000FB8064FFF81FC33F3FCC7FE7FFFFCE03BFFF7FFFC00000BC3C30800003F80FC247C7FFFFFFFFF1FC00001FFFFFC007BF1300400FA8FFE7FFF873071FC00FE070163FF00001D5F8FFF040FA207A000000D38074FBF88FC04FE884FFFFFFFFDE03BFFFFFFFC000600C071C088007F807C847C7FFFFFFFFF87800061FFFFF801FC40324000060F7E7FFBFA27F07F607F77046009C3C040F5AB8FDE27F3C7E000043F7E034FFF409812F9E1F0EDFFFFF9FFFBFFFFFFF0001F000030708F817F001804FC7FFFFFDFFFC8000003FFFF0003FB127100000FFF99FFF3F83FF07FA07FE43C00007E38000E8191FC1A7,
		ram_block1a_132.mem_init1 = 2048'h07F0FFE7C0FB3FC0067DFFFC26027C79660203C000000000005A23FF867E0AA103D00000007900C9FF9D1FFF0FC7FC07FF9FFFF118BFFE23FFFE0007FF8670070003FC3F8F6180FFFFFFFFFD000000060FE1FF80CEFF3E0007373FFC36603C153B0003C00F8000000026C0BFCA13622100F8000000FFC0E9D6FC1FFC05CFFC1FFFBFFFF7019FFF3FFFE10003F7C81C004003FC3F8F6581FFFFFFFFFFC00000027FE7FE10FFE9E6000E7F7FFCCF803E001F8007E0F5F000008004FCE7E0029B3000FC000000FF81C9FFF81FFCC7E7E11FFFFFFFE701BFFF3FFFF00000F0F00FC40003F80F8B67E3FFFFFFFFF3C00000007FFFFE03FF89C0001F1BBFFFFFC1FF30,
		ram_block1a_132.mem_init2 = 2048'h23FFE03F0FDDC0FFFFEF87FF0000000001F079FD1C00017F1E0FFBF3F98580E2C0001E037E00000021807BC70302840007C0000000FC01D3FFFF0FFFFF804036FFF7FFFE4603FFF1FFF8009FFF23E020207FF83F8FE1C0FFFFFFE2FFF000000601F07FF8F81F01FCC60EFFF03FC383C0B9001F8380000007C0881BC19180406003E00000007C01D7FFFF1FFDFF007800FFFFFFFC0C200187FFF80017FFE0E100603FFC0FCFA0C1FFF1FCF7FFF000003E03E07FF8E03D4FE0031DFFFD0740CFC1BA00070000000000003B81F128E47D2003F00000007C01CBFFFE1FFF8F80FC01FFEFFFFC0C6C2683FFFE0007FFF802026007FC3F8F2183FFFFFEFFFE0000003C,
		ram_block1a_132.mem_init3 = 2048'hFFFFFA019BB9C3F89FFF0007FFFFC20FFFFF40E1E3D1987FFFFFFFFF80000000000007FF0001CC27001A7C302C38C00000001C000000548E3013FFB2F04100003F00000000400317E3FE4FFFF81FE00CFFFFFFC012EFFFFB3FFC0080FFFE038F87FFE0C1E793C00FFFE76FFFC0000000000807FF01C06EDF7C6FDF3FC87F030370001E000380071E120DFC9F100600001DC0000000480317EBFC0FFBF01F003CFFFFFFF02433FFCC3FF80090FFFE000FF3FF606FC701E1E7FFFFDFFF0000008007181BFE1002513F4547FFFBF087D562F8001E061F80000F5D013F0C080500001FC0000000D80113FFFF0FF9FF80003FBFFFDFFE620E7C3C3FF800D07FFE0000,
		ram_block1a_132.operation_mode = "single_port",
		ram_block1a_132.port_a_address_width = 13,
		ram_block1a_132.port_a_byte_enable_mask_width = 1,
		ram_block1a_132.port_a_byte_size = 1,
		ram_block1a_132.port_a_data_out_clear = "none",
		ram_block1a_132.port_a_data_out_clock = "clock0",
		ram_block1a_132.port_a_data_width = 1,
		ram_block1a_132.port_a_first_address = 131072,
		ram_block1a_132.port_a_first_bit_number = 4,
		ram_block1a_132.port_a_last_address = 139263,
		ram_block1a_132.port_a_logical_ram_depth = 307200,
		ram_block1a_132.port_a_logical_ram_width = 8,
		ram_block1a_132.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_132.power_up_uninitialized = "false",
		ram_block1a_132.ram_block_type = "AUTO",
		ram_block1a_132.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_133
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[16]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_133portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[16]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_133.clk0_core_clock_enable = "ena0",
		ram_block1a_133.clk0_input_clock_enable = "none",
		ram_block1a_133.clk0_output_clock_enable = "none",
		ram_block1a_133.connectivity_checking = "OFF",
		ram_block1a_133.init_file = "../RAM/image.mif",
		ram_block1a_133.init_file_layout = "port_a",
		ram_block1a_133.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_133.mem_init0 = 2048'hE07FF00000000000000747C3DFF6F627FFFC000000000078FFF8003CC0000C001800000000000000003FFFFFFFFFCF7FFFFC00003E3FC000000000000000001FFFFFFFF840ECFFBFFFA4FFE7FFF87007E03FF000000800000001C9F8FFFFBE1FFFFE000000000078FFF8803F801000000000000000000000003FFFFFFFFFE3F7FFF800003C3FC000000000000000061FFFFFFFE003FCDBFFFFE8F7E7FFBF027FF809F800003800603C040678BFFF9D4DFFFE000000000038FFF4067EC0600001000000000000000000FFFFFFFFFFF8F7FFF800007C3FC000000200000000003FFFFFFFC00ED8EFFFFFFFF99FFF3F83FFF805F800000000000380004819FFFEA6,
		ram_block1a_133.mem_init1 = 2048'h07F0FFF83F07C03FFFFFFFFC26007C7899FDFC0000000000004203FFF987CB5FFFD00000000000F1FFFD00000000000000600000000000000001FFFFFFFF8FF8FFFC00007F1F800000000000000000060FE1FFFF3106C1FFFF3F3FFC36603C10C4FFFC00000000000020C03FFDEFA09FFFF80000000000F1DFFC0000000000000040000000000000001EFFFFFFF7E3FFBFFC00007F1F800000000000000000027FE7FFEF001019FFFE7F3FFCCF803E00E07FF8000800000000053C07FFFDFA6FFFFC0000000001F1FFF80000000001000000000000000000000FFFFFFFFFF03BFFFC00007F1FE00000000000000000007FFFFFFC00763FFFFF13BFFFFFC1FC00,
		ram_block1a_133.mem_init2 = 2048'hDC000000FFC3C000001078000000000001F079FFE3FEFF80FFFFFBF3F98580E03FFFE0008000000022000FFFFCFEEFFFFFC00000000001E3FFFF000000000000000800000003FFF00007FFFFFFFFFFFFDF8000007F9FC00000001D000000000601F07FFF07E0FE03FFFFFFF03FC383C07EFFE00000000000000003FFEE7F7B9FFFE00000000001E7FFFF00020000000000000000000001800007FFFFFFFFFEFF9FC000003F9FC000000308000000003E03E07FFF1FC3F01FFFFFFFFC0700CFC07DFFF80000000000000001FFF71FFCDFFFF00000000001F3FFFE00000000000000100000000000800001FFFFFFFFFDFD9FF800007F1F8000000100000000003C,
		ram_block1a_133.mem_init3 = 2048'h0000000003C000078000FFFFFFFFFDF0000000001FCF98000000000000000000000007FFFFFE2BF8FFF87C3014380000FFFFE000000053F0300DFFFD0FC6FFFFFF000000000003E7FFFE0000000000000000000002F000070003FFFFFFFFFC70780000001F8FC0000018900000000000000807FFFE3FF1E0826FFF3FD07F00008FFFE00000000701C20B7FFCEFF37FFFFDC00000000003E7FFFC00040000000000000000043C003C0007FFFFFFFFFFF00C0000003F07E000000020000000008007181BFFEFFFEF40BC7FFFFBF087C26107FFE00007C0000F0200BFFFF7FFDFFFFFC00000000001E3FFFF00060000000000000000000F83FC0007FFFFFFFFFFFF,
		ram_block1a_133.operation_mode = "single_port",
		ram_block1a_133.port_a_address_width = 13,
		ram_block1a_133.port_a_byte_enable_mask_width = 1,
		ram_block1a_133.port_a_byte_size = 1,
		ram_block1a_133.port_a_data_out_clear = "none",
		ram_block1a_133.port_a_data_out_clock = "clock0",
		ram_block1a_133.port_a_data_width = 1,
		ram_block1a_133.port_a_first_address = 131072,
		ram_block1a_133.port_a_first_bit_number = 5,
		ram_block1a_133.port_a_last_address = 139263,
		ram_block1a_133.port_a_logical_ram_depth = 307200,
		ram_block1a_133.port_a_logical_ram_width = 8,
		ram_block1a_133.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_133.power_up_uninitialized = "false",
		ram_block1a_133.ram_block_type = "AUTO",
		ram_block1a_133.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_134
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[16]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_134portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[16]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_134.clk0_core_clock_enable = "ena0",
		ram_block1a_134.clk0_input_clock_enable = "none",
		ram_block1a_134.clk0_output_clock_enable = "none",
		ram_block1a_134.connectivity_checking = "OFF",
		ram_block1a_134.init_file = "../RAM/image.mif",
		ram_block1a_134.init_file_layout = "port_a",
		ram_block1a_134.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_134.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFF8F83C200001DFFFFC00000000007F0007FFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFE00000000000000000005F001800078FF8FFFFFFFFFFFFFFFFFFFE3E07000001E7FFFE00000000007F00077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFF9E00000000000000000001F08180040FD80FFFFFFFFFFFFFFFFC3FBFF87400000B3FFFE00000000003F000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFC000000000000000000000066000C07C00FFFFFFFFFFFFFFFFFC7FFFF7E6000059,
		ram_block1a_134.mem_init1 = 2048'hF80F00000000000000000003D9FF8387FFFFFFFFFFFFFFFFFFBDFC00000034FFFFD00000000000FE0002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFF9F01E00000000000000C0C003C99FC3EFFFFFFFFFFFFFFFFFFFDF3FC000001F7FFFF80000000000FE2003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFD80180000000600000180C003307FC1FFFFFFFFFFFFFFFFFFFFFBC3F80000059FFFFC0000000001FE0007FFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFF800000000000000000EC4000003E03FF,
		ram_block1a_134.mem_init2 = 2048'hFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFE0F8600000000000000040C067A7F1FFFFFFFFFFFFFFFFFDFFFF00000011FFFFFC00000000001FC0000FFFFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFF9FE0F8000000000000000000FC03C7C3FFFFFFFFFFFFFFFFFFFFFFC00000087FFFFE00000000001F80000FFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFC1FC1F80000000000000000003F8FF303FFFFFFFFFFFFFFFFFFFFFFE00000003FFFFF00000000001FC0001FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFC3,
		ram_block1a_134.mem_init3 = 2048'hFFFFFFFFFC0000007FFFFFFFFFFFFFFFFFFFFFFFFFC067FFFFFFFFFFFFFFFFFFFFFFF80000001000000783CFFBC7FFFFFFFFFFFFFFFFAFFFCFFE00000039FFFFFF000000000003F80001FFFFFFFFFFFFFFFFFFFFFD000000FFFFFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFF7F80000000000019000C03F80FFFFFFFFFFFFFFFFF8FFFDF78000000CFFFFFDC00000000003F80003FFFFFFFFFFFFFFFFFFFFFBC00003FFFFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFF7FF8E7E40000000080038000040F783F9FFFFFFFFFFFFFFFF0FFFFC00000023FFFFFC00000000001FC0000FFFFFFFFFFFFFFFFFFFFFFF00003FFFFFFFFFFFFFFFF,
		ram_block1a_134.operation_mode = "single_port",
		ram_block1a_134.port_a_address_width = 13,
		ram_block1a_134.port_a_byte_enable_mask_width = 1,
		ram_block1a_134.port_a_byte_size = 1,
		ram_block1a_134.port_a_data_out_clear = "none",
		ram_block1a_134.port_a_data_out_clock = "clock0",
		ram_block1a_134.port_a_data_width = 1,
		ram_block1a_134.port_a_first_address = 131072,
		ram_block1a_134.port_a_first_bit_number = 6,
		ram_block1a_134.port_a_last_address = 139263,
		ram_block1a_134.port_a_logical_ram_depth = 307200,
		ram_block1a_134.port_a_logical_ram_width = 8,
		ram_block1a_134.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_134.power_up_uninitialized = "false",
		ram_block1a_134.ram_block_type = "AUTO",
		ram_block1a_134.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_135
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[16]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_135portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[16]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_135.clk0_core_clock_enable = "ena0",
		ram_block1a_135.clk0_input_clock_enable = "none",
		ram_block1a_135.clk0_output_clock_enable = "none",
		ram_block1a_135.connectivity_checking = "OFF",
		ram_block1a_135.init_file = "../RAM/image.mif",
		ram_block1a_135.init_file_layout = "port_a",
		ram_block1a_135.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_135.mem_init0 = 2048'h000000000000000000000000000000000003FFFFFFFFFF800000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000001FFFFFFFFFF800000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000001FFFFFFFFFFC00000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000,
		ram_block1a_135.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000002FFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000007FFFFFFFFFF000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000003FFFFFFFFFE000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_135.mem_init2 = 2048'h00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000003FFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000001FFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000FFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_135.mem_init3 = 2048'h0000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000FFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000023FFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000003FFFFFFFFFFE00000000000000000000000000000000000000000000000000,
		ram_block1a_135.operation_mode = "single_port",
		ram_block1a_135.port_a_address_width = 13,
		ram_block1a_135.port_a_byte_enable_mask_width = 1,
		ram_block1a_135.port_a_byte_size = 1,
		ram_block1a_135.port_a_data_out_clear = "none",
		ram_block1a_135.port_a_data_out_clock = "clock0",
		ram_block1a_135.port_a_data_width = 1,
		ram_block1a_135.port_a_first_address = 131072,
		ram_block1a_135.port_a_first_bit_number = 7,
		ram_block1a_135.port_a_last_address = 139263,
		ram_block1a_135.port_a_logical_ram_depth = 307200,
		ram_block1a_135.port_a_logical_ram_width = 8,
		ram_block1a_135.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_135.power_up_uninitialized = "false",
		ram_block1a_135.ram_block_type = "AUTO",
		ram_block1a_135.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_136
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[17]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_136portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[17]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_136.clk0_core_clock_enable = "ena0",
		ram_block1a_136.clk0_input_clock_enable = "none",
		ram_block1a_136.clk0_output_clock_enable = "none",
		ram_block1a_136.connectivity_checking = "OFF",
		ram_block1a_136.init_file = "../RAM/image.mif",
		ram_block1a_136.init_file_layout = "port_a",
		ram_block1a_136.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_136.mem_init0 = 2048'h01FFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000FFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000FFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000FFFFFFFFFFFC000000000000000000,
		ram_block1a_136.mem_init1 = 2048'h0000010000000001000000000000000001FFFFFFFFFFE000000000000000000000000000000000001F0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000001FFFFFFFFFFF000000000000000000000000000000000000E0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000180000000000000001FFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000C00000000000000,
		ram_block1a_136.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000E00000000000000000007FFFFFFFFFF000000000000000000000000000000000007FC00000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000018000000000000000000FFFFFFFFFFF000000000000000000000000000000000007FC000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000006000000000000000001FFFFFFFFFFF000000000000000000000000000000000003FC000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_136.mem_init3 = 2048'h00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000003FFFFFFFFFFF00000000000000000000000000000000000FFC000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000600000000000000000001FFFFFFFFFFE00000000000000000000000000000000000FFE000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000003800000000000000000007FFFFFFFFFF000000000000000000000000000000000007FC000000000000000000000007FFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_136.operation_mode = "single_port",
		ram_block1a_136.port_a_address_width = 13,
		ram_block1a_136.port_a_byte_enable_mask_width = 1,
		ram_block1a_136.port_a_byte_size = 1,
		ram_block1a_136.port_a_data_out_clear = "none",
		ram_block1a_136.port_a_data_out_clock = "clock0",
		ram_block1a_136.port_a_data_width = 1,
		ram_block1a_136.port_a_first_address = 139264,
		ram_block1a_136.port_a_first_bit_number = 0,
		ram_block1a_136.port_a_last_address = 147455,
		ram_block1a_136.port_a_logical_ram_depth = 307200,
		ram_block1a_136.port_a_logical_ram_width = 8,
		ram_block1a_136.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_136.power_up_uninitialized = "false",
		ram_block1a_136.ram_block_type = "AUTO",
		ram_block1a_136.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_137
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[17]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_137portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[17]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_137.clk0_core_clock_enable = "ena0",
		ram_block1a_137.clk0_input_clock_enable = "none",
		ram_block1a_137.clk0_output_clock_enable = "none",
		ram_block1a_137.connectivity_checking = "OFF",
		ram_block1a_137.init_file = "../RAM/image.mif",
		ram_block1a_137.init_file_layout = "port_a",
		ram_block1a_137.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_137.mem_init0 = 2048'h5C95FDC4044D930BF401C3CA48347A89B1406651EDD59F5084DAA28EEB870B61F2FD9BAA806D16DF9F80689DA204DF1EE5948E00E2496E2F43DC866AF78727386A87E7532501001D7387BE039ADC8A9E4F3009844A0F42793F8359FD577DE8E907762917CE6B773FD8CB02D343F8665DD10F70FE6EF82E0F0F00D25306874F2938D05DF6B692B8307D465A63B15AFC826DA32A608B6B442167E7436CDEB2C77DD44D45D0FFC357E023406BFC0ADA2E5F7C3B9C74F1E20F0C4FA71C1EAA5ACD1A146872A45A22624A5A55C49B6FDEA417B48AEF0CD4688FFAF098241A7A41A70E9ABC6E8E070E9080A6FE885989661C1D55D17958000B13BAA836C2848C9E70C8,
		ram_block1a_137.mem_init1 = 2048'hD853428B412187C80F8EBA4EBB803BDCA7DB2C987F369A8FE3889956103D19612C6B40EB7F8064FCBAB4A8255E7FA586A760AAAFDE9A182D106D95914DF3BB8BE21D1C2C0B7ED45892ADA3DF29496A1774FD32709D1948231D806E15C9980571F2359897A0BF2AE00EFB1A1D94F327436BDCD4A8BB41E771D28517840F773C6E2B59FA804186E877277ACCF7624BE5DB00FDE48C09E2371061588B055B8D458D670DE42D2E6DBE03D0C7B061AD6E1797ECFEA989740956C5A60F6FF2AAEC44F00F51D1E85124D733C1FECD75F5D69E74D2F760CFFCF311D985A209A67675130E1325E2CB1043EAA254F3A3CA87D2B2BAC12787610FF06B685364ED465A69685D,
		ram_block1a_137.mem_init2 = 2048'h73017BD2167F1DC4DCA155D4C0D517AEA5DEFF713D712970D4669FE0D40D3EEF1D3268DCC8EE8EDC315D49289B1B058584C081D1FC12D933680FA905452D901C85E96EAF870778F224E7601FF1A8DA6CC71D1F6E1BE6558C1A3D9EA9AF346396DA3C0EEBA1661BFCDFD164A139A72E213F12E2EEC3D8AC155FF9D60B3D6E8B21FD1EB96146D0F8EB3E68C8FD45EA59F51F31CBF5BE6FAB6198924A82C8B8F8128BD8BD859DE3AB30480D4EDFE7167BE0092DC7F4439A6B5E2FEE71A52FAA1007BE9522A2BEB5ECA680C239DEF504C2D3D6F3FC8781580000E6012FC091F018E1CBD55418543FF215D8988C15C470F50807CB7E699AD155CF9295DC969ADE4435,
		ram_block1a_137.mem_init3 = 2048'hC591B85A2F95775257A5B94B815735DBDF73AC73999D615A3E8C2F3B246FDD1FD022D256BD787AC0D5C61037E9BE5E27D50CBFB8E65BCE2ED051DFF1FBC34E36A44304427EECEE665F69C211E26325F68F75368D2BF53CDF6A28D5F40497898AD399390FEFA56BF4304F8E33ACCFC5B508321D9FEE2555E8E36ED753F1BEB4A0B829F3C9CB2E8326F9F51F1DF4CA105735F8D795CED7ED6A018F520CA39DF3AFF614CADBD82E34AF34890F4F9AAB8CC961781DB0E5415F5945711EA45DDA554EC52DB03D3A664282239F26D9B4C5D58D6DF7929ADC2B82E35F86595BB6758AFDD80C5866B633CD80F7BE87FB96CA2054EB9933D6A98C5D415FC5F3705F7772F9,
		ram_block1a_137.operation_mode = "single_port",
		ram_block1a_137.port_a_address_width = 13,
		ram_block1a_137.port_a_byte_enable_mask_width = 1,
		ram_block1a_137.port_a_byte_size = 1,
		ram_block1a_137.port_a_data_out_clear = "none",
		ram_block1a_137.port_a_data_out_clock = "clock0",
		ram_block1a_137.port_a_data_width = 1,
		ram_block1a_137.port_a_first_address = 139264,
		ram_block1a_137.port_a_first_bit_number = 1,
		ram_block1a_137.port_a_last_address = 147455,
		ram_block1a_137.port_a_logical_ram_depth = 307200,
		ram_block1a_137.port_a_logical_ram_width = 8,
		ram_block1a_137.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_137.power_up_uninitialized = "false",
		ram_block1a_137.ram_block_type = "AUTO",
		ram_block1a_137.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_138
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[17]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_138portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[17]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_138.clk0_core_clock_enable = "ena0",
		ram_block1a_138.clk0_input_clock_enable = "none",
		ram_block1a_138.clk0_output_clock_enable = "none",
		ram_block1a_138.connectivity_checking = "OFF",
		ram_block1a_138.init_file = "../RAM/image.mif",
		ram_block1a_138.init_file_layout = "port_a",
		ram_block1a_138.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_138.mem_init0 = 2048'h3234023B31B6ECAA2121F81802DE0FC02D3A792145700032CC652C79046BD36B54856DF93F751C3E3F8076E1C2F9F71FE19C5F7E51FEF15CEE38DBDEA537045B831C033B700357C2806E464CD46BF46FB910707BB57479EDAE53DD9915F98F8867318D56DB8040043902713C37F67BDBC8860689CD21306A3F80EE63EEF97539FBDC9800D7FBDAE1151B88858132DE9D463A7E3C3DD2C0B631C1B403BB7FB3C603393823307C65FDB2E8C9846FA2055F7CE49F1BE29A0007DB7DA5A557CB341FBF90CC7DEA323EF6BFF5FFE08F01FD977F89D40DC2AB233D144B2D72BDEF3F0B67BDA7B03B8EA9B2D7AE75DBB5C5A3F0A73300A1FFBC217B70DC71126EE1C9F6,
		ram_block1a_138.mem_init1 = 2048'hDFA393890A661EFE0E18CFAE8E7031F1E238036101C4C6DFFE1A1AC86B571B104CE8C4C320031BF5E769A46AFB77D7A72440AFBA729C121CFC7DF571B1FF484D8001A00898B5ED377106C4D92E865EDE1C40D4BDC3CE16817B2D697249381A712674076419600C29BE87F85AF7F064F3A9FBC4D0888010E73C0EB3A88803F97B283E80842485763EDF78FD3F8254340D00E1048B9B2E100F18E64595EB21AF2DCBB3CA8DF06E818B87DC1E700BD608132A3E167395F6602E7CAEBB6F157199721DBBEFE4564000F41CCB3FDDC21F57852FAB32634352D63F7DA076478678E60F03E2034E8D7C523CD8CFF7431D07C5B8BDB165031072EAF73EDE993E06C3119D,
		ram_block1a_138.mem_init2 = 2048'h1D808BCDCDCBAF3CE73A0E1847F2DA62DBFEB7A8389432EE7FFB609D9CC2C1F2F791882B3DCFE9F5E65304269FAF13D35DFFAF25CCC027295C6237F540823F4DBAED820B0B47120E43F9E041C00F178CDEE09FE1BC0378B127B641618F6FDF78BE6CF60CEEF2F732F8588B5EC053FBE8DD31000931EFCC948800A4445C9D86227E81747357D006DEC12E474DE7C9A1D5A7A9787A0D16411C67E1B800E8F33FDF78E13E048A3371E4F8DE215E3EE5DBD37FFE99A2C4DBDF8BDCFB53CEC8F9E9FEFC32010141C307CBC181D5C8D8F1DA0FF9C3409639581E0DB40DA3B07B70711C3A5A9054B199D92C37E7FC79F2E712D78431FC4C0995C9F908183B937D9A1F4B,
		ram_block1a_138.mem_init3 = 2048'hF36F47ACDA9B492E3F84BCE9FD65F6000087C042AE6E46901638DEFE778CF0BF3F2A6FBF12205A8832A87A7DC6E10998D09C8059601B8A8EF1E3C75B59BD62781DFFE07A0EC01E99FF42106FA9CDA1410930E07A51E3E9BF5A0FF7F344E5CE0121F3815764425EA12C027FF24772BB6537CEADFE6AE98741285A90602881279CD618100AB8CED9D8E57382C63DA8782FCCFFF2F99EE31C535E0C71B8F6A31A13D9A36B3E40F9F19F6C8F0F6022567F6096B7ADA953199433D76EF73BFE0F9902FBD3F0CC8DFAF708095CA7AB78C249C4BB901108A1CFE948475B5B58195DC8E326CDFC94AEC73C59E819B92A11C501A9CE9C24F624DE772F03CBF34E60855F18,
		ram_block1a_138.operation_mode = "single_port",
		ram_block1a_138.port_a_address_width = 13,
		ram_block1a_138.port_a_byte_enable_mask_width = 1,
		ram_block1a_138.port_a_byte_size = 1,
		ram_block1a_138.port_a_data_out_clear = "none",
		ram_block1a_138.port_a_data_out_clock = "clock0",
		ram_block1a_138.port_a_data_width = 1,
		ram_block1a_138.port_a_first_address = 139264,
		ram_block1a_138.port_a_first_bit_number = 2,
		ram_block1a_138.port_a_last_address = 147455,
		ram_block1a_138.port_a_logical_ram_depth = 307200,
		ram_block1a_138.port_a_logical_ram_width = 8,
		ram_block1a_138.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_138.power_up_uninitialized = "false",
		ram_block1a_138.ram_block_type = "AUTO",
		ram_block1a_138.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_139
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[17]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_139portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[17]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_139.clk0_core_clock_enable = "ena0",
		ram_block1a_139.clk0_input_clock_enable = "none",
		ram_block1a_139.clk0_output_clock_enable = "none",
		ram_block1a_139.connectivity_checking = "OFF",
		ram_block1a_139.init_file = "../RAM/image.mif",
		ram_block1a_139.init_file_layout = "port_a",
		ram_block1a_139.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_139.mem_init0 = 2048'h0E0BFFFFF3FF04BC00E0F7FF02FDEE00210664D84910000F45872DF8F00C236CB785B5C7651C8201FF807EFE02FFF8E01E601CFF4706D8709FFB60469FC738E407E014FCF3FEE7D57C8020003A107FF19F0FFFFFFBFF82BE0E52DBE6120E6FF8670F8E7729804003070300F0F80783D7BF877AA725308E11FF80FE7C0EFF78C604201FFFD96D6CF048FE35298102C61843C5ADFFFE3D2C34D5000CBE1CE07FF99F06FFFFFFFF86960229CFE02E7DEB5F7C1F98FFFE42000354FD83F0F8332411F7FEFA3D2006C601FFF5FFFC0FFFF868007007F2DEE0D09E09869474606480330043347FFC70CD634CBE035B81987FFF930CFFFFFFBFC264003DF7F83EE02FFE,
		ram_block1a_139.mem_init1 = 2048'h20021EC77898062E180F10A9674FFE0C1E07FFFFFFFB1C7801F907A80F70E30F8C17C70398000013CDC063EFFB8807982FB9FC36F7A8F603FC7DF58E01FFF7F07FFE000C009AEC3FD579E34620784DE0E3812183FE300274D43985D40D07FF8D1E0BFFFBFFFFCC96413EA78407F0F80C2807C700A4000010C34E706C883809712400CCFCE5A61201FF78FDC0025FFBF0FF1E048F04356B1FC867066BAC9994B237C108F33F90804E2FE0E04FC811FFEF1601FFFFF3FF849001EEE48797FC900C0107E414D200000CCCEFFC3C0018200CE3A3745F25135200FDA07FF8067FF9F0FC1C03CF0183473F18C90F4F98FBF82705C1D8FC7F8F6BA9052039A1E380FFE3,
		ram_block1a_139.mem_init2 = 2048'hE0FFF4413C0C37E8E547C037D7C08102001FA00FC047CDD587035FFABB3FFE1E038FF7F7F3F00D461E47F0268438E7F023FFBE00ECC000F5BF95800ABFFFDF3447118208FA3FF601FFFFE07E000F8FF321FFE0610403E0690C4FC01D8F00E7AF018CD01F100CD17800607FCCA20FFC18030FFFF7FFF0090607FDF53FDFE4662181FFF78227D001261E6DC0322737C1B05FC67B7878B02703FFFFF8FF08FFD7E007FFC0050003567C643FE0233ECEE33C800F100E7F223ED840703FBF7F87FE0E020FFFFFFFF8095C07FC8C50FFF03A01803CC767015801E02842607FF38F80381BA7719C74A63703FFFFFC8E00FFEFE07BFF804D00A6B172E03FF86EDC6320C0,
		ram_block1a_139.mem_init3 = 2048'h4E00FEFFFED75B01FF84BFF60163F7FFFFCFFF8367FF9DDA8E11F805670C41BFC02B300F64DE4A7034C5B693A01FF07E2C037FE61FE40B150C77F2C3183C8E0703FFFF83EEC0018BDF0EB00019CDC07FF7B3C0F177B31B80BA0FF7EF8783CFFFFE0BFE87A3F79A995C31F80C1780D625C00B7201AEDE1BDE166F07D8807FD87C0E07EFF747F11D431C7C33D01C77800003FFF7022EC303C33FDFB0070FBE1A3C38C08A01BCA1F3809C8F0F7FC205FF9FF80FF221B0EE1831B403F00CEF46B0C2001DEF03F2C40867CFE1271BB23FFE3C278FEFF773F00D13BE417FD0070230F001CDFD07CEC703D49FEB8025EFFE00103760C1C9D8ADF300FFCFF37F80053FE7,
		ram_block1a_139.operation_mode = "single_port",
		ram_block1a_139.port_a_address_width = 13,
		ram_block1a_139.port_a_byte_enable_mask_width = 1,
		ram_block1a_139.port_a_byte_size = 1,
		ram_block1a_139.port_a_data_out_clear = "none",
		ram_block1a_139.port_a_data_out_clock = "clock0",
		ram_block1a_139.port_a_data_width = 1,
		ram_block1a_139.port_a_first_address = 139264,
		ram_block1a_139.port_a_first_bit_number = 3,
		ram_block1a_139.port_a_last_address = 147455,
		ram_block1a_139.port_a_logical_ram_depth = 307200,
		ram_block1a_139.port_a_logical_ram_width = 8,
		ram_block1a_139.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_139.power_up_uninitialized = "false",
		ram_block1a_139.ram_block_type = "AUTO",
		ram_block1a_139.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_140
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[17]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_140portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[17]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_140.clk0_core_clock_enable = "ena0",
		ram_block1a_140.clk0_input_clock_enable = "none",
		ram_block1a_140.clk0_output_clock_enable = "none",
		ram_block1a_140.connectivity_checking = "OFF",
		ram_block1a_140.init_file = "../RAM/image.mif",
		ram_block1a_140.init_file_layout = "port_a",
		ram_block1a_140.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_140.mem_init0 = 2048'hFE0000000800072FFFE00FFFFD03F1FFDEFE67E64FEFFFFF2C072C07FFF0036FF785C200E30041FFFF807EFFFD00000000001FFFB8F8F67F8001EBD682074000000018000C0187CBB9BFBF8007E000007F0000000000032FF1D227E7EFFFF00798FF8F880AFFBFFF2F03000FFFF803DFFF878140E32BE1FFFF80FE7FF100800000001FFF20F1E0F7800181E1E102C0604000300000008844C48FFEFE031800007F00000000000727FDE837E7F1FFF0A083FF9F00037DFFFF0FFD800FFFFCC41FF7FF01C2E611F1FFFFF5FFFFF0000000000007FF21D0E00C0001B270606040020000380000003E43B8A9FE3B824000007F000000004003B7FFFC0FFFF11FF001,
		ram_block1a_140.mem_init1 = 2048'h0003E200870001C4E7F0005009400003FE00000000001F6FFFF83F8FF08FFCFFF3FFC7FC2FFFFFF06E81E010040007802006DFC1F198F1FFFC7DF5FFFE0000000000000CF89F0E7FC9001FBF203040000001CA000000018D6BBE01082EC00002FE00000000000F27FFFE1FC7980FFFFFD7FFC7FF37FFFFF0558FF01377C0097F2000FF03E390F1FFFF78FDFFFDA000000000048FFF3CBE1FC81FFCBFF07188400001E300C00080F23FE7C08007F00000FE00000008000727FFEE1FE798039FFFFEFFE7FB5BFFFFFC4B0FFC03FFE0000BE3A34F80E330D1FFFDA07FFFF9800000000003CFFEFF703FDB3FFF4E030380400201C800E0006B9A18FF230001C00000,
		ram_block1a_140.mem_init2 = 2048'h00000041FC0FC38AE4003FF7E7A0601D001FB01000250173F802801881000001FF80000000000E67FE4704269FC7F80FFFFFBFFEB33FFFEC7FE7800000001F04000182F7F900F1FFFFFFE07FFFF0000000000061FC0386E60C003FFD8F000010000CE0500002ED1DFF800033BF000007FF00000000000E27FFFD8DFFE003F9DFFFFFF7FC582FFFE2BF0FC0001800018800007B87FB83E0FFFFFFF8FFF700100000000005F80392AA74001FFDBE000400000FE1E180020B06BF80004160800001FE00000000000E6FFFFCBDDF000FFDFFFFFFC7F82EA7FFE3BF23E0000C000000040071E3F391F0FFFFFFFCFFFF0000000000004DF88701D3EC0007FE1C040000,
		ram_block1a_140.mem_init3 = 2048'h7E0000FFF9A0B8FFFF84BFFFFE98080000000003E00FE1E51E0007FF670DEA40002C0000F8002BFFF70FC180C4000001FC00000000000C27FC700E2327C3F1FFFFFFFFFCB13FFF873EAF700006320040003000FF7080F87FFA0FF7FFF878300000040007E007E0637C0007FC078120DA000C0000168008BFFF87F80834000003FE00000000001E63FC73CE2023FFFFFFFFFFF7FCB13CFFCA7F4FF00000401A0007000BFFFB81707FFC8F0F7FFDF8000000000021F00FE556B4000FFFAF60603D001E700001C8033FF003D811AE000003DF80000000000E63FE4087201F1FFF0FFFCDFDF8B138FFCDBFEB8020000000000000013FFB80F0FFFFCFF37FFFF90000,
		ram_block1a_140.operation_mode = "single_port",
		ram_block1a_140.port_a_address_width = 13,
		ram_block1a_140.port_a_byte_enable_mask_width = 1,
		ram_block1a_140.port_a_byte_size = 1,
		ram_block1a_140.port_a_data_out_clear = "none",
		ram_block1a_140.port_a_data_out_clock = "clock0",
		ram_block1a_140.port_a_data_width = 1,
		ram_block1a_140.port_a_first_address = 139264,
		ram_block1a_140.port_a_first_bit_number = 4,
		ram_block1a_140.port_a_last_address = 147455,
		ram_block1a_140.port_a_logical_ram_depth = 307200,
		ram_block1a_140.port_a_logical_ram_width = 8,
		ram_block1a_140.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_140.power_up_uninitialized = "false",
		ram_block1a_140.ram_block_type = "AUTO",
		ram_block1a_140.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_141
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[17]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_141portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[17]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_141.clk0_core_clock_enable = "ena0",
		ram_block1a_141.clk0_input_clock_enable = "none",
		ram_block1a_141.clk0_output_clock_enable = "none",
		ram_block1a_141.connectivity_checking = "OFF",
		ram_block1a_141.init_file = "../RAM/image.mif",
		ram_block1a_141.init_file_layout = "port_a",
		ram_block1a_141.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_141.mem_init0 = 2048'hFE000000000007CFFFE0000000000000000198004E000000E3F8D3FFFFFFFC90087A00001F03C000007F81000000000000001FFFFFFF0F807FF9E32680070000FFFFE000000007C63B3FBFFFFFEFFFFFFF000000000003CFFFD2001800000000000070000B000000E0FCFFFFFFFFFC20007800001F27E000007F01800000000000001FFFFFFE1F0FFFFF81E18102C000BFFFC00000007004646FFFC1FFF7FFFFFF000000000007C7FFE80018000000000000600003800000C0027FFFFFFFFBE0080000001E0FF000000A000000000000000007FFFFFF1FFFFFFF807000600002FFFFC00000007F838093FFE47FCBFFFFFF000000000003C7FFFC000000000000,
		ram_block1a_141.mem_init1 = 2048'hFFFC008000000002BFFFFFFF8F3FFFFFFE00000000001F8FFFF8007000000000000038003000000FD2FE1FFFFFFFF87FDFFF00000F81F00003820A00000000000000000CF89FF1803EFFFFFF20004000FFFE070000000000EFBFFEFFEFBFFFFFFE00000000000FC7FFFE003860000000000038003800000FC1F00FFFFFFFF680DFFF00001F8FF00000870200000000000000048FFF3CC1E037FFFCBFE0018000FFFE1C00000080026387FFFFFFCFFFFFFE000000000007C7FFEE001860006000000018005C000003C7F003FFFFFFFFF01C5C80001F0FD000025F800000000000000003CFFFFF8FC027F9FFEE00038000FFFE300000006B8402FF7FFFFFDFFFFF,
		ram_block1a_141.mem_init2 = 2048'h00000041FC0FFBA11BFFFFF7C7800000FFE04000001A0017FFFDFFF8F8FFFFFFFF80000000000F87FE4703D96000000000004000C000001CFF387FFFFFFFE0FBFFFE7D000707F00000001F800000000000000061FC03F873F3FFFFFD8F000000FFF3002000010125FFFFFFFE3EFFFFFFFF00000000000FC7FFFD820000000000000008006000001E3F303FFFFFFFFE7FFFFF84000787E000000007000000100000000005F803EC478FFFFFFC3E000000FFF000C000020409FFFFFFFF3E7FFFFFFE00000000000F8FFFFC822000000000000038003000001F9EBC1FFFFFFFFFFFFFFF8E000F83F00000000300000000000000004DF887FE8C1FFFFFFE1C000000,
		ram_block1a_141.mem_init3 = 2048'h81FFFF000787F800007B40000000000000000003E00FFE0F21FFFFFC670C0400FFD0000000001FFFF7E7FF9FE3FFFFFFFC00000000000FC7FC7001FCC000000000000000C000007EBFB00FFFFFFFFFBFFFCFFF008F87F80005F008000000000000000007E007FC1E83FFFFFC07800000FFF0000001000FFFFFFFFFCFB3FFFFFFFE00000000001F83FC7001FFC000000000000800C000003BFF100FFFFFFFE5FFFFFFF4000786F0000370F0800000000000000021F00FFA344BFFFFFF8F000000FFE00000003005FFFFFFFFF279FFFFFFFF80000000000F83FE4000FFE0E0000000320200C000003CBF347FDFFFFFFFFFFFFFFE000787F00000300C8000010000,
		ram_block1a_141.operation_mode = "single_port",
		ram_block1a_141.port_a_address_width = 13,
		ram_block1a_141.port_a_byte_enable_mask_width = 1,
		ram_block1a_141.port_a_byte_size = 1,
		ram_block1a_141.port_a_data_out_clear = "none",
		ram_block1a_141.port_a_data_out_clock = "clock0",
		ram_block1a_141.port_a_data_width = 1,
		ram_block1a_141.port_a_first_address = 139264,
		ram_block1a_141.port_a_first_bit_number = 5,
		ram_block1a_141.port_a_last_address = 147455,
		ram_block1a_141.port_a_logical_ram_depth = 307200,
		ram_block1a_141.port_a_logical_ram_width = 8,
		ram_block1a_141.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_141.power_up_uninitialized = "false",
		ram_block1a_141.ram_block_type = "AUTO",
		ram_block1a_141.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_142
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[17]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_142portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[17]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_142.clk0_core_clock_enable = "ena0",
		ram_block1a_142.clk0_input_clock_enable = "none",
		ram_block1a_142.clk0_output_clock_enable = "none",
		ram_block1a_142.connectivity_checking = "OFF",
		ram_block1a_142.init_file = "../RAM/image.mif",
		ram_block1a_142.init_file_layout = "port_a",
		ram_block1a_142.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_142.mem_init0 = 2048'hFE000000000007F0001FFFFFFFFFFFFFFFFFFFFFB00000001FFFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFFFE0000000000000061CF97FF8FFFFFFFFFFFFFFFFF83FC7C04000001FFFFFFF000000000003F0002DFFFFFFFFFFFFFFFFFFFFF40000001FFFFFFFFFFFFFFFFFFFFFFFFF201FFFFFFFFFFFFFFFFFFFFFFFE0000000000000007E1E7EFD3FFFFFFFFFFFFFFFFFFBFBF00000000FFFFFFF000000000007F80017FFFFFFFFFFFFFFFFFFFFFC0000003FFFFFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFFFF8000000000000007F8FFF9FFFFDFFFFFFFFFFFFFFFC7F7C00000037FFFFFF000000000003F80003FFFFFFFFFFFF,
		ram_block1a_142.mem_init1 = 2048'hFFFFFEFFFFFFFFFEC000000070FFFFFFFE00000000001FF00007FFFFFFFFFFFFFFFFFFFFC00000002CFFFFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFF30760000000000000DFFFBFFFFFFFFFFFFFFFFFFFF0400000107FFFFFFE00000000000FF80001FFFFFFFFFFFFFFFFFFFFC000000031FFFFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFB7000C30000000003401FFE7FFFFFFFFFFFFFFF7FFDE4780000003FFFFFFE000000000007F80011FFFFFFFFFFFFFFFFFFFFA00000003FFFFFFFFFFFFFFFFFFFFFFFFF002FFFFFFFFFFFFFFFFFFFFFFFFC3000000000000600F1FFFC7FFFFFFFFFFFFFFF947FF300C000003FFFFF,
		ram_block1a_142.mem_init2 = 2048'hFFFFFFBE03F001D000000008387FFFFFFFFFFFFFFFFFFF180000000707FFFFFFFF80000000000FF801B8FFFFFFFFFFFFFFFFFFFF00000003BFBFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFF9E03FC01800000000270FFFFFFFFFFFFFFFFFFFEE600000001C1FFFFFFFF00000000000FF800027FFFFFFFFFFFFFFFFFFF80000001BFBFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFEFFFFFFFFFFA07FC000000000003C1FFFFFFFFFFFFFFFFFDFFF900000000C1FFFFFFFE00000000000FF000037FFFFFFFFFFFFFFFFFFFC00000005F3FFFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFB20778000000000001E3FFFFFF,
		ram_block1a_142.mem_init3 = 2048'hFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFFFFFFC1FF00000C000000398F3FFFFFFFFFFFFFFFFFC00081800601FFFFFFFFC00000000000FF8038FFFFFFFFFFFFFFFFFFFFF000000017F3FFFFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFFFFFF81FF8000C00000003F87FFFFFFFFFFFFFFFFFF900000000304FFFFFFFFE00000000001FFC038FFFFFFFFFFFFFFFFFFFFF00000005FF9FFFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFDE0FF001880000000070FFFFFFFFFFFFFFFFFFFC400000000C07FFFFFFFF80000000000FFC01BFFFFFFFFFFFFFFFFFFFFF00000003FFBFFFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFEFFFF,
		ram_block1a_142.operation_mode = "single_port",
		ram_block1a_142.port_a_address_width = 13,
		ram_block1a_142.port_a_byte_enable_mask_width = 1,
		ram_block1a_142.port_a_byte_size = 1,
		ram_block1a_142.port_a_data_out_clear = "none",
		ram_block1a_142.port_a_data_out_clock = "clock0",
		ram_block1a_142.port_a_data_width = 1,
		ram_block1a_142.port_a_first_address = 139264,
		ram_block1a_142.port_a_first_bit_number = 6,
		ram_block1a_142.port_a_last_address = 147455,
		ram_block1a_142.port_a_logical_ram_depth = 307200,
		ram_block1a_142.port_a_logical_ram_width = 8,
		ram_block1a_142.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_142.power_up_uninitialized = "false",
		ram_block1a_142.ram_block_type = "AUTO",
		ram_block1a_142.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_143
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[17]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_143portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[17]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_143.clk0_core_clock_enable = "ena0",
		ram_block1a_143.clk0_input_clock_enable = "none",
		ram_block1a_143.clk0_output_clock_enable = "none",
		ram_block1a_143.connectivity_checking = "OFF",
		ram_block1a_143.init_file = "../RAM/image.mif",
		ram_block1a_143.init_file_layout = "port_a",
		ram_block1a_143.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_143.mem_init0 = 2048'h01FFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000FFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000FFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000FFFFFFFFFFFC000000000000000000,
		ram_block1a_143.mem_init1 = 2048'h0000010000000001000000000000000001FFFFFFFFFFE000000000000000000000000000000000001F0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000001FFFFFFFFFFF000000000000000000000000000000000000E0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000180000000000000001FFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000C00000000000000,
		ram_block1a_143.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000E00000000000000000007FFFFFFFFFF000000000000000000000000000000000007FC00000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000018000000000000000000FFFFFFFFFFF000000000000000000000000000000000007FC000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000006000000000000000001FFFFFFFFFFF000000000000000000000000000000000003FC000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_143.mem_init3 = 2048'h00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000003FFFFFFFFFFF00000000000000000000000000000000000FFC000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000600000000000000000001FFFFFFFFFFE00000000000000000000000000000000000FFE000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000003800000000000000000007FFFFFFFFFF000000000000000000000000000000000007FC000000000000000000000007FFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_143.operation_mode = "single_port",
		ram_block1a_143.port_a_address_width = 13,
		ram_block1a_143.port_a_byte_enable_mask_width = 1,
		ram_block1a_143.port_a_byte_size = 1,
		ram_block1a_143.port_a_data_out_clear = "none",
		ram_block1a_143.port_a_data_out_clock = "clock0",
		ram_block1a_143.port_a_data_width = 1,
		ram_block1a_143.port_a_first_address = 139264,
		ram_block1a_143.port_a_first_bit_number = 7,
		ram_block1a_143.port_a_last_address = 147455,
		ram_block1a_143.port_a_logical_ram_depth = 307200,
		ram_block1a_143.port_a_logical_ram_width = 8,
		ram_block1a_143.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_143.power_up_uninitialized = "false",
		ram_block1a_143.ram_block_type = "AUTO",
		ram_block1a_143.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_144
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[18]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_144portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[18]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_144.clk0_core_clock_enable = "ena0",
		ram_block1a_144.clk0_input_clock_enable = "none",
		ram_block1a_144.clk0_output_clock_enable = "none",
		ram_block1a_144.connectivity_checking = "OFF",
		ram_block1a_144.init_file = "../RAM/image.mif",
		ram_block1a_144.init_file_layout = "port_a",
		ram_block1a_144.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_144.mem_init0 = 2048'h0000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000001EFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000003FFFFFFFFFFE800000000000000000000000000000000000F0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000003FFFFFFFFFFF000000000000000000000000000000000007FC0000000000000,
		ram_block1a_144.mem_init1 = 2048'h01FFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000003000000000000000000000001D7F9FFFFFFC00000000000000000000000000000180000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000800000000000000000000000F7FFFFFFFFC00000000000000000000000000000080000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000300000000000000000000000EFFFFFFFFFC0000000000000000000,
		ram_block1a_144.mem_init2 = 2048'h00000000000000000000000000000000001FFFFFFFFFA0000000000000000000000000000000000000000000000000000000000000DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000031FFFFFFFFF80000000000000000000000000000000000000000000000000000000000000EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000001DFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000040000000000000000000000,
		ram_block1a_144.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000070000000000000000000000000003FFFFFFFFFF00000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000003FFFFFFFFFF00000000000000000000000000000000000000000000000000000000000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000001FFFFFFFFFF00000000000000000000000000000000000000000000000000000000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_144.operation_mode = "single_port",
		ram_block1a_144.port_a_address_width = 13,
		ram_block1a_144.port_a_byte_enable_mask_width = 1,
		ram_block1a_144.port_a_byte_size = 1,
		ram_block1a_144.port_a_data_out_clear = "none",
		ram_block1a_144.port_a_data_out_clock = "clock0",
		ram_block1a_144.port_a_data_width = 1,
		ram_block1a_144.port_a_first_address = 147456,
		ram_block1a_144.port_a_first_bit_number = 0,
		ram_block1a_144.port_a_last_address = 155647,
		ram_block1a_144.port_a_logical_ram_depth = 307200,
		ram_block1a_144.port_a_logical_ram_width = 8,
		ram_block1a_144.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_144.power_up_uninitialized = "false",
		ram_block1a_144.ram_block_type = "AUTO",
		ram_block1a_144.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_145
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[18]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_145portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[18]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_145.clk0_core_clock_enable = "ena0",
		ram_block1a_145.clk0_input_clock_enable = "none",
		ram_block1a_145.clk0_output_clock_enable = "none",
		ram_block1a_145.connectivity_checking = "OFF",
		ram_block1a_145.init_file = "../RAM/image.mif",
		ram_block1a_145.init_file_layout = "port_a",
		ram_block1a_145.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_145.mem_init0 = 2048'h781362EDDC2D4CB2DE54BA6A2E7C07C12C418DE5ED7CFE8E29FCC4653DE9285FD1B8D43125A864B0078C001BFAF2C3DD91E24CA6D74C9B66D1C06CD1C1CAB51CCE18DD70E622599C37CE7E18043D1E541D36A378CE48F61EB411C5757881288643A230ED35FCDFF67170A1205D523EF51704848817264806F74C30363D3CA207101B02BCB8CF9B3BB35AC92A5062EE98F0C639E3B806D6B6E347AAFA3B1E9B4EDB8757BC624CE7C5D5CD7B1FA1B16DBFCF57DDD94731C04AE67295733D2C3DD270FA1A64BED5112E3E030FF16E320DC202867D95BFCF2A8ADC239A0F7959EA72AC303A2FFC0FAC24AC538A61EB2FEB32B220897056F2AE3DC957FD5ED0B17C5E,
		ram_block1a_145.mem_init1 = 2048'hE20A27FF20F5C27896ABD88559D3817E76DF0B8141BC36BFB9E9B14180FBCC69FC504E0C6EB91FF3EA739AB146F49E70A61ADB1114BFBFFF3ACDEACE04FB410C5EFC0A394C05873EE7ECFFAF3FD0E7D551E074FF24381C0EE4DA614A541A16A0CD97E66680FFBC216FEB7A51960ABF3FDEABE58141F7B77B24C1195801044DA21B0C956A607DB9D17AFB8861EA34A0839218512ACDE0548C83227602E8714D92A16BBEF5521903A55B15C0CFD14B09F443008B14B67455EAED36A75521FFDB794AD92ADED8C38A4F463BE92A1A24E2FA919CCF85A3DB30A88B4250A3CDBB35494FA7009B1E1325AE457D5270C9E9FD59093DABF7A10D9361B0C8568C2C27C588,
		ram_block1a_145.mem_init2 = 2048'h8100981BD826F80AAF9163C391416E67D328D7F323029C7B584562B314B87EF8F21F8C3733681B0697F2C16B77961A09BA0925F226296E8C4525F357DFAFBFCCE7B2608EED11F6EB0A3F5C560DE95E33B04E7D895D5ACBB593496861B9AFDB1308CD984C69D4F3F2B00626876615910E503141D52C1A1E2FE560B2EA478A94E70240B3BB355A57C7CFE4E7B3E8F8D04578D887C6C41258D37553ECCBD7127E38F088035F10BDFF158396F4D2A84BC01C7725003EDF0527C4C71BA1DF7A847FDBCB6685735F184CFB431453537224EC035385948F47935BEDC6B74E5340341BEF0E3AEF6F3A3EBF4A7355B6F12F0D95C729B44C94BD324493195E09306ACF9DD7,
		ram_block1a_145.mem_init3 = 2048'h3B7C04D8C2CD755C45B3D189A553BE6EC6C4E82BB4BCAC5AB774E8DAFB7F5C3035BE440CE58102BD0403FC9DBAF740C4794AF2872E8D33E31D20D9952645AAF3C190571019F6B6D21FBF800DFC6472CEEC9D31924063F115A7CA663A51C6EABF4A231A86363D782B5C995F1D199263C3984D7DE40F230353524A871B75DB94C4D0456E3D89C4A404B09930E9CEEAF1243D0507F5E7864469F2FBC50FDE4ECDF3B9F68B2E1FEF0834995D0BFBD5D885A62D2A09AF227E2ACD90E998081095C9925215E838D12E2AA32A19DCD5142199DB647223B858745BA2019C622F5F340BE9CC7BD6257B642773A5980CAF2CEF26BC829FC1208537FC571921FA8C66370FDD,
		ram_block1a_145.operation_mode = "single_port",
		ram_block1a_145.port_a_address_width = 13,
		ram_block1a_145.port_a_byte_enable_mask_width = 1,
		ram_block1a_145.port_a_byte_size = 1,
		ram_block1a_145.port_a_data_out_clear = "none",
		ram_block1a_145.port_a_data_out_clock = "clock0",
		ram_block1a_145.port_a_data_width = 1,
		ram_block1a_145.port_a_first_address = 147456,
		ram_block1a_145.port_a_first_bit_number = 1,
		ram_block1a_145.port_a_last_address = 155647,
		ram_block1a_145.port_a_logical_ram_depth = 307200,
		ram_block1a_145.port_a_logical_ram_width = 8,
		ram_block1a_145.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_145.power_up_uninitialized = "false",
		ram_block1a_145.ram_block_type = "AUTO",
		ram_block1a_145.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_146
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[18]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_146portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[18]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_146.clk0_core_clock_enable = "ena0",
		ram_block1a_146.clk0_input_clock_enable = "none",
		ram_block1a_146.clk0_output_clock_enable = "none",
		ram_block1a_146.connectivity_checking = "OFF",
		ram_block1a_146.init_file = "../RAM/image.mif",
		ram_block1a_146.init_file_layout = "port_a",
		ram_block1a_146.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_146.mem_init0 = 2048'h37F0024ADC08BE71C70B0629E20106A539B80FC6548E4D84A87E3B87ED703FA00E3B483402916E435C6FF90539D9D5C5EDC9FA984CF2D623E3783AEF9007159A1EB0C1F10223B899CFCD28A02D32EFD00380458DCE1F0EC6BBC5639E80FFA7301351773B72C1F29403717FD812FFBF040D9B083D1887CF53846FEBF17FF9348B1D6FE0A251E22A05C2BE75FEF411007E0C6E07054007179CEFDCC2E5F8A7FE5EC7808DCAC6471ECC8E59BEE710267EB689BEDA3CC5C7ED263EFE98263F937E21AF3BD45B10645C1A0105187B8FBEAE6F0CFFB84155652F54FC4F754EE2400C4B88C80546840FCA2AFB4AA9C65471FF1C9EDF749FA6FD1F23B8015C005203A057,
		ram_block1a_146.mem_init1 = 2048'h93860BFFE0363D7E7EE9859D5FE3E8A18EBE037AA20D8E80BFC9F136D6C22C0AF4AB3A379EBB55D03E5DFC1C19C7E00E198B5A2E0986DF0E791305095710D20C0382283FA430F43EBAD5320C31F0BFBB12287FFFC03C34DF7FC3E3E15B5DF9FF3C76EEBEA218CC2C730B793079312BD5F93005C4DDF7BD687CC00218917CF25DE49F0E7D51FE9A42F988C4461C9A686002B66010C15B5D8E325A814F2FB193A9230C3525C21C36F504694BE49EAF3E8E30F0841A363977680D06F940DC4F2DDB75F05BFE156589643FF313CE9B7CFDC50E2B05005F4A33B3C32BFC27FDCBA698A317AD5041071B0025A0A6D9E81816318B746177130E3BAE20E1C9BF46CC2E38,
		ram_block1a_146.mem_init2 = 2048'h6BAAB1DB830436BF5923AADB7C516CEE9BF0FFF3E3FB56298FA9AF7F437A46FE0E1FF1C7C06600FEE8D1F3B77915EB05E38085FF940074418327FFFCF67A27F018D0FF1B58C53D33EA7C0E24226BBB0C8409FAED9AB91FEB13D7775BC8AB92760CAD187CE9DE365D105D177E895420FD4FFC799D8C0001FE602F0BB1EB03F18C08B4E2B7D059BD183024E7DEE5F8EFF800C85E5B58607D33002126DD43795BF405332B720B278CC0BDC5CC8AEFFBE43A32AC003CBF063CC3DDC9DCDF19641F2CB8E60DF11E258EF8BD35B7320C08D1994B87AA8C71F4E5A23F01CE7F62F4E4181189DE2243841DDA706A10DF1B0BD5D50BE274AA254220036E418FBF45FF853A,
		ram_block1a_146.mem_init3 = 2048'hEFBC201B432E733D421DED29BCC8084FF7E0A81C10053DBB549DDDE244E278EF321DC4121DC00FF1B1A560DD84BC83BFF370F4721F8903001767AF0F1CD5B782241266D85DD8684223BFFFC230E04FEFEB9D509CD7CC0F0CD90057B599D26B25B0F0D1A0480DE4F2417382AB406246E99B1EFDF27F218EDD8BFA80721D9F259FF07C7FB911C483C34DB78F67CE62970CF0BAC1AC00BA28280EFC3BE037540A3FFFE73733286E3E6A01F0DAF020C0096A5C194B0B6FF0AB8868B1DDE31861FF8E01E5F8373158876C4DEB9CA47CACA3F8FC727F345070405EFD03C973FB5BF1E93272F7484D51CB30179FF7C853E352C379FF6E3DA0C45BBBDFCA2585481C1941,
		ram_block1a_146.operation_mode = "single_port",
		ram_block1a_146.port_a_address_width = 13,
		ram_block1a_146.port_a_byte_enable_mask_width = 1,
		ram_block1a_146.port_a_byte_size = 1,
		ram_block1a_146.port_a_data_out_clear = "none",
		ram_block1a_146.port_a_data_out_clock = "clock0",
		ram_block1a_146.port_a_data_width = 1,
		ram_block1a_146.port_a_first_address = 147456,
		ram_block1a_146.port_a_first_bit_number = 2,
		ram_block1a_146.port_a_last_address = 155647,
		ram_block1a_146.port_a_logical_ram_depth = 307200,
		ram_block1a_146.port_a_logical_ram_width = 8,
		ram_block1a_146.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_146.power_up_uninitialized = "false",
		ram_block1a_146.ram_block_type = "AUTO",
		ram_block1a_146.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_147
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[18]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_147portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[18]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_147.clk0_core_clock_enable = "ena0",
		ram_block1a_147.clk0_input_clock_enable = "none",
		ram_block1a_147.clk0_output_clock_enable = "none",
		ram_block1a_147.connectivity_checking = "OFF",
		ram_block1a_147.init_file = "../RAM/image.mif",
		ram_block1a_147.init_file_layout = "port_a",
		ram_block1a_147.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_147.mem_init0 = 2048'h700FFC0D3C1401F0B6600017E27C07792FFEFDFB8299238357FFFFF80D003FFFFFC7BFC9E781A90515F818FF39E9D679018C1560056C9A3C02B5BBD8D7FFE469FE573E0E7DDC3D6230329F4073000FD0007FFE0F2E1801C3315A5E03F0FC27F813BE87C68E83B193FF71FFFCE01FBFFBFFE7FFC1FC0708429B60180FBF05DC0CE16C0570087B2DFE0381B32E23FFF009FC01FE02FFF8133710221178A8C00E5EC07FFE0D264001C030CE1E00F0206F780FFE3DEB84B39B01FEFE9FF8C03FFFFFDFC7EF81F7859817A728F8060F3C8FCEF0F73636826D89831CC9FC2704BFF03A7407FF807BF00ABD07BA575A1CBC0F1081FFFE1E66F0012BE70E3C01B001DF98,
		ram_block1a_147.mem_init1 = 2048'h6E01F0001FC83931FF173C9D5C03EFFFFE81F3FDC208017FBD560F093703EFF7F41FC4FBFAE833CFFE5E7FE381C7FFFFFFFBBBC3C187116BFA5C8F08C7001CC703D9C83962E3883EC93B8F3D4FF0C070EE2B86003FC03931FFBD11E35E9FFFFFFC0916F8C26C03EC0154870FF1C1EB09F12F62CBB7AD5367FCC003E71104FFFFFFFFFF81ADFF14219A7D0D0FE061B59F02D98000C6D1A28FCB3DE81463F1E060DF0BC81A3DE03B5B7F9F39E791CF0FFFF00F781C165C88E88CB9073FC1F3F62565FEE8E382B36763FFF303F11B04FFFFFFDFFEF9F2CBBC498CF80C5FF5E9BAE703D84C200265003FC3D28ED127F9E5F0F7139E087CF03E4FDF1C3BBF02CC0FF8,
		ram_block1a_147.mem_init2 = 2048'h63C6CB8C03180CBF0F26BB31FC21EBE167EF000C1C045B6C00135BFE8039D6FE01E00003206000010430009F7FE80A79F3066401F32B123FFF27FFE30BFE3FFFFFF09FE3C006C0CBF591ABEF9FE2D53D8674861A1A1E183C5153ABB338AB95F9F4E2E78316207B380FB347FF80D49FFF400381996C0000019D60079FFFFC00780033E240F213733FFFE4E7E11EF8FFFFFF38BFE3C003A0CAE05B437E3F585E06063FD8AC97770C010FAD9AF6DFFB83F1CE23FFC300F839283E370BDF10C460FFF819F5FD3E240107FC0A0F0DFFFF019B43FB257370B3239FFFFECE609CF4FFFFFFF93FC3C387D12470EFAF9FF73BBBC10BD98484326D180343D8C11D1FFFC2F1,
		ram_block1a_147.mem_init3 = 2048'hEFFC3FE1640FD703BC25093073BC3DA0F8FF188908365746E5D21301C00387E0CFC03BE0023E0B61FE6457625F03BB800C8708047789030011E07F7F03464103EA0679DFF192243DFFBFFFFFCC1E7C2FEF9D6F60182F928301F2B8C0F7C92FA8FD4F358E501AA58150B93BC6C00381E067C00200009E0B41E406E11DDDA0E3800F8380BE41C4800001707F1FCE6CFF01F5E0F86BF3AC2417FEFFFFFFCAA7F1FFFFE7CFC3900FB1E001F76703CFC79CA47E47AA1F860FB9082CEFFD9718017B81FFEA07C00E870B7780076885FC6C77F8038D8038C07040010040371FFB63FF84FF0308F3BA6DA70FCF9FFFF78A3C8EFFFFFF9FC19807A5F3DFA5CC73DFB2AED7,
		ram_block1a_147.operation_mode = "single_port",
		ram_block1a_147.port_a_address_width = 13,
		ram_block1a_147.port_a_byte_enable_mask_width = 1,
		ram_block1a_147.port_a_byte_size = 1,
		ram_block1a_147.port_a_data_out_clear = "none",
		ram_block1a_147.port_a_data_out_clock = "clock0",
		ram_block1a_147.port_a_data_width = 1,
		ram_block1a_147.port_a_first_address = 147456,
		ram_block1a_147.port_a_first_bit_number = 3,
		ram_block1a_147.port_a_last_address = 155647,
		ram_block1a_147.port_a_logical_ram_depth = 307200,
		ram_block1a_147.port_a_logical_ram_width = 8,
		ram_block1a_147.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_147.power_up_uninitialized = "false",
		ram_block1a_147.ram_block_type = "AUTO",
		ram_block1a_147.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_148
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[18]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_148portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[18]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_148.clk0_core_clock_enable = "ena0",
		ram_block1a_148.clk0_input_clock_enable = "none",
		ram_block1a_148.clk0_output_clock_enable = "none",
		ram_block1a_148.connectivity_checking = "OFF",
		ram_block1a_148.init_file = "../RAM/image.mif",
		ram_block1a_148.init_file_layout = "port_a",
		ram_block1a_148.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_148.mem_init0 = 2048'h8FFFFFF1A3DFFFF076FFFE001D83F80137FE0DFE01A0E07FFFFFFFFFF2FFC00000000001E781D0071BF807FF3806C78201F01600045C9E3FFD0E5AC020000407FE10000000003E43FFFE07003F3FF02FFFFFFFF1B1E7FFC14F1FBE000F03D80013FE07FE01B0706FFF71FFFFFFE0400000000001FC07F0421F6007FF3F020FF301701C0004434FFFFCBF09A148000007FC00000000001407FFFE0F00B7FFF1A13FFFFFF1B9BFFFC2C6EFFE000FDF90000FFE01F8038078FFFEFE9FFFFFC0000000000001F005E01FDF2007FE0F302C3100F814085F946FFFE32F8241A4000005FC00000000000D0FFFFA0F2223C3F0EF7FFFFFE0B90FFF261DAFFC000FFE0020,
		ram_block1a_148.mem_init1 = 2048'hFE00000000003E5FFFFF039D63FC1000017FFC017DCFFFFFBC3FFF000803EFFFF40F00FFF980F03FFE5FFFFFFE38000000040403C187E10B7BF800F7C705D33803E008391B1F003ED204C0C2600F000FFE28060000003E5FFFFF0FE361E0000003FFF9007D87FFEC003FFF000E01EB01FF2F00CFF084F09FFCC003FFEEFB000000000001E1FFE0099BFC027FE4007D0002E00000C540008FE38138E0400E001FFF08000000003C5F7FFF07E7AFF0F0000FFFFFE0A983FFE8737FFF003E00000173FE08FE0188E09FFFF303FFE4FB000000000001F3CBC00F8FF8037FF2059F0003E00C000337003FFF8C08A05006040FFF10000000003C4FFFFC07BF3EF3F007,
		ram_block1a_148.mem_init2 = 2048'h6201079035E00082FB8C442003FE681FFFE0000000005C4FFFFF07FFBFC7D901FFFFFFFBBF9FFFFFFD0FFF8080000A01F377E5FFF138F1FFFF27FFFFFC01C000000F0003C007C004001BF0007FE4189C8783020C19E018396F3010108754100FFCE0000000007C5FFFFF0FFFBFEB6000BFFFFE61B3FFFFFFFC1FFF80000000000047E3FFF118F0FFFFE4E7FFFF07000000070003C003C00A00653C30FF47A19A07C007E0E3180C02505001094004000FFE20000000003E4FFFFF07DF2FFB800007FFFA01A1C3FFFFFC7FFF000000019B438F21FF7398E07FFFFFCE7FFF0B000000060003C387E1127097C060FF2660BE0BE00484322F80032C3506C4C000000F,
		ram_block1a_148.mem_init3 = 2048'h1003C003E80FB0FFFFC70FC08F80431EFF00070600782DFDF4AC0C443FFC001FFFC0000000000C41FFE490FFE0007C7FFFFFFFF85876FCFFED1FFF00FFB80003E0067FDFF381E3FFFFBFFFFFFFFF801010628001600FC47FFE03FD028FC6506FFF80099C60072D3F0C2604423FFC001FFFC0000000000C61FFFE0F1FE240187FFFFFFF405E3B7FFFFD0FFF003190FF01F5E0FFEFF1BDE3FFFEFFFFFFFDF8000000180003800FD71FFE05F8013FC0F2267F801400B40048FFFE180241E7FE787FFFE0000000000C47FFFF0485C3D3F807FFFFFFC09F8FBFFFFD3FFF000483FF81FF03FFFFF97C60FFFF9FFFFFFDC00100000000018007CC0C2011E8023F81C096,
		ram_block1a_148.operation_mode = "single_port",
		ram_block1a_148.port_a_address_width = 13,
		ram_block1a_148.port_a_byte_enable_mask_width = 1,
		ram_block1a_148.port_a_byte_size = 1,
		ram_block1a_148.port_a_data_out_clear = "none",
		ram_block1a_148.port_a_data_out_clock = "clock0",
		ram_block1a_148.port_a_data_width = 1,
		ram_block1a_148.port_a_first_address = 147456,
		ram_block1a_148.port_a_first_bit_number = 4,
		ram_block1a_148.port_a_last_address = 155647,
		ram_block1a_148.port_a_logical_ram_depth = 307200,
		ram_block1a_148.port_a_logical_ram_width = 8,
		ram_block1a_148.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_148.power_up_uninitialized = "false",
		ram_block1a_148.ram_block_type = "AUTO",
		ram_block1a_148.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_149
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[18]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_149portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[18]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_149.clk0_core_clock_enable = "ena0",
		ram_block1a_149.clk0_input_clock_enable = "none",
		ram_block1a_149.clk0_output_clock_enable = "none",
		ram_block1a_149.connectivity_checking = "OFF",
		ram_block1a_149.init_file = "../RAM/image.mif",
		ram_block1a_149.init_file_layout = "port_a",
		ram_block1a_149.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_149.mem_init0 = 2048'h00000001C010000FF60001FFFFFFFFFEC001F201FF87E000000000000000000000000001E781FFF8E007FFFF3800C800FE001000045E9E3FFF3FFB3F8FFFFBFFFE10000000003F83FFFE00FFC0C0000000000001C000003F00E001FFFFFFFFFFEC01F801FF87F000008E00000000000000000001FC07FFBDE09FFFFF3F000000FE800E0003878FFFFFDFF9DFC7FFFFFFFC000000000017C7FFFE00FF4000000000000001C000003E70F001FFFFFFFFFFF001FE07FF87F800010160000000000000000001F005FFE1E0DFFFFE0F307000FF0008002004CFFFFFDFFE7FE3FFFFFFFC00000000000FCFFFFA00FDC000000000000000C00000DEEF3003FFFFFFFFFF,
		ram_block1a_149.mem_init1 = 2048'hFE00000000003F9FFFFF0062800000000000000180180000430000FFFFFC10000BF0FF000787F00001A000000000000000000003C187FEF6843FFFFFC7022000FC0008390480003EC3FCFFFE9FFFFFFFFE28060000003F9FFFFF001C8000000000000000800C0013FF0000FFFFFE14FE00D0FF300F83F000033FFC000000000000000001E1FFFFF2E403FE7FE8000200FD000000C560008FE3FF3FFE9FFFFFFFFF08000000003F9F7FFF00184000000000000000C0140017FF0000FFFFFFFFFE8001F701FF87E000000CFC000000000000000001F3CBFFF07007FE7FF0018000FC000C00034F003FFFFF8F7F0FFFFBFFFF10000000003F8FFFFC0040C1000000,
		ram_block1a_149.mem_init2 = 2048'h9C0000600E000083F83FFFE0FFFF97FFFFE0000000005F8FFFFF00004000200000000003C00000000300007FFFFFF5FE0CF81A000F27F00000D800000000000000000003C007FFFFFFE21FE7FFD02063780001F01800183A7F1FFFF07FFFEFFFFCE0000000007F9FFFFF00004000000000000001C00000000300007FFFFFFFFFFFF81C000F17F000001B18000000000000000003C003FFFDFF86FFFFFF400067F800001F03000C001FC7FFF83FFFFFFFFE20000000003F8FFFFF0020C000000000000001C0000000030000FFFFFFFE64BC70DE008F97E000000031800000000000000003C387FEF48F0FFFFFFF200060F4000483CA1000030FF1FFFC3FFFFFFF,
		ram_block1a_149.mem_init3 = 2048'h00000003F00FE7FFFFFBF0FFBF80000100000088000019FC1BBFFFC3FFFFFFFFFFC0000000000F81FFE41000000000000000000060000000030000FFFFFFFFFC1FF980200F8FE000004000000000000000000001000FFDFFFFFF03FEFFC00010000001838000223F37BFFFC1FFFFFFFFFFC0000000000F81FFFE00E0000000000000000060000000030000FFFFFF00FE0A1F00100FA3E000010000000000000000000003800FE9FFFFFC07F9FFC30059800000007800080FE0FFFFC0FFFF87FFFFE0000000000F87FFFF037A0000000000000000E0000000030000FFFFFC007E00FC00000763E0000060000000000000000000018007F3FFFFF81FF3FF803069,
		ram_block1a_149.operation_mode = "single_port",
		ram_block1a_149.port_a_address_width = 13,
		ram_block1a_149.port_a_byte_enable_mask_width = 1,
		ram_block1a_149.port_a_byte_size = 1,
		ram_block1a_149.port_a_data_out_clear = "none",
		ram_block1a_149.port_a_data_out_clock = "clock0",
		ram_block1a_149.port_a_data_width = 1,
		ram_block1a_149.port_a_first_address = 147456,
		ram_block1a_149.port_a_first_bit_number = 5,
		ram_block1a_149.port_a_last_address = 155647,
		ram_block1a_149.port_a_logical_ram_depth = 307200,
		ram_block1a_149.port_a_logical_ram_width = 8,
		ram_block1a_149.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_149.power_up_uninitialized = "false",
		ram_block1a_149.ram_block_type = "AUTO",
		ram_block1a_149.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_150
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[18]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_150portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[18]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_150.clk0_core_clock_enable = "ena0",
		ram_block1a_150.clk0_input_clock_enable = "none",
		ram_block1a_150.clk0_output_clock_enable = "none",
		ram_block1a_150.connectivity_checking = "OFF",
		ram_block1a_150.init_file = "../RAM/image.mif",
		ram_block1a_150.init_file_layout = "port_a",
		ram_block1a_150.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_150.mem_init0 = 2048'hFFFFFFFE0008000009FFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFFFFFFE187E000000000000C7FF3FFFFFFFEFFFFBBF61C000C004007FFFFFFFFE10000000003FFC0001FFFFFFFFFFFFFFFFFFFE00000000FFFFFFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFE03F8000000000000C0FFFFFFFFFFFFFFFFFFF000006006003FFFFFFFFC000000000017F80001FFFFFFFFFFFFFFFFFFFE00000001F0FFFFFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFFFFFFE0FFA000000000001F0CFFFFFFFFFFFFFFFFBF000003001801FFFFFFFFC00000000000FF00005FFFFFFFFFFFFFFFFFFFF000000019E3FFFFFFFFFFFFF,
		ram_block1a_150.mem_init1 = 2048'hFE00000000003FE00000FFFFFFFFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFC3E7800070000000038FFFFFFFFFFF7C6FCFFFFC13C030001FFFFFFFFFE28060000003FE00000FFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFE1E000007000001801FFFFFFFFFFFFFFF3B7FFF701C00C001FFFFFFFFFF08000000003FE08000FFFFFFFFFFFFFFFFFFFF0010000000FFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFFFFFFE0C340000000001800FFE7FFFFFFFF3FFFCC8FFC000007000FFFFFFFFFF10000000003FF00003FFFFFFFFFFFF,
		ram_block1a_150.mem_init2 = 2048'hFFFFFFFFFFFFFF7C07C0001FFFFFFFFFFFE0000000005FF00000FFFFFFFFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFFFFFFFFFFFF200FFFFFFFFFFFFFFFFFFFFFFFFFFC3FF8000000040018003FFFFFFFFFFFFFE7FFE7C780E0000FFFFFFFFFFCE0000000007FE00000FFFFFFFFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFFFFFFFFFFF100FFFFFFFFFFFFFFFFFFFFFFFFFFC3FFC00000000000000BFFFFFFFFFFFFFFCFFF3FFE0380007FFFFFFFFFE20000000003FF00000FFFFFFFFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFFFFFFFFFFF901FFFFFFFFFFFFFFFFFFFFFFFFFFC3C78000B0000000000DFFFFFFFFFFB7FFBFFFFFCF00E0003FFFFFFFF,
		ram_block1a_150.mem_init3 = 2048'hFFFFFFFCFFF0180000000000407FFFFFFFFFFF8FFFFFFE03E040003FFFFFFFFFFFC0000000000FFE001BEFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFFFFFFEFFF00E0000000001003FFFFFFFFFFE7FFFFFDFC0F840003FFFFFFFFFFFC0000000000FFE0001FFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFA01FFFFFFFFFFFFFFFFFFFFFFFFFFC7FF0060000020006003FFFFFFFFFFFFFFFFFF7F01F00003FFFFFFFFFFFE0000000000FF80000FFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFF601FFFFFFFFFFFFFFFFFFFFFFFFFFE7FF800000006000C007FFFFF,
		ram_block1a_150.operation_mode = "single_port",
		ram_block1a_150.port_a_address_width = 13,
		ram_block1a_150.port_a_byte_enable_mask_width = 1,
		ram_block1a_150.port_a_byte_size = 1,
		ram_block1a_150.port_a_data_out_clear = "none",
		ram_block1a_150.port_a_data_out_clock = "clock0",
		ram_block1a_150.port_a_data_width = 1,
		ram_block1a_150.port_a_first_address = 147456,
		ram_block1a_150.port_a_first_bit_number = 6,
		ram_block1a_150.port_a_last_address = 155647,
		ram_block1a_150.port_a_logical_ram_depth = 307200,
		ram_block1a_150.port_a_logical_ram_width = 8,
		ram_block1a_150.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_150.power_up_uninitialized = "false",
		ram_block1a_150.ram_block_type = "AUTO",
		ram_block1a_150.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_151
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[18]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_151portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[18]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_151.clk0_core_clock_enable = "ena0",
		ram_block1a_151.clk0_input_clock_enable = "none",
		ram_block1a_151.clk0_output_clock_enable = "none",
		ram_block1a_151.connectivity_checking = "OFF",
		ram_block1a_151.init_file = "../RAM/image.mif",
		ram_block1a_151.init_file_layout = "port_a",
		ram_block1a_151.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_151.mem_init0 = 2048'h0000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000001EFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000003FFFFFFFFFFE800000000000000000000000000000000000F0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000003FFFFFFFFFFF000000000000000000000000000000000007FC0000000000000,
		ram_block1a_151.mem_init1 = 2048'h01FFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000003000000000000000000000001D7F9FFFFFFC00000000000000000000000000000180000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000800000000000000000000000F7FFFFFFFFC00000000000000000000000000000080000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000300000000000000000000000EFFFFFFFFFC0000000000000000000,
		ram_block1a_151.mem_init2 = 2048'h00000000000000000000000000000000001FFFFFFFFFA0000000000000000000000000000000000000000000000000000000000000DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000031FFFFFFFFF80000000000000000000000000000000000000000000000000000000000000EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000001DFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000040000000000000000000000,
		ram_block1a_151.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000070000000000000000000000000003FFFFFFFFFF00000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000003FFFFFFFFFF00000000000000000000000000000000000000000000000000000000000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000001FFFFFFFFFF00000000000000000000000000000000000000000000000000000000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_151.operation_mode = "single_port",
		ram_block1a_151.port_a_address_width = 13,
		ram_block1a_151.port_a_byte_enable_mask_width = 1,
		ram_block1a_151.port_a_byte_size = 1,
		ram_block1a_151.port_a_data_out_clear = "none",
		ram_block1a_151.port_a_data_out_clock = "clock0",
		ram_block1a_151.port_a_data_width = 1,
		ram_block1a_151.port_a_first_address = 147456,
		ram_block1a_151.port_a_first_bit_number = 7,
		ram_block1a_151.port_a_last_address = 155647,
		ram_block1a_151.port_a_logical_ram_depth = 307200,
		ram_block1a_151.port_a_logical_ram_width = 8,
		ram_block1a_151.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_151.power_up_uninitialized = "false",
		ram_block1a_151.ram_block_type = "AUTO",
		ram_block1a_151.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_152
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[19]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_152portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[19]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_152.clk0_core_clock_enable = "ena0",
		ram_block1a_152.clk0_input_clock_enable = "none",
		ram_block1a_152.clk0_output_clock_enable = "none",
		ram_block1a_152.connectivity_checking = "OFF",
		ram_block1a_152.init_file = "../RAM/image.mif",
		ram_block1a_152.init_file_layout = "port_a",
		ram_block1a_152.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_152.mem_init0 = 2048'h0000000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000003FFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000600000000000000000000000000007FFFFFFFFF80000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000003C0000000000000000000000000007FFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_152.mem_init1 = 2048'h000000000000000000000000000000000000000001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000003C000000000000000000000000003FFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000700000000000000000000000007FFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001E0000000000000000000000003FFFFFFFFFD000000000000000000000000000000000000000000000000000,
		ram_block1a_152.mem_init2 = 2048'h000FFFFFFFFF60000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000001000000000000000000000007FFFFFFFFE00000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000600000000000000000000003FFFFFFFFC0000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000001000000000000000000000CFFFFFFFFFC0000000000000000000,
		ram_block1a_152.mem_init3 = 2048'h000000000000000000003003FC0000000003FFF9FFFFF8000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000002001BC0000000003FFF8FFFFF0000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000BE0000000007FFFEFFFFE0000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000019000000,
		ram_block1a_152.operation_mode = "single_port",
		ram_block1a_152.port_a_address_width = 13,
		ram_block1a_152.port_a_byte_enable_mask_width = 1,
		ram_block1a_152.port_a_byte_size = 1,
		ram_block1a_152.port_a_data_out_clear = "none",
		ram_block1a_152.port_a_data_out_clock = "clock0",
		ram_block1a_152.port_a_data_width = 1,
		ram_block1a_152.port_a_first_address = 155648,
		ram_block1a_152.port_a_first_bit_number = 0,
		ram_block1a_152.port_a_last_address = 163839,
		ram_block1a_152.port_a_logical_ram_depth = 307200,
		ram_block1a_152.port_a_logical_ram_width = 8,
		ram_block1a_152.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_152.power_up_uninitialized = "false",
		ram_block1a_152.ram_block_type = "AUTO",
		ram_block1a_152.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_153
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[19]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_153portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[19]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_153.clk0_core_clock_enable = "ena0",
		ram_block1a_153.clk0_input_clock_enable = "none",
		ram_block1a_153.clk0_output_clock_enable = "none",
		ram_block1a_153.connectivity_checking = "OFF",
		ram_block1a_153.init_file = "../RAM/image.mif",
		ram_block1a_153.init_file_layout = "port_a",
		ram_block1a_153.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_153.mem_init0 = 2048'hAF273A6DFCEC96FDC600236E9276CB06F520A3ECED1BE260472176B3EB9375C7058845F8A87398859F56407309E99D60CDCDB0860DD2B74A84774F73AF8F307716D8F82272CC6D92689F351DBF576A9EF0E71C513908C7A78B1003FF9612F2839262CABADECEF7745A3D064E143AA5ABC92676F0EFCB50D5021B183813DACD2B2484EB0F6D026597FFECC55AD9259278E583491B353C2CE0F052613A793F414A68E9345465819C488743F31AF802F3F1DD675CBDF05303AF23B5CBBF00CFFDB1DD1CE01AB2F9D17B28BD96D15FFA3C6F36133C610F122916C737D372198926310612E167AEBF117286D7448EC1530CB538933BE2416DD181FB75A41FBF21908A,
		ram_block1a_153.mem_init1 = 2048'h74891FE966F7CB06546778D675A0FAD07EADDB299AB0B1422FB29D8EE0A698E64809B050CB7CB1E61C95DFE47F8CED98B6205A74179DC5778FA09B6D93E94E3DD84A803A2C14A891DD17914F8B59409247B9137ACB4FEA195E3E147C22ABC4B4E16AB36A54817D95DC2E6B69363CA8D4BF4B3DCE890F17DCE798806691C7AB118299CC3345F17A97B1EDBD7C1FBF4ACC5724003FF5DA5A45C289592D3F0FE29DFD89E0115B77F67C83118F1A24AAC3E90BD2DB4CDB140FBEC87402A19963D3F5C5CF8D96FED48F8FD011B598E14CDEBF51C98B247813135CC165EACC7BE7249201512F45790323206B4AD01CE1E1C1111E5C365A09E78A0558BF82864B2F76D7,
		ram_block1a_153.mem_init2 = 2048'hCFF206CA5B569F70768746C8B390C2DC861CC660C1BD902580AABB066A8258535901EF889CB9C64DDCCB74216B4FC265B28B52A2BCB436D6247368FDAE8EC9338B01ABE2286A17F68D0FEF832C13FD07852810890FF292FA9AE31BAF3C5F4B2650E52F60025712353B6DE00E9AFEC28514F1717F67B1BD67C5CF0C717243E6EDCFE7BA91C716B18CC4DD2E6A3647D2B9AB16813E3AE4A6B547C85DF80B68A665715500F00E78A1882B51A1E30F114476025D99AE3EB4E0BC3E8D04FAAE79AC16EB2BF1462C2606150BC28639EF72A2A4DF5673D712C41E98A886B2EBA8698B306800516D2006742EF748A3AF35E61B11FF38B3B69EA15FA81348AE5BBD97BC88,
		ram_block1a_153.mem_init3 = 2048'h55A623C7E4F3CD748255AE8C0091BAEF8FE4B0D6FC9704E2FA281259707315F156F40E066D3FC7ED570B44685A32FE109872C11C7468803647ECE970079048AD27D4A515FB656A61FFC552D8578158C7C646FAA5F546D55EA652E5FC406AD6D9346413C708480EEBD92D45022935BE52C45B1B418738B3C0276C45564DE8A17FB1900AB03917B9369C3D6A141FBFCC9EFF70616C5D6ECDBE07DF9902A79798BFCBAEEDAB6B35406C23D8250141F297D7C239074F544A97B362267EA38D2D9811D69FC134886B8BEA0A908D3AEF210B56801AF4EA768D6E35D346611A6C41E11F99BD4D292580199470252C542ACFD4296F90EC560D2B7D43A434FD31868E11AE,
		ram_block1a_153.operation_mode = "single_port",
		ram_block1a_153.port_a_address_width = 13,
		ram_block1a_153.port_a_byte_enable_mask_width = 1,
		ram_block1a_153.port_a_byte_size = 1,
		ram_block1a_153.port_a_data_out_clear = "none",
		ram_block1a_153.port_a_data_out_clock = "clock0",
		ram_block1a_153.port_a_data_width = 1,
		ram_block1a_153.port_a_first_address = 155648,
		ram_block1a_153.port_a_first_bit_number = 1,
		ram_block1a_153.port_a_last_address = 163839,
		ram_block1a_153.port_a_logical_ram_depth = 307200,
		ram_block1a_153.port_a_logical_ram_width = 8,
		ram_block1a_153.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_153.power_up_uninitialized = "false",
		ram_block1a_153.ram_block_type = "AUTO",
		ram_block1a_153.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_154
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[19]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_154portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[19]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_154.clk0_core_clock_enable = "ena0",
		ram_block1a_154.clk0_input_clock_enable = "none",
		ram_block1a_154.clk0_output_clock_enable = "none",
		ram_block1a_154.connectivity_checking = "OFF",
		ram_block1a_154.init_file = "../RAM/image.mif",
		ram_block1a_154.init_file_layout = "port_a",
		ram_block1a_154.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_154.mem_init0 = 2048'hF307AC191160C57DC1FFFC019F0B3FFBEEE65C3C99FFDA000811C1A4CC36F83C2B9D2C8F6B8AE331E7E74D1EF87E0B14DC13F0E91F73BE8317F439DF9DE6BE0716C8FC02440C21F3430F0300831F9106FB391787D1EAE67F04EFFC6B10EC8E81ABA21517CB33C107D47CD25B3C168EA2EE196FAE525511337A90808EEFDD62DFA439AB701FE3FC15FF20A2673804EB8787A00E17303C20E0DA085215112F8621010803DBB52B29C17FDFCFB68DF4737FFD966036E9233E8F83FB22055866618EECF08C46F6CA7BC2770E5DD720F020FD309CF87EFF7236874140CAB3336A678EA678E48B5EBF010089D7D4824F640A3486B093BD66636B0007EDDFC03FFE705B,
		ram_block1a_154.mem_init1 = 2048'h1702F1B8A407EFFB852322EFA4E55AA3BE9114F032AE7CC1DFB37E80C1680F3FAE23E3FACC9510B0CB4ABB75C787A2D5A1F866AC45FE61AB21C208838C46751ED8C17FC47F15B166CA9EF4DB0590BB8FA5061F52D70FEDFF97B1DB83C7F31F5B9FBB2C43C98C667017EFFC863800BFDE8E2D21ED0F9B63061F135DA90FFDE788D2A043446DB1BDD26AD5F907C030581BAC8BFFC03BDB90BED928C5AE37903D43FC0E35ED7877FFFFAAB01573111B1DA8480574772756EA2147BFFC409E1B6FFF7828082DAF99A7903C7648C6E3C0DEB675DF4F71FA3FCD8D1F586B6DB4781071BCCFFFBA1F93A49A7839ABCC6DE9F94F1E4838217AE78BE6D40589E13A238627,
		ram_block1a_154.mem_init2 = 2048'h1511FF343E329B1E3ABDB768124BF044A202C822E68B60604177A75C4FFB899AFF0F702D867946C07CCBF9CC733003FDF2FB7059FFBF444A0D4BD9BA9E61315363E1E63CA9766DE7F7222CB8D72BCCF62ED9FF70FF621A006EC1CDC7CF30E5FA1FF814283DF81FF18B07DDBE1A0378D4D3F97D706D24D4C07DCFF98F5A3C0775FF266A5CA61EED88E1F9A8B589ADBC36BFE7FC861D55978CBA4A094076A703851D3CFF00FEC93BD64FC10B0080E3D4F6A8427DA22CC4EF46480F007A6E0D8A3BDAB8AD3845124EF0DFC3788F0D8C44FFE007BC3DC4092233DBCB74EA87FBCE9B4FFBEC22F3FC2B5818C790674BBF261D92304E407E81A4DA9C9791D9F77A0606,
		ram_block1a_154.mem_init3 = 2048'h7DC665020407D5FA4F743C9C010FB278131C7EE73F1DC237185B13031AA77E38BE31FBDF96802E9D3644BBA8E19E68D19C73C543E66CD781C7FF12D020604EFBE7DB9D4C18146BFDC8E790C43EFFE4B34FB6D015D0439FD62468A3764267D63EC21CFFFD2AD24956F06C2560A31018B52C43E97C16F40AD5C27A3D6EB680A204B7CFEEB3D5EBE6899C3EF1FC2C600FFEFFFF24458A1B1E49B8F029946C6EC70CC77E9CAEB6CDE445C9DDDC7F4134673B1818FFB1362D9B7A9E6F1E5C4C83A23F12A1B0C19E0A87523B67C0217961FE44010BDC970D4E3882F347F8EA743C01FFF9BD6BDE22013186B413CB401930EE014F60D8DEED31692BEA890C77E69F7F56,
		ram_block1a_154.operation_mode = "single_port",
		ram_block1a_154.port_a_address_width = 13,
		ram_block1a_154.port_a_byte_enable_mask_width = 1,
		ram_block1a_154.port_a_byte_size = 1,
		ram_block1a_154.port_a_data_out_clear = "none",
		ram_block1a_154.port_a_data_out_clock = "clock0",
		ram_block1a_154.port_a_data_width = 1,
		ram_block1a_154.port_a_first_address = 155648,
		ram_block1a_154.port_a_first_bit_number = 2,
		ram_block1a_154.port_a_last_address = 163839,
		ram_block1a_154.port_a_logical_ram_depth = 307200,
		ram_block1a_154.port_a_logical_ram_width = 8,
		ram_block1a_154.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_154.power_up_uninitialized = "false",
		ram_block1a_154.ram_block_type = "AUTO",
		ram_block1a_154.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_155
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[19]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_155portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[19]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_155.clk0_core_clock_enable = "ena0",
		ram_block1a_155.clk0_input_clock_enable = "none",
		ram_block1a_155.clk0_output_clock_enable = "none",
		ram_block1a_155.connectivity_checking = "OFF",
		ram_block1a_155.init_file = "../RAM/image.mif",
		ram_block1a_155.init_file_layout = "port_a",
		ram_block1a_155.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_155.mem_init0 = 2048'h80C7701DF75A4C023FFFFFF06003FFF9FFE61FCF960279FFFFD2A548A67605BF3279BC70C0B3FA5FDDF58E9E078FFF74C3C00F10000C3B6C080B0D4041EDA7F0E9370003F40C21F35F70F0FF829FFF8D003FE78FFB465E00FFFFFF859000FF7FBBE21FE7D4032CF82FA7C49BB386B92BF3FFB5602C44AF58601FEA46002F9FFF9B801480001C794600EC808038EB7B80781FF01E903C20E0C107B0EF00CFF98CFE17FBCFDD87673FFFDFFFCF0F08738FFDF67FC5FE0394707C23D0CA13367745F1FF19310B15CC242349D6030003DFFCCF800780008C3957BEC37CCC2CE81F807987180D76BF01008748347E5087F1C9FF5F9C1B8D07277FFFFDFFFFC30070BB,
		ram_block1a_155.mem_init1 = 2048'h37FFFE38EEC7EFFED0E0C2FFE41987127E860001F846EC3FFFB3FF7F01E00FFFF1E3E41930060FFE17C31F4BC078675DC7FF80E1FBFDD2ACD9FFE7207F8FBC1C1BC0000000EA3C64D861C2DCF76FFC401DFFE09EBF8FEFFF5D701EFFC003E3907FF43041CB34EE0FEFEFFFFFC000BFDF71EF260DF0016CFE039C2C3F8005E94AE57FB020FA71625014FF4B9C3FDFB8182380000000241D68D817C31FC86FFFC003F7C20E9977FFFFF770FC8F080BE08CF7E06043E5A266203FFFFFFF6003FFF8FFEE0FCC8000607FE3EB34DEE0594D01663FE0872E1FDC27EF71EFBC0F8FF07023C00000006C296C78078EC3C6D5E6C0E1B7C00276E78BE7F966781F022FF9FB,
		ram_block1a_155.mem_init2 = 2048'hECF0000000009DBC017E1631A23FF3C341FF3020E724001D3BFE63DC4E03FAC208F7A0384290FE3FFCCBFFF3830003FDF2FB601800B933BE7A1B8E7981FF812F93FE1FB32F67DC8206A1F287FFBBD405CDF8000000041C9C013F2EB6CF0FE1F9E01FF8203EB01FF380FC3E7E1A0384C43001C171A6B44C3FFDCFFFF0A20007FDFFE7F21C181F9A7FDEF1D8AB80732FBFCFF803D3C070DBCA838AFBC7FFBFFE04DCFC000001363D48003E9EB1800C34F66FBFFFA23024EFFDA5FCF8FA6E01C8003A433101A706DE0FFFC3FF700D80077FFFC7F81C380C1E0E05438BF58007F9FF0FFC03B9F002436CB0BF6C60FFBFFE1C5E300000017E394C900F86DAC70DF980,
		ram_block1a_155.mem_init3 = 2048'h5DF9E6000400754D174C667C0200420000FC0106006204FB0407F2C00D570F0001CE0400077FF20169CFFFE700E26C204F832887D33BB07FC7FFFFEFC0004EFFE7DFC283980FE3FC430610F471FFE9DF7FF930C9D0435BCF53C6930E4360260001FC0007143C8DB40FE3E7E0AC97870823BC08800706C432E1F7FD610740AC14700102CBC198907F9C3FFFE3CC000FFEFFFF4383E80047FA6B1FC8AE63FFA01E7FF1715DC3FE598394C3FC0741700700E9F8000108101DBC01E03E7FAC47B800117E00018F8778C2F9F040204F01FBFC70F300F8E325187FF347FFF5840001FFF9BD6819D0037FF5435FC5E387FF8017EFFF3F5E12392BB00F03C50FE67F1F05,
		ram_block1a_155.operation_mode = "single_port",
		ram_block1a_155.port_a_address_width = 13,
		ram_block1a_155.port_a_byte_enable_mask_width = 1,
		ram_block1a_155.port_a_byte_size = 1,
		ram_block1a_155.port_a_data_out_clear = "none",
		ram_block1a_155.port_a_data_out_clock = "clock0",
		ram_block1a_155.port_a_data_width = 1,
		ram_block1a_155.port_a_first_address = 155648,
		ram_block1a_155.port_a_first_bit_number = 3,
		ram_block1a_155.port_a_last_address = 163839,
		ram_block1a_155.port_a_logical_ram_depth = 307200,
		ram_block1a_155.port_a_logical_ram_width = 8,
		ram_block1a_155.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_155.power_up_uninitialized = "false",
		ram_block1a_155.ram_block_type = "AUTO",
		ram_block1a_155.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_156
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[19]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_156portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[19]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_156.clk0_core_clock_enable = "ena0",
		ram_block1a_156.clk0_input_clock_enable = "none",
		ram_block1a_156.clk0_output_clock_enable = "none",
		ram_block1a_156.connectivity_checking = "OFF",
		ram_block1a_156.init_file = "../RAM/image.mif",
		ram_block1a_156.init_file_layout = "port_a",
		ram_block1a_156.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_156.mem_init0 = 2048'h8007FFE5F359C3FFFFFFFFFFFFFC00000019E00FF00387FFFFECFC871FF65E433C067800146BF95A0E08F031FFF0008B3FC0000000003C4FFFFF0D3FFE0C400FFFFFFFFC7FF3DE0CBAFFF0007DE00000003FF87FF709C1FFFFFFFFFE6FFF0000441DE006E003C3FFFFC1F0C41786AA77FC0008A00E053F1084E07451FFF000007F80000000007E67FFEC807FC7F0047FFFFFFFE027C3DF1F3AFFF000FFF00000001FFC3FF368E0FFFFDFFFFFF0FF8C0002098005E003C5FFFFC043B05F466E3BFE00008007E3EFE201703848FFFC0003FF80000000003E67FFC0187FC017F87FFFFFFFF16940FEFF7D3FF401BFF80001801F9FFFE300E0FFFFFDFFFFFCFF8F04,
		ram_block1a_156.mem_init1 = 2048'hF7FFFFC717781001B3E002001BFE000C01781FFFF661E3FFFFB3FFFFFE1FF000001C18180007FFFE1FC3D3003FFFE062F800004B7FFC7CE02607059FFFF003E3E7C0000000003E4727FFC1DFF8F0003FFDFFFFE105F01000CCF01E003FFC000C00003FBFC763E1FFFFEFFFFFFFFF40200010D80C00029FFE1F9F9A207FFDE156F80000038FF10CAE13038543FFE007E7DF80000000001E4F27FFC0FFFFF0003FFFFFFFF01D8800006EF0FC00FFF4009000007FBFE361E1DFFFFFFFFFFFFC00000011F00C80019FFFFFFC9C211FB840BE78003007615FC128288F91A3FFF00F8FDFC0000000002E4F87FF8E3FF8C2003FFFFFFFFC7B18741834E7F800FDD00003,
		ram_block1a_156.mem_init2 = 2048'hF3F0000000009E2FFFFC09005DF00C3FFFFFFFDF1837FFFC87FE1C23B1FC04C207F83FC7CF77C1FFFCCBFFFFFCFFFC020D04801800B8F002601BF0807FFF8106FC0000302D98B15DF864137FFFC423FBF3F8000000001F2FFFFF118610F01E07FFFFFFDFC0DFE00F07FC0001E5FC00C40FFE7E8FE3F3C3FFFDCFFFFFFDFFF8020018021C001D780FC0F1E4907FFF3F43F000003C2F8980FB7C280A3FFFC001FBE3FC000000003E6FFFFF81805FF00B09EFFFFE5DC0BB100363FC000591FE080005FC3EFFE311C1FFFFC3FFFFF27FF8000038001C000EFE0E01C3EC007FFFFBC0700000EFF000270CCF1E051FFFC001E3E130000000003E6F6FFF81DB98F0007F,
		ram_block1a_156.mem_init3 = 2048'h6200180004007E3E348361FC03FFFDFFFFFC00060000072300000C3FEFF8FFFFFFFFFFFFF803FDFD1FC0001FFF019FE03FFC0FFFCCE78FFFC7FFFFFFFFFFB100182000001807E4023007ECC20FFFC6CF80000F01D043393F8FE11AFE439FF9FFFFFC000700000E27FFE0191F4F987FFFDFFFF7FFF807000F9FF0029FF83F5FE40FFE0D07CF478FFF9C3FFFFFF3FFF001000080000803C004081FF45E1FFF800080000E0003FF8E7FE3D02EFF418FF8FFF7F8000100001E2FFFE0010053C847FFEFFFFFFE700BFFC587F03FDFB0FE04040FFC1F07EE6307FFF347FFFFFBFFFE00064288180002F008701FFB1C7FFF800D9000005E003BE2EFF08825FFE680E0FB,
		ram_block1a_156.operation_mode = "single_port",
		ram_block1a_156.port_a_address_width = 13,
		ram_block1a_156.port_a_byte_enable_mask_width = 1,
		ram_block1a_156.port_a_byte_size = 1,
		ram_block1a_156.port_a_data_out_clear = "none",
		ram_block1a_156.port_a_data_out_clock = "clock0",
		ram_block1a_156.port_a_data_width = 1,
		ram_block1a_156.port_a_first_address = 155648,
		ram_block1a_156.port_a_first_bit_number = 4,
		ram_block1a_156.port_a_last_address = 163839,
		ram_block1a_156.port_a_logical_ram_depth = 307200,
		ram_block1a_156.port_a_logical_ram_width = 8,
		ram_block1a_156.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_156.power_up_uninitialized = "false",
		ram_block1a_156.ram_block_type = "AUTO",
		ram_block1a_156.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_157
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[19]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_157portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[19]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_157.clk0_core_clock_enable = "ena0",
		ram_block1a_157.clk0_input_clock_enable = "none",
		ram_block1a_157.clk0_output_clock_enable = "none",
		ram_block1a_157.connectivity_checking = "OFF",
		ram_block1a_157.init_file = "../RAM/image.mif",
		ram_block1a_157.init_file_layout = "port_a",
		ram_block1a_157.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_157.mem_init0 = 2048'h7FF800020F47C00000000000000000000000000F5003FFFFFFFFC3FFFFF62000C000300003F3F843FFFFFF8FFFFFFFFFFFC0000000003F8FFFFF0D00000C0000000000007800000006000FFFFFFFFFFFFFC000000F07C000000000000000000000000007E003FFFFFFFF8F3FF786940000001920103A3F16FCFFFFCFFFFFFFFFFF80000000007F87FFEC800000000000000000003800000006000FFFFFFFFFFFFFE000000F07E000002000000000000000000005F003FBFFFFFEBC7FDF0660000000042000000FE1BF7FFFC7FFFFFFFFFF80000000003F87FFC0180000000000000000017000000003000BFFFFFFFFFE7FE060001F0FE0000002000000000000,
		ram_block1a_157.mem_init1 = 2048'h0800000007800000701FFDFFFFFFFFFFFFFFE0000E5FE000004C000000000000000000180007FFFE1FC3DCFFFFFFE380000000427FFC76E03FFFFC7FFFFFFFFFFFC0000000003F87FFFFC0200000000002000000060000003C0FE1FFFFFFFFFFFFFFC0003F5FE00000100000000000000000000C0003FFFE1F9F91DFFFFDE0A10000000F8BF10DBE1FFFFC3FFFFFFFFFFF80000000001F8FFFFFC00000000000000000001E0000001E0F03FFFFFFFF7FFFFF80001F5FE00000000000000000000000000C8001FFFFFFFFA3FFFFF84041800000070D9FC14FEFFFFF9FFFFFFFFFFFC0000000002F8FFFFF8E0000C00000000000007C0000000C1807FFFFFFFFFC,
		ram_block1a_157.mem_init2 = 2048'hFFF0000000009FCFFFFC00FFE000000000000000003800038001FFFFFFFFFF3DFFFFC0003F0FC00003340000000000000000001800B9F002601BF37FFFFF8103000000302C02B1C7FFE7F2FFFFFFFFFFFFF8000000001FCFFFFF0079E00000000000000000E000008003FFFFFFFFFF3BFFFF80001F8FC00002300000000000000000021C001DF80FC0F1E77FFFFF3F000000000FF00090FBFFEBFAFFFFFFFFFFFFFC000000003F8FFFFF807FE00000001000000000C00000E003FFFFFFFFF7FFFFFFC0001F0FC000003C0000000000000000001C000CFE0E01C3EFFFFFFFF8008000004FF0002B0CFFFFFCFFFFFFFFFFFF30000000003F8FFFFF802460000000,
		ram_block1a_157.mem_init3 = 2048'h80000000040071FFF7FF43FC03FFFFFFFFFC0006000007C3000001FFF0000000000000000003FFFD003FFFFFFFFFFFFFFFFFF0003E1F80003800000000000000000000001807E0000007FEF7FFFFC0C000000001D043187FFFFF91FE43FFFFFFFFFC000700000FC7FFE000FFF0600000000000000007FFFF800FFFFFFFFFFFFBFFFFF0003F3F800063C0000000000000000000000803C000081FFDCFFFFF80010000000003FFAEBFFFDFE5FF41FFFFFFFFF8000100001FCFFFE000FFE030000000000000000C003F800FFFFFFFFFFFFBFFFFE0001F1F00000CB8000000000000000008180003F000701FFA3FFFFF80020000005E0039E38FFF8FE4FFE6FFFFFF,
		ram_block1a_157.operation_mode = "single_port",
		ram_block1a_157.port_a_address_width = 13,
		ram_block1a_157.port_a_byte_enable_mask_width = 1,
		ram_block1a_157.port_a_byte_size = 1,
		ram_block1a_157.port_a_data_out_clear = "none",
		ram_block1a_157.port_a_data_out_clock = "clock0",
		ram_block1a_157.port_a_data_width = 1,
		ram_block1a_157.port_a_first_address = 155648,
		ram_block1a_157.port_a_first_bit_number = 5,
		ram_block1a_157.port_a_last_address = 163839,
		ram_block1a_157.port_a_logical_ram_depth = 307200,
		ram_block1a_157.port_a_logical_ram_width = 8,
		ram_block1a_157.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_157.power_up_uninitialized = "false",
		ram_block1a_157.ram_block_type = "AUTO",
		ram_block1a_157.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_158
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[19]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_158portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[19]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_158.clk0_core_clock_enable = "ena0",
		ram_block1a_158.clk0_input_clock_enable = "none",
		ram_block1a_158.clk0_output_clock_enable = "none",
		ram_block1a_158.connectivity_checking = "OFF",
		ram_block1a_158.init_file = "../RAM/image.mif",
		ram_block1a_158.init_file_layout = "port_a",
		ram_block1a_158.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_158.mem_init0 = 2048'hFFFFFFFFFF403FFFFFFFFFFFFFFFFFFFFFFFFFF0EFFC0000000000000009FFFFFFFFFFFFFFFC07BC0000007FFFFFFFFFFFC0000000003FF00000F2FFFFF3FFFFFFFFFFFF8000000001FFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFFFFFF9FFFC00000000000008797FFFFFFFF9DFFFFFC0EF0300003FFFFFFFFFFF80000000007FF800137FFFFFFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFBFFFC00000001000020F99FFFFFFFFC3FFFFFF01FC080003FFFFFFFFFFF80000000003FF8003FE7FFFFFFFFFFFFFFFFFE8000000000FFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFF,
		ram_block1a_158.mem_init1 = 2048'hFFFFFFFFF80000000FFFFFFFFFFFFFFFFFFFFFFFFE401FFFFFFFFFFFFFFFFFFFFFFFFFE7FFF80001E03C200000001FFFFFFFFFC380038F1FC00003FFFFFFFFFFFFC0000000003FF800003FFFFFFFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFFFFFFFFFF401FFFFFFFFFFFFFFFFFFFFFFFFFF3FFFC0001E060600000021FFFFFFFFFFF8C0EF3C1E00003FFFFFFFFFFFF80000000001FF000003FFFFFFFFFFFFFFFFFFFE000000001FFFFFFFFFFFFFFFFFFFFFFFF401FFFFFFFFFFFFFFFFFFFFFFFFFF37FFE0000000040000007BFFFFFFFFFF8E1E03EF01000007FFFFFFFFFFFC0000000002FF0000071FFFF3FFFFFFFFFFFFF8000000003FFFFFFFFFFFFFF,
		ram_block1a_158.mem_init2 = 2048'hFFF0000000009FF00003FFFFFFFFFFFFFFFFFFFFFFC000007FFFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFFFFFE7FF460FFD9FE40C0000007EFFFFFFFFCFD3FECE3800180DFFFFFFFFFFFFF8000000001FF00000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFDE3FFE207F03F0E18000000C0FFFFFFFFFFFFFF9F04001405FFFFFFFFFFFFFC000000003FF000007FFFFFFFFFFFFFFFFFFFFF0000001FFFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFFFFFE3FFF301F1FE3C1000000007FFFFFFFFF00FFFECF3000003FFFFFFFFFFFF30000000003FF000007FFFFFFFFFFF,
		ram_block1a_158.mem_init3 = 2048'hFFFFFFFFFBFF8E000800CFFC03FFFFFFFFFC0006000007FCFFFFFFFFFFFFFFFFFFFFFFFFFFFC0002FFFFFFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFFFFFFFFFFFFFFFFFE7F81FFFFFF801F800003F3FFFFFFFFE2FBCE78000005FFE43FFFFFFFFFC000700000FF8001FFFFFFFFFFFFFFFFFFFFFFFF800007FFFFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FC3FFFF7E0023000007FFFFFFFFFFFFC0071C000201BFF41FFFFFFFFF8000100001FF0001FFFFFFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFF7E7FFFC0FFF8FE0040000007FFFFFFFFFA1FFC61C7000701BFFE6FFFFFF,
		ram_block1a_158.operation_mode = "single_port",
		ram_block1a_158.port_a_address_width = 13,
		ram_block1a_158.port_a_byte_enable_mask_width = 1,
		ram_block1a_158.port_a_byte_size = 1,
		ram_block1a_158.port_a_data_out_clear = "none",
		ram_block1a_158.port_a_data_out_clock = "clock0",
		ram_block1a_158.port_a_data_width = 1,
		ram_block1a_158.port_a_first_address = 155648,
		ram_block1a_158.port_a_first_bit_number = 6,
		ram_block1a_158.port_a_last_address = 163839,
		ram_block1a_158.port_a_logical_ram_depth = 307200,
		ram_block1a_158.port_a_logical_ram_width = 8,
		ram_block1a_158.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_158.power_up_uninitialized = "false",
		ram_block1a_158.ram_block_type = "AUTO",
		ram_block1a_158.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_159
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[19]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_159portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[19]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_159.clk0_core_clock_enable = "ena0",
		ram_block1a_159.clk0_input_clock_enable = "none",
		ram_block1a_159.clk0_output_clock_enable = "none",
		ram_block1a_159.connectivity_checking = "OFF",
		ram_block1a_159.init_file = "../RAM/image.mif",
		ram_block1a_159.init_file_layout = "port_a",
		ram_block1a_159.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_159.mem_init0 = 2048'h0000000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000003FFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000600000000000000000000000000007FFFFFFFFF80000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000003C0000000000000000000000000007FFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_159.mem_init1 = 2048'h000000000000000000000000000000000000000001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000003C000000000000000000000000003FFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000700000000000000000000000007FFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001E0000000000000000000000003FFFFFFFFFD000000000000000000000000000000000000000000000000000,
		ram_block1a_159.mem_init2 = 2048'h000FFFFFFFFF60000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000001000000000000000000000007FFFFFFFFE00000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000600000000000000000000003FFFFFFFFC0000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000001000000000000000000000CFFFFFFFFFC0000000000000000000,
		ram_block1a_159.mem_init3 = 2048'h000000000000000000003003FC0000000003FFF9FFFFF8000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000002001BC0000000003FFF8FFFFF0000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000BE0000000007FFFEFFFFE0000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000019000000,
		ram_block1a_159.operation_mode = "single_port",
		ram_block1a_159.port_a_address_width = 13,
		ram_block1a_159.port_a_byte_enable_mask_width = 1,
		ram_block1a_159.port_a_byte_size = 1,
		ram_block1a_159.port_a_data_out_clear = "none",
		ram_block1a_159.port_a_data_out_clock = "clock0",
		ram_block1a_159.port_a_data_width = 1,
		ram_block1a_159.port_a_first_address = 155648,
		ram_block1a_159.port_a_first_bit_number = 7,
		ram_block1a_159.port_a_last_address = 163839,
		ram_block1a_159.port_a_logical_ram_depth = 307200,
		ram_block1a_159.port_a_logical_ram_width = 8,
		ram_block1a_159.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_159.power_up_uninitialized = "false",
		ram_block1a_159.ram_block_type = "AUTO",
		ram_block1a_159.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_160
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[20]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_160portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[20]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_160.clk0_core_clock_enable = "ena0",
		ram_block1a_160.clk0_input_clock_enable = "none",
		ram_block1a_160.clk0_output_clock_enable = "none",
		ram_block1a_160.connectivity_checking = "OFF",
		ram_block1a_160.init_file = "../RAM/image.mif",
		ram_block1a_160.init_file_layout = "port_a",
		ram_block1a_160.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_160.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000002FF00000000003FFFFFFFFD8000000000000000000000000000000000000000000000000000100000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000002FF80000000003FFFFFFFF98000000000000000000000000000000000000000000000000000800000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000C001F80000000003FFFFFFFF50000000000000000000000000000000000000000000000000000800000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_160.mem_init1 = 2048'h000000000DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFF0000000000100000000001FFE003E0000003FFFFFFFFF000000000000000000000000000000000000000000000000000000000000DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFF0000000000000000000000FFE001C0000001FFFFFFFF3C000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000007FF00140000003FFFFFFFF98000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_160.mem_init2 = 2048'h00000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000007FF807FC0000003FFFFFFFFFE00000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000180000000000FFFC079C0000001FFFFFFFFF8000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFF0000000000000000000001FFC007C0000001FFFFFFFFF800000000000000000000000000000000000000000000000000,
		ram_block1a_160.mem_init3 = 2048'h00003FFFFFFFBA00000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000017FFF007FF8000000FFFFFFFFFC000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000FFFF007FE0000001FFFFFDFF7C000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFF000000000000000000003FFF80FFC0000001FFFFFFFFFC000000000000000000,
		ram_block1a_160.operation_mode = "single_port",
		ram_block1a_160.port_a_address_width = 13,
		ram_block1a_160.port_a_byte_enable_mask_width = 1,
		ram_block1a_160.port_a_byte_size = 1,
		ram_block1a_160.port_a_data_out_clear = "none",
		ram_block1a_160.port_a_data_out_clock = "clock0",
		ram_block1a_160.port_a_data_width = 1,
		ram_block1a_160.port_a_first_address = 163840,
		ram_block1a_160.port_a_first_bit_number = 0,
		ram_block1a_160.port_a_last_address = 172031,
		ram_block1a_160.port_a_logical_ram_depth = 307200,
		ram_block1a_160.port_a_logical_ram_width = 8,
		ram_block1a_160.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_160.power_up_uninitialized = "false",
		ram_block1a_160.ram_block_type = "AUTO",
		ram_block1a_160.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_161
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[20]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_161portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[20]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_161.clk0_core_clock_enable = "ena0",
		ram_block1a_161.clk0_input_clock_enable = "none",
		ram_block1a_161.clk0_output_clock_enable = "none",
		ram_block1a_161.connectivity_checking = "OFF",
		ram_block1a_161.init_file = "../RAM/image.mif",
		ram_block1a_161.init_file_layout = "port_a",
		ram_block1a_161.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_161.mem_init0 = 2048'h69C4524C7DCA83B8405A62EC36B4AD9F9FD91DE7F44957D2EB0530DAAE69081E57014791D0A7B320066643DF43E5DA863D05CAC34FBDF90EFFDA7835A59274B1DE8FAAD09D52FE4C687E798FEFE56D34C3CAC913D8E16E62595A5F6406B74C8338C48BE9EB69413CD1CF4D53471D7ED9C96811AE274F81BD5CCFA56175146E947423FD2513DC0815C46645E0E41E822295651B3E363F73E5C81CE218EFFDD03A5D7D18ECC3CFD65B8E1308EA8A0C9FA9B28F9FC9C03BC90714AECD1603A62EB588841A921DBEECC6A00B2089DF54C9A1311FBB65FD7D9C441DB76350A30F10B698A69A08C93B10D50D207300DDC002C32C1753203996841C1244D7DBD3FD9FB5,
		ram_block1a_161.mem_init1 = 2048'hA83A75A93E7698D4B175D39D4F7399EF502DFFA87FA5DBCE9410417066FD951EBA2C0429D288F101CC2FFEDE1FEC0452EB9C2FECD8AC9857D583DB2B07A2FB739BB7298E771B76EB9D9FBF037036140A28CC8E09E5B9E865A9B86ACACC7DCC9A6D65BE5BEC1A96A05BEA2D256D5EBFF9D2753E9994B97F506F956D6309A30EA0FBC71B80AEB1726A3B20F23756E4AE62C0E79842E1BA9CACE1F274669A6FAE69CB6C8D332BE8B636DF909BE0C14F7908874AFCE5F899C3FB818A709AF43626EF24714D7E8056F1785433BA936402BA22E779C19F27E36EAA9E7F8A41F3FC3F5E42BAA7B0541EC6918B05308E851E7C76CB6C909919F62D1306C774DBAFB4AC03,
		ram_block1a_161.mem_init2 = 2048'h27E5AFE1927CB144F71FED1DA92C7BB31C486D84960EE05EF1FF184C1D9B3879476F731F5ADCD4D1AC15BB651D1C1B94E30D6F12CF36A74830CADB0435019904C40C8046D0AF4CB0D1E57272BB0A0E5F2612FA1E89C81FDDC164B1835ED08E099259D6C971EB3C5E74864CC019BF199335CADB98AFAD5AB990B777F4F7418A8E871FE17BEA37EA33D429A13F23863028344304829298A62F1E27E964EFD7BE3F0D352F08ABB44E4FCFBFB191CB5F6C7416C108A7EE58081C7E236FC6B8E69C539E1DEB52F61F3A7269A6B02F0923C2A90C99FCD9AFE71CEEE8D165DD1D6FB3A840F23FCA5EAE34987FFCA77799751AC708DC47409FFA7C6EECFE2C6E5083D501,
		ram_block1a_161.mem_init3 = 2048'h86164FC00333D4A0AA38E06B267F1F3FDC00A8A7A560A9351B9916EC9636E9A14FBBE6DC59A25AE5E8F444DD2EE9BC631A540D3AEA9860780A768053DC823F69A24FBA8BA190C7FED0D2BBC2EA28C7773DDB274E78D35BDA60B73C13280F9248827B881F2306DAB2141E5E9EFF67C776E53F9E5CE270C3E604C5BD518D599A48B8BDCF6771C34FF34187161D094699561BCF7032C2A6B1AA39D7221993BC5D0479E808DCA20392292D17EE1101D914FE0543853D04EEA4E4E887FEDC4B144363CD6DDB8FC1686AB803C8787D394CB1F406B436733E4AF4EF2FC8BF7EE2B73DF5672CB04D12A8D18CD98CC73B3E016A7DD41ABECB3387511629C8EC612FB1EEE9,
		ram_block1a_161.operation_mode = "single_port",
		ram_block1a_161.port_a_address_width = 13,
		ram_block1a_161.port_a_byte_enable_mask_width = 1,
		ram_block1a_161.port_a_byte_size = 1,
		ram_block1a_161.port_a_data_out_clear = "none",
		ram_block1a_161.port_a_data_out_clock = "clock0",
		ram_block1a_161.port_a_data_width = 1,
		ram_block1a_161.port_a_first_address = 163840,
		ram_block1a_161.port_a_first_bit_number = 1,
		ram_block1a_161.port_a_last_address = 172031,
		ram_block1a_161.port_a_logical_ram_depth = 307200,
		ram_block1a_161.port_a_logical_ram_width = 8,
		ram_block1a_161.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_161.power_up_uninitialized = "false",
		ram_block1a_161.ram_block_type = "AUTO",
		ram_block1a_161.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_162
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[20]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_162portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[20]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_162.clk0_core_clock_enable = "ena0",
		ram_block1a_162.clk0_input_clock_enable = "none",
		ram_block1a_162.clk0_output_clock_enable = "none",
		ram_block1a_162.connectivity_checking = "OFF",
		ram_block1a_162.init_file = "../RAM/image.mif",
		ram_block1a_162.init_file_layout = "port_a",
		ram_block1a_162.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_162.mem_init0 = 2048'h63DADE39E16C3D78F938FE253859E81FA3FDCEFBF3076B578AE7AE55A72BFF38591C3FFFFF7A243DFE965CFE69F4CB8000EB46FE6C9D95B34D3E30C049FB6AA95EF8C2B0AF5791A397C67FEFF003A034C7378E0AA360C0A28C7C82A00F580956E0F880FE619A87162F37D110A6FE08B937F47FD1EFBE24C880FE55C2CF8B955C6BCB641A64D9087CEC1AB80706A65FA287B9F01FDC923FE3CFC6FDF8F000003FDD1B7F07B9D04ED26ABA8977B9136076C3C3007501C176976977153E805E38FAF7FC7EE1EF7CAD1E6268E5B411E019C49F736A05C6E95CFF2C4C9DB896961A03750DB9C9755297C28DDFF8C0E23002DFEFE3FFD89E980398B58D76EDF082C7DA,
		ram_block1a_162.mem_init1 = 2048'hEC34A109F46749F3BF61D221B10C30EFDF347DA6D1C30F9BF62326E5B4AA313D4ED0F70DE1BC984A5E83FA31931D19B3F48CDFF2E32B2E515E55CFEDD4D7D4A1F7F0F7F0F01EF3F8CF401E03F617504E9FBACA901CDD39E0EFE86783F0001798FF3F1C2C79C9B5F9F62DC5DC7C88FCA22FF9FF104E63A12313794110E41E3361F4FEFB9F7063C21A1A7BDB1827E04380CFE0E7BCA9B09F646ED2B616EB041E2181E2A4FDFDFE8F883FE89DC3F330170887159BC87D5A3148DB8104EBD2C6BFD3577DA1848225A0FDA6D7178F230EA32078C431FFDC76673240FD70D07ABD9C863DE24FDE537758CDA064FEF9450D033742DA168B843FA2CC3FE77BFBF6030001,
		ram_block1a_162.mem_init2 = 2048'h11BB905F2D3084BAFF946A1109451B10487C1F5706045901038CFFB0E064601F78C196B9DA7F3AF0D95A3EC7ABF76BFF980F81995C41C380C910AF7DFE802670F5403BC4207880336F9B8D6A49AFF23F1DBD85FB37AA0041F6F4EE0E397B32D71892BF7AA59D0E41FB1BC83DE000414F38E91C1351DB266BDE4B9C9A9F42EE2BF80700F887DF9630A993B09B1E068068F7DE3F85607E041A0127120FD02143AF3A3F57FFD1B663C7F943FE5D4E80B1F0D99F6CE08F8959C3F9CB6B38C01821C79D2C371058C301A8FB11A583A7CF39D8F341062F159A29A48D9D0A53E5F821EBF0FEDFC9A067C64A8223DCBDA07C598F09DC3FBFE7E530CFDCF01FBF5FD0B04F,
		ram_block1a_162.mem_init3 = 2048'h882DDFCED0B355191C71F7798D223F76F1BCE7EF350A8109C0385840D78D2A8E53695DD7BC4B4903FFFC4A81C2018CE1F98B78359BB3C07082691AD10EFCB8B07D8C48B6B99239E9EF90BFD6469F87B1F1A51B4190431AF31F43E5093D1D957A1F6447E73F09D1AD09BDDDC0CB2952AAC6AC019EB0DBF003FBFCCF89E0B693BADF2278CF965800493E494C20146CFDECE40C007485EA75C1E7743982E78B9F96B42603C9DA619B5EAFC301553F1F8F61639F82C53CF1157AED130F1172A0BB433E720349CB2A9207FC3F6381D4B12C5CFF6BB1CD95FF031F707275516B1DCD9A980F486DBCA00B8BC6FD4C707800B749E77601C4C07F5A68D0AB01729F976168,
		ram_block1a_162.operation_mode = "single_port",
		ram_block1a_162.port_a_address_width = 13,
		ram_block1a_162.port_a_byte_enable_mask_width = 1,
		ram_block1a_162.port_a_byte_size = 1,
		ram_block1a_162.port_a_data_out_clear = "none",
		ram_block1a_162.port_a_data_out_clock = "clock0",
		ram_block1a_162.port_a_data_width = 1,
		ram_block1a_162.port_a_first_address = 163840,
		ram_block1a_162.port_a_first_bit_number = 2,
		ram_block1a_162.port_a_last_address = 172031,
		ram_block1a_162.port_a_logical_ram_depth = 307200,
		ram_block1a_162.port_a_logical_ram_width = 8,
		ram_block1a_162.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_162.power_up_uninitialized = "false",
		ram_block1a_162.ram_block_type = "AUTO",
		ram_block1a_162.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_163
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[20]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_163portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[20]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_163.clk0_core_clock_enable = "ena0",
		ram_block1a_163.clk0_input_clock_enable = "none",
		ram_block1a_163.clk0_output_clock_enable = "none",
		ram_block1a_163.connectivity_checking = "OFF",
		ram_block1a_163.init_file = "../RAM/image.mif",
		ram_block1a_163.init_file_layout = "port_a",
		ram_block1a_163.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_163.mem_init0 = 2048'h63DF200601F200F8F93838C6D63E8AA303FE3F06F000FA8B726EBDD04ED7F007A0FC00000001A659FEF12431902CC700001C3EFF8F87EE3DA3C1FFF0F12C9CE636880D4F6541B01FFFFE7FF000002034C4FF300483FFC1E2F1813ABBDF1FCDEE70FF4307601C4996887D28D00203F086001C0000100166D800A1042FC8C0039C001C1C1F87C3B64323C1FFF0F7683C2217C61F0031E9D01FCFFEFFE70000003FDEE7800081DFC1D2B1FCF564F8FFE32613FC83820006175A6F9E94FE0401C080803C01001003AEC9DC57147338180604608C1BFA07EC69FC63C3FFF76614F202E7F777C93129B03F8DFFFFFF000002DFEFFF8007189F8F9C7BF511EF51FFC7DB,
		ram_block1a_163.mem_init1 = 2048'h4CFF1108F212C60FBF71D5FE010031EFDF3B80B461E1300689A8E49D3277F35BF97F080DF7B8F433A4F96E0FDEFC1E0C007C000100100F65A3EFEE61EB335D41F00FFFFF6FE813E400BFFFFE71A84FEE6F8C1D61D3D8E61FEFF865FC00001F98FF38E0BE01F78819FA43F72BFA57796CEF7E001FCF56928F413A6F0FDCFE3C1E003E04600000C367E7F8C6803B9FA6C0C01FFFFF26409FE061CDF7FD047871C1B8ECCA43E85A607FFFF89FFC03001F08871860DE01E70CF8F939B8500E39DB1DC87E1E0482AB3E2DC5D44980C6FEBC1F803C0E0000016457DFFC2670B22EF066001DFFFF9307DF5FEE5BFFF8F9ECFC043991D8978889603FFFFF7FE406000001,
		ram_block1a_163.mem_init2 = 2048'h0FC07FFF3EFF9A7F0F8C6FE038F9A40EEF807D249075C0FFFFF3FFFF0000607F7FFFEBB6EBB9FE21CFC5E9A1FC71642DFFF0019947409DAFDD35B8FD7D803F8F063C003800013122807E81E3F98E0DCF03C07FFFFE6D003E0FECEFF1FF7B74C0DFECFE1995B4803FFFE7CFFE000041CF3FF7E3CCE1CFFE2BCABB9B012C43E7B3FFF801FB5E2821072199907F9D863F97043E00780001072C80D90DE1FDF0004F07C0FFFF3E4963F806DFFFE2CE1028F01FEFE08198BCC63FFFFB6CFF000021C79F33C214E0BEFFC54B19261FEB4DC67FFFFE01FE3C1D401719293E2F9CF83E14001E00300018072C81C7DA71C18D986F0623FFFF1800D0D0034FFFC15900AC8F,
		ram_block1a_163.mem_init3 = 2048'h7003C031204C6DDBC0400197BD5EC0F9DFC09FEF350E813FB807DFF0C993C69390FBC02C8CD947FFFFFC4EFE02018FE1FFFF80CEE1903F9E975DDCE108A0B82CFFF009B433ADF1F5262E87C4A18007D0018F00B0003C2319801C15173D7F6EF11F803FFF3F0FD9BFFC03DFF0C656403BFFB4004D8CC9F7FFFFFCF3FE001F9DF8FFDF8031ACE3FF4A554E0821502DFA1CFFF0001B3AEC19FEDF070782B0801FD1041E0030021EE3952C23F02D3F1F7F709FE07FFD3FFF1DFF1C0F0FE048DEC3BC878000A0DFE189FFFFFF9FFE1001DC6CFFDFC912647DFFB3CF33EB79D971E251FFF0006145E1699ABDA603F139003F86040E003800002395EF8A401FA7971F78,
		ram_block1a_163.operation_mode = "single_port",
		ram_block1a_163.port_a_address_width = 13,
		ram_block1a_163.port_a_byte_enable_mask_width = 1,
		ram_block1a_163.port_a_byte_size = 1,
		ram_block1a_163.port_a_data_out_clear = "none",
		ram_block1a_163.port_a_data_out_clock = "clock0",
		ram_block1a_163.port_a_data_width = 1,
		ram_block1a_163.port_a_first_address = 163840,
		ram_block1a_163.port_a_first_bit_number = 3,
		ram_block1a_163.port_a_last_address = 172031,
		ram_block1a_163.port_a_logical_ram_depth = 307200,
		ram_block1a_163.port_a_logical_ram_width = 8,
		ram_block1a_163.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_163.power_up_uninitialized = "false",
		ram_block1a_163.ram_block_type = "AUTO",
		ram_block1a_163.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_164
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[20]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_164portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[20]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_164.clk0_core_clock_enable = "ena0",
		ram_block1a_164.clk0_input_clock_enable = "none",
		ram_block1a_164.clk0_output_clock_enable = "none",
		ram_block1a_164.connectivity_checking = "OFF",
		ram_block1a_164.init_file = "../RAM/image.mif",
		ram_block1a_164.init_file_layout = "port_a",
		ram_block1a_164.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_164.mem_init0 = 2048'h9C20000001FE000701383F2921FF4AC07C000000F03238E7821DABD009FFFFFFFFFC000000002791FEF0020F0FDD3FFFFFFFFEFFF07800001FC0000FFE2000800EF00FC01FCF8FFFFFFE7FFFFFFFDFCB3800000083FFC01D0100E50D209FCC80FF003C00600053441000E3D005FFFF7FFFFC00000000671000E00C1F3FFFFFE3FFFFFC1FF83C00401FC0000FF810004277F81F000E67CFFFCFFEFFFFFFFFFFC02000000081DFC02D00007669679FE7A21C007C0000001CDAC80187FE07FFFF7F7FFC00000000AF1000400C0FEFFFFFFBFFFFFBFFF81049FC1FC0000FF9E40DE217F81FC90EE78FFF8DFFFFFFFFFFFD2010000000189F80630005ECF04FFFC4CD,
		ram_block1a_164.mem_init1 = 2048'h0C303108120E3FFFBF71D7FFFEFFCE1020C0018801FF000087F9D8DFD9FFF0700780000DF54F07FC03983E0001FC1FFFFFFC000000000F81FFFFD1E1FCCC23FE0FFFFFFF9FF7EC1FFF8000018FC0400E0C70FF0032C41FFFEFF867FFFFFFE06700C000E001FF800603A5F81F79DFFAB11F80001FCDB8A2FC80E4CF0013FE3FFFFFFE00000000C38BFFF8C1803C7F19FF3FFFFFFFDFFF601F9FC00803FF80000187F0EFC018C61FFFFFF89FFFFCFFE0F778E000C001FF000701F9FF0541FF98E03F8000048245185E042B378009FEBFFFFFFC00000000679BDFFC01CF3DDF0FF9FFFFFFFFECF820201E400007FE0C000807E01F4078871FFFFFFF7FFFF9FFFFFE,
		ram_block1a_164.mem_init2 = 2048'hFFFFFFFF3FFF9FFFFF839000060187FE0FFF8304710C3FFFFFFFFFFFFFFF9F80800002600A3E01C2EF15FD194CF0603A0000019AFCC0FE703F2CF80243803FFFFBFC0000000001C4FFFE00E3FA71FFF0FFFFFFFFFFEF1FFFFFE31000008307301FFF0E18728C7FFFFFFFCFFFFFFFBE30C0000390014E01CACF2D93F1B8C0E138000001FB7A683FF819B7300023863FFFFBFE0000000007C8FFFF00E1FE0FFFF0FFFFFFFFFFFF7C3FFFC0000031E02FF01FFFE08078843FFFFFFB6FFFFFFFDE3860C003F800C200010EC1BB5FF8CDC1FC0000000014E88FF805BADE0023F83FFFFFFE0000000007C8FFFFC1F1FE03E7F0FFFFFFFFFFFFEF3FFFC00000A7E0BC0F,
		ram_block1a_164.mem_init3 = 2048'hFFFFC000000045E2007FF00FBD81FFFFDFFF7FEF350E813FF8002000C0600E4C1FFA3FFC7238BFFFFFFC4EFFFDFE701E00000007D20800FC9E811F050B66B8290000084D75BEBE03E1788038DF8007EFFE7F0000000003E2001FF4EF3D80FFFF1FFFFFFF3F0FD9BFFC002000C180403BFFBBFFBC7A380FFFFFFCFFFFFFE0600700000003C7CC003D1EA62FC51EF5F8050000000E49EF5E01FCB8007CCF801FEFFBFE0000020083E62C03F0FD3CE0FF7FFFFFFFFD3FFF1DFFFC00F0004700C3FF87FFFFE0391877FFFFFFFFFFEFFE03830000016007F800328F3E8E9590F1E03E00000066DCA1CA647BD9C00E47003FFFFBFE0000000003E6FF8A40FFBC68FF77,
		ram_block1a_164.operation_mode = "single_port",
		ram_block1a_164.port_a_address_width = 13,
		ram_block1a_164.port_a_byte_enable_mask_width = 1,
		ram_block1a_164.port_a_byte_size = 1,
		ram_block1a_164.port_a_data_out_clear = "none",
		ram_block1a_164.port_a_data_out_clock = "clock0",
		ram_block1a_164.port_a_data_width = 1,
		ram_block1a_164.port_a_first_address = 163840,
		ram_block1a_164.port_a_first_bit_number = 4,
		ram_block1a_164.port_a_last_address = 172031,
		ram_block1a_164.port_a_logical_ram_depth = 307200,
		ram_block1a_164.port_a_logical_ram_width = 8,
		ram_block1a_164.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_164.power_up_uninitialized = "false",
		ram_block1a_164.ram_block_type = "AUTO",
		ram_block1a_164.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_165
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[20]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_165portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[20]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_165.clk0_core_clock_enable = "ena0",
		ram_block1a_165.clk0_input_clock_enable = "none",
		ram_block1a_165.clk0_output_clock_enable = "none",
		ram_block1a_165.connectivity_checking = "OFF",
		ram_block1a_165.init_file = "../RAM/image.mif",
		ram_block1a_165.init_file_layout = "port_a",
		ram_block1a_165.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_165.mem_init0 = 2048'h0000000001FE000001383FC75FFF090000000000F001B83FFDFC47D00FFFFFFFFFFC0000000027E1FEF001FFF00200000000010000000000003FFFFFFFDFFF7FFEFFF03FFF3F800000018000000000000000000083FFC000010017CF3F9FCF030000000060002F1A1FFDC7D007FFFFFFFFFC0000000067E000E003FFF0000000000003E000000040003FFFFFFFFFFFFDF7FFE0FFFE1FC00030010000000000000000000081DFC0000000C7979F9FE021E0000000000007DDCFFE23FE07FFFFFFFFFC00000000AFE0004003FFF000000000000400000049FC003FFFFFFFFBFFFDF7FFE036FE1F8000720000000000000000000000189F80000005FF17BFFFCEC6,
		ram_block1a_165.mem_init1 = 2048'hF3CFCEF7F2FE0000408E280000000000000001F001FF000081EF9F2FFFFFF0E00000000DF22807FFFF879E001FFC1FFFFFFC000000000FF9FFFFC01E000000000000000000000000007FFFFFFFFFBFF1F3FF00FFF23C00001007980000000000000000E001FF800003F1FFEB6FDFF8400000001FCC0C42FFFFEF9F001FFE3FFFFFFE00000000C3F3FFF8C07FC00000000000000000000000003FFFFFFFFFFFFE7FFF103FF83E00000007600000000000000000C001FF000001F9FFE6AFFF5800000000048202007FFBF4CF800FFEBFFFFFFC0000000067E3DFFC003FC0000000000000000000000001BFFFFFFFF3FFFFFFFFE03FF87F00000000800000000000,
		ram_block1a_165.mem_init2 = 2048'h00000000C0006000007FFFFFFFFE7801F00000FBF0FC00000000000000000000000002C00B9C0003CF15BE02E7F0601C000001998380FFFFFF1E78007F803FFFFFFC0000000001F8FFFE001C04000000000000000010E000001FFFFFFFFCF80FE00001E7F07C00000000300000000000000002E001BC000BEE25DF02BFC0E01C000001FB30483FFFF98E70003F863FFFFFFE0000000007F0FFFF001E000000000000000000008000003FFFFFFFFFD00FE0001F7FF87C000000049000000000000000036000F2000108C1BFEC77CDC000000000000BF00FFFFD873E003FF83FFFFFFE0000000007F0FFFFC00E000000000000000000000000003FFFFFFFFF43F0,
		ram_block1a_165.mem_init3 = 2048'hFFFFC000000045FC007FF0004200000020000010CAF17EC007FFFFFF3FFFF1FFE0040003F1F800000003B1000000000000000007E39800F89CFEC002F7F8B82600000803B1BE3FFFE0F28000FF8007FFFFFF0000000003FC001FF400C2000000E0000000C0F0264003FFFFFF3FFFBFC400400003F9F8000000030000000000000000000306E000511CE4B002FAE5F80E00000001F0EF1FFFFC790000FF801FFFFFFE0000020083F82C03F002C000008000000002C000E20003FFFFFFBFFF3C007800001FF8F8000000000000000000000000010007FC0032CF31FC1261F1E00C000000633B21CBFFFFBCC0007F003FFFFFFE0000000003F8FF8A400040000080,
		ram_block1a_165.operation_mode = "single_port",
		ram_block1a_165.port_a_address_width = 13,
		ram_block1a_165.port_a_byte_enable_mask_width = 1,
		ram_block1a_165.port_a_byte_size = 1,
		ram_block1a_165.port_a_data_out_clear = "none",
		ram_block1a_165.port_a_data_out_clock = "clock0",
		ram_block1a_165.port_a_data_width = 1,
		ram_block1a_165.port_a_first_address = 163840,
		ram_block1a_165.port_a_first_bit_number = 5,
		ram_block1a_165.port_a_last_address = 172031,
		ram_block1a_165.port_a_logical_ram_depth = 307200,
		ram_block1a_165.port_a_logical_ram_width = 8,
		ram_block1a_165.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_165.power_up_uninitialized = "false",
		ram_block1a_165.ram_block_type = "AUTO",
		ram_block1a_165.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_166
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[20]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_166portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[20]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_166.clk0_core_clock_enable = "ena0",
		ram_block1a_166.clk0_input_clock_enable = "none",
		ram_block1a_166.clk0_output_clock_enable = "none",
		ram_block1a_166.connectivity_checking = "OFF",
		ram_block1a_166.init_file = "../RAM/image.mif",
		ram_block1a_166.init_file_layout = "port_a",
		ram_block1a_166.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_166.mem_init0 = 2048'hFFFFFFFFFE01FFFFFEC7C000E000F7FFFFFFFFFF0FFFC7C00003FFD00FFFFFFFFFFC0000000027FE010FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFFFFFFF7C003FFFFEFFF800C06033FFFFFFFFFF9FFFF0E1E003FFD007FFFFFFFFFC0000000067FFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFF7FFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFFFFFF7E203FFFFFFF380800601FDFFFFFFFFFFFFFF82030013FFE07FFFFFFFFFC00000000AFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFB603FFFFFFFFFFFFFFFFF7FFFFFFFE007FFFFFFFFFFFFFFFFFFFFFFFFFFFE7607FFFFFFA00C800003F3F,
		ram_block1a_166.mem_init1 = 2048'hFFFFFFFFF201FFFFFFFFFFFFFFFFFFFFFFFFFE7FFE00FFFF7E76600C00000FFFFFFFFFF20FEFF800007FFE001FFC1FFFFFFC000000000FFE00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF203FFFFFFFFFFFFFFFFFFFFFFFFFF1FFE007FFFFC7E0008902007FFFFFFFFE033FFFD00001FFF001FFE3FFFFFFE00000000C3FC00073FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFFFFFF3FFE00FFFFFE0600007000E7FFFFFFFFFB7DFFFF80000FFF800FFEBFFFFFFC0000000067FC2003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFF,
		ram_block1a_166.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFFFFFDFFF47FFFFDF0EBC000180F9FFFFFFFFE67FFFF000000FFF8007F803FFFFFFC0000000001FF0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFFFFFDFFFE1FFFF5F1DBE000403F1FFFFFFFFE04FE77C000067FF0003F863FFFFFFE0000000007FF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFCFFFF0DFFFEF73E400C00323FFFFFFFFFFFFFFFF000027FFE003FF83FFFFFFE0000000007FF00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_166.mem_init3 = 2048'hFFFFC000000045FFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFFFFFFF9FC67FF3F6301E000001F47DFFFFFF7FFCE41C0001FFE8000FF8007FFFFFF0000000003FFFFE00BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFCF9FFFFBEE3184000071A07FFFFFFFFFFFF10E00003FF0000FF801FFFFFFE0000020083FFD3FC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFEFFF8FFFFCDF0CC00101E0E1FFFFFFFFF9FFFDE3400007FC0007F003FFFFFFE0000000003FF0075BFFFFFFFFFFF,
		ram_block1a_166.operation_mode = "single_port",
		ram_block1a_166.port_a_address_width = 13,
		ram_block1a_166.port_a_byte_enable_mask_width = 1,
		ram_block1a_166.port_a_byte_size = 1,
		ram_block1a_166.port_a_data_out_clear = "none",
		ram_block1a_166.port_a_data_out_clock = "clock0",
		ram_block1a_166.port_a_data_width = 1,
		ram_block1a_166.port_a_first_address = 163840,
		ram_block1a_166.port_a_first_bit_number = 6,
		ram_block1a_166.port_a_last_address = 172031,
		ram_block1a_166.port_a_logical_ram_depth = 307200,
		ram_block1a_166.port_a_logical_ram_width = 8,
		ram_block1a_166.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_166.power_up_uninitialized = "false",
		ram_block1a_166.ram_block_type = "AUTO",
		ram_block1a_166.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_167
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[20]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_167portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[20]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_167.clk0_core_clock_enable = "ena0",
		ram_block1a_167.clk0_input_clock_enable = "none",
		ram_block1a_167.clk0_output_clock_enable = "none",
		ram_block1a_167.connectivity_checking = "OFF",
		ram_block1a_167.init_file = "../RAM/image.mif",
		ram_block1a_167.init_file_layout = "port_a",
		ram_block1a_167.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_167.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000002FF00000000003FFFFFFFFD8000000000000000000000000000000000000000000000000000100000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000002FF80000000003FFFFFFFF98000000000000000000000000000000000000000000000000000800000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000C001F80000000003FFFFFFFF50000000000000000000000000000000000000000000000000000800000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_167.mem_init1 = 2048'h000000000DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFF0000000000100000000001FFE003E0000003FFFFFFFFF000000000000000000000000000000000000000000000000000000000000DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFF0000000000000000000000FFE001C0000001FFFFFFFF3C000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000007FF00140000003FFFFFFFF98000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_167.mem_init2 = 2048'h00000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000007FF807FC0000003FFFFFFFFFE00000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000180000000000FFFC079C0000001FFFFFFFFF8000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFF0000000000000000000001FFC007C0000001FFFFFFFFF800000000000000000000000000000000000000000000000000,
		ram_block1a_167.mem_init3 = 2048'h00003FFFFFFFBA00000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000017FFF007FF8000000FFFFFFFFFC000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000FFFF007FE0000001FFFFFDFF7C000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFF000000000000000000003FFF80FFC0000001FFFFFFFFFC000000000000000000,
		ram_block1a_167.operation_mode = "single_port",
		ram_block1a_167.port_a_address_width = 13,
		ram_block1a_167.port_a_byte_enable_mask_width = 1,
		ram_block1a_167.port_a_byte_size = 1,
		ram_block1a_167.port_a_data_out_clear = "none",
		ram_block1a_167.port_a_data_out_clock = "clock0",
		ram_block1a_167.port_a_data_width = 1,
		ram_block1a_167.port_a_first_address = 163840,
		ram_block1a_167.port_a_first_bit_number = 7,
		ram_block1a_167.port_a_last_address = 172031,
		ram_block1a_167.port_a_logical_ram_depth = 307200,
		ram_block1a_167.port_a_logical_ram_width = 8,
		ram_block1a_167.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_167.power_up_uninitialized = "false",
		ram_block1a_167.ram_block_type = "AUTO",
		ram_block1a_167.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_168
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[21]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_168portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[21]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_168.clk0_core_clock_enable = "ena0",
		ram_block1a_168.clk0_input_clock_enable = "none",
		ram_block1a_168.clk0_output_clock_enable = "none",
		ram_block1a_168.connectivity_checking = "OFF",
		ram_block1a_168.init_file = "../RAM/image.mif",
		ram_block1a_168.init_file_layout = "port_a",
		ram_block1a_168.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_168.mem_init0 = 2048'h0000000000000000001FFFFF80FFFE0000003FF7FFFFBE00000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFF00000000000000000007FFFF007FFF8000007FFB8FFFBD00000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFF00000000000000000002FFFF807FE2C00000FFFE7FFFBD00000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFF00000000000000000000FFFF007FFA00,
		ram_block1a_168.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0080000000000000007FFFFFE8FFFFC000001FFFFFCF7E40000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFF80FFEF8000001FFFFFE3FE00000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000020000000000003FFFFF817FFE0000001FFFFFFFFF00000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFF,
		ram_block1a_168.mem_init2 = 2048'h00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFFFF40000033FFFC7F7F6000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFFF40000017FFFF3E7F40000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFEDFFFFC000000FFFFF9E7FC0000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_168.mem_init3 = 2048'h0000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000007FFFFFFFFFFFFFF800001C7FFFFEFFE000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000103FFFFFFFFFFFFFF800001F3FFBFEFFF000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFE000003FCFF9FEFFE0000000000000000000000000000000000000000000000000,
		ram_block1a_168.operation_mode = "single_port",
		ram_block1a_168.port_a_address_width = 13,
		ram_block1a_168.port_a_byte_enable_mask_width = 1,
		ram_block1a_168.port_a_byte_size = 1,
		ram_block1a_168.port_a_data_out_clear = "none",
		ram_block1a_168.port_a_data_out_clock = "clock0",
		ram_block1a_168.port_a_data_width = 1,
		ram_block1a_168.port_a_first_address = 172032,
		ram_block1a_168.port_a_first_bit_number = 0,
		ram_block1a_168.port_a_last_address = 180223,
		ram_block1a_168.port_a_logical_ram_depth = 307200,
		ram_block1a_168.port_a_logical_ram_width = 8,
		ram_block1a_168.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_168.power_up_uninitialized = "false",
		ram_block1a_168.ram_block_type = "AUTO",
		ram_block1a_168.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_169
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[21]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_169portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[21]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_169.clk0_core_clock_enable = "ena0",
		ram_block1a_169.clk0_input_clock_enable = "none",
		ram_block1a_169.clk0_output_clock_enable = "none",
		ram_block1a_169.connectivity_checking = "OFF",
		ram_block1a_169.init_file = "../RAM/image.mif",
		ram_block1a_169.init_file_layout = "port_a",
		ram_block1a_169.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_169.mem_init0 = 2048'h1822E8FCC025812AE4A6B89B02753D6754FFCA01A894C965C586D0F225EF48DDB80EDA3BD151A91468BE4529E3E6CC64F5881457448FA6393A74717BC22F1056611882C9F33790DD141F3911338A367D03937103D8E16734174B2000DD1E200C31D1B4A4D375F873D54341EEB52459634973FED5E1888CA75BC8B63A77B6F6DDAF3F14308A7E236CB32941E29B00490A62ED536BC43446FECEC9268785AC4364D99A50E372C8BC07C7370EAE25947D8766A22D218722980AA96038FA808664A24BBB48281DAC96CE1FF8872C897D672CD50735CA7DFC47BC75324A489305FC8C714912037D12B5230D56866AD4F87B07551CA22533BDF569C0E3078872C2A526,
		ram_block1a_169.mem_init1 = 2048'hF594AC7CA82DA251B7A95960AC93D3D5A7DFC908517B7ADF3528EE219730DA26CCFD6053932441F02E4D26AA63B7EB27B09E5EA78EF8EAF2D06F5180E2908592943C89B85B77BCA993745E8F60AE2C42372289DA84502E9F8ABADCB0C76B107CDADC2B437B305C85CFD69E9A4960122A8A7069D2AB79FB5B57E06D577DCFC5CB1470C18E183D442BCB12AFE0A2479951AD6724F405B30C30DC4E289CA3B5B4F68EA32DC3A7FB65DCD23844A84F5F725769D090D866C1EDA2E51501A6A2BBFD9E43D90EE5909B2B9C4597C118FF40A020D50DF87FD8EC27E9DB0514059BE6F62955FD19544345C0200167768711CA30225B67B4F1E78B544DF526738E2F56AFED,
		ram_block1a_169.mem_init2 = 2048'hF02E330B05E57DCBC5F20DA2DF3CC46AD93724D78F980BF5B5DA219B8F06747D47BB547F0459C942FE29B756CE4A9FB67AEC0DB76ECB62D9D9E0BE9BDD226412D2D22DA140031C62DC79BDC7E4D2DA44F12AC6863B3D4B17697382E8042A10739FB0A6BA76D4B6852B211897B455E40442FFF5B5DB1400D0CDCF5231A17667BAED1C0C62DE14903D05BB6550B858FD390CAC6D28A91F95DE100F2FB7F5EFE453CA97BCB08C531A8C13BC5BDC87E31B20E5D8775B6B48D3AE3EC13DDBA4F8C3176742FAA28D2774E2EB8947A652574C3966B5F4754E99001DB521449F895B2E324D5174E0F03125FFDE12E15B7D832BDA86662D47230D1263B67EE224132FB31F,
		ram_block1a_169.mem_init3 = 2048'h54704539F3AACADEBAA40E7ADE6378EFA20BB3EA1A6DBF3F62F6E7C0F7DA2691B9CFC9F90B1AA44A9A657C92438F82286D78454C2BE51E3001B4B11184163E63D99440F996371A9ED418C1568885E86A5DAC4D6F2B992225C22DF398769246307F3821D1FD89BE8A2FE2BA789C2410DC9172B9C38CAF8DBF315D9BE97E04E735297956E5FDA8C463043EB80BA634006714F56286FF84527DF1B0335BBEE7DB40BE6476701DA4143E825813D661526363F4AC0EBEED265F3F923C453AAB562121EC1566B2142A3027C95613581A72100E5CD85292E87E93CBB366304A8FAC331B908E869FE546609A1FF3FE82493DFBBC5B88662841A6ACFB668067A05D7BA414,
		ram_block1a_169.operation_mode = "single_port",
		ram_block1a_169.port_a_address_width = 13,
		ram_block1a_169.port_a_byte_enable_mask_width = 1,
		ram_block1a_169.port_a_byte_size = 1,
		ram_block1a_169.port_a_data_out_clear = "none",
		ram_block1a_169.port_a_data_out_clock = "clock0",
		ram_block1a_169.port_a_data_width = 1,
		ram_block1a_169.port_a_first_address = 172032,
		ram_block1a_169.port_a_first_bit_number = 1,
		ram_block1a_169.port_a_last_address = 180223,
		ram_block1a_169.port_a_logical_ram_depth = 307200,
		ram_block1a_169.port_a_logical_ram_width = 8,
		ram_block1a_169.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_169.power_up_uninitialized = "false",
		ram_block1a_169.ram_block_type = "AUTO",
		ram_block1a_169.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_170
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[21]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_170portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[21]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_170.clk0_core_clock_enable = "ena0",
		ram_block1a_170.clk0_input_clock_enable = "none",
		ram_block1a_170.clk0_output_clock_enable = "none",
		ram_block1a_170.connectivity_checking = "OFF",
		ram_block1a_170.init_file = "../RAM/image.mif",
		ram_block1a_170.init_file_layout = "port_a",
		ram_block1a_170.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_170.mem_init0 = 2048'hE1CD3FA665DA7EF2672AA3D24D4DC18518A0D1FBF0706D9BC27A7405A646437BBF1059FC304F526C9F38818C3095F4EFF27B129D49D761F7F077F11261DB5F21E220F655F7D74413EF7951F6D4A9EA38F1DD601A5B03947BE00C60C8B1E6404B18818FA670F572AB8AFC7735340409200E1D6DF6101E735BA8070C0BF0FCB4C54A7F8937BEAC6093F33FC4F6E4FC0F0DB110723FE0B0E406C670A5087397FF50F7ECD157CF2A54F58FB98E4630A79D1778991D21E0B2CAA7525C04E5E12508A8357D27EFED8A3871800EB8D0F7A6B4975BD57D44636A3C03F6BE0C70E3790787FAB63213FDC4FAF5F01289500B1F58E94BDF281AF739D38EABA74F9ACBA7C5DD,
		ram_block1a_170.mem_init1 = 2048'h2A76577F7580D350FDEE61AEB0B2EFD0C91F8CD3589FC65279CCF0B51744603EF187EFEFE0F041A6C642DE61F4C344B1F560BFB903E7DE48D56E2D09B6B171C52DC4FD5A13F1D3CFFCBFEEAF402FF35F93E7140EFC3E5F10D5103929F9CB1A75F0EF3ACCF8AD19E09ED670C77F3C305FBC8EE626C0183C6D27E161074066C5D74BADBD90FB262DE9FA8BF735FABF718DDBA0FCCD4F86FBCFDFAFD821C437BF6F58E38D1EE9AE7235C2C36B2A13AF19EEF092EE2011E458F111CB3DD6CEA3C10D7002E1D160623CDAB24C02D53E74511473F05FF878F771F9E00093E6F1759922B6452A08A1727BDF81E3928756023E6DD86705E2BF9E776B19FB8FBA127BDE65,
		ram_block1a_170.mem_init2 = 2048'h0622E9DFEB33FA2B9CFE1FD7B33F17F1E6FC8AE5404C7C399426DE3934E28CA163DC049F91EB1379A0BB84BB65FB10B8F904CCABF2D496924231ED787C35B214B037EABFCE7AE20092F563A40B2487E746CCC283102B4B2E597FFF73083400C0987FBC311126B3B4045DE123EBF2B9BCF478CA960E43B998C65E528980C430B0F000EB12E09F8291F307A2EED630CAF9E15DE0BD6862099813D18FF3AAD5F8E2C1C07E074AA4D2FC0FC3A52CFFFE979BFE383568B4DFEDA87EF6C0E63DD6F5F08822CB1F0BB102D6B86028369268122679C0F37D71D102317718D47909E5159980EF0FF87354D958D76E90636774054FEFBA2EEFEAE4F1B84381DF04632FE00D,
		ram_block1a_170.mem_init3 = 2048'h54D07F7E3E728BFC9B0E24605C90DEA8A88D676C5D0E8FFF625FDA7AD15F7AFFA0FF609BD8C2C246FE4EF85DC12F92C7116D1AF0FAA874EA654207CA11F13F86E0022387F3CD80F7EA0FA025B467E3AB76AA06F4C5486125C3125CFE45487F037F7DE77540E601FA0E4A40B52AE88C4B8E7D2893E9EF042331607BCDCFCF0B1302B0C87555556F0500F5B4CD14500F81F80B604EF4FCC00EA1561BE097B5E5901973C413C2AB4CB8903F40B94DE7BC03C71FE0484D51C0FFAFFC755D4A973D6FC38616A30F79303F11607FC95A943AE1C0EF192AA7F96932291DBB4F5F9E0D13E0624127FEFDD015FE178B5E43C89A2F4CEAECC84F065978044757D49B4D077C,
		ram_block1a_170.operation_mode = "single_port",
		ram_block1a_170.port_a_address_width = 13,
		ram_block1a_170.port_a_byte_enable_mask_width = 1,
		ram_block1a_170.port_a_byte_size = 1,
		ram_block1a_170.port_a_data_out_clear = "none",
		ram_block1a_170.port_a_data_out_clock = "clock0",
		ram_block1a_170.port_a_data_width = 1,
		ram_block1a_170.port_a_first_address = 172032,
		ram_block1a_170.port_a_first_bit_number = 2,
		ram_block1a_170.port_a_last_address = 180223,
		ram_block1a_170.port_a_logical_ram_depth = 307200,
		ram_block1a_170.port_a_logical_ram_width = 8,
		ram_block1a_170.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_170.power_up_uninitialized = "false",
		ram_block1a_170.ram_block_type = "AUTO",
		ram_block1a_170.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_171
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[21]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_171portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[21]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_171.clk0_core_clock_enable = "ena0",
		ram_block1a_171.clk0_input_clock_enable = "none",
		ram_block1a_171.clk0_output_clock_enable = "none",
		ram_block1a_171.connectivity_checking = "OFF",
		ram_block1a_171.init_file = "../RAM/image.mif",
		ram_block1a_171.init_file_layout = "port_a",
		ram_block1a_171.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_171.mem_init0 = 2048'h00290BCF7DA57EF21201A01C7F3A01FEE0A1C008000F41FC8801B08C25FDBB3A40E03FFFF04F007CF4387E71FCABF062CC7311EF458D1FFFF077F2A180031F3FFFFF01AAEB77C75D143C0F97CDB97E020FA544699FF2E7B45C88E00ECEB98076E08F8054700A42DE8C03A48C341E9507F0E11FF7F00E007FF0007FF3F04FCB42122F80CD8B9D1FFFF33FC7F904000F0FFFFF82EBDC1044332CA4A5E889B47F2F0FF03DEB37FDE4EA69754E084F981D28808702D1804D72CA8383FF2CE1A073A3F0C11FEFFD8E007FF8017FE0E8D9DC37CFE204FD12DA03FFF7BE0E7F03010787FFFFC2F1E05000B4245B71E9A2047809BFE0264B5BC4213E77833F8C859805E0,
		ram_block1a_171.mem_init1 = 2048'h1C0818E880CFF3D250D001DDFFBBCC2A0D605998593C2B9C33931F361737803F0000E0000032BCB449B8C03F93E39F83F001FFBE80FFC3C8D7601DF1B97FF63423CBFABBC92C0FFFFFFFFF70802FFFBF0C181B50F55E7F61D6AC81C2B8F21D8F0138D63FF9F1F1C24F4E0F1C7F1FD07C4801E001001C01FD7819974F0320E5B940007D9FF83F19E9FE008FF8FDF3F63E0220F33EDCAE07FFDFEFF97E0037BF9F871C0DBA93AE7222C5245ECAFDE5901D00310C207123BEE1A59702197E9C01FE8001E002001D80EDF833F58C3D63F0F048003FFFF8FF19F9FC046F38FF49F8270BCE01FA0EDE07FF81E3F2F890023E5FE798026D6BBE766FF9FF3ED2AD619E1A,
		ram_block1a_171.mem_init2 = 2048'h07C2EF33479007EBFCFE1E10633FDBC00007A1CC293CF7A5CB3F003F0FE2E34067E0F9A01753F1CBA0588103803BE0BF0003CC4403A2F99B03FF645DE3FD6313300C11B3CE7D23E093F5E004F00B781487E8C674869884FFB97FFF87F03FFFF860079DF50410B49008FE00359FF124C36C7F60280CCB29293A3D53010037C0BF0003E8E500C1FCBABCFFDF9BE2244B0CE0861FB3E87DC25813F18013F0061F3C0FE07C77F95C0D03FFFFFDF307FFECBC180034770BFFFE13070800E5D3F7080A419D58C00EFF9F1EED1B7F36123FE03F8003F082806FFC26D8F8C41B14D48FF8C000FFFFF06FC2D8D5608F83781FE63CECC2AC22015C0FC7FFFFFFFB832FFFFE,
		ram_block1a_171.mem_init3 = 2048'hA8100407FC028BFC9BF3C1906220418FAF0CFFFD4AE07FFF626001FA11BC613020F687E45E4B0FC0FE7FC7DC3F150E38F3784C38F4E07C19830E3CFCEDF1C0070001E38000037F18EBF1E09E67A785EE9048150FCE302325C3FF8B087B98800F7E7FE72AAA607FFA0FCDFF74CB1F0398007D47E8DC6AF5C7317F844C30C60650FC1B1D9674706A4E03F3B1F1CBF1F0060000E0C104033F880EF9FB7E0593B3C5D880E5EFCF5021B883FFB7187267401BC61FEE2064303FFFBFFC7A580B57C34C000689F6F4CC5980F17F802C20F1F4403F0BCA7D39384F1330FBB2B1807FF01C1801C03006037F1957F8033BF1C470208C1515F44FF921F807C7B010E049DC2C,
		ram_block1a_171.operation_mode = "single_port",
		ram_block1a_171.port_a_address_width = 13,
		ram_block1a_171.port_a_byte_enable_mask_width = 1,
		ram_block1a_171.port_a_byte_size = 1,
		ram_block1a_171.port_a_data_out_clear = "none",
		ram_block1a_171.port_a_data_out_clock = "clock0",
		ram_block1a_171.port_a_data_width = 1,
		ram_block1a_171.port_a_first_address = 172032,
		ram_block1a_171.port_a_first_bit_number = 3,
		ram_block1a_171.port_a_last_address = 180223,
		ram_block1a_171.port_a_logical_ram_depth = 307200,
		ram_block1a_171.port_a_logical_ram_width = 8,
		ram_block1a_171.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_171.power_up_uninitialized = "false",
		ram_block1a_171.ram_block_type = "AUTO",
		ram_block1a_171.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_172
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[21]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_172portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[21]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_172.clk0_core_clock_enable = "ena0",
		ram_block1a_172.clk0_input_clock_enable = "none",
		ram_block1a_172.clk0_output_clock_enable = "none",
		ram_block1a_172.connectivity_checking = "OFF",
		ram_block1a_172.init_file = "../RAM/image.mif",
		ram_block1a_172.init_file_layout = "port_a",
		ram_block1a_172.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_172.mem_init0 = 2048'h00184A407DFF81FC95405FE07F0001FFFF5FC008000041E10FFFF07C247C3B07FFFFFFFFF04F007CFC380001FC800860C07CEFFC9C7CFFFFF077F3BFFFFCE0C000000007FBB7C765A73DFE17C14C7E02007B78781FFBF87941A81FF0FF80007FFF7F8004700042E30FFFE87C347D1D1BFFFEFFF7F00E007FF8000003F000004022307FFC667CFFFFF33FC7FFFBFFF0F00000021FEBF084EB32209A0CA74F7F0000000E1B07FFFB1C32E531F07F801D3FFF7F0001800042F303FFF01CE1DC7FA3FFFEFFEFFD8E007FF8000000E0001CC82FFFFBFCFE39FFFFF7BE0E7FFCFEF8780000020FE630C1703BB1DE0D81F778060000219243FD7EC7216B0070FF8005FF,
		ram_block1a_172.mem_init1 = 2048'h00001FD6FC4FF3ACD1FFFE0FFC428007000033D85960E7E77587FFC81708003FFFFFE000003081B88FF8C01F903FAF810FFFFFBF80FFC3C8D7600201BFF0080821F007F9C8E3FFFFFFFFFFFFFFD0000000001FB37EDE7FFCE75F7E0B9907100007F000AFF9DE39FCEA41FFE07F00107FF7FFE000001C01F1BFF9F13F00FCE581BFFFFD9FF83F01E9FE008000FFF0080003DF0FFDCC61FFFFDFEFF9FFFFC8400000000DFE93EE736CD717BF03FD0E10030072041C71C702FEFB00FFE07E8001FFFFFFE000000000F13FFFF1BC3CBC300DBFFFFFFFF8FF01F9FC040000FF40002003BFFFF9EE31FFFF81E3F37FEFFDC18000000063DFFE77638673FF13039A1E02,
		ram_block1a_172.mem_init2 = 2048'h07FD10F1208FFFEBFCFE1FEFFCC020000007DFD9CBE0F815FF3FFFDF001EE380980093C013C3B980380781FC000400BFFFFFCC000380809C63FF9C45FFFD1BEFCFFFFFBFCE7FE3E093F5E004FFF8000407F739F17187FFFFF97FFFFFFFC000000007A3D9E3F0B7600FFFFFD7800C21000B8024400CB989C4620353FE000800BFFFFFE80000C180BCDFFFFE07FE3C33F49FFFFFBFE87FC3D813F18013FFF000000FFF83F0B8C3FFFFFFFFFDFFF800004000003B67F73FFFD587FFFF17900D8607220021000FE3C3E6A1077FC91200003FFFFFF000006180389FF8C4071C1C6FF8BFFFFFFFF07FC3D8D76080037FF01800ECFDD3E1D8C3FFFFFFFFFFFFFCD00000,
		ram_block1a_172.mem_init3 = 2048'hFFEF0BFFFFFD4BFC9BFFFC007E3FC02FAFF000E0C61FFFFF627FFFFDEE00603020F9FFFFA8CC0FC0FE7FFFDC00FBC1100F51D000C0E07CE980FE3CFF020E0007FFFFE3800001001F33FFE0661B9F8011EFF71BFFCFFFE325C3FFF8087FE7800F7F8018E2661FFFFA0FCFFFFBF4000018007EFFFBFE6C05FF317FFFCC03398790000EDFE86C706E20C00FB6FE000E0007FFFFE0C00401000F37FFFB007B87823BE7FFFBFFCFFFE1B883FFF0187F99001BC7E011E2230FFFFFBFFC7FA7F428008C00077FCBDC6FE03FF17FFFEC070FF480000A66602B384F443007B4FE0000001FFFFFC0300601001E67FFFB07FFCC03DFF3FFFBFC4FFFE1F807C7F010FFB4043C,
		ram_block1a_172.operation_mode = "single_port",
		ram_block1a_172.port_a_address_width = 13,
		ram_block1a_172.port_a_byte_enable_mask_width = 1,
		ram_block1a_172.port_a_byte_size = 1,
		ram_block1a_172.port_a_data_out_clear = "none",
		ram_block1a_172.port_a_data_out_clock = "clock0",
		ram_block1a_172.port_a_data_width = 1,
		ram_block1a_172.port_a_first_address = 172032,
		ram_block1a_172.port_a_first_bit_number = 4,
		ram_block1a_172.port_a_last_address = 180223,
		ram_block1a_172.port_a_logical_ram_depth = 307200,
		ram_block1a_172.port_a_logical_ram_width = 8,
		ram_block1a_172.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_172.power_up_uninitialized = "false",
		ram_block1a_172.ram_block_type = "AUTO",
		ram_block1a_172.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_173
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[21]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_173portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[21]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_173.clk0_core_clock_enable = "ena0",
		ram_block1a_173.clk0_input_clock_enable = "none",
		ram_block1a_173.clk0_output_clock_enable = "none",
		ram_block1a_173.connectivity_checking = "OFF",
		ram_block1a_173.init_file = "../RAM/image.mif",
		ram_block1a_173.init_file_layout = "port_a",
		ram_block1a_173.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_173.mem_init0 = 2048'h000789807DE7FFFED3A000007F0001FFFFFFC008000041FE0FFFF003DB83C4FC000000000FB0FF8303C7FFFE037FFF9F3F800003C3FC00000F880C400000000000000001DFB7C778B67A00103DF67E01000080E81FF7FFFF43D80000FF80007FFFFF8004700042FC0FFFE003CB83E2FC000000080FF1FF8007FFFFFC0FFFFFBFFDC00003E1FC00000CC038000000000000000207ECF004B2BEFBC00B7DE87F000000003307F9FFFFE1CD00007F801D3FFFFF0001800042FC03FFF0031E03805C000000100271FF8007FFFFFF1FFFE3FFF0000003F1F800000841F1800000000000000203F7F000383FFFE00A7FE878000000200C43FC7FFFE0F70000FF8005FF,
		ram_block1a_173.mem_init1 = 2048'h00001FC0FACFF3FF2E00000017F900000740001859FFE3FC688000001700003FFFFFE000003081BF0FF8C0006FC0707E000000407F003C37289FFFFE400FFFFFDE000007C7E00000000000000000000000001FF77A9E7FFED980000461F8100000C00C4FF99FF9FD64C000007F00107FFFFFE000001C01FE3FF9F100FFC31A7E0000026007C0FE1601FF7FFF000FFFFFFC000003C3E00000201006000000000000000DFE9BAE734FFB4800047DE01000000C050071D7FEFE364000007E8001FFFFFFE000000000FE3FFFF183C3C3CFFE000000000700FE0603FBFFFF00BFFFDFFC000007E1F000007E1C0C0000000000000000631FBE7772DA740014BFF41E01,
		ram_block1a_173.mem_init2 = 2048'hF800000F1F8000140301E000000000000007FFC1F5E0FFFA00C00000FFFEE0000000600011C399F828007E00000000BFFFFFCC000380809F83FFFC420002FC000000004031801C1F6C0A1FFB0007FFFBF800000F0F80000006800000000000000007BFC1FFF0B7F7F00000087FFC2200F00018000FF989FC0600AC00000000BFFFFFE80000C180BF1FFFFE0001C3FC030000004017803C27EC0E7FEC000FFFFFF000000F87C00000000002000000000000003F67FFFFFFC6780000086FFC00001C0006000E3FC3FE930080001200003FFFFFF0000061803F1FF8C400E3E3F007000000000F803C27289F7FFC800FFFFF1300001FC7C000000000000000000000,
		ram_block1a_173.mem_init3 = 2048'h0000F00000003403640003FF81C03FD05000001C3E0000009D8000000000603020FFFFFFF7CFF03F01800023FFFD800000BE2000C0E07CD08001C30000000007FFFFE3800001001FC3FFE00600787E000000E00030001CDA3C0007F780007FF08000001E1E000005F030000000000018007FFFFBE06FFA00CE800033FFFE00100007200064706E4840004F0000000007FFFFE0C00401000FC7FFFB0000787C000000000030001E477C000FE78000FFE43800001E1F000000400380000000000C0007FFE3FE6FFFC00E800013FFFFF3000009818023384F7010004F000000001FFFFFC0300601001F87FFFB000033FC0000000003B0001E07F8380FEF0003FBC3,
		ram_block1a_173.operation_mode = "single_port",
		ram_block1a_173.port_a_address_width = 13,
		ram_block1a_173.port_a_byte_enable_mask_width = 1,
		ram_block1a_173.port_a_byte_size = 1,
		ram_block1a_173.port_a_data_out_clear = "none",
		ram_block1a_173.port_a_data_out_clock = "clock0",
		ram_block1a_173.port_a_data_width = 1,
		ram_block1a_173.port_a_first_address = 172032,
		ram_block1a_173.port_a_first_bit_number = 5,
		ram_block1a_173.port_a_last_address = 180223,
		ram_block1a_173.port_a_logical_ram_depth = 307200,
		ram_block1a_173.port_a_logical_ram_width = 8,
		ram_block1a_173.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_173.power_up_uninitialized = "false",
		ram_block1a_173.ram_block_type = "AUTO",
		ram_block1a_173.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_174
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[21]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_174portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[21]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_174.clk0_core_clock_enable = "ena0",
		ram_block1a_174.clk0_input_clock_enable = "none",
		ram_block1a_174.clk0_output_clock_enable = "none",
		ram_block1a_174.connectivity_checking = "OFF",
		ram_block1a_174.init_file = "../RAM/image.mif",
		ram_block1a_174.init_file_layout = "port_a",
		ram_block1a_174.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_174.mem_init0 = 2048'hFFFFF7FF82180001EFE000007F0001FFFFFFC008000041FFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE7C838FFCFFC0010020F81FFFFFFFFF7E00C0000BFF80000FF80007FFFFF8004700042FFF0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFFFFDFFF30FFB7DC11C0008021F80FFFFFFFFFCF80600001FFD00007F801D3FFFFF0001800042FFFC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFFFFFDFFF80FFFFFC0018008001F87FFFFFFDFFFBC0380001FFF0000FF8005FF,
		ram_block1a_174.mem_init1 = 2048'hFFFFE03F07300C00C00000000807FFFFFF7FFFE7A6C01C039F8000001700003FFFFFE000003081BFF0073FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFE00F81E18001E00000001E07EFFFFFFFFFF0066006039FC000007F00107FFFFFE000001C01FFC0060EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFF20167D18CF1E1B00000021FEFFFFFFFFDFF8E380101CFC000007E8001FFFFFFE000000000FFC0000E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFF9CE7C188FDE7F80010400FE1FF,
		ram_block1a_174.mem_init2 = 2048'hFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFFFF8003E0E1F00000000000000011FFFFFFFFFFFEE3C6607D8000000000000BFFFFFCC000380809FFC0003BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFFFF8403E000F4838000000000003DFFFFFFFFFFFF3067603FE000000000000BFFFFFE80000C180BFE00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFC09800000038000000000003FFFFFFFFFFFFF1C03C017F0000001200003FFFFFF0000061803FE0073BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_174.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFF9FCFDF00000000300000000000000003FFFFFFFFFFFF3F1F833F8000000000000007FFFFE3800001001FFC001FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFE7FF80000407900000000000000001FFEFFFFFFFFF9B8F91AFC000000000000007FFFFE0C00401000FF80004FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFF3FFF8001C0F9000000000000000000FFFFFF7FFFFDCC7B08FF00000000000001FFFFFC0300601001FF80004FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_174.operation_mode = "single_port",
		ram_block1a_174.port_a_address_width = 13,
		ram_block1a_174.port_a_byte_enable_mask_width = 1,
		ram_block1a_174.port_a_byte_size = 1,
		ram_block1a_174.port_a_data_out_clear = "none",
		ram_block1a_174.port_a_data_out_clock = "clock0",
		ram_block1a_174.port_a_data_width = 1,
		ram_block1a_174.port_a_first_address = 172032,
		ram_block1a_174.port_a_first_bit_number = 6,
		ram_block1a_174.port_a_last_address = 180223,
		ram_block1a_174.port_a_logical_ram_depth = 307200,
		ram_block1a_174.port_a_logical_ram_width = 8,
		ram_block1a_174.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_174.power_up_uninitialized = "false",
		ram_block1a_174.ram_block_type = "AUTO",
		ram_block1a_174.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_175
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[21]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_175portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[21]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_175.clk0_core_clock_enable = "ena0",
		ram_block1a_175.clk0_input_clock_enable = "none",
		ram_block1a_175.clk0_output_clock_enable = "none",
		ram_block1a_175.connectivity_checking = "OFF",
		ram_block1a_175.init_file = "../RAM/image.mif",
		ram_block1a_175.init_file_layout = "port_a",
		ram_block1a_175.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_175.mem_init0 = 2048'h0000000000000000001FFFFF80FFFE0000003FF7FFFFBE00000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFF00000000000000000007FFFF007FFF8000007FFB8FFFBD00000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFF00000000000000000002FFFF807FE2C00000FFFE7FFFBD00000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFF00000000000000000000FFFF007FFA00,
		ram_block1a_175.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0080000000000000007FFFFFE8FFFFC000001FFFFFCF7E40000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFF80FFEF8000001FFFFFE3FE00000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000020000000000003FFFFF817FFE0000001FFFFFFFFF00000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFF,
		ram_block1a_175.mem_init2 = 2048'h00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFFFF40000033FFFC7F7F6000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFFF40000017FFFF3E7F40000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFEDFFFFC000000FFFFF9E7FC0000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_175.mem_init3 = 2048'h0000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000007FFFFFFFFFFFFFF800001C7FFFFEFFE000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000103FFFFFFFFFFFFFF800001F3FFBFEFFF000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFE000003FCFF9FEFFE0000000000000000000000000000000000000000000000000,
		ram_block1a_175.operation_mode = "single_port",
		ram_block1a_175.port_a_address_width = 13,
		ram_block1a_175.port_a_byte_enable_mask_width = 1,
		ram_block1a_175.port_a_byte_size = 1,
		ram_block1a_175.port_a_data_out_clear = "none",
		ram_block1a_175.port_a_data_out_clock = "clock0",
		ram_block1a_175.port_a_data_width = 1,
		ram_block1a_175.port_a_first_address = 172032,
		ram_block1a_175.port_a_first_bit_number = 7,
		ram_block1a_175.port_a_last_address = 180223,
		ram_block1a_175.port_a_logical_ram_depth = 307200,
		ram_block1a_175.port_a_logical_ram_width = 8,
		ram_block1a_175.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_175.power_up_uninitialized = "false",
		ram_block1a_175.ram_block_type = "AUTO",
		ram_block1a_175.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_176
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[22]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_176portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[22]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_176.clk0_core_clock_enable = "ena0",
		ram_block1a_176.clk0_input_clock_enable = "none",
		ram_block1a_176.clk0_output_clock_enable = "none",
		ram_block1a_176.connectivity_checking = "OFF",
		ram_block1a_176.init_file = "../RAM/image.mif",
		ram_block1a_176.init_file_layout = "port_a",
		ram_block1a_176.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_176.mem_init0 = 2048'h0000007FFFFFFFF800000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFC000000FFFFFFFFF000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFFC00000CFFF7FEFFCC00000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFE000008FFFFFFFFD80000000000000000,
		ram_block1a_176.mem_init1 = 2048'h000000000000000FFFFFFFFFFFFFFFFE000006FFFFFFFFFE0000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000010FFFFFFFFFFFFFFFFE000000FFFFFFFFFC0000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4000000000000003FFFFFFFFFFFFFFFC0000007FFFFFFFFC0000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1000000000000001FFFFFFFFFFFFFBF8,
		ram_block1a_176.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFF00000047FFFFFFFFF8000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000080FFFFFFFFFFFFFFFEC0000067FFFFF7BFF8000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000FFFFFFFFFFFFFFFFC000006FFFFFF7EFE0000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_176.mem_init3 = 2048'h000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000007FFFFFFFFFFFFFFFFE0000001FFBFFDFDFC000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFFFFE0000001FFBFFBFFF8000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFFFF00000007FFFFFFFFC0000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_176.operation_mode = "single_port",
		ram_block1a_176.port_a_address_width = 13,
		ram_block1a_176.port_a_byte_enable_mask_width = 1,
		ram_block1a_176.port_a_byte_size = 1,
		ram_block1a_176.port_a_data_out_clear = "none",
		ram_block1a_176.port_a_data_out_clock = "clock0",
		ram_block1a_176.port_a_data_width = 1,
		ram_block1a_176.port_a_first_address = 180224,
		ram_block1a_176.port_a_first_bit_number = 0,
		ram_block1a_176.port_a_last_address = 188415,
		ram_block1a_176.port_a_logical_ram_depth = 307200,
		ram_block1a_176.port_a_logical_ram_width = 8,
		ram_block1a_176.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_176.power_up_uninitialized = "false",
		ram_block1a_176.ram_block_type = "AUTO",
		ram_block1a_176.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_177
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[22]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_177portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[22]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_177.clk0_core_clock_enable = "ena0",
		ram_block1a_177.clk0_input_clock_enable = "none",
		ram_block1a_177.clk0_output_clock_enable = "none",
		ram_block1a_177.connectivity_checking = "OFF",
		ram_block1a_177.init_file = "../RAM/image.mif",
		ram_block1a_177.init_file_layout = "port_a",
		ram_block1a_177.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_177.mem_init0 = 2048'h707DACF2B43D6576B08CB4D40CD1F6D7F8B6C45771FA3AC185C70F5F866EF1FD67968019BA4E1E00B42F6597643B2415812B882ED06C9DC812ECC5C4F592A6AAC87DC725810F259929603803D011AABB0AB0FE9DA0962329C728CA0E4BBED45B988FBA15CF6017723E0B5D2EEFE8B030835273BB987F23FFA6312C8A7C445631569E67A9B4E22DEA2A1B12C4760527D71A0B8B8298D3058653F56C0E2750367AC049D2175F96CC9BDB4E4798AC5BCB7B0CF4DF1355311955CA4DFC048701954435B0AFB37897C7FCF4C87CCDB36E8EB8A93DE109B5385798B78DFDCF70E5C4DD2DDBB034AA7EF5EF4CCDE45935700F70CD00154E7B1DEE0445EEA3DAA267D2E3,
		ram_block1a_177.mem_init1 = 2048'hBCD6AD82E21AD8A72456AC564B3856BD6113205E459C1C61599104EE52EEB9DF32F5613D496D75E0EFB42909391D2A794866FBBFD70E282651B12F698D2FD9B2D3A872FADDA2030182345BAD7224CC6BCD46CCD3AE53AC91160E2A6A4A50C1E96C736C1834FE63E134F82634E5E55FA1AF6A5C4A32F737598317CB104FC404A3230090880A18B77C6FFD5C366B0CC797CD6789BBF7BF028AC99DBB231C07CB27403F05A7C646F391DBAA600EFCEA689A3FB9DDB55C4E4E18A92D8E285A920CC113BE69D4B80D9BA06F59DE8DB2DDC0963EB093F7AB08FF610A8B4BB39F8B4D382BEF8E57EBA8B363149FA27D06E3A64EC0319A89D2DE61D4A0C81651CF1FF665,
		ram_block1a_177.mem_init2 = 2048'hEB1F6F319E62B47BA4B8A7CD47B6CD3DD4C26EB08EF710EC5CA0B9DDD2707F4ECCF753FB5B622866D1B3D8916368F3DA47B44AAB75F2A745C702B035FEE03A87A93C16458B2DFE17F0DEC1814F64D98CC9C6708A6B798046A991A0AA72D793E6361CE297F369E7007C35FA745A286111D03889F55350F72C3350F10DC4C28508FAAABB46AC4A25EA488BC840B4A04269F37EDE7E07CC4027E74EF6BD1E96B69ABF2301FEC57174728B18914E118FE8DC426FEDBEF02737D0BCA28B9C2970EA2FD9070243FC2251DAADE8A2CC6AD6299AC4ABA74A101905137CB4A03FF929A23511D7290E69A3F393E9B8A74C01D1CA716E1F3A06C6B2CF8DFF6791CDE7ED86FE,
		ram_block1a_177.mem_init3 = 2048'h1C9DBA0A72680C555F04E2A45153F9FFAFA9A01F521EFE7C6BE9F6ACC27CCF9F1DE77B39CCFF7EB4F89CABBB5799236794A29DF8459651E251117C1AEF623273549C7524B7E76A18AE88D01B521F1817F0042A4531BD1E743FB6E210E26E86C33D63BAA3A6C70E5976BB88ACFDD90B186C2166FC0A952A011557202EA5E73139661F4A6CC15055CA4A0B0A04C515CA6569C70AB09CDE7C0080E4BEC5A56D9576F72C9B80775E9E08319DB8332CA22591F3B65AA5CB689B70E644107FD359C2371A363DFB3B6B3148D9CA2711087432EDC41EDB1E09AB95837A4248F0B6E7E2049A91E1CD335D41601017547D3629BC7D168E5E1302174A33B93C6DB78FC245C0,
		ram_block1a_177.operation_mode = "single_port",
		ram_block1a_177.port_a_address_width = 13,
		ram_block1a_177.port_a_byte_enable_mask_width = 1,
		ram_block1a_177.port_a_byte_size = 1,
		ram_block1a_177.port_a_data_out_clear = "none",
		ram_block1a_177.port_a_data_out_clock = "clock0",
		ram_block1a_177.port_a_data_width = 1,
		ram_block1a_177.port_a_first_address = 180224,
		ram_block1a_177.port_a_first_bit_number = 1,
		ram_block1a_177.port_a_last_address = 188415,
		ram_block1a_177.port_a_logical_ram_depth = 307200,
		ram_block1a_177.port_a_logical_ram_width = 8,
		ram_block1a_177.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_177.power_up_uninitialized = "false",
		ram_block1a_177.ram_block_type = "AUTO",
		ram_block1a_177.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_178
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[22]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_178portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[22]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_178.clk0_core_clock_enable = "ena0",
		ram_block1a_178.clk0_input_clock_enable = "none",
		ram_block1a_178.clk0_output_clock_enable = "none",
		ram_block1a_178.connectivity_checking = "OFF",
		ram_block1a_178.init_file = "../RAM/image.mif",
		ram_block1a_178.init_file_layout = "port_a",
		ram_block1a_178.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_178.mem_init0 = 2048'h13DF9FBFBBF0A575880DA4BBEFC546C3B2B45858BA0846E7FECFC646B4A1C10C8BE7057A7F3DC5DFC3108D614BE73F794B0B888A6426635DF4A85CB009F14F3BB5C30C59D80C09417918151A47F10F4203D7DD1FB1F2670D0E353FC3D84F1F4963E856BF7B9A6F763F4AD23D2B0AA33D5D6866A29622FF4C390FFC9E3FF15E8EC173780AADDB6FEF71DDFDD27DCCD308E9238024D4EA274E3EEC0DF567B10702C3E7F1D7A869445181038C2B09DEA4456AD73638B5CB8415C94EE300BDBC8EF904B7EF97E4AC2FF1A62A4C049B7AEEA701E476D9F355CCE1407BC37AF4418150398BECC49A6B1C15B2242BB6D5B10F80D3E435EF96E0402107D0624D0201309F,
		ram_block1a_178.mem_init1 = 2048'hFA893875E5C117916AB97667A7B802E11391615FA666A43DEC1F0708A1E6B1273EF28BC1457F54B61FAB66F3ADF8805BD650776C7C46000622263F861ED4038C9EC07C092599B8007C365FCB8AC733D8F5E53A642F9F8A504EBC1CBFB6C0B1F12C60D77FFB0663324900095B65E8435962246AB56AF722B7B318CBED3AF82782960075263A68088010639E4FBA1307A67F5885906FDE100E13921B4B4EAA0709D0A7F5BBEF13D001467C0E9734AAB7E263DA678BE3F34D33273A92EE39FC00516D2F731DB60D1C5FDC77FDE5C75BDBD8D2D07111C378029EF01C9BCE5BCFB170F5B890677D581D67F4557B123390ED7A4A666FBA8C900EFEEE20281F77FF0D86,
		ram_block1a_178.mem_init2 = 2048'hA5D0CC64A2E0E019C998917F12099517694213F08B0A6125CCFC4B23860042EFACBFFABCD07F0B547942EB618923A65D9E1103C890FFDAB83066F26262E825894363814C52AC1E1010E0C0007E740F908DF2C26D309DFFFF659220DBAA707FAD413802AFF4BB6E71CB7B9683E6284193B30A68F6D8D8359B423F29322AF267BEC7AA275EFA5BDA2D8E673448DD1C2BECC641CAFA17740000004081023F197EA6B68CA19D994A0B868B7A787F80F9F55E43834142FB610B9449A995E7F53022C3A9066940FFB8D94F65665D22C3D627B019F493CA4C07D8D31C4FB2E76E751AD07A301A87489E00900038B3839D242DA8295C88EF933CC007FFAC6BF5F31EF824,
		ram_block1a_178.mem_init3 = 2048'h070B45437AEE0C505F079CB4EA480043AC322694E83610E04BF626A68A0DB17AE218302C6019309A5A622C3FBE6761F98E9C996797DDA979EC45FE98C53778118BDA6ABEBF61CE00025F7060132B425CF9F37E935C801E743F8B1C1C1DA2F323EF70CD9CE9FC1621A3A4695075DCEADCA818273B668731C6A32537313C1711E1A23A8803D4DFF5C4436580410E38ACC2C3622501657B2218C9152682E8AAA8BF6FEA92486AC11E083181243EC7C4EAC60ACE3CE0EA6829E000400E8B9DD09F21F2463B790B63FCC5B4D933602404536F263B8E81E0742913D943C6CA0782284947FFFEF32DFB0B9B2AE29403BBF03B397E3BCC89E7108A303800E037F9EFA7CE,
		ram_block1a_178.operation_mode = "single_port",
		ram_block1a_178.port_a_address_width = 13,
		ram_block1a_178.port_a_byte_enable_mask_width = 1,
		ram_block1a_178.port_a_byte_size = 1,
		ram_block1a_178.port_a_data_out_clear = "none",
		ram_block1a_178.port_a_data_out_clock = "clock0",
		ram_block1a_178.port_a_data_width = 1,
		ram_block1a_178.port_a_first_address = 180224,
		ram_block1a_178.port_a_first_bit_number = 2,
		ram_block1a_178.port_a_last_address = 188415,
		ram_block1a_178.port_a_logical_ram_depth = 307200,
		ram_block1a_178.port_a_logical_ram_width = 8,
		ram_block1a_178.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_178.power_up_uninitialized = "false",
		ram_block1a_178.ram_block_type = "AUTO",
		ram_block1a_178.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_179
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[22]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_179portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[22]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_179.clk0_core_clock_enable = "ena0",
		ram_block1a_179.clk0_input_clock_enable = "none",
		ram_block1a_179.clk0_output_clock_enable = "none",
		ram_block1a_179.connectivity_checking = "OFF",
		ram_block1a_179.init_file = "../RAM/image.mif",
		ram_block1a_179.init_file_layout = "port_a",
		ram_block1a_179.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_179.mem_init0 = 2048'hEC1C7F8040025A862A0CB471E43F86F381301FA07C084317FF303523B91E3A13F3F983F5E533D83FFFFFF2008FC0C001CAC408D3C09800440F0BDC89F205A78CFFC0C05BE00F075F38F8371C7FF1F003FC103F6040081CCE273C373ABC1B877916683C00FC08C2963FB421C3311455A3E17FE112793E0683C0FFF369CF80A100C1FCB86FA65A60EFF9DFFFD58C3AE3782C40783464E3FBE80E1C09F85FF1F8033C00332808013E32D6FE433CEDD76E7C92748807F60941F5C9B000F8A320610F3ABC6F165D821FF999C673F2831C912001FFB1EFF7216481FFFFFEF80C3D5D3005CC03E91263F24A0E1C37F8EDF1F0012003F70000023F26520E22E3E7CF91BE,
		ram_block1a_179.mem_init1 = 2048'h8F13DA181E7F8A30E18003783FB87D018CE0992018037EC1933F38E3FE9E31773E487736DE7F670E7E60C213DE2FB0B3D78FF1252CC1FFF9FFDFC0001FF8038F6200BF937394380000362017837A1FC51CBF3024101F1AF0C18003303EC0FE0193803F000001FCC395780EF0D415C3612368361CF8F7330FF2C00231F44FD043A7FFF3776527FFFFFF9FE1803BFC0787F080FF8217A7180E03EBDB1B001F8F12C4DB39D4601F51FCC1E005183CEAF8039C183F800000F2C232389EE13803801101C33FE07C0D190FBF8005407C2E3A9FC2EFF132A6E7FFFFFFFFE4001BF00100FE20F0F02700181C0414FB0B394234FD82085324809F6F6261E038187FFFF407,
		ram_block1a_179.mem_init2 = 2048'h5F876F81621F00061E677E3F08139F31FF1DFF0F73EF9F63C003ECFE1E007C0F137B0B80200137B86353043DFFC06013C1D86A2876FF6C03CF8120867E07F27AFD9F8E52B653E1EFEF3F40007F8410608F82A391980200001E6C5F3BF6A51F20FE73F20009D5A537C70065F87E287E130CF219882026847065AFC6FFFE480072C01A2FA0FC5B6C13FF00671CEDCFDE1EFBBFC6A8B303FFFFFFBF00003FE0197156F0618CDD48000174841F9FEB389F9D7C7CC13106CC34B3C79061F83D305D0306F6993C0046A131885E40E3DE6720761B704F37E61F6F2F7D00452FCF969C3073CF06FDDB81FF6FFFC740001DF80FF7C01E86FDE658C00000202C0DE9031E66,
		ram_block1a_179.mem_init3 = 2048'h198F21492A11F3AFA0F800BB02500FC3ADAFC45800A9601FBBFFB36F05F39E596FFFE89D60F1118639FE303FDE073E017F7EA6E06423A9A721D67D19F3F1041002DBFC321DE57700410F706C7CBFD984F19F1AD9CC7FE18BC07C001FE03C84E3FF77F0E80FD1797EFBBFCEF77227897C13FFF07F8E50C843D8FB273FFC072E001DFDB7E02423CD8172360183F7FB80C0C0621F2F9FFF5C01060426D94FD7B90077F688B1263FE1F7CE7E203FF80F201FFD75FF185468A1FFFFBFFF7A314F9EA4FEF9C607EB0914438C2724FFFC046C0E19FDB7801802B5EEB2E20106EF819461C076E61F67FF7C01C70144D13E87D60660C7C496A2EFF5CFC7FF6037FE0FC00F,
		ram_block1a_179.operation_mode = "single_port",
		ram_block1a_179.port_a_address_width = 13,
		ram_block1a_179.port_a_byte_enable_mask_width = 1,
		ram_block1a_179.port_a_byte_size = 1,
		ram_block1a_179.port_a_data_out_clear = "none",
		ram_block1a_179.port_a_data_out_clock = "clock0",
		ram_block1a_179.port_a_data_width = 1,
		ram_block1a_179.port_a_first_address = 180224,
		ram_block1a_179.port_a_first_bit_number = 3,
		ram_block1a_179.port_a_last_address = 188415,
		ram_block1a_179.port_a_logical_ram_depth = 307200,
		ram_block1a_179.port_a_logical_ram_width = 8,
		ram_block1a_179.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_179.power_up_uninitialized = "false",
		ram_block1a_179.ram_block_type = "AUTO",
		ram_block1a_179.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_180
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[22]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_180portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[22]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_180.clk0_core_clock_enable = "ena0",
		ram_block1a_180.clk0_input_clock_enable = "none",
		ram_block1a_180.clk0_output_clock_enable = "none",
		ram_block1a_180.connectivity_checking = "OFF",
		ram_block1a_180.init_file = "../RAM/image.mif",
		ram_block1a_180.init_file_layout = "port_a",
		ram_block1a_180.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_180.mem_init0 = 2048'hFFE3FF8000000007CC0CB4001C01F90C7FCFDFFFFFF7C3F7FFFFFB03BF0FF81FFC007FCDECCFDFFFFFFFFFFFF0000001CBFFF70037800043FF33DC860FFD07D01CC03F98000F083707F8351F800E0003FFEFFF000000000FCB3C30F20405F886F997FFFFFFF7C3F63FFFFF033F1FF03FFE801F8FF4C1F9FFFFFFFFF7F0000000C1E7C7CE582460EFF9DFFFD203FEE33037C007C804E3E4E201FC01FF800E0003FFFFF300080100331BFE00F015CBEF83FD8B8FFFF7F6C1F5C9FFFE00BF3FE0BF3F40108AC381FFFE7FFE7FFF7C80802001F3CFF008FE7C81FFFFFFF803FFA21874E00001A263F3CB01FC3FFF020E0001FFFFF700000000279BFE22301FDB9141,
		ram_block1a_180.mem_init1 = 2048'h700A07E0007F9C701F80007FC0478001FFFFF90000000001E23F3FE3818CCEF8C04FFF07DF80F7FE7FDFFDF3FFEFB403D8000F031C3FFFFFFFFFFFFFE000038FFDFF3FA8EE0D38000036E0007D5F1FCA5DC3C1F8001FFAB03F80003FC13F0001FFFFFF0000000003E6780FF00B02BCFEDD6FFE1FFB08B3FFF3FFFDF1FFCFF003B8000F111F1FFFFFFFFFFFFFC4000787FFFF01ADEF05E00E03F99B04FF2D8F0C8384C1B8601E6FBC3FE0001FC3150003FFE7FF8000000003C4389EE0C400FFEEFFFCFFFFFFF299FFFFFFFBC1FF0FF89FFD000F019E1FFFFFFFFFFFFFE4000100FFDF0F5C300000800402FB04C9DF2400A21FBC23009EB11E1FE02A1F80000407,
		ram_block1a_180.mem_init2 = 2048'h000990038200000000000000FD9F9D360460000003E3A0E03C000FFFE1FF800FFFFCFB80000000007D93FFFDE0FFFFEC3F1F9A084F00FFFFFFFFFF7E7EFFE604FE007ECE71FFFFFFFFFFBFFF80041FFF7001BC01110000000000000412881F2001200DC001F1E0F03F0007FF81D78013FFFDF98000008400793FFFFFE1D1FFFD3F55DF00C7A4FFFFFFFFFEE4FDFFCE00FC003E6670FFFFFFFFFFFFFFC0001FFFE9001E6CC3680000000000001CB89F1A80283EC0006C3C703F8001FFC2CF8003FFF9F90000008101F17E7FE3C1CDDFF9E71FFF03FFE0FFFF7DFFFEDFFFF798087C00FE23387FFFFFFFFFFFFFE2000FFFFFE0BE720950C000002010021D1B9E6D,
		ram_block1a_180.mem_init3 = 2048'h1E70E338E5FFFFFFFFFFFF40025FF03C53800260118B80000400741FFFFF9A78F000107260F0CF81F801C03FE1F8C001FFFF7FE0040026203E6783E7F00F07EFFEDBFFCEFE1AFCFFFFF08F9F1FBFD804FE60F9A8C3FFFFFFFFFFFFE0003F781C0038004C0FCF00400440300F8FFF897FE40018000E1087C07800C73FC3F8C001FFFE7FE0040042007C47FFFFF0078F3F3E63FF3FFE00FFFFFFFBD93F0FFFB80078017988E1FFFFFFFFFFDFC0000FDFE0001A00094068A00000000005CFBF9C29130000000B0973C07C00C7FFC3FB800FFFFE7F8000010203FC83FFFEE07F9F9E3E771E1F5E00FFFFFFFFBB3F3EFFF6007F003D8E61FFFFFFFFFF9FC8000FFFF0,
		ram_block1a_180.operation_mode = "single_port",
		ram_block1a_180.port_a_address_width = 13,
		ram_block1a_180.port_a_byte_enable_mask_width = 1,
		ram_block1a_180.port_a_byte_size = 1,
		ram_block1a_180.port_a_data_out_clear = "none",
		ram_block1a_180.port_a_data_out_clock = "clock0",
		ram_block1a_180.port_a_data_width = 1,
		ram_block1a_180.port_a_first_address = 180224,
		ram_block1a_180.port_a_first_bit_number = 4,
		ram_block1a_180.port_a_last_address = 188415,
		ram_block1a_180.port_a_logical_ram_depth = 307200,
		ram_block1a_180.port_a_logical_ram_width = 8,
		ram_block1a_180.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_180.power_up_uninitialized = "false",
		ram_block1a_180.ram_block_type = "AUTO",
		ram_block1a_180.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_181
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[22]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_181portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[22]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_181.clk0_core_clock_enable = "ena0",
		ram_block1a_181.clk0_input_clock_enable = "none",
		ram_block1a_181.clk0_output_clock_enable = "none",
		ram_block1a_181.connectivity_checking = "OFF",
		ram_block1a_181.init_file = "../RAM/image.mif",
		ram_block1a_181.init_file_layout = "port_a",
		ram_block1a_181.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_181.mem_init0 = 2048'hFFFFFF8000000007F00CB40003FE00000000200000003C08000000FC40F007E00000003C1C0020000000000000000001CBFFFFE5F87FFFBFFF3C237FFFFD47A00EC00018000F0F0F0007DEE000000003FFFFFF000000000FF33C300203FE00000000000000003C09C00000FCC0E00FC00000007E0C0000000000000000000000C1FFFFF7FFFF9F100620002FFFFFC300C380000004E3E7E60003FE0000000003FFFFF30008010033E3FE0000023C10000000700008003E0A360001FF40C01FC0C000007E3F800000000180000000802001FFFFFFFFFF837E00000007FFFFC000FBF000018263F3C90003C00000000001FFFFF70000000027E3FE2200003C6E00,
		ram_block1a_181.mem_init1 = 2048'h00040000007F9BF0007FFF8000000001FFFFF90000000001FC3F3FE38073000001B000F8200008018000000C00104FFC200000E0FC000000000000000000038FFFFFC04BF8FDC7FFFFC9FFFFFF401FC4E2000000001FFAF0007FFFC000000001FFFFFF0000000003F8780FF000FF0000009001E004004C000C00000E00300FFC400000F0FF0000000000000000000787FFFFFE5807BBFFF1FC07E4FFFF0A6F00A0780180601E7DFC001FFFE000000003FFFFFF8000000003F8389EE003FF000000000000000066000000003E00F00760000000F07E0000000000000000000100FFFFFFBFC47FFFFFFBF304FFF9D844006A000020009E3F3E001FDBE000000407,
		ram_block1a_181.mem_init2 = 2048'hFFF9FFFF3DFFFFFFFFFFFFFFFD1F9E300380000003E39FE003FFF0000000000FFFFFFB80000000007E13FFFDE000000000E005F78000000000000001810019FF000001C1F00000000000000000041FFFFFFFBFFE99FFFFFFFFFFFFFFF1401F2000C0000001F1F7F000FFF80000000013FFFFF980000084007E3FFFFFE020000000E000FF0000000000000003020031FF000001E1F00000000000000000001FFFFFFFFFF33F77FFFFFFFFFFFFFFB49F1400100000006C3FF0007FFE0000000003FFFFF90000008101FE7E7FE3C034000000E000FC0000000082000000000867FF800001E0F80000000000000000000FFFFFFF41F3F0DF3FFFFFDFFFFFFF1B9E66,
		ram_block1a_181.mem_init3 = 2048'hE0001F07E000000000000000025FFFFFFFBFFE7FF073FFFFFFFFF7FFFFFF98780000000060F0FF8007FFFFC000000001FFFFFFE0040020203F87FFFFF000F800012400010000000000000000E04027FB00000787C000000000000000003FFFFFFF5FFFCFF03F007FFFFFFFFFFFFF8A78180000000E107FC007FFF8C000000001FFFFFFE0040040007F87FFFFF0007000019C00C00000000000000000F00047FF80000787E000000000000000000FFFFFFFC3FFF9BF975FFFFFFFFFFFFFFF9F260C0000000B090FC003FFF8000000000FFFFFFF8000000003FF03FFFEE0006000018801E08000000000000000C10009FF80000381E000000000000000000FFFFF,
		ram_block1a_181.operation_mode = "single_port",
		ram_block1a_181.port_a_address_width = 13,
		ram_block1a_181.port_a_byte_enable_mask_width = 1,
		ram_block1a_181.port_a_byte_size = 1,
		ram_block1a_181.port_a_data_out_clear = "none",
		ram_block1a_181.port_a_data_out_clock = "clock0",
		ram_block1a_181.port_a_data_width = 1,
		ram_block1a_181.port_a_first_address = 180224,
		ram_block1a_181.port_a_first_bit_number = 5,
		ram_block1a_181.port_a_last_address = 188415,
		ram_block1a_181.port_a_logical_ram_depth = 307200,
		ram_block1a_181.port_a_logical_ram_width = 8,
		ram_block1a_181.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_181.power_up_uninitialized = "false",
		ram_block1a_181.ram_block_type = "AUTO",
		ram_block1a_181.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_182
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[22]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_182portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[22]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_182.clk0_core_clock_enable = "ena0",
		ram_block1a_182.clk0_input_clock_enable = "none",
		ram_block1a_182.clk0_output_clock_enable = "none",
		ram_block1a_182.connectivity_checking = "OFF",
		ram_block1a_182.init_file = "../RAM/image.mif",
		ram_block1a_182.init_file_layout = "port_a",
		ram_block1a_182.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_182.mem_init0 = 2048'hFFFFFF8000000007FFF34BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFE3400001E0000000000C000000002F87FFF3FFFE7FFF0F0FF0000080000000003FFFFFF000000000FFCC3CFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFF3E00000000000000000000000001FCFFFFFFFFFFFB1C181E0000000000000003FFFFF30008010033FC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFFFFFFF7FDFFE00000000000000000000000003FFFFFFFFFFFE7D9C0C370000000000000001FFFFF70000000027FC01DDFFFFFFFFFF,
		ram_block1a_182.mem_init1 = 2048'hFFFFFFFFFF8067F00000000000000001FFFFF90000000001FFC0C01C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFC7000000004070200000000000000BFE03FFFFFFFFFFFE006F00000000000000001FFFFFF0000000003FF87F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFF878000000000FC000000000000000F7F0FFBFFFFE7F9FE183FC0000000000000003FFFFFF8000000003FFC7611FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFEFF0000001803800000000C00000627FBFFEDFFFFDFFF61C0FE0000040000000407,
		ram_block1a_182.mem_init2 = 2048'h00060000C00000000000000003E063CFFFFFFFFFFC1C7FE0000000000000000FFFFFFB80000000007FEC00021FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFBE0000000400066000000000000000FFFE0DFFFFFFFFFFE0E17F00000000000000013FFFFF980000084007FC000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE000000000000080000000000000004F60EFFFFFFFFFFF93CFF00000000000000003FFFFF90000008101FF81801C3FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFFFFFFFFF0000000000C002000000000000000E4619F,
		ram_block1a_182.mem_init3 = 2048'hFFFFFF001FFFFFFFFFFFFFFFFDA00000004001800FFC00000000080000006787FFFFFFFF9F0FFF800000000000000001FFFFFFE0040020203FF800000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFC0000000E000300000FF800000000000007787FFFFFFFFF1EFFFC00000000000000001FFFFFFE0040040007FF800000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFF00000003C00060000000000000000000063DFFFFFFFFFF4F6FFC0000000000000000FFFFFFF8000000003FFFC00011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFF00000,
		ram_block1a_182.operation_mode = "single_port",
		ram_block1a_182.port_a_address_width = 13,
		ram_block1a_182.port_a_byte_enable_mask_width = 1,
		ram_block1a_182.port_a_byte_size = 1,
		ram_block1a_182.port_a_data_out_clear = "none",
		ram_block1a_182.port_a_data_out_clock = "clock0",
		ram_block1a_182.port_a_data_width = 1,
		ram_block1a_182.port_a_first_address = 180224,
		ram_block1a_182.port_a_first_bit_number = 6,
		ram_block1a_182.port_a_last_address = 188415,
		ram_block1a_182.port_a_logical_ram_depth = 307200,
		ram_block1a_182.port_a_logical_ram_width = 8,
		ram_block1a_182.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_182.power_up_uninitialized = "false",
		ram_block1a_182.ram_block_type = "AUTO",
		ram_block1a_182.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_183
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[22]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_183portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[22]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_183.clk0_core_clock_enable = "ena0",
		ram_block1a_183.clk0_input_clock_enable = "none",
		ram_block1a_183.clk0_output_clock_enable = "none",
		ram_block1a_183.connectivity_checking = "OFF",
		ram_block1a_183.init_file = "../RAM/image.mif",
		ram_block1a_183.init_file_layout = "port_a",
		ram_block1a_183.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_183.mem_init0 = 2048'h0000007FFFFFFFF800000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFC000000FFFFFFFFF000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFFC00000CFFF7FEFFCC00000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFE000008FFFFFFFFD80000000000000000,
		ram_block1a_183.mem_init1 = 2048'h000000000000000FFFFFFFFFFFFFFFFE000006FFFFFFFFFE0000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000010FFFFFFFFFFFFFFFFE000000FFFFFFFFFC0000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4000000000000003FFFFFFFFFFFFFFFC0000007FFFFFFFFC0000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1000000000000001FFFFFFFFFFFFFBF8,
		ram_block1a_183.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFF00000047FFFFFFFFF8000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000080FFFFFFFFFFFFFFFEC0000067FFFFF7BFF8000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000FFFFFFFFFFFFFFFFC000006FFFFFF7EFE0000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_183.mem_init3 = 2048'h000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000007FFFFFFFFFFFFFFFFE0000001FFBFFDFDFC000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFFFFE0000001FFBFFBFFF8000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFFFF00000007FFFFFFFFC0000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_183.operation_mode = "single_port",
		ram_block1a_183.port_a_address_width = 13,
		ram_block1a_183.port_a_byte_enable_mask_width = 1,
		ram_block1a_183.port_a_byte_size = 1,
		ram_block1a_183.port_a_data_out_clear = "none",
		ram_block1a_183.port_a_data_out_clock = "clock0",
		ram_block1a_183.port_a_data_width = 1,
		ram_block1a_183.port_a_first_address = 180224,
		ram_block1a_183.port_a_first_bit_number = 7,
		ram_block1a_183.port_a_last_address = 188415,
		ram_block1a_183.port_a_logical_ram_depth = 307200,
		ram_block1a_183.port_a_logical_ram_width = 8,
		ram_block1a_183.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_183.power_up_uninitialized = "false",
		ram_block1a_183.ram_block_type = "AUTO",
		ram_block1a_183.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_184
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[23]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_184portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[23]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_184.clk0_core_clock_enable = "ena0",
		ram_block1a_184.clk0_input_clock_enable = "none",
		ram_block1a_184.clk0_output_clock_enable = "none",
		ram_block1a_184.connectivity_checking = "OFF",
		ram_block1a_184.init_file = "../RAM/image.mif",
		ram_block1a_184.init_file_layout = "port_a",
		ram_block1a_184.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_184.mem_init0 = 2048'h00000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001FFFFFFFFFFFFFFFFFF0000003FFFFFFFFFEC0000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFFFFFF0000007FFFFFDFFFE80000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFFFFFF0000007FFFFFCFFFE00000000000000000000000000000000000000000000000,
		ram_block1a_184.mem_init1 = 2048'h8000007FFFFFFFFFFF8000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFFFFFFF8600003FFFFFFFFFFE0000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFC0000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001FFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFC00000000000000,
		ram_block1a_184.mem_init2 = 2048'h00000000000007FFFFFFFFFFFFFFFFFFFE10441FFFFFFFFFFC600000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00C00000000007FFFFFFFFFFFFFFFFFFE0010007FFFFFFFFFFC00000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFFFFFFFE1818057FFFFBFFFFF800000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFFFFFFF,
		ram_block1a_184.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFFFFFFFFDF80207FFFFFFFFFFF0000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFFFFFFFFF58000FFFFFFFFFFFB0000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFFFFFFFFF38200FFFFFFFFFFFF00000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_184.operation_mode = "single_port",
		ram_block1a_184.port_a_address_width = 13,
		ram_block1a_184.port_a_byte_enable_mask_width = 1,
		ram_block1a_184.port_a_byte_size = 1,
		ram_block1a_184.port_a_data_out_clear = "none",
		ram_block1a_184.port_a_data_out_clock = "clock0",
		ram_block1a_184.port_a_data_width = 1,
		ram_block1a_184.port_a_first_address = 188416,
		ram_block1a_184.port_a_first_bit_number = 0,
		ram_block1a_184.port_a_last_address = 196607,
		ram_block1a_184.port_a_logical_ram_depth = 307200,
		ram_block1a_184.port_a_logical_ram_width = 8,
		ram_block1a_184.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_184.power_up_uninitialized = "false",
		ram_block1a_184.ram_block_type = "AUTO",
		ram_block1a_184.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_185
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[23]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_185portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[23]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_185.clk0_core_clock_enable = "ena0",
		ram_block1a_185.clk0_input_clock_enable = "none",
		ram_block1a_185.clk0_output_clock_enable = "none",
		ram_block1a_185.connectivity_checking = "OFF",
		ram_block1a_185.init_file = "../RAM/image.mif",
		ram_block1a_185.init_file_layout = "port_a",
		ram_block1a_185.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_185.mem_init0 = 2048'hC6A36D68B08C77F727FF2957B451B2E641A1B06593CB2E0D55D476F645034DFE16CAEC31E32A121C15233CDA0BA68550221E224EC44F8249CC91253AB2CA1B379D4FB4598D261BD4498A6C26908961D10E3499BE2AD61EFCEFF6865D972C4D347CD35C6BD1F9A806EFFF182174899209D72A38DA6956EFCB7D71E20C54AAF68B4CA7F2BB5032F14164B7859CA46E74A88F8C124C33656684B03119FD3D75E1117590825E255FFD5F6DC746A559A9DA346F5AA424DAA08019D53E7082A9389A87443F964B2CBD78D58BA4DF9653EBD4AF3EDED80D0D09CD06CAF449DAE3B891C4DB765C38BBAB2C8D127AD8DA460F37EE15E63CEE4780F91E8504F05ABAE46410,
		ram_block1a_185.mem_init1 = 2048'h6B53CCA77CC0B1ABA67918359A3AA3ADD4F8A64245E8C33B6A130B9C444DC27B5464791E94C00BBFF9059CCB2BE5DD4F938188140185D105E45AC77338B76E86E449254DFEE278D82411860947847EFB0880534D7C6A2F0EAD1F7D90F9DD3CEA01D034F78F59344977D0F27AD0881F14B5CB048A8C0861BDF9107027AAC8DBE8AD20BF01AB329287E13C0740C0DEA1F7CF1C53C17694183E9BBE7E2D90B4A0BD92602F71CF7C3B4B93A6DD7213DE3F7DBDA855902226534580BEAC8EB5803B0878AF62F5232973A6518B9DAA67211F608BC99387925549AE2C27A884AC823EA89B2DB6525B9872245897B79F60FA01820A71E4432078236782E9609CC7F1B859,
		ram_block1a_185.mem_init2 = 2048'h94CD40153A9658BEAD1CABC0491668F941ED9A0621D420D81F9785DBD1931BFC331B1BECA0982A19AC044983950145FDD0460137C20077869FD9A6728CC435E2285E6CDA7F4E2FBB7BBEF1E2C9AE283F70054BD870E5E3AC845F94B6F8360AC417A089616DF235A8641BFB6DD2DA2D20B38D0B7C60AF8A81DD75FDFF5CD6B150E7AE8597F9494F70C2D0E3C66874D648F30866C89265C2D301716A8EC5058016BE2E6138A5CAD2FF9368F2B29AC09B2814060B2DFEEC2F872C6A5BD161BF015A9BACAED7235C58E43FF7C5C706A8D5C19EB847B4A5CA1A5023D8CE126CBC046EBC94FFB07101B760DB7C5756061D06BDB6F9A7A0243331D7444D576C3124FC68,
		ram_block1a_185.mem_init3 = 2048'hD07721341244C94AB0CA832BFE8ADF2E1D415D2A552B20C3C1EC857E513C783E2203981B314AEB2C80064DEBF2718DE17ED7C3843DF34DCCB24158B53DC2D32C5173A89372A87D962F83D4BF3C068C22EF21C64FEA14C031F4B8C5C45012ECD7645DC478CE57D8B3E41E3273A699126128A04ADE11B6AC8E49F558A49BBFC6229111184313AF5385780E445242E6E9D0CC7D768A6204FC3535169E55E686C38EFA25AE884489979F826996CEB611680BC9BE329E4C6F2AD3C9C86B2B70B9E47B10D7D7DC283D515E412BD0409BD7F6F1B7A3FF30ECE8964D63851F277E21537BA014975F922CB489734F03BC2C9C7CB987E121D455CDB9CE5BC2FD2E7166C701,
		ram_block1a_185.operation_mode = "single_port",
		ram_block1a_185.port_a_address_width = 13,
		ram_block1a_185.port_a_byte_enable_mask_width = 1,
		ram_block1a_185.port_a_byte_size = 1,
		ram_block1a_185.port_a_data_out_clear = "none",
		ram_block1a_185.port_a_data_out_clock = "clock0",
		ram_block1a_185.port_a_data_width = 1,
		ram_block1a_185.port_a_first_address = 188416,
		ram_block1a_185.port_a_first_bit_number = 1,
		ram_block1a_185.port_a_last_address = 196607,
		ram_block1a_185.port_a_logical_ram_depth = 307200,
		ram_block1a_185.port_a_logical_ram_width = 8,
		ram_block1a_185.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_185.power_up_uninitialized = "false",
		ram_block1a_185.ram_block_type = "AUTO",
		ram_block1a_185.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_186
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[23]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_186portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[23]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_186.clk0_core_clock_enable = "ena0",
		ram_block1a_186.clk0_input_clock_enable = "none",
		ram_block1a_186.clk0_output_clock_enable = "none",
		ram_block1a_186.connectivity_checking = "OFF",
		ram_block1a_186.init_file = "../RAM/image.mif",
		ram_block1a_186.init_file_layout = "port_a",
		ram_block1a_186.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_186.mem_init0 = 2048'h42E671EDF5AF0BE646ACFA2BF88696809238CBF934430E0DFFDAE774E740BD0049A3AFE037EB181A0E903F4B49EC2F5DFD19F2F5472FAC31F59CFBDDE033C338E131AE5F96E6947280C84C164B2825E3EC5591AD7E9BDBF7B5897806AF237E436B7FAECF11D90807F7F9E0A25AAC600611EDEC6A494FB1FC8F6B77AEDF87A67F4F002C6EBA646C248529F9D3C407E4BEF0319D9727E4E67A15822D00DC458B6D2428A88AE8BE9D7FB8B9E022484125018DA69AABEFEE0019DFBD8E0344188280037883707AAE78201FD7F25717880CEFCF0876CF66D122460662519FBF8381DE2C087187B7E8FDAE9CB08419C0566063282723261FF2CC1E30EBD071E0FC8AB9,
		ram_block1a_186.mem_init1 = 2048'h678F95815CFB2FE0866F58DDABAE71C36DEC8A4FE2BC04AB96F77580E8E6DC15BCB3E8674BC0097FFEFA3B0497E7DBAE18B1D099C58162E502DB90033F902A16133E384DAEB2B8F2931FF8D007197AF0611FD0C1FD79130FE932A1DA98AC27FB035AF697D2963BEC0E367ED52DE8B819BFF420C74380017FFFFF84C23A2FDC54312290CF490081CA60F20F00FFDAE73EF01C0CDF6F06B82549E5F8D4101968BA879F489FFF7C07C27B6F61B04080CB4AE3848EE7FC81B5F34461F6054B99DE14EBEF41626C8003A7DFF7E83CBA9EE06EFDCE4C582E4208084454AE85DDEBAB48EC3A45137AE34EA7B5FC79F4A003C80CB40E93DF3EF8CCA4C8804040C8423BC2,
		ram_block1a_186.mem_init2 = 2048'h82FE568038D2DB82663F2CAF7C1D9AFE01EFA9E2F0103FDE3E9007D6018D96534E18278D7DA2B9D12B0AA4345B3723D3908171CCCE00778AFF61DB62C0440F17D7BC40D9FD1E3055E8304FC4C7B0BF3F11E7266170DA3F244F3C166FEE1CFC441FFEE5DB4530AE1E5D2F3F933D9206FD08DA27E8818ACE684BB9050FA2210EFDA3524113474047D7FF7F54F02874C64476885F104532FBC0F8709EAEC5FDC2F373A87C48FE502A224D380327AA3D7D2C0A7A78AB5FF5C1A6095BE70F101744CB5B50F4EC5FE2C5303B6F5C75EFEDCCB190D4D20D1BC203D3FC18B863AC3C0609F8B7E03FFEDB670D15798F66079816F870CE95A2300D28B1DB62AB9C56D9FC68,
		ram_block1a_186.mem_init3 = 2048'h7B75185FEE7AF3855E990A421C6B2021C6828E3F7C98CB262041EF1E201887BFEA0405D150B733E9EF808F9AFFF573ABC169A8ABD4FF709802BB0D171BDDEA4554BF4E4E8E803D5EB41F3C660006DEDD78CC1FD01262C4C012D95DD387CC452F18FD570E27CC31E6001247767ABDCF0200A7BF41700146A6794F7F2EABBB034CF56E198CA12BD71980588F0248D526E934F912649E00FF2D67B0BC520006D590EDD7B2B003C7C7F64688ED6F01C5A96308D1880FF1E0F9B624AF1959E4FC1F7A00C7DE73D800231BF40156C73BFA2D5EA4F12CC74D794EE1884B8E13E971D74DB89384750E00D745FE9F95C4028417CFF72322036173BFC1C9814B901D43C1FD,
		ram_block1a_186.operation_mode = "single_port",
		ram_block1a_186.port_a_address_width = 13,
		ram_block1a_186.port_a_byte_enable_mask_width = 1,
		ram_block1a_186.port_a_byte_size = 1,
		ram_block1a_186.port_a_data_out_clear = "none",
		ram_block1a_186.port_a_data_out_clock = "clock0",
		ram_block1a_186.port_a_data_width = 1,
		ram_block1a_186.port_a_first_address = 188416,
		ram_block1a_186.port_a_first_bit_number = 2,
		ram_block1a_186.port_a_last_address = 196607,
		ram_block1a_186.port_a_logical_ram_depth = 307200,
		ram_block1a_186.port_a_logical_ram_width = 8,
		ram_block1a_186.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_186.power_up_uninitialized = "false",
		ram_block1a_186.ram_block_type = "AUTO",
		ram_block1a_186.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_187
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[23]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_187portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[23]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_187.clk0_core_clock_enable = "ena0",
		ram_block1a_187.clk0_input_clock_enable = "none",
		ram_block1a_187.clk0_output_clock_enable = "none",
		ram_block1a_187.connectivity_checking = "OFF",
		ram_block1a_187.init_file = "../RAM/image.mif",
		ram_block1a_187.init_file_layout = "port_a",
		ram_block1a_187.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_187.mem_init0 = 2048'hB98163E5E3ED33E96EFFF820EA6B6FF7383849AB703CF1F200210788FA800D007FFD4FFFD7E81E1FFE003F3B881DC7D0FFE79502B8EF621873ABFE13C003DCC0FEFE2FC06019CFF752FF8C0EF87826CFD40B4DA67FF973E5BC9FF8228B5F8567E07F730531C6F7F8000000DC7ECC00001DEE583CB6BFBFFFFF637F9E9C7E4E9A4FFF8581DC48231C638FFE1FC407FB40FFFE0E80C01BE9FFD6CBD1021D729462A5DE8C073DE9F17E53BFE0267FC9892191E6707A2791FFE6204000FC071882800B9F146C113047FFFFF7F3C790776F3B6FFFE1080486E13E41FE5E1FDF839E20FFFE4E804017F26FD897001902B11C60C3D59C229DE1F51E5BAFF0746F7C39C1,
		ram_block1a_187.mem_init1 = 2048'h7FFFC28083079FE39845642077E1C056F95071CFD6FB5FAFFE6CE403E19B3366334FBCA2C03FF60000003C085C182010E45E3FE046810003802400FCC0703623FFE85F9383E180398F1FFF1FE7017D0079FF97C00387BF0FD1D6C29D0993181C869C3B07CED1DFECEE6FFD4760B11362300FAA22C07FFE0000000703CA10207C3F4B7FD05700800DE0000FFF0039068CFFEDFF289F6180DCC787FF1BE001EF40FFFF87C000839FCFC3BD8167B05E7C8B5FC7C8EBEEC127E4ECBFFD3420933EE35220D552E07FFC5820000FC0C380006FFE13FFDFDE40080FFC04AE7D0C19CA58FFC787E895E4C65CF3B3FE1BC003CFF0FFFF0FC0C0079FE3432D803938F2BA22,
		ram_block1a_187.mem_init2 = 2048'h720E5E7E08AE3861E743D2688C01FB0001EFBAE10FED7FDE739EA621FE7A70C187EBD4EF1DA30FF0173301A1D97341C9F07D2AD3C1FF8871007E03813FBBF8AFD3C3BF177A51C07017CF80473FB0B0C0ED06E5BE68C618E3C343E8400E00FFB81FFEFDF882CF1FFE7E357FE0FE7583E3C678E48791A9ADE037368932A7E341CA60FE4B40C0BFB828007FA08C178B39B7FD77BFE17CFF03C0078F81713BFDC0CCFC97DCC7064619E1C347FC384A01FED01E7E70A88003DE651E6EFF20DFF0C3C3E3E4475DDFFABFE8C774C86AA4E9B986936E75A4803DFC2C0018F07C23C3F9F105C81FC0FE7B0703928780F9F8781AC6FF173AD1CB031870C77FFC13D601FF90,
		ram_block1a_187.mem_init3 = 2048'h7C8B0760018100000EE7DBFC601C0037B79E3FC07C7818E1E3002FFA0E00FFC00207FDE88FFCD3E11F0CC7FB000F0F58089003A7BD028B89ED9BB5F370420B448C155546017FC21147EFE01FFFF92E007FF3C04001813B000EE7B007A03F820FF7E20FF16A3C0861E15246720E81FFFC00A7FFF08FFEFF18E94BD7DF44430EE912A059E78F8978801FDE0FE1594AC3C01C0C75A201FF00C287D0B04FFFF92A80FFF862C00000381E3EF70391F03F01874F2021F05C1C1871E4C441DC04E1FF8400C7DFF007FDFF66530E073FC4002CC1424E1FAFAD5969E017FB4FEBE9869771B86A915301FF08F200E00603FF7BE89FC7DEFDC08270407837FF8683FD5C0C43,
		ram_block1a_187.operation_mode = "single_port",
		ram_block1a_187.port_a_address_width = 13,
		ram_block1a_187.port_a_byte_enable_mask_width = 1,
		ram_block1a_187.port_a_byte_size = 1,
		ram_block1a_187.port_a_data_out_clear = "none",
		ram_block1a_187.port_a_data_out_clock = "clock0",
		ram_block1a_187.port_a_data_width = 1,
		ram_block1a_187.port_a_first_address = 188416,
		ram_block1a_187.port_a_first_bit_number = 3,
		ram_block1a_187.port_a_last_address = 196607,
		ram_block1a_187.port_a_logical_ram_depth = 307200,
		ram_block1a_187.port_a_logical_ram_width = 8,
		ram_block1a_187.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_187.power_up_uninitialized = "false",
		ram_block1a_187.ram_block_type = "AUTO",
		ram_block1a_187.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_188
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[23]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_188portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[23]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_188.clk0_core_clock_enable = "ena0",
		ram_block1a_188.clk0_input_clock_enable = "none",
		ram_block1a_188.clk0_output_clock_enable = "none",
		ram_block1a_188.connectivity_checking = "OFF",
		ram_block1a_188.init_file = "../RAM/image.mif",
		ram_block1a_188.init_file_layout = "port_a",
		ram_block1a_188.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_188.mem_init0 = 2048'hE0FF6A1E14133C1F710007FF1E1FFE07FFC7D4670FFFFFFFFFFFF800FFFFF2FF8000F0000817E1E001FFC0FBF7FC0750000017E0FFF81E07F054001FFFFC2000FFFFDFC0000000081313F3FEF8C7273FFA7F065F9C077C1BA36007FF6F03FC87EF80E6230E3FFFFFFFFFFF007EF3FFFFEE100FFF00004000009C807EE3FE0419B000C3F01FC71F03E040001FFBF80000FFFFFF80000020001713FEFE1C8F879FBBFE4FFFDE17FE81E7401FDFAFC9F8C19E19F619E07FFFFFFFFFFF0007277D7FFA00019C0DC0400000080C37EFFF0938F00000F607439F01C001A01FE07C6000FFFFBF80000030101F27FFE7010F079FFFF75FDEFE1FFEE1E7500F8FEFFCF801,
		ram_block1a_188.mem_init1 = 2048'h7FFFFF800000001C40767C3FFFE03FC7F97FF3C03907E05CE1801BFC1F83F307CFFF9B9E3FFFFFFFFFFFC00FE3FFFFFF01E00000387EFFFFFFFFFFFFFFF03240001F801F8280780780E0001FF8FE800079FFEFC0000000F001E4FF9FF980FFFF8027F3F8392FE01FF18003B89F9DF303CFFF999E3FFFFFFFFFFFF803F5FFFF83C12C002040FF7FF01FFFF0FFFFF807EC0003E00FFF407803C078001FFFFE1000FFFFFFC00000003003C9FEE7F021FFF7C0FFC11C193F3817F30003FB9FBDFE03BDDFCCCE1FFFFFFFFFFFF000FC7FFF90000C002001BFF7F003FB51FDF3F80B0800004003EFCC3E03F074001FFFFC3000FFFFFFC00000001803C9FFF9F80DBBFE,
		ram_block1a_188.mem_init2 = 2048'h0FB1A6001881F81FE18000C7F3FE040001EFBBE0000200218398C7FFFFF80FC1FFFBF7BEF25CD00FE0C07E4E207379CE0FFCE6303FFFFFFFFF8003FFFFFFFFC034000010F85FFF8FFFFFFFC7FFB0B0000328198068C1F81FC080007FF1FF00001FFEFEF8000000018039BFFFFFF07FE1FEBBD79E7E56501FE0C07ECC59E379CF1FFEC7303FFFFFFFFF8000FFFFFFFFF80E00000083FFFC3FFFFFFFFFFFFDCC00007F82C00241F81FC080003FF5FE00001E7E7FA800004018C0737F3FDFF03FC3FBA7F7D23007401FE0803F9C5AE9F9876FFE339C7FFFFFFFFFE7007FDFFFFFFE028000000004F8FFEFFFFFFFFFF80500003900F00100F80FC080001FE9FE0000,
		ram_block1a_188.mem_init3 = 2048'h8000FF7FFFFFFFFFFEFFC80000000018879F00017C07F81FE6002E31F1FF00000207FDF800000C1E800F17FBFFFF00F87F9F83DF9D5FF07FF06402039838F77BE3F33CC1FFFFFFEFF80FFFFFFFFFF1FF80003F1FFFFFFFFFFEFFFC388000001807FF8000EE03F81FE6118771F17E000000A7FFF000000000064C67FFFFFB01E9EFBFD9DF8ED6807FE0213005B038FFFFE3FB0C61FFFFFFFFF810BFBFFFFFFC7F00001D7FFFFFFFE1FEFFFF00F0005E00CFFFC0003C03F80FE083817BFB1E000000C7DFF000020080200867FFFFF823C1FFFFFF9FE286901FE000300610F0EF7E47F98CB0FFFFFFFFFF0007FFFFFFFF003800003FFF8FFF87FFFFFF83FD401B80,
		ram_block1a_188.operation_mode = "single_port",
		ram_block1a_188.port_a_address_width = 13,
		ram_block1a_188.port_a_byte_enable_mask_width = 1,
		ram_block1a_188.port_a_byte_size = 1,
		ram_block1a_188.port_a_data_out_clear = "none",
		ram_block1a_188.port_a_data_out_clock = "clock0",
		ram_block1a_188.port_a_data_width = 1,
		ram_block1a_188.port_a_first_address = 188416,
		ram_block1a_188.port_a_first_bit_number = 4,
		ram_block1a_188.port_a_last_address = 196607,
		ram_block1a_188.port_a_logical_ram_depth = 307200,
		ram_block1a_188.port_a_logical_ram_width = 8,
		ram_block1a_188.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_188.power_up_uninitialized = "false",
		ram_block1a_188.ram_block_type = "AUTO",
		ram_block1a_188.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_189
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[23]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_189portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[23]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_189.clk0_core_clock_enable = "ena0",
		ram_block1a_189.clk0_input_clock_enable = "none",
		ram_block1a_189.clk0_output_clock_enable = "none",
		ram_block1a_189.connectivity_checking = "OFF",
		ram_block1a_189.init_file = "../RAM/image.mif",
		ram_block1a_189.init_file_layout = "port_a",
		ram_block1a_189.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_189.mem_init0 = 2048'h1F009C000800C0008000000001FC01F800003C1F0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFC005000000800FFE7FE000FC7FFE000000000FFFFFFC00000000013E3FFFEF800D8000180F800000080004000000010FC03F810001E1F00000000000000007EFFFFFFFFFFCFFFFFFFFFFFFFFFFFFEFFFE0318000000001FC3FF001FCFFFE000000000FFFFFF800000200017E3FFFE1C0078004001F0000000000000000000103607FE60000E07E000000000000000073FFFFFFBFFF1FC01FFBFFFFFFFFFF7FFFF0A380000000007C07F003FFFFFE000000000FFFFFF80000030001FC7FFFF0000F8000008E0010000000000000000100307FE,
		ram_block1a_189.mem_init1 = 2048'h7FFFFF800000000000787C3FFFE0003806800C300000000000000000007C0CF80000787E000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF031800000001F827FF8007FFFFFE00000000079FFFFC00000000001F8FF9FF98000007FC00C000000000000000000007E0CFC0000787E0000000000000003FFFFFFFFFEEFFFFFBFFFFFFFFFFFFFFFFFF8050C0000000FFF3FF8003FFFFFE000000000FFFFFFC00000000003F1FFE7F00000003F003E000000C00800000000007E01FC00003C3E0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF8092800003803FFDFFE000FF7FFE000000000FFFFFFC00000000003F1FFF9F8004401,
		ram_block1a_189.mem_init2 = 2048'h01C00600077FF8001DFFFF300000000001EFBBE000000000039F07FFFFF8003E000408400000000000000000008C86300003E1F000000000000003FFFFFFFFFFF7FFFFEFF85FFFFFFFFFFFC7FFB0B00000300180673FF8003FFFFF80000000001FFEFFF800000000003E3FFFFFF0001E010408600000000000000000001C86300001C0F000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD800000000C001BFF8003FFFFFC0000000001E7E7FA800004000007C7F3FDFF0003C041808200000000000000000011606780001F07C000000000000007FFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF808000000C0F000FFF8003FFFFFE000000000,
		ram_block1a_189.mem_init3 = 2048'hFFFFFF7FFFFFFFFFFEFFC800000000007860000083FFF8001C7FD0F0000000000207FDF800000000000FE7FBFFFF000780607C00628000000000000000070080000F03C000000000000FFFFFFFFFFFFFFFFFFF1FFFFFFFFFFEFFFC0080000000F800000011FFF8001C6FF8700000000000A7FFF000000000004F87FFFFFB001600402600700000000000000200070000000703E0000000000010BFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFF00F00080003000000003FFF8001CFFFEA00000000000C7DFF000000000000F87FFFFF8203E000000401000000000000000000F0080000783F000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FD400000,
		ram_block1a_189.operation_mode = "single_port",
		ram_block1a_189.port_a_address_width = 13,
		ram_block1a_189.port_a_byte_enable_mask_width = 1,
		ram_block1a_189.port_a_byte_size = 1,
		ram_block1a_189.port_a_data_out_clear = "none",
		ram_block1a_189.port_a_data_out_clock = "clock0",
		ram_block1a_189.port_a_data_width = 1,
		ram_block1a_189.port_a_first_address = 188416,
		ram_block1a_189.port_a_first_bit_number = 5,
		ram_block1a_189.port_a_last_address = 196607,
		ram_block1a_189.port_a_logical_ram_depth = 307200,
		ram_block1a_189.port_a_logical_ram_width = 8,
		ram_block1a_189.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_189.power_up_uninitialized = "false",
		ram_block1a_189.ram_block_type = "AUTO",
		ram_block1a_189.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_190
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[23]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_190portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[23]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_190.clk0_core_clock_enable = "ena0",
		ram_block1a_190.clk0_input_clock_enable = "none",
		ram_block1a_190.clk0_output_clock_enable = "none",
		ram_block1a_190.connectivity_checking = "OFF",
		ram_block1a_190.init_file = "../RAM/image.mif",
		ram_block1a_190.init_file_layout = "port_a",
		ram_block1a_190.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_190.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFF000000000000000000000000000000040003FFAFFFFFFFFF001FFE000038000000000000FFFFFFC00000000013FC000107FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFF810000000000300000000000000000010001FFE7FFFFFFFFE03FFF000030000000000000FFFFFF800000200017FC0001E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFFFFFF8C0000004000E03FE000000000000080000F7C7FFFFFFFFF83FFF000000000000000000FFFFFF80000030001FF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_190.mem_init1 = 2048'h7FFFFF8000000000007F83C0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFF000000000000000000000000000000000000FCFFFFFFFFFE07DFFF800000000000000000079FFFFC00000000001FF0060067FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFC000000000010000000000000000000000007FBF3FFFFFFF000FFF8000000000000000000FFFFFFC00000000003FE00180FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFF000000000000000000000000000000020007F7F7FFFFFFFC003FFE000008000000000000FFFFFFC00000000003FE000607FFFFFF,
		ram_block1a_190.mem_init2 = 2048'hFFFFF9FFFFFFF800020000000000000001EFBBE000000000039FF8000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFC00000000000800000007A0000000000038004F4FFFFF3FFE7F9FFFF80000000000000000001FFEFFF800000000003FC000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFF000000000000000000000000000000000000023FFFFFFFFF3FFFFFF80000000000000000001E7E7FA800004000007F80C0200FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFF80000000000100000000000000000000000007FFFFFFFFFF0FFFFFF8000000000000000000,
		ram_block1a_190.mem_init3 = 2048'h0000008000000000010037FFFFFFFFFFFFFFFFFFFFFFF80003800078000000000207FDF800000000000FF8040000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFF0000000000000000000E000000000010003FF7FFFFFFFFFFFFFFFFFFFF800038000F80000000000A7FFF000000000004FF8000004FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFEF4000000000000000000000000000010000FF0FFFFFFFFFFFFFFFFFFFF800030000700000000000C7DFF000000000000FF8000007DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFF8000000000000000000000000000000007C02BFFFFF,
		ram_block1a_190.operation_mode = "single_port",
		ram_block1a_190.port_a_address_width = 13,
		ram_block1a_190.port_a_byte_enable_mask_width = 1,
		ram_block1a_190.port_a_byte_size = 1,
		ram_block1a_190.port_a_data_out_clear = "none",
		ram_block1a_190.port_a_data_out_clock = "clock0",
		ram_block1a_190.port_a_data_width = 1,
		ram_block1a_190.port_a_first_address = 188416,
		ram_block1a_190.port_a_first_bit_number = 6,
		ram_block1a_190.port_a_last_address = 196607,
		ram_block1a_190.port_a_logical_ram_depth = 307200,
		ram_block1a_190.port_a_logical_ram_width = 8,
		ram_block1a_190.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_190.power_up_uninitialized = "false",
		ram_block1a_190.ram_block_type = "AUTO",
		ram_block1a_190.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_191
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[23]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_191portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[23]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_191.clk0_core_clock_enable = "ena0",
		ram_block1a_191.clk0_input_clock_enable = "none",
		ram_block1a_191.clk0_output_clock_enable = "none",
		ram_block1a_191.connectivity_checking = "OFF",
		ram_block1a_191.init_file = "../RAM/image.mif",
		ram_block1a_191.init_file_layout = "port_a",
		ram_block1a_191.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_191.mem_init0 = 2048'h00000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001FFFFFFFFFFFFFFFFFF0000003FFFFFFFFFEC0000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFFFFFF0000007FFFFFDFFFE80000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFFFFFF0000007FFFFFCFFFE00000000000000000000000000000000000000000000000,
		ram_block1a_191.mem_init1 = 2048'h8000007FFFFFFFFFFF8000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFFFFFFF8600003FFFFFFFFFFE0000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFC0000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001FFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFC00000000000000,
		ram_block1a_191.mem_init2 = 2048'h00000000000007FFFFFFFFFFFFFFFFFFFE10441FFFFFFFFFFC600000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00C00000000007FFFFFFFFFFFFFFFFFFE0010007FFFFFFFFFFC00000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFFFFFFFE1818057FFFFBFFFFF800000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFFFFFFF,
		ram_block1a_191.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFFFFFFFFDF80207FFFFFFFFFFF0000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFFFFFFFFF58000FFFFFFFFFFFB0000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFFFFFFFFF38200FFFFFFFFFFFF00000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_191.operation_mode = "single_port",
		ram_block1a_191.port_a_address_width = 13,
		ram_block1a_191.port_a_byte_enable_mask_width = 1,
		ram_block1a_191.port_a_byte_size = 1,
		ram_block1a_191.port_a_data_out_clear = "none",
		ram_block1a_191.port_a_data_out_clock = "clock0",
		ram_block1a_191.port_a_data_width = 1,
		ram_block1a_191.port_a_first_address = 188416,
		ram_block1a_191.port_a_first_bit_number = 7,
		ram_block1a_191.port_a_last_address = 196607,
		ram_block1a_191.port_a_logical_ram_depth = 307200,
		ram_block1a_191.port_a_logical_ram_width = 8,
		ram_block1a_191.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_191.power_up_uninitialized = "false",
		ram_block1a_191.ram_block_type = "AUTO",
		ram_block1a_191.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_192
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[24]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_192portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[24]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_192.clk0_core_clock_enable = "ena0",
		ram_block1a_192.clk0_input_clock_enable = "none",
		ram_block1a_192.clk0_output_clock_enable = "none",
		ram_block1a_192.connectivity_checking = "OFF",
		ram_block1a_192.init_file = "../RAM/image.mif",
		ram_block1a_192.init_file_layout = "port_a",
		ram_block1a_192.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_192.mem_init0 = 2048'h0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000FFFFFFFFFFFFFFFFFFFFFF00037FFF9FFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFFFFFFFFFF20007FFFDFFFFFFFE000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000003FFFFFFFFFFFFFFFFFFFFF00003FFFFFFFFFFE0000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_192.mem_init1 = 2048'h00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000003FFFFFFFFFFE1FFFFFFFF0001BDFFFFFFFFFFFFC0000000000000000000000000000000000000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFFFFFFFFF8001DFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000FFFFFFFFFFFFFFFFFFFFF8000BFFFFBFFFFFFFC00000000000002000000000000000000000000000000,
		ram_block1a_192.mem_init2 = 2048'hFFC40073FFFFFFFFFFFFFE00000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFF1FFFFFFFF80002FFFFFFFFFFFFFF8000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001FFFFFFFFFFF3FFFFFFFF00071CFFFFFFFFFFFFD0000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001FFFFFFFFFFF3FFFFFFFFC0071CFFFFFFFFFFFFC00000000000,
		ram_block1a_192.mem_init3 = 2048'h0000000000000003FFFFFFFFF0FFFFFFFFF811F7FFFFFFFFFFFFFCC0000000000000000000000000000000000000000183FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFE0FFFFFFFFF010F3FFFFF3FFFFFFF8C0000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFF1FFFFFFFFE00073FFFFFFFFFFFFFC00000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFF1FFFFFF,
		ram_block1a_192.operation_mode = "single_port",
		ram_block1a_192.port_a_address_width = 13,
		ram_block1a_192.port_a_byte_enable_mask_width = 1,
		ram_block1a_192.port_a_byte_size = 1,
		ram_block1a_192.port_a_data_out_clear = "none",
		ram_block1a_192.port_a_data_out_clock = "clock0",
		ram_block1a_192.port_a_data_width = 1,
		ram_block1a_192.port_a_first_address = 196608,
		ram_block1a_192.port_a_first_bit_number = 0,
		ram_block1a_192.port_a_last_address = 204799,
		ram_block1a_192.port_a_logical_ram_depth = 307200,
		ram_block1a_192.port_a_logical_ram_width = 8,
		ram_block1a_192.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_192.power_up_uninitialized = "false",
		ram_block1a_192.ram_block_type = "AUTO",
		ram_block1a_192.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_193
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[24]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_193portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[24]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_193.clk0_core_clock_enable = "ena0",
		ram_block1a_193.clk0_input_clock_enable = "none",
		ram_block1a_193.clk0_output_clock_enable = "none",
		ram_block1a_193.connectivity_checking = "OFF",
		ram_block1a_193.init_file = "../RAM/image.mif",
		ram_block1a_193.init_file_layout = "port_a",
		ram_block1a_193.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_193.mem_init0 = 2048'h1D53F8820697F99896C688384021BA4898E31F7FC39CF0EA6481D9876A6AD1C96D695106E3CB1CA1B62B70222860BC9E008D5860BB3AB4E28A0E1B1BB82A04CFF62C7E6E4E488B214AF4F96CF8CC0E60DC3D26C6B1C498D8AC513C787699B03F8064FC33012C926425F85031B8BCDFB03EBE1F1754E2628BFFD96DD6EE081C2C410D93F80664221ED2ABCCC268190DE974DE45787BAB99D00A6CA5E3EAD5AA28B5394B2A5AB688D754EE523E972065AF332DBF76059F1DC50AD961BBAF22F46D7926A3C2B0B72660946E85C2A9AAF57B8085C14A08CB7829B395B887F518106422750641506C5341005081359B8D661ED6C9729920B307CEB30C3D479DCA51FE,
		ram_block1a_193.mem_init1 = 2048'h4E8DEC6367AE6749DDD02FA7FEB62E422E1961EE5CD1917C22F6E814AA05D066581979E47FB16083808943BE25E9773D9A41B9291E997F35A140187BDE7F8C95A3FE0E422CF76EF8415669164FE4E59EC87E88C1D695E4BB61DBE78B333F879D6214E0BF10E60C1829A37BBD9DD5779214B1B2245D0E87418EDFEE4BC1B3A64D0E8D108FF59BB3DFDC519A160101BB1AB74E622F7A117387CFEDBBC1ED750671B75D0159E837067C24EF9BC77864FA64E0800400D710F0FA331CF0EEF09474F9B9DF70FAC0FB58E6E08967386D3AA7A0CE69F84A4E0FB429874F00E8D0C0DE3089B3114CA4FB07477E5F088FECEECE7000C16AC11B67E39B256488E8FBD95279,
		ram_block1a_193.mem_init2 = 2048'hDE29780E607694213D1180FF36CE8809B90FD622622EBF46FC6F97BF936AEA917DADC53B898A8F9B60DB3356B584AF83A8C27121F115F16DA4B93DFD6366D8FE089ADB00063E3B8148F1BD112BB0ADC8FC50B310D74E4DD9264604A723ECAC9F51E31AC782816A6CB162D16BFA02D7DD2235347788C58423D5F6A4AE0E5F70CF38E67FA892474F927C4BAA093FA682239108C78CCD521A59EF1133683CBA0E0BD594D8E092EB15E9FE6BEA7DE3D66640CAB49919E6413F2781E68848ADF22CA1322F2637D605B033509DEDFF9EA5AC60A75DD5F52A487B53106AE5E942B379230B45D6FCB7A7AE5A886B1458A063AD16102208BDB0734436A91D96597AD03545,
		ram_block1a_193.mem_init3 = 2048'h75458778F386213D868D888E2B39DF408DE68E0EA836644D4B1907BB847D66851A9BFC3A8D40F0AFC22D6AD6DF379021DF6EE5787568BB403CF6C68AF3CD82964D1C41DF8094E0187D88363739CC6301EBEDC845CE2947D60AFCEFCFFB35C1B482392967FB42AACB770D8120C9DD075FF25FA63686CBA8EE0C565C9A84E5D8AEAC4762C5C65CC404C080EEE142C0275BD39D48226EB2334A9B32597A86CE281680DBFD072F33835DF95789949EA4DAEABB9A152EBA0A9EF07FBF239BF436CCA8895653C8366BB99C6328F2843C52B2DF46A8CD4900484DD06CE2B8C1CE4847C171F3AF4FBFAFF48E8909156A54E4AFCCF6B5D27A76C071A055E470770D08F538,
		ram_block1a_193.operation_mode = "single_port",
		ram_block1a_193.port_a_address_width = 13,
		ram_block1a_193.port_a_byte_enable_mask_width = 1,
		ram_block1a_193.port_a_byte_size = 1,
		ram_block1a_193.port_a_data_out_clear = "none",
		ram_block1a_193.port_a_data_out_clock = "clock0",
		ram_block1a_193.port_a_data_width = 1,
		ram_block1a_193.port_a_first_address = 196608,
		ram_block1a_193.port_a_first_bit_number = 1,
		ram_block1a_193.port_a_last_address = 204799,
		ram_block1a_193.port_a_logical_ram_depth = 307200,
		ram_block1a_193.port_a_logical_ram_width = 8,
		ram_block1a_193.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_193.power_up_uninitialized = "false",
		ram_block1a_193.ram_block_type = "AUTO",
		ram_block1a_193.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_194
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[24]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_194portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[24]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_194.clk0_core_clock_enable = "ena0",
		ram_block1a_194.clk0_input_clock_enable = "none",
		ram_block1a_194.clk0_output_clock_enable = "none",
		ram_block1a_194.connectivity_checking = "OFF",
		ram_block1a_194.init_file = "../RAM/image.mif",
		ram_block1a_194.init_file_layout = "port_a",
		ram_block1a_194.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_194.mem_init0 = 2048'h27256C481607FE77C2795BFF303405D3B89D20878001FFEFE1D2F9DA7913DD2E5991416E1FD4E07F9EB0BDF9332CDBE0780FB1FA1FBBD7E280068B15F7E9A915B17DE0EF1A3E2A8ACEF58A1838947A821846AF827FC49FEF436C153F889A1FBD53E3E3B9868FFDEBFC8023DD889CC3B8761291C96B9DCA7714613A9B33DC83C1500D2AE99C9C03C18F159EFC6FF8463D7F5848F103DCE484FE2E961CA6C0737252BA359ADF868FCBFB10663F08238E6F1A44FCD7EC19802FCF182EFA2AB001DDB12A9CBED78CCDA477E3FA2F81CC8BB3E10E466C1E337067BB7DD1FEFBF92FC0FC09060A5FC923FAD8FC451921BC9AFDB27473BCFF830F69A623143E000B861E,
		ram_block1a_194.mem_init1 = 2048'h75221F4164C7827697A67F0D14D3DDD3C31F7321FF3E598107CDE01E4B27EB56EA000FFC7FB10344DFFFB467B1F879931B303A861EBF054468DFEE695E7C0BA424E1F64A5C617EDCF0CF62DA7018F83E741EC813FDC9FE3E5297CF84E53A8CCECD530110FF5DFFA736398BBE718D0BF715F04BFD520284C101A263BAAC0F1B7C959009DBFF298A742AFFEF2041C25B623439BE388E777F8527FA3529700E38388736D6CF56B28A6207E47B8D7D1D7F63A151FC070F1F1E0E166FAFFC00F6026929B80CFD0403DFF7608998F5D0642581FF826306BF3C5CA57691EF21425D11E03C7CF7521C0F67433C179B4F33397650242FD42468F7F233FD957F4DEC147EDB,
		ram_block1a_194.mem_init2 = 2048'h2FBB878C703CB0388399C06D77EDEB64400FE59FE34B8CD74D2E06F1FEB0C5A1F6CECD0770713F2153C0C35E0A092A1DE832050000E1F11C667C3C32D31B32D7016E86C0020487E443EEF918E33C2FB01F3F5FD1AF75291809878EBFBFFC428343D5CE5B4A5BB0EDA84A498632EECFEAF6AD954FF7343A4C6356788C385134C19C1E0E3E5000438F7FC5B8151F9EA9EB103FF5FCCF2B862D630ECA3F9DBC0E331AFB10EF0E7D2CA8021D0D6EFFDE085C0E90CFAF3621939C7DC8B3C469F631E0630782CFEFF187C7ED4B11FE2F51066053182BF24A7803D4FF82FAFAF5787BFCBB1C51F4B79A06408614E5122D74ACE6373DF0E390ED7C0080C9A63C75FE13FA,
		ram_block1a_194.mem_init3 = 2048'hC1A0DEC7F8611EF43EC581088421A1D8B6016E0AE8F2000008226C0E5003A37B1D78EF5460F240BD5DBB56DC50D1238E8773AC40C3B0F51162090461E155B191B107C2DA7104008473BE3183F01243E63900F3D8C9173F494184400C9DB89F98B3EA0F0C78A43D08005ADF3190E0C438D19E42858FE6B56E53AEBC94DE102B6F5896D6C6C1A35767E07F1082B10006C90387DF3D3F053006275C651CB214881B7E953598100B50BB6D307E29E078FDD20DBFAECC30296218013023C28801A94A411275DA0487C2D250D1B020DEDCD3AACEED2B47E1B077F3841D40E6318C660FE1039F9E0847F0BED34E1B4D500E36F88BD27700273ACEE035E3B509233CBB80,
		ram_block1a_194.operation_mode = "single_port",
		ram_block1a_194.port_a_address_width = 13,
		ram_block1a_194.port_a_byte_enable_mask_width = 1,
		ram_block1a_194.port_a_byte_size = 1,
		ram_block1a_194.port_a_data_out_clear = "none",
		ram_block1a_194.port_a_data_out_clock = "clock0",
		ram_block1a_194.port_a_data_width = 1,
		ram_block1a_194.port_a_first_address = 196608,
		ram_block1a_194.port_a_first_bit_number = 2,
		ram_block1a_194.port_a_last_address = 204799,
		ram_block1a_194.port_a_logical_ram_depth = 307200,
		ram_block1a_194.port_a_logical_ram_width = 8,
		ram_block1a_194.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_194.power_up_uninitialized = "false",
		ram_block1a_194.ram_block_type = "AUTO",
		ram_block1a_194.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_195
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[24]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_195portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[24]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_195.clk0_core_clock_enable = "ena0",
		ram_block1a_195.clk0_input_clock_enable = "none",
		ram_block1a_195.clk0_output_clock_enable = "none",
		ram_block1a_195.connectivity_checking = "OFF",
		ram_block1a_195.init_file = "../RAM/image.mif",
		ram_block1a_195.init_file_layout = "port_a",
		ram_block1a_195.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_195.mem_init0 = 2048'h5C1BD83809F80007E0FDC7FFFFC400227C82FFF87FFE00101E73204E7F0BABF2A61F5EDF403C33E071C03E01C120E7FF800FFFC80045D7E380131E1E00179E0E46781E20CFE0821C817BFA7C95B3864266C27DBE003B6009F1FE33FFFF6200418E201FBE7FF0002003BFFACFF240C222B9DD9E3DA07C39F0F3813CD7C1C0FFFEA00DFD30037AE3C143C168FF90072605B9599FBEA761740FC1E2F6F88CAF4BC26E72AC86207970287C1F81FFFFDC0010219C03E813E0001007E7EC045DD40053B7F37F04F07C1FE3F1A3FC338FD0FFCC000FBF8587FC9060BC1E55FF00071F3D1902C507E4F2470DE7D4BDF0C46404DC2E2EDF04007CF08843CFE4FFFFF41001,
		ram_block1a_195.mem_init1 = 2048'h33CA4162445C794EC87F5780B4B07BD3E949D0E0000021FE3CE3E01FF40BECC8A9FFF003804EFC3FFFFFF0A14AC784B4E300398DE178FCAC18200F899F7FF7BBD8FFFE4283FB7EE4C07CA77D8001FB5E345B7533E47C1A0A5C795E419C36FB8FFE9550F00000003FBC38FBBFFE0D0390340FFC03A1FD783EFFFFE2411B8096FB79801C4900F8799419E00FC380C3E77DC87FFE2001FB7F870FFC124E00013900125B740FB96E9A5A280A76C322738303DB55ACF000E0000E538F9FFFFF1000753607FF03FAFC20081F79FFCF42E067BC00027F4580FC33E111E00FDE81C1EFFFC07FFF4003F567413C1BD18E0007F34FD10CBEF39DADB207327AF71CF3B3821B,
		ram_block1a_195.mem_init2 = 2048'hF03BEF8D8FFAB0380181F9454813E8EFFBF1186E3DE67FC00AC627E3FE50BEB2253A230000003FCFF7C0035FFFF3CE0197FDF07FFFFE0EFCE6023C004CF007FFFE0E907FFDFC7FEB3FE001E7B6BFD07FE07FEFD000FB39D8018776EBC003E084DFFA31BD0EF463EE4AA13CE1BA5EBDE03D8F734000043E779F36008FFE61ECC1C3E1F1C7EFFFBC7FFFC1B8070073171EEFCFEEA330F87E1F1F0003C3047FF1FCE0FFE8E301F33CE8021E2FF70021E0D3A15AC7BDC6DC608DCE3911A0B58FBDEC6C92A1C0000187FBF1DF01FFF1D1CE60C8E7F00FF587FC2FFFE2F8898807868DC0EC57F34879FE3A7E0005E22CF753F9C83FF8E30FF37C50801E3AAF8001F01F,
		ram_block1a_195.mem_init3 = 2048'hC6071E3FFFFF000C7E3D8008A9DE003F7807EE0917F46E000806832A51FFE3F8E09FD04876033211EA5CFDE93E213C004DD19C40003F0760E00004FFFF11806FFEF83F21F1FBFFFC41803183C7E03C1FFA020E3FCFFF00B8C07C000EB17F207F7C0FEF0D87E60F080058271D7FFFC7FBEF611A10B00377222B79BF798C10D47F454DCEC00003B8BBA00000FFFFD40637FC783FC3FFF8CFFE03207D0095E077F1FF101F7FFFFB2FF8E2F00039627F003DF05FFF8DCFEE7818003003E4FFFFEF667CED9B2F39F633A1C177B3E3FC30CCB87A64E74000007E1CDC0000FFFFFF06301EFC7FE1FFF80F7EC3301F3147FC47247C10727FD9F83FE20BE00870B2BF407F,
		ram_block1a_195.operation_mode = "single_port",
		ram_block1a_195.port_a_address_width = 13,
		ram_block1a_195.port_a_byte_enable_mask_width = 1,
		ram_block1a_195.port_a_byte_size = 1,
		ram_block1a_195.port_a_data_out_clear = "none",
		ram_block1a_195.port_a_data_out_clock = "clock0",
		ram_block1a_195.port_a_data_width = 1,
		ram_block1a_195.port_a_first_address = 196608,
		ram_block1a_195.port_a_first_bit_number = 3,
		ram_block1a_195.port_a_last_address = 204799,
		ram_block1a_195.port_a_logical_ram_depth = 307200,
		ram_block1a_195.port_a_logical_ram_width = 8,
		ram_block1a_195.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_195.power_up_uninitialized = "false",
		ram_block1a_195.ram_block_type = "AUTO",
		ram_block1a_195.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_196
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[24]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_196portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[24]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_196.clk0_core_clock_enable = "ena0",
		ram_block1a_196.clk0_input_clock_enable = "none",
		ram_block1a_196.clk0_output_clock_enable = "none",
		ram_block1a_196.connectivity_checking = "OFF",
		ram_block1a_196.init_file = "../RAM/image.mif",
		ram_block1a_196.init_file_layout = "port_a",
		ram_block1a_196.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_196.mem_init0 = 2048'h8318C407FFFFFFF800FE3FFFFFFBFFFC007FFFFFFFFFFFFFFFF3F9C1449386013FE0A03FC003F01FF0003FFE00DF0000000FFFC80006281C7FE3EC1FFFFF81FFF079FFDFDD9E5DFFF0000583028FFDFD81DEE381FFFFFFF601FFCFFFFFFDFFFE001FFFBFFFFFFFEFFFBFF4C1BD98C1C13FE06005E003F80FF0013F20003F0000000DFFF800021C3E3C018CFFFFFF19FDFF59FFCF9C9E4BFFF0110903109FBDFD81EE6381FFFFFFF7801FFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFE300000800E0B73C0002F003FC1FF3A3FF90703F0000000FFFFC00000F9F001F99FFFFFF00FC7F0FF77FDF9FF8FFF0230203181CFAE3C1E23083FFFFFFF7FC0FFBFFFFFFEFFF,
		ram_block1a_196.mem_init1 = 2048'hF00E379D7B1804B10000B8007B707C2C18C7301FFFFFFE003F1FE01FFFEC103F27FFFFFFFFFFFFFFFFFFF08180C003C9FCFFC78C0007FC2BF8000FF61E80004000FFFE42000081033F803B9FFFFFF8E1F39E07F3FB1805F58000300063CEFC700453300FFFFFFFC03FC7FBBFFFE6FC0FD3FFFFFFFFFFFFFFFFFFE22702006181FE7FE3CF0007F85BF8000FFF003C0080007FFE2000008078F0002B8FFFFF3BFFF79E77CFFF1A05B5D0100000C18FFCFC07339C0FFFFFFFF193F07FFFFFEFFF82C1FFFFFFFEFFFFFFFFF9FF004D607843FFFD80C78003F01EF0000FFF003E0000007FFF40000498BCC3E3E20FFFFFF1BFF50FFFFFFF192DFCC0000083000FFDE4,
		ram_block1a_196.mem_init2 = 2048'h003BFF8C00014FC7FE7E01897FFFE86007FF0001C21C003C0019F8000DCF3F4FE319E0FFFFFFC00F8FC0035FFFFDB1FE7FFFF07FFFFFFFFCE6003C01400C0000FFF14EC00003FFE0FFE001FCCE400000007FFFD00000C627FE780733FFFFE0803FFE00A0F10E0410041FFE004DC13E1FE39CF0BFFFFBC187E0F6008FFE7E633E3FFFFFFFFFFFFFFFFFC1B807800C00F1FFF010E00007FE00FF0003FFCC00000000FFF8E30000C317FDE02E47FFFFE020601EB740F91E04720006F4005A403E1F818E603FFFFE7803FE3F01FFFFF60D9F5FFFFFFFFFFFFFFFFFE2F889000001F3FFF3AFF00007FE3DFE0005FD8C080000003FF8E30000838F7FE03CCFFFFFF0E0,
		ram_block1a_196.mem_init3 = 2048'hC7FC1E000000FFFC01FD8008CF0000000007EE08000993FFF7F9FB3391FFE3F80067C054C00C0DFE00002000FFED3FFDFCCF83BFFFC0077FE00004FFFF8E7FFFFFFFFFFFFDFFFFFC21803183D8000000FBFE0E003000FFF83FFC000EDF000000000FEF0C0019CCF7FFA7C7267FFFC7F800FF021C400C08EDC00060007FCF1F80BCC3C13FFFFC003C600000FFFFE3F9FFFFFFFFFFFFFFFFFE03007D008800000AFFEF07000004FFF81FF0003F8E000000001FFF8C001181E7FFCFC3C4FFFFEF6183FF0307420C0C7C0A086C100FCF1F47C623E0BFFFFF801F3C0000FFFFF6F9FFFFFFFFFFFFFFFFFEC3001F0148000019FFEFCF000007FFE1FFE0007FAE400000,
		ram_block1a_196.operation_mode = "single_port",
		ram_block1a_196.port_a_address_width = 13,
		ram_block1a_196.port_a_byte_enable_mask_width = 1,
		ram_block1a_196.port_a_byte_size = 1,
		ram_block1a_196.port_a_data_out_clear = "none",
		ram_block1a_196.port_a_data_out_clock = "clock0",
		ram_block1a_196.port_a_data_width = 1,
		ram_block1a_196.port_a_first_address = 196608,
		ram_block1a_196.port_a_first_bit_number = 4,
		ram_block1a_196.port_a_last_address = 204799,
		ram_block1a_196.port_a_logical_ram_depth = 307200,
		ram_block1a_196.port_a_logical_ram_width = 8,
		ram_block1a_196.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_196.power_up_uninitialized = "false",
		ram_block1a_196.ram_block_type = "AUTO",
		ram_block1a_196.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_197
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[24]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_197portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[24]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_197.clk0_core_clock_enable = "ena0",
		ram_block1a_197.clk0_input_clock_enable = "none",
		ram_block1a_197.clk0_output_clock_enable = "none",
		ram_block1a_197.connectivity_checking = "OFF",
		ram_block1a_197.init_file = "../RAM/image.mif",
		ram_block1a_197.init_file_layout = "port_a",
		ram_block1a_197.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_197.mem_init0 = 2048'h00F83C000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F9C058038000C00000003FFFF0000FFFC00000000000000FFFC8000600000003F01FFFFF80000F860000200000000000000000800000003E1F800000000001FFFFFFFFFFFFFFFFFFFFBFFFFFFFEFFFBFF0C18000C000C00000021FFFF8000FFEC00000000000000DFFF8000200000001F0FFFFFF000200A60000600000000000000000800000001E1F8000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000048C000010FFFFC000FDC004800000000000FFFFC00000000001FE1FFFFFF000380F00880200000000000000000030100001E0F8000000000000FFFFFFFFFFFFF,
		ram_block1a_197.mem_init1 = 2048'h0FF1F8008000000000010000000F800007C0F000000000003FFFE01FFFF7FFFFDFFFFFFFFFFFFFFFFFFFF04300C0000000000073FFFFFC7007FFF0001E00000000FFFE420000000000003C1FFFFFF8000FE1F80C00000000000000000001000003D0F000000000003FFFFBBFFFE7FFFFEFFFFFFFFFFFFFFFFFFFE2C00100000000000030FFFFF82007FFF00000000000007FFE200000000000003C0FFFFF38000FE1883000020000000000000000000000F07C000000000013FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFF9FF0058600000000000387FFFF0000FFFF00000000000007FFF40000400000003FC0FFFFFF0000DF00000000120000000000000000000,
		ram_block1a_197.mem_init2 = 2048'h003BFF8C00000000000001F17FFFE8600000FFF00000000000000000003FC0001F07E0000000000FFFC0035FFFFE7FFFFFFFF07FFFFFFFFCE6003C004000000000003F3FFFFFFFE0001FFE036E000000007FFFD000000000000007C3FFFFE0800001FF400000000000000000003FC0001F83F00000000007FFF6008FFE7F9FFFFFFFFFFFFFFFFFFFFFC1B8050000000000000F1FFFFFFE0000FFFC00EC00000000FFF8E30000000000002F87FFFFE0001FE178000000000000010800003FC0001F81E00000000003FFFF01FFFFF7F3FFBFFFFFFFFFFFFFFFFFE2F88B000000000000000FFFFFFE0001FFFA00CC000000003FF8E30000000000003F0FFFFFF000,
		ram_block1a_197.mem_init3 = 2048'h3803E1FFFFFFFFFC00027FF70F0000000007EE08000000000000033C11FFE3F800003FA38000000000000000001EC0027C3F80000000077FE00004FFFFFFFFFFFFFFFFFFF1FFFFFC01803183C00000000401F1FFFFFFFFF80003FFF11F000000000FEF0C00000C00000007387FFFC7F80000FDE38000001000000000003FE001FC3FC0000000003FE00000FFFFFFFFFFFFFFFFFFFFFFFFFE03007D00800000040000F8FFFFFFFFF8000FFFC00E000000001FFF8C00000000000003F8FFFFEF600000FCF08000000000000000003FE0003E1FE0000000001FFC0000FFFFF9FFFFFFFFFFFFFFFFFFFEC3001F014000000600003CFFFFFFFFE0001FFF804E000000,
		ram_block1a_197.operation_mode = "single_port",
		ram_block1a_197.port_a_address_width = 13,
		ram_block1a_197.port_a_byte_enable_mask_width = 1,
		ram_block1a_197.port_a_byte_size = 1,
		ram_block1a_197.port_a_data_out_clear = "none",
		ram_block1a_197.port_a_data_out_clock = "clock0",
		ram_block1a_197.port_a_data_width = 1,
		ram_block1a_197.port_a_first_address = 196608,
		ram_block1a_197.port_a_first_bit_number = 5,
		ram_block1a_197.port_a_last_address = 204799,
		ram_block1a_197.port_a_logical_ram_depth = 307200,
		ram_block1a_197.port_a_logical_ram_width = 8,
		ram_block1a_197.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_197.power_up_uninitialized = "false",
		ram_block1a_197.ram_block_type = "AUTO",
		ram_block1a_197.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_198
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[24]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_198portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[24]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_198.clk0_core_clock_enable = "ena0",
		ram_block1a_198.clk0_input_clock_enable = "none",
		ram_block1a_198.clk0_output_clock_enable = "none",
		ram_block1a_198.connectivity_checking = "OFF",
		ram_block1a_198.init_file = "../RAM/image.mif",
		ram_block1a_198.init_file_layout = "port_a",
		ram_block1a_198.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_198.mem_init0 = 2048'hFFF803FFFFFFFFFFFF000000000000000000000000000000000C063FBFFC7FFFFFFFFFFFFFFFF0000000000000000000000FFFC8000600000003FFE000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFE007FFFFFFFFFFE00000000000000000000400000001000400F3E7FFF3FFFFFFFFFFFFFFFF8000000000000000000000DFFF8000200000001FF000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFE007FFFFFFFFFFFE0000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC000000003000000000000FFFFC00000000001FFE000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFF0000000000000,
		ram_block1a_198.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFC0001FE000180000000000000000000000000FFFFF3FFFFFFFFFFFFFFFFFFC00000000001E00000000FFFE420000000000003FE0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD00FFFFFFFFFFFC000044000180000000000000000000000001DFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000007FFE200000000000003FF00000C7FFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFEC000000000000000000000001000000000600FFBF9FFFFFFFFFFFFFFFFFF0000000000000000000007FFF40000400000003FFF000000FFFFDFFFFFFFFFEDFFFFFFFFFFFFFFFFFFF,
		ram_block1a_198.mem_init2 = 2048'h003BFF8C00000000000001FE8000179FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFF0003FFCA00000000000000F800000000319FFC3FFBFFFFFFFFFFFFFFFFFFFFFE0000000000E000000007FFFD000000000000007FC00001F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFF80009FF70018000000000000000000000003E47FBFFFFFFFFFFFFFFFFFFFFFE00000000000C00000000FFF8E30000000000002FF800001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFC0000FE00000800000000000000000000001D0777FFFFFFFFFFFFFFFFFFFFFE00000000000C000000003FF8E30000000000003FF000000FFF,
		ram_block1a_198.mem_init3 = 2048'hFFFFFFFFFFFFFFFC000000000F0000000007EE08000000000000033FEE001C07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7C007FFFFFFFF8801FFFFB0000000000000000000E000003FE7FCE7C3FFFFFFFFFFFFFFFFFFFFFF8000000001F000000000FEF0C00000C000000073F80003807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFC01FFFFF00000000000000000000000001FCFF82FF7FFFFFFFFFFFFFFFFFFFFFF8000000000E000000001FFF8C00000000000003FF0000109FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001FFFFFFFFFE003FFFF000000000000000000000000013CFFE0FEBFFFFFFFFFFFFFFFFFFFFFE0000000000E000000,
		ram_block1a_198.operation_mode = "single_port",
		ram_block1a_198.port_a_address_width = 13,
		ram_block1a_198.port_a_byte_enable_mask_width = 1,
		ram_block1a_198.port_a_byte_size = 1,
		ram_block1a_198.port_a_data_out_clear = "none",
		ram_block1a_198.port_a_data_out_clock = "clock0",
		ram_block1a_198.port_a_data_width = 1,
		ram_block1a_198.port_a_first_address = 196608,
		ram_block1a_198.port_a_first_bit_number = 6,
		ram_block1a_198.port_a_last_address = 204799,
		ram_block1a_198.port_a_logical_ram_depth = 307200,
		ram_block1a_198.port_a_logical_ram_width = 8,
		ram_block1a_198.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_198.power_up_uninitialized = "false",
		ram_block1a_198.ram_block_type = "AUTO",
		ram_block1a_198.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_199
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[24]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_199portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[24]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_199.clk0_core_clock_enable = "ena0",
		ram_block1a_199.clk0_input_clock_enable = "none",
		ram_block1a_199.clk0_output_clock_enable = "none",
		ram_block1a_199.connectivity_checking = "OFF",
		ram_block1a_199.init_file = "../RAM/image.mif",
		ram_block1a_199.init_file_layout = "port_a",
		ram_block1a_199.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_199.mem_init0 = 2048'h0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000FFFFFFFFFFFFFFFFFFFFFF00037FFF9FFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFFFFFFFFFF20007FFFDFFFFFFFE000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000003FFFFFFFFFFFFFFFFFFFFF00003FFFFFFFFFFE0000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_199.mem_init1 = 2048'h00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000003FFFFFFFFFFE1FFFFFFFF0001BDFFFFFFFFFFFFC0000000000000000000000000000000000000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFFFFFFFFF8001DFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000FFFFFFFFFFFFFFFFFFFFF8000BFFFFBFFFFFFFC00000000000002000000000000000000000000000000,
		ram_block1a_199.mem_init2 = 2048'hFFC40073FFFFFFFFFFFFFE00000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFF1FFFFFFFF80002FFFFFFFFFFFFFF8000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001FFFFFFFFFFF3FFFFFFFF00071CFFFFFFFFFFFFD0000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001FFFFFFFFFFF3FFFFFFFFC0071CFFFFFFFFFFFFC00000000000,
		ram_block1a_199.mem_init3 = 2048'h0000000000000003FFFFFFFFF0FFFFFFFFF811F7FFFFFFFFFFFFFCC0000000000000000000000000000000000000000183FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFE0FFFFFFFFF010F3FFFFF3FFFFFFF8C0000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFF1FFFFFFFFE00073FFFFFFFFFFFFFC00000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFF1FFFFFF,
		ram_block1a_199.operation_mode = "single_port",
		ram_block1a_199.port_a_address_width = 13,
		ram_block1a_199.port_a_byte_enable_mask_width = 1,
		ram_block1a_199.port_a_byte_size = 1,
		ram_block1a_199.port_a_data_out_clear = "none",
		ram_block1a_199.port_a_data_out_clock = "clock0",
		ram_block1a_199.port_a_data_width = 1,
		ram_block1a_199.port_a_first_address = 196608,
		ram_block1a_199.port_a_first_bit_number = 7,
		ram_block1a_199.port_a_last_address = 204799,
		ram_block1a_199.port_a_logical_ram_depth = 307200,
		ram_block1a_199.port_a_logical_ram_width = 8,
		ram_block1a_199.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_199.power_up_uninitialized = "false",
		ram_block1a_199.ram_block_type = "AUTO",
		ram_block1a_199.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_200
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[25]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_200portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[25]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_200.clk0_core_clock_enable = "ena0",
		ram_block1a_200.clk0_input_clock_enable = "none",
		ram_block1a_200.clk0_output_clock_enable = "none",
		ram_block1a_200.connectivity_checking = "OFF",
		ram_block1a_200.init_file = "../RAM/image.mif",
		ram_block1a_200.init_file_layout = "port_a",
		ram_block1a_200.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_200.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFF87FFFFFFFFE0BF0FFFFFFFFFFFFFFE000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000001FFFFFFFFF87FFFFFFFFE07FBF7FFFFFFFFFFFFE000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000003FFFFFFFFF8FFFFFFFFF807FBFFFFFFFFFFFFFFE00000000000000000000000000000000000000001CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_200.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFC7FFFFFBFFE17FFFF9FFFFFFFFFFFFC000000000000000000000000000000000000021FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003FFFFFFFFF0FFFFFFFFFC1F3FFFFFFFFFFFFFFFC0000000000000000000000000000000000000061FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000007FFFFFFFFE1FFFFFFFFFCDF3FFFFFFFFFFFFFFF00000000000000000000000000000000000000040FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_200.mem_init2 = 2048'h00000000000000000000000000000E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFE3FFFC2EFFF57FFFFFFFFFFFFFFFFF800000000000000000000000000000000000E1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003FFFFFFFFFFA7FFFE1EFFCFFFFFFFFFFFFFFFFFF2000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFE3FFFFE3FFF07FFFFFFFFFFFFFFFFFE000000000000000000000000000000000000007,
		ram_block1a_200.mem_init3 = 2048'hFF987FDFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000503FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000003FFFFFFFFFFFC27FC1FFF83FFFFFFFFFFFFFFFFFF800000000000000000000000000000000241FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000003FFFFFFFFFFE1DFF81FFF17FFFFFFFFFFFFFFFFFF0000000000000000000000000000000000087FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFF8FBFF0FFFF17FFFFFFFFFFFFFFFFFC000000,
		ram_block1a_200.operation_mode = "single_port",
		ram_block1a_200.port_a_address_width = 13,
		ram_block1a_200.port_a_byte_enable_mask_width = 1,
		ram_block1a_200.port_a_byte_size = 1,
		ram_block1a_200.port_a_data_out_clear = "none",
		ram_block1a_200.port_a_data_out_clock = "clock0",
		ram_block1a_200.port_a_data_width = 1,
		ram_block1a_200.port_a_first_address = 204800,
		ram_block1a_200.port_a_first_bit_number = 0,
		ram_block1a_200.port_a_last_address = 212991,
		ram_block1a_200.port_a_logical_ram_depth = 307200,
		ram_block1a_200.port_a_logical_ram_width = 8,
		ram_block1a_200.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_200.power_up_uninitialized = "false",
		ram_block1a_200.ram_block_type = "AUTO",
		ram_block1a_200.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_201
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[25]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_201portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[25]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_201.clk0_core_clock_enable = "ena0",
		ram_block1a_201.clk0_input_clock_enable = "none",
		ram_block1a_201.clk0_output_clock_enable = "none",
		ram_block1a_201.connectivity_checking = "OFF",
		ram_block1a_201.init_file = "../RAM/image.mif",
		ram_block1a_201.init_file_layout = "port_a",
		ram_block1a_201.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_201.mem_init0 = 2048'h9A83FE01ABBB77FC6463525A514C6DB42DB03F03B2300F96629285795566C14ECAB1D4252184782D5E70CC9D96D95FFEF3599361D43BC5009F7B76AD9FD38889E824525E63A19DBC2898DF4517D7A2D0BB5DE7BA22B55482FED23F4437D3C6697307C22DF7C5C387CDEEDCBF8DAA204D655C8940EE387C99CD2751370D714B770BEA6EDA45A166A95F5B27E5274395B9052E31FB6A11CE5ECEBF838DAC7BBADA62C80739EC64D35B891536F9A16374D99025E16607D41D39F6ECECB1421B9ACE9494183344FE0082C1E27C13B15CC5C4F0B60760B9D537B8FB0FDDD8BBE87BAF3F3978294C936DDEE77E1888E3B6BEEA9C59A27F84D7D8080798CBB1EA454A7E,
		ram_block1a_201.mem_init1 = 2048'hEFB1601ED699C9CDB065A11E2FFD7AE7829E0F6E9E5AFAFBC89A12E2ACC6D5726DB0A37ED8770398B235482A5E8E2B14CE7652D20CAE55A20991E2C3A9DF4F996F028F1412864DE150FA5755C88D86F29DB0CDC5A8948A4BB06A51F9492D350411A875BE14DC85CF116D73711C436ACC95AE3F94A933F60156262012BFE612491C903EEC526C7C58102820B2D9DB01787DE2AB9C915E9F5BE247B63FC9EB19762139EEF65FE22DBED2C62A547B13D71C258EB8DF34E88ACC11C259FBF31105BFA46F61A57EFE4C699F1386CE5EA7C41D9930D29827080DDBD632080E01C43A7435CAC6871265EB6B50E359B1F4EF139D36DACF2B6378D987E1E1A678F6C6180C,
		ram_block1a_201.mem_init2 = 2048'hD9C88E7AA843F66B49F3A54BA3447944CE97B5AD94CEBB7FB1CB606C49A96215AAB0BEFACA90F5EDCF00CE32EA20E167C286C890C8EBB2D1A3F9DE607995547E79759CA8A8CF5388E785130CD5F21079FD2821DC7426CDFAFA6523859F16B37E0C4F28DA3F40FBC8866AFA190D0196E85793B97F46F003AF00DB158E09C6E14B410C65F6A28A87930363C3A544C4868E9E14031209B002CCFB18A3FCD02DE01D2512A9CDE35CE7C8EADA33E1505E669BB3099854ED295B8CCAB769876643DCB201E523E246A4F711E4EEBDF0D2A256B332FE6AFB0466AE8DA24C29CF68F48A5B9C0EC83EA07D196C96D38D304118F8824043583EC3591DCA9D5E3634C4F8F1F1,
		ram_block1a_201.mem_init3 = 2048'h012523804F575207BF66CF235917B6F797D90A2CD64ECC3B51F2922563A8FDB102CD8B5C327627E0B1B90562AE7D5FA57F14BB4943C8A20F5117B7C8EA06A84FE1127FBCF5601F8684BB0DF93C3671DA5B203C7D5A96A3F229999662077DEE82F159967EE5BFAC5D0794C00DF06586707790C8E44D9C70EFA5A987FDDF767403C6A78E2EC4732E345F09FD05928C6F5D3C19E17D88EE2E4299850388DA33FC2737E008E9030FE06363E339071240B44DCBD4D539174643C44E70BDA7318E541875ABC2B12DBA3047DABDD064EDCACA52172011B52EB7C06A00A5344458B46D3C53D41206D1330315A07149A3F9065157C97940EEE0FFCE2AA353894DD71BB2B4,
		ram_block1a_201.operation_mode = "single_port",
		ram_block1a_201.port_a_address_width = 13,
		ram_block1a_201.port_a_byte_enable_mask_width = 1,
		ram_block1a_201.port_a_byte_size = 1,
		ram_block1a_201.port_a_data_out_clear = "none",
		ram_block1a_201.port_a_data_out_clock = "clock0",
		ram_block1a_201.port_a_data_width = 1,
		ram_block1a_201.port_a_first_address = 204800,
		ram_block1a_201.port_a_first_bit_number = 1,
		ram_block1a_201.port_a_last_address = 212991,
		ram_block1a_201.port_a_logical_ram_depth = 307200,
		ram_block1a_201.port_a_logical_ram_width = 8,
		ram_block1a_201.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_201.power_up_uninitialized = "false",
		ram_block1a_201.ram_block_type = "AUTO",
		ram_block1a_201.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_202
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[25]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_202portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[25]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_202.clk0_core_clock_enable = "ena0",
		ram_block1a_202.clk0_input_clock_enable = "none",
		ram_block1a_202.clk0_output_clock_enable = "none",
		ram_block1a_202.connectivity_checking = "OFF",
		ram_block1a_202.init_file = "../RAM/image.mif",
		ram_block1a_202.init_file_layout = "port_a",
		ram_block1a_202.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_202.mem_init0 = 2048'hF0196F88380780AEF398C0BFE233024A80E4DF7402003E711EA88F5FE736FEC6DDFDF40B0C7F0930CC3F3FB54EB8199C684A37EF3265052699D192CCF823F5B3EF950FFE66261CC78000EE46C56326907605836404ADC08AF8900AF85022F4E07CABFE1F003A30623C3B2E023378D2000771F8049BFB4D1FCC7DF9E41D8D15F9DE96D796D92DB8B6E9F3E25CF91CCE84498B8FFD18064E7836039C01717ED5C7AA681887EE235AFB2F62607A2C0DE938B3E7C35FF82B52F46323E51B4711E0D88767F8151DFF1302C0786969BC1485FDFCA06FF00B86838D229DE14FE1BFAE3A829B4412C8DFBC80D8001F00054E51E5607FB9A18317209C4B834180D008739D,
		ram_block1a_202.mem_init1 = 2048'hA708FE1B89D397FE007FBC3F23FC2CB4FDE049B427DE2E74E24A29487839A7DBE5FEE0777F8AC7886184C380612AB7F3058C1EB153D6C58000F0388F39135E143C2EC8169968A37EA715AA13A7D5F6924D767CC638BEA1BA0037E71E31EDFF4032C669CC0C8A57F432572AF872FCB8773DDCB0F9E1DEE618C92B2758219AF7E203F83E73639140D80CE9D047C80284960578998AB46E633C2AE60F6784524EBE1FAB9EE7364AD0DF020FDF0873FF0ED34601BFA015AD37B57299C38F4BFE6440C772F07942FE541A8BF7038777B3FF8166F83264A6FCB0DCC07EA81CED11672CCB662FFF8263C1D184C547A2188E7EAA3525DFEB62C3677F0001CE85EDA7299C,
		ram_block1a_202.mem_init2 = 2048'h089A7781BF3AC480F18FDA95607EEC26AAAC4EFEFD22BF807E2C9AF327BB113157D129061257CBF80624390EB5DF26D23E70C8F7FCDAB04CF9F9CD838830C2813D1200AB109B6BA81E434B671097D90E346B9275DE4F64C69AC489C31809A5C624DCDF192905FF3F7F2F747F41FD656BFDFEF454271FB2BD229B69167D949B29BFB002F7FCF9608FC0C122E58065F1F11EDE0305F3A1A0EC0CF84A79C14619C8C40501D6AF66D76FC64042C9B2FC708D8998FFE107B53FFF3737E1A6FFF8229597FCBE152F50FC84B0E28F087D52A55B8E0601F2F849618F61C0E0C1909C3EA41CCC0F81CA72A40C29D035E6D8A4391FF9F89B431E49629FA682C37B0496BFE8,
		ram_block1a_202.mem_init3 = 2048'h48679C2050207979A11E0362A79726F1D839866151B9552431137D87EB6082DF11E0006557F0381F81BE1A829B944F77F0DDD75279A6516DC3C048CF1C5EF151C1E7E1EB097C19627C02757F0BFC1ED8D3E0185D641ED000522608D3F142C11920F948C2DCDD911110B79DAF6E729EA9ACB00F26D77C3F101B0A7A63C073B11B8DCDCBD8B0AEF796AD00381AA036224B60E67F9FF6FE89AA7C7CF580A1BF3628E738F2EBDC5F9CB01FA3E3060C1CB8942E70C62DEA014C3084EAD34E3ECA0F66107F40CCF6C63F803DEE3DFB8F2593B52A5AD974E5E979694A96677921B7E28826621146FE3EE0F751F0CCA0000D704E0F0280EB2ECFB23ADFF5907DFB807CFB,
		ram_block1a_202.operation_mode = "single_port",
		ram_block1a_202.port_a_address_width = 13,
		ram_block1a_202.port_a_byte_enable_mask_width = 1,
		ram_block1a_202.port_a_byte_size = 1,
		ram_block1a_202.port_a_data_out_clear = "none",
		ram_block1a_202.port_a_data_out_clock = "clock0",
		ram_block1a_202.port_a_data_width = 1,
		ram_block1a_202.port_a_first_address = 204800,
		ram_block1a_202.port_a_first_bit_number = 2,
		ram_block1a_202.port_a_last_address = 212991,
		ram_block1a_202.port_a_logical_ram_depth = 307200,
		ram_block1a_202.port_a_logical_ram_width = 8,
		ram_block1a_202.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_202.power_up_uninitialized = "false",
		ram_block1a_202.ram_block_type = "AUTO",
		ram_block1a_202.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_203
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[25]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_203portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[25]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_203.clk0_core_clock_enable = "ena0",
		ram_block1a_203.clk0_input_clock_enable = "none",
		ram_block1a_203.clk0_output_clock_enable = "none",
		ram_block1a_203.connectivity_checking = "OFF",
		ram_block1a_203.init_file = "../RAM/image.mif",
		ram_block1a_203.init_file_layout = "port_a",
		ram_block1a_203.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_203.mem_init0 = 2048'h0EFEF01DC602078E0FA1E2E727FDBFFFC38300F7FDFFFE0F01877F69EE89003D2001F40FF3FE083FCC0040BBB8F9E0FFE782709F323345719E161BEEBC640D3E728CFFFE65D8DC400000F1BCEA5821AF19CA7CFBFDB1C7CA06A0080FC7FAF71F606001FFFFFFF01E0307FE27648701FFF881F80469FBCC1FCC01F5FB51FD60FFC109302EC5F77390FE065B7E974F0709C5667FFEFBF87C5806039FFE4506403FED97E7901CDFDDFB23606004FFF02E079C1400BFFFFF500C1F1FE403C46E013F7807F804E3FDC002C002BE9121ECFDFCC077D06D8E167911D4787F7D5E4BC02436B73C03C8E03D07C0001FFFFEC0201FFF8047C07FEFFFFC42044180FFF03C03,
		ram_block1a_203.mem_init1 = 2048'h6287FE1C00E34000007FBBC0DC03F350007FF0FBC161CC5B4C5E02BE02FFE38B22191F7800003F87E0743F807EB9400C04001E808FFFC580000E8718156363EC3E11BFB794E6C377B80E2A27E41A0EDFB8F1FCC7C6A09804003FFB00FE1203B80C7FF003C2C855DBFCAB83FB187D5E1F0A334FFE1E001E07C0D8DF503CF1001C00003E0C3DF540D800170FB759E3E3EE3C81FF8B98C583A3AD0CAF073F9D8772CB587EE7780D1400020FF0138C000110F9FFB029D3EA77840F9DA2FBBAFF49FF02870FFEBD01BC0780F0FFE97D68007E0000320859FF80DFC00197B87E11815FF88061E6E225C16007196EA2BF098BF31D1C3FEB61839D000001F105E918B66B,
		ram_block1a_203.mem_init2 = 2048'hF8F9FFE05814A7DF6BEFD980E781D2926683FF00ED614000000FFB00FC44F9CDD60E98221C4DDF4089480689059CCEC701FF37F800FA4FC3F807C3FFF7E5C1003D1000A80F948388003DE95AE60439CFCC59F0620A48743E48ABC83517E4832D63C3FFE6310C0000002FCF80FE02FBF7C000BF01790EE241D2FA06059AB8ECBD00BFFFF800F81F80C03F1DE5FF9588001E10030001BC208C000765E7D96801CFFC13CE002319E7971CAF82BD0EE000BC9887FFFE063300000037DE59D807FF17E8024D45F0E990224B2B00144A3EFC468139FFFC00401F80E03E1FC1FF3C41001C000F800679DC0C002E6271032039FFF9C7A81C1100434FA12F020314988E81,
		ram_block1a_203.mem_init3 = 2048'h30678020BFFB83004101FCE34611E7F7C0198195B27BCA104E3BCE58742305B7701FF079300FC00081BFE3E17CF3B1F80013E9A459507B0A3E21407175BC443D3EFFFFC4017C39E1FC05FD00FFC013D823E0007C9FE90C01803DFE63C02F6E1FE079C6CE9B598EEE78849A5877861B5B9C4FF026CC03C000000BFC003F8D7BE47303E7D7F1347DD517014100CDEA10F31FFFFFE000FE4FE9FC03F07F7FC1DE2007E000E83F88003000261F6BE894FE1BEE703FECCC266EDF7EE8C084B716D1A5CC00BF012581C000000FFE0070FCFB0F3186E0E5BEFAE7C8F25398D25CD1973019FFEF79003E7FF0F00FC15FFFF070400F0000E81F38023A800B63401333F8FF,
		ram_block1a_203.operation_mode = "single_port",
		ram_block1a_203.port_a_address_width = 13,
		ram_block1a_203.port_a_byte_enable_mask_width = 1,
		ram_block1a_203.port_a_byte_size = 1,
		ram_block1a_203.port_a_data_out_clear = "none",
		ram_block1a_203.port_a_data_out_clock = "clock0",
		ram_block1a_203.port_a_data_width = 1,
		ram_block1a_203.port_a_first_address = 204800,
		ram_block1a_203.port_a_first_bit_number = 3,
		ram_block1a_203.port_a_last_address = 212991,
		ram_block1a_203.port_a_logical_ram_depth = 307200,
		ram_block1a_203.port_a_logical_ram_width = 8,
		ram_block1a_203.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_203.power_up_uninitialized = "false",
		ram_block1a_203.ram_block_type = "AUTO",
		ram_block1a_203.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_204
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[25]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_204portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[25]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_204.clk0_core_clock_enable = "ena0",
		ram_block1a_204.clk0_input_clock_enable = "none",
		ram_block1a_204.clk0_output_clock_enable = "none",
		ram_block1a_204.connectivity_checking = "OFF",
		ram_block1a_204.init_file = "../RAM/image.mif",
		ram_block1a_204.init_file_layout = "port_a",
		ram_block1a_204.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_204.mem_init0 = 2048'hFEFFFFD1FE0C078E004001002805C000FF800008000001FF007FFF71F78000000001F40F0000F7C033FF3F5E30F9FFFFE005F036ADFD3AFF601C64118067FDE1EE7C00019800E3C00000FFF8E040207FFFCFFFE3FF31C78A01600800080308007FE0000000000FFE00FFFE0FC78000000001F804080433E033FE0E1E61FD7FFFC007F037FE190C7F000A24818747FBD0C31E000004007FB806039FFF86FE3FFFEFFFFF9FFAFFDFFB11806000700010009FF400000000AFFC00FFE403870000000007F80400003FFD3FFDC01FC1FCFDFCC00FC07534080CFE08002080CFC3FFDFB18F03FC37003DFFC0001FFFFEBFFFFFFFFFFFFFF3FFFFFC1100418000000000,
		ram_block1a_204.mem_init1 = 2048'hE18001E000FCC000007FBFFFFFFFFFF7FFFFFFD3FF801840301F8271EF00C7A4E00000800000007FE00BFF807F38000004001E8000063A7FFFFEFFE420837FFC3E00785797CEFCF7C00075F8581FFE5E7BF0033800BF7800003FFFFFFFFFFFFFFFFFFFFFFEC829C0007742074C8393E0F8000000000001FFC007FF483EF0000000003E0C0008BF27FFFFFFC3AE03FFFE3C00786B9FEFFCBFD001B0F8801FFFDE38F80118800FEC00020FFFEFFFFFFFEFFFFFBFD9EFE80784006441025B038600FE000000000003FF800FFFDD79E000000000320C00007F203FFF7FCF8811FF7FF801E00F9DFE3EFFF816F05D800FFB670CFC00149C03E3000001FFE419FFC007,
		ram_block1a_204.mem_init2 = 2048'hF8F8001F0E10F8407C1027FE1FFFF58E1E800000F2E00000000FFBFFFFFFF9FDD9FFE81A1FA02F001094007017E2B0A40000000000FA003FF8003FFFFFF9C0003D1000A80063FC77FFFEF77C071801CFFC780F9F0E787B811D1037F6EFFF84E31FC000003EFC0000002FFFFFFFFFFFFFDFFE33687EA20219751000F83F424F560040000000F8007FC000FFE5FFE580001E1003000043DF73FFFFFF9EDE7001CFFC103FFF2348F88019103D7EFEFFF17B8780000007CF00000037FFFFFFFFFF97FFFE7F09FF0008187C3500FFB301EAB780C000000040007FE001FFC1FFDC00001C000F80018003F3FFFEFF8E1DC039FFF9C0781F13487CC3D8103DFCC49F7E78,
		ram_block1a_204.mem_init3 = 2048'h006780200007FCFFFEFFFFE3381DD8F7C019806273FA30B07FFDFFE00FEAFC70F000007EF000000081BFFC1FFF0FFFFFFFEFF9C7F1F803080005818083FDFDEC00000000017C061FFC0002FFFFFFE3D803E0007C0007FFFFFFC3FE933873901FE079C13143DA70607F7B7FE00FF5A6387C0000273C000000000BFFFFFFFC7FFFFFFFE3DFB1C00712070580E10484AFD60000000000FE3017FC000FFFFFFE1E2007E000E80007FFCFFFD9FF47F0E7001FEE700013D603B04079173FF84FFE379C3C000001DB800000000FFFFFFFFCFDFF3FFED0057F640708021000218F07E7AF00000080003E000FF0003FFFFFFE70400F0000E80007FDC57FFCFF73E3DC00FF,
		ram_block1a_204.operation_mode = "single_port",
		ram_block1a_204.port_a_address_width = 13,
		ram_block1a_204.port_a_byte_enable_mask_width = 1,
		ram_block1a_204.port_a_byte_size = 1,
		ram_block1a_204.port_a_data_out_clear = "none",
		ram_block1a_204.port_a_data_out_clock = "clock0",
		ram_block1a_204.port_a_data_width = 1,
		ram_block1a_204.port_a_first_address = 204800,
		ram_block1a_204.port_a_first_bit_number = 4,
		ram_block1a_204.port_a_last_address = 212991,
		ram_block1a_204.port_a_logical_ram_depth = 307200,
		ram_block1a_204.port_a_logical_ram_width = 8,
		ram_block1a_204.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_204.power_up_uninitialized = "false",
		ram_block1a_204.ram_block_type = "AUTO",
		ram_block1a_204.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_205
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[25]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_205portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[25]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_205.clk0_core_clock_enable = "ena0",
		ram_block1a_205.clk0_input_clock_enable = "none",
		ram_block1a_205.clk0_output_clock_enable = "none",
		ram_block1a_205.connectivity_checking = "OFF",
		ram_block1a_205.init_file = "../RAM/image.mif",
		ram_block1a_205.init_file_layout = "port_a",
		ram_block1a_205.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_205.mem_init0 = 2048'hFEFFFFC1FE00078E0000000010020000007FFFFFFFFFFFFF000000A2078000000001F40F000000000000001FC0F9FFFFE0000FC040010000001000007F98021FE1FC00000000FFC00000FFFF1FBFDFFFFFCFFFD3FC31C78A0000080030040000801FFFFFFFFFFFFE000001E4078000000001F804080000000000001F81FD7FFFC0000FC0000100000002000078B8003FC0FE000000007FF806039FFFF801FFFFEFFFFF9FF8FFDFFB0000600000000000600BFFFFFFFFFFFC00001BFC070000000007F804000000000000001E01FCFDFCC0003F82C000000000000000303C0002307F000000003DFFC0001FFFFF7FFFFFFFFFFFFFF3FFFFFC2000418000000000,
		ram_block1a_205.mem_init1 = 2048'h1F80000000FFC000007FBFFFFFFFFFF7FFFFFFF3FF000040002702001C0078701FFFFFFFFFFFFFFFE000007F8038000004001E8000060000000100003E037FFC3E0007E868010008000000003FE001DE07F0000000BFF800003FFFFFFFFFFFFFFFFFFFFFFEC801C0000F8200BF000C0007FFFFFFFFFFFFFFC00000BFC0F0000000003E0C0000000000000003F003FFFE3C0007F460000040000040007FE0009E07F80000000FFC00020FFFFFFFFFFFFFFFFFBFF9FFE80784000380042400000001FFFFFFFFFFFFFF8000002E81E000000000320C000000000000000FF011FF7FF8001FF060000000001000007FF004BF03FC00000003FF000001FFFBF9FFFFFF,
		ram_block1a_205.mem_init2 = 2048'hF8F80000F1EF003F8000000000003181FE800000FFE00000000FFBFFFFFFF9FDDFFF88021F800F006008000008C11F78FFFFFFFFFF05FFFFF80000000001C0003D1000A8000000000000008007E001CFFC780000F187807FE0000008000071E0FFC000003FFC0000002FFFFFFFFFFFFFDFFE33307F420201080C0000018130F8FFFFFFFFFF07FFFFC000001A000580001E1003000000000000000000DF8001CFFC100000DC87007FE000000001000FF87F80000007FF00000037FFFFFFFFFF97FFFE7F01FFC00000001E00000C0071F87FFFFFFFFFBFFFFFE000003E001C00001C000F8000000000000100001E0039FFF9C007E0EC87803C000000003B6001F8,
		ram_block1a_205.mem_init3 = 2048'h00678020000000000000001C001E00F7C01980000C04004F80000000001AFC0FF000007FF000000081BFFFFFFFFFFFFFFFFFF9C7C1C003080002000003038206FFFFFFFFFE83FFFFFC000000000003D803E0007C000000000000010C007C001FE079C0003C24001F80000000000DBE07FC000027FC000000000BFFFFFFFC7FFFFFFFE3DFB1A00710070200000319C020FFFFFFFFFF01FFFFFC00000000001E2007E000E8000000000000008000F8001FEE70000039FC003F800000000001F783FC000001FF800000000FFFFFFFFCF9FF3FFEC0053F8007080210000000C81870FFFFFFFFFFC1FFFFF0000000000070400F0000E8000000000000008003E000FF,
		ram_block1a_205.operation_mode = "single_port",
		ram_block1a_205.port_a_address_width = 13,
		ram_block1a_205.port_a_byte_enable_mask_width = 1,
		ram_block1a_205.port_a_byte_size = 1,
		ram_block1a_205.port_a_data_out_clear = "none",
		ram_block1a_205.port_a_data_out_clock = "clock0",
		ram_block1a_205.port_a_data_width = 1,
		ram_block1a_205.port_a_first_address = 204800,
		ram_block1a_205.port_a_first_bit_number = 5,
		ram_block1a_205.port_a_last_address = 212991,
		ram_block1a_205.port_a_logical_ram_depth = 307200,
		ram_block1a_205.port_a_logical_ram_width = 8,
		ram_block1a_205.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_205.power_up_uninitialized = "false",
		ram_block1a_205.ram_block_type = "AUTO",
		ram_block1a_205.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_206
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[25]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_206portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[25]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_206.clk0_core_clock_enable = "ena0",
		ram_block1a_206.clk0_input_clock_enable = "none",
		ram_block1a_206.clk0_output_clock_enable = "none",
		ram_block1a_206.connectivity_checking = "OFF",
		ram_block1a_206.init_file = "../RAM/image.mif",
		ram_block1a_206.init_file_layout = "port_a",
		ram_block1a_206.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_206.mem_init0 = 2048'h0100003E01FFF871FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000001C078000000001F40F000000000000001FFF0600001FFFFFFFFFFEFFFFFFEFFFFFFFFFFFFFE003FFFFFFFF003FFFFF0000000000000030003C03CE3875FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFE00000018078000000001F804080000000000001FFE0280003FFFFFFFFFFEFFFFFFFDFFFFFFFFFFFFC001FFFFFFFF8007F9FC6000000000001000006007002004FFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFC00000000070000000007F804000000000000001FFE0302033FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3000FFFFFFFFC2003FFFE00000000000000000000C000003FFFFBE7FFFFFFFFF,
		ram_block1a_206.mem_init1 = 2048'h007FFFFFFF003FFFFF804000000000080000000C00FFFFBFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000038000004001E8000060000000000003FFC8003C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFDE000FFFFFFF4007FFFFC0000000000000000000000137FE3FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000F0000000003E0C0000000000000003FFFC0001C3FFFFFFFFFFFFFFFFFFFFFFFFFFFF9E0007FFFFFFF003FFFDF0000000000000000040060017F87BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000001001E000000000320C000000000000000FFFEE008007FFFFFFFFFFFFFFFFEFFFFFFFFFFFBF0003FFFFFFFC00FFFFFE000006000000,
		ram_block1a_206.mem_init2 = 2048'h0707FFFFFFFFFFFFFFFFFFFFFFFFF180017FFFFF001FFFFFFFF0040000000602200077FDE07FF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000001C0003D1000A8000000000000000007FFFE300387FFFFFFFFFFFFFFFFFFFFFFFFF1E0003FFFFFC003FFFFFFD00000000000002001CCFF80FDFDFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000580001E1003000000000000000000DFFFFE3003EFFFFFFFFFFFFFFFFFFFFFFFFFFFF8007FFFFFF800FFFFFFC8000000000068000180FE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001C00001C000F8000000000000000001FFFC600063FFFFFFFFFFFFFFFFFFFFFFFFFFFF8,
		ram_block1a_206.mem_init3 = 2048'h006780200000000000000000001FFF083FE67FFFFFFFFFFFFFFFFFFFFFFAFC000FFFFF800FFFFFFF7E40000000000000000006383E3FFCF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000003D803E0007C0000000000000000007FFFE01F863FFFFFFFFFFFFFFFFFFFFFFDBE0003FFFFD803FFFFFFFFF400000003800000001C204E7FF8EFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000001E2007E000E8000000000000000000FFFFE0118FFFFFFFFFFFFFFFFFFFFFFFFFF78003FFFFFE007FFFFFFFF0000000030600C0013FFAC07FF8F7FDEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000070400F0000E8000000000000000003FFFF00,
		ram_block1a_206.operation_mode = "single_port",
		ram_block1a_206.port_a_address_width = 13,
		ram_block1a_206.port_a_byte_enable_mask_width = 1,
		ram_block1a_206.port_a_byte_size = 1,
		ram_block1a_206.port_a_data_out_clear = "none",
		ram_block1a_206.port_a_data_out_clock = "clock0",
		ram_block1a_206.port_a_data_width = 1,
		ram_block1a_206.port_a_first_address = 204800,
		ram_block1a_206.port_a_first_bit_number = 6,
		ram_block1a_206.port_a_last_address = 212991,
		ram_block1a_206.port_a_logical_ram_depth = 307200,
		ram_block1a_206.port_a_logical_ram_width = 8,
		ram_block1a_206.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_206.power_up_uninitialized = "false",
		ram_block1a_206.ram_block_type = "AUTO",
		ram_block1a_206.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_207
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[25]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_207portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[25]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_207.clk0_core_clock_enable = "ena0",
		ram_block1a_207.clk0_input_clock_enable = "none",
		ram_block1a_207.clk0_output_clock_enable = "none",
		ram_block1a_207.connectivity_checking = "OFF",
		ram_block1a_207.init_file = "../RAM/image.mif",
		ram_block1a_207.init_file_layout = "port_a",
		ram_block1a_207.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_207.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFF87FFFFFFFFE0BF0FFFFFFFFFFFFFFE000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000001FFFFFFFFF87FFFFFFFFE07FBF7FFFFFFFFFFFFE000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000003FFFFFFFFF8FFFFFFFFF807FBFFFFFFFFFFFFFFE00000000000000000000000000000000000000001CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_207.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFC7FFFFFBFFE17FFFF9FFFFFFFFFFFFC000000000000000000000000000000000000021FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003FFFFFFFFF0FFFFFFFFFC1F3FFFFFFFFFFFFFFFC0000000000000000000000000000000000000061FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000007FFFFFFFFE1FFFFFFFFFCDF3FFFFFFFFFFFFFFF00000000000000000000000000000000000000040FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_207.mem_init2 = 2048'h00000000000000000000000000000E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFE3FFFC2EFFF57FFFFFFFFFFFFFFFFF800000000000000000000000000000000000E1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003FFFFFFFFFFA7FFFE1EFFCFFFFFFFFFFFFFFFFFF2000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFE3FFFFE3FFF07FFFFFFFFFFFFFFFFFE000000000000000000000000000000000000007,
		ram_block1a_207.mem_init3 = 2048'hFF987FDFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000503FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000003FFFFFFFFFFFC27FC1FFF83FFFFFFFFFFFFFFFFFF800000000000000000000000000000000241FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000003FFFFFFFFFFE1DFF81FFF17FFFFFFFFFFFFFFFFFF0000000000000000000000000000000000087FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFF8FBFF0FFFF17FFFFFFFFFFFFFFFFFC000000,
		ram_block1a_207.operation_mode = "single_port",
		ram_block1a_207.port_a_address_width = 13,
		ram_block1a_207.port_a_byte_enable_mask_width = 1,
		ram_block1a_207.port_a_byte_size = 1,
		ram_block1a_207.port_a_data_out_clear = "none",
		ram_block1a_207.port_a_data_out_clock = "clock0",
		ram_block1a_207.port_a_data_width = 1,
		ram_block1a_207.port_a_first_address = 204800,
		ram_block1a_207.port_a_first_bit_number = 7,
		ram_block1a_207.port_a_last_address = 212991,
		ram_block1a_207.port_a_logical_ram_depth = 307200,
		ram_block1a_207.port_a_logical_ram_width = 8,
		ram_block1a_207.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_207.power_up_uninitialized = "false",
		ram_block1a_207.ram_block_type = "AUTO",
		ram_block1a_207.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_208
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[26]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_208portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[26]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_208.clk0_core_clock_enable = "ena0",
		ram_block1a_208.clk0_input_clock_enable = "none",
		ram_block1a_208.clk0_output_clock_enable = "none",
		ram_block1a_208.connectivity_checking = "OFF",
		ram_block1a_208.init_file = "../RAM/image.mif",
		ram_block1a_208.init_file_layout = "port_a",
		ram_block1a_208.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_208.mem_init0 = 2048'h0000000000000000001FFFFFFFFFFFFE1FCE089FFFFFFFFFFFFFFFFFFFFC000000000000000000000000000003F03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFF03F8C1CFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000007C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000021FFFFFFFFFFFC0FF181FFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000007E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFF98,
		ram_block1a_208.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFFFFFFF0033408FFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000051FFFFFFFFFFFFFC00C5C06FFFFFFFFFFFFFFFFFFFFA0000000000000000000000000009803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFF038C608FFFFFFFFFFFFFFFFFFFFF00000000000000000000000000003BC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_208.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000007FFFFFFFFFFFFFFF000C07FFFFFFFFFFFFFFFFFFFFFE000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFFFFFFFE001009FFFFFFFFFFFFFFFFFFFFF800000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_208.mem_init3 = 2048'hF0000000000000000000000CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000800FBFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000007FFFFFFFFFFFFFFFF0003BFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000003DFFFFFFFFFFFFFF800007FFFFFFFFFFFFFFFFFFFFFF800000000000000000000000001FFFFFF,
		ram_block1a_208.operation_mode = "single_port",
		ram_block1a_208.port_a_address_width = 13,
		ram_block1a_208.port_a_byte_enable_mask_width = 1,
		ram_block1a_208.port_a_byte_size = 1,
		ram_block1a_208.port_a_data_out_clear = "none",
		ram_block1a_208.port_a_data_out_clock = "clock0",
		ram_block1a_208.port_a_data_width = 1,
		ram_block1a_208.port_a_first_address = 212992,
		ram_block1a_208.port_a_first_bit_number = 0,
		ram_block1a_208.port_a_last_address = 221183,
		ram_block1a_208.port_a_logical_ram_depth = 307200,
		ram_block1a_208.port_a_logical_ram_width = 8,
		ram_block1a_208.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_208.power_up_uninitialized = "false",
		ram_block1a_208.ram_block_type = "AUTO",
		ram_block1a_208.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_209
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[26]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_209portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[26]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_209.clk0_core_clock_enable = "ena0",
		ram_block1a_209.clk0_input_clock_enable = "none",
		ram_block1a_209.clk0_output_clock_enable = "none",
		ram_block1a_209.connectivity_checking = "OFF",
		ram_block1a_209.init_file = "../RAM/image.mif",
		ram_block1a_209.init_file_layout = "port_a",
		ram_block1a_209.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_209.mem_init0 = 2048'hD64F64A9E3D83DA1C72EE18D707E321D25B037646C25E7038DF0FB703CCDB1AC5604C7BB322547BD1161FCCE8B86D483B09E06BFBEF01DD4AF3E73B2167638C436537253F6D4BBFB1D8CE75D1AD8349191D15A51F5598A973E04241982CBD67EDD5863184E25FB2084EEBE93D0E37701D072333302DCE0A63BB0B135F380BB37102BB2479673FA01CBC89E24F3D4B28BC520015875366B5174093F74FBEA8FA1DD6C069DD1544D6FFCA3408DECBF86305A62E70061529AC80DCEC8FE103662C902C57A28A4A22C3CB2361012919C91D7DB30ECD3F21EF377D30B8CE5CFB7933D03212535A984D4D475E58268CFBC8A339D7461FD2AE09BC3AFD6A6C21437EB67,
		ram_block1a_209.mem_init1 = 2048'h718B9CC2BE9B33D07D162C64BF53905DDE03C21825D07EEC3800BAB5DC10CBB2ECB949759A9ED061EDE60B3E0C7C31AF4DEEABFD30ABADFEB327F0C0915E99E1C306CA1A90E9E7A3F1ADE774BA34880A091840B2A7C35229FADEE1703BABD0A74022D68B582261F0B22E10C31973035EA4E121990577209576937C252130516B51FCF900F272FA45B611D578E61E6A28347C7F802C03EBA636B26BFC57944DDF2123A388010726AEB0B102DF0332979D886607EEE5844AF1D3E3F865603CFBF0E4171F5677641FD065121632E8DA5686D4B15E0C4DC18133CD67572C9F4C90F9D444FA40F4C4F9F3B252F25E1EAB3E6F869A6E61E3E05EEE99149684009A781C,
		ram_block1a_209.mem_init2 = 2048'hA13537BCC3EA2F017B51EC9341D0147D9D985A42405595F67164F0D9BE53DAA40816ECBD6432839DCAE1E5E4CD57AD29C2B8273FF352DE7A9DEDB9A16052B0D3315B9B60CB78320D65C72A7707C8773659271DCAF7162472D9887054C75DFF20990EDD5A06336C58E5E386DA42A6BFC3A93C268A733385B7C541E2250D153541BF4FB7AB526A834CC00BAD236856B03CAD4208D2829E2A51E54D4942B4EB4B2615AE5DCE40B014CB001288598362EC93CB9B234A453807E35986EC2D9654E571304C09782B162CBDE9074427D948584AB2A22DA2572DDD50ED9CB588DB1019BFFB921A2929471AECE35C780746D2D09C2A6C151CCDFAEC2129A383163256BC55,
		ram_block1a_209.mem_init3 = 2048'h85A5933AADB4280B894D23D2EC776350F58C9B7D4C3A7FD5801A9E51F276964678324CC647BD868738AC5532B316A0D7243E1A1F0D4A43D578175B9770B3168C504D336FC5DF854D60788F94DFB5AEC73A1FBC4159E8170967832C3E7A93DCEDDC1ECBCC9A8E1280E2A56530841C8A3C596D2ED6285DE4D7D953F314B1AB2CCA13E7BECA78B6158BBA2903E574462AAED08DE7177A97480C388D7845938B1553269426508285D9205658D907EACD5855A0DA72BEDF88802625D2F40340E76A66E13C1BA18A5B194B4393ADBCA8E2E664D3C918801CE95349F1EF25C134C007ACDC4ECBDDFC3A61DA1760F081072A31C1BE2214FBCB0F21DA7BFD0E603602CD78,
		ram_block1a_209.operation_mode = "single_port",
		ram_block1a_209.port_a_address_width = 13,
		ram_block1a_209.port_a_byte_enable_mask_width = 1,
		ram_block1a_209.port_a_byte_size = 1,
		ram_block1a_209.port_a_data_out_clear = "none",
		ram_block1a_209.port_a_data_out_clock = "clock0",
		ram_block1a_209.port_a_data_width = 1,
		ram_block1a_209.port_a_first_address = 212992,
		ram_block1a_209.port_a_first_bit_number = 1,
		ram_block1a_209.port_a_last_address = 221183,
		ram_block1a_209.port_a_logical_ram_depth = 307200,
		ram_block1a_209.port_a_logical_ram_width = 8,
		ram_block1a_209.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_209.power_up_uninitialized = "false",
		ram_block1a_209.ram_block_type = "AUTO",
		ram_block1a_209.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_210
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[26]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_210portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[26]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_210.clk0_core_clock_enable = "ena0",
		ram_block1a_210.clk0_input_clock_enable = "none",
		ram_block1a_210.clk0_output_clock_enable = "none",
		ram_block1a_210.connectivity_checking = "OFF",
		ram_block1a_210.init_file = "../RAM/image.mif",
		ram_block1a_210.init_file_layout = "port_a",
		ram_block1a_210.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_210.mem_init0 = 2048'h49AE7FF1FC2793C7CEE2E27D703FF24407B1F778B5315F01F9CF4AC58C0F022E9EE4032060F16AFD1138A92CC39EBA017007E169C10FF0C0BBBBC73A22BC3222C5FF64F2CA638094D27DF74F48D3A560B0009E59FAE784270FEA2BF8401C35384773E351750D37011FE14553E9C9326968868B2490FE835B33D0935E3793AE0D50FF8052CFF3FC01C3009E0B5571BEA40A7C02BFA489737D90E9218D86C7D7D59C23C61BFEEC4D1F9D6E5F5060386FBF3C8460716295D9CFD0C1059F654CB0EB1D3D7F569690E02B50CE1DC44C3B7336B8B7EC9DEF107C05C3EBDC2FF408676F0124A0DD85A82327F4F6FE002B608D589E03F81223FC143F5FCE9EBD8BB81567,
		ram_block1a_210.mem_init1 = 2048'h9EC0711F2C386E61B966B57B9777FACE8FFC03E3C4303F82B00005E929B8383FD8FCCBC41FF6EFE017D1AA6CA56A897948EF5C11BC2BA21054E877066191166A24C336FC1038078CF3D698723FA86CD00A48341BE83CF46243E811BD7E86E9A017F2CFF3801E5F817AE1D47C9673F81F67F3A24E10BE5B8488BC9B7B3E0ED8A1D1EFA086F8411C855FAD87A47FB0CF1C56E50DBE02C0138E1E7935FA81FF3A52C479E22D505CCC49430B87A723AA92D777E63ED31803C785FFE1FB1B183E087B1F729F7EEE47EFC0413DCAC8C7981CCABD60C2D56B00E1B2023CE613CC382A2977C6E6AF0B3B11631D1C51D64A1BA0D0F409A4325377CFDD45AB5DEF821599E1,
		ram_block1a_210.mem_init2 = 2048'hB35C3E4003E3EE0C34E6EEBAB4EC135B537172924F866C8232F5A4BD302D1967E7C11ECF79BDC7C7801803C503CBED154C8430338CD537FAA81F7F87786129C6557C8AFF4ECDE625AFC0F3426EC046EEEFF31DA8F200DD7A31E72116F552970F207CBA8817FE200FDE0AD6848A8B31C1E3CBDEB24FF2701C2FC000A403EF8100AE8DB7D732C3F4CCF0033F308866D57BCDBAA90249E3DFE1E0417246FD993D8DF9AEF92840003C2FC81370725BD6E3302B2BADED76760FAA4039069AB75A91002DB3F623C0F66C49A80001A043DA207A5511EFC451E9EED0163C1EEB16973750F6798905433E37BC24203F4DF0E96E4FDF7172E0C0000CEDF1DC216A7E9E177D,
		ram_block1a_210.mem_init3 = 2048'h566731D23FF7E82B46DCC8E29D3EDC265337E55DFC3D7AE377FE02F79E782ED093C3270D8ACA8601B103691F6571E0483031FCA17D85BA8B1DFC47E407B06E758D0F9D11C8234FC41B860F80E44230C028178B071FFA8631201EDD271524A2DB923EF4909E8E182FC3560198E9386F23DE25D7CB99718726389B3B7D077ACDE1F007D19D88D1F59C75D887FE0FC1E262023FB6604668798C0B7E7E40C85324530806E1078DF5875B34433001A278B0E77DB87D641F8982026C1CA1388A0730B38B5B4FC3067AC1DD0FC0173D2E4B9FD9F40886CFFD72956F969423F843C3E01F123548E384703FDA18D17F81FC2E59C60ED006FC54D910493DE4F2E514BC8D7B,
		ram_block1a_210.operation_mode = "single_port",
		ram_block1a_210.port_a_address_width = 13,
		ram_block1a_210.port_a_byte_enable_mask_width = 1,
		ram_block1a_210.port_a_byte_size = 1,
		ram_block1a_210.port_a_data_out_clear = "none",
		ram_block1a_210.port_a_data_out_clock = "clock0",
		ram_block1a_210.port_a_data_width = 1,
		ram_block1a_210.port_a_first_address = 212992,
		ram_block1a_210.port_a_first_bit_number = 2,
		ram_block1a_210.port_a_last_address = 221183,
		ram_block1a_210.port_a_logical_ram_depth = 307200,
		ram_block1a_210.port_a_logical_ram_width = 8,
		ram_block1a_210.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_210.power_up_uninitialized = "false",
		ram_block1a_210.ram_block_type = "AUTO",
		ram_block1a_210.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_211
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[26]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_211portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[26]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_211.clk0_core_clock_enable = "ena0",
		ram_block1a_211.clk0_input_clock_enable = "none",
		ram_block1a_211.clk0_output_clock_enable = "none",
		ram_block1a_211.connectivity_checking = "OFF",
		ram_block1a_211.init_file = "../RAM/image.mif",
		ram_block1a_211.init_file_layout = "port_a",
		ram_block1a_211.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_211.mem_init0 = 2048'h3FF18001FFFF90C03FE11FFD0FC00D81E031F7600325C0FE063FFAC7F012FC5063047FB7C12B5E05EE91CB8F12BD5A40F007F818000000C0B0440594ED80D1D9FF00F86FAA1385EEB800265F78A54CB44FFFE1A1FFFF8108FFE1DFF83FE008AFC073E300830DF0FE001FFFD7B5F26B91070674BCD13B8E47CC316C9FEBA6657CD003834E000C0001C3F77F40BF6FF8E8F443DDB3B01B056E68164387F1773EEEE3DFF9E1FFFC43007DE1BFC01FC010BF00E7E0009F9C1830203FFF9EA1880B0F00050884817EEF278F3B6E1FC172138E78480CE0E0EF8005C3ED2C2FF27838E8F3C3BCE639E040043B21830FFFB29C3463FFFFE023FC0C00FFC17E807FC00667,
		ram_block1a_211.mem_init1 = 2048'hE0F2F0606FF830FB21E126467E90FC7E7FFFFC03FBF0007F8800001EF98FFFCCEFFCCBF767FB001FF83FBB922D828FB94A0FBFD18365E0DE0FEFF704C6B776D3E7840E001038078FE1FCBF8EF8EAAA7275C033026FFFE4213B101E03F71ECC31F7FD2003FFFE407F0AE02B9F908CFFE0BBF3A3F96FFB847BFF7FD65EF7C752AED20F9FC0A7C573FF0F80873BD6EDDA1FF7E783800000038A3CFA7E04E8F999CFFDCBD059475FF275021047BF3C3BA7303FF9C003FFFFC07C0FE007FF07C1F782FC739F700142003FBEFFEE40131CFB717A003EE21720CECBE00F069A223A65E6F7C6C1E0000001E209DF303AF02CA63FF8E7D9C5254BDE4246104FFFFF8A3E78,
		ram_block1a_211.mem_init2 = 2048'hC0C3C00003E3EFF43FEC5A3B09A3D7DC4EA26EE3BFC4A0AAF9E64466B8BD6EA01FFFFF0F7C3FC7BF87F8001BFFC012FE30CBCF3F83DC040571FFFF87787FCE1BA6807B7E4EC4FBDDF83FFFFEE2003C01F010E208F200BDC9C180079B901F27540C76A8FB8FFD0FF0BE01BA95F538B3901FFFFF427FF2039C1FC0005BFFC3FEFF47324FFF0DCE083339FC7F3C087919DDCE02598340DDFDF9FFBEFF218F98061FFE220608400023EFD013FF3EFB771A333407B9922FF842EAFA6B8F6A406483A0DDFFFFC3FFF613FD9800005FBFC67F8595FFEFF62EEC002FFEFB3FE81EE8276C7C1879C1C023F0B43FFFFF804C64E09FFF80F000C0000CE1E1FFBEFF57E9E57C,
		ram_block1a_211.mem_init3 = 2048'h09A402123FEC7634C7CC79D0A352D63C3000025DFC3F62EF18DDFF1F9D917E430197E89E4FE832E5B00D714E0E1FE07FCFC0003F7DFFFC9960304003FFB001FBFE0FD8FFC3FFC03BF1FF8F80FC403F060B678C071FE1983EE7FE0361AF4BE1E3AE0103209E8E1C1FFC37FE2EE2D0F0311E58F83717A0BC43AA99430E0A3BEE9F0FF80E1FF8EFF5DEF0380003FFC01DEDFC34C9FC41F84673F1FF7E40F8433A6B8307E4878FEF9D7FF1BFF08D71ECF032038780001F8983FFA3F04D780F70C1321E9C7C7F8F54D6284041C726321B6E210FF77F0FFC7FF74F707C2007FFC01FFFE067B7FF83F80025E1F1FF81FC2E618468FFC77FDFC05DBFF81BFE07CAA6CC87,
		ram_block1a_211.operation_mode = "single_port",
		ram_block1a_211.port_a_address_width = 13,
		ram_block1a_211.port_a_byte_enable_mask_width = 1,
		ram_block1a_211.port_a_byte_size = 1,
		ram_block1a_211.port_a_data_out_clear = "none",
		ram_block1a_211.port_a_data_out_clock = "clock0",
		ram_block1a_211.port_a_data_width = 1,
		ram_block1a_211.port_a_first_address = 212992,
		ram_block1a_211.port_a_first_bit_number = 3,
		ram_block1a_211.port_a_last_address = 221183,
		ram_block1a_211.port_a_logical_ram_depth = 307200,
		ram_block1a_211.port_a_logical_ram_width = 8,
		ram_block1a_211.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_211.power_up_uninitialized = "false",
		ram_block1a_211.ram_block_type = "AUTO",
		ram_block1a_211.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_212
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[26]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_212portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[26]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_212.clk0_core_clock_enable = "ena0",
		ram_block1a_212.clk0_input_clock_enable = "none",
		ram_block1a_212.clk0_output_clock_enable = "none",
		ram_block1a_212.connectivity_checking = "OFF",
		ram_block1a_212.init_file = "../RAM/image.mif",
		ram_block1a_212.init_file_layout = "port_a",
		ram_block1a_212.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_212.mem_init0 = 2048'h00000001FFFF903FFFE00002FFFFFFF9E031F76000DA3FFFFFFFFBC7FFE3C780000400403FE37EFDFFF0F7F02473C63FF007FFF8000000C0BFFFF98FE6E03FFFFC7FFF03920B81B10000C6E08777AA4D00000001FFFF80FFFFE00007FFFFFFCFC073E30000F20FFFFFFFFED47E03AC01000600432FFF71BFFFF07FE01A27E303D00383BE00000001C3F8007FF7604F6FFC7F9F3398030160302181F80F97AED700000001FFFC40FFFDE0003FFFFFFF3F00E7E0000063E7FFFFFFFE9F7E0F3C0F000508637FFF10DFFFFD7FE03DF9F081F8000CFFE0000005C3EE0C2FF007FFEFFFFFBCC7B1F800040003007001D0C94D8000000023FC03FFFFC0017FFFFFF867,
		ram_block1a_212.mem_init1 = 2048'hFEA0F07DCFF8088426182843E31A3BE100000003FFF0000078000000067FFFFF0FFCCBF70001FFFFFFFFDBFE2DFD0E36B40F8011801E60E7E01008F8F070F0C3E787FE001038078FEDFF8FFEE15A5E8E7FF0303C4FFFF25C3C000C05E0140BBF08000003FFFE4000FAE000006FFFFFFF3FF3A3F90001FFFFFFFFEFBFCFF85CD02C0F8000803EF0FEE07F78C2559C3BFFF7E7FF800000038DE8FBBFFCE17D223FFDCBF07EA71FFD18FC003B80C03AD5F700000003FFFFC003FFE00000FFFFFFFCFC739F7000B9FFFFFFFFF1C0EFE0E3800000010020E3E0FBFFFFF9E15A261C1FF7C6FFE0000001E3F9DF8FFEC09421FFFFFFFFD90703DE11B800EF00007FAD90,
		ram_block1a_212.mem_init2 = 2048'hFFC0000003E3EFFBFFE0CE3B0123EDC35CD87EE3CFC42C7239E6440CA3C3638F0000000F7C3FC7807FF80000003FFFFFFF0FFF3F8023FBFFFFFFFF87787FF01C3800047FCEC3FC02000000FE1E3E03FFFFF00008F200C237C180075E88AFE763CEC0B8E6AFF9120C5E05E16C1FC6F25F000000027FF20063FFC00000003FFFFFF83FFFFF0031FFFFFFFFFF3C087FE1E1F0020603C0C3FE060000003F838703FFFFDE000840003FEFC013FF5F0C57D3CCFF8FB9FC0FF833197C04580A6F82CA1F02000003FFF6000278000000003E7FFFE9FFEFF60013FFFFF907FFE81EFFC78F80180601C01FF143C00000FFC3E3E21FFFFFF000C0000CE1E1FFBFFE48BF8403,
		ram_block1a_212.mem_init3 = 2048'h0E27FC123FE3FFC03833F833CF411E43F000005DFC3F711F1F3FFF079F60BE3B7A07EF9FCD4DB6024E4C813C00E01F800000003F7DFFFF477FF04000004FFFFFFFF01FFFC0003FFFFFFF8F80FC403FF8347870071FE79FC01801FF1EC08C1FFC7E0000009E8E1FFFFFF7FF48E320FF016452FF9FDE61B886851883001CC42F000000001FF8FFF5DE0FF80000003FFFEFFFC0FFFC4007BFFFFFFF7E40F8433F83F3F818078FE39E8008000F8210200FF3FF8000001F8983FFDFF0CD18022BFFE59DDA7FFFCF8191F046C087401DE4A3FE0000000FFC7FF74F0FFC2000003FFFFFFF87FFFF8007FFFFFFF1FF81FC2E7E078F00387FDFC71E00000001E43E5833FF,
		ram_block1a_212.operation_mode = "single_port",
		ram_block1a_212.port_a_address_width = 13,
		ram_block1a_212.port_a_byte_enable_mask_width = 1,
		ram_block1a_212.port_a_byte_size = 1,
		ram_block1a_212.port_a_data_out_clear = "none",
		ram_block1a_212.port_a_data_out_clock = "clock0",
		ram_block1a_212.port_a_data_width = 1,
		ram_block1a_212.port_a_first_address = 212992,
		ram_block1a_212.port_a_first_bit_number = 4,
		ram_block1a_212.port_a_last_address = 221183,
		ram_block1a_212.port_a_logical_ram_depth = 307200,
		ram_block1a_212.port_a_logical_ram_width = 8,
		ram_block1a_212.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_212.power_up_uninitialized = "false",
		ram_block1a_212.ram_block_type = "AUTO",
		ram_block1a_212.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_213
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[26]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_213portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[26]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_213.clk0_core_clock_enable = "ena0",
		ram_block1a_213.clk0_input_clock_enable = "none",
		ram_block1a_213.clk0_output_clock_enable = "none",
		ram_block1a_213.connectivity_checking = "OFF",
		ram_block1a_213.init_file = "../RAM/image.mif",
		ram_block1a_213.init_file_layout = "port_a",
		ram_block1a_213.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_213.mem_init0 = 2048'hFFFFFFFE00006FFFFFE0000000000001E031F76000000000000004380003F80000040000001C8102000F00001D0FC1FFF007FFF8000000C0BFFFFE7FE6FFFFFFFC7FFF03820381800000078000085D83FFFFFFFE00007FFFFFE000000000000FC073E30000000000000000280003D0010006000000000000000F800007B3E0FFD00383FE00000001C3FFFF80089FCFEFFC7F9F33800301600000000000085D89FFFFFFFE0003BFFFFDE000000000003F00E7E0000000000000000060000FC00F000508000000000000008000023DF07FF8000CFFE0000005C3EFF3D00FFFFFEFFFFFBCC781E0000400000180000F368FFFFFFFFFDC03FFFFFFC0000000000067,
		ram_block1a_213.mem_init1 = 2048'hFE80F0600FF80700D80020400015CC00FFFFFFFC000FFFFFF8000000000000000FFCCBF70000000000000401D2000FC0000F801180001F00000000030FF00CC3E787FE001038078FE1FF8FFEE07A0EFE7FC030118FFFF180C0000002000FFC40FFFFFFFC0001BFFFFAE00000000000003FF3A3F9000000000000000000005F00000F800080000F0000000001637C07FFF7E7FF800000038FE0FBFFFCE07C3BFFFDCBF050071FFD800000038000176808FFFFFFFC00003FFFFFE0000000000000FC739F70000000000000003F0000FC0000000000001C1F0400000000C4FE03FFF7C6FFE0000001E3F9DFFFFEC11CDFFFFCFFFFF10703DE2000000F000003400F,
		ram_block1a_213.mem_init2 = 2048'hFFC0000003E3EFFFFFE0CE3B0023FC435E847EE3CFC8200239E684005C00DC70FFFFFFF083C0387FFFF8000000000000000FFF3F80000000000000788780001FC000007FCEC0000000000001FE01FFFFFFF00008F200FFFFC180071E810FE77FCF80B8E08FF50C001E018003E001CC20FFFFFFFD800DFFFFFFC0000000000000003FFFFF00000000000000C3F78001FE00020003C0C00000000000C07F80FFFFFFFE000840003FEFC013FF1E01A7C3FFFE0FB9F00FF80C04800030098001FC60FFFFFFFC0009FFFFF80000000001800001FFEFF60000000000000017E10007F000180001C0000E00000000003FE01E1FFFFFF000C0000CE1E1FFBFFE410F847F,
		ram_block1a_213.mem_init3 = 2048'h0FD800123FE00000000007F330DFDE7FF000005DFC3F7FFF1FFFFF079F003E030307EF9FCFF03100018C010000000000FFFFFFC08200003F7FF040000000000000001FFFC00000000000707F03BFC0003F8000071FE06000000000FFC02FFFFFFE0000009E8E1FFFFFF7FF08E300FF0107E0FF9FDFB03B004618030000001000FFFFFFE007000A21FFF80000000000100000FFFC40000000000081BF07BCC003FC0000078FE060000000007FF016FFF3FF8000001F8983FFFFF0CD1802A3FFED9FE47FFFCFC01000E6C0070018005C00FFFFFFF0038008B0FFFC2000000000000007FFFF80000000000E007E03D18007F000007FDFC0E0000000001BFE05FFFF,
		ram_block1a_213.operation_mode = "single_port",
		ram_block1a_213.port_a_address_width = 13,
		ram_block1a_213.port_a_byte_enable_mask_width = 1,
		ram_block1a_213.port_a_byte_size = 1,
		ram_block1a_213.port_a_data_out_clear = "none",
		ram_block1a_213.port_a_data_out_clock = "clock0",
		ram_block1a_213.port_a_data_width = 1,
		ram_block1a_213.port_a_first_address = 212992,
		ram_block1a_213.port_a_first_bit_number = 5,
		ram_block1a_213.port_a_last_address = 221183,
		ram_block1a_213.port_a_logical_ram_depth = 307200,
		ram_block1a_213.port_a_logical_ram_width = 8,
		ram_block1a_213.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_213.power_up_uninitialized = "false",
		ram_block1a_213.ram_block_type = "AUTO",
		ram_block1a_213.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_214
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[26]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_214portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[26]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_214.clk0_core_clock_enable = "ena0",
		ram_block1a_214.clk0_input_clock_enable = "none",
		ram_block1a_214.clk0_output_clock_enable = "none",
		ram_block1a_214.connectivity_checking = "OFF",
		ram_block1a_214.init_file = "../RAM/image.mif",
		ram_block1a_214.init_file_layout = "port_a",
		ram_block1a_214.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_214.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFE0000000000001E031F76000000000000000000003FFFFFFFBFFFFFFFFFFFFFFFFFFFFFCEFC0000FF80007FFFFFF3F4000000019000000038000FC7DFC7E7FFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000FC073E30000000000000000000003FFFEFFF9FFFFFFFFFFFFFFFFFFFFFFFBE0002FFC7C01FFFFFFFE3C00000000003010038060CC7FFCFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE000000000003F00E7E0000000000000000000000FFFF0FFFAF7FFFFFFFFFFFFFFFFFFFF81F00007FFF3001FFFFFFA3C10000000000010000043387E1FFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000067,
		ram_block1a_214.mem_init1 = 2048'h017F0F9FF007FFFFFFFFDFBFFFEFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFCCBF7000000000000000000000FFFFFF07FEE7FFFFFFFFFFFFFFFFFF0033C187801FFEFC7F8701E0070011F85F101803FCFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAE00000000000003FF3A3F9000000000000000000005FFFFFF07FFF7FFFFFFFFFFFFFFF67FC00000818007FFFFFFC701F0400031F83C40002340FBFF8E003FFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000FC739F7000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFD53E00000839001FFFFFFE1C062000013FE300000300003EF8FC21FFFFFFF0FFFFFFFFFF,
		ram_block1a_214.mem_init2 = 2048'h003FFFFFFC1C1000001F31C4FFDC03BCA1FF811C303FDFFDC619FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFF3F80000000000000000000001FFFFFFF80313FFFFFFFFFFFFFFE000000000FFFF70DFF00003E7FF8E17FF0188031FF471F700EFFFFE1FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000003FFFFF0000000000000000000001FFFFFDFFFC3F3FFFFFFFFFFFFFFF8000000001FFF7BFFFC0103FEC00E1FFF83C0001F0460FF007FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000001FFEFF60000000000000000000007FFFFE7FFFE3FFFFFFFFFFFFFFFFFE001E000000FFF3FFFF31E1E004001BFF07B80,
		ram_block1a_214.mem_init3 = 2048'h0FFFFFEDC01FFFFFFFFFFFF3402021800FFFFFA203C08000E00000F860FFC1FCFCF8106030FFCFFFFFF3FEFFFFFFFFFFFFFFFFFFFFFFFFFF7FF040000000000000001FFFC000000000000000000000003FFFFFF8E01FFFFFFFFFFFFF8070000001FFFFFF6171E000000800F71CFF00FEF8FF0060207FC7FFFFE7FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000FFFC400000000000000000000003FFFFFFF8701FFFFFFFFFFFFFF00F000C007FFFFFE0767C00000F32E7FDDC001E60FF8000303FEFFFFF3FF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC2000000000000007FFFF800000000000000000000007FFFFFF80203FFFFFFFFFFFFFFE030000,
		ram_block1a_214.operation_mode = "single_port",
		ram_block1a_214.port_a_address_width = 13,
		ram_block1a_214.port_a_byte_enable_mask_width = 1,
		ram_block1a_214.port_a_byte_size = 1,
		ram_block1a_214.port_a_data_out_clear = "none",
		ram_block1a_214.port_a_data_out_clock = "clock0",
		ram_block1a_214.port_a_data_width = 1,
		ram_block1a_214.port_a_first_address = 212992,
		ram_block1a_214.port_a_first_bit_number = 6,
		ram_block1a_214.port_a_last_address = 221183,
		ram_block1a_214.port_a_logical_ram_depth = 307200,
		ram_block1a_214.port_a_logical_ram_width = 8,
		ram_block1a_214.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_214.power_up_uninitialized = "false",
		ram_block1a_214.ram_block_type = "AUTO",
		ram_block1a_214.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_215
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[26]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_215portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[26]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_215.clk0_core_clock_enable = "ena0",
		ram_block1a_215.clk0_input_clock_enable = "none",
		ram_block1a_215.clk0_output_clock_enable = "none",
		ram_block1a_215.connectivity_checking = "OFF",
		ram_block1a_215.init_file = "../RAM/image.mif",
		ram_block1a_215.init_file_layout = "port_a",
		ram_block1a_215.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_215.mem_init0 = 2048'h0000000000000000001FFFFFFFFFFFFE1FCE089FFFFFFFFFFFFFFFFFFFFC000000000000000000000000000003F03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFF03F8C1CFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000007C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000021FFFFFFFFFFFC0FF181FFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000007E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFF98,
		ram_block1a_215.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFFFFFFF0033408FFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000051FFFFFFFFFFFFFC00C5C06FFFFFFFFFFFFFFFFFFFFA0000000000000000000000000009803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFF038C608FFFFFFFFFFFFFFFFFFFFF00000000000000000000000000003BC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_215.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000007FFFFFFFFFFFFFFF000C07FFFFFFFFFFFFFFFFFFFFFE000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFFFFFFFE001009FFFFFFFFFFFFFFFFFFFFF800000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_215.mem_init3 = 2048'hF0000000000000000000000CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000800FBFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000007FFFFFFFFFFFFFFFF0003BFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000003DFFFFFFFFFFFFFF800007FFFFFFFFFFFFFFFFFFFFFF800000000000000000000000001FFFFFF,
		ram_block1a_215.operation_mode = "single_port",
		ram_block1a_215.port_a_address_width = 13,
		ram_block1a_215.port_a_byte_enable_mask_width = 1,
		ram_block1a_215.port_a_byte_size = 1,
		ram_block1a_215.port_a_data_out_clear = "none",
		ram_block1a_215.port_a_data_out_clock = "clock0",
		ram_block1a_215.port_a_data_width = 1,
		ram_block1a_215.port_a_first_address = 212992,
		ram_block1a_215.port_a_first_bit_number = 7,
		ram_block1a_215.port_a_last_address = 221183,
		ram_block1a_215.port_a_logical_ram_depth = 307200,
		ram_block1a_215.port_a_logical_ram_width = 8,
		ram_block1a_215.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_215.power_up_uninitialized = "false",
		ram_block1a_215.ram_block_type = "AUTO",
		ram_block1a_215.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_216
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[27]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_216portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[27]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_216.clk0_core_clock_enable = "ena0",
		ram_block1a_216.clk0_input_clock_enable = "none",
		ram_block1a_216.clk0_output_clock_enable = "none",
		ram_block1a_216.connectivity_checking = "OFF",
		ram_block1a_216.init_file = "../RAM/image.mif",
		ram_block1a_216.init_file_layout = "port_a",
		ram_block1a_216.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_216.mem_init0 = 2048'hFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000007FFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000001FFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000007DFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_216.mem_init1 = 2048'h0000000000000001C0000007FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000E000007FFFFFFFFFFFFFFFFF8BFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000006003FFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000003FFFFFFFFFFF,
		ram_block1a_216.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB3E0043FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003800000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000780000007FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFE000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_216.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000003000000000001F38001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000080000003FFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000400000003FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_216.operation_mode = "single_port",
		ram_block1a_216.port_a_address_width = 13,
		ram_block1a_216.port_a_byte_enable_mask_width = 1,
		ram_block1a_216.port_a_byte_size = 1,
		ram_block1a_216.port_a_data_out_clear = "none",
		ram_block1a_216.port_a_data_out_clock = "clock0",
		ram_block1a_216.port_a_data_width = 1,
		ram_block1a_216.port_a_first_address = 221184,
		ram_block1a_216.port_a_first_bit_number = 0,
		ram_block1a_216.port_a_last_address = 229375,
		ram_block1a_216.port_a_logical_ram_depth = 307200,
		ram_block1a_216.port_a_logical_ram_width = 8,
		ram_block1a_216.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_216.power_up_uninitialized = "false",
		ram_block1a_216.ram_block_type = "AUTO",
		ram_block1a_216.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_217
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[27]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_217portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[27]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_217.clk0_core_clock_enable = "ena0",
		ram_block1a_217.clk0_input_clock_enable = "none",
		ram_block1a_217.clk0_output_clock_enable = "none",
		ram_block1a_217.connectivity_checking = "OFF",
		ram_block1a_217.init_file = "../RAM/image.mif",
		ram_block1a_217.init_file_layout = "port_a",
		ram_block1a_217.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_217.mem_init0 = 2048'h0A7EBC70918F14B5F05756C8F29CE40B15C0CE82ADFAC407201CC0760C04C4712013585C0ABFE63FD3AC96C937316838BCB4F83AAC5A97879ADB7B5D3B3E06835731690ED8874BDF599F132B69EE2D2C76DE3DCAF0976D0A2E74203312C712C5A85EC40245BF17B2F59BD189A23CFB3EAD243DEEBF93E79E8E073AFD451E1A8A0B63E660100F04B746D599DA2AEC803DC04BBB4A97CE43E6B78D203F5996F481230F1FAAEEDF988C29F141625E8C9D96332A9051C28616578868230E263E6AF5209DBD482E546AFF1BA015BC60888FEE47C08196597A939139620B33117B8EB1DFEFE706286127CCC71A2F5066D243E0486C71DB71D9AE31A992A7C035D01AF4,
		ram_block1a_217.mem_init1 = 2048'h74B407F3B4D0B4E6FA4CB6C1F8B54241073FD81EDA0AA7B5B3A8303A21EC67B476D643B972F2358EB2BB81FE0D2E6F7A7B612DD173D0DECC43985AEC3D81E2D8544245B3B85AC707BA31C955D19987AE4C78287BC8E4E134D1D076B898863A947679B737014EC3FD882191DC5B0CC0335E648954023201C039BA51E66FBE7C9DC61BFFEDC957361775AE5AAD9A80BB3B0846CB68B8F833965F7EAF0F1A6CDFE0DCE7744D34AF87DB50A6528A8570477AAB117E08188017D690FFC54772834AD4F94B4342DD98ADA12444D7A9457FDA5A2F8F476F5A770B2446911ADFAFE112DA39B85F896C97D82A88C346B972D8DC35DC2DB217F711DC35CC2705B1350CBA57,
		ram_block1a_217.mem_init2 = 2048'h735577C2CF022FE963D39222ECD6A00B13F13E0E9B7B496CC45D08FB2266597F08068845BF3ACCAEB5EF39BBEF4E16261397A9FDED09D99861CCA30C4389239EA1515C57E3E44D526609FA03A99AE17E72C0DF5DE01B5C406BFAF06A7791A80352203C6EB93F47A29FF68F02634F68941D30561FAF5F5C2EE90FEDE7CFB424060F5A3AF24338F701280FFDC04EF3AF55E0229484DF41E5C5B7F290BDC7628D971AD7D13B77396BA38D4A58FCE5FC999C9A55A850CA395BF2538E0E304F349A852C82E60BAE187B7335692B28C8CBF59D7D3B8B44011637677DD4DBBB9A6BFD3F9B70C05EEB061BB30D6F03478E85BB964E9AECA76B1B7916892FB8B96145F39D,
		ram_block1a_217.mem_init3 = 2048'h6280DFD6E8F6B6B686CA51749C15D3347333C6B69B2F717313BDD6AADAB4216C25967B47DF915C3187ED60D76D9840A7C428A05679094285945816EBAEBAB1D3D52159FF567B3E235D889A9D8C7A321CD085ACA40F438F61B8ED06F79C1CD554E234189895F174A0F5D77087570B7A0BC79202E44023D327519ADAB89842D25663EF4F20958F9772B785C6CF8154233212A4588DE9817EFA092C9DF521C79C6579B9207D811915046201D0624AC36546C94273B89A865F5EB5324888748D3A7669E05C18798022041F51183CA5D19FB0B806096D1839C89C237B2908D1CFC8E0AAAF35AAC134A8162E954BEE489523C94AC0574D4697D095AEC1B165997C3BD8,
		ram_block1a_217.operation_mode = "single_port",
		ram_block1a_217.port_a_address_width = 13,
		ram_block1a_217.port_a_byte_enable_mask_width = 1,
		ram_block1a_217.port_a_byte_size = 1,
		ram_block1a_217.port_a_data_out_clear = "none",
		ram_block1a_217.port_a_data_out_clock = "clock0",
		ram_block1a_217.port_a_data_width = 1,
		ram_block1a_217.port_a_first_address = 221184,
		ram_block1a_217.port_a_first_bit_number = 1,
		ram_block1a_217.port_a_last_address = 229375,
		ram_block1a_217.port_a_logical_ram_depth = 307200,
		ram_block1a_217.port_a_logical_ram_width = 8,
		ram_block1a_217.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_217.power_up_uninitialized = "false",
		ram_block1a_217.ram_block_type = "AUTO",
		ram_block1a_217.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_218
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[27]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_218portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[27]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_218.clk0_core_clock_enable = "ena0",
		ram_block1a_218.clk0_input_clock_enable = "none",
		ram_block1a_218.clk0_output_clock_enable = "none",
		ram_block1a_218.connectivity_checking = "OFF",
		ram_block1a_218.init_file = "../RAM/image.mif",
		ram_block1a_218.init_file_layout = "port_a",
		ram_block1a_218.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_218.mem_init0 = 2048'h0220BFD36820FDBC2FAF69C80F63C8FC490F23A297155FC1BE80E3952C337B8981B3C3EBFA227EB3A7B083A3FBFDF49AB2A05738241F24F2E05C3B8FE63A044087C07600F3A3582F479FB8D845EE24EC0A7F20B971785D48418FFB800C7EBE0932985EE2069E46D0B712EC7111F9F403416201F1CE0F4B3AFAF637C98F8A7A94EC28071816D6E4FA2E5C76E961A4B83120B00CB5C03C13E78CFAE3DE8FC66980EDF3EAE12239F9601A0EC36057B7FBE2D2231901FC73267FD01119157EA5357FCFE3015FDE6FA2FB7D870A92E31753DD56A3597F5FE3EF68C080C36A67702E6D21F012F97FA3A8BB3A9C27C99F423F07BF68B4C0E43A81F0040CC7403867913B,
		ram_block1a_218.mem_init1 = 2048'hF0FBC173ACC385FBCD8CAD6AD446F04FC7BFC01E15065E30FE47C4BA1F9C8CA78736B0D92188B3905EAD4FE0A764D963FF793C5E02BA920A5BC429C9A0C49755502C0AA3B1D78908FDFB4AA2FB1D93BE7F9D4A73464D02EA6EE08E579767F00BF4424D2D675C351A3747EDFC3F9323BC98B1D6D05307AE17F8A3F70D653F78A13A7FFFEE39FBCA7668FAAD2FE258B84EDDABFDE34FB08E254D1CF76FB830A3487F027BFEF2009B79C299388A0B864705E80F8332AC701C2D3F07FBBE0FAB79D4CE9FD0C79191F8F4E525029162FE7DE9917FC4E8B824EAF0C86A7841EDEEF778FB1A2F4AFF5B8C810BA17C70D1B638B03FE23C2EABEFD83DCDB945D0030CA33F,
		ram_block1a_218.mem_init2 = 2048'hA625698400F4F80F90128381D4B8B518CF655FAF0B70739275A50EB8B97FF860FFF9CE737FCCFA437DE2E247E1E191F15C67CE81915C06FB525A434F4239F01A72CCDDD04B979C3C39FC3C9EF2DC8BC722A0309DE3D17EDF27C1F57C7FEFA4A39B9B5B9CAF913D298EB00339350F9783C53F569BD668AB3E6900F7FFD011C89FBC1DAA6D9B0218EED052C43EB290B0D047E30D586599F1754398BD872083B16EAE38C814F0FF449C946FC4FBE94A44AC83ACAF9C21E65740731C16036247FD039E3DE6E3CD1B1A2160C7FB37D72830498C33D09C87E450252CCA0872AA7E55FEBBE40B9035953F04EA124573E9E95B15A1699470C62896A1DAE002DF0CFC465F,
		ram_block1a_218.mem_init3 = 2048'h7C797790FC6B698E900F6ADF8C246FC5886EC83AE53F00DFF2A5A58DA52F5BB287246C5C844E4615E308A5789E61576025C39FC830FE5AD1EF81D11E8081B06E394071E05786C03303CC3502D203253FDCBD6026FF3600BFD2064129E2209FB8BCF5F9EA3980F6575ECD4F73CB7FE59ABB883C8B80B8BF7563E49703F93F87D08008CE68B8723A0977D2007081CC6C7EACBD9F1E0E00D6F3ECF03C4FA63A95CF7E7A6FDEF55DF25259FE3D6FBD5E9F6B8AA222AAB64E2AD733F8E48845A513CDE2EC1F4F781829457CE97C00903E7FB04FF90CEE982C8AB3866408F7F1584764CDB03944B86A355BBC2772D67B3E5B496DC3DFDE758512A7B7811831742FDFBE,
		ram_block1a_218.operation_mode = "single_port",
		ram_block1a_218.port_a_address_width = 13,
		ram_block1a_218.port_a_byte_enable_mask_width = 1,
		ram_block1a_218.port_a_byte_size = 1,
		ram_block1a_218.port_a_data_out_clear = "none",
		ram_block1a_218.port_a_data_out_clock = "clock0",
		ram_block1a_218.port_a_data_width = 1,
		ram_block1a_218.port_a_first_address = 221184,
		ram_block1a_218.port_a_first_bit_number = 2,
		ram_block1a_218.port_a_last_address = 229375,
		ram_block1a_218.port_a_logical_ram_depth = 307200,
		ram_block1a_218.port_a_logical_ram_width = 8,
		ram_block1a_218.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_218.power_up_uninitialized = "false",
		ram_block1a_218.ram_block_type = "AUTO",
		ram_block1a_218.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_219
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[27]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_219portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[27]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_219.clk0_core_clock_enable = "ena0",
		ram_block1a_219.clk0_input_clock_enable = "none",
		ram_block1a_219.clk0_output_clock_enable = "none",
		ram_block1a_219.connectivity_checking = "OFF",
		ram_block1a_219.init_file = "../RAM/image.mif",
		ram_block1a_219.init_file_layout = "port_a",
		ram_block1a_219.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_219.mem_init0 = 2048'hFDDFC01BF85FFD839FFF7FC800600C0FAE083B02BAFC38007E03DF82B38FB06401D3C3FFFA3FD8CFE7CA6FD7CC0778481B886947AC37AA6C5F5B122E079BFF0FF8007FFF003CC000BF807807BDEE2413FD80C0DFF0FF7D379FFFFB8000C05E0E3CEE983DF80238EE88E87C156038E40F414001FFFE1F95C6C110CFFDAFF47B49A347F967BAE2DC509B60E86A0D85647EFFC00FFFFBEFF7E87C07E001FFC6607FEE8302DFE1FFF81FC7FFC36047801FFCE2AFE1E0006E7860400F870ABE2C687C0000015FFE7FDB0710A8FF0D43FBAD6EED43FEE0BECC1EC9F591C33A3B2FA03EFE0003FF7FDC206700682027FFC200FFFF88333FE3FF600FF3FF47403C401FC2,
		ram_block1a_219.mem_init1 = 2048'h0F3FFF8D23CF7AC3F4F363C40C07F04038403FE19901FE3001FFFC3A0003111807C6C31951814E7EF15F78105EE2316203613D5FFED0B0D8153477B2EF59B41917BFFC5FF5BF0F7A2FF5729326127FE8801C758CB8C007FC494101C86F07F0000BBFFEC18743FC270FFFFDFC000015C01F3E7C687FF980103EA0F11F1C7E80B8027FFFEFF9FFF98B5AA847A6BDD21CF93E25F01FD6328A990D75D60FA007463380007C00F4F878C7C410FD15FF06470017FFFCC33C0FDC03FFFFFFFE00288C24F3E223F8918079CFE4E53E6CDFFFEFF241FFC7EFF83BB4CCB361064FF81078BCDDD7B037B5D31463E8EB6207EFDBE447C0003FC0E06044023380C20FFF0CA300,
		ram_block1a_219.mem_init2 = 2048'hBF3AFBF418550F3F18659B7BF6F4024D3C7D1FCF7B7A3AD8B0FD0E78477FF9E00000317E000F0600021DFFFFE1DFEFF7E007F0FE014C1FFBCFC1C08C57FFFC9AA3C6DDBF8FF82098C8FD3811A8515AE3437F8FF4C5361D1B6404C9A8072F4B653C271FEF679F405E564C00F8CF0FFF8002C0A99C0870182196FFFBFFC00FFC7BC01FCA81FC04603170323C00EA6CDFD017E80C0781FE7A3EB0DE610F7FC0DEE09E67FFEFC87AD063D0A640B2E07AFEE27C33AFE118FF982F640501F89E07FF0001C019FC0C18FB209FFFF73FC017CF2E003C1C1A47FA300403C507F4345B8DFE43E808EFC1343A472123822D1D3D5BA8FD77E7CED02E027BD39402AA2B7A9578,
		ram_block1a_219.mem_init3 = 2048'h7FFE780B055DAAB235F801DE37B384BA00190DCF3DD7DB9FCC8890807B7255D807046FB846C107E37FF7807FFE3947E00400403FFFFFE4FB803FEFFE80804FFE3D7F81FFA80600CCFFCC20404DFC9A5FDF78EFDB0763B7EBF1DB3C83E7BF01FC030BEF03FB7FDAB7F8EFC81EBA941CFF03803F1880F855589FFFE183F8FF87D0000031977FFFCC38083FFFFF81C39FFEB7421FE0081FDDF213FC3DFF93FCF34F7FFCEFA30E410854938BD28ECE188236B73DF8577DE3DBB7C086B80F1938AE951CEC1F81782FB28653F97F0083FFFFB00000F39367D395B0799FF7FFF1C7BFE550403E83FF91C0A47DFB42A1DBF9F9496FC3DF938018EF9CC1D0E69751406FFC,
		ram_block1a_219.operation_mode = "single_port",
		ram_block1a_219.port_a_address_width = 13,
		ram_block1a_219.port_a_byte_enable_mask_width = 1,
		ram_block1a_219.port_a_byte_size = 1,
		ram_block1a_219.port_a_data_out_clear = "none",
		ram_block1a_219.port_a_data_out_clock = "clock0",
		ram_block1a_219.port_a_data_width = 1,
		ram_block1a_219.port_a_first_address = 221184,
		ram_block1a_219.port_a_first_bit_number = 3,
		ram_block1a_219.port_a_last_address = 229375,
		ram_block1a_219.port_a_logical_ram_depth = 307200,
		ram_block1a_219.port_a_logical_ram_width = 8,
		ram_block1a_219.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_219.power_up_uninitialized = "false",
		ram_block1a_219.ram_block_type = "AUTO",
		ram_block1a_219.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_220
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[27]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_220portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[27]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_220.clk0_core_clock_enable = "ena0",
		ram_block1a_220.clk0_input_clock_enable = "none",
		ram_block1a_220.clk0_output_clock_enable = "none",
		ram_block1a_220.connectivity_checking = "OFF",
		ram_block1a_220.init_file = "../RAM/image.mif",
		ram_block1a_220.init_file_layout = "port_a",
		ram_block1a_220.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_220.mem_init0 = 2048'hFFFFFFE3F800027FFFFF7FC800600C0FF00FC3FD4003FFFFFE003F8C400EEFEAC193C3FFFA3FC0FFE4F9FFF3CFFD80243C487F7FEC4AA19C3C5B0C70184C03F000007FFFFFC03800007FF8000211DBFFFFFFFF1FF00082FFFFFFFB8000C01E0FC0F11FC00001FF017FF803FAC02AB3FE410001FFFE1FF1FEFC0CFFFD8FFC336524F3FF7FF959338C7CE010F4117A1D4000000FFFFFF00FE003FFE00000399FFFEFFCFCFFE00007FFFFFFC36047801FFF03D3FE000061FF803FFF80FCDE23B783C000015FFE7FE3FF1F6CFF8403FF8C8306B3FFFFFED037060BA033B800F05D40000003FF7FFFDFE0FFF82000003DFFFFFFF7CBFFE0001FFFFFFFC7403C401FFC,
		ram_block1a_220.mem_init1 = 2048'h003FFFFE203FFF06A2FFE03803F80FBFFFFFFFFFE10001CFFFFFFC3A0000040007F903E6818000010FFF07F00167316203613C5FFEE0B9D9271AAFE38F1E698FD7BFFFFFEC0004E78FF262741F9838B1001C7FFF00C3FFFFD43E003800F80FFFFFFFFFFE074003FFFFFFFDFC000004001FC07F807FFF8010215FF0FF03BF60BA027FFFEFF9FFC3FE4233BF97BFDEF26FFFA7FFFFC15C9D0E8D1E46F0478839FC00007FFF08F807C1CF9FFC0000F9B8FFFFFFFFFC3C0023FFFFFFFFFE00280C04FC03FC7F6E7FF9FFE41AFE1FC03F1FEF01FFC7EFF83F80FCEB8EFE4FEFFC90FCFE763FFFC07C0A2208E881F8003403F800003FFF1C603C00007FC00000F35CFF,
		ram_block1a_220.mem_init2 = 2048'hFFFFFDF45F9E0DCF1800630A7B0CED82007D1FF0FB7C07E0CC02F1F80080061FFFFFFF7FFFF001FFFFFFFFFFE1C000070007FF00014C1FFBC03FC00C4FFBFE1A23C0DDDFF3BF1FE4277C42F024619BE743FFAFF8D4D61E630058017068D06D9D003F1FF01F9E809419C3FFF800F0007FFFFFFF9FFF8007DFFFFFFFFFC0000018001FF501FFFFFFFFF00DFC00E9FBBFD087E40C57F9BFB41C7B5E8B2CAB037FE658FFCFFE36DC43FDE8024068FF8E6D1F003FAFFE07FFE008C7FCFFF801F800FFFFFFFFFFF21804DFFFFFFF3FC00007E0003FE01FF801CFFBFFC0FFF061862DFE03E0097FFEF426C0731C16BC0F3FE83FBDFFE7FE31C982EFA3AA82780FBBC0E7,
		ram_block1a_220.mem_init3 = 2048'h7FFEFFDFFF7A13A6D7B9FAB9B631E7BFFFFFF25747099B1FF88B0880042BA80107046FE6873F07FF0002CC7FFE06B81FFBFFFFFFFFFFFF007FFFFFFE80800001DA8001FFFFF9FFFFFFCC203F7FFE3D1FDFFEEFDFFE7C787933023FC5863FF67CFFFFF607721C1427E0AC50A1050BD10C03803FFB00C7D57F60004203F800782FFFFFFFFFFFFFF007FFFFFFFF81C0000130001FFFF7E0200DFFFC3C014FFF484F7FFFEFFFFC1EF86D232BDFC376D8FE66FFFFF8DBDA180267E84100BEE3F5D51000EC1FFF78305B07B00684008000004FFFFFFFFFFFFF604FFFFFFFFFF1C00019C0003FFC0000000003FF42807DFFFF496FC3DFEFFDDEBF9BE7019D91102A7FE6,
		ram_block1a_220.operation_mode = "single_port",
		ram_block1a_220.port_a_address_width = 13,
		ram_block1a_220.port_a_byte_enable_mask_width = 1,
		ram_block1a_220.port_a_byte_size = 1,
		ram_block1a_220.port_a_data_out_clear = "none",
		ram_block1a_220.port_a_data_out_clock = "clock0",
		ram_block1a_220.port_a_data_width = 1,
		ram_block1a_220.port_a_first_address = 221184,
		ram_block1a_220.port_a_first_bit_number = 4,
		ram_block1a_220.port_a_last_address = 229375,
		ram_block1a_220.port_a_logical_ram_depth = 307200,
		ram_block1a_220.port_a_logical_ram_width = 8,
		ram_block1a_220.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_220.power_up_uninitialized = "false",
		ram_block1a_220.ram_block_type = "AUTO",
		ram_block1a_220.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_221
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[27]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_221portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[27]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_221.clk0_core_clock_enable = "ena0",
		ram_block1a_221.clk0_input_clock_enable = "none",
		ram_block1a_221.clk0_output_clock_enable = "none",
		ram_block1a_221.connectivity_checking = "OFF",
		ram_block1a_221.init_file = "../RAM/image.mif",
		ram_block1a_221.init_file_layout = "port_a",
		ram_block1a_221.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_221.mem_init0 = 2048'h00000003F800000000008037FF9FF3F0000FFC000000000001FFFF847FDFCFEC0193C3FFFA3FC0FFE707FFF3CFFDC0303F087F7FEC312000005B000000300000FFFF8000000007FFFFFFF800000000000000001FF00000000000047FFF3FE1F000FFE000000000000007FFFABFD8F7FE810001FFFE1FF1FEFFFCFFFD8FFC02812733FF7FFB4000000000000002000380FFFFF0000000001FFFFFE00000000000100000FFE000000000003C9FB87FE00003FC00000060000000007FFFE1DFF7FF0000015FFE7FFBFF1FECFF8403FF8C0307B3FFFFFF8000000040034400000380FFFFFC008000001FFFF8200000000000000003FFE0000000000038BFC3BFE000,
		ram_block1a_221.mem_init1 = 2048'hFFC00000200000003F001FF8000000000000000001000000000003C5FFFFFBFFF80003FFFE7FFFFFFFFF000FFFB8016203613C5FFEFF7FD8071F1FE38F1E600F17BFFFFFB2000019CFEF820800600040FFE3800000C0000031FFFFF800000000000000000740000000000203FFFFFBFFE0007FFF80007FEFDFFFF000FFBF60B8027FFFEFF9FFC3FE423C7F87BFDEF26FFFA7FFFFE62080000D1BE60000700000FFFF800000F8003E3F9FFC0000000000000000003C00000000000001FFD7F3FB0003FF80000006001BFFFE003FBF7FE001FFC7EFF83F80FCE3F1FE4FEFFCF0CCFFC63FFFC62001AC08E8000000780000FFFFC000006003FFFFFFC00000000000,
		ram_block1a_221.mem_init2 = 2048'hFFFFF9F8B0100D8F1800030400031E07FF82E000048001FF03FFFFF8000000000000008000000000000000001E3FFFF8FFF80000014C1FFBC0003FF3BFFDFE1A23C0DDE7FC3FFFFC167C7DA020819BE643FF8FF03B1C1D8300200100700F9E02FFC0E00000600047E03FFFF8000000000000006000000000000000003FFFFFE7FFE00001FFFFFFFFF00003FF57FE3FD007E00C6FFD7FCFFC025EF70C23035FE6D8FFCFFECF184000007A401C801D9E00FFC05000000000187803FFF8000000000000000000180000000000C03FFFF81FFFC0001FFFFFFFFFFFC0000FFFFECDFE03E0087FFF0BC1C0031FEE3C0F3E883F7DFFE7FE3E08021FC399021C101C3800,
		ram_block1a_221.mem_init3 = 2048'h7FFFFFD7FC7BF9E657387BA8F631E7BFFFFFF4930E00181FC08BF08000DC3000F8FB901CF800F800FFFE0C7FFE0000000000000000000000000000017F7FFFFFE7FFFE00000000000033DFFEFFFE0D1FDFFFEFD7FD7FF8593302BF88C63FF67CFFFFFC1B0C001047D88C404000FFBE10FC7FC007FF003680FFFFC703F80000000000000000000000000000007E3FFFFFCFFFE000000000000003C3FF5BFFC34F7FFFEFF7FC1FF87D834BDF230618FE66FFFFF8C300040207E0000047001A0E0EFF13E00087C00BF80FFFFC00800000000000000000000000000000000E3FFFFE3FFFC000000000000000BDBF9DFFFDC96FC3DFF7FD1F7F9F87019E2108C87FE6,
		ram_block1a_221.operation_mode = "single_port",
		ram_block1a_221.port_a_address_width = 13,
		ram_block1a_221.port_a_byte_enable_mask_width = 1,
		ram_block1a_221.port_a_byte_size = 1,
		ram_block1a_221.port_a_data_out_clear = "none",
		ram_block1a_221.port_a_data_out_clock = "clock0",
		ram_block1a_221.port_a_data_width = 1,
		ram_block1a_221.port_a_first_address = 221184,
		ram_block1a_221.port_a_first_bit_number = 5,
		ram_block1a_221.port_a_last_address = 229375,
		ram_block1a_221.port_a_logical_ram_depth = 307200,
		ram_block1a_221.port_a_logical_ram_width = 8,
		ram_block1a_221.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_221.power_up_uninitialized = "false",
		ram_block1a_221.ram_block_type = "AUTO",
		ram_block1a_221.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_222
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[27]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_222portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[27]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_222.clk0_core_clock_enable = "ena0",
		ram_block1a_222.clk0_input_clock_enable = "none",
		ram_block1a_222.clk0_output_clock_enable = "none",
		ram_block1a_222.connectivity_checking = "OFF",
		ram_block1a_222.init_file = "../RAM/image.mif",
		ram_block1a_222.init_file_layout = "port_a",
		ram_block1a_222.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_222.mem_init0 = 2048'h00000003F80000000000000000000000000FFFFFFFFFFFFFFFFFFF83803F301FFE6C3C0005C03F001800000C30023FFFC0F7808013FFDFFFFFA4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000001FF0000000000000000000000000FFFFFFFFFFFFFFFFFFFFF9C0077801FEFFFE0001E00E01000300027003FDFED8CC008007BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000FFE0000000000000000000000003FFFFFFFF9FFFFFFFFFFFFEC0007800FFFFFEA001800400E013007BFC0073FCF84C000001FFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8200000000000000003FFE00000000000000000000000,
		ram_block1a_222.mem_init1 = 2048'hFFFFFFFFDFFFFFFE3FFFFFF80000000000000000010000000000000000000000000003FFFFFFFFFFFFFF0000001FFE9DFC9EC3A001000027F8E0001C70E19FF0E84000007FFFFFFFF01FFDFFFFFFFFFFFFFFFFFFFF3FFFFFF1FFFFF8000000000000000007400000000000000000000000007FFFFFFFFFFFFFFFF000007F9F47FD80001006003C01BDC0007840210D90005800003FFF7FFFF2E7F9FFFFFFFFFFFFFFFFFFFF07FFFFFF9FFC0000000000000000003C00000000000000000000000003FFFFFFFFFFFFFFFFFE00007F801FFE00381007C07F031C0001B010030F330039C0003FFFFFDFF717FFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFC00000000000,
		ram_block1a_222.mem_init2 = 2048'h0000060FFFEFF3F0E7FFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000014C1FFBC0000000000601E5DC3F220000C00003F983807FDFFE6419BC00700FFFEFE3FCFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFF8000000000000000000000000000000000000000000000001FFFFFFFFF00000002007C02FF81FF38001000003FDA100F3DCFCE019E7003001FFE7BFFFFFFDBFFF7FFFFFFFFFFFFFFFFFFFFFF87FFFFFF800000000000000000018000000000000000000000000001FFFFFFFFFFFC000000001F201FC1FF7800000003FFCE001C3F0C1F7C0C2001801FFF7FDFFFC7FFDFFFFFFFFFF,
		ram_block1a_222.mem_init3 = 2048'h80000020038407D9E8C78447C9CE184000000FECFFFFE7E03F77FF7FFFFFFFFFFFFFFFFCFFFFFFFFFFFE0C7FFE000000000000000000000000000000000000000000000000000000000000018001FEE02000102003800786CCFDC01FF9C00983000003FCFFFFEFF83F73BFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFC003F800000000000000000000000000000000000000000000000000000000000000BC003FB08000100003E007827CF4201CF9E701990000073CFFFFFDF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFC0080000000000000000000000000000000000000000000000000000000000000403E0003B6903C200002E0006078FE607EFFF78019,
		ram_block1a_222.operation_mode = "single_port",
		ram_block1a_222.port_a_address_width = 13,
		ram_block1a_222.port_a_byte_enable_mask_width = 1,
		ram_block1a_222.port_a_byte_size = 1,
		ram_block1a_222.port_a_data_out_clear = "none",
		ram_block1a_222.port_a_data_out_clock = "clock0",
		ram_block1a_222.port_a_data_width = 1,
		ram_block1a_222.port_a_first_address = 221184,
		ram_block1a_222.port_a_first_bit_number = 6,
		ram_block1a_222.port_a_last_address = 229375,
		ram_block1a_222.port_a_logical_ram_depth = 307200,
		ram_block1a_222.port_a_logical_ram_width = 8,
		ram_block1a_222.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_222.power_up_uninitialized = "false",
		ram_block1a_222.ram_block_type = "AUTO",
		ram_block1a_222.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_223
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[27]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_223portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[27]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_223.clk0_core_clock_enable = "ena0",
		ram_block1a_223.clk0_input_clock_enable = "none",
		ram_block1a_223.clk0_output_clock_enable = "none",
		ram_block1a_223.connectivity_checking = "OFF",
		ram_block1a_223.init_file = "../RAM/image.mif",
		ram_block1a_223.init_file_layout = "port_a",
		ram_block1a_223.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_223.mem_init0 = 2048'hFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000007FFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000001FFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000007DFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_223.mem_init1 = 2048'h0000000000000001C0000007FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000E000007FFFFFFFFFFFFFFFFF8BFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000006003FFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000003FFFFFFFFFFF,
		ram_block1a_223.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB3E0043FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003800000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000780000007FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFE000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_223.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000003000000000001F38001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000080000003FFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000400000003FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_223.operation_mode = "single_port",
		ram_block1a_223.port_a_address_width = 13,
		ram_block1a_223.port_a_byte_enable_mask_width = 1,
		ram_block1a_223.port_a_byte_size = 1,
		ram_block1a_223.port_a_data_out_clear = "none",
		ram_block1a_223.port_a_data_out_clock = "clock0",
		ram_block1a_223.port_a_data_width = 1,
		ram_block1a_223.port_a_first_address = 221184,
		ram_block1a_223.port_a_first_bit_number = 7,
		ram_block1a_223.port_a_last_address = 229375,
		ram_block1a_223.port_a_logical_ram_depth = 307200,
		ram_block1a_223.port_a_logical_ram_width = 8,
		ram_block1a_223.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_223.power_up_uninitialized = "false",
		ram_block1a_223.ram_block_type = "AUTO",
		ram_block1a_223.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_224
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[28]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_224portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[28]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_224.clk0_core_clock_enable = "ena0",
		ram_block1a_224.clk0_input_clock_enable = "none",
		ram_block1a_224.clk0_output_clock_enable = "none",
		ram_block1a_224.connectivity_checking = "OFF",
		ram_block1a_224.init_file = "../RAM/image.mif",
		ram_block1a_224.init_file_layout = "port_a",
		ram_block1a_224.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_224.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000603FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000034FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_224.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000001C00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003C00BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_224.mem_init2 = 2048'h00000000000000000000000000E200A3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000003FC1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000001FFF,
		ram_block1a_224.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000007FFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFF8FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000078000000000FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFF1F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000080000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_224.operation_mode = "single_port",
		ram_block1a_224.port_a_address_width = 13,
		ram_block1a_224.port_a_byte_enable_mask_width = 1,
		ram_block1a_224.port_a_byte_size = 1,
		ram_block1a_224.port_a_data_out_clear = "none",
		ram_block1a_224.port_a_data_out_clock = "clock0",
		ram_block1a_224.port_a_data_width = 1,
		ram_block1a_224.port_a_first_address = 229376,
		ram_block1a_224.port_a_first_bit_number = 0,
		ram_block1a_224.port_a_last_address = 237567,
		ram_block1a_224.port_a_logical_ram_depth = 307200,
		ram_block1a_224.port_a_logical_ram_width = 8,
		ram_block1a_224.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_224.power_up_uninitialized = "false",
		ram_block1a_224.ram_block_type = "AUTO",
		ram_block1a_224.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_225
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[28]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_225portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[28]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_225.clk0_core_clock_enable = "ena0",
		ram_block1a_225.clk0_input_clock_enable = "none",
		ram_block1a_225.clk0_output_clock_enable = "none",
		ram_block1a_225.connectivity_checking = "OFF",
		ram_block1a_225.init_file = "../RAM/image.mif",
		ram_block1a_225.init_file_layout = "port_a",
		ram_block1a_225.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_225.mem_init0 = 2048'h26F9C7810B64E594DFC48A72ED02A9F3F3F169935C8D40CB38C00F7F47991F419990CD89D62937180049A872C0E7FBB751CE2D0C24164B2306092C74FDBA4934D86F1CD4DCD0A2B1561B8EC1CB3E9118F12267D056633CD4E59D56C230ED515A75BC911D25BDA71FBD4AB6173458F4D931F9F2131B3CB5E8BDBBA44BAB4C09F76EEA2251D2606BEDAB0B3D122B73A559F369135FE0199EBBB4C8F19C7D5F19A1894F4491CC7EFC34909F22E105C1EE1AD3EB6D219BDA3C979270656343CCDBAB98AD6EE1DBE7E064D16F7AFA5871113F323A5B69D242D0E6586366FC8F2A4F692CCA9C823FFBCF484EB5994770BC2E8BBA7F17B6FB3696FA1EF7AC9D9624F6E7,
		ram_block1a_225.mem_init1 = 2048'h389A6F99671B167EA7E219A120E2199F323DC12B2A8A666F2AB2B10AE3DEF88816D6E815BA8AE3F87273FAFA3E19AB15F45C9C7F3369468D83BCF07B7A94639D57957F2769F70D7E8B5B89F12E049828DC59BB133D4BFF07B8316F0C445806C4EEBA2D51BC7FB0D2E140E9C4DD1C055D74E898B3E03AA7956C6F0E922B4E8727C28C3D1B0DD5AFF2B5059883F9659F351361BEE202FB8BC3F3B046C7000001C7EA35DE6567C1690BCF700AFC9C4AE5D99FEE4CB48B251E7074BA2E7AE0F4F86704FE1A01D6A49AB71B60384875DDEADB816B9E39B374BA758648F4F44258A3427744175EBD6A6A78FEE1B3BF4E42506812933FC5F4666E59020948355220E961,
		ram_block1a_225.mem_init2 = 2048'h6D1160EF97B6C1C9525FD31CA4615A18E9154B073E6ACC1460F29264AD58A060FB5E73902EEEFC7FEAF113B736801C83230BA014C0568D24D9C06ED826B77F58188672A801763CF9F863B04DADAB733603920757C8AF00FF6E41DC18CAA11AC0B67C6EE90A1C1A856DF1115E89078D092D8845E6DC1165EF4C6FD950D7859061C3F8EF1B983A0E9C74CBF27EB33A4AF97DE32924076F55946A171E5E3E946EAD6416C9DBA4DDE671D6D35651A7FF1491A5B440570EEFF23ACDE7CB29C78F42036211B2437491BA9121538C602272469F64A880FE9BA855B79AD746D0579CA1F10236BCFFFB7D1399FF388FDD7C8AC085F6A09057860F6D3293E85EA921C02AF6,
		ram_block1a_225.mem_init3 = 2048'h2A72F026C465A3FBE9F73394BCA30876F1AD3C3E10ED99CFDE7187C756242A5901E0A59A2B3EAB8AB5F82DEEE7273B7134BCB29374FF8B25CCE93E2210A791E5F5DD13537801494332A1E753B4E5577A1A1CB94DB5441078C22FFA5F4787C96070815071E4E65E0AAD603F4AD8E47E8CF8F6E3424EAF00A3A803A03C3D0F932DF234281AA61D841C4FF5F983CAC51E8E103807F16E49A7B713F57B7F4037B5DB282FEE469AD17EC6D0FF3384CA2EFDD54E4EB5EDE4D0818AAD94F7878089420CC768CC8920F71B37A29734133C725D0726FA813FBAC368E66A687B1E4CB625CA17CB29C512E99E0F8F24F03AD8D1689EAA5A6F23BC70F9DA1A66384A82C5C2A0,
		ram_block1a_225.operation_mode = "single_port",
		ram_block1a_225.port_a_address_width = 13,
		ram_block1a_225.port_a_byte_enable_mask_width = 1,
		ram_block1a_225.port_a_byte_size = 1,
		ram_block1a_225.port_a_data_out_clear = "none",
		ram_block1a_225.port_a_data_out_clock = "clock0",
		ram_block1a_225.port_a_data_width = 1,
		ram_block1a_225.port_a_first_address = 229376,
		ram_block1a_225.port_a_first_bit_number = 1,
		ram_block1a_225.port_a_last_address = 237567,
		ram_block1a_225.port_a_logical_ram_depth = 307200,
		ram_block1a_225.port_a_logical_ram_width = 8,
		ram_block1a_225.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_225.power_up_uninitialized = "false",
		ram_block1a_225.ram_block_type = "AUTO",
		ram_block1a_225.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_226
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[28]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_226portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[28]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_226.clk0_core_clock_enable = "ena0",
		ram_block1a_226.clk0_input_clock_enable = "none",
		ram_block1a_226.clk0_output_clock_enable = "none",
		ram_block1a_226.connectivity_checking = "OFF",
		ram_block1a_226.init_file = "../RAM/image.mif",
		ram_block1a_226.init_file_layout = "port_a",
		ram_block1a_226.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_226.mem_init0 = 2048'h2602C7FEFB0F18BF04708F8FD02669CC000C69017C30FA99F2A7682A0ECE18D82605420C4C3B313830EAF0FB2FE59E78920C47089EC4748077BBD4641C85BBEB0020DD3FC8F7FFB4BBC262BDFCF1FE8008CC87BF9003031EFEFB533E1CEC6E408A4710C4FBF217B4BB5016223672DE7DFE2286462A7DB95BC7AF71FBD1D28A8A0E80F5DD9935F73C6F0883F6290BBF870062D8BF8F27F944EEF9126D7DC0FF98F98C47EE717DFCE89C4061372C797295EC1085A279A5173DEAC30EBBACC9C86FFC7E9AE6D346BF77B8CA3AC83C509937C40848329A27D0863F37132070BC8FA78C01C38040EB9064FCCC9C0FF080BE7FA2A070369CD66C15FEF71A72423E86BF,
		ram_block1a_226.mem_init1 = 2048'hFA63979FFF08ED1E8E00491A475F80049FC21FF6FF181613EA707FF948200088BE2E0403E50BC2EF0E071B1A191CFF03CC36AF5011068E143C8CFA3DC19255D5A1E7F0F5627C42FC699F8D3C3E01511BFBC0871DFC2419E6BA312AF42127367AFFF8D5BE4C15B47C7F363EFD02E0791A700B0F1FD8141F77EBA9E22BCFB26F907E9584CE01F519B3249CE4EA0F5372756081BE0466702983B21000A5C1FF2880EEE1A1B8E43A57EFF8883387FECF3B26FFEF43FB40FB910F1F9A1F860D8000000C001929EB355F84AFD9842BD24B4AEC7F90E84CEDA65D7ED14FC1ED271F8727A084171F518C7960473005ED9141DFC6120F347FED9FB59FFC703F1155E07AE1,
		ram_block1a_226.mem_init2 = 2048'h150D0730FB4F9F04836B2D8385C4FF5CD203FF0EC1FE5DEB903F5B5D337EA09FC58DD5F0BBED9C19E46EEC28FEC000FD790D82F2A8625F6AC82DA42889468781D3C0EA5F1E54FC65B66F8E884BF4ED8F07CD87A0C212630041A14DD5508C01655C7D9EEEF1E21DC59506FE41098FCFF9B88457D6CB28C10CC0DE3E89D701407F397E541CF6C197B6A8353A575EF344D11745B815285E04D41B0E5F39B5A0765F03E37FDC6D1A969F853A7F9A9857839758C1B877F1B232A8BE1005B24089CE0C97E652C3300E9993E0ECF81C5800809E0206EBD97DEE8659D63AC3A5DD11A60FE1B65846740640D21CC4CF0DC4FF7AF701C08FE513F88319D80FA12B1F7FA7F3,
		ram_block1a_226.mem_init3 = 2048'hEF1856E6EDC8A1EA815D869683F47A85F04F67B8C715172FEAE7BFF7176DB5402E0B9437C0C1B78515F7FE607F1FC500C7B3DF5C87FFB9C0CDE1FE61F9FD5867B63D3E669F5ACD09A452BBA9988941124945BE2E862E3EE30997C62AFAF7E99F90EFB847DD1F98983DC7290F6574902C1FA24E1D81B370FC183C7FE43D18060C4DCCF27E28FFBFE34FF2F9E039BF5C6BFDE4DA68150D53F3C8E3510878FB5D7C3EB5A67C27209AB143A7D1FE32060D2D38856E292FE50DCF286409F758512A4415CFFD96C5FF1878413E7D303C6DC2042666E03E38F035066E6600F0BC3C19FD5FCDDC10AAC15367845A58953777503951096CEC0D5F9A085B9C359259F120D1,
		ram_block1a_226.operation_mode = "single_port",
		ram_block1a_226.port_a_address_width = 13,
		ram_block1a_226.port_a_byte_enable_mask_width = 1,
		ram_block1a_226.port_a_byte_size = 1,
		ram_block1a_226.port_a_data_out_clear = "none",
		ram_block1a_226.port_a_data_out_clock = "clock0",
		ram_block1a_226.port_a_data_width = 1,
		ram_block1a_226.port_a_first_address = 229376,
		ram_block1a_226.port_a_first_bit_number = 2,
		ram_block1a_226.port_a_last_address = 237567,
		ram_block1a_226.port_a_logical_ram_depth = 307200,
		ram_block1a_226.port_a_logical_ram_width = 8,
		ram_block1a_226.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_226.power_up_uninitialized = "false",
		ram_block1a_226.ram_block_type = "AUTO",
		ram_block1a_226.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_227
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[28]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_227portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[28]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_227.clk0_core_clock_enable = "ena0",
		ram_block1a_227.clk0_input_clock_enable = "none",
		ram_block1a_227.clk0_output_clock_enable = "none",
		ram_block1a_227.connectivity_checking = "OFF",
		ram_block1a_227.init_file = "../RAM/image.mif",
		ram_block1a_227.init_file_layout = "port_a",
		ram_block1a_227.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_227.mem_init0 = 2048'hD9FA38000B0000BC03F08801FC49D63FFFFFB6279C7CCEAE6B7C5B7DC6D1FFE6407BC723AB2F31CCE46E603E33869960100C0708E14780603787FB992103FBE000201C003FEFFFB7E3C2FC7DFFF0007FFFF5F8001003001CFE075001234E9FBFFFFFAF031E068342F14E00C60D82DF82001C687F05DBB53EA9FDF12A549B46718E8087D900D1001C1007FFF1CD07BFC0006018007F3FFFFE3E87EDFD7DC0007FFDCBB800707FFCF89FC0E0009B9332FFFFFE7A2018C05407518BD1BE17F8C9D00018034363EC3E6FEEAC74B3328ED7CA06084FE75E1EEF0E07CC9E1FFEB60FE00C00007FFFEBDF8FFD7F63FFF08041FFB21F8836FFE9FFEFFEB70600F1CD5FBF,
		ram_block1a_227.mem_init1 = 2048'hFA02006000F7FC1E800059FC00007F84000009FFFF9809F3EA00010687FFFF7735F4E6086D264EEF7DD9BD2759602008024E4D720AF86ED47E711152128FDF020007F006988381FF60E079B4C1FE30FBFE2080E003FFFC06B831D4021FDF3641000712000C1B940FFF0000007FFFFEE7ABF7F61001DA061B15D1AAE8AD15981E0163E2F41AE16FAC685CFA04004B40428001BE079E7FC883D6EFFCEB3FFF11C0EE0180401BFBBC0FFBFFC383FECF80000010400000039F00FF8400016D5FFFFFF3FFA6060210CF13E86A422E72F0AD06007FB810F5B61E169529EF761C2F01D00004171F878F88E0790FF8573F403FC0120334001BFFFC1FFD800176CFE0041E,
		ram_block1a_227.mem_init2 = 2048'h02E2F83F3CB1E11C73E52C7F9B118F55FFF000F00009A3FF80002443C0815F0000002170B7EF9C1FE0000020013FFF014CF30F782C31CAD1B9D1C2E76147A44014EC54A87FB6848DEE3363223CB2BF400000783FF3FE600EDFB1238C01BE02E57C7C01100001E7C585000040098F8FF9B88047C930F7C10FC000000028FEFF81B9830000D6D24C206C4EB534CAC343E088860684AFBED9BE25ABD29E59CE15400000001FEA1EF67737C25A09406F8008F80007880001CAB8800001B3BF7631FFFFFFEDC330007B93E000000187FFFF6090F04150D62751DDF3E1386459E020501887C82E07FC72A80001C5DA01C07AC800008006F20700FDA7F07938C085800F,
		ram_block1a_227.mem_init3 = 2048'hF6183FD9FAF0FBE1EF7E4E95001AD99F0FF37BDBFFFDE1EFDDBAC00527DC907FCEAC74000000407FF5F0001F00FFFEFFC7B3FFDE07FFB800CDE1FE60071CD81957012E75ACE4FB1FC0BCA67A0983D94C7DA8278F7F5BB56EC45FF109811D07CE0FF3FC6723FFE0F820CAA6F14BE48653E06E00E000408F1FF800001BC2FFFFF3FFFCFFFE20FFBC004FF0F9E007CCDE139C192867D6A9612DBF86FB363BDD7177B106ABD63F99F0B99467E7A1C193998207D3F831EC7FF1F85183CE789BE195B3D8D802600000E78FC000020FC39FBFFBD99EFFBE38F33C066E6001F083C3FE01583066D6810F85F027F53BB17576CBF823306B003DBB3D1914ECF9442362F80E,
		ram_block1a_227.operation_mode = "single_port",
		ram_block1a_227.port_a_address_width = 13,
		ram_block1a_227.port_a_byte_enable_mask_width = 1,
		ram_block1a_227.port_a_byte_size = 1,
		ram_block1a_227.port_a_data_out_clear = "none",
		ram_block1a_227.port_a_data_out_clock = "clock0",
		ram_block1a_227.port_a_data_width = 1,
		ram_block1a_227.port_a_first_address = 229376,
		ram_block1a_227.port_a_first_bit_number = 3,
		ram_block1a_227.port_a_last_address = 237567,
		ram_block1a_227.port_a_logical_ram_depth = 307200,
		ram_block1a_227.port_a_logical_ram_width = 8,
		ram_block1a_227.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_227.power_up_uninitialized = "false",
		ram_block1a_227.ram_block_type = "AUTO",
		ram_block1a_227.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_228
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[28]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_228portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[28]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_228.clk0_core_clock_enable = "ena0",
		ram_block1a_228.clk0_input_clock_enable = "none",
		ram_block1a_228.clk0_output_clock_enable = "none",
		ram_block1a_228.connectivity_checking = "OFF",
		ram_block1a_228.init_file = "../RAM/image.mif",
		ram_block1a_228.init_file_layout = "port_a",
		ram_block1a_228.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_228.mem_init0 = 2048'h000200000B0000BC000F77FFFC8FFFFFFFFF9FE7E3ED964FCBE73FE0F9D9FFFFFFFFC8DB8FAF31F01861006407A71880100C0708FFC7FFE0378000081C00041FFFDFE3FFFFFFFFB7FC3DFFFDFFF00000000400001003001CFE00AFFF3F5FFFFFFFFF7FD7EBFFCF0323B2B561FA1DDFFFFFFFED87264FB11E71C048EC20EB81800E8087D91FF1FFFC0000000FF400403FFF9FE7FFFF3FFFFFC17FFFFD7DC0000001C80000707FFCF89FC01FFF8FEBBEFFFFFF7FE7EDF58D57A2CE141B3618C9FFFFFFF7030E553F3E30DA617CA19F200106084FE09DFEFFFE0003E1FFFCB1F01FF3FFFFFFFFEBDFF003FFFFFFF080000042000036FFFFFFFFFEF701FFD7FCD3BF,
		ram_block1a_228.mem_init1 = 2048'h05FDFFFFFFFFFC1E800059FFFFFFFF84000019FFFF98000C15FFFEFEFFFFFFFFB3F8EFE79FF3A82F7FD1270086FFDFCFFD65EC4403F80D3C1E31FB24003023E00007F007F8FFFFFF98000633FFFFF00401FF7FFFFFFFFC06B831FFFFFFFF3640000010000C1F940000FFFFFD7FFFFFFFC7FCCFF7FFDBE27F770DAA0596F7FFFFFFFFC57A03F10ED01004E874002C81600001BE07FE7FF783EE000230FFFF003F11FE7FFFFFFBFC0FFBFFFC7FFECF80000000400000039F00007FFFFE6C9FFFFFFFFFDFE7FDF49C07CFED126ACDF3EFFFFFFFB386E5361E94B9106C7C03D400E00004171FFF8FF7E07F0000DB7F40003FEDFCCBFFFFFFFC1FFFFFFEF7DFE00000,
		ram_block1a_228.mem_init2 = 2048'h0000003FC07FFEE3F3833400637DF15C000FFFFFFFF7FFFF80000040000000000000010F401063E01FFFFFDFFFFFFFFED9FFA4E78460AF7A98DC7B04F1B8787FE0AB43487FF64B158797A7DC099C0C800000003FFC019FF1C03EF043FE8403E48383FFFFFFFFFFC585000040098F8FF9B88047C000003EF03FFFFFFFFFFFFFFE79FFF2D756C5AF980FADCF5CE6BCBDFFFFCE0C242FFEB0180133F7E81EF008800000001FEFE109F878025C47FF87800007FFFFFFFFFFFAB8800001B3FFFFFFFFFFFFFFC33000046C1FFFFFFFFFFFFFFF5CFDB6375F24BC4DDC45E7FB4E7FDFDFF886183607FC7D1C20010EBC00400E0000008007F3FFFFFE600001E7FFFE6000,
		ram_block1a_228.mem_init3 = 2048'h5299EBFFF7EDC3E1379C0C94000B3C51000083E7FFFDFE103EC34007A8038C000E680BFFFFFFFFFFF5F0000000000000384C0021F80047FF321E019FFFC3D9FE18FEC710529181F83F7F53E3FA725FBE75163E0FF8C6786E329FF788000E1A0100000078FFFFFF07DF34E000E01B72000021FFFFFFFFFFFFF80000000000000000030001DF0043FFB00F061FFFF3DFFC73FC8B6BDE6F45207EE70CFFFDE0970FD51EB7A63FF8793235C7DCC0007C7F000020003E13FFFE07FE5778001AFE02002307FFFFFFFFFFFFC00000000000000000010041C70CC3F9919FFE0F7FFFFFFE9FFCB69B75EAE8F7064664BEFB483947E00A6C103DFEBF9E27F895E000FC0F00,
		ram_block1a_228.operation_mode = "single_port",
		ram_block1a_228.port_a_address_width = 13,
		ram_block1a_228.port_a_byte_enable_mask_width = 1,
		ram_block1a_228.port_a_byte_size = 1,
		ram_block1a_228.port_a_data_out_clear = "none",
		ram_block1a_228.port_a_data_out_clock = "clock0",
		ram_block1a_228.port_a_data_width = 1,
		ram_block1a_228.port_a_first_address = 229376,
		ram_block1a_228.port_a_first_bit_number = 4,
		ram_block1a_228.port_a_last_address = 237567,
		ram_block1a_228.port_a_logical_ram_depth = 307200,
		ram_block1a_228.port_a_logical_ram_width = 8,
		ram_block1a_228.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_228.power_up_uninitialized = "false",
		ram_block1a_228.ram_block_type = "AUTO",
		ram_block1a_228.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_229
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[28]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_229portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[28]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_229.clk0_core_clock_enable = "ena0",
		ram_block1a_229.clk0_input_clock_enable = "none",
		ram_block1a_229.clk0_output_clock_enable = "none",
		ram_block1a_229.connectivity_checking = "OFF",
		ram_block1a_229.init_file = "../RAM/image.mif",
		ram_block1a_229.init_file_layout = "port_a",
		ram_block1a_229.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_229.mem_init0 = 2048'hFFFDFFFFF4FFFF43FFFFFFFFFC0FFFFFFFFFFFFFFFE2EE0FCBE71B83FFD9FFFFFFFFC0038D2F31D80060C01803D81800EFF3F8F70038001FC87FFFF9FC000000000000000000004800000002000FFFFFFFFBFFFFEFFCFFE301FFFFFF3F57FFFFFFFFFFDFFBF0FF03E30251D7FE1CDFFFFFFFE007434FB11E01D8001003040000F17F7826E00E0003FFFFFFFFFE0000000000000000C0000000000002823FFFFFFE37FFFF8F800307603FFFFF8FE33EFFFFFFFFEFF9F1FCE7828E11F73618C9FFFFFFF28307443EBE00D1800040600000F9F7B01FE0010001FFFFFFFFFCB000000000000000142000000000000F7FFFFFFDFFFFC9000000000108FFFFC7FDA3BF,
		ram_block1a_229.mem_init1 = 2048'h00000000000003E17FFFA6000000007BFFFFE6000067FFFFFFFFFFFEFFFFFFFFCFFC7FFFFF00F42F7FA15F0CFFFFFFCFFC640C4803F80C041E314F980C600000FFF80FF80700000007FFFFCFFFFFF00000000000000003F947CE00000000C9BFFFFFEFFFF3E06BFFFFFFFFFC7FFFFFFFFFFFFFEFFFD8DC1F77314A3D7FF7FFFFFFFFB47403F10E000004E7F800F00080FFFE41F80180007C01FFFE3FFFFF000000000000000403F00400000001307FFFFFFFBFFFFFFC60FFFFFFFFFE6C1FFFFFFFFFFFFFFFF2C807CFCF125BFFF3EFFFFFFFA000E4361E38810066F803F80000FFFBE8E00070001F80FFFFC2FF40000000000000000003E000000008201FFFFF,
		ram_block1a_229.mem_init2 = 2048'hFFFFFFC0000000000C00C3FFFC1DFF5C00000000000000007FFFFFBFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFF99FFF36F8860E254981078C7FBFFFC7FF09040087FF63C0586CB98000A604000FFFFFFC0000000003FC0003FFF7C03E4000000000000003A7AFFFFBFF6707006477FB83FFFFFFFFFFFFFFFFFFFFFFFFF99FF6F2FB6C7E3980F21FF17FEFFFFFFFFB600442FFEF0000143AF1C1B000000FFFFFFE010000000FFFDA03FFFFF800000000000000005477FFFFE4C000000000000003CCFFFFFFFFFFFFFFFFFFFFFFFBCFEBFEFFF24F24DDFC1FFFF7E7FFFDFF89E184607FC700000017F000F803100FFFF7FF80C0000001FFFFE1FFFFFE000,
		ram_block1a_229.mem_init3 = 2048'h711803FFFCB283E0281C189400040010FFFFFC000002000001FC3FFBDFFF83800E100000000000000A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD9FFF7FFFDA5CAF1E5583E7FF3E3FBFE5FFE6200260FFFC70062011FE80800003C00FFFFFF800000000000871FFF9FFFF180002000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDFFCFE4BD9E962A07EE7FFFFFFFFF77FDE00A6063FF83C340407C30000003E00FFFFFFC000000000003787FFE5FFFE0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFCDDD7F1D8E96806457C3FFF7FF97FDC046C003DFE7C1806C0BA0000007C00,
		ram_block1a_229.operation_mode = "single_port",
		ram_block1a_229.port_a_address_width = 13,
		ram_block1a_229.port_a_byte_enable_mask_width = 1,
		ram_block1a_229.port_a_byte_size = 1,
		ram_block1a_229.port_a_data_out_clear = "none",
		ram_block1a_229.port_a_data_out_clock = "clock0",
		ram_block1a_229.port_a_data_width = 1,
		ram_block1a_229.port_a_first_address = 229376,
		ram_block1a_229.port_a_first_bit_number = 5,
		ram_block1a_229.port_a_last_address = 237567,
		ram_block1a_229.port_a_logical_ram_depth = 307200,
		ram_block1a_229.port_a_logical_ram_width = 8,
		ram_block1a_229.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_229.power_up_uninitialized = "false",
		ram_block1a_229.ram_block_type = "AUTO",
		ram_block1a_229.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_230
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[28]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_230portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[28]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_230.clk0_core_clock_enable = "ena0",
		ram_block1a_230.clk0_input_clock_enable = "none",
		ram_block1a_230.clk0_output_clock_enable = "none",
		ram_block1a_230.connectivity_checking = "OFF",
		ram_block1a_230.init_file = "../RAM/image.mif",
		ram_block1a_230.init_file_layout = "port_a",
		ram_block1a_230.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_230.mem_init0 = 2048'h00000000000000000000000003F0000000000000001F01F03418E41C0026000000003FFC73D0CE3FFF9FFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFF9FC00000000000000000000000000000000000000000000000000000000000000C0B8000000000020040F00FC1CFDEE3801E3200000001FF8FFB04EE1FE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000701CC10000000010060E03F87DF1EE60C9E7360000000DFCFFBBC1C1FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCB00000000000000000000000000000000000000000000000000000000000003803FC40,
		ram_block1a_230.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000001000000000000000000FF07D0807EE0F300000030039BF3BFFC07F3FBE1CEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000038000000000000000002727E088FEF5C20008000000007B8FFC0EF1FFFFFB1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFF00000000000000000000000000000000000000000000000000000000000193E0000000000000000F27F83030ED84000C100000005FFF1BC9E1FF7EFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FF40000000000000000000000000000000000000,
		ram_block1a_230.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFF1DFF5C0000000000000000000000000000000000000000000000000000000000000000060030607F9F11AF67EF87F8060003800F7FBFF78009FFFA79FC7FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03E400000000000000000000000000000000000000000000000000000000000000000600600069381067F0DE00E8010000000079FFFBD0010FFFFEFC7FFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000300800020DB01B2203E0000818000200779E7F9F8038FFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000,
		ram_block1a_230.mem_init3 = 2048'h8FE7FC00037F7C1FDFE3FF6BFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000E00000000000000000000000000000000000000000000000000000000002600100007C4310E18E7C1800C1C0401A0019FFFD9F0003FFF9DFFE01FF7FFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFF000002000000000000000000000000000000000000000000000000000000000200010030E88201699DF81180000000008803FFF59F9C007FFCFFBF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000031C100E37139FF9BB83C0008006803FFF93FFC201FFE7F9FF7FFFFFFFFFFF,
		ram_block1a_230.operation_mode = "single_port",
		ram_block1a_230.port_a_address_width = 13,
		ram_block1a_230.port_a_byte_enable_mask_width = 1,
		ram_block1a_230.port_a_byte_size = 1,
		ram_block1a_230.port_a_data_out_clear = "none",
		ram_block1a_230.port_a_data_out_clock = "clock0",
		ram_block1a_230.port_a_data_width = 1,
		ram_block1a_230.port_a_first_address = 229376,
		ram_block1a_230.port_a_first_bit_number = 6,
		ram_block1a_230.port_a_last_address = 237567,
		ram_block1a_230.port_a_logical_ram_depth = 307200,
		ram_block1a_230.port_a_logical_ram_width = 8,
		ram_block1a_230.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_230.power_up_uninitialized = "false",
		ram_block1a_230.ram_block_type = "AUTO",
		ram_block1a_230.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_231
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[28]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_231portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[28]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_231.clk0_core_clock_enable = "ena0",
		ram_block1a_231.clk0_input_clock_enable = "none",
		ram_block1a_231.clk0_output_clock_enable = "none",
		ram_block1a_231.connectivity_checking = "OFF",
		ram_block1a_231.init_file = "../RAM/image.mif",
		ram_block1a_231.init_file_layout = "port_a",
		ram_block1a_231.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_231.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000603FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000034FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_231.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000001C00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003C00BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_231.mem_init2 = 2048'h00000000000000000000000000E200A3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000003FC1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000001FFF,
		ram_block1a_231.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000007FFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFF8FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000078000000000FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFF1F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000080000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_231.operation_mode = "single_port",
		ram_block1a_231.port_a_address_width = 13,
		ram_block1a_231.port_a_byte_enable_mask_width = 1,
		ram_block1a_231.port_a_byte_size = 1,
		ram_block1a_231.port_a_data_out_clear = "none",
		ram_block1a_231.port_a_data_out_clock = "clock0",
		ram_block1a_231.port_a_data_width = 1,
		ram_block1a_231.port_a_first_address = 229376,
		ram_block1a_231.port_a_first_bit_number = 7,
		ram_block1a_231.port_a_last_address = 237567,
		ram_block1a_231.port_a_logical_ram_depth = 307200,
		ram_block1a_231.port_a_logical_ram_width = 8,
		ram_block1a_231.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_231.power_up_uninitialized = "false",
		ram_block1a_231.ram_block_type = "AUTO",
		ram_block1a_231.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_232
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[29]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_232portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[29]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_232.clk0_core_clock_enable = "ena0",
		ram_block1a_232.clk0_input_clock_enable = "none",
		ram_block1a_232.clk0_output_clock_enable = "none",
		ram_block1a_232.connectivity_checking = "OFF",
		ram_block1a_232.init_file = "../RAM/image.mif",
		ram_block1a_232.init_file_layout = "port_a",
		ram_block1a_232.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_232.mem_init0 = 2048'hEFFFFF9FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000018000000001800003E41FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000004003FFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFE7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFCFDFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_232.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFC3CFFE7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000021000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFF871FFEFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000001FE0000E007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFF0E3FFDF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000003000000000000000280FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF,
		ram_block1a_232.mem_init2 = 2048'hE007FFFE003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFE3BFFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000001881FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFF8F7FFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000001875FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFF1EFFF3F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000001BFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_232.mem_init3 = 2048'h0000000000000000000400C0000000007FF7F0C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000003001F00000B881FF1FC3BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFBFFFFFFFC7FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000078000039FF0007FF8FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFF8DFFEFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4000000000000000000000000000001F,
		ram_block1a_232.operation_mode = "single_port",
		ram_block1a_232.port_a_address_width = 13,
		ram_block1a_232.port_a_byte_enable_mask_width = 1,
		ram_block1a_232.port_a_byte_size = 1,
		ram_block1a_232.port_a_data_out_clear = "none",
		ram_block1a_232.port_a_data_out_clock = "clock0",
		ram_block1a_232.port_a_data_width = 1,
		ram_block1a_232.port_a_first_address = 237568,
		ram_block1a_232.port_a_first_bit_number = 0,
		ram_block1a_232.port_a_last_address = 245759,
		ram_block1a_232.port_a_logical_ram_depth = 307200,
		ram_block1a_232.port_a_logical_ram_width = 8,
		ram_block1a_232.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_232.power_up_uninitialized = "false",
		ram_block1a_232.ram_block_type = "AUTO",
		ram_block1a_232.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_233
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[29]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_233portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[29]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_233.clk0_core_clock_enable = "ena0",
		ram_block1a_233.clk0_input_clock_enable = "none",
		ram_block1a_233.clk0_output_clock_enable = "none",
		ram_block1a_233.connectivity_checking = "OFF",
		ram_block1a_233.init_file = "../RAM/image.mif",
		ram_block1a_233.init_file_layout = "port_a",
		ram_block1a_233.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_233.mem_init0 = 2048'h1C44EFD2645CBC801D267CA01EBCF8A15DC96C11A86414CF9E30B43C5546747977872AAD65FD46A00A02E75C43ABD514CCA21DBE0ECA7B3A8645332C787AAF5794EF920768E451D62BBA336E89236F5338888428D39E6AF53ADC450898F85B7ACA2B3232A80E40B515090307025888CA74D3B705E8CB30BCE420D85F13475CA0CF594AAD179457399C2D28BC017817545C7E31331DDA5C9B9844C6E03AA8286B76ADC309BE397E07C180950B132EE1E0754E6A1313DB8CA1141E415C949B41A5D4475F241115CBFB28F4C0C20BD235E5B049BF5AD557210637FA2A5B52CC90416CC3FFD225F978630461D301AD02FA66D1998454160A93F9AEDE4A682C6008FB,
		ram_block1a_233.mem_init1 = 2048'h0A21BB020DE46951A2EB3B34C98337511363BF5BC0E0654D428D77DDA68BD6AF96244FD74E19B5FFEE88B4A7350F2AFA7718B19F46FC19F8BAE909AB789888CC0A824D4C71AC35171FF3BDD289951A90C153DD902281FB2C1BC21DAC5E80D3CABB2ED451664CC6ADC680AAAF68878743A3CB0A8C3AF01FB951DC16424E28A3DD87E6BCFE2AFCDAB6AA530374E10A197E81777E58D1F45B85BE676930F6B646EE2BD0A983083EF6B12A8F51D661D2FBBA523C94DF3D27BB68013AE298D5124A43CE3DE4AF8248599B1BC76043D5E7B3007C06F002A7EC8C78FFBB91F9DF6DC0344220DD800D3D20F39849172830EA03C61D41A15B195D7F1C83F608623E99D0C5,
		ram_block1a_233.mem_init2 = 2048'h1AB056A13B67C2F9AC48EE3B37BA781449461BBD707C564337A2CB7FF9DBBB422D13C8FAA97268937BFCE185CA6AB0C451C1A180A5262076A9E2337C7EF81B9B904A06D2CE682D386E218DA43D96C9AA13E14135E72695878D3AD6DB9677715491EB8C638395E795E1E1F4623887C03EAC160BCA92C04399F434DF9E2D2E4660B5878A2A480CA9081F412EDC157EDBDA801A1DE6D6154C919874AEC8D962075448A4A4C469B03FDAD985FCD39A53F5601C534E0005C16136AC2181C4614C16F63FBFCEC3ACC2172B53F27296698D8EBB67C122666BB52F4AB8196D2577CC4D73E6D953DC72AE78E675A3F5028CEC8831E6E65DE0FFB3066CA46CDEBC6CE89487,
		ram_block1a_233.mem_init3 = 2048'hB1E418594CE9E087DC5C857E170308B60E89A40A97896BBCFF5DD52D9E214ADAF2382B6842579DF5F4AC68C3350CB01BC8F79E014D1EF0706E80695A653E29BD4B4DB1FA7D6CA5AFC727A2E37769D60CFB3BDE9BB2A6B5AE3871337D945D746787A86AC4238F20197414CF2FE525CAA9512F108542D14A9FEDCD45D4B9D2DFCB9BA61C66BF0CCA68133991603E238ECB74B9AB640D6B01B5B1C46BA7A9D9D86CBD78C43F905F24FD9CB55680F1EE57FF2E2DD306DCB050AA52322D4F89E29E099E1EFB0EA962D8FC0F18C773051D51E38F21113C70768086B32C437A1785655260E5E557A2A9757F3579234F1A63A52A85BA7EC67B82322B94CA219849AD544B,
		ram_block1a_233.operation_mode = "single_port",
		ram_block1a_233.port_a_address_width = 13,
		ram_block1a_233.port_a_byte_enable_mask_width = 1,
		ram_block1a_233.port_a_byte_size = 1,
		ram_block1a_233.port_a_data_out_clear = "none",
		ram_block1a_233.port_a_data_out_clock = "clock0",
		ram_block1a_233.port_a_data_width = 1,
		ram_block1a_233.port_a_first_address = 237568,
		ram_block1a_233.port_a_first_bit_number = 1,
		ram_block1a_233.port_a_last_address = 245759,
		ram_block1a_233.port_a_logical_ram_depth = 307200,
		ram_block1a_233.port_a_logical_ram_width = 8,
		ram_block1a_233.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_233.power_up_uninitialized = "false",
		ram_block1a_233.ram_block_type = "AUTO",
		ram_block1a_233.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_234
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[29]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_234portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[29]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_234.clk0_core_clock_enable = "ena0",
		ram_block1a_234.clk0_input_clock_enable = "none",
		ram_block1a_234.clk0_output_clock_enable = "none",
		ram_block1a_234.connectivity_checking = "OFF",
		ram_block1a_234.init_file = "../RAM/image.mif",
		ram_block1a_234.init_file_layout = "port_a",
		ram_block1a_234.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_234.mem_init0 = 2048'hD37389BC7F943C8689FF9C9A43BA4B812ACB7FE183E52D496013A4BBF009164373FBBA7E7C7E71BFF9931497EC97BBED91EC5F6303700F1A8042C183FBD6A089E37F887E431BA6E814F82C1C787EC3A3BEEDF858A77F237FC82BBF41B217B136C35D93C37AB108B82CA2A7B8FF1B3A9FBCC3D1D878FF31F030203080624AEC0FEE30C6CC306A2F3980132D59E3DE389E62F13D3A2DBE7CA537C2C110FEF201E8C28354AB4B9D5C9883AAA30E5FA9E0DFB5A049D4EFA234898540A1236F9651895C2B521A6FEE1E3DF85BBF05F60E0BA58768144F70A4F508091EDD3CB2EF300F73EC33DD4DFFF803EFE1D840DC1E26E66E3B45D29101BE1B8A1D76FE49297B0A,
		ram_block1a_234.mem_init1 = 2048'h3A544312029207619C0770892488DFE69B29FE945F8D0F368BC658B27AA08BDA756A27CF4492EE646FE5D3AFDFB3AF309008EE20E6F769CE7AD935D8C813DE596E7E7F336163BFF43C040C30747A6785F8BB2980177E04C0447F6E01816450169AD9E3B9B6353EC6F1ED3C301A3BF376B0B11FA57EFA11CB9972B4AEF634FD24F198C301AEF0E4EFFA489F5C8B5BF4B3C1E4AE3E720B9BFD4C000EF7487A050E24BE068337B8054D15EF2E27FBA5C85E343D6D3344FB2F309CC5BC89EAFB1201943A5F4FB759860BD31A7EFA25149276787B8BBD3FF0F35F1CB1FC0558307C71670C7C7863C6DCD3B80066A7216A0C05C2B67E83BE929CE0BCF0061FD2A020CC,
		ram_block1a_234.mem_init2 = 2048'h9E4801255D7D0E0F243818E7FFBFE3CFFAFD985C58004FBD45CE1FB6A5AEB6C75E3FF9F75B854031C3C46E4B7366D54EB15DCFBDF131B7ED59C5FF2C8A27B20F20E780C8EF92CC27BDFF8F181A1611BE37EE8BCD0C1BF28E0D3080359F74624B7BF08C000368EC2033F90388B54CFB57B07A2C8CACD0C9A15891DE1124D488462DD3F8A3F28B9405F60AAF3DB21E1BC976C7BAE2E7E6CAC05AF7E9084E17E68678A3EADDB9F74F8D9A05BA3C97C01A83FFD94F00080DEF44B3DF775BDF37B7E6FCC2A359896457BBCCD143FA3F968CD8C9F48DEDE37CDE59A9C07EA799D6BD039005B8C3D3F52C35F6A3AAC5C4DEC8F90FE5CFDDFFF48CE0A38C187E1C106A79,
		ram_block1a_234.mem_init3 = 2048'h58F9E7718CF3F9F8151BAF2D16B39E4993200A28378224427A642B15DFFFCD5415FFC863E007200EEAAAA9634DCB0F7910902300A7087580CA4DC814CA5AC224CB38E508ED5DF13ECD807CC9F828646EEE2DF17DC0C389401794BAFD682535171CC02B45D187FDC51018031FE7FFD20623FEF73DF1019A0716DDAA3FB23D865FF71F27BD90DE43B4C788ADE72219774009D844BED5DAA55DBD21EEFCB66271DFDADE7009E068E00995CA116DE96CE5076D6C9307FECDE0115032C11FFFEEE70661FDF82E0880CF07F48A1253736DC4112129020368E44B29AFD167B17A04D87CCD8A392FDEFC4E47FD93D94A48A7810C97B580CC6BFC306B91F24A98426929F5,
		ram_block1a_234.operation_mode = "single_port",
		ram_block1a_234.port_a_address_width = 13,
		ram_block1a_234.port_a_byte_enable_mask_width = 1,
		ram_block1a_234.port_a_byte_size = 1,
		ram_block1a_234.port_a_data_out_clear = "none",
		ram_block1a_234.port_a_data_out_clock = "clock0",
		ram_block1a_234.port_a_data_width = 1,
		ram_block1a_234.port_a_first_address = 237568,
		ram_block1a_234.port_a_first_bit_number = 2,
		ram_block1a_234.port_a_last_address = 245759,
		ram_block1a_234.port_a_logical_ram_depth = 307200,
		ram_block1a_234.port_a_logical_ram_width = 8,
		ram_block1a_234.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_234.power_up_uninitialized = "false",
		ram_block1a_234.ram_block_type = "AUTO",
		ram_block1a_234.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_235
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[29]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_235portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[29]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_235.clk0_core_clock_enable = "ena0",
		ram_block1a_235.clk0_input_clock_enable = "none",
		ram_block1a_235.clk0_output_clock_enable = "none",
		ram_block1a_235.connectivity_checking = "OFF",
		ram_block1a_235.init_file = "../RAM/image.mif",
		ram_block1a_235.init_file_layout = "port_a",
		ram_block1a_235.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_235.mem_init0 = 2048'h84874D01FE383C5EFE044F7DD83878AF008E3FFF4F7342C294DBB03EF6B01D8B8C07CDE07C7F87B807E1079C0C307FFC0BE03F09000000E57FBFFF8000395FF9FFFF887FC3FFFFFFFFF82000043BA7C4AD8BBB2A82B34379CF9D2493BC6B81F1EF9763FC51E004BC332878C000E0C4E7C327E63878FFCBFFBF5A0086CBBE3C400CEFC392300000C67FFF39001E3FCFE87EF03D3B8DFE7C87FFC0C000003FE21664BF4605D956101FBD02FF968BE8115EC8AE25E9A392ADBAB6034300009FF09DA3F7438679FFE3FECF1D80001F1E3F5A432FF448700402FFFEFE01000D2FCFFF7FE03FDF0DFFF803EFE1D84002DDF619EF3B4ACE39D2DA19D4008B2717E121BB,
		ram_block1a_235.mem_init1 = 2048'hC583FCFDFF7FFF7E7FFF00006AA74A17D5E15BA8535FF834C34A58FE3EA0F97ADBD9E6F974169B3CFD17C6211C26F41E0F873E0006F8B9A00546D6EF376FD0AAC1FE3F006160300BC3FFF3F00001807807C4F67FFFFFFFFFBFFF0018082EC39C5F23CA286143DC8293B43E9E0E38FF364BF7FF20BC8896BBDEF6A12DBAB6981B0E071F002EFF1CF30587FC4F1217F83B60858E00F0000402F3FFF1F1C005FBF1DFE7FF7CFFC7FBFEFFEF0018385D1D040EA3846C557BFA562C0B30FF0E207E01A7E99FF0D29C87F52CBA917AF76F0D8687870F803FFF1F6A8357FFDCB783FFAD7A533C04E000030C67FFF9A00015FFFBFFFFFFFC7FEFE3FF7FF00000130A7E01,
		ram_block1a_235.mem_init2 = 2048'h1FF83FD988DBD1FFDBC7FFDFFFBFE1C0040067E3A7FFBFFF7BC81E84CF8A786D850600BE8A7B167833FD8FCC7346054F59B60336B075AE4DF98E5115C91111C77F0000C70FFC73C00001BF507818A5FE77E03FFAFE1E487FF2CF7FFF9F746040040073FFFCFF1FFFFFF907F83522419B441D483195BB01A00213C61F27E7B703833407C349945C5BF3A10F33F9E33C090F0038E107F8F1A02488EEFF38072D2278A01ECDF9F0787FE7FA47FF9FC000000020B0FFFFFE1F7B7FFF07409903B41BB11E7F064797603E83DC6CFE3F877A87CB787EF7DE2FB1D26DDA1225EEB906030F8238C013F860EC089C3110BCC05F147FE43FC1FFF0031EDFF3E7FE0C000000,
		ram_block1a_235.mem_init3 = 2048'hE481E0BE0CFC1FFFE247633CFB077DFC12080F300783E0018783FCF5DFFFCC501000179FFFF875FF1088407027C51DE55396D8EC4CBDD5A24E19FD5F3E59D4BC0F77AFDE890AF12599B24788AD7643DFF131F03E00E47EFFE01C4298A7582474D6FE13C1B987E23EEFE7FCFFE7FFF20000000FC2FFFE5BFFF92B2BF09864175E6F8D631958D473330700BD7CFEF85975E7E26F69E2D685F1F9D16DF0F601821B10507006006C1FF6640DE73AE1F8A0E73A3DAC07C6C2F7FFAFCDFEFFFFEEE700000007C1F7FF3FFFFBB61C11F13EEFA7FF9DAE71EB5F1FD9CFFBE6FC2647321B2DFC3F39923B8477FC23986C47150352384000C38BFCCF9468022FBEC07F1FE7,
		ram_block1a_235.operation_mode = "single_port",
		ram_block1a_235.port_a_address_width = 13,
		ram_block1a_235.port_a_byte_enable_mask_width = 1,
		ram_block1a_235.port_a_byte_size = 1,
		ram_block1a_235.port_a_data_out_clear = "none",
		ram_block1a_235.port_a_data_out_clock = "clock0",
		ram_block1a_235.port_a_data_width = 1,
		ram_block1a_235.port_a_first_address = 237568,
		ram_block1a_235.port_a_first_bit_number = 3,
		ram_block1a_235.port_a_last_address = 245759,
		ram_block1a_235.port_a_logical_ram_depth = 307200,
		ram_block1a_235.port_a_logical_ram_width = 8,
		ram_block1a_235.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_235.power_up_uninitialized = "false",
		ram_block1a_235.ram_block_type = "AUTO",
		ram_block1a_235.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_236
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[29]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_236portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[29]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_236.clk0_core_clock_enable = "ena0",
		ram_block1a_236.clk0_input_clock_enable = "none",
		ram_block1a_236.clk0_output_clock_enable = "none",
		ram_block1a_236.connectivity_checking = "OFF",
		ram_block1a_236.init_file = "../RAM/image.mif",
		ram_block1a_236.init_file_layout = "port_a",
		ram_block1a_236.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_236.mem_init0 = 2048'hD420286989CE4F7290E973E0E7C7876E280B3FFF096780A83673043E0B001D0300000FE07C7FF8473FFF079F0A4FFFFC1BE000E0FFFFFFFFFFFFFF8000000006000077803C0000000007DFFFF9CBE5FC0008708164DE4125F0E23AF44F9D1E0671BC73FF1E450CDEA8A040000030071E000007F878FFFC015F7E008632A1FC0014E03DFFCFFFFFFFFFFF390000000007810FC2C472018378003F3FFFFC47EBFBDD40C1584575871760B0FDF5FC109E23F60CE1FF7F37C7B4B2800D000050B4550000A3FE79FFFC004F1F80000061FF000FF00BB78FFBFFFFFFFE010000100000801FC020F20007FC101E27BFFF03F9FECCC4C3202861008C80BFFAE57E12BE76,
		ram_block1a_236.mem_init1 = 2048'h00000000000000800000FFFF910533EAB7855B191070423A7C31BF01C15F0EFA1F0E67599B9E9A3F241E5A299CC7700100003E0006FFC657FFBFF60F4FFFDEF3DFFE00FF9E9FCFFFFFFFFFF00000000000000000000000000000FFFFF3FE9BE062D846FDA08E4BBEEEC3D9C1F1C7003603057FDC3D9E17DF1B068E2D4FCB600000001F002EFFE313FFFFFF37A07FFFD41F9B91FF0FFFFFFFFFFFFFF1C000000000000000000000000010FFFFC386E0738332B0B974FE53EE9304CFC0F1C781002FC81FFD149407AABA426E7A1A9E000C00000F803FFFE0847FEFFFC2E67FFFDD7D2023F81FFFFFFFFFFFFFA0000000000000000000000000000FFFFFE9FBFD72,
		ram_block1a_236.mem_init2 = 2048'h9FF80001FFC033FFFFFFFFFFFFBFE1C000000000000000008037E08B3E70FE6D7C845F360090BA5CFC0530308CF9FF6FC1F7FFFB607A21C1F8927C155E032000000000C00FFFFFFFFFFEEF7007E0869E77E000000001C3FFFFFFFFFF9F74604000000000000000000006F807C2F3BFE840702CCE0C0162E1FEEAA1E0D8786D6381F7FF707FCF989FF3FF6EB66E078006000038E007FF3FBFFF7F02B807F821EE78A00132060F87FFFFFFFFFF9FC0000000000000000000800000F8BF00FF43E844403CFD2A91152DFF2D9F01C078131FC9FFFFF020A79D40A1F531AE3AD3901C000038C013FF9F8BFF7FD01A833FE7ACFFE4003E000FFFFEFFFFFFFE0C000000,
		ram_block1a_236.mem_init3 = 2048'h0301E0000CFFFFFFFFCFF50003A583FF87080F32087C1FFFFFFFFFF5DFFFCC501000000000000E00016763FDD8312CFA3A510906156987E0B1FE056041A7C08DE37D780A7317B1382F4EB55EEE10342800C1F00000E7FFFFFFEE6974D841F477E16E03C5FE781FFFFFFFFFFFE7FFF200000000000000240000F4CA3D2F842CBE6F429D96549C4B4778E741805F07C1D5E1FB8E480ADE4471FDB17900E01001B0E0207000006FFFFFFBF172E8DE78D768CFC38007753F0FFFFFFFFFFFFFEEE7000000000000000000007EE1E44CF86F2EBD8371F7EA7C7E49F01F99005D3BD41FEDFFC5F2FE398477FFF82F4D9C040081A00000C00BFFFFFFFFFDCF7E3F8F12EB,
		ram_block1a_236.operation_mode = "single_port",
		ram_block1a_236.port_a_address_width = 13,
		ram_block1a_236.port_a_byte_enable_mask_width = 1,
		ram_block1a_236.port_a_byte_size = 1,
		ram_block1a_236.port_a_data_out_clear = "none",
		ram_block1a_236.port_a_data_out_clock = "clock0",
		ram_block1a_236.port_a_data_width = 1,
		ram_block1a_236.port_a_first_address = 237568,
		ram_block1a_236.port_a_first_bit_number = 4,
		ram_block1a_236.port_a_last_address = 245759,
		ram_block1a_236.port_a_logical_ram_depth = 307200,
		ram_block1a_236.port_a_logical_ram_width = 8,
		ram_block1a_236.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_236.power_up_uninitialized = "false",
		ram_block1a_236.ram_block_type = "AUTO",
		ram_block1a_236.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_237
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[29]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_237portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[29]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_237.clk0_core_clock_enable = "ena0",
		ram_block1a_237.clk0_input_clock_enable = "none",
		ram_block1a_237.clk0_output_clock_enable = "none",
		ram_block1a_237.connectivity_checking = "OFF",
		ram_block1a_237.init_file = "../RAM/image.mif",
		ram_block1a_237.init_file_layout = "port_a",
		ram_block1a_237.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_237.mem_init0 = 2048'h10C3EFFF5FDAA19E9FEC1FFFFFFFFFE4206B3FFF0A6580D03823483E00002206FFFFF01F838000024000F863F67FFFFC1BE00010000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBCDFB19F7FFDEA2E8698DFF4E5EF7FFFE9FF7769C73FF17588CE32050000000007818FFFFF80787000000E081FF79FDBFFC0008E00000000000000000C6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FC37FFDFBD4CF2F51B3FB2FDF7FFFF9FF9730D01FF073B8BB32900010000204809FFFFFC018600000030E07FFFFFFFFF0000000000000000000001FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3BFFDEBAEDE1F1405E3FF8E77FFE3FFE,
		ram_block1a_237.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFF87B7FD9A5A7FBDF7C07BBE7FFFFFFFFFFFFBFA1F0E67DA111E982FA41E42266303F800FFFFC1FFF9000038000009F0FFFFDEFC3FFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFD7FD55AEB595EF807A7EFEFFFFFFFFFFFF3603047FFC331917C79806802A07060000FFFFE0FFD100000C000000F8601FFFF1FF806000000000000000000E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7547FCF5D67EF6BF860FE9EBCFFFFFFFFFF0027081FFC131307B73432007A0F000003FFFFF07FC00000048000003F1FFFFFFD7F1FC000000000000000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3A07F,
		ram_block1a_237.mem_init2 = 2048'h1FF80001FFC00C000000000000401E3FFFFFFFFFFFFFFFFFFFFFFF7BC7FBFE6C46DDDFCBFB8033DAFFFD3FFFFFFFFF8FC1F7FFE1F0B42341F8BAEE123C000000FFFFFF3FF00000000000708FFFFF787E77E0000000003C0000000000608B9FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFA5DC68CF4F5006261FEFBBFFFFFFFE70381F7FF0330001B2FF3ECDF3C1C010000FFFFC71FF800004000001DC7FFFFDE1E78A000000000000000000000603FFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFDF3F8C6AD14EFF99077AFFFF9FFFFFFFFF39FC9FFFF6301261A2421FCAF201D17F800FFFFC73FEC00007000000FE77FFFFFC3FFE400000000000100000001F3FFFFFF,
		ram_block1a_237.mem_init3 = 2048'hFFFE1FFFF3000000003A1B3FFC78FFFFB4080F3E000000000000000A200033AFEFFFFFFFFFFFFFFFFFCF9DFDA9873FF01F6E9EFF2525F660FFFFFD7F7FFFC08DD37DD185B51FB1380C013430E6200830FFFE0FFFFF18000000049CE8FFBE1477E80E03C4C00000000000000018000DFFFFFFFFFFFFFFFFFFFFFCF6DFE9CF2E7E0DFB8D2E24DC7AE77FE7FDFF7FFFC1C5E1FBE05004DE0471FD8E4A00D8200000FFFF8FFFFF90000000038C197F870C600FFF80070400000000000000001118FFFFFFFFFFFFFFFFFFFFFEFEF989C766AC9977F74D127C7FC9FFFFFFFF7DFFF01FEDFFF3D12E380477FC7C064C38040000BFFFFF3FF40000000000F001FFF0E1E0,
		ram_block1a_237.operation_mode = "single_port",
		ram_block1a_237.port_a_address_width = 13,
		ram_block1a_237.port_a_byte_enable_mask_width = 1,
		ram_block1a_237.port_a_byte_size = 1,
		ram_block1a_237.port_a_data_out_clear = "none",
		ram_block1a_237.port_a_data_out_clock = "clock0",
		ram_block1a_237.port_a_data_width = 1,
		ram_block1a_237.port_a_first_address = 237568,
		ram_block1a_237.port_a_first_bit_number = 5,
		ram_block1a_237.port_a_last_address = 245759,
		ram_block1a_237.port_a_logical_ram_depth = 307200,
		ram_block1a_237.port_a_logical_ram_width = 8,
		ram_block1a_237.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_237.power_up_uninitialized = "false",
		ram_block1a_237.ram_block_type = "AUTO",
		ram_block1a_237.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_238
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[29]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_238portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[29]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_238.clk0_core_clock_enable = "ena0",
		ram_block1a_238.clk0_input_clock_enable = "none",
		ram_block1a_238.clk0_output_clock_enable = "none",
		ram_block1a_238.connectivity_checking = "OFF",
		ram_block1a_238.init_file = "../RAM/image.mif",
		ram_block1a_238.init_file_layout = "port_a",
		ram_block1a_238.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_238.mem_init0 = 2048'h10001060403DDCE16013E0000000001FDFF4C000F79BFF3FCFFCFFC1FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFE7FFFFC1BE0000000000000000000000000000000000000000000000000000000040200000000C09F1F9CF20031E1080000600F8F638C00EFBFF31FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFC0000E000000000000000000000000000000000000000000000000000000000000004002181338F08ECC04D0208000060078FF3FE00FFFC704FDFFFFEFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000008002342139E0CFFE1C007188001C001,
		ram_block1a_238.mem_init1 = 2048'h00000000000000000000000000794C0363C3FC5A103F84C18000000000000405E0F19827EFE167DFDBE1BDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEFFFFFE00000000000000000000000000000000000000000000000000000030AC03E78E7852207F840101000000000000C9FCFB8003CFE7E83FE7F97FD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFF1FF80000000000000000000000000000000000000000000000000000000384F806F1C1820E0079C0161C30000000000FFD8F7E003EFEFF87FCFFDFF85FFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFD7F000000000000000000000000000000000000000000000000000000001C2F80,
		ram_block1a_238.mem_init2 = 2048'h1FF80001FFC00000000000000000000000000000000000000000000460020193BF1C400202FFCC270002C000000000F03E08001FFFCFDFBE077DFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE77E0000000000000000000000000000000000000000000000000000060020005BE70B30504FF9C1E01044000000018FC7E0800FFFFFFE7F00C1FFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE78A0000000000000000000000000000000000000000000000000000060010C0738E17B0C086F88D00006000000000C60360000FFFFD9E7FFDE0FDFDFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE40000000000000000000000000000,
		ram_block1a_238.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFBFF3FFFFFFFFF88080F3E0000000000000000000000000000000000000000003003FE2612D80FFF80AB00021E081F0000028080003F723C823FFFCEE04EC7F3FFFBFF1FFFFFFFFFFFFFFFFFFFFFFFFFFCFFE0FFFFF477E00E03C40000000000000000000000000000000000000000000301FE2617D981F383E2C002A384188018020080003E3A1E041FBFFF21FB8E027FB7FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFC600FFF800704000000000000000000000000000000000000000001001E060599D367872881028380360000000082000FE012000E3FF1C7FB8803FFFFB3FFFBFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0,
		ram_block1a_238.operation_mode = "single_port",
		ram_block1a_238.port_a_address_width = 13,
		ram_block1a_238.port_a_byte_enable_mask_width = 1,
		ram_block1a_238.port_a_byte_size = 1,
		ram_block1a_238.port_a_data_out_clear = "none",
		ram_block1a_238.port_a_data_out_clock = "clock0",
		ram_block1a_238.port_a_data_width = 1,
		ram_block1a_238.port_a_first_address = 237568,
		ram_block1a_238.port_a_first_bit_number = 6,
		ram_block1a_238.port_a_last_address = 245759,
		ram_block1a_238.port_a_logical_ram_depth = 307200,
		ram_block1a_238.port_a_logical_ram_width = 8,
		ram_block1a_238.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_238.power_up_uninitialized = "false",
		ram_block1a_238.ram_block_type = "AUTO",
		ram_block1a_238.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_239
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[29]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_239portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[29]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_239.clk0_core_clock_enable = "ena0",
		ram_block1a_239.clk0_input_clock_enable = "none",
		ram_block1a_239.clk0_output_clock_enable = "none",
		ram_block1a_239.connectivity_checking = "OFF",
		ram_block1a_239.init_file = "../RAM/image.mif",
		ram_block1a_239.init_file_layout = "port_a",
		ram_block1a_239.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_239.mem_init0 = 2048'hEFFFFF9FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000018000000001800003E41FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000004003FFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFE7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFCFDFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_239.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFC3CFFE7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000021000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFF871FFEFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000001FE0000E007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFF0E3FFDF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000003000000000000000280FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF,
		ram_block1a_239.mem_init2 = 2048'hE007FFFE003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFE3BFFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000001881FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFF8F7FFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000001875FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFF1EFFF3F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000001BFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_239.mem_init3 = 2048'h0000000000000000000400C0000000007FF7F0C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000003001F00000B881FF1FC3BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFBFFFFFFFC7FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000078000039FF0007FF8FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFF8DFFEFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4000000000000000000000000000001F,
		ram_block1a_239.operation_mode = "single_port",
		ram_block1a_239.port_a_address_width = 13,
		ram_block1a_239.port_a_byte_enable_mask_width = 1,
		ram_block1a_239.port_a_byte_size = 1,
		ram_block1a_239.port_a_data_out_clear = "none",
		ram_block1a_239.port_a_data_out_clock = "clock0",
		ram_block1a_239.port_a_data_width = 1,
		ram_block1a_239.port_a_first_address = 237568,
		ram_block1a_239.port_a_first_bit_number = 7,
		ram_block1a_239.port_a_last_address = 245759,
		ram_block1a_239.port_a_logical_ram_depth = 307200,
		ram_block1a_239.port_a_logical_ram_width = 8,
		ram_block1a_239.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_239.power_up_uninitialized = "false",
		ram_block1a_239.ram_block_type = "AUTO",
		ram_block1a_239.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_240
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[30]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_240portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[30]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_240.clk0_core_clock_enable = "ena0",
		ram_block1a_240.clk0_input_clock_enable = "none",
		ram_block1a_240.clk0_output_clock_enable = "none",
		ram_block1a_240.connectivity_checking = "OFF",
		ram_block1a_240.init_file = "../RAM/image.mif",
		ram_block1a_240.init_file_layout = "port_a",
		ram_block1a_240.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_240.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000C0001C013FFFFFE1FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF2FFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000003E000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FA7FFFFFFFFF9FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000040000000000832C0F0C8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FB7FFFFFFFF9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_240.mem_init1 = 2048'hFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000030000600E00FFF8007C1FFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFF9F5FCFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000100300FF3E00079FFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFDF3FEFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000080007001DFFFFE01D4FBFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFF9F2FEFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_240.mem_init2 = 2048'hFFFFFFC7EFFFCFFFCFFFFE7FDFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000020001803FE00F80C003FFFFF803FFFE01FFFFFFFFFF3FFFFE7FFE7FFFE7FDF1FCFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000008000600FE003E00EE07FFFFF01FFFFF9FFFFFFFFFFCFFFFFFFFE7FFFF7FDF7FCFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000001003E004FC01FC07FFFFE03FFFFFFFFFFFFFFFFBFFFFFFFE3FFFFBF9F7FCFFF,
		ram_block1a_240.mem_init3 = 2048'h3E0060001801FFFFF80BFF98603FFFFFF3FCF3FE7FFFDF7E3FFFFDF9CF3FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000001F80007C2E01806A07FFFFF01FFF84007FFFFFFFE7CFF3FFFDFFF3FFFFCFDDF3FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000003F8000FFF86601A007FFCFE07FFFC003FFFFFFFF3F3FBFFFDFFF9FFFFCFDDFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000004300403FFE00C07001FFFFFC007FFC01FFFF,
		ram_block1a_240.operation_mode = "single_port",
		ram_block1a_240.port_a_address_width = 13,
		ram_block1a_240.port_a_byte_enable_mask_width = 1,
		ram_block1a_240.port_a_byte_size = 1,
		ram_block1a_240.port_a_data_out_clear = "none",
		ram_block1a_240.port_a_data_out_clock = "clock0",
		ram_block1a_240.port_a_data_width = 1,
		ram_block1a_240.port_a_first_address = 245760,
		ram_block1a_240.port_a_first_bit_number = 0,
		ram_block1a_240.port_a_last_address = 253951,
		ram_block1a_240.port_a_logical_ram_depth = 307200,
		ram_block1a_240.port_a_logical_ram_width = 8,
		ram_block1a_240.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_240.power_up_uninitialized = "false",
		ram_block1a_240.ram_block_type = "AUTO",
		ram_block1a_240.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_241
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[30]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_241portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[30]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_241.clk0_core_clock_enable = "ena0",
		ram_block1a_241.clk0_input_clock_enable = "none",
		ram_block1a_241.clk0_output_clock_enable = "none",
		ram_block1a_241.connectivity_checking = "OFF",
		ram_block1a_241.init_file = "../RAM/image.mif",
		ram_block1a_241.init_file_layout = "port_a",
		ram_block1a_241.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_241.mem_init0 = 2048'h5AD19B8FDE7AE37DCC1D41F53E0FD045ECA3C9ECA20940AE950D1AFB82F505C381A9870E5E1EC4C8D3904E40C396CFA304D8CC64DB5A98E45025863DABCAAA2A0C9074E8BDDF3A6553FDD1A64C318104844B9972704D32A5ADEDF47B18827760E315DDD33B675097532F7469E5F3EA155D6E730075C162E35DF61BB172F652240C8B05E4DFED64E501CF7B55D88C9AD83A3E4743F1009627BDAFBE3A8F49FB817539CDF27B8408171A55D3FB9D43E4AD861CD9D52D1D6027E72986125BC0F55C6732E1DD9CE273BAF98AB6EF5732F99388B5FCC7E104DFFEC157ABED1E7C78835483BD24622F1E8F0729948EDD1BBC59B0693AC7D7568B9FB9C23F759938C50F,
		ram_block1a_241.mem_init1 = 2048'hF510005ACA3CCB85AD51E44410D52713A4EFCE9B2F60B719D308735239744D47D0BF312171B38D2ECD48E17C8B32D74101CB81D9231E5F3061BEB9B61D30BF5D068A9C061BC19D58A803A0D7E95BBE3ECDE80F74C77F8575732B09EF97797323D98DC57AFEB3F3148EFF16338EA4CFE8715CAE6AA54DAA4D6BC17A567535F8EB2919D4F3576D4F02E64B4AB612D40CF587BA08516649D1C73AA8BB7F0DF85E670EE685C9A2C69CA7AB5BBB769A9A70AE296AAEDA7D7478EABF28D589A189C3B6438516C8C92C84E6A90305F660AFAABDD0363DA229C45ACA9F9070F1E42970DF8F9A4386A46F0AF54569516A2B5C21A0EFCC1D793509E8A24ED40FD81E73D5B8,
		ram_block1a_241.mem_init2 = 2048'h229044B3946CB9D20D9A5C74257DC6BBB6C3885E5B3C19585D1570897E435BCA0DF1573883B6D9A8C4926CFCBB3C42DE487A5800EF2AB233E6EDFD9AD7A7325DCB09843897DE684AA901D85CD1121AC61629DEEAD031D0B2FE984FB7A6E301DB57BE888847A1A006906223B45F57B06A3DCA2C784174255BBAC1D0705F45B1423CF3042913A0AC6BC02B4C95DDD60EA291BCDD33064654F4255D77FFEDF9E933FA99C26C00CDA6C5C0A266C405CB7FDFC5855E568F4EE0F802B9442F0F9B69C0F96BF39074492156379FD1E4313F3C8734ADC96FD511B4EBA6BBCE6AB3B45EDAE16B0D6C34F3C555776681578B2071D9612F7A89DB22AF92D65FAB25604F09B3,
		ram_block1a_241.mem_init3 = 2048'hA2ED980CFCA37B3B94625FC03ACC14F6F85029C85FF2BD321CFD92B99C49D71A7DAD25334538FC8A01CA12F5E23078C673E1B5E569C335BF10F771529E252E885B551A578BB9F815C644E3BA4B4BE965459537D50C1F9A4F51DE861F20BFD1397F88AA3C0CCFB5575650D914CB70435CF12D7606E5F80B3FE4F1FEBF1FEA993687376E3D65D70C96FD39EA36E110DEDE068CBB3861EF9E34B5A554CBAC46E8AA4C6001B1C2C8722B3FC49850D17D3A6DD4F5FDB84205576C2B37B6BA288C62B9CEF6777BEE50BE71A07C070FE639FCE01440AC41E09A59D8FD8F18FF6C6665472703FD894AF002282C61EB7BE6F3A202FED6D69D76EE13459290841D1888D499,
		ram_block1a_241.operation_mode = "single_port",
		ram_block1a_241.port_a_address_width = 13,
		ram_block1a_241.port_a_byte_enable_mask_width = 1,
		ram_block1a_241.port_a_byte_size = 1,
		ram_block1a_241.port_a_data_out_clear = "none",
		ram_block1a_241.port_a_data_out_clock = "clock0",
		ram_block1a_241.port_a_data_width = 1,
		ram_block1a_241.port_a_first_address = 245760,
		ram_block1a_241.port_a_first_bit_number = 1,
		ram_block1a_241.port_a_last_address = 253951,
		ram_block1a_241.port_a_logical_ram_depth = 307200,
		ram_block1a_241.port_a_logical_ram_width = 8,
		ram_block1a_241.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_241.power_up_uninitialized = "false",
		ram_block1a_241.ram_block_type = "AUTO",
		ram_block1a_241.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_242
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[30]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_242portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[30]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_242.clk0_core_clock_enable = "ena0",
		ram_block1a_242.clk0_input_clock_enable = "none",
		ram_block1a_242.clk0_output_clock_enable = "none",
		ram_block1a_242.connectivity_checking = "OFF",
		ram_block1a_242.init_file = "../RAM/image.mif",
		ram_block1a_242.init_file_layout = "port_a",
		ram_block1a_242.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_242.mem_init0 = 2048'h9EAE5CA99F980FE61B3524C7564FBCA304DD2773357374B746CF8A03A0B56D8D9256C0ADB03F8848A8AA78835369A8FBF823FB798FD9709D20B5B9B383A01482ADB2C54C54B9AA116FDA4B33CBDA5ABAB0FCD9C3794017F0CF06F06CE67718498049226FF71A71183E590F00D9BE18F4239F9E93A644E1C3E48EF377DD894527FFFF45FD0FE7F0927165FF6D60480F5268842448585FBA840E540AA75A27F695B6FF2DE0E2040FB69CA671E145B14878432326EDF518BFB83ED656A5EFEB0C52DB5067005DC52961469972A75EFD709473FE3CA03107C701579D3D8372AD85BCD8A7F63517F94E3F96DB70DE23DD82817D481CF489E48D2D502376F48882988D,
		ram_block1a_242.mem_init1 = 2048'h5A0D6B81A63E39D0546D16F2D20771BE6A682C46F0FBFFBF21F88A73A5C71E8D6353CE44F34C0B2EFD376390ED688981BA5991E710E4C1F249DBC862080257AAFC44F0A0FB26D47827C001F6D870343D0D523A83288306F7C5A70A8D0AC3FC3F7422E750B0B1D458F37166F331DA39DD02FDC080BE31A470E2FCB1670EDE0AE8D980FCFD2EE5CAB12278425D9E130D13E05399A4991E00E2F20394DD97BA0BA85398747BA22B1B6647D4A8A7FD1EB3B730FCD9E81FA565C44F7C04EAD2DA303123FE014F51104EEA668D3206E4D852FF745597E2D9C30A04ECC4C0912EE2004BF3A3B63D2A2C084A1C9CE2C27656637D480B2BAE3A15DD919512EA7B29CCECD7,
		ram_block1a_242.mem_init2 = 2048'hF161852FF7900859B8E1C1103BDCCBD46886DA75B6F88A70968CBAFE413EC6B77BE6B32B57230094401683482FCC3ABAD30838C70785A05ED1ABFDD9867442CD728C3D83FE63EECBCDFC9DE5861E84722BD0050FABCC022F96E4426D350D635711218C0388EDB61C43FF7D61568A8213208D5EDB9468F0096B6F2D081E4F981C87053F7601DB1770EBCDCEE25145EC9C1C8525845DFD12D9C4ED4DD58BEC6B301313CAF955F1590FF9E705B0654D9D1994326C922C239238723EA65051D40F38139433742A8976A63DE9397BB3DB7F60D7D33E7800FC86D28D8FCFB396DAA581F29F4187A4F3C1B589FDCB7D134382E8D8823282B43D2901B7F05365E8FC6238,
		ram_block1a_242.mem_init3 = 2048'h4C9F85F78796122DBD3ED8CA731F87B50648ECD6A7CB804A56677B5FFE4A7D15472D7E88D61B54815D272060EE11445F44EF772681503B4A3A7C04C5078BE9C25C93CFA9FC041040F2C2C0B5F6F21076DEA104E3B90125E7F704802FA418F9CB9F27CC789BE3B68539B0D88063E70BC92281B6722151EAA64F2F94FAE04080123C4B756F02ADAC33ACC298F1D1EB1B621C8354207E504838E381635D638C4E198629A598E65D6A51D8C82F76D8E488CFA3343A3925F59C95C34FAF0655F825D23E23466A7A56F3FB1EE800CE04DDB4601235AAB17C496D2518FA68C08D34AE960C003807F72FC445E229F45B9D3D99B6F55BB46E802FCFEFCC285F8C8A836134,
		ram_block1a_242.operation_mode = "single_port",
		ram_block1a_242.port_a_address_width = 13,
		ram_block1a_242.port_a_byte_enable_mask_width = 1,
		ram_block1a_242.port_a_byte_size = 1,
		ram_block1a_242.port_a_data_out_clear = "none",
		ram_block1a_242.port_a_data_out_clock = "clock0",
		ram_block1a_242.port_a_data_width = 1,
		ram_block1a_242.port_a_first_address = 245760,
		ram_block1a_242.port_a_first_bit_number = 2,
		ram_block1a_242.port_a_last_address = 253951,
		ram_block1a_242.port_a_logical_ram_depth = 307200,
		ram_block1a_242.port_a_logical_ram_width = 8,
		ram_block1a_242.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_242.power_up_uninitialized = "false",
		ram_block1a_242.ram_block_type = "AUTO",
		ram_block1a_242.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_243
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[30]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_243portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[30]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_243.clk0_core_clock_enable = "ena0",
		ram_block1a_243.clk0_input_clock_enable = "none",
		ram_block1a_243.clk0_output_clock_enable = "none",
		ram_block1a_243.connectivity_checking = "OFF",
		ram_block1a_243.init_file = "../RAM/image.mif",
		ram_block1a_243.init_file_layout = "port_a",
		ram_block1a_243.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_243.mem_init0 = 2048'h0101FE14496055A827F225563F1DDEAAFB01E0003FFC90B806ABD803D47AEDDBCFE607EC0FFC45973F75C3FFED5F90F800038787F03808FB60A13CB523E6D0C19F100C09FE10B20179C7C43E8EF78A2F32807E250694A3AFD849BDFD970BB24E7F81E0003F1C881F814941006F45F93C5BFD10F017C7E100C38111F7DE7F382400033A03F01810FE005EFF3C6BD3D01F4FD50506F57964A83E1BF53C2563CE36324311F9AD91F93F5A836B63559ABCC4FFC3E0023D1E1E3FC06047500C2B7D60FEF092D43DC7E3384307F5675FFFC0900C00031FCEF833FE24592F7FED9904BAE64EA8BADDB8086E1A37FF1931DB0C2377B3126A27D977375515ACBE9701A6AE,
		ram_block1a_243.mem_init1 = 2048'h9C678DAFE9F691FF8C5E92A8C808B5C1F1DAC3FBF9A6A4272ECF0E053FC2D4CEFC0000F98CFF72D1313AE3E1CF1369E0475871FF01C03981B1640701BFFFEFF8005D7162BB1804C09E733AC4C5707E1A48ECB79FA40917179A0003C122AC3FC0E3DE0CEFDCA9437ABD7987BC7D0B6CC8FC02007CC0FEC78016FFF0780A8FF688044DBCFF00C3F3B071C7BDE54EEF0DF000138643F79002223AC926BFB744A1EC3210A48BB55FD206536487DC1EF17C40D205A45B8E97CAFE33CBE4A93B0DD30CFC00003066FFC0F2032FB00777C7FDBC0F138FE2063F99E6B24DBF6E791E00B803838FC3D0400BAD9FF4FCA6D87F52D103B5C0713EA7628BF3578A673E333EFE,
		ram_block1a_243.mem_init2 = 2048'hF00BDC7C10003C0FB87E3A15A838886FFAC42A7496941430D4543D820B593F9F8478CB879183BD658E5141886FB88765BC0807F7FFE05C1F4047FE1D3EF915DC85F8C1FE6753F89BF5027A50784667FB9825DB5C60018A37C923B29279705DEE91814E11DFE05C7FC4A3BE99E507E330C26E8FF0E3CB1E758108B9E80FCBC627F80100F7FFF8787FC86BCF0008C68580984301FFFBBF104BFC0C9E3870187E712961CD230401EB2D27F6FC66ACC1626F8A7248046F5DB57FE82187F845608E46E09E843B540B467DFCDBFFF095D2C2AFE80000F1FFFC78FD7C71CFC192733D4022B8C1FFB3F663A584000256FC9FD3B8127632255CC03037C9C9E045E99DB2EA,
		ram_block1a_243.mem_init3 = 2048'h46FB923D679A005C7065D875997FFA0BCC34D87E4033BB81413283ED93D9DAD3B8C297CE9526ED77F67F41739024F854C764E757D4DB00D0D9BFE33CFCBF6781A0101FC1FF80007F0EC0FF0BFEF16A6202A558650D5A03F00E1A0037FE9FFF37E303734D40038904F096A05A50DDF623EFE61F6BC0DB695F80BF86600C683015EB76015F964F3FEECFB8E4C8F2634F00E0800FC07FC0303F0FE97FF6EA0B4E227BE84794865F6DFE326D9870BABF889FF2065BD080052CA31356DA05455E8C69F16536779CBC2619EE4806C686AAFC8FEE76C47FE6495FCA5050B8FF87A8E579F00007F7FFE0380601CDFF867DC4BCBF2E4C092AA18F22FFE2732AB4600CC3B3,
		ram_block1a_243.operation_mode = "single_port",
		ram_block1a_243.port_a_address_width = 13,
		ram_block1a_243.port_a_byte_enable_mask_width = 1,
		ram_block1a_243.port_a_byte_size = 1,
		ram_block1a_243.port_a_data_out_clear = "none",
		ram_block1a_243.port_a_data_out_clock = "clock0",
		ram_block1a_243.port_a_data_width = 1,
		ram_block1a_243.port_a_first_address = 245760,
		ram_block1a_243.port_a_first_bit_number = 3,
		ram_block1a_243.port_a_last_address = 253951,
		ram_block1a_243.port_a_logical_ram_depth = 307200,
		ram_block1a_243.port_a_logical_ram_width = 8,
		ram_block1a_243.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_243.power_up_uninitialized = "false",
		ram_block1a_243.ram_block_type = "AUTO",
		ram_block1a_243.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_244
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[30]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_244portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[30]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_244.clk0_core_clock_enable = "ena0",
		ram_block1a_244.clk0_input_clock_enable = "none",
		ram_block1a_244.clk0_output_clock_enable = "none",
		ram_block1a_244.connectivity_checking = "OFF",
		ram_block1a_244.init_file = "../RAM/image.mif",
		ram_block1a_244.init_file_layout = "port_a",
		ram_block1a_244.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_244.mem_init0 = 2048'hFFFFD8BFAF0828200F8484406028FB280001E0003FFFF0BFFAEC3803F71012333FF50FEC000039EA7903D7FFFF7F80F80003800000180702E0B3C25E3DBA26382EBE018535E79C7E862C3FC1C0EF9A23CEFF00F9679C4C21C13E5911966265DC0001E0003F1FF81FFF02F100738C07CF07FEF9F008381E00007FEFF7DFFF00240003000000000F000189009676994ADE9EE8874EF45FAEEFC1E417C0FEDFFE37BE7DBDB6C78930385697AF9B259426D80003E0003D1FFE3FFF89D0100FF6837C53F0F37402381CC7BFFFF7E75FFFC0900000000000000C000432919B70C3538408A1CC3887B99E6FE1CC0FE0CE272002DF3E312697E4FE34AAB7C61090009EA8,
		ram_block1a_244.mem_init1 = 2048'h83EFEFF5340C0EB807AFED3F0FAFCBFFFFFA075EF37B99A314060FF83DCCDBF000000001FFFF03FFE6FDE3FFA30C085FF297F1FF00BBFB82FEFFFFBF7FFFFFF80043F0212700048A2514C632793E323C05A81C799C358E681FC7F82EDD8FC3FFFFFE023F1CA134792D7605A06E06013000000000FFFF87FFF33E707FCD800177FF3E7CFF00D97C0873BFFFF9E1FF0DF00003800006201C227E42C59D294E803B7AF8841455E41C798F9F7C0FE12FFFFFF3FCE3FB0E314AF98DF705486602AE00000000007FFFC0FDF9EE70078C4000D4FFA2FFE2000013EAB5C27FFF82BE00F803838000006C14061F6E8FBE66A797AAA15B06FE925A38FC0FAC7580710FFFFF,
		ram_block1a_244.mem_init2 = 2048'hF0278C0C58007C37884E06F2E080362006F80B8B0095C00F333DC07E7579F01FFC05868FFAA35BFA25D740080ECC13E800080007FFE0001FBFF3FFE9FF01EC20400401FF05F3F04402FF6EFBFF99EFFC7801E7013801D893D8340F32B76E2621EC3E0FF18BE100003D5FC07F703FE436FE0E7358E8E3A07DF3003A086FCAC88800010007FFF8007FF7F7CFF87C38E47FB03F01FFD14B115803F3E9A3FFE664F1C701CCA64401F5AD093E0006AD9E6621F3FEAFEAB04248001DEFF82FEB7FD97CFF924B5C7793E5A07C0DFF0091D7B97000000001FFFC00FF93FFCFFE4E0C323FE8C7C1FFB479203A83FFFD4DFFFFEC781C3E32214C003F97274C0F9D51D385E6,
		ram_block1a_244.mem_init3 = 2048'h25079FFDE7E6018605742760944001FFED80607C0013DC2FC076046C1FD8A010001407F349FE1C008F40FF327FE7FFB7C75D87779F9CBFFA1C3D83E18528600000100001FF80007FFEA0FF8FFEFEB5FC0C3D1F96695D800000B67FC698E800FFFCA8384C6003D23B60E101E0979680261C1807FD17D86E001F8079A3F5DFCFF7EF9B7F7FFE8F3FE48510E300CF094181008000007FC0003FFFF17FC7E20FC35D8120060F5A5E1800319B878F314C773FF283FA105005643F337403E6024822260F988780A491670609D7F926F5CF034FFE07837FE7489BFF23B020FF80A6708000000007FFE00007FFE1FFF3F20697C1200801F7768FC60001F90983F3DA3FCF,
		ram_block1a_244.operation_mode = "single_port",
		ram_block1a_244.port_a_address_width = 13,
		ram_block1a_244.port_a_byte_enable_mask_width = 1,
		ram_block1a_244.port_a_byte_size = 1,
		ram_block1a_244.port_a_data_out_clear = "none",
		ram_block1a_244.port_a_data_out_clock = "clock0",
		ram_block1a_244.port_a_data_width = 1,
		ram_block1a_244.port_a_first_address = 245760,
		ram_block1a_244.port_a_first_bit_number = 4,
		ram_block1a_244.port_a_last_address = 253951,
		ram_block1a_244.port_a_logical_ram_depth = 307200,
		ram_block1a_244.port_a_logical_ram_width = 8,
		ram_block1a_244.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_244.power_up_uninitialized = "false",
		ram_block1a_244.ram_block_type = "AUTO",
		ram_block1a_244.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_245
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[30]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_245portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[30]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_245.clk0_core_clock_enable = "ena0",
		ram_block1a_245.clk0_input_clock_enable = "none",
		ram_block1a_245.clk0_output_clock_enable = "none",
		ram_block1a_245.connectivity_checking = "OFF",
		ram_block1a_245.init_file = "../RAM/image.mif",
		ram_block1a_245.init_file_layout = "port_a",
		ram_block1a_245.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_245.mem_init0 = 2048'hFFFFC13F0F0806201D83C4403C003C24FFFE1FFFC0000F40011007FC080FFFF3FFFABFEC000001EDC500200000807F07FFFC7FFFFFE7FFFC1F47FE478ED6B25B1E9FF7120BCFBFFFFFFFFFFFCFBF9A23FEFF30FA679C0C21DD078101960DF840FFFE1FFFC0E007E000FC0EFF8003FFFC1FFFFFF000000000000000082000FFDBFFFCFFFFFFFFFFFFFF75FFCFCF79FE2D8E9FC2D1680FDF6FFFFFF7FFFFFFFE37867F3BB0D78630364A6F9303059140C0FFFC1FFFC2E001C0007A2FEFF001FF7CD3F0F3740000000000000818A0003F6FFFFFFFFFFFFFFFFFFBDC7C66C97F1F941EBF74C70A95FFEFFFFFFFFFFFFF2003C73E00A107DEFC3E01C8363896008C90,
		ram_block1a_245.mem_init1 = 2048'hAF0FF03CDBF9FF7FE7EFFFEFCF8FFFFFFFFA3718F733802308000E0031C72000FFFFFFFE0000FC0018001C0070FFF4BFFA9FF1FF00740783E000003F00000007FFB00F5FC0FFFB07CAE9FC8DCEAE66E435E82378EB3BFFFFFFE7FBEFFF8FFFFFFFFE00381C9D0878196E04406001FE00FFFFFFFF000078000C000F80307FFFFFFE2FFCFF00C180786C000001C000F20FFFFC7FFFF81FFFC14223F3668ECED3D77A98BAC0DEF3FFFFFFF7FFFFFF0FFFFFF3FCE079EE3C84F831DE04083C011C00FFFFFFFF80003F0006100FF8183FFFF7FFC8FFE200001CE2B040000001C1FF07FC7C7FFFFF93FFF6E000FC9DCFDF955BFDD9FB806DE7EF7FFFF7FFFC7FEFFFFF,
		ram_block1a_245.mem_init2 = 2048'h0FFC03BB97FF9A0C37EDFDED8C1F9FDFFEFFF4100F6D3FFFF19DFFFE7579FF9FFC01808FF24319F8799080080E0C6010FFF7FFF8001FFFE0000C000603FE53FEE7FC01FF0633FFC0000071C0001FE00007FE00ECC7FE180C0FBDFDED96FF9FDFFC3FF001AC1EFFFFFDDFFFFF70BFE730FE0E0318E1C3407A030038080FCF3070FFFEFFF80007FF800000300783FF17FF39FF01FFCD8711B800000E600000600E00FE33DB3BFE0312D3F7FED19A1F9FDFFE7EF00E5FBCFFFFFFEFFFEFCF7FCF7CFF92331C7FE398237C01FF0091D7F000FFFFFFFE0003FF0060003001E1FFCFFFCAFFC1FFB3A0E03F800001BC00000007E001CD5E43FFC308D1FFF556CE1FFFDE,
		ram_block1a_245.mem_init3 = 2048'hD9FF9FC227FE00000664006798C000000DFB0D81BFFC20993FC9F816F23B3FEFFFF7F83C3E01E3FFFF7FFF33FFE7FFF7C77D8777B8183FC5903C000004206000FFEFFFFE007FFF80011F00700102C7B7FB3D1FE7995F800000D20007BF18000001E58332DFFC200C9F1BFE7AEA47AFDFFFFFF830F82797FFFFBFFFA3F1CFFFF7EFF5077F790F3FE0B8C0E000C01E4000FF7FFFFF803FFFC0001E80381DF2DF6DFF700799E65FF800301080003F9C00000DF4C4CF4FFA8F0C6CADFE3A7B0F8FDFFFFFF81DC36A9FFFEF9FFFE6FD8FFFCFFE0D807F184819F83DC020FF80580300FFFFFFF8001FFFF8001E000C0FF82CFBBFC001FF398FFE000002F78003FE0000,
		ram_block1a_245.operation_mode = "single_port",
		ram_block1a_245.port_a_address_width = 13,
		ram_block1a_245.port_a_byte_enable_mask_width = 1,
		ram_block1a_245.port_a_byte_size = 1,
		ram_block1a_245.port_a_data_out_clear = "none",
		ram_block1a_245.port_a_data_out_clock = "clock0",
		ram_block1a_245.port_a_data_width = 1,
		ram_block1a_245.port_a_first_address = 245760,
		ram_block1a_245.port_a_first_bit_number = 5,
		ram_block1a_245.port_a_last_address = 253951,
		ram_block1a_245.port_a_logical_ram_depth = 307200,
		ram_block1a_245.port_a_logical_ram_width = 8,
		ram_block1a_245.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_245.power_up_uninitialized = "false",
		ram_block1a_245.ram_block_type = "AUTO",
		ram_block1a_245.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_246
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[30]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_246portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[30]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_246.clk0_core_clock_enable = "ena0",
		ram_block1a_246.clk0_input_clock_enable = "none",
		ram_block1a_246.clk0_output_clock_enable = "none",
		ram_block1a_246.connectivity_checking = "OFF",
		ram_block1a_246.init_file = "../RAM/image.mif",
		ram_block1a_246.init_file_layout = "port_a",
		ram_block1a_246.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_246.mem_init0 = 2048'h00003FC3F0F7FFDFFE7FFBBFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFE3FEC000001E001000000000000000000000000000000019E01BE20D161E7FF6007600000400000000000304065DC0100FF079863FFDE3EFFFEFE69FFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFF000000000000000000000000000000000000000000082003E605E31F3FF6006206380001000000800000001C87980C64F387FCFCFBDFFFCFCFA6FFF3FFFFFFFFFFFFFFFFFFFFBFFFFFFFFFF7CD3F0F3740000000000000000000000000000000000000000002003FC664EF87BFF406700010E0010000000000000DFFC38C1FFDFF83F03CFFFFFF9FF6FFF7F7F,
		ram_block1a_246.mem_init1 = 2048'h70F0003C0000000018100010307000000005F8E70FFC7FDCFFFFF1FFCE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFD9FF1FF0007FF83E000003F0000000000000080000000000E3E0F0060A1B1C3FA77C07810C0000000180410007000000001FFC7E37EFF87FE9FFBFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFCFF00C1FFF860000001C00000000000000000000000821C0E0020C117E0FD6740C0200000000008000000F000000C031F87F1CFFF07FE3FFBF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF8FFE200001FE2B0400000000000000000000000000006001F036660D073E47E260380000010000008000380F00000,
		ram_block1a_246.mem_init2 = 2048'h0000003810003700301E01803300300001000000000200000E6200018E86006003FE7F700DFCE607FFEFFFF7F1F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF27FC01FF07F3FFC000007FC0001FE0000000000C00001900184E01F028E0300003C0000190000000022000008FC018CF01F1FCE71FFCFF87FCFFC7F7F037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFC9FF01FFC1FF11F800000FE0000060000000000300000000180C00B8208030000181000E000000000010001030803083006DFCE38FFCFFDF83FE00FF6E2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFC1FFB03FE03F800001FC0000000000000080400000001C3E0E4860803001,
		ram_block1a_246.mem_init3 = 2048'hC1FF9FFFE7FE0000079400679FC000000C030C0180002081C030028630C4A0000008000000000000008000CC00180008388278887FE7C03FEFC3FFFFFBDF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07CFF83D1FE7F95F800000EE0007BFF8000000198300C0002000C03C030220F8200000000000000000000040005C0E300008100EF880FFF0C01F7FFF1FFF3FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC073FF000799FE5FF800301F80003FFC00000008C0C040002200601E0342A03020000000000000070000106000190E70003001FE7F80FFB7E607FFFFDF007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBCFCBFC001FF3F8FFE000003FF8003FE0000,
		ram_block1a_246.operation_mode = "single_port",
		ram_block1a_246.port_a_address_width = 13,
		ram_block1a_246.port_a_byte_enable_mask_width = 1,
		ram_block1a_246.port_a_byte_size = 1,
		ram_block1a_246.port_a_data_out_clear = "none",
		ram_block1a_246.port_a_data_out_clock = "clock0",
		ram_block1a_246.port_a_data_width = 1,
		ram_block1a_246.port_a_first_address = 245760,
		ram_block1a_246.port_a_first_bit_number = 6,
		ram_block1a_246.port_a_last_address = 253951,
		ram_block1a_246.port_a_logical_ram_depth = 307200,
		ram_block1a_246.port_a_logical_ram_width = 8,
		ram_block1a_246.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_246.power_up_uninitialized = "false",
		ram_block1a_246.ram_block_type = "AUTO",
		ram_block1a_246.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_247
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[30]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_247portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[30]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_247.clk0_core_clock_enable = "ena0",
		ram_block1a_247.clk0_input_clock_enable = "none",
		ram_block1a_247.clk0_output_clock_enable = "none",
		ram_block1a_247.connectivity_checking = "OFF",
		ram_block1a_247.init_file = "../RAM/image.mif",
		ram_block1a_247.init_file_layout = "port_a",
		ram_block1a_247.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_247.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000C0001C013FFFFFE1FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF2FFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000003E000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FA7FFFFFFFFF9FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000040000000000832C0F0C8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FB7FFFFFFFF9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_247.mem_init1 = 2048'hFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000030000600E00FFF8007C1FFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFF9F5FCFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000100300FF3E00079FFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFDF3FEFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000080007001DFFFFE01D4FBFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFF9F2FEFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_247.mem_init2 = 2048'hFFFFFFC7EFFFCFFFCFFFFE7FDFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000020001803FE00F80C003FFFFF803FFFE01FFFFFFFFFF3FFFFE7FFE7FFFE7FDF1FCFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000008000600FE003E00EE07FFFFF01FFFFF9FFFFFFFFFFCFFFFFFFFE7FFFF7FDF7FCFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000001003E004FC01FC07FFFFE03FFFFFFFFFFFFFFFFBFFFFFFFE3FFFFBF9F7FCFFF,
		ram_block1a_247.mem_init3 = 2048'h3E0060001801FFFFF80BFF98603FFFFFF3FCF3FE7FFFDF7E3FFFFDF9CF3FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000001F80007C2E01806A07FFFFF01FFF84007FFFFFFFE7CFF3FFFDFFF3FFFFCFDDF3FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000003F8000FFF86601A007FFCFE07FFFC003FFFFFFFF3F3FBFFFDFFF9FFFFCFDDFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000004300403FFE00C07001FFFFFC007FFC01FFFF,
		ram_block1a_247.operation_mode = "single_port",
		ram_block1a_247.port_a_address_width = 13,
		ram_block1a_247.port_a_byte_enable_mask_width = 1,
		ram_block1a_247.port_a_byte_size = 1,
		ram_block1a_247.port_a_data_out_clear = "none",
		ram_block1a_247.port_a_data_out_clock = "clock0",
		ram_block1a_247.port_a_data_width = 1,
		ram_block1a_247.port_a_first_address = 245760,
		ram_block1a_247.port_a_first_bit_number = 7,
		ram_block1a_247.port_a_last_address = 253951,
		ram_block1a_247.port_a_logical_ram_depth = 307200,
		ram_block1a_247.port_a_logical_ram_width = 8,
		ram_block1a_247.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_247.power_up_uninitialized = "false",
		ram_block1a_247.ram_block_type = "AUTO",
		ram_block1a_247.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_248
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[31]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_248portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[31]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_248.clk0_core_clock_enable = "ena0",
		ram_block1a_248.clk0_input_clock_enable = "none",
		ram_block1a_248.clk0_output_clock_enable = "none",
		ram_block1a_248.connectivity_checking = "OFF",
		ram_block1a_248.init_file = "../RAM/image.mif",
		ram_block1a_248.init_file_layout = "port_a",
		ram_block1a_248.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_248.mem_init0 = 2048'h00000000000000000000000000000300000038000007C7BC000F83FC1FFFE3FCFFE40FF97FFFDE70FFFFF9FBEF7F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000008380000200C031C1FF000FF05E07FFF1FFDFF30FF8FFFFDE707FFFF9F9CF3F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000020F00003006400FFFFE00FFC1980FFFEFFC7F9C7FCFFFFDF7A7FFFF9F9CF3F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000038008,
		ram_block1a_248.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000100000002000000300000E7000010803FF87FFE18FC3FF8F1FE47FFFEEE1FFFFF3E3E77FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000018000000100000018000033C01C041C07FE1FFFFC7F1FFC39FE27FFFEE61FFFFF3F3E77F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000C000000000000000000018E04F0017C0FF03FFFE7F8FFE19FF23FFFFE70FFFFF1F3EF7FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_248.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000060000000000006070001C00FFB03FFE3E3A03C07E7F88FFEFF4C37FFFE7E7F77F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000003000000000000301C0009C09FFC1FFF9F1F05F07E3FCCFFFFF4E3FFFFF3E7F77F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000400001CE70001800FFF07FE8F1F83FF3F3FC4FFFFEEE3FFFFF3E7E77F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_248.mem_init3 = 2048'h33FCFF31F9FFF800FFFFCFCFFBFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001000000000200000000800020000008007FE00FFF881C20E19FCFF39FC7FF8027FFFEFEFFBFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000130000000030000000020003818000C001FFC1FFFC60C0871DFC7F98FC3FF8863FFFE7EFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000020000000008000001000000C0C0006400FFE0FFFC30608384FE7F98FE9FF8C33FFFE7EFF37F3FFF,
		ram_block1a_248.operation_mode = "single_port",
		ram_block1a_248.port_a_address_width = 13,
		ram_block1a_248.port_a_byte_enable_mask_width = 1,
		ram_block1a_248.port_a_byte_size = 1,
		ram_block1a_248.port_a_data_out_clear = "none",
		ram_block1a_248.port_a_data_out_clock = "clock0",
		ram_block1a_248.port_a_data_width = 1,
		ram_block1a_248.port_a_first_address = 253952,
		ram_block1a_248.port_a_first_bit_number = 0,
		ram_block1a_248.port_a_last_address = 262143,
		ram_block1a_248.port_a_logical_ram_depth = 307200,
		ram_block1a_248.port_a_logical_ram_width = 8,
		ram_block1a_248.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_248.power_up_uninitialized = "false",
		ram_block1a_248.ram_block_type = "AUTO",
		ram_block1a_248.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_249
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[31]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_249portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[31]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_249.clk0_core_clock_enable = "ena0",
		ram_block1a_249.clk0_input_clock_enable = "none",
		ram_block1a_249.clk0_output_clock_enable = "none",
		ram_block1a_249.connectivity_checking = "OFF",
		ram_block1a_249.init_file = "../RAM/image.mif",
		ram_block1a_249.init_file_layout = "port_a",
		ram_block1a_249.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_249.mem_init0 = 2048'h664529619CA16593CC64D0591750CA6B7A1D1167E4759E4AC458733B6EE9D74CD91B39EF8D9CD2DEFCD963E24F32D7B32FDFE206212D305A6545A02B363856D4D45A359951EA7793E65DDFBC141180FE9034FDB9296FDF674D10E0706DA7F701A68FB4FF15836CC994716D096A2C488F30656F2DA6D6E15E66EDC94209B4E2F6E43962364B7086959E6F009181891AB41E9E796F01B814E507E60FEAE540F34AF88AA9ABE169E54828A916C377EE4221EA1690D6D2621C6312394203C162BDAF2F1D84BB650B1E1CB10A866E51A79802EF203860D56AEA82A028F40A4BE5AF57EAED65C877BAA2C5F8CE974EF84758BD6AC93B7FE8EA87E3BBCB18F38BFE1B30,
		ram_block1a_249.mem_init1 = 2048'h203203EEB53BC8C0D1B386ED25DA5163E3C8AEC39DA554A356BB52215C3977FD51A35F2B7F35ADBC7695EC97362319ABCDC069E48DB49F5A1CE1204047FE3843D01E2210BA9256DF2B659173F94C8627D811476D2EA2DAA025604A8ABC0595059FFA30CEEC53E82FF06E6AFAA37D92BD84F29ECEE6941C632625115281A20D8379B61A40CE7AD93AEB53F4F39F82AF91D0DD35A1714BD5348BD05C23AC84677A36F47A239F2C3010E67891220300BA5143051D2D706C0F426D2DA88E377BDB326840C5D12ABAAD75A68CEDC2F5A17CD96696445A5099FBE928BD765C3C10F68986146A4B5B6AB1ECD033C5BC35DA019C7720607AF4B551E3DB152200FAF0235C,
		ram_block1a_249.mem_init2 = 2048'h080F465ED8CCC91E2334986464AA5BD466C37ED24A62D1868F334FE2286E36FEF93F16CA5CE169C106FF12B1DEA52750E2DFAF735265653B8C96CEF7060D8460750D80FA5E6FD8B2D2982E5BA1D5884B732208E83FAAEDAEA594848C6C45C44D5232708570FFEB953E042472A51C0F8B82782CB325A265E3990D11E1EAA417622079D29D232A43960D1AA8243330028A0739B61DCC93F290852AA11FD914DB3ECE35B10A6EDC417CCA757834C3BAC2AE199B2B33600C6A892C3EF9AACA70D59334FF671321ABB5E8A4D9AD7DC93DEE7B20EAA4A220668BAE7E0F629FED4DFEF2119D8A55BA1B6C7D365CD823228B09413055800AB92048E13221D243876D746A,
		ram_block1a_249.mem_init3 = 2048'hE8BEFAAA817F481DB12F9C818EB09C9A6F90E2E7F8288B7647CBFFB3A4F37390676B61535E698B4633891812E278F5605FC9AC24682D3BA9D6C361AFD480C36D7A36F36C1ED38559B88CB2D8DB4180FE8B07B9CD22FA049C4E30B0D6473A566A2CD553C5907FA561717A038A7394F4937A20488345BD3F8034F03CB22E7B9515FEF7D405273CD0B7309030FD6093FA9BB0705677507313F0AA889D51E855235C57C7575CFE0669E8C2E8B10338712106627B2A21017663FAF3A5BDE42D13A4DCD51705489269F5871EEACFF30913901BBBE72BE71CDAFFF108431A27D4CFDAC760D14DA0D3AFC02ABA75B7129ACB4A247CB279C94C8F57035C116B251FC1EF32,
		ram_block1a_249.operation_mode = "single_port",
		ram_block1a_249.port_a_address_width = 13,
		ram_block1a_249.port_a_byte_enable_mask_width = 1,
		ram_block1a_249.port_a_byte_size = 1,
		ram_block1a_249.port_a_data_out_clear = "none",
		ram_block1a_249.port_a_data_out_clock = "clock0",
		ram_block1a_249.port_a_data_width = 1,
		ram_block1a_249.port_a_first_address = 253952,
		ram_block1a_249.port_a_first_bit_number = 1,
		ram_block1a_249.port_a_last_address = 262143,
		ram_block1a_249.port_a_logical_ram_depth = 307200,
		ram_block1a_249.port_a_logical_ram_width = 8,
		ram_block1a_249.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_249.power_up_uninitialized = "false",
		ram_block1a_249.ram_block_type = "AUTO",
		ram_block1a_249.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_250
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[31]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_250portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[31]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_250.clk0_core_clock_enable = "ena0",
		ram_block1a_250.clk0_input_clock_enable = "none",
		ram_block1a_250.clk0_output_clock_enable = "none",
		ram_block1a_250.connectivity_checking = "OFF",
		ram_block1a_250.init_file = "../RAM/image.mif",
		ram_block1a_250.init_file_layout = "port_a",
		ram_block1a_250.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_250.mem_init0 = 2048'h66EFC6FC5E7E1203F63BD2B92250FE690636490D11F3991FA3F730C9ABEBB136FA30EF8434C3D53DA0366CF57F23AC160117178217C2E63071CF8CE75E9C7F83A8BDC490DB5870F83830AB3F987377A2AECF009E5770671FC1B3F58D68F9ECBC6E497FE5E78851FC8370AE2340104E880460ABB3FDED766E9BFF591A721CFB90CD39B966DA41E5A88903D67B7FE7D5DB1CAD0FBE75420379820382480A1018A8E64BD7BD9F460677E9E969DE786EEF9FEC166499DAFF07A5D3F4AB1322CEF91FA6BA06BE1346966452BE51C7CD5EF03562EC7BC4D5195A7DC48632B5DABC58688F3613CE4CCA11ED57FF6169553AF040FDF5E0A5EE0577602BB744B7F759A0BE,
		ram_block1a_250.mem_init1 = 2048'h252E521C29A96A03314843AEA666B35819F841EF43E1880720C7067DDB42ACFF72485DE3C493F24877C41D5A205290B256E73AA0464E6303AC38E69C53CC4A6439A7D8135BC5A6D83740891A0F3F28F96FBCEEFD42116E36903D09E1A81CEF4D003043EE2261C227897F23C8BE7DE37FBBDF9160AC8C0CAFAE35BCE476017967C5CCAB40EF97526E7E5EFF62EDA7B4F091A02B810CC627CA974D3E09F2B7B96266FABD094A27194F2E98C99B8123079D40C463D071F18F0319C5F7CC181B9E9C1C7245CEB0E5996958919E7746DD4071FF844A708492E32B8CD16F8CF2B52EDE960D2AFD902863B7F74D1F7DC983BEA3D7D6A7A5EC64DC71EA2B1B5A5197A778,
		ram_block1a_250.mem_init2 = 2048'h92B248E7F55DA2DC8EB4192B1BBB82FD5ACFCB4BB20FAD82C5553D84BD3EC93F75203F024019AEF08D1923B1CF60A69FC9A30CD490B018016A115BABF6E2C48881BEC31D3C5F128C20C99B45D2DCBE10343EFD81E7C7CF7680BAB0847EA1A0DD66364BCE617B82E9E2502A7BD23411C60A6743331A1E51E8A8D0C2C3594D7C6DB004C270FFEB39691054C3DE2160600BDE151194C352ED3C64710D674A052D1249C5E4DC1CC6AC9D0B851ECE177A336912BD4E8D163F4AAF72A70B20C605D95B988F801F9E453A2DF2D93EC48BC0A27F1CF866686900860B1E6696E27933F12C387CC8F8F182F199446E2B14F2C97F51B6E38942881DFDB607D3CFCF06DDE7F7,
		ram_block1a_250.mem_init3 = 2048'hEE60819F000A0FEE24FCEA7ACCCE04647BE07D951F89079CCF1F94BE88263B9FF37CAE3E1CBDEBF9EFBE8FA85021078B21CF0E64E3AB0C2566A4F2FAA65EC37605807AB71F04E7F84D711D98B23B087D398A29C8A403F644D367FCDD8E85F240982FA585119ED7E86D2145936DAED8C28480CE60A7F754E7D4284F5687F2FE0182FB779538D0A33C61D50885B025FA1AE47660D56530167C53680D7983C527768031C097C820205BBC055A8E0B0A0141CCDB403760C8D3FAA2BF99FEE31A22080465CB486A45113416081EB384ABC803C3F8CC8700204670D9BFE036B749FC1A19ED021D419EA99E5E56175D7B5A785A353265EDABC147AE71171E2085FF3CD5,
		ram_block1a_250.operation_mode = "single_port",
		ram_block1a_250.port_a_address_width = 13,
		ram_block1a_250.port_a_byte_enable_mask_width = 1,
		ram_block1a_250.port_a_byte_size = 1,
		ram_block1a_250.port_a_data_out_clear = "none",
		ram_block1a_250.port_a_data_out_clock = "clock0",
		ram_block1a_250.port_a_data_width = 1,
		ram_block1a_250.port_a_first_address = 253952,
		ram_block1a_250.port_a_first_bit_number = 2,
		ram_block1a_250.port_a_last_address = 262143,
		ram_block1a_250.port_a_logical_ram_depth = 307200,
		ram_block1a_250.port_a_logical_ram_width = 8,
		ram_block1a_250.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_250.power_up_uninitialized = "false",
		ram_block1a_250.ram_block_type = "AUTO",
		ram_block1a_250.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_251
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[31]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_251portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[31]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_251.clk0_core_clock_enable = "ena0",
		ram_block1a_251.clk0_input_clock_enable = "none",
		ram_block1a_251.clk0_output_clock_enable = "none",
		ram_block1a_251.connectivity_checking = "OFF",
		ram_block1a_251.init_file = "../RAM/image.mif",
		ram_block1a_251.init_file_layout = "port_a",
		ram_block1a_251.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_251.mem_init0 = 2048'h99F000001E000783C640C0F93C30F4A2FE36870BC2E1A95A5EF63D02FC16697207FA4185AC0598E6EF8E3ED2C6348DE1BFEA87585E6EFEF4DCCF9FDA85C5801706B5EC68CE5CFF7B671A7142404AC70341F000601F8004FFC16CFCFC6F13EDF09E096DA53A4B7EE5B3B7A3276FFFB486BC8A039CAC0729F719460696F7470F4E7FC66BD63763C476D97FD6707F4D100B1EF39894792EFCFC9C31A20DE168F8E501F400718F8007BFE9F67D1E7F94668DC411B38A9BADC026C723836EF1CF0D818C44D4F900DBCAF214240023703DDFF79F12328F9145B131613E41F15C80804188AE0F3F1AA7238368D2D23E2F44018300021FD9EE00079FDBC07FDFFFEBC112,
		ram_block1a_251.mem_init1 = 2048'h8B41C328BED848153F3417AD385334979E07800FC001F81B01DFA0019E038400B3633C624097E7FCB79532C63810E8CEC61CF76BBFF70C1C5C06F9FCF70E2932B13E30A41D71EAC7BF6EFAD1562BD1D622777F8323E7ED09E26ED481EE3CF482FFCF800EE181FA2786FF41C8C97D65007FFC6F808A04FA1FAE317F003800E4EA010437BF6FF8269048A6F0D5467AB7EF7714E33DE3D3FA895F7097CCFB27C152B937F034A9E7AE3255E700A3D979CCE1BFFB800070018F0301C5D1CC233BD683FC785404006F360E6A8A378DF804DBEF60CFEE796C97AE46C5E1FBEA020043A6EFF88A537785ED42177DC8862F21C0AA6839D79073D4D8EB93D4839CA0040601,
		ram_block1a_251.mem_init2 = 2048'h2D82C98F72F20F27E74AE6D106443AF83C919C0C399EEC18FD7B36F2040F80307AC00002400197085302BC4A542099E033ADBFD1EFDE2A62CB4E4A2FE06AA56DDB655CA843235D5A8C01E235E4250DFD768DEB07FA03060018D5C96E8AF913FF4CCAE2E1A6AC6BAAF5710DF45F79E0000D8000330003CE1077009C3A2003039244E7C9F0E4EB0ED4B46F01CE33712030CF022E3BAF9B8347734DF4CA1455E2C55A92BCD80F3C2602580902E3C4510D8A230634D1F403C8F97024356D4E0060945F00001F8001F010009920391906E180FDDE74E267C8B2BFFEBFE1827165E0048CF117583FE4F100AC00D3F57A228C15E17BF420837AF529200F5FDEADC219BC,
		ram_block1a_251.mem_init3 = 2048'hFB7F827926F1BCC517598CAD720E7DFFA1D181E4C6C84675DE3792729E48A690B2D1324FB821964F3A373DDBE178041C7E30EA94E026FFD5AFEB9C26F4B73C8489578D1F7594E5735B812758E57E3532AE0A5194103F30E6EEA48B1FF64C1F7F051FC184887F24A4FA4D03761EFB573538A75BFED17978E3ACE31A17D6FF040EFD00C485201073C3AA3F771350C605E3D78C8FCB0D11B0ADCB843C79F81C3900588179BE523EADE9F026E0D039441F37F1BEF036EBB3A10A249E5C158F8092243264714599A1EB0D380EFA822639000CFC004F0700003F880D8DF7C1885901E3419F678192479E0B7A080C1DE4A41D594F41F8FD15CEC6DDCE446734FCC70B75,
		ram_block1a_251.operation_mode = "single_port",
		ram_block1a_251.port_a_address_width = 13,
		ram_block1a_251.port_a_byte_enable_mask_width = 1,
		ram_block1a_251.port_a_byte_size = 1,
		ram_block1a_251.port_a_data_out_clear = "none",
		ram_block1a_251.port_a_data_out_clock = "clock0",
		ram_block1a_251.port_a_data_width = 1,
		ram_block1a_251.port_a_first_address = 253952,
		ram_block1a_251.port_a_first_bit_number = 3,
		ram_block1a_251.port_a_last_address = 262143,
		ram_block1a_251.port_a_logical_ram_depth = 307200,
		ram_block1a_251.port_a_logical_ram_width = 8,
		ram_block1a_251.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_251.power_up_uninitialized = "false",
		ram_block1a_251.ram_block_type = "AUTO",
		ram_block1a_251.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_252
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[31]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_252portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[31]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_252.clk0_core_clock_enable = "ena0",
		ram_block1a_252.clk0_input_clock_enable = "none",
		ram_block1a_252.clk0_output_clock_enable = "none",
		ram_block1a_252.connectivity_checking = "OFF",
		ram_block1a_252.init_file = "../RAM/image.mif",
		ram_block1a_252.init_file_layout = "port_a",
		ram_block1a_252.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_252.mem_init0 = 2048'h000000001E000783C600D8F93FF0E8E401C8540BF9FEB24151F05800800010165FEAF180AC066E6EA9A5A330041F6128C60107139E0EE60F63306BFDF642FFF6023E88416E5E0EDEF8CF01819FE21001000000001F0007FFC140FCFC6FF3ED3541F699E53C4E3E6296F049A170000C7F2CF5AD9BAC16DFB5CA440C922C7E73D98200136DB2BEC408E7802A7E7F7EBFF818919A25B0CE7A9EB0CE708F6F870103000000018F0007FFE9807F1E7FFB659D6BEFCD1A9B1F00680AD07FC66530017FFA15BCFD0013FCB8D86484CD4C732010000C027D527C18099F41F77ECFBFAFB98D5BFF0FF2CA358E3819A00C5880000000000001EE0007FFFBC07F9FFFF14146,
		ram_block1a_252.mem_init1 = 2048'h81AB9B46BFF95A876EC80BD1605BC8106000000FC001F803001FD801E1024C000C7E821C33041F3A97C8C073C00E102539BF3FDE7FFAB57FF000FF3FEE3D0C201E1100FE1F71E1C0409CFBE52F07FFC2E1BBA64D03ED7487DF5008A59C12C8000000000EE001FA2780BF65C8F0FDEF000013001F1DD0060F8E3F800000002A01BEB65FE5EFFEBDFFB000F0A74D6DA40B8E1B43D82FD3F687608EFFF10FB7FEC08022E5B07BF4D8A7379000E1A50500010000000070018F030105E1CC3CFBDF800382A40FCE50CB037682D00BC002099E1F50AE6DEC970DEDFC1969F3611F433D00030A9E1F81E10DA88247F9EFD8FF6E018A85B1E2F9E9CD819B021700682980,
		ram_block1a_252.mem_init2 = 2048'hC1D9318773830806D894FFEA3E73F8F07E4A1B84E16EA401BD73075CC7038030800000024001800038034003C43280003CC0CC2EB185D763F8C0495001C045FC267B1FD6FFD7AB778701BBBE79BF4A36897815C7FB8300007F05FFF73AFDF0734F8B5FE9C76EBF25E87E08FC5F000000F00000330003C0001801E003F40C40000728300F1B8EF446BB6003C1C04CE0FA2E9F7FF36FE7EF4B9F81A5E4219F243D749240980FFC18004FFEFD199B5FFFF6031BC049F7FE08A237280119CE1B0010E000001F8001F00001198001F704A0000138181D8E027D3E7C9000398174005C735EFFED7FFF517BF180C3E31708A9307871C06C8378C220BFFFBC33E31FFFFC,
		ram_block1a_252.mem_init3 = 2048'hD5817F8EF57FC65F169FF70F7C3E02002A3F0185050835603FF868FFEFAF7358F3F5F04FF410604CEC300148404F020080001704E02000022B1D003E94D80007BF0400FDC1695D7C8001F327047D3DB575F67F46FAFFCEFD3FA7E617FE3C00800ED00187831F853918BEF9F8CF03DBFA3FC7E7FECB6080EFE0E2BAB7A7C0040000003B0520100C002C03801F40E400033B05003D12CECC3E36000C86021CBF48AAFFFF65BFDED5337017E9F3313C0048C1470034E3838008D9EFE5F18FF9B237B7E7DF82F4036309B40A2E82C1450000000030070000000031860007A87F00007E83807FE4E03A1B85001F62028F9F6479FCFFE2FF6EB5169827D9F6BDBC498B,
		ram_block1a_252.operation_mode = "single_port",
		ram_block1a_252.port_a_address_width = 13,
		ram_block1a_252.port_a_byte_enable_mask_width = 1,
		ram_block1a_252.port_a_byte_size = 1,
		ram_block1a_252.port_a_data_out_clear = "none",
		ram_block1a_252.port_a_data_out_clock = "clock0",
		ram_block1a_252.port_a_data_width = 1,
		ram_block1a_252.port_a_first_address = 253952,
		ram_block1a_252.port_a_first_bit_number = 4,
		ram_block1a_252.port_a_last_address = 262143,
		ram_block1a_252.port_a_logical_ram_depth = 307200,
		ram_block1a_252.port_a_logical_ram_width = 8,
		ram_block1a_252.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_252.power_up_uninitialized = "false",
		ram_block1a_252.ram_block_type = "AUTO",
		ram_block1a_252.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_253
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[31]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_253portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[31]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_253.clk0_core_clock_enable = "ena0",
		ram_block1a_253.clk0_input_clock_enable = "none",
		ram_block1a_253.clk0_output_clock_enable = "none",
		ram_block1a_253.connectivity_checking = "OFF",
		ram_block1a_253.init_file = "../RAM/image.mif",
		ram_block1a_253.init_file_layout = "port_a",
		ram_block1a_253.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_253.mem_init0 = 2048'hFFFFFFFFE1FFF87C39FF2706C00F081FFFFFC0F7FFFB38424FF06402A000148B0013DE7293FBE1815061D005D2B93EF7FFFFF8EFE1F119FF7FFFE3FFF640FFF6013C8D80E85E00D9F000000060020800FFFFFFFFE0FFF8003EFF0303900C154C7FFFFD1B3FCF3E00D1F00FA1E8000A002308D66553F8210AFC377067F2F8A427FFFFFC9BCDC13BF8FFFFE27E7F7F9FF818959844300E749E6000010DF0000000FFFFFFFE70FFF800167F80E1800799D30FFFFCE59BFF0010123003E64300010039E22B027FCC20152FB8FCF6B2CD7FEFFFFFFD9E2F83E7F9FF7FF67FCFBF8FF98903FF0FC109B18EB818000DE0000000FFFFFFFE11FFF800043F806000047E55,
		ram_block1a_253.mem_init1 = 2048'h80A3C3F0BFF92908A0000381A0418010FFFFFFF03FFE07FCFFE02FFE00FC53FFFF84FFFFF59BFFBAF7FC0050001E503C0050A002800470120FFF001418B356E4FFFF3FFFE08E193FFFFCFBF10F0FFFC0E033D03103E1FB0000800058C0030000FFFFFFF11FFE05D87FC08637000248FFFFE27FFFFCD3FE2EBE3880120000080E000D2014300590901FFF09CCFAB3DBEFFFFFFCE9B02C0F7F7FFC9FFC0FB7FFC0802AE600F3E86700C8000041C1020001FFFFFFFF8FFE70FCFEFA0233C0041C7FFFFDFBFFFE79FB0B3E83300B40000C05800E4181736BC08103FE9ACDD6BB1C33FFFFF5EF807E1EFF3FFFA7FFEFA6FFEE00108030F0F006CA7C00021300002000,
		ram_block1a_253.mem_init2 = 2048'hFE79FE788C7CF7F9FFF8FFE33E75F8F07D339802E00E94003D73073982038030FFFFFFFDBFFE7FFFFFFCFFFC23C97FFFC1FFF3FFDE2BE023F7004D40014D45FC3E80205500100A249FFE74498A82F7FFFFF9FEF8047CFFFFFFE9FFE73AFDF07F4CB300E1EBEE7023A07008F85F000000FFFFFFCCFFFC3FFFFFFE7FFC03F0BFFFF81FFFFFCFFBF8563C6002E0003820FA0F21400010002A140FFE6619EAA2DFFEDF53FFE7F003FFFFCFFFFFF9935FFFFE03031831F7FE372FA8200171CE018010FFFFFFE07FFE0FFFFFE67FFE00F9DFFFFE0BFFFFE35EFE367F7000A80146A07C0080002A0000D4140FFF2418F8B7D5F7FFBFFF6F7C873FDFBFFFFFF3832FFFFC,
		ram_block1a_253.mem_init3 = 2048'h48000048068005A679E06CF08500BFFFDBFFFE7BFBF7FB9DFFFFF8FF8F8F33D8F3C5EC4FF3000053C0300FB180E60000FFFFFFFB1FDFFFFFEFF3FFC10B47FFF840F7FFFD8EFE377FF801B700017CBDC1E20000800380058581D808C00502BFFFFFDFFE7B7FE07BD1F83FF9FE2F8313F9BF87C3FEC66000E7C0E7056786E00400FFFFFFFADFEFFFFFECF9FFE08F1BFFFC1EFDFFFC627F393FFE002E00009F3F78E003802103C10641CFF84A44C202BF7F3EFFFFCB1C7C7FF6FF4FFDF78FF5B231B6C7DF00D80063063009128203810000FFFFFFF8FFFFFFFFFD79FFF84794FFFF9AFFFFFF393FC49BFF00160002CE9F7C7A00000501610624C7F8E641CE82F7FF,
		ram_block1a_253.operation_mode = "single_port",
		ram_block1a_253.port_a_address_width = 13,
		ram_block1a_253.port_a_byte_enable_mask_width = 1,
		ram_block1a_253.port_a_byte_size = 1,
		ram_block1a_253.port_a_data_out_clear = "none",
		ram_block1a_253.port_a_data_out_clock = "clock0",
		ram_block1a_253.port_a_data_width = 1,
		ram_block1a_253.port_a_first_address = 253952,
		ram_block1a_253.port_a_first_bit_number = 5,
		ram_block1a_253.port_a_last_address = 262143,
		ram_block1a_253.port_a_logical_ram_depth = 307200,
		ram_block1a_253.port_a_logical_ram_width = 8,
		ram_block1a_253.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_253.power_up_uninitialized = "false",
		ram_block1a_253.ram_block_type = "AUTO",
		ram_block1a_253.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_254
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[31]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_254portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[31]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_254.clk0_core_clock_enable = "ena0",
		ram_block1a_254.clk0_input_clock_enable = "none",
		ram_block1a_254.clk0_output_clock_enable = "none",
		ram_block1a_254.connectivity_checking = "OFF",
		ram_block1a_254.init_file = "../RAM/image.mif",
		ram_block1a_254.init_file_layout = "port_a",
		ram_block1a_254.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_254.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4FFFFFFC7FFFFF83843BFF07C0360001C03001BF0068000218F001E060410806000000000000000000080001C0009BF0009FFC373FFF7A1FF27FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7C7FFFFDFF3FCEBE00EFF00FA198000E00200CF0070000218F800F860630C17800000000000000000700001D8180806007E76E67FBCFF18F61FFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5F0FFFFCFF9BFF00001DF003E67F00010038063803003020858047060630C0F8000000000000000006008009803040700676FC00F03FF7CE71C7E7FFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FB7,
		ram_block1a_254.mem_init1 = 2048'h7FDC3CFF4006F7FFDFFFFC7EDFBFFFEFFFFFFFFFFFFFFFFFFFFFEFFFFFFFDFFFFFFCFFFFF1AFFFC6F7FC0068001E703C0070E01B8000511E18000C1C1880431B0000C000000006000003040EF0F0003F1FCC3FFEFC1EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFAFFFFFFE7FFFFCCBFE31BE3F801E0000380E003C601D8003519E00000C0C1880C010000000064000000080036003F048003F7FDD1FFFFC1FFFFFFFFFFFFFFEFFFFFEFFFFFFFFFFFFFFFFFFFFF3FFFFFFEFFFFFFFFFFFFE75FB0CFE83F00CC0001207001E600DC001C18F00000E0C108040C00000000060000000C0007800107F0011FFFF7FCFFF0FFF37FFFFFDEFFFFFDFFF,
		ram_block1a_254.mem_init2 = 2048'h0186000000000000007F001CC18E070F83FC67FF1FF17BFFC28CF8FFFFFC7FCFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFF9F8FFFE3FF004EC00191C5FC3F81807700100B3C800018180880C0000006000000000000001E0018C5020F80B37CFF1E1C11FFDFDF8FF7FFA0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFCFE3FFB63F6003200066E0FA0F81C03300004B1C00000C180880C000202C000000000000300000066CA00001FCFCFFFE0801FFDFDFDFFEFE31FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFE318FFCE7FF000D80170E07C00C0C03B0000711C18000C181880C20800000090000000004000000C7CF00003,
		ram_block1a_254.mem_init3 = 2048'hCC0300CE060007FF0000303004008000040000000000000E000007007070CC270C3A1FB00FFFFFBFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFDFFFFFFFF7FFFDFFFFFB7FF801CF00077E3DF1E60300C6038007FD8000541004008000002000000000000E07C00607F07CEC07C0783C013F9FFF1FFF1FFFF879FFFBFFFFFFFFFFFFFFFFFFECFFFFFFFFCFFFFFFFFDFFFC7E7FFF3FFE003200039F3F78E202806703C00779C0001C1000008080018000000000000100F0020E700E4DCFC9F820FF3FFF9CFFCFF7FD7DFFFEFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFF7FFFFFEFFFFFF3F3FFF9BFF001900034F9F7C7B0180670160073CC00018100C80C000,
		ram_block1a_254.operation_mode = "single_port",
		ram_block1a_254.port_a_address_width = 13,
		ram_block1a_254.port_a_byte_enable_mask_width = 1,
		ram_block1a_254.port_a_byte_size = 1,
		ram_block1a_254.port_a_data_out_clear = "none",
		ram_block1a_254.port_a_data_out_clock = "clock0",
		ram_block1a_254.port_a_data_width = 1,
		ram_block1a_254.port_a_first_address = 253952,
		ram_block1a_254.port_a_first_bit_number = 6,
		ram_block1a_254.port_a_last_address = 262143,
		ram_block1a_254.port_a_logical_ram_depth = 307200,
		ram_block1a_254.port_a_logical_ram_width = 8,
		ram_block1a_254.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_254.power_up_uninitialized = "false",
		ram_block1a_254.ram_block_type = "AUTO",
		ram_block1a_254.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_255
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[31]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_255portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[31]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_255.clk0_core_clock_enable = "ena0",
		ram_block1a_255.clk0_input_clock_enable = "none",
		ram_block1a_255.clk0_output_clock_enable = "none",
		ram_block1a_255.connectivity_checking = "OFF",
		ram_block1a_255.init_file = "../RAM/image.mif",
		ram_block1a_255.init_file_layout = "port_a",
		ram_block1a_255.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_255.mem_init0 = 2048'h00000000000000000000000000000300000038000007C7BC000F83FC1FFFE3FCFFE40FF97FFFDE70FFFFF9FBEF7F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000008380000200C031C1FF000FF05E07FFF1FFDFF30FF8FFFFDE707FFFF9F9CF3F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000020F00003006400FFFFE00FFC1980FFFEFFC7F9C7FCFFFFDF7A7FFFF9F9CF3F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000038008,
		ram_block1a_255.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000100000002000000300000E7000010803FF87FFE18FC3FF8F1FE47FFFEEE1FFFFF3E3E77FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000018000000100000018000033C01C041C07FE1FFFFC7F1FFC39FE27FFFEE61FFFFF3F3E77F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000C000000000000000000018E04F0017C0FF03FFFE7F8FFE19FF23FFFFE70FFFFF1F3EF7FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_255.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000060000000000006070001C00FFB03FFE3E3A03C07E7F88FFEFF4C37FFFE7E7F77F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000003000000000000301C0009C09FFC1FFF9F1F05F07E3FCCFFFFF4E3FFFFF3E7F77F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000400001CE70001800FFF07FE8F1F83FF3F3FC4FFFFEEE3FFFFF3E7E77F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_255.mem_init3 = 2048'h33FCFF31F9FFF800FFFFCFCFFBFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001000000000200000000800020000008007FE00FFF881C20E19FCFF39FC7FF8027FFFEFEFFBFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000130000000030000000020003818000C001FFC1FFFC60C0871DFC7F98FC3FF8863FFFE7EFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000020000000008000001000000C0C0006400FFE0FFFC30608384FE7F98FE9FF8C33FFFE7EFF37F3FFF,
		ram_block1a_255.operation_mode = "single_port",
		ram_block1a_255.port_a_address_width = 13,
		ram_block1a_255.port_a_byte_enable_mask_width = 1,
		ram_block1a_255.port_a_byte_size = 1,
		ram_block1a_255.port_a_data_out_clear = "none",
		ram_block1a_255.port_a_data_out_clock = "clock0",
		ram_block1a_255.port_a_data_width = 1,
		ram_block1a_255.port_a_first_address = 253952,
		ram_block1a_255.port_a_first_bit_number = 7,
		ram_block1a_255.port_a_last_address = 262143,
		ram_block1a_255.port_a_logical_ram_depth = 307200,
		ram_block1a_255.port_a_logical_ram_width = 8,
		ram_block1a_255.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_255.power_up_uninitialized = "false",
		ram_block1a_255.ram_block_type = "AUTO",
		ram_block1a_255.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_256
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[32]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_256portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[32]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_256.clk0_core_clock_enable = "ena0",
		ram_block1a_256.clk0_input_clock_enable = "none",
		ram_block1a_256.clk0_output_clock_enable = "none",
		ram_block1a_256.connectivity_checking = "OFF",
		ram_block1a_256.init_file = "../RAM/image.mif",
		ram_block1a_256.init_file_layout = "port_a",
		ram_block1a_256.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_256.mem_init0 = 2048'h00800000000000007E0027FFCF030000C7F9FE700FFFFC41FFFFCFCFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000400000000000001007F0007FFE7910030E7F8FE71C7FFFC00FFFFCFCFFDFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000200200000000001001F6807FFE1C0801873F8FF71E3FFFC00FFFFCFCFFFBE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000020000000000000000100000000003000FF403FFF049C00C,
		ram_block1a_256.mem_init1 = 2048'h00000000000000000400000000000000080000000001B000000079E77F0000039FF1FCF07FFFFC43FFFF9F9FFEBEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000400000000000000040000000000400000001FFD3F0000019FF1FCF03FFFFE43FFFF9FDFFFBE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000100200000000000800780007FF9F020000CFF87CF01FFFFC41FFFFCFCFFFBE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000,
		ram_block1a_256.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000100000000000000300406020000000070800000007F477C00000E7FF0F9E3FFFFF0C7FFFF9F9FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000600400000000000000208000000018C00000003F83FC6000073FF0F9E1FFFFF847FFFF9F9FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000020040000000000000010000000000160000000FDF2FE6000073FF0FDF0FFFFF847FFFF9F9FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_256.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000001C0400000C3600000003F819A3000038FFE1F003FFFFE4CFFFFFBF9FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000004000100A0C0000072300000000FE0CF900001CFFE3F903FFFFE0CFFFFF9F9FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000060001E0200000001C180000000BE04FC00000EFFE1F983FFFFF0CFFFFF9F9FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_256.operation_mode = "single_port",
		ram_block1a_256.port_a_address_width = 13,
		ram_block1a_256.port_a_byte_enable_mask_width = 1,
		ram_block1a_256.port_a_byte_size = 1,
		ram_block1a_256.port_a_data_out_clear = "none",
		ram_block1a_256.port_a_data_out_clock = "clock0",
		ram_block1a_256.port_a_data_width = 1,
		ram_block1a_256.port_a_first_address = 262144,
		ram_block1a_256.port_a_first_bit_number = 0,
		ram_block1a_256.port_a_last_address = 270335,
		ram_block1a_256.port_a_logical_ram_depth = 307200,
		ram_block1a_256.port_a_logical_ram_width = 8,
		ram_block1a_256.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_256.power_up_uninitialized = "false",
		ram_block1a_256.ram_block_type = "AUTO",
		ram_block1a_256.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_257
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[32]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_257portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[32]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_257.clk0_core_clock_enable = "ena0",
		ram_block1a_257.clk0_input_clock_enable = "none",
		ram_block1a_257.clk0_output_clock_enable = "none",
		ram_block1a_257.connectivity_checking = "OFF",
		ram_block1a_257.init_file = "../RAM/image.mif",
		ram_block1a_257.init_file_layout = "port_a",
		ram_block1a_257.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_257.mem_init0 = 2048'hECBFA79512503AF39DBB8297BB52D255FC9C9372C317F5B5E15B22F330946157EED279F14D913F4C01273D952E675CE4A036967CA746E491AA02A8A67BC1CC0694DC841FD215035FB812B150DE6F6491896B835709C6D2E08F48FED1A769ED2730F762BE06E58573282785A605ADC56D8EA424043AD0BAB4E225436E8EF32537EDD3B50E11B6113BA4278F0359B4DBE80C46C6A9E556572AD7B3B6DD89F596F244F3FEB22AD0424F23B6051687AA2E5DC105AD0C42F552EB2229088663511A03D177EA384B782E9E9AE264D718A22210475629A9A5FC3CD913088DA3FA0E10BF636F1C8841532A31DCDF0B9C64A91A323B2DEE8F1BF39610CD3A4CBFF3B60233,
		ram_block1a_257.mem_init1 = 2048'h4C55BF2A0C6C0FC1BCDD5AB1DDC96F07B278E481C610C407635A65188EE1A3157510D35229984990CEE2B7E0CDFF1D2C520C06810089E98F526321F7343E3CD62AB23952D761DB544690B2B111F029000CAC71E3C13C4D0FD24662704AE90C461F0619281BA99FEF9773A9F0ED005C1484B60BC2D4B3A3563F6683F9E4E1CDCBBE21695DA72615E778BB35F53BBA816B43DAD2053CE957514DF69A4222C21DEB0F9E53E0343C268B472B53F1411297AF12A704AF1467083F855750B5B270A9B10A24C2F418998B6B05BA4EB5D974403027212173D45631C13883EADE26910851311E9471BB6581A1048A1A89662D0EC56C142D0BFAA047FAED3AD3A59EB22D48,
		ram_block1a_257.mem_init2 = 2048'h753CAC408CFD0D9FAFFF237CC6DAC74B09C42004E597ABB02E888B76227DF5BB5558E998B23AD58BE79A208970355BEC982FCB54C70DA53C9A62DDCD0CB3408980926437C079004AE045300A8CF9647F1D61C89B3BB578ED3AC930BD4F5BE41B2FA512F58A72D69DD9254C1AE64DBA592F076F1703A8D42C1E78444756C36E2FCF8BE2DEA412FEAE8A487E1BD9D1AD320345F4EB9B826C14B7A395DB31FDD462B5DC1D28F1C736D803995BAF76C79FFBAAFAAE247B541DD87A590CC52DAD52CD4672DA77839ED32396EE02EDADCCC155123C30F19A8F740F3AF77F4CFD92F1787AE2551B134719239539368C8D7650476E7FDE62B5A02C6C0DBED259C1E3A104,
		ram_block1a_257.mem_init3 = 2048'h9EEEF8BAB935A7A1DC274CC95C7B238D242E6A7D1AE8F8C6361D5015DC26D4727847FC9B296ACAB792F7B9244B4D8D0F241DC15EC0EF584185041F7B4CD09301C156FDA494828C3885C176AB2149419D08792259AB2B9B944B8C4F3A266D074BAAEA404475F3ABC96C5AA9466856B295A53F520FECB1524E3748E7C804B6FBE6F51A75D8BADC5CE5522B799680816AE593A988BE7E934D7D201B2D414A74C6BC7B8A4968D1EE8D1475C0124421FB08735E8D4FDAEC8081D2B2C29482CC72F430380B218071ECC6DD269ABE619D4148CC57D8C50B6684076C961D419EE388F4611A023C5D8ECA8C477E8911239494CBAF0827A72A45D168F214E64E8C711100D9,
		ram_block1a_257.operation_mode = "single_port",
		ram_block1a_257.port_a_address_width = 13,
		ram_block1a_257.port_a_byte_enable_mask_width = 1,
		ram_block1a_257.port_a_byte_size = 1,
		ram_block1a_257.port_a_data_out_clear = "none",
		ram_block1a_257.port_a_data_out_clock = "clock0",
		ram_block1a_257.port_a_data_width = 1,
		ram_block1a_257.port_a_first_address = 262144,
		ram_block1a_257.port_a_first_bit_number = 1,
		ram_block1a_257.port_a_last_address = 270335,
		ram_block1a_257.port_a_logical_ram_depth = 307200,
		ram_block1a_257.port_a_logical_ram_width = 8,
		ram_block1a_257.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_257.power_up_uninitialized = "false",
		ram_block1a_257.ram_block_type = "AUTO",
		ram_block1a_257.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_258
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[32]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_258portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[32]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_258.clk0_core_clock_enable = "ena0",
		ram_block1a_258.clk0_input_clock_enable = "none",
		ram_block1a_258.clk0_output_clock_enable = "none",
		ram_block1a_258.connectivity_checking = "OFF",
		ram_block1a_258.init_file = "../RAM/image.mif",
		ram_block1a_258.init_file_layout = "port_a",
		ram_block1a_258.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_258.mem_init0 = 2048'hA523585F422AB010F8F6CBE753BAE81BA23E3FA9B8E5F1DED3FEA72679BF432625F42E76DF430E04A3D6262FC5357979B9914BC581C581AB42C88735A0C6C346F81F87BFDF2B2838842E4322A8F08F1A0C45FC28619593713CE84C883567B387EE211AA7040DD5B95B9B7BF6DF2C403656AB338223246F6B81C66C5DDCFE6A32484EA1DFC13373D35D43E9896B4F8F84F02F5E41EEA90F9A3735884DE43B077BAE8C796D2A46B7266897DF073A5946CFC9836C17BB885F0F80C7A2FEE4C0B77A303BF35B5AB74E989DCE04C262C74FEFD24F3675767C23820AA87B3CC76C62B49D0F9ED0CF94FC0228D997EE77B00373F630D953B30824E95EEA825FA7AC5E32,
		ram_block1a_258.mem_init1 = 2048'h0EA221ABCC0C01EEE5A63C7F5C18468B96F8CBA62ACD1CCE17AD06F9AEBA7440871883852ABDE67AB03D6CDDAD3240C566519DCCDD406E4C5A452491BBC6F5845474532719B1B91F7B4395853C1D86350F49627F2CDC413EE5C58E8C6F081D96A912E13D965EE81C1288A0DB11D40E503FC49858D06B4D5CE001409B0C034B74027CC93018A6566ADC6F6C5AC17774909EF4326B02EA2ACDB99E42E31CD94916081EC43FCD1DE0826BACA582073E4F384B9FF8C51D55E9ED8341683A8B7F9CACB0490E7B88AF36C37E0FCBB2153F36B1E6F511BACAA898FE672B0A68D9DA9472F043002CD6843358F31CA4408D8B4F9A681F0E082E71A38BF3EA33D3543D0FF0,
		ram_block1a_258.mem_init2 = 2048'h5523186C1359DE84DB9DF2E50F4B1D183B842F77EC403C10E7833D587E308A6934ACE4990652870A926980A3D96D4D19862F0F1D2B15B34AEA4E909A9F6B4069C0A4998F5D3FAA8DD7AFFE26935B9E7740AADF56862B6AF199F728E00735377148240EA78AFCA8853BEBAE16A6893AAAE64B4E44DCEAAE8CA1C7C07E4ADA2CCD21151E135BA222335BC14D03810C479E260701B10E9F5C318493837799A357B4BF04866BFD9208CD0AC498DB90EF77B493393027FB20005EE14016DE1C586A54BAD2FF5EC1E991F715F6020C40818866C311DF3BCC0EC0728ED54578001C617D7C8F9277FE008C270C0D4D98A8E81A17E9FB641D255805A1894779272D5CDF18,
		ram_block1a_258.mem_init3 = 2048'h324EB301C70ECCF7A8715739798BDD8D87E71AE4D4CBCDF74590612CB01F22DB1C4103F3B0122DA17806FE6B20F3A59FCA2476FE5786B3EF73BC37CA5247D0DD204B9C38BEBE84A00F1CCA10F55C36F94779E37E2D9004BBD68C568C7E5D894C6D9CFE2C526E7AFC36CDE1E61404328296C229F77448BD30EA0FE5A5A4692DFF24FBFEFB096425FE680F01B082A1E4CA6C306EF906741D0D42F111FAEC3CF03FA5061225B2785CE79D0A58570F78CC083C82F31D1BD5349ADA84EEDCBD21F2581EE03777004C7946EA1D1C6CEFB84202F73B1A7AF3C35FF72F0D41D14B5432D965484C4AFE4AB75C064449F57E594E656495940C2468D8E892202FB5613F3D8C,
		ram_block1a_258.operation_mode = "single_port",
		ram_block1a_258.port_a_address_width = 13,
		ram_block1a_258.port_a_byte_enable_mask_width = 1,
		ram_block1a_258.port_a_byte_size = 1,
		ram_block1a_258.port_a_data_out_clear = "none",
		ram_block1a_258.port_a_data_out_clock = "clock0",
		ram_block1a_258.port_a_data_width = 1,
		ram_block1a_258.port_a_first_address = 262144,
		ram_block1a_258.port_a_first_bit_number = 2,
		ram_block1a_258.port_a_last_address = 270335,
		ram_block1a_258.port_a_logical_ram_depth = 307200,
		ram_block1a_258.port_a_logical_ram_width = 8,
		ram_block1a_258.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_258.power_up_uninitialized = "false",
		ram_block1a_258.ram_block_type = "AUTO",
		ram_block1a_258.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_259
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[32]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_259portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[32]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_259.clk0_core_clock_enable = "ena0",
		ram_block1a_259.clk0_input_clock_enable = "none",
		ram_block1a_259.clk0_output_clock_enable = "none",
		ram_block1a_259.connectivity_checking = "OFF",
		ram_block1a_259.init_file = "../RAM/image.mif",
		ram_block1a_259.init_file_layout = "port_a",
		ram_block1a_259.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_259.mem_init0 = 2048'h3B1FFF1E03FE51E9852C41FB5CDD88E04E3C8CD302F78512FDA313215DA210F9F20FCC062B8004F232642C3E1F6AAA7191EBE575FBE46777063E3AAD846760EAFFE0783FD04E1FF97C6DFE0C867FF00257DFFF1F2172D73D80B116C150C6840566307A9827FEEF196F917C51E6B688FFC1DFC67BCF53D7A21368087DE50E3712DF7C451DCE83081A670299CE04756063FFF03981E07D3E7BFD0A7F43030FF877C327FF0E22BDF89A34927BC1C339579485177C3915F1EF872F89158142CD0CFBCC5E8363AF707DBE9CE600C4FC0EF7D4F4B4DC06F517300FFC044F70A17C0D49FEF07F20C0311FFBE8D67C3D249FFCB5A3E67F3A45FB228AD009975FC1B0A586,
		ram_block1a_259.mem_init1 = 2048'h0FFE3E5433F3FF0F06C7E702EC1879B6A998F03C3505EC89E5E28618C1D25C075C7072B6DB1B93D07FD3125A5D754E3F45A60ED33200EE5D5B0340D3EDFC4225797B4059D9E3F8FB7D09F61411621FCF0FF77C0013E3BEBF0AC7F10AB408231A3AD2FEFE1903981BE732A00AEBB1B62AACEE7EB61C870DDFFFE34209DEF3E88E3D80589F91A6EC486910C26026EACF85267DFFE399661341FDCBCBD4176C5EF30FE1D80003221F73912FF80F2A3E70A1B57FFFF31F98141D857539CA308D8F897061BF5ABE7F8BC5F9E901BB2C48F1CF980E0864914D00314C1968E6355AADB041BEFB719F80BDAC0425EDA2A16450776FE0F008213E1FFB078DFC0EBF3F7044,
		ram_block1a_259.mem_init2 = 2048'h91C0321A11A51AB253E720520015F72EC40430F813C2BF83E783DEA8FE1FB2081102DD59F38F3474D2DB80BABAE4AD22FF35900110186332563EB765372D07963E8F788043BB964EC67580912EF941FBA9226FCCB24D378F13491A888F21377F1764117875FE3F96FBE2DFF8DE192481BE0370A4B0EE3E332BEDC07CF38960037F3C0335002F009B754703E93E0F786FFF83A88AC09C235E80B4ED700EB8EA3EB51212829048F39A60B91BF41720C75580783FD804FFFF4F1C43EF334C1870CBCFD2E060F044A1D9D353020D9995A431BE73328A018B14D931D3735B3E0FB77EFF00246728020F9E0E0C81030BD8625164BC56681D49C9A10C957F2406403F2C,
		ram_block1a_259.mem_init3 = 2048'hB38E9A1CF084D7C9B00D43CEF41C8C2F36EDE46674CE629107AC4DFFCBC8E432E041FFFCBFFDEFBEE4077FC8107F0133D3DA6DFE458FAC00BD7C079E5F607B67E22F7F6A830DA8C7F842C5A895144F2BB67B3FF053E1ADD996934877CDA269F13AFD648F18AB42C8163029880CBA264478003FF8FBFFFF3FF40F266584BFBBABF507CFFB0E86FC003ECF01C5043021A2FE74E4E50D07F76326F72F3159DC7FDC187109A6BF9F03E7FF2B5AF0A4B40B9F9CDA652A235416A5122950809B4F3E12E1C038F8FFCC7FCFE61FFF8B4F2F59E4F707E9FBE8623A01818F41EB00ED62D07E3CA84581335DD6BB1C8777EE2B81A119F3D95C7B9BF6E3AE994E58DC9B6304,
		ram_block1a_259.operation_mode = "single_port",
		ram_block1a_259.port_a_address_width = 13,
		ram_block1a_259.port_a_byte_enable_mask_width = 1,
		ram_block1a_259.port_a_byte_size = 1,
		ram_block1a_259.port_a_data_out_clear = "none",
		ram_block1a_259.port_a_data_out_clock = "clock0",
		ram_block1a_259.port_a_data_width = 1,
		ram_block1a_259.port_a_first_address = 262144,
		ram_block1a_259.port_a_first_bit_number = 3,
		ram_block1a_259.port_a_last_address = 270335,
		ram_block1a_259.port_a_logical_ram_depth = 307200,
		ram_block1a_259.port_a_logical_ram_width = 8,
		ram_block1a_259.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_259.power_up_uninitialized = "false",
		ram_block1a_259.ram_block_type = "AUTO",
		ram_block1a_259.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_260
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[32]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_260portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[32]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_260.clk0_core_clock_enable = "ena0",
		ram_block1a_260.clk0_input_clock_enable = "none",
		ram_block1a_260.clk0_output_clock_enable = "none",
		ram_block1a_260.connectivity_checking = "OFF",
		ram_block1a_260.init_file = "../RAM/image.mif",
		ram_block1a_260.init_file_layout = "port_a",
		ram_block1a_260.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_260.mem_init0 = 2048'hE14000E63C297FF381DC080206FCDB7739C205CDD2F7CAAFFD3F65F37019C00000000606066003C12C97B43FFC0EFBBAD63FD4706047560701FD5A39275800130000003FD0F0000603A000010500001A70E000E31E1D72F900F3B9380B6AFDCF01C964CC3BF882EF6E1F7F4FF31D60002000000207A009DDF39FF47DF83F728B988AB9174CAA4A0C07153652E644001400000001E032000402D400414300007DF85180F1C50A26FC2095BB3812BD7DC12EEE508C1C7583BFB18F1FCF707D4004038103020C01B6B9E329FCC7F8FEB23EF632A0007F16D63ACFDB78F1C02F060000000000C00E00041538003CA47000363E0980FCA80056F7500BEC2001B23E3A,
		ram_block1a_260.mem_init1 = 2048'hF001C000000000F00AB8000053E7824254670037C1E6431FF991861890FFA8FC63820F063B7607A7FFEF6E483F522000F80400C600001435A67FFCEFACFEF3B3766050E6D9E03815BD8AF60610600000F00080000000004002F800042BF7C1A1422D003DE0C33FD7F871600290EEC2EA631C04051C3F94A1FFFF6E093C528801C0007600602604BC99FFF87E9CF97F553179FE743854C0463C3CD25417C0400CF000200000C0000C0610000005C180C181000007E071D7EF86BCB80044F12EFF2F91870503FFDE3BFFF53FB33CD9F00000003AA0A08C0596E1FA337FF3DABD507033FB7FD19E420C033E08048198400A9000000820C00004001000028AC08060,
		ram_block1a_260.mem_init2 = 2048'hEDEE8FAAD0523A8962941C2007E038C0FFFBC000003EC07C187C001181C84BA1EDFF05A60F0DC8FF2BC780BA83D8608100073C0CFFE61B4DDE3E8F9C360A8000009878A080382DF33A01FFC783F31B80F92D450A3E014C90E3A404880A424886FF9BE0000001C018081C001441FECB40517C80DB06D5407FD763C07D838D17F840330E18FFDC12EF5F7F1F983E26800000059084009BC7207F5CFEAFBFBB7870B351192090E24E3FD20E1BF01132B8FB7F87C000000000D00A3C000A23E7852828ED006F0F061EFFEBA1020D61CE1AE0018B0A0F7FF40AA33FEF2F083E361D200000186E1002F561F190FDEE33F6F447C0304FF8D12830C7ED627F2E01F000D1,
		ram_block1a_260.mem_init3 = 2048'h54F9FC00A3FBE07E467EB7CFD1E0B16D88EDFFE5E232E505078C59000430CF9CFFBE0000400010400FF8003BFF809F7C3BEBA40197824FFF2EFC07EA5CBFEF951C120F997CF372BFF99A50A8F3F3000A6186C6706017A466659FBCC7FC83A93D2CFF7F8D5977BA28060005718351D5F8FFFFC000000000C007F018347B8046AC15FE1204E91B03FF976F01FB065FFBA10011168CF9F835B7650FBF907913007800F013D0400E6018000B675FA4EFF79FFCF9FFC80AB94EE0E27A381087B029DCFFFFC0000033803011E0001B30D0BF7D0DFE0F04143F01FE5B3741FE03AADD30000A126C7FFC2100FFFCBF9427183059014112C340046B1C71C57137DDDCF804,
		ram_block1a_260.operation_mode = "single_port",
		ram_block1a_260.port_a_address_width = 13,
		ram_block1a_260.port_a_byte_enable_mask_width = 1,
		ram_block1a_260.port_a_byte_size = 1,
		ram_block1a_260.port_a_data_out_clear = "none",
		ram_block1a_260.port_a_data_out_clock = "clock0",
		ram_block1a_260.port_a_data_width = 1,
		ram_block1a_260.port_a_first_address = 262144,
		ram_block1a_260.port_a_first_bit_number = 4,
		ram_block1a_260.port_a_last_address = 270335,
		ram_block1a_260.port_a_logical_ram_depth = 307200,
		ram_block1a_260.port_a_logical_ram_width = 8,
		ram_block1a_260.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_260.power_up_uninitialized = "false",
		ram_block1a_260.ram_block_type = "AUTO",
		ram_block1a_260.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_261
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[32]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_261portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[32]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_261.clk0_core_clock_enable = "ena0",
		ram_block1a_261.clk0_input_clock_enable = "none",
		ram_block1a_261.clk0_output_clock_enable = "none",
		ram_block1a_261.connectivity_checking = "OFF",
		ram_block1a_261.init_file = "../RAM/image.mif",
		ram_block1a_261.init_file_layout = "port_a",
		ram_block1a_261.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_261.mem_init0 = 2048'h1F7FFFF9FFC78FFF81EC580620F0E8392800068BFF0800200340989C8C07BFFFFFFFFFF9FFFFFC3920F7BC3FFA0E3BD89035C47360588807000082214040000CFFFFFFC02FFFFFFFFFDFFFFE78FFFFE38FFFFFFCFFE38EFE80FBA806006AF4081805070A3807006594E081300A03AFFFFFFFFFFDFFFFFE97F3FFFC7DFA3EB25E980481104B12840007083042C0420008FFFFFFFE1FFFFFFFFFEFFFBE3CFFFF8107DFFFFE7FF1CEFFE095E800163B78268407220A1D8E00646E70EC308943BFFFFFFFFCFDF27F3B63FFEFFCC7F8FE33F8F60080007626101C00006F59C0060000FFFFFFFF3FFFFFFFFDE7FFC31BCFFFC9C1EFFFFF1FFCE4FFB00AEC000BB43FD3,
		ram_block1a_261.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFB7FFFF98FFFFCFDF7FFFFCFFE7A4FFFFE30861800E41FE4200A010984E008A40000C1E7C14D7FFFFFFFFF3FFFFFFC35FE7FFCFE24FD7387D06C4F7B59E038163C04F60816C00000FFFFFFFFFFFFFFFFFB3FFFF9C7FFFE7CFBFFFFC3FF3CBFEFFF88600290F70DF6400E030BC3C00CA00000C1A6C04DF7FFFFFFBFFFFFD9FCF8F9FFF87E14F87F25306DF777D84000403C00C24816004000FFFFFFFFFFFFFFFFFFFFFFFCF3FFFF2E7DFFFFF8FF8E37F387D0180048F5C8731003820BFD0000A20002901CC0478FFFFFFFFBDF7FF3FFF061FB387FE1DABC207033F87C1000000C00C0101886004004FFFFFFF7DFFFFFFFFFFFFFFC71FFFF9F,
		ram_block1a_261.mem_init2 = 2048'hFDE10F4910200570820E000001800030FFFFFFFFFFFEFFFFFFFFFFE67FCFFBD9FDFFFA7FF08F7FFFF18780B883E3F3D18003061000000C2821C16063C8157FFFFF7F877FFFC7BFFFFE01FF8783F31800FA2041693E313360029E008809818000FFFFFFFFFFFFFF9FFBFFFFE33FFFF7FFDF7FFF3FF9273FFFF8C3C07C0390F9C8C0033412000C05A16080E067C01B7FFFFFFFFF7FFF67FF3CFC1CFFF783B878B0B0900F04903231D823F01BF010C1000EFFFFFFFFFFFFFFDFFBFFFFF19FFFFBF7EFFFFF9FFCFA9F3FFC61020D41987DC8C0030001002405A7C000C0E7C00D76FFFFFBFF9FFFFEFD3FFC1CFDEE03F1704700305978110800060D807F2000E0000E,
		ram_block1a_261.mem_init3 = 2048'hEFF97FFF7FFFF7FFC67FF7CFD1E0809140EDFFE581020009078C410000000060FFFFFFFFFFFFFFFFFFFFFFC7FFFF7EFFE3FBC3FF9A49FFFFDE1C07E45C1FC70700060BF403001B0005590F770E0DFF8BFFFF5F8FFFF7B7FFC79FFCDFFC83890120FF674CA6033A1C0600190000200800FFFFFFFFFFFFFFFFFFFFFFCBFFBF9F6FF5F3E1FFC2DCFFFFCF1F01F1068FC733000402F006001E009800606F860DFF9FFE7F79F7FFFE73FFFF0B7E47A48FFF9FFCF86708046081180204006080001020FFFFFFFFFFFFFFFFFFFFFFE4FF9FDFA1FDFFF0FFE2BE7FFFE78F41FB03C7E391001E067000000E270003606BD8057FFEFF7E5FC77FFFFBFFFFC17F07DD9FF804,
		ram_block1a_261.operation_mode = "single_port",
		ram_block1a_261.port_a_address_width = 13,
		ram_block1a_261.port_a_byte_enable_mask_width = 1,
		ram_block1a_261.port_a_byte_size = 1,
		ram_block1a_261.port_a_data_out_clear = "none",
		ram_block1a_261.port_a_data_out_clock = "clock0",
		ram_block1a_261.port_a_data_width = 1,
		ram_block1a_261.port_a_first_address = 262144,
		ram_block1a_261.port_a_first_bit_number = 5,
		ram_block1a_261.port_a_last_address = 270335,
		ram_block1a_261.port_a_logical_ram_depth = 307200,
		ram_block1a_261.port_a_logical_ram_width = 8,
		ram_block1a_261.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_261.power_up_uninitialized = "false",
		ram_block1a_261.ram_block_type = "AUTO",
		ram_block1a_261.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_262
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[32]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_262portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[32]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_262.clk0_core_clock_enable = "ena0",
		ram_block1a_262.clk0_input_clock_enable = "none",
		ram_block1a_262.clk0_output_clock_enable = "none",
		ram_block1a_262.connectivity_checking = "OFF",
		ram_block1a_262.init_file = "../RAM/image.mif",
		ram_block1a_262.init_file_layout = "port_a",
		ram_block1a_262.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_262.mem_init0 = 2048'hFF7FFFFFFFFFFFFF81F3D80030FCF7FF3806018FF00003BE008030300001800000000000000003C6DF0843C007F1C5E76FCE3B8F9FBFFFF8FFFFFDDEFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFEFF80FC7800186EFBCF1807018E380003FF030030B00201900000000000000000780C00038207C1CDE767FF7EEFB7FDFFFFF8FFCFBDFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFDFFFFFFFFFFEFFE09618001E3F7FE78C05008E1C0003FF1000303000418000000000000180C01C001003380701CC0709FF7FFF8FF9EFFFFFFF9FBFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFEFFFFFFFFFFCFFF00B1C000FB63FF3,
		ram_block1a_262.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF7FFFFFFFFFE4FFFFFFF8618A0FFFFFC600E030F800003BC000060600141000000000000000003CA01800301DB038C78EF9FBF87A61FC7EFC3FF09FFEFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFBFFFFFFFE002C0FFFFFE600A030FC00001BC0000602000418000000000000000031F06000781FB0780FACF9E0F8FE7BFFFBFC3FF3DBFEFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFDFFFFFFFFFFF7FF87EFF80060FDF7FF3007830FE20003BE0000303000418000000004000000030F9E04C7801E2543FF8FCC0783EFFFFFF3FFFFFFFF7FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_262.mem_init2 = 2048'h021FF0F7EFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFCFFBF9FDFFFFFFFF8F7FFFFFFF80B883FFFFF1800F061C00000F380000606000010000000000000000400001FE00787C0CE7FF07DFBEF7C1FEFFFFFDFFFF77F7FFFFFFFFFFFFFFFFFFFF9FFBFFFFFFFFFFFFFFDF7FFFFFFFE73FFFFFFFC07C039FFFF8C00F061E000007B8800060600005000000000000000000C303E300187C4787CF4FEFFFFF6FFDFFE7FDFFE40FEFFFFFFFFFFFFFFFFFFFFFDFFBFFFFFFFFFFFFFFEFFFFFFFFFFE9FFFFFFF020D019FFFF8C00F020F001807B8000060600001080000040000000102C003E30211FC0F8FB8FFCFBF87EEF7FFFFF3FF80DFFFFFFFFF,
		ram_block1a_262.mem_init3 = 2048'h0006000000000800398008302E1F7FFEFF12001BFFFDFFFEF873BEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FBFFFFF3C9FFFFFFFC07E65CFFFFC7001E0FFC00001B3003A44060000100740000E0000008480038600338037C76FEDF0098F3FFFCC5FFF9FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFEFF5F3FFFFF8DCFFFFFFFF01F306FFFFE3001C06FC00001F3000006060000100600180E60800018C0000F481B85B700060030798F7FFFFFFFFFDFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFE1FDFFFFFFFE3E7FFFFFFF41FB03FFFFF10016067C00000F3000006060000100000080203880000400003E80F8226007FB,
		ram_block1a_262.operation_mode = "single_port",
		ram_block1a_262.port_a_address_width = 13,
		ram_block1a_262.port_a_byte_enable_mask_width = 1,
		ram_block1a_262.port_a_byte_size = 1,
		ram_block1a_262.port_a_data_out_clear = "none",
		ram_block1a_262.port_a_data_out_clock = "clock0",
		ram_block1a_262.port_a_data_width = 1,
		ram_block1a_262.port_a_first_address = 262144,
		ram_block1a_262.port_a_first_bit_number = 6,
		ram_block1a_262.port_a_last_address = 270335,
		ram_block1a_262.port_a_logical_ram_depth = 307200,
		ram_block1a_262.port_a_logical_ram_width = 8,
		ram_block1a_262.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_262.power_up_uninitialized = "false",
		ram_block1a_262.ram_block_type = "AUTO",
		ram_block1a_262.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_263
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[32]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_263portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[32]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_263.clk0_core_clock_enable = "ena0",
		ram_block1a_263.clk0_input_clock_enable = "none",
		ram_block1a_263.clk0_output_clock_enable = "none",
		ram_block1a_263.connectivity_checking = "OFF",
		ram_block1a_263.init_file = "../RAM/image.mif",
		ram_block1a_263.init_file_layout = "port_a",
		ram_block1a_263.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_263.mem_init0 = 2048'h00800000000000007E0027FFCF030000C7F9FE700FFFFC41FFFFCFCFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000400000000000001007F0007FFE7910030E7F8FE71C7FFFC00FFFFCFCFFDFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000200200000000001001F6807FFE1C0801873F8FF71E3FFFC00FFFFCFCFFFBE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000020000000000000000100000000003000FF403FFF049C00C,
		ram_block1a_263.mem_init1 = 2048'h00000000000000000400000000000000080000000001B000000079E77F0000039FF1FCF07FFFFC43FFFF9F9FFEBEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000400000000000000040000000000400000001FFD3F0000019FF1FCF03FFFFE43FFFF9FDFFFBE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000100200000000000800780007FF9F020000CFF87CF01FFFFC41FFFFCFCFFFBE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000,
		ram_block1a_263.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000100000000000000300406020000000070800000007F477C00000E7FF0F9E3FFFFF0C7FFFF9F9FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000600400000000000000208000000018C00000003F83FC6000073FF0F9E1FFFFF847FFFF9F9FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000020040000000000000010000000000160000000FDF2FE6000073FF0FDF0FFFFF847FFFF9F9FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_263.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000001C0400000C3600000003F819A3000038FFE1F003FFFFE4CFFFFFBF9FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000004000100A0C0000072300000000FE0CF900001CFFE3F903FFFFE0CFFFFF9F9FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000060001E0200000001C180000000BE04FC00000EFFE1F983FFFFF0CFFFFF9F9FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_263.operation_mode = "single_port",
		ram_block1a_263.port_a_address_width = 13,
		ram_block1a_263.port_a_byte_enable_mask_width = 1,
		ram_block1a_263.port_a_byte_size = 1,
		ram_block1a_263.port_a_data_out_clear = "none",
		ram_block1a_263.port_a_data_out_clock = "clock0",
		ram_block1a_263.port_a_data_width = 1,
		ram_block1a_263.port_a_first_address = 262144,
		ram_block1a_263.port_a_first_bit_number = 7,
		ram_block1a_263.port_a_last_address = 270335,
		ram_block1a_263.port_a_logical_ram_depth = 307200,
		ram_block1a_263.port_a_logical_ram_width = 8,
		ram_block1a_263.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_263.power_up_uninitialized = "false",
		ram_block1a_263.ram_block_type = "AUTO",
		ram_block1a_263.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_264
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[33]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_264portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[33]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_264.clk0_core_clock_enable = "ena0",
		ram_block1a_264.clk0_input_clock_enable = "none",
		ram_block1a_264.clk0_output_clock_enable = "none",
		ram_block1a_264.connectivity_checking = "OFF",
		ram_block1a_264.init_file = "../RAM/image.mif",
		ram_block1a_264.init_file_layout = "port_a",
		ram_block1a_264.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_264.mem_init0 = 2048'hFF47E0E3FFFFDE0FFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000014000000000000002000080180184000105FFE6300310073FC80F063FFFFCC0FFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001C0000000000000020000800604C2000082FFE718011803BFFC3E033FFFFEC8FFFFF3F9FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000008000000100000000C000000300400000003FC3804008039FFC3F013FFFFE48FFFFFBFBFFFFEFFFF,
		ram_block1a_264.mem_init1 = 2048'h80001E0000678101C9FFFBC0071C18FFFF4467F7FFFF7E0FFFFF3FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000006C000008000000038000130000236081C9FFFB60050E18EFFF4431F3FFFFBE0FFFFF3FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003C00001000000101E008180000308000E4FFFDA003820CE7FF41A0F3FFFF9E0FFFFF3FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003C00000000000100F00818010018C000305FFDE001810477,
		ram_block1a_264.mem_init2 = 2048'h0000000000000000F00001180200007F8300300001868CBF27FFFE98DE3831FFFFC787F7FFFF7E0FFFFF7FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000EC0000040100001F8000300000C5C60F33FFF6800F3C79FFFFC787F7FFFF7E0FFFFF3FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000006C00000C0080000F800038000047C70793FFFF80071C19FFFFC7C7F7FFFF7E0FFFFF3FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00020000000000006C00000000000007,
		ram_block1a_264.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000003000003807FF00011000037071F5DFFFFC23FC71F3FFFF8E7FF7FFFFFE1FFFFF7FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000001000001C07EF82009000038033FEEFFFFC21FC7073FFFF8F3FF7FFFFFE5FFFFF7FBFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000210040007F70700100001800FBE6FFFFE10FC3833FFFFC70FF7FFFEFE0FFFFF7FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_264.operation_mode = "single_port",
		ram_block1a_264.port_a_address_width = 13,
		ram_block1a_264.port_a_byte_enable_mask_width = 1,
		ram_block1a_264.port_a_byte_size = 1,
		ram_block1a_264.port_a_data_out_clear = "none",
		ram_block1a_264.port_a_data_out_clock = "clock0",
		ram_block1a_264.port_a_data_width = 1,
		ram_block1a_264.port_a_first_address = 270336,
		ram_block1a_264.port_a_first_bit_number = 0,
		ram_block1a_264.port_a_last_address = 278527,
		ram_block1a_264.port_a_logical_ram_depth = 307200,
		ram_block1a_264.port_a_logical_ram_width = 8,
		ram_block1a_264.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_264.power_up_uninitialized = "false",
		ram_block1a_264.ram_block_type = "AUTO",
		ram_block1a_264.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_265
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[33]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_265portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[33]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_265.clk0_core_clock_enable = "ena0",
		ram_block1a_265.clk0_input_clock_enable = "none",
		ram_block1a_265.clk0_output_clock_enable = "none",
		ram_block1a_265.connectivity_checking = "OFF",
		ram_block1a_265.init_file = "../RAM/image.mif",
		ram_block1a_265.init_file_layout = "port_a",
		ram_block1a_265.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_265.mem_init0 = 2048'h90BA99CB5758350458836FA28C37EDCDA32666C00FD9FB8FBA378E6190C9A5A18261995450E9F475FAE4E7C39291938541225C1F6661883549F8F53D9A43345D865C47AA83A93BFD3FE0E9D23E9BF9AA43720211288169D137B063370A4EC7F51C9CA61AEB1DF8EAB3B7168315BF2CF9E17FA49532716D5BD189AFD83BE28B8075DC968095AE2DF0F03AE6EB6212D889DFA0865B8F318DD961D06587352CC318A8A6B5CB9EC5D189D3553F2B6980C4DA54D8519DA83D327408C1DD60C244DBF4BEF7DAAB4D0378C6BF93DE6432ADAE8FDAE3FA46D7A52A7047862ECA4010A2713345D86F7B5E0343303D3D3FCCCA17D9E130A849F10FC92E96F54B24D0D53358,
		ram_block1a_265.mem_init1 = 2048'h74622C6B6429AC89CF51C8134A3E8E1FB190C06E281EBA4F0CEC6DE44311F2606B531E814BBA01D528DF0D9F2F22A5DB0A2908A6F87C08EF868C2C1E50DF2FDADCE245DDA3E98E99F41E96336EE29D5BCB2DA60BDDC7045FF3DB7C1AA3AA827A47A3905C63FAEFB897D1C43544133C476FBEFAFFD481A51D5ECEDE8F97FE426E16E887B45F818A42BDFFF9A6B3E81C4B38AD4AC3951EBC4963ED87A54ECAFAF3050B7D9EB37F13BFE8473134DD19DE985D46A3AFA5347A312C87F4E151CE1D24073B78DFF5E0E89891BF78729E6999DA08E259B7A6180C5141AAB4F86180A7181DCBF5032DEA339F532761BF44DAEEBAC29005ED97EA340AE6A4FCC2CE0E1B48,
		ram_block1a_265.mem_init2 = 2048'h1CE76CE415CE41A58CB04703F51EF28DD5F8322D4EE83BC4F6103324F3F86B37399BD520FCECED8886173710759D068EF635265635E953F75D13695A738D8D3D958D771D418D656D2FEE42BEAAE4FF5D8F392423E9B365B0337B5AD8396637CF98496B1919B258D3C4BC0CA4323A3AACF4C03D1BD60C16681199EE2D0650B047895F34AA7222D07D1BD921B7E157500E95F7077F664B5DC9925EA00CA6C38DCBA390EFA04B1FE775AB8EAA011734F17E04C3754BB4B429A8D137C8F8A8D675EAA530E66D0037DFEDAF1566FA3F516E08EE7E8BBE4408BA25578742A8C5E9061793074335207D5EB9C807C60AC4A60CB59FA586879D2D4428894761CA28787674,
		ram_block1a_265.mem_init3 = 2048'h18DF4E1204AAC41E7AD1344753F266F7354E9BF122E93D22499BCEDF78450E98C636D82F2AA32C20DA5C911E96085451104BA4366569EC59F9AEA546850C88C3602B7D44F77462E0A3FAF647356F90450069E8372E85C181FDC9951053472B7CC459089C42CC04D4E7124A0B8CA090980D176202837452C2D1016751906A0467C4DC5F680AB28517A84A7BC6BC8A1DDE242E05EAC01EBD94E6872EF71FB3DC2452B3D9BC746B94A5AFF4E13C93B5500F1AC27EF432527F3AB5F4912CB1F583E6E01B054B35D58144E3B6A805C015434DAA68E25CA373263C346ED841E2C90EDB0263A717DAA6284E4766CEA689B7C848A50A9233E93A21ADF45F574E464A16EE,
		ram_block1a_265.operation_mode = "single_port",
		ram_block1a_265.port_a_address_width = 13,
		ram_block1a_265.port_a_byte_enable_mask_width = 1,
		ram_block1a_265.port_a_byte_size = 1,
		ram_block1a_265.port_a_data_out_clear = "none",
		ram_block1a_265.port_a_data_out_clock = "clock0",
		ram_block1a_265.port_a_data_width = 1,
		ram_block1a_265.port_a_first_address = 270336,
		ram_block1a_265.port_a_first_bit_number = 1,
		ram_block1a_265.port_a_last_address = 278527,
		ram_block1a_265.port_a_logical_ram_depth = 307200,
		ram_block1a_265.port_a_logical_ram_width = 8,
		ram_block1a_265.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_265.power_up_uninitialized = "false",
		ram_block1a_265.ram_block_type = "AUTO",
		ram_block1a_265.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_266
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[33]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_266portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[33]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_266.clk0_core_clock_enable = "ena0",
		ram_block1a_266.clk0_input_clock_enable = "none",
		ram_block1a_266.clk0_output_clock_enable = "none",
		ram_block1a_266.connectivity_checking = "OFF",
		ram_block1a_266.init_file = "../RAM/image.mif",
		ram_block1a_266.init_file_layout = "port_a",
		ram_block1a_266.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_266.mem_init0 = 2048'h34B8163EB7EE9519D4208075E4F28E4C3CC5DB7D5964E4B06D592A4126E2340EBFC4E87EB72E1FC8668704374D25D5B3B34D57B5858291CF084FBA97E058299E6E4541F4609D17120D2017D26745FC1D474FC3D578CA3248973347E4DD0EED7E712A469F780A1E3809C32485CFBFA9109FF7219BA9FBE1AE2DC8BC63ADC5CCE5A4CF7B15E4C161F0429A8CAB90F1464F38C2F97434A8AA029240051A798A28E024F8F9877BB4B6685A1791F38F1EC92CE82475E71A80E170E67FB77DE681025EF451278A3C18E96C06C5217DE50E908A5A23127AE6C02D10CC26BDCD8878C8087148CBFCDB4C14AB4E3C0297E7C749DE9EDB7A02DE2950F09B6731E488D78863,
		ram_block1a_266.mem_init1 = 2048'h40AED200CEB57FF6A15FC411320BE76E30BBA8DAF1E9834DD4C201974E733D7E59EE58EEB15B72A978D778BF442C7FCA69711AC27C422831794CF500E273EAEDFF5FA9396BC3F607B62E35572F7046BEDDC08B289D5897C255E0F48A33CF22ACF803F84CCCC692E99CFDE06EC0D4794B7C3F9ECBEE3A9B5AC03A5C6123E7988DC12CFD683B69B74C9245D691EDE26703BE94D450A0E5CC8867FC3368A0270C4C1B2868A522336B550D80BA4DE8CC47A738A87B2A583CBFA35311A52BE8247370E2346DE55FE977959615840E58CF01CE9CF68FACAA0E28C56E987F513D66360FFA36EC22BC03E058372A36A308349C5CEF6F2F05F94EA0B5DF23729F22266547,
		ram_block1a_266.mem_init2 = 2048'h22C2F7EC6A3AFC64E303F4E5DC87C69E7D3B983327997C01CD34917B2A5D48B7C4DEAC66601A81923352B937D54E149CDB957A3E975D60E3A982F7F763805E5E0AE298DACFFCE47BD52C162F6CC3E5C2B3C1AFD5FE1F387EB098643AC64F402D56E1C5E62ADABE718B9E2D0D18550E03ABB07C46AB54055BFE1AF1F986CD769A568419D8871EA803353B226998E44A2538813906287572E2A416ED0743EF4E25DFC8805DC22FE89952501EB2A113CE6748CCFCD0AC2F02496458F04747284E8012A1F2E7708CFB2D26D6045351C07D63B36BCA129CDBB800FFDCD3094C18A36F86DF18FBD98B444C84680A74267F7ABEFFDC4B7FC9CD681576DC78FC36FA5CF7,
		ram_block1a_266.mem_init3 = 2048'hFA9C1451D9696A48BD9A4DB42FAE8706D9EFBB600E07C1A7B845F5C843D20A188AEA215CAB4A06CB3052C11C0A6E850E468B62D3B07D9768699629CE8E5ACD51FB3A9CA292995C35640E08C333591AEB8118C938A90D4E5C8D9F2C7E3760043DB8611B8C3F03B86758DDD41C44729A5057A3188D96DAAC0110C5E89DC7FCB25F536891C80878CCA7B932E40F090E9A92B991F92AC1991CEA7B71B3B61D2690743646AF333854B3CFA3C39071156ED3CE60FD83D8DF8010FBFF3BC30ED333BC08B98CE5EF3E4E19C12BD8E9D902FACFDC1B9E80C357159574DF71C597E7C95653F05DD1016EEEFE25D33A005A7C314F4ACD119F5C16509B733DED5081506570E2,
		ram_block1a_266.operation_mode = "single_port",
		ram_block1a_266.port_a_address_width = 13,
		ram_block1a_266.port_a_byte_enable_mask_width = 1,
		ram_block1a_266.port_a_byte_size = 1,
		ram_block1a_266.port_a_data_out_clear = "none",
		ram_block1a_266.port_a_data_out_clock = "clock0",
		ram_block1a_266.port_a_data_width = 1,
		ram_block1a_266.port_a_first_address = 270336,
		ram_block1a_266.port_a_first_bit_number = 2,
		ram_block1a_266.port_a_last_address = 278527,
		ram_block1a_266.port_a_logical_ram_depth = 307200,
		ram_block1a_266.port_a_logical_ram_width = 8,
		ram_block1a_266.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_266.power_up_uninitialized = "false",
		ram_block1a_266.ram_block_type = "AUTO",
		ram_block1a_266.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_267
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[33]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_267portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[33]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_267.clk0_core_clock_enable = "ena0",
		ram_block1a_267.clk0_input_clock_enable = "none",
		ram_block1a_267.clk0_output_clock_enable = "none",
		ram_block1a_267.connectivity_checking = "OFF",
		ram_block1a_267.init_file = "../RAM/image.mif",
		ram_block1a_267.init_file_layout = "port_a",
		ram_block1a_267.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_267.mem_init0 = 2048'hF8A8137A0848886CDCEB75617BC41EB33B23CC8320EA154C8898499D853FCDEC72A54EFDFC16B43E0CD97BC8611EC89A008FDC05FBFF9FFEBA8FBE1800432C605190B3F20B2D200BE22004D080D2F683BB5F8351073397F33BE1E4C6FE4CCC63435B09E2D7F398EC2602C09AF004FAA5D1F679DECA63747F01AC5BC648D8F09F040FFE07FBFFCFFFAF1B8FF400F2C0301758537013BA580E3790040A442067F1D818DFCF041A41F7E3A29923ECC754D33F2E9218510CF364A20190A1080E4C5F79BE41EFD90425D807B911C0E2106FA5A223FE7DF9FFEF1FF407BFC02079C13052F4CBFCC3331004FC7C0305FB544B807C3CCAAEC1AC8C976B8B9014E102C71F,
		ram_block1a_267.mem_init1 = 2048'h7854DF071F43728E3AB8342F0AE3EC5EE083C0C80065853BC529AC6EE568847DB4005C96EE64F4F5C4C5F9286D6CCD3F6F79DCE77FAB6F50326E0089370FDBB8007311F9E3FFF9F1D23E3234D1B0030161106D87BD8C997E26300485EA37ECD5B0A1CA4C103A05DB9D2673472BC981AE6C407CB72B0F71347C6278566E01E77A211758CF9C66A8908CB641772FB68B2C40BE48D0FFFBF3F8A1FC340FF1BA1A40133F9E5391437CE71200425E3C8ED05FF0965AEE0031A7049FE9C3CAE3E8AD678A7B9E53A26D9371783132F1C353FDCF493F708B81FB013960E49368161A26EC003FFA00C3FFFFEBE12E33DCF0021680E07D23BF05669F6DC7A002071872FB23,
		ram_block1a_267.mem_init2 = 2048'hC10207E07FF7FFE8AD0FCEE60100079866E00FFC31E95142B8F7252429B074E872B939ECA2C4FA6E30D1004314850F3017B40890DA5A1E128814F70318AF3BB448A09A283156FEC25E6F2B6E2C93FD2F400157F1FFFF3FF3721660FB028000CC61958A2A73DAC8F0647FF95DFD8194C0E01945D403CFFF27079840108197B45C2C1C2978296E079E0427B3713FC9DBE5195199866CD0E0C1170A7FA201DF20D6000673FDC3FFEFF0D79E3873C3600084707BD026DCE0B8182EBF306F9AA9EDC0B038DEC700EF852B174CC5ABF3DB8EE04C55957E1F39F35807856BB89CF7DDE0074CD985C82350F1E91EFF833BD31070003133FFC1FD6FF1979EB97FC1B04308,
		ram_block1a_267.mem_init3 = 2048'h38D05480F7BC859443048AC730495800010F85000FFFCE81001F43BFB877F8A0FF928E83C40C480A4E5EFFD3FA8C7C404D31998CC8067FEEE14C8AA17F68F2CCE735F75E20F17EB3481CA7D4446BE53082E1EE20F0DEA1518395CA7DB4EFF0030001058C0FFFBFC8401F2BFFBEEB68306D8A6EC568FF09041FC5BFD20A658FC05C6660C7698A34AB9A22C1E33563171A0D1CF22BBCD5EBD944090C7848D6E29ABFC09AE2E04B3BCDAB84602EB3FBC39B810003C0DFFFFFF4013FB9EF093C4288C2D82BAE44DFF343A47C75F983FFF683842B15F84BCD70FBFAE101FAF8AD52C30A4F9286712BDE51A405658C484490BEB1E6AFF4D249A84E05014006439F213B,
		ram_block1a_267.operation_mode = "single_port",
		ram_block1a_267.port_a_address_width = 13,
		ram_block1a_267.port_a_byte_enable_mask_width = 1,
		ram_block1a_267.port_a_byte_size = 1,
		ram_block1a_267.port_a_data_out_clear = "none",
		ram_block1a_267.port_a_data_out_clock = "clock0",
		ram_block1a_267.port_a_data_width = 1,
		ram_block1a_267.port_a_first_address = 270336,
		ram_block1a_267.port_a_first_bit_number = 3,
		ram_block1a_267.port_a_last_address = 278527,
		ram_block1a_267.port_a_logical_ram_depth = 307200,
		ram_block1a_267.port_a_logical_ram_width = 8,
		ram_block1a_267.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_267.power_up_uninitialized = "false",
		ram_block1a_267.ram_block_type = "AUTO",
		ram_block1a_267.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_268
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[33]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_268portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[33]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_268.clk0_core_clock_enable = "ena0",
		ram_block1a_268.clk0_input_clock_enable = "none",
		ram_block1a_268.clk0_output_clock_enable = "none",
		ram_block1a_268.connectivity_checking = "OFF",
		ram_block1a_268.init_file = "../RAM/image.mif",
		ram_block1a_268.init_file_layout = "port_a",
		ram_block1a_268.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_268.mem_init0 = 2048'h0088101DFFB420349CE29F0063E001000F583000927017FCF7E7731E89EFFD4CFC904C341940E40000C0B43C5E00607CFFF023FA000060002BF0417FFFB9D3FFDFEF7C0C51CABFF9E8200194F7CE0F8C036F0CB6FFD772AF3FE04E857F7033801F9CF00220EC0F1FDFFDFC9CC1FCC45A9D54C0F60989E330019114B636C0C07EFBF001F80000300003E4704FFF0EB9FFDFE7B48F600517FC70D007A27B8E4F44002C1268FF81424FFCFC9BA3EFF1202037DF0800053CA497067E6F3E76EF71B818DD7FEE98F4E5F0078101C31C00300EFDDC0180000010E007F84037EF873CFFB3E36C032B7AEFFEBF7C03D7FBDF3626002003293FD36ADFFD6510B4E1F180D0,
		ram_block1a_268.mem_init1 = 2048'h7FE82DE8AC1E7E9E3200042F9826218180BB902BFF9C82A7C5F0E0CE67788443800160F91BA81B6EFF39C1D475EC78976F7918C1867794E00C5E033507B00E50FF8FFE061C00000E13C1C877FFCFFFFC7EF41CFC46769F5E3400048FAAB1641300BBDEAFFFCB42679DF8AC9923D80131200000A81BE81EEF7F9EB01C9D41F07BE40096DB0060B16080253F3810011500FF43BF2F000000074203CEAFFFE5E6BF5CD111FC7E9C7FEF0F000247DC7D331800865D0DFFC160FCDFF1A08C6FF821182EC0004014921FEF7FCFF71FF285F657CC9682A89C03EC4160E0A697880539F0FFC007FF0000000402D1CE7FFFF3E2FF6F863C7BBE813FF3CFA00217EA7EB888,
		ram_block1a_268.mem_init2 = 2048'hFFFDF81F8000001F4EF03AE7FCBFFF887CB7DFA278597340F008C145254FDB1F903868B3DF3E867E32D181C055081BC0091BF77620E613ED77F0F7DE8FC09B8F9E30992C01601C81E007E41C1D0C0250FFFEF80E0000C00C53E19DFBFE1FFFE07FEBCFE13CAA39F0D400095E734A051F0038F883FC3E827F0798C16A811C3AE3003BC62730C27161FBDEB37CD5F25EE78211582590C09580C81F0E643280F368FFFFFC023C00100E93E1C4F3FF4F3FF47FD5D7D11EF838B83800005EB864E21FE0180C22FF1E82F707DCC4CBF3D8055D0043E0A1E00700E7F879235476F13BA0042F1A97B63084001E3000000A8CE1F8FFCDFC003E02900ED3E1C7FFFFC7BFFA,
		ram_block1a_268.mem_init3 = 2048'h793E94BA94C63811800308093C35C001FEF07EFFF000307FFFE0CFFFF8B7F800FEFEEE79FE8F9208A1A1038403E8213F80F5B0433E700D6E1100CCE00D8000CE9CC00E21CFCEFACFBF9B3FDF1B7DFCB04649ED22840E80900302083C1032C000FFFEFE73F000403FBFE0EFFFFF03F8707DBD7FB8FC7FD800403A4392039BBF3F90F0003762780E2F932280D35CF7101B9AE0086D02EE40E7BFF8BF5FCE70FE8E7A608CBC0277EC02A7008010300582E4FFFFFC3F2000000FFEC07DEFFA4FF808F867FF50FABFF2405003C1A90344D13FD0A8F003CE3F0E7FF5E180EA3118454335D06C4F83F8526E7FFDE76FD65D9F30F8808F3810970F80820C2003400C4144,
		ram_block1a_268.operation_mode = "single_port",
		ram_block1a_268.port_a_address_width = 13,
		ram_block1a_268.port_a_byte_enable_mask_width = 1,
		ram_block1a_268.port_a_byte_size = 1,
		ram_block1a_268.port_a_data_out_clear = "none",
		ram_block1a_268.port_a_data_out_clock = "clock0",
		ram_block1a_268.port_a_data_width = 1,
		ram_block1a_268.port_a_first_address = 270336,
		ram_block1a_268.port_a_first_bit_number = 4,
		ram_block1a_268.port_a_last_address = 278527,
		ram_block1a_268.port_a_logical_ram_depth = 307200,
		ram_block1a_268.port_a_logical_ram_width = 8,
		ram_block1a_268.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_268.power_up_uninitialized = "false",
		ram_block1a_268.ram_block_type = "AUTO",
		ram_block1a_268.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_269
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[33]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_269portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[33]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_269.clk0_core_clock_enable = "ena0",
		ram_block1a_269.clk0_input_clock_enable = "none",
		ram_block1a_269.clk0_output_clock_enable = "none",
		ram_block1a_269.connectivity_checking = "OFF",
		ram_block1a_269.init_file = "../RAM/image.mif",
		ram_block1a_269.init_file_layout = "port_a",
		ram_block1a_269.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_269.mem_init0 = 2048'h00A01F1400032193E31CCFDF9C0CFFFF8F7FFFFFFE7FF7FCFFFF781F406FFD6CFD0850040080840000C0D8C340000000FFFFFFFFFFFFFFFFEBFFFFBFFFFCFFFFDFFE17FEFFE7BFFFEBA0019CF98E9E0C03670F9C00203390C01D9F5B808CFFFFFFFFFFFDFF3FFFFFFFFFFC9FC1FCC0609C956006080573C00180800600C0C000FFFFFFFFFFFFFFFFE3FFFF9FFFFC7FFFDFFF07FE9FB3DFFFF550018E7CEE1E4400241FC400601330001DCA7C100DFFFFCFFFFFFFDD3CD7F7E67FFF3FC0E04000181C7FEE18087380078101C000000070FFFFFFFFFFFFFFFFF7FFFFCFEFFE7FFFF3FF87FF1CFFFFFF7CBC03C3FA3F4F4600240FE400001B6001A24F5B1E0D7FDF,
		ram_block1a_269.mem_init1 = 2048'h7FF7F1F7DF987EFE1600043FF8E26500008B9800000281503A17DF7198847BFFFFFF7F7FF3EFFFFFFFFFC19C7DEC7BD36F7918D800000000002E0062000002E0FFFFFFFFFFFFFFFF93FFFFF7FFE7FFFC7FFBECF3EFDC9F7E2600049FDAF02510008BE604000441106207DF475C24FEBF6FFFFF6FFBEFFFFF7FFEF01CFF01F07BE40010C00060AC8080440260000008F0FFFFFFFFFFFFFFFFC3FFFF6FFFF3FEFE9FF4E7FBE7CF7FFF1300025FE47D301800AE5704000E6113E01EDF579C04DEFF8DFFFFBFFCFFFFFF7FFDF01FF381F7DFCF0A0C908003F88160E358630000C000FFFFFFFFFFFFFFFFC3FFFF3FFFF9FEFF0FF4C7FEF3F73FFFC2A0021FF67E1A88,
		ram_block1a_269.mem_init2 = 2048'hFFFFFFFFFFFFFFFF0FFFFEE7FD7FFF907CDFCFDFFEF973405800016721C4CA0020085808000081D1CF2EBFE6EBF0FFFFFF9FFFF63FFE1FFFFFF0F71E0F805B8001C0999001000300001800000C000020FFFFFFFFFFFFFFFF13FFFFFBFEBFFFE87FDFDFDFFF3A39F08C00097FF6C0820030084828000081D0F867FFEF7FE0C8FFFFFFFF3F3FFF72FFFFFCB3BC1DF298E400211B1800C00E000030001801000030FFFFFFFFFFFFFFFF93FFFFF3FF1FFFF07FEFC7EFFFB838F84C00007F78E2640000082C0800008150F823FB6C0C24FDFDFFBFFFBFFFFFFFFFFFFC031C1CF0BA20040F1888007038000000000009000000FFFDFFFFFFFFFFFF93FFFEFFFFCFFFF8,
		ram_block1a_269.mem_init3 = 2048'hD8D815049300C01000000800C002E000FFFFFFFFFFFFFFFFFFFFCFFFFDC7F840FF7EEFFFFC8FAE0A200003DC0392060030518028C18C00C1FEFFB15FF3FDFF3EFFFFFBBFFFFFFEFF3F983FDF1F79FC300189ED9C4331C01000000803D001E000FFFFFFFFFFFFFFFFFFFFEFFFFCE3F8107D7F6F7FFD7FCC01100003DE038980002050C02A9C0401807CDDBF7CE3FAEFE6E3FFF8AFFCFFCCFF3FF83F1FCE70FE01B8008D00C1B1A001200300033003E200FFFFFFFFFFFFFFFFFFFFFDEFFAFFF838F8BFEFBFFF7FF041900001EF03C1C8002018F02E300101D00E1EBF6D4FF0B7BCE7DFFF87FCFBDE7FFFFC670FC6429F073BC08D8011E010010003800040038080,
		ram_block1a_269.operation_mode = "single_port",
		ram_block1a_269.port_a_address_width = 13,
		ram_block1a_269.port_a_byte_enable_mask_width = 1,
		ram_block1a_269.port_a_byte_size = 1,
		ram_block1a_269.port_a_data_out_clear = "none",
		ram_block1a_269.port_a_data_out_clock = "clock0",
		ram_block1a_269.port_a_data_width = 1,
		ram_block1a_269.port_a_first_address = 270336,
		ram_block1a_269.port_a_first_bit_number = 5,
		ram_block1a_269.port_a_last_address = 278527,
		ram_block1a_269.port_a_logical_ram_depth = 307200,
		ram_block1a_269.port_a_logical_ram_width = 8,
		ram_block1a_269.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_269.power_up_uninitialized = "false",
		ram_block1a_269.ram_block_type = "AUTO",
		ram_block1a_269.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_270
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[33]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_270portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[33]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_270.clk0_core_clock_enable = "ena0",
		ram_block1a_270.clk0_input_clock_enable = "none",
		ram_block1a_270.clk0_output_clock_enable = "none",
		ram_block1a_270.connectivity_checking = "OFF",
		ram_block1a_270.init_file = "../RAM/image.mif",
		ram_block1a_270.init_file_layout = "port_a",
		ram_block1a_270.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_270.mem_init0 = 2048'h00B81F1C000021F000014040000000007080000001800803000087E0FF9002F303FFBFFBFFFF7BFFFF3FFFFFBFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFDFFFF7FE7FE7BFFFEFA0019CFFCEFF8C037F0F9C000033F000034040000000000000000000C00000000003603E033FFF63EB9FF9F7FEFFFFFE7FFFF9FF3F3FFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFDFFFF7FF9FB3DFFFF7D0018E7FEE7FC4003C1FCC000013700002C460000100000000000022C30808198000C03F1FBFFFE7E38011E7FFFFFFF87EFE3FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFEFFFFFFFF3FFFFFFCFFBFFFFFFFC03C7FBFF7FC6003C0FEC00001B70001C404000010020,
		ram_block1a_270.mem_init1 = 2048'h7FFFE1FFFF987EFE3600043FF8E3E70000BB9808000081F00008C04000000000000080000C10000000003E63821387EC9086E73FFFFFFFFFFFF1FFFFFFFFFDFFFFFFFFFFFFFFFFFF93FFFFF7FFFFFFFC7FFFECFFFFDC9F7E3600049FFAF1E71000BBCE0C000041F00018C04080000040900000100410000080010FE300FE0F841BFFEF3FFF9F5FFF7FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFEFFFFFFEFE1FF7E7FFFFCF7FFF1B00025FFC7DF31800BE5F0C000061F00000C04000000000700000000300000080020FE00DFE082033FDFF7F7FFC1FFE9F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFEFF0FF7E7FEFFE73FFFCFA0021FFE7EFB88,
		ram_block1a_270.mem_init2 = 2048'hFFFFFFFFFFFFFFFF0FFFFEE7FDFFFF807CFFCFFFFE797340D800016721C7CE0000387808000081F0000080598000000000600009C001EC00000F08E1F07FE47FFFFF67FFFEFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFF13FFFFFBFEFFFFE07FFFCFFFFF3A39F0CC00097FF0C3860000387808000081F00000C05000000700000000C0C0018C0000034CC3E20DE71BFFFEE7FFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF93FFFFF3FF7FFFF07FFFC7FFFFB838F86C00007FF8E3E60000383808000081F00000C0500000020200000040000000000003FCE3E30FC7DFFBF0E77FFFFFFFFFFFFFFFFFF7FFFFFFFFFDFFFFFFFFFFFF93FFFFFFFFFFFFF8,
		ram_block1a_270.mem_init3 = 2048'hE7E7EBFF6FFFFFEFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFC7F800FFFEEFFFFC8F8E0A200003DC038E0C0000718008000001E00000864000000001000007C000000100C067C020E08603CFFFF613FFFFFFFFEFFFFFF7FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFE3F8107DFF6FFFFC7FCC01100003DE038F8C000070C008000001A000008040000200011C0007D003003300C007C0E0318F01FFC7FF73FFFFFFDFFFDFFFFFFFCFFFFDFFFFFFFFFFFFFFFFFFFFFFFDEFFBFFF808F8FFEFFFFE7FF041900001EF03C7CC000038F008000101F000008050800008001820007803042180000398F039BF60FFC7FF73FFEFFFFFFFFFFFFFFFBFFFFFFF,
		ram_block1a_270.operation_mode = "single_port",
		ram_block1a_270.port_a_address_width = 13,
		ram_block1a_270.port_a_byte_enable_mask_width = 1,
		ram_block1a_270.port_a_byte_size = 1,
		ram_block1a_270.port_a_data_out_clear = "none",
		ram_block1a_270.port_a_data_out_clock = "clock0",
		ram_block1a_270.port_a_data_width = 1,
		ram_block1a_270.port_a_first_address = 270336,
		ram_block1a_270.port_a_first_bit_number = 6,
		ram_block1a_270.port_a_last_address = 278527,
		ram_block1a_270.port_a_logical_ram_depth = 307200,
		ram_block1a_270.port_a_logical_ram_width = 8,
		ram_block1a_270.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_270.power_up_uninitialized = "false",
		ram_block1a_270.ram_block_type = "AUTO",
		ram_block1a_270.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_271
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[33]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_271portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[33]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_271.clk0_core_clock_enable = "ena0",
		ram_block1a_271.clk0_input_clock_enable = "none",
		ram_block1a_271.clk0_output_clock_enable = "none",
		ram_block1a_271.connectivity_checking = "OFF",
		ram_block1a_271.init_file = "../RAM/image.mif",
		ram_block1a_271.init_file_layout = "port_a",
		ram_block1a_271.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_271.mem_init0 = 2048'hFF47E0E3FFFFDE0FFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000014000000000000002000080180184000105FFE6300310073FC80F063FFFFCC0FFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001C0000000000000020000800604C2000082FFE718011803BFFC3E033FFFFEC8FFFFF3F9FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000008000000100000000C000000300400000003FC3804008039FFC3F013FFFFE48FFFFFBFBFFFFEFFFF,
		ram_block1a_271.mem_init1 = 2048'h80001E0000678101C9FFFBC0071C18FFFF4467F7FFFF7E0FFFFF3FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000006C000008000000038000130000236081C9FFFB60050E18EFFF4431F3FFFFBE0FFFFF3FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003C00001000000101E008180000308000E4FFFDA003820CE7FF41A0F3FFFF9E0FFFFF3FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003C00000000000100F00818010018C000305FFDE001810477,
		ram_block1a_271.mem_init2 = 2048'h0000000000000000F00001180200007F8300300001868CBF27FFFE98DE3831FFFFC787F7FFFF7E0FFFFF7FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000EC0000040100001F8000300000C5C60F33FFF6800F3C79FFFFC787F7FFFF7E0FFFFF3FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000006C00000C0080000F800038000047C70793FFFF80071C19FFFFC7C7F7FFFF7E0FFFFF3FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00020000000000006C00000000000007,
		ram_block1a_271.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000003000003807FF00011000037071F5DFFFFC23FC71F3FFFF8E7FF7FFFFFE1FFFFF7FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000001000001C07EF82009000038033FEEFFFFC21FC7073FFFF8F3FF7FFFFFE5FFFFF7FBFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000210040007F70700100001800FBE6FFFFE10FC3833FFFFC70FF7FFFEFE0FFFFF7FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_271.operation_mode = "single_port",
		ram_block1a_271.port_a_address_width = 13,
		ram_block1a_271.port_a_byte_enable_mask_width = 1,
		ram_block1a_271.port_a_byte_size = 1,
		ram_block1a_271.port_a_data_out_clear = "none",
		ram_block1a_271.port_a_data_out_clock = "clock0",
		ram_block1a_271.port_a_data_width = 1,
		ram_block1a_271.port_a_first_address = 270336,
		ram_block1a_271.port_a_first_bit_number = 7,
		ram_block1a_271.port_a_last_address = 278527,
		ram_block1a_271.port_a_logical_ram_depth = 307200,
		ram_block1a_271.port_a_logical_ram_width = 8,
		ram_block1a_271.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_271.power_up_uninitialized = "false",
		ram_block1a_271.ram_block_type = "AUTO",
		ram_block1a_271.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_272
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[34]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_272portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[34]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_272.clk0_core_clock_enable = "ena0",
		ram_block1a_272.clk0_input_clock_enable = "none",
		ram_block1a_272.clk0_output_clock_enable = "none",
		ram_block1a_272.connectivity_checking = "OFF",
		ram_block1a_272.init_file = "../RAM/image.mif",
		ram_block1a_272.init_file_layout = "port_a",
		ram_block1a_272.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_272.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000FC181FF07FC38001006383F83F3BFFFF31FFFE7E7FFFF97FFF7FFFFFC9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000600008701806207FF6C8010021807C3F9BFFFFB0FFEE3E7FFFF9BFFF7FFFFFC1FFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000030000C300D07007FF8C4200018671C1C9DFFFF907FE71E3FFFF9EFFF7FFFFFC0FFFFF7FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_272.mem_init1 = 2048'hFF9FFFFFFFFFFD9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF010080002C60001E00011F8E07FF03F021E0079FE77EEFEF7FFFFE7FFFCFCFFFFF9FFFF7FFFFFD9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001800000E00000FDF83DF03FC31D0118FF7FF0FF77FFFFF7FFEC7EFFFFF9FFFFFFFFFFD9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000400000FC700F707FE3140104F31FF83F3BFFFFF3FFEC7EFFFFF9FFFF7FFFFFD9FFFFFFFFFFFFFFFFF,
		ram_block1a_272.mem_init2 = 2048'hDFEF9E0FF8F9FFFFFFFFFBFFFF1FDFFFFF3FFFFFFFFFFBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000180000041E2FFF9FF9CFFFCE77DE387FFFFFFFFCFFFF1FDFFFFFBFFFFFFFFFFBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01C000000000000C00000C1F0FFF0FF8E75FCF3FCFFCFFDFFFFFFCFFFF9FCFFFFFBFFFFFFFFFFBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01C0C00008E0000C00021E0F07FF03F863F3CFBFE7FC5FCFFFFFFE7FFF8FCFFF,
		ram_block1a_272.mem_init3 = 2048'hF401CF00000000318018E0F1FFFFFFFFFFFEFDFEFFFFFFFFFFFFFFFFFE7F9FFFFFBFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7C03C60000000010031861F8FEFFFFFF9FFF7C9FFFF7FFFFFFFFFFFFFE3F9FFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1E1F830000000010011CE01CC7FFFFFB9FFF7D0F7BF3FFFFFFFFFFFFFE3FDFFFFF3FFFFFFFFFFBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0800018000000018000CE03E67FFFFF9,
		ram_block1a_272.operation_mode = "single_port",
		ram_block1a_272.port_a_address_width = 13,
		ram_block1a_272.port_a_byte_enable_mask_width = 1,
		ram_block1a_272.port_a_byte_size = 1,
		ram_block1a_272.port_a_data_out_clear = "none",
		ram_block1a_272.port_a_data_out_clock = "clock0",
		ram_block1a_272.port_a_data_width = 1,
		ram_block1a_272.port_a_first_address = 278528,
		ram_block1a_272.port_a_first_bit_number = 0,
		ram_block1a_272.port_a_last_address = 286719,
		ram_block1a_272.port_a_logical_ram_depth = 307200,
		ram_block1a_272.port_a_logical_ram_width = 8,
		ram_block1a_272.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_272.power_up_uninitialized = "false",
		ram_block1a_272.ram_block_type = "AUTO",
		ram_block1a_272.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_273
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[34]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_273portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[34]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_273.clk0_core_clock_enable = "ena0",
		ram_block1a_273.clk0_input_clock_enable = "none",
		ram_block1a_273.clk0_output_clock_enable = "none",
		ram_block1a_273.connectivity_checking = "OFF",
		ram_block1a_273.init_file = "../RAM/image.mif",
		ram_block1a_273.init_file_layout = "port_a",
		ram_block1a_273.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_273.mem_init0 = 2048'hDACDC293349FC24F3074D47AD90714B13BD67CD462BAC9CCD527058C2E9EB7979B070154EFC28B856476D7ABDA08DA234381F2E3AEF63535BD817DC0C2D5D5EAADB95129C10AA75AA12833926DBA302392FCE002D7742E75708BDDFC92BE2CBC4AA71FF1F9A430C07CF1BC7E3A3EF5237FFB8CFCC7DE0A1334FE520D735138C01175ADE5CDC37C3A734584452036F4B14CE21DF17EB4FBC8E9E93C47BC9304AFBEE4377DAF4E839CD420C5B51301DDF7903D693E69F4CC8A350B0D7395CBEFD0CE71A55FC173856663B8264F802A6A4056078BFA788F12FA38BB51380157535675EF1AC90FECDBD953BC19F6AAC36E7E3E9BF2784FC351EC673FFAFE13D64549,
		ram_block1a_273.mem_init1 = 2048'hC32D26156065A85A91D62BE0EB2EFF76DEC4193C849E978F586A2FE1DF7238B4021043FDC0D25258A4972F75AABD0BB3D4517AD29B7B42FD421AD3332BDAE0AB791C79C8BAAE15455670A61053C89CAAE41345CB378F11999398D62FE0FB9C23A08AA779800A62CD5B3243591C1F34A1656CC0A7D6D50D56107559D0BFAF182974DB66C911DD69D8AF17372E3C63099F17A32F7427F097D701DD228461B49C9B4D06D907922CC34E41057DBDE304ECBD5C114CBF8740F1FDB5E047CB5CAE5B803C48119892E222D880613F253AE9D3456748F21E571D21FFBF3F81BC990A72271CBAE18CEFB5AEFEDE61B03395DC0B0C982D3471B2A58F0A55A53812D07A5419,
		ram_block1a_273.mem_init2 = 2048'hF113CD703F222E398EB2AD6D0AB3A4B2C6EB2E0E4933E240FBC8DD906EFE95A094AB964B4767BADF673033243165CE342F6A6D6E9C672040018892836D0DC8C49F439B39357B46DDDEAE29240026FAF470C6B8896ECB24DC23CFE312BDD3ADFB8880A46F4A035AC7928092359644DD7BCEDAF5FF52143824B251631FFB7E94E8944FEBEBB7D23FFE46C24425F6F5A106EE9A53CF0EBD8DB690B6DD4E84D4D45D400CA6A302562B1F39EA9AC8F3F028FF39907E976500F5A59B1CBB76E56DAC1D57288B3A6C662863ED813D6B1C920088D9931CBF93A8E6E2561D2A80527C09F4DC2F560C51D1ADED28E40A40C2ECF03D7C0B5231C8E70440F120CD8B290B6937,
		ram_block1a_273.mem_init3 = 2048'hAF6E1E34716E08DE6D2B0FFC298F7C23EB1C760380343EE7C7CAB2DE8F4E685852E5DD8C467414E0BDAB3AD457FF65AAEAF2F453E1FE27E915308EB028310C7E2377B99239555D5D1A1F1B667A951E959645351366683BE6EBCD3C037B0E2F626A94246C00283B8AB948E07761CFC8D3773F166F3621E3DC5BE22DF42B4AA9E94E90C92B915F0A7FDDF9220304AC2792381E4A13A421E646143E44C8C4B4C08620A0ADECDB7C7C9210C91BF10B5EBAA17C7486A314D5FC303A1E7325E1C367C914AFBEB65C6F3333B526880382BAD4D0389B6E81354C5C2DB2CB7A4760C0CEA1B5A87C2DA90DC9506854ABBC3B405DA516FB429264AAAD7DD65B14CFDA52690E,
		ram_block1a_273.operation_mode = "single_port",
		ram_block1a_273.port_a_address_width = 13,
		ram_block1a_273.port_a_byte_enable_mask_width = 1,
		ram_block1a_273.port_a_byte_size = 1,
		ram_block1a_273.port_a_data_out_clear = "none",
		ram_block1a_273.port_a_data_out_clock = "clock0",
		ram_block1a_273.port_a_data_width = 1,
		ram_block1a_273.port_a_first_address = 278528,
		ram_block1a_273.port_a_first_bit_number = 1,
		ram_block1a_273.port_a_last_address = 286719,
		ram_block1a_273.port_a_logical_ram_depth = 307200,
		ram_block1a_273.port_a_logical_ram_width = 8,
		ram_block1a_273.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_273.power_up_uninitialized = "false",
		ram_block1a_273.ram_block_type = "AUTO",
		ram_block1a_273.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_274
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[34]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_274portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[34]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_274.clk0_core_clock_enable = "ena0",
		ram_block1a_274.clk0_input_clock_enable = "none",
		ram_block1a_274.clk0_output_clock_enable = "none",
		ram_block1a_274.connectivity_checking = "OFF",
		ram_block1a_274.init_file = "../RAM/image.mif",
		ram_block1a_274.init_file_layout = "port_a",
		ram_block1a_274.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_274.mem_init0 = 2048'h7F519ACAA41DFE5BFEC985472980DAE689B98DB9DAFB898A49FFCEBF5D4B2A9C126C1E771D3FEC6CD73665283CD02103C0FDA3D15C419D36EE716F6EF23591C0981614262D0C5BF3B158E51B2755B8F97EC03FF2DD9E4FEEBFC3C956352B4B3E5CF32E7F05B98884B6B88F3AA5FECC961F97877927C12B0B0FF853E4D3DD08709248AA5D5DF6B93F1FACB6E9FBDD9F8428CCF30E92EA78C0123D6D5CDAC92DA170E5423E517011DB78DB0717889CDD5B1DE41A5AAF7FC1FEE7DA792A9414B1A3891FEE69CC07D80A185B6C8D89611CA063A109F43302182097873F75B8E59789928E57B2572D76F96742D6E773B509585C070DDE431910D30A9DBC46102F87F1,
		ram_block1a_274.mem_init1 = 2048'h45E3BDD04BF40A3C62976FD07991247DA0A43E25829732F93B99F990BA00BABE6C04D3B4A27F1B47568B393FB68FF28AA2DC7066D05D042047E2C67196808D0F475DC0C108921524C549A4F11646D9CA42A103DC390520087F5EB89296474CEC193F47DC488B99210FA127CBEA49A248B6EAF406FB439EF0372B185D6104735DA064641FE529047F05AE78261F208501512DFE4044A9B22AAB45836373D7B4227B515CD49E0F2ACC026A1321F3BB91A6DED6FC35EACA4DEFB61385B1254D5BF5E8D529276418DC371FE939833FF9421F8B630E3DBC7D44369F7FF7BACFC889014BB4BDB8D0A814260B90000517F74A86636B01736806C98BDB488AFDED44A478,
		ram_block1a_274.mem_init2 = 2048'h8519AF72E71D3E0089362C15761B51E6259E1422195398B60266270BC6180F7EA7B41401977E3D88C5E4BD744FCE0191CEE308100681042D0E1E418004F41D0AF3F752BF1913C57BCED46372D38B61FC014BAD089477841CFEB04BCCBD57756EE6F8CA466690896FC3E6A8A2E62DEB499215DE92AD4A6ECB204A829EF19093275F13D1CE6C63162D1CC7EF32C68D9E48C22DD80E6871CC97AECB37A233D291DD2CA662007E220FADCB22E1E0C984F611352FA525BD3940CC5279302DC04054EA7A4E24859F9714585F8B51BF6ECD87E75473424555CC7E2B9919771310274F31822DA7C37649AEE227094F36BDFEC521BB4511233819AFBCD0C9B8FA2214C6B7,
		ram_block1a_274.mem_init3 = 2048'h2ADE30BC2C55128E172551065E107D65DB895FB9882606361A83B32FA5B81F2982A71FD4C981D6A668D7EF1DEC1A90EA849FF55BFF07D32E27AC2EE7322359577FE14EB5766AC5B321EB69EB4AC3F8DE8BFC19B8B04F2EACA8969A1E9160E4E21BCCF4E01812F7B0225FCC210189DFFE46B6BA880581EA95D21DC703B45B84542FE5B8C9B62F7796094066960A71B05B7CCB8786AADEBD78788EED5EF9873C1FE96156B084436DED2F9700EB3E3166A65F8D2CF0C4381A22C2FCCA1C5463EEF684F0D5016DA1B0C8E5819E424EDC08AF515B1B7AFE4860CD511E964EE153FBC51D6BB314031C53ACCB18DC87E2F198AEF70F9B7C4832A7BFEFF1521D1BE85F74,
		ram_block1a_274.operation_mode = "single_port",
		ram_block1a_274.port_a_address_width = 13,
		ram_block1a_274.port_a_byte_enable_mask_width = 1,
		ram_block1a_274.port_a_byte_size = 1,
		ram_block1a_274.port_a_data_out_clear = "none",
		ram_block1a_274.port_a_data_out_clock = "clock0",
		ram_block1a_274.port_a_data_width = 1,
		ram_block1a_274.port_a_first_address = 278528,
		ram_block1a_274.port_a_first_bit_number = 2,
		ram_block1a_274.port_a_last_address = 286719,
		ram_block1a_274.port_a_logical_ram_depth = 307200,
		ram_block1a_274.port_a_logical_ram_width = 8,
		ram_block1a_274.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_274.power_up_uninitialized = "false",
		ram_block1a_274.ram_block_type = "AUTO",
		ram_block1a_274.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_275
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[34]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_275portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[34]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_275.clk0_core_clock_enable = "ena0",
		ram_block1a_275.clk0_input_clock_enable = "none",
		ram_block1a_275.clk0_output_clock_enable = "none",
		ram_block1a_275.connectivity_checking = "OFF",
		ram_block1a_275.init_file = "../RAM/image.mif",
		ram_block1a_275.init_file_layout = "port_a",
		ram_block1a_275.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_275.mem_init0 = 2048'h1FBC1AE3CDE37E499D335BFB21FF2DCC045558CCDBE47DCD70363639B293C5D5ED8C0077E9FE0FE648C982367E00F803C6FE0DE18781ECFC4E004D70C0A15DDC976B2C0460F6762B95B057AF27FFDFBEFF3C1D8FBDF38FFF715633ABB06E7942BD4046C6553AF7CEC170001A43918494E01F8079EA3FCD01000178F2E61DF980917F13E9B4F8B4105E4CC4E9F15B45984F94BF2C2208EDE80E114AEF856F9D7F7714DE7C5C6201E644B2FF6A15CCDD716A536C77E5539A84BE19860AD2F8814E709FD089C1FFAF00001A24F32C6FF850711D170A788C2E303E4F869DF0D62D806D6109A97E409BF7F70EFD803FCC334967CFC87E9800087E86C1C5F1E0FBFA22,
		ram_block1a_275.mem_init1 = 2048'h8382646CB7B7C4100209F3AC1FDBDE7F7EDC6E8C1CE8312F186D223544F5C026498D2445486A8281D81B8CCD9CB8097DFEA37C0693B107CC4006A47DCB00FC0CD71FE820398113CEC4410A71EE0D6735805076F8C79ADCA01F02B9AD2318FFEFF9A877D9DCDC381FDC413C6B077A9E3FF5A4552DA94B3951587DCE3A35618F7EDF80981FE60907B4024191A045A0FCC2C22FFA48400671EEA84512E1893E31FD81CE2EE361E6DA7C0C60895C000FBE5FDFC4C45CB9F17DF1B7031A748373B342DC137A3529EC34A030F551E9C2BAA33CFC80003FF87D07FA00C01038D308F801C8BF7F90E44F1DF50800CF61DB8EE2780B25084C707A7CA5C5EE659F0C928429,
		ram_block1a_275.mem_init2 = 2048'h68376870A7121E1086199BC5ECFCB1E085D0F3FFA2FFFE5BFB77586441EEFF1EC94AC03E4769C1FA8B9F031C80B77E8376E300C7FAC88C005264464DEA670FFBFFF3E1C10EE3C644410FCAEF50787407A004138827D9945CBB33FB01D8B8EB8E31EE818E8D3FFD43E39BFC45E1B3387BC20D058C0FC1919061B1820007120E7D639C6AAD2920802324500E9F6A39003DFE33E1F01FF9CC8A2106026CF02CE02712BCF9C03C181FEC082379600C7FC95F724DF4135EC77AF31284BC41D3B33C7FF81FF009CF8803FE3D73D07581326550AB2AB2A0C7C79824614EE4FEED9D86CCFE333A70371DAFDA2005ADFC3800FCC6D78FA0404F02AFFA100124FBD2CFEB48,
		ram_block1a_275.mem_init3 = 2048'h0BFE30C0F3A000207CE71F0C883F638004012B0680611F06FDA3AFF5CD477BE72EDF241D23C44CB408E39FA53F3F7A21FEE1F25C1E01670CC667DE126E4CE3E7F9BC81870D88808306D0B45AC92C9CDD83FC29C37F802031D4FFDE00071FC3C1E40285601090DE455DBFD1F73A86FD40C94FA6EFE28842BC27614D278F1EE2042CFD21F60A010401E02944C948C916ECAF272DD642085A580392850BA37CC27CE1E064C0BF806218C2FA1FE03A0F81C5C0038AF254381EA8BEAFC7F3CF24A9408F6D23E6A01C2C380A0947BAA07FF8F03004704446559F1BF4BE90B588268A95EDB1BED9CD11018074E44E40BDCC965DF7F7E6405FC2A210019A4FC4993BB086,
		ram_block1a_275.operation_mode = "single_port",
		ram_block1a_275.port_a_address_width = 13,
		ram_block1a_275.port_a_byte_enable_mask_width = 1,
		ram_block1a_275.port_a_byte_size = 1,
		ram_block1a_275.port_a_data_out_clear = "none",
		ram_block1a_275.port_a_data_out_clock = "clock0",
		ram_block1a_275.port_a_data_width = 1,
		ram_block1a_275.port_a_first_address = 278528,
		ram_block1a_275.port_a_first_bit_number = 3,
		ram_block1a_275.port_a_last_address = 286719,
		ram_block1a_275.port_a_logical_ram_depth = 307200,
		ram_block1a_275.port_a_logical_ram_width = 8,
		ram_block1a_275.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_275.power_up_uninitialized = "false",
		ram_block1a_275.ram_block_type = "AUTO",
		ram_block1a_275.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_276
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[34]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_276portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[34]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_276.clk0_core_clock_enable = "ena0",
		ram_block1a_276.clk0_input_clock_enable = "none",
		ram_block1a_276.clk0_output_clock_enable = "none",
		ram_block1a_276.connectivity_checking = "OFF",
		ram_block1a_276.init_file = "../RAM/image.mif",
		ram_block1a_276.init_file_layout = "port_a",
		ram_block1a_276.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_276.mem_init0 = 2048'hE0035D707E0F81B7D7FFDD2D29FFF83F8C76AAC729E6A8F0FE180641A1E300CAFFF3FF881E01F01FBFFFF03E7200F803C3FFF9F9D1DE5C1821FF0CEF305AD63F6888FBEBE7FFF15F894007B0240365300003FE74660CF00771DFFD9EB9EE7E7ED97480C82A511409FE0000C23C66042BFFE07F861C00F0F9FFFF68FE7F9DF880907FEEFDF7FA0C1BD1F345960120CA7FB00470E3D5FB7AD87A020EF784008340883B0D83B39CFE07BCB3FC4E4FCCDD7378188040E59A8979C01800CBEC664101FFE03FF63E0070FCFFE53CFF21AFF82073BDFDF2598E6637B1F0C6FA01AAF67FA0A17066D1736B7F0B039EF80E05C3AF78302F81E7FFFF81FE81FC1C67FBFEAE,
		ram_block1a_276.mem_init1 = 2048'hFF7BEBB4FF87EA40020743802823C180077F919A9F4FCFEF17F57BF1FFF003E978144C3A678B1A0020E4708C23620600FEFF7FF9539EF821BFFEE871B800FCCFD29FF8407A811017BBBE1D8E0023FFFFFEE7FB2AFF8FE5D01F0017F000DF0010065FB8417D2FC7FF4FF9FFFB3E7B8220C7DB4674E7EA0091A0C648305AE40980FFFFFFE027F6F811FFFFF0207E20FC03CA2FE6502F40F009A7BA0C9E07E98BFFFFEDF327FFEBFF8C006066A300028000203BE3E3C67F821FF1FF1FB41E7FF4D0FFF2BA6237663840B816F9B031450BA0FFFFFFC01F82F80BFFFFF038E708F801CABFFBA0CEA07C0C47FF00DE2169F5FFEC8CFFABFFFFFC41CD100FA30C023A16,
		ram_block1a_276.mem_init2 = 2048'h00D061F0570201967FF674FA1EE7E1A0FFDCCFCE03FFF8702A87C083401200E142DCEEBCB88FFFFE8BF061E4CC120FD6C57F8002B9069418E003558DF1F80005FFFFFFFEFFFC3BA7BFFFFBE0D0046806F0F8310839C78B8247CC39FF1FC7EF8E4E5EDFEE803FF8E0038340430023078225D20FFEF03FFF9C1DF56380FC10AF3D430362DD91C38020C420304A603E0247FE3FFFFFFFFE3373DFFFF3E0F000F00708A090C07601002277DC3C1F1E63DF1F4ED5EBFFD807649012010000200302820BF00E79B07FFFFE5EFD5AF1FFFE05966C9CA1957660002001A001BB833C00C3FE3F3DFFF71E5033DFFDE1F0D800FC07840D78407802A0376FFE1D840CB3CE7F,
		ram_block1a_276.mem_init3 = 2048'h0BFE30FFFFFFFFCE7FF71F0C0400B0000001020170D8E07DFE5C4CFE4F3F57E1FDFF0C1D233244980803A00400929F2E31000E5FFFFC066FFA773CF06AC7E07C0FF0316E03331F03036188EB34CD032383FC39FCFFFFDFEFFCE79E070500000060008B6260686138FCE02EF0FAFFD1C0BEBFCEEE20405E94028BC38010631FEDD302D9FFFDFF04FFF8EA64C0487E257B3FFA11A41C019FA000613D5456048182E1E07CFF7FFF9FEFFEE35FE138000004600082F0A40461187ED830FA3F1FA180FDD9EFE765FC2A30183DC185C00207638FFF577F79BDFFFFE5FE20E4E550DE920DF134A11D149878000350FFB8331182F7FFFE7FBFFD5FE7FFF31FC11A040006,
		ram_block1a_276.operation_mode = "single_port",
		ram_block1a_276.port_a_address_width = 13,
		ram_block1a_276.port_a_byte_enable_mask_width = 1,
		ram_block1a_276.port_a_byte_size = 1,
		ram_block1a_276.port_a_data_out_clear = "none",
		ram_block1a_276.port_a_data_out_clock = "clock0",
		ram_block1a_276.port_a_data_width = 1,
		ram_block1a_276.port_a_first_address = 278528,
		ram_block1a_276.port_a_first_bit_number = 4,
		ram_block1a_276.port_a_last_address = 286719,
		ram_block1a_276.port_a_logical_ram_depth = 307200,
		ram_block1a_276.port_a_logical_ram_width = 8,
		ram_block1a_276.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_276.power_up_uninitialized = "false",
		ram_block1a_276.ram_block_type = "AUTO",
		ram_block1a_276.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_277
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[34]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_277portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[34]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_277.clk0_core_clock_enable = "ena0",
		ram_block1a_277.clk0_input_clock_enable = "none",
		ram_block1a_277.clk0_output_clock_enable = "none",
		ram_block1a_277.connectivity_checking = "OFF",
		ram_block1a_277.init_file = "../RAM/image.mif",
		ram_block1a_277.init_file_layout = "port_a",
		ram_block1a_277.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_277.mem_init0 = 2048'hFFFF1FF3FFFFFFFFD1FFDC0C09FFF83F8C7808C01C0110000000060180060060FFFFFFFFFFFFFFFFFFFFF03E6600F803C5FFEFF9C7C07C0C50008CA0000028001068000818000F6C7ECF381FDBFCF73FFFFFFFF7E7FCFFFF71DFFC5E81EE787E1A7000C01C173BF00000000260000440FFFFFFFFFFFFFFF9FFFF78FE739DF800937FEDF5E7F93C06400084F00114300010640008380407E7FDFF31587BFCB5BFFFFFCFFFFFFCFFFFFCB3FC8E37CCDD7098180040E214B6000018000A60000100FFFFFFFFFFFFFFFCFFFF3CFF2B8FF8C072BDFEFE798EFE37200006E80182140010410008208C06D0FCFFA75FF1F8FCE37FFFEFFFFFFFFFFFFE81FC1C07FBFE21,
		ram_block1a_277.mem_init1 = 2048'h0024102300781BEFFDFE3C1FF7FC3FFFFFFFFF989FCFFFEF1FFCBBF1FFF00040E804340060040200C040000C401C0180FEFF7FFFD39FFFE1FFFEE071D800FC0FDE1FF8601C81101080000180009020000128002F0070126FE0FF6F9FFFDCFFFFFFFFFFD97D8FFFFF4FF93FCB3E7B81C067F84404E0840010C000300180180600FFFFFFFFE7FFFFF1FFFFF0204C20FC03CE2FEE700B80F00890000080010844000028000000100063FF9F3F9FFFFD3FFFFFFFFFFFFFFFFFFFF1FF1F841E7FF010FFFC0800188C00004008018000020440FFFFFFFFFFFFFFFBFFFFF038EF08F801CEBFEFB0CA707C0C700000C001200400106000080000026E3EFF301FF3FDFFFF,
		ram_block1a_277.mem_init2 = 2048'h201061F007060008000C040001A00E5F038F3031FC0005AFEDF83FDFBFFDFFFFCBC0CE3F9FEFFFFE84F761E4CC500F90046000011C008400000048F200000000FFFFFFFFFFFFFFE7FFFFFBE1500060063000318821C780000000030000A00071810130317FC005BFFC7C3F9FFFDCFFFBE7DFFFFE7FFFFF9C4DF1E080FC108F3A800062033E038020040000FC61C00180FE3FFFFFFFFFFFF3FFFFF3E03000F007D8A330C03003002000000300000030E08102102027F89CAFEDFE7F9FFFFCFEFBFBFFFE79FFFFFFFE1FFF58F1FFFE05900B00987A48000020014000C380C20180FE3F3FFFF71FFFF3FFFDE1F0B800FC079C0CB0401803A0300000018000503180,
		ram_block1a_277.mem_init3 = 2048'h0BFE30FFFFFFFFCE7FE71F0A000000000001020100000000010000003080EC1E0040F3E2DC9FB74FF7FC7FDBFF9DFFE35FFFFE5FFFFC066FFE6730F0694C607C0F30014000040803000070340306000083FC39FFFFFFFFEFFCE79E050100000060008360000800060300000A05406E3F000071115E7FB54BFDFA3FDF9F7DFFFD9FFFF9FFFFFF04FFF86868C04878C4780F2C014800070C000000752038030001E1E07CFFFFFFFFEFFEE31FE238000004600082F0840C00060150000401C01E7F02C670191D03D5EFFFBE3FDFFFFDFFFF91FF477F7FFDFFFFF2F900E4E1106E900D2E304101130C000000200070001001F7FFFE7FFFFFFFE7FFF31FC098000006,
		ram_block1a_277.operation_mode = "single_port",
		ram_block1a_277.port_a_address_width = 13,
		ram_block1a_277.port_a_byte_enable_mask_width = 1,
		ram_block1a_277.port_a_byte_size = 1,
		ram_block1a_277.port_a_data_out_clear = "none",
		ram_block1a_277.port_a_data_out_clock = "clock0",
		ram_block1a_277.port_a_data_width = 1,
		ram_block1a_277.port_a_first_address = 278528,
		ram_block1a_277.port_a_first_bit_number = 5,
		ram_block1a_277.port_a_last_address = 286719,
		ram_block1a_277.port_a_logical_ram_depth = 307200,
		ram_block1a_277.port_a_logical_ram_width = 8,
		ram_block1a_277.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_277.power_up_uninitialized = "false",
		ram_block1a_277.ram_block_type = "AUTO",
		ram_block1a_277.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_278
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[34]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_278portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[34]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_278.clk0_core_clock_enable = "ena0",
		ram_block1a_278.clk0_input_clock_enable = "none",
		ram_block1a_278.clk0_output_clock_enable = "none",
		ram_block1a_278.connectivity_checking = "OFF",
		ram_block1a_278.init_file = "../RAM/image.mif",
		ram_block1a_278.init_file_layout = "port_a",
		ram_block1a_278.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_278.mem_init0 = 2048'h0000E00C000000002E0023F3F60007C0738FF73FFFFFFFFFFFFFF9FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFF03E7E00F803C7FFEFF9C7C07C0C40000CE00018180000680008000003600030000000000EC000000008180300008E2003E17E118781E78FFF3FFFEFFFFFFFFFFFFDFFFFFBFFFFFFFFFFFFFFFFF9FFFF78FE7F9DF800937FEFFDE7F83C06400004F0011C180000640008000003E00000004000004EC00000300000030000034C03F1F833228FE7E7FFBF1FEF7FFFFFE7FFF5FFFFFEFFFFFFFFFFFFFFFFFCFFFF3CFF2F8FF80073BDFFFE798E3E36200006F8018E1C0000610008000003F0000080400000001C8000100000000000017E03E3F80401DF,
		ram_block1a_278.mem_init1 = 2048'h006000000000026000000000000000000000006760300010E003C40E000FFFFFF7FBFBFF9FFFFDFFFFFFFFF3FFFFFFFFFEFF7FFFD39FFFE1FFFEE071F800FC0FDE1FF8601881101080000180003030000060000800000A6000000000002000000000002682700000B006C034C1847FFFF807BBFB1FFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFF1FFFFF0207C20FC03CE2FEE700800F00880000080013810000060000000000260000000000000C00000000000000000000E00E07BE1800FEF000FF7FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFBFFFFF038FF08F801CEBFEFB0CE007C0C400000C00138100000600008000002600000000000000000,
		ram_block1a_278.mem_init2 = 2048'h201061F0070600000000040000E0200000C000000000042010000000000000003C3F31C0601000017F0F9E1B33EFF06FFB9FFFFFFFFF7BFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFBE1D00060063000318821C780000000030000E02000004000000000042000000000000000041820000180000063FE0E1F7F03EF70C7FFFF9DFFFFFC7FDFFBFFFFFF9FFFFFFFFE3FFFFFFFFFFFF3FFFFF3E0F000F00718A030C0300300200000030000603000004000000000052000000000000001040400018600000001E000A70E0001FA6FF7FF7FFFBFFFFFDFFEFFFFFC7FFFFFFFFE3F3FFFF71FFFF3FFFDE1F0F800FC079C0C30401803A0300000018000703000,
		ram_block1a_278.mem_init3 = 2048'h0BFE30FFFFFFFFCE7FE71F0E00000000000102010000000000800000018060000040000000600400000000000060001CE00001A00003F9900198CF0F97B39F83F0CFFEFFFFFFFFFCFFFFFFFFFFFFFFFF83FC39FFFFFFFFEFFCE79E070100000060008360000800000000000401C0600000000000818004000004000060800002600006000000FB0007979F3FB787FB87F0DFFEFFFFFFFFFFFFFFFAFFFFFFFFFFE1E07CFFFFFFFFEFFEE31FE338000004600082F0840C00000020000001C0200000C000008200042001C00000000000006E00B880800200000F07FF1B1EEFF16FF2DFCFFEFEEFFFFFFFFFFFFFFFFFEFFFF7FFFE7FFFFFFFE7FFF31FC198000006,
		ram_block1a_278.operation_mode = "single_port",
		ram_block1a_278.port_a_address_width = 13,
		ram_block1a_278.port_a_byte_enable_mask_width = 1,
		ram_block1a_278.port_a_byte_size = 1,
		ram_block1a_278.port_a_data_out_clear = "none",
		ram_block1a_278.port_a_data_out_clock = "clock0",
		ram_block1a_278.port_a_data_width = 1,
		ram_block1a_278.port_a_first_address = 278528,
		ram_block1a_278.port_a_first_bit_number = 6,
		ram_block1a_278.port_a_last_address = 286719,
		ram_block1a_278.port_a_logical_ram_depth = 307200,
		ram_block1a_278.port_a_logical_ram_width = 8,
		ram_block1a_278.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_278.power_up_uninitialized = "false",
		ram_block1a_278.ram_block_type = "AUTO",
		ram_block1a_278.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_279
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[34]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_279portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[34]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_279.clk0_core_clock_enable = "ena0",
		ram_block1a_279.clk0_input_clock_enable = "none",
		ram_block1a_279.clk0_output_clock_enable = "none",
		ram_block1a_279.connectivity_checking = "OFF",
		ram_block1a_279.init_file = "../RAM/image.mif",
		ram_block1a_279.init_file_layout = "port_a",
		ram_block1a_279.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_279.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000FC181FF07FC38001006383F83F3BFFFF31FFFE7E7FFFF97FFF7FFFFFC9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000600008701806207FF6C8010021807C3F9BFFFFB0FFEE3E7FFFF9BFFF7FFFFFC1FFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000030000C300D07007FF8C4200018671C1C9DFFFF907FE71E3FFFF9EFFF7FFFFFC0FFFFF7FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_279.mem_init1 = 2048'hFF9FFFFFFFFFFD9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF010080002C60001E00011F8E07FF03F021E0079FE77EEFEF7FFFFE7FFFCFCFFFFF9FFFF7FFFFFD9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001800000E00000FDF83DF03FC31D0118FF7FF0FF77FFFFF7FFEC7EFFFFF9FFFFFFFFFFD9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000400000FC700F707FE3140104F31FF83F3BFFFFF3FFEC7EFFFFF9FFFF7FFFFFD9FFFFFFFFFFFFFFFFF,
		ram_block1a_279.mem_init2 = 2048'hDFEF9E0FF8F9FFFFFFFFFBFFFF1FDFFFFF3FFFFFFFFFFBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000180000041E2FFF9FF9CFFFCE77DE387FFFFFFFFCFFFF1FDFFFFFBFFFFFFFFFFBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01C000000000000C00000C1F0FFF0FF8E75FCF3FCFFCFFDFFFFFFCFFFF9FCFFFFFBFFFFFFFFFFBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01C0C00008E0000C00021E0F07FF03F863F3CFBFE7FC5FCFFFFFFE7FFF8FCFFF,
		ram_block1a_279.mem_init3 = 2048'hF401CF00000000318018E0F1FFFFFFFFFFFEFDFEFFFFFFFFFFFFFFFFFE7F9FFFFFBFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7C03C60000000010031861F8FEFFFFFF9FFF7C9FFFF7FFFFFFFFFFFFFE3F9FFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1E1F830000000010011CE01CC7FFFFFB9FFF7D0F7BF3FFFFFFFFFFFFFE3FDFFFFF3FFFFFFFFFFBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0800018000000018000CE03E67FFFFF9,
		ram_block1a_279.operation_mode = "single_port",
		ram_block1a_279.port_a_address_width = 13,
		ram_block1a_279.port_a_byte_enable_mask_width = 1,
		ram_block1a_279.port_a_byte_size = 1,
		ram_block1a_279.port_a_data_out_clear = "none",
		ram_block1a_279.port_a_data_out_clock = "clock0",
		ram_block1a_279.port_a_data_width = 1,
		ram_block1a_279.port_a_first_address = 278528,
		ram_block1a_279.port_a_first_bit_number = 7,
		ram_block1a_279.port_a_last_address = 286719,
		ram_block1a_279.port_a_logical_ram_depth = 307200,
		ram_block1a_279.port_a_logical_ram_width = 8,
		ram_block1a_279.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_279.power_up_uninitialized = "false",
		ram_block1a_279.ram_block_type = "AUTO",
		ram_block1a_279.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_280
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[35]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_280portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[35]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_280.clk0_core_clock_enable = "ena0",
		ram_block1a_280.clk0_input_clock_enable = "none",
		ram_block1a_280.clk0_output_clock_enable = "none",
		ram_block1a_280.connectivity_checking = "OFF",
		ram_block1a_280.init_file = "../RAM/image.mif",
		ram_block1a_280.init_file_layout = "port_a",
		ram_block1a_280.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_280.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83E0010000007001B3C067FFFFFFFFFFFDF7F9FFDFFFFFFFFFFFFFFCFFBFFFFF7FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD82F800000003700013C363FFFFFFEFFFFDF7FDFFDFFFFFFFFFFFFFFEFF9FFFFF3FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0B5800004000700013E3F3BFFFFFFFFFBEFBFCFFFFFFFFFFFFFFFFFE7F9FFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_280.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFF0060220006F83E2008FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF9FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8FF0020000006007E2000FFFFFFFFF7FFFFFFFFFBFFFFFFFFFBFFFFDFFBFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83F8020000007001A08067FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFBFFFFF7FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_280.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE67FC400001FFF007FB1F3FFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFF3FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF3EC0000009FFE07FE0F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFC00040003FF03EE0F96FFFFFFFFFFFFDFFFFF7FFFFFFFFFFFFFFBFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_280.mem_init3 = 2048'hFFFF7FFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0CFF600C7F0164070E9F27BE7FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFD0007020200116CE27BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFC400000182007FC7E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF,
		ram_block1a_280.operation_mode = "single_port",
		ram_block1a_280.port_a_address_width = 13,
		ram_block1a_280.port_a_byte_enable_mask_width = 1,
		ram_block1a_280.port_a_byte_size = 1,
		ram_block1a_280.port_a_data_out_clear = "none",
		ram_block1a_280.port_a_data_out_clock = "clock0",
		ram_block1a_280.port_a_data_width = 1,
		ram_block1a_280.port_a_first_address = 286720,
		ram_block1a_280.port_a_first_bit_number = 0,
		ram_block1a_280.port_a_last_address = 294911,
		ram_block1a_280.port_a_logical_ram_depth = 307200,
		ram_block1a_280.port_a_logical_ram_width = 8,
		ram_block1a_280.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_280.power_up_uninitialized = "false",
		ram_block1a_280.ram_block_type = "AUTO",
		ram_block1a_280.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_281
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[35]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_281portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[35]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_281.clk0_core_clock_enable = "ena0",
		ram_block1a_281.clk0_input_clock_enable = "none",
		ram_block1a_281.clk0_output_clock_enable = "none",
		ram_block1a_281.connectivity_checking = "OFF",
		ram_block1a_281.init_file = "../RAM/image.mif",
		ram_block1a_281.init_file_layout = "port_a",
		ram_block1a_281.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_281.mem_init0 = 2048'hBE7EC1FA9F120FA832119B6DE64945D4183EF99A11795FFA6A2691E893496F625AE3AB60EBE6EA0709CF88288ED5BA7C48557CEB2616DA09CBF8C3BF62F9DE9B9F7C99CEB6C1CB769F064F38ACE7B7DBD77D2DF465F2BDC987E6CC07F57865BBBE2C64658FDCA4BEA123A4A46424F6DC92B531638E26AF4A4628C68B1B9F5C5751B89EF6547CE49317E765CD5260092F528C070F9BA73519AEEEB9594CF43C4FB32053EF59C3435E5B06BE33564D0F52B3C0E5C651241D3F2D798461E90FFDC49C494ACD71DFA03D5046ADDFFAB842CB7CFEF21766255BF297F97FB29E12704AD22FB64EB9DE9F6C25B186D4A0A96772091A65A5B3477B93ACB27C20B1B727C8,
		ram_block1a_281.mem_init1 = 2048'h72D37FF99A15AB9ED52C5E451C685EDFA2404FC74E25E3B61B00AE0D11A22F538C450E83640239639D4C121D0725A0E595A8C23A73B1BC8FE830DAE097339929AF681EDFF4203EECD23AF17AA8759212C3BDF22706B5DE76C919333DF8B77CAC27CE65A664A472A6A8A8E82009273FA64B472F3139F764EA96E00C9B84DB564E44524B0CED60941A1BAB6F49C7F84AE58E1F7131F38C9E7BD6485C4F91F5F49438D6227FC736FE89BB7C03F47BA700AC235724BA93AE8D94A36D48658555A0490C7CF0D5406EC25BD6EE5D01E54A1D015161DB207CAAA9DC74551A4705C1CC192CF5393D603A7411F5FEB84F41AA44F5AD49E91E2840EBED4B8027415A580C21,
		ram_block1a_281.mem_init2 = 2048'h4B76DDE27977CE92450A34BE8EDB2B66E2B8F0AAE88D491FABBFC0C4462006823B5A4B07985F97002140D21AC401B5FE218BACAFE86292E2DE0C2C5C8A871C94630E637ECF1517F0D2E3EE733683D51BB6FF0B9C6D297B986103A83B3D20592683FA0F55DCE4544A427B14C2858F629FA9EC6CEBA3805547BD08A9E88B6C85FB2C267BB0C12B518389186980D58E5AC700AEADF0F13183AC565B13D748D71E04A7BB9A613D136FBB2825F3F3CEAE32726E0802995A07542D4B0DC211027F1346028CF58246DB027FD3F3B0ACE3DF0651A5C5E0CE32A88C4C9479401853771F63526761774EC5EDE011C3E463556D1D6BB682587C967258610D8B9F40A619B9C4,
		ram_block1a_281.mem_init3 = 2048'hE652AA09EB96D5792393181FE7C3DCDF0DFDFEAFBA7232F93212530F8C11796B07EC61D04206E19B5394743692A8A5799FEB950A8BB501DDEF32875097FD10C4CF10687F5825E82E0D7063601A12EDBDCAB19A48320520E9901A80DBE9CBD193D4B53E2CF7DB62A261F77F403C79DF5A6115D95A1BB9E4B049AFFD6392742A86884BFF06E87230039771396D8DCBE9778BD04238B8D5606C68D18BB70C260E568E996176F8F21F93A811BC53BA8635362C50CF051B8B245B93337801ABF453A68E435846ADFBB52C90883A96399941CC4C0CF279FFABCA204D8001720FA988706BF061BB9B688FC9E9C2104CBDB0C00C2478BF762A0ACBE0F919D277D79F45BE,
		ram_block1a_281.operation_mode = "single_port",
		ram_block1a_281.port_a_address_width = 13,
		ram_block1a_281.port_a_byte_enable_mask_width = 1,
		ram_block1a_281.port_a_byte_size = 1,
		ram_block1a_281.port_a_data_out_clear = "none",
		ram_block1a_281.port_a_data_out_clock = "clock0",
		ram_block1a_281.port_a_data_width = 1,
		ram_block1a_281.port_a_first_address = 286720,
		ram_block1a_281.port_a_first_bit_number = 1,
		ram_block1a_281.port_a_last_address = 294911,
		ram_block1a_281.port_a_logical_ram_depth = 307200,
		ram_block1a_281.port_a_logical_ram_width = 8,
		ram_block1a_281.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_281.power_up_uninitialized = "false",
		ram_block1a_281.ram_block_type = "AUTO",
		ram_block1a_281.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_282
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[35]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_282portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[35]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_282.clk0_core_clock_enable = "ena0",
		ram_block1a_282.clk0_input_clock_enable = "none",
		ram_block1a_282.clk0_output_clock_enable = "none",
		ram_block1a_282.connectivity_checking = "OFF",
		ram_block1a_282.init_file = "../RAM/image.mif",
		ram_block1a_282.init_file_layout = "port_a",
		ram_block1a_282.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_282.mem_init0 = 2048'h8BC7E70226551BD9DD99C306CC770461CD513E9EF82094F90F0C228874FABE8D420BDCC4173C8F77868BE2629B3081A090725B039A53BA61A7C56DAC9C362E3301CAFDD52CB0B95D2BE6563F7199C445A27F6FB792C491EA9E73F002CB8CE6CD72414602F0F88AB985ACBC9802F2B851D152FA0231CD4ABDDF97940283B1934F28A7CB60BF652B27F31A3520F6584E02695E5341A37ADD3251C04851DE235501DA56892478BFD3FE4FAB27A87E8449DB42D4A606BFA08336187C5C104469F463F4DD2D7BBB48E6053C3C350452561F266BC533D025CA5F68711101E046C30B253826A370FDF3D8DAC5FBF4C2B476049B7F0EAB7C29AAA3887C062A8FB88548A3,
		ram_block1a_282.mem_init1 = 2048'hBE5FA0BB1929272C21BEFF55F1DA2476E6D80F4A8ED3620AC673140D2136762D8857E8E00057808F64FD01404FAC213502745C5CAEDC2AF5EF635D1747A35108C752025D576747F3569C21D615B311B2E24554BCEFFAEFEFBD06BC3CEE7C643F258AD941A9744F213933B98EA79D9ADAC971D9FF05A99B30E97D8055A5DB9784BF5FF048E67C222E9F63C56E0AC8E4CCAFC65A76FB85C81E256D645781031075ED523184916BED661BD4AEC54718D9FE1978672106E43D93382BC4C59C27E7EE614666FD7871020A23775CDFFE7ADD8CB38A75596F7EBC587899B7488AF57EE6804EA8134B66F92ECF53B87CFF77017806CEA56540F225A7AD2DD790FC3292F3,
		ram_block1a_282.mem_init2 = 2048'h1756D275BC6547B99A16C97FA45FF322DD162EB671F7ECACE6845E103DFBA507A7119A17519365D121711D10514252FDE9980A38C04713AED9740C41572EAC82903437C3804E1F469DF09D4EE6698AE5FBB1E18BC4BCA312BEDFF1B17FF2B60F5C674B68445675DD52CAA463F2C4FD3839820A349BEC70D1D03EE00C939CDA738C4D93FFE01D6949868110A06FBFB3F34125FCFCEECAE7DC497E5A342BCE33E08277F507B631321F9BDF8DF991304FC276052E09EEE54DF77F5339CD00E475E67D9109C03A8519000A4DD92F124B43F1F004C2DE803C80DF80D0104923E783E73170D1FE6FBCCF2F16ADC9F8BC5CBF88D25B0704C723D12404D0E19F60E6C6D0,
		ram_block1a_282.mem_init3 = 2048'hC81AEA7206E0865BE13FECFD6AD2B6AFE3D35048FC4CDA715ABDE0698C63DA195038345B78D55D20BE2416E79FE45429C1925E8E4C8572D9F78AD73389A3224B0F300903BF6629B7CF174C06187D37263272917FEF04CF8380ED74F9D26CF0AD60EBCED8E403009BC7D1B97E08779838E7C79A7F00A615D7ACDDA99018EB5C2185CDB674BE5A5900A903D8FE8AB9426643F036C042483174CE93CCA500394E8B5BFD65D6AE7CDFA5799AC251893D0B1CC2CEFE78CF338DB8BBBD4DC5CF1A865F6697E0F11DFDC0CAE71BB58B9010D9426B97CD30B6329FC1AD79C5D4A3C74671BBE01FA0004367D5E87B1D11033EE6CA4D03E21460295D93910A01C4215DCA8E,
		ram_block1a_282.operation_mode = "single_port",
		ram_block1a_282.port_a_address_width = 13,
		ram_block1a_282.port_a_byte_enable_mask_width = 1,
		ram_block1a_282.port_a_byte_size = 1,
		ram_block1a_282.port_a_data_out_clear = "none",
		ram_block1a_282.port_a_data_out_clock = "clock0",
		ram_block1a_282.port_a_data_width = 1,
		ram_block1a_282.port_a_first_address = 286720,
		ram_block1a_282.port_a_first_bit_number = 2,
		ram_block1a_282.port_a_last_address = 294911,
		ram_block1a_282.port_a_logical_ram_depth = 307200,
		ram_block1a_282.port_a_logical_ram_width = 8,
		ram_block1a_282.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_282.power_up_uninitialized = "false",
		ram_block1a_282.ram_block_type = "AUTO",
		ram_block1a_282.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_283
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[35]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_283portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[35]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_283.clk0_core_clock_enable = "ena0",
		ram_block1a_283.clk0_input_clock_enable = "none",
		ram_block1a_283.clk0_output_clock_enable = "none",
		ram_block1a_283.connectivity_checking = "OFF",
		ram_block1a_283.init_file = "../RAM/image.mif",
		ram_block1a_283.init_file_layout = "port_a",
		ram_block1a_283.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_283.mem_init0 = 2048'hC0A2A75C6EAE003B8061C8F6F38FFAFC307CDF6087C01360F24C3F9D1806C101BC12F63AF4960C0E7EDC159DFB4FAF7FFC901531E0147C29F00A8E73FFEC667E169365384D003B10C42C85C3EA878975835C59C6081FFF96038095A5F5063FCF027D07FA01E004E078ED309270EEDF902E4ACBF8B7660C823F4001FC7E4EBF7C19E036F8EE69EFFFE0049AE2DFBC32077B87927E43021551D53E19A24D5B0B79E20F7A83640F47437BD06CDFFB8535DB23F4A7FA60B802A1FCAD900C5877C3800B6974843005E784FF1C31F9B80F1BFFCFBC0E11F8A763F940E1EE079F3FB062781010BF0202850F0705E036FC3760690FDEFAE724CB3BC342B804BBBDC33C88,
		ram_block1a_283.mem_init1 = 2048'h393C005DF433DCCF4EE067C5081583782DFE02A577067C64C94161AC314FF67170408F1985D800547C1DFF50304BDE0C8BC0D8D7FE1C0FFF979C0A0FF3D37108DCBC099B14C047702EFEBE6F29025153863A3044BF3DF0150EC2DD0CA16B0138BAA95805FC1A741E4580442EE0CD58E03D764E05C2700011F81DFFE03227E8038460CDC09EFC0DFDE75C5C9FF94040CCEB5878F9785EDAA7FA2EDB5E2902F2A78E9A800354AB60559FEF99FAC0B53BF0F53FABAB8417BA36805047F87EA51C74267C470187800102FE5F63980286E2020FB1E6F11FBF872584EE46BFF98DCE9FEDD03D01A83B495DC0BCA1C16FE4A6DFF5948E991E3AA3DE97DFD0D9F49C7BDD,
		ram_block1a_283.mem_init2 = 2048'h80652038180AD04FF87CCFC5F2B3EE12EAE0811DF0B0D3D93D24042786AFDB637AF0A5EBCE236F4AE08E0093A87E6FFD71981BBF3FBE864F2E04E0C0C0B1FF7E3F4BB5BB99FC00F2BF1EB161EAA0F701D38010400BACFCCEAA0C1E3973AA173E6402518DC179EBB0F67318F7DAB6CAA6D9E13DC1821782C9B0C6F08F46C3E7FB740C127F1FE76C917B01F0E0C060F8623FDCCF709E789AF00F80BFD3D63E7E00BEF000D6FFD043E68A179E2B706461627D0A11E9DDF5A67D3023DFAC64784975949B357A571467AB4702504FEFE4FFF10434033F0BC08044FD91F0496C006C3A0F8836EEAFFCF6C46F10A607F53C3F08CFB400C600EC6AE1FCDCD26459769E71,
		ram_block1a_283.mem_init3 = 2048'hE81B9A42858F6ECFE2BDF4FD4ECBB8809710F338C17F21A1619E1DFE3C21A40FC82E1468822262D24181F5FB4454F2642E1E0DC650677E2B100E2E348A603E490F3009FD38CBE9B80F570D8719E00E41FAC3B00E848AA02FE0D6F9FAFF67F4A880F8F3183A7C106D7FDD3AEC5A315811F8082223CF1A9E64F375C17B6B31C9D280C3EAE2C00CD0009F00E6018EF87E6603F03AFFF8BDFDFB2E909DC481C077386AEDA076B8F0D07B31AE7F72A6EBC8B0C1DBF030140D1B8FCBA08C56C1CCE83918096790A3E36E4A4CE6D18CF50936F53134C0DC1815103F4D079937BCFC7E7043F023BFFFBFE7DE1803B1A000C03F37347B036614B84063C1975D77E1ABBC80,
		ram_block1a_283.operation_mode = "single_port",
		ram_block1a_283.port_a_address_width = 13,
		ram_block1a_283.port_a_byte_enable_mask_width = 1,
		ram_block1a_283.port_a_byte_size = 1,
		ram_block1a_283.port_a_data_out_clear = "none",
		ram_block1a_283.port_a_data_out_clock = "clock0",
		ram_block1a_283.port_a_data_width = 1,
		ram_block1a_283.port_a_first_address = 286720,
		ram_block1a_283.port_a_first_bit_number = 3,
		ram_block1a_283.port_a_last_address = 294911,
		ram_block1a_283.port_a_logical_ram_depth = 307200,
		ram_block1a_283.port_a_logical_ram_width = 8,
		ram_block1a_283.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_283.power_up_uninitialized = "false",
		ram_block1a_283.ram_block_type = "AUTO",
		ram_block1a_283.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_284
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[35]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_284portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[35]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_284.clk0_core_clock_enable = "ena0",
		ram_block1a_284.clk0_input_clock_enable = "none",
		ram_block1a_284.clk0_output_clock_enable = "none",
		ram_block1a_284.connectivity_checking = "OFF",
		ram_block1a_284.init_file = "../RAM/image.mif",
		ram_block1a_284.init_file_layout = "port_a",
		ram_block1a_284.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_284.mem_init0 = 2048'hB073D34DC1280C388001940300000183007C1FFEFFFFEFAFFE4C3F83E981000001220E07082835F9FEDFFFFFF8FFCF3FF9900921E0168C164004B01060183D439CEA7EFFFFF022EF0EEF1FFD6137EE7180EC82B41F38F0010C00ABC68207C030027D07FDFFFFFCAFFFEC3C95F841001000520C02C8B9F37DFF1FFFFFF87FFF7F3DE00EE0E06B1BD04000C01F20005D2207F22E7FFCFE066FDEFF1DFE4089EFF5E207139E63004C800A00228B0402A22403F4A7FDFFBFFFAFFFEC1C044860280000510503C0F8187FFF63CEFE7AFF7BFFFDFC0E01E08A53D64001F01400037F9167F4CD3FFFFC9C7FF8E62EF6E08C7B790F1813E2233434030741C2E7C60AC377,
		ram_block1a_284.mem_init1 = 2048'hC173FFFBEC49FFCF7F987DC5F80F807B25731B993401801C45003A33FD80098E00400FF9FDDFFF907C1DFF5060100002840003208123EF83FFFFBBFFF5F3B108D57008201400570001008032C5FC8F8DF967EFFEEEC5FFC40FBA0D0CE07F023A1C23B1833E01880B8340EA311D72270701708FFDFFFFFF9FF81DFFC060000000838018370143E7FBFF7FF9FFF878A0CCE7104841F81CD9C00190A15045FC6E8BF1DA9FFF14576FC46FFF3F9B40E7DCF10091992558284C3041804400015A0382187F87FDFFFFFFADFE5F7F982101000101C01C038001B2FBFCFFBFFFFDFDAE9FEB901E11E838498E3000DFB1C0187EFFFCD90FFE9E4A277FEDFCDFBB71F676F1,
		ram_block1a_284.mem_init2 = 2048'hF083800000D4C03067FE30300AF41FFD35FE3FFFAA9FC3FA0C3B684612E0DF03F480800650031B666001E06C04018003019803BFFFFE0C0FF804F80080400008408018DC7F03FFFE9FFF7D7FEEE04001C00000303094E83174F000768B1DF7C1BFFDBFEDCEDFEA73A57E330642D6A234E170C0007C080C6BF001007021800004040C13FFFFFF65A1F801F0A0C001FC0C0003C98FC0077BFC2FFF7FEFC2FEFE00A970003803D0541357E780048F3F9F9D81F7FFEBC135D7F98C031D0C7857C070D120D883140B8056C181A0F05000000E040403FFFBFF7C78FC11F029401818040007E90190833FE47FFF47FFF87CFF08C130002AFD205C120320CC3307DCA18F,
		ram_block1a_284.mem_init3 = 2048'h17E485BD79FFF9FFE3BEF8FC72C474A807100CF0408027FE80603DC1F3FE7FF97FCE746BFDE72BC2DF80B8C333CB53E6F021D0366016E909500E01487A1FC1B50F3009FF380FE9BF8F168D851800C01E053C8FB179FFFFFFE0D7FDFA70603800A1B80168418007F080210789DB8EE7CF77EF7A6F7FFFB7F43FF4AA230BD3CAC1C0303201002B10009F0000007107819903F002FFF8FDFDFFEE935C0400008037831E1F895F0F2FEF218FFD73A4E00030A019800038C00870646F33D07A3F1FFFEFFFFFF5BAFFFFC8CCF8DEEF89C35FC18D44C015600C13C60D0061084283818F03F01BBFFFFFE7DFF80381018000001801843CD9E2473FEF819F5D77F9E05080,
		ram_block1a_284.operation_mode = "single_port",
		ram_block1a_284.port_a_address_width = 13,
		ram_block1a_284.port_a_byte_enable_mask_width = 1,
		ram_block1a_284.port_a_byte_size = 1,
		ram_block1a_284.port_a_data_out_clear = "none",
		ram_block1a_284.port_a_data_out_clock = "clock0",
		ram_block1a_284.port_a_data_width = 1,
		ram_block1a_284.port_a_first_address = 286720,
		ram_block1a_284.port_a_first_bit_number = 4,
		ram_block1a_284.port_a_last_address = 294911,
		ram_block1a_284.port_a_logical_ram_depth = 307200,
		ram_block1a_284.port_a_logical_ram_width = 8,
		ram_block1a_284.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_284.power_up_uninitialized = "false",
		ram_block1a_284.ram_block_type = "AUTO",
		ram_block1a_284.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_285
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[35]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_285portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[35]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_285.clk0_core_clock_enable = "ena0",
		ram_block1a_285.clk0_input_clock_enable = "none",
		ram_block1a_285.clk0_output_clock_enable = "none",
		ram_block1a_285.connectivity_checking = "OFF",
		ram_block1a_285.init_file = "../RAM/image.mif",
		ram_block1a_285.init_file_layout = "port_a",
		ram_block1a_285.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_285.mem_init0 = 2048'h80020840001000390001B80000000001007C1FFEFFFFFF8FFE4C3F981000000000C208068021C20001200000070050C000AFF45E1FE9FBCFFFFF7FCFFFFFFF739CFA7FFFFFF020FF0CEC07FC6607E071800C00880000F0000000900300000000027D07FFFFFFFC8FFFEC3C9C00000010002208020020000000E0000005006080C0DFF71F1F95F80FFFFF3FDFFFFFDF427FF03E7FFFFE047FDCFD81FE4009E071E20083E060004000040021078300400003F4A7FFFFBFFF8FFFEC1C08400010000041040300000000008000000580E40000C3F1FE1F72B00FBFFE3FD7FFFCFF83BFF4FC3FFFFC9C7FFCE6A0F6E30C60790F198340200030030000011F03040000,
		ram_block1a_285.mem_init1 = 2048'hFC73FFF9E079FFCF7F807DC5F82F807838803200C800000F4380C1C00200000000400FF9FDDFFF907C1DFF70000000008000000000001078000004000E0C4EF7220FF7FFEBFFA0CFFFFF7FCEFDFF9FFFFE67FFFCEE71FFC40F820D0CE07F003919D00000C0000004038011C00380000001700FFDFFFFFF9FF81DFFF00000000080000200804018000080460002875F33102FB7DE07E32FCFFFFF7F6E7DFFFEEE7FDA9FFF14736FC40FFE0F9840E71AF01800C020E01000318000580003800001007C07FDFFFFFF8FFE5F7F88100000000000020080004C00030000000302516010AFF21E17C7BDCFFFFF7FCEFFFFFE7FFCD80FFF9E7A27FF8DFCDF9872C670F1,
		ram_block1a_285.mem_init2 = 2048'h0E7FFFFFFFF72FCFFFFEFFEFFAF7FFFFFCFE3FFF889FC3F80C3851860ADC1F034900800020030081A000000003800000019803BFFFFE000FF804E0C00000000000000000C1000001600002801D1F7FFE0E7FFFFFFFBB07CFFCFFFFEFFB3FF7FFFCFFFFEDCCDFD3F4147E018642CEE231C100000000000187B000000000000000040C13FFFFFF6241F801F0E0000000000000100000000403F0000000350141FF460FFFFFFFEFAFCFDFF87FFFFF3FFFFFFDF3FFE9C2F5C7F90C031C0C7847C07010C00002E800000F4000000020000000040403FFFBFFFC00FC11F06900000000000020000080001B80003800058340F7264FFFEEFDDFA7CFFFFF3FCF7FDFBFFF,
		ram_block1a_285.mem_init3 = 2048'h00008000800000301C400503953F0F6F38EFFFFFFFFFCFCFFFFFFDFBFF3FFFEF3FEE745FFFE6A3C21F8C300303C1B963C0C020018008C009100E0080040000020F3009FF380FE9BF8F160C841800002000008000800040101F380405979F0F8F1E47FF77FFFFEFCFFFFEFF97DBBFFFFF2FEEBA637FFE37C43FF424C30BF3C8C600000200001C10009F0000000000000003F002FFF8FDFDFFEE931D8500000000040000008000C010DE70028C431F3FCF1E67FFFFFFFFE7CFFFEFFFCFFBFFFFFFF7FF3FF1B8FFFFC8CCF8C04F81DD1FC18084C012000010000D0001000100000003F003BFFFFFE7DFF803818000000000C2000000840080107E60A2880A1F1F7F,
		ram_block1a_285.operation_mode = "single_port",
		ram_block1a_285.port_a_address_width = 13,
		ram_block1a_285.port_a_byte_enable_mask_width = 1,
		ram_block1a_285.port_a_byte_size = 1,
		ram_block1a_285.port_a_data_out_clear = "none",
		ram_block1a_285.port_a_data_out_clock = "clock0",
		ram_block1a_285.port_a_data_width = 1,
		ram_block1a_285.port_a_first_address = 286720,
		ram_block1a_285.port_a_first_bit_number = 5,
		ram_block1a_285.port_a_last_address = 294911,
		ram_block1a_285.port_a_logical_ram_depth = 307200,
		ram_block1a_285.port_a_logical_ram_width = 8,
		ram_block1a_285.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_285.power_up_uninitialized = "false",
		ram_block1a_285.ram_block_type = "AUTO",
		ram_block1a_285.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_286
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[35]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_286portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[35]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_286.clk0_core_clock_enable = "ena0",
		ram_block1a_286.clk0_input_clock_enable = "none",
		ram_block1a_286.clk0_output_clock_enable = "none",
		ram_block1a_286.connectivity_checking = "OFF",
		ram_block1a_286.init_file = "../RAM/image.mif",
		ram_block1a_286.init_file_layout = "port_a",
		ram_block1a_286.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_286.mem_init0 = 2048'h7FFDFFBFFFFFFFC7FFFE7FFFFFFFFFFF007C1FFEFFFFFF8FFE4C3F9800000000000208060020000000000000030040000080038000000800000000000000008C63058000000FDF00F313F8039FF81F8E7FF3FF7FFFFF0FFFFFFF7FFFFFFFFFFF027D07FFFFFFFC8FFFEC3C9C000000100002080200200000000000000100600000C000000002080000000000000020FD800FC1800001FB802303FE01BFF61F8E1DFFFC7F9FFFBFFFFFFFDFFFFFFFFFFF03F4A7FFFFBFFF8FFFEC1C0C40000000004104030000000000C000000180600000C0000000070000000000080000007CC00B03C0000363800319DF091FF39F86F0E7FCFFDFFFCFFCFFFFFFFFFFFFFFFF,
		ram_block1a_286.mem_init1 = 2048'h038C00061F860030807F823A07F07F87DFFFFDFFFFFFFFFFBFFFFFFFFFFFFFFF00400FF9FDDFFF907C1DFF7000000000800000000000000000000000060040000000000000000000000000010200600001980003118E003BF07DF2F31F80FFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01700FFDFFFFFF9FF81DFFF000000000800000000040000000004000020040000000002000000800000000818200011180256000EB8C903BF001F067BF18E70FFFFFFFDFFFFFFFCFFFFFBFFFFFFFFFFF007C07FDFFFFFF8FFE5F7F980000000000000000000000000000000003004000008001E000000A0000000000000001800327F0006185D800720320678F398F0E,
		ram_block1a_286.mem_init2 = 2048'h000000000008000000010000050800000301C00077603C07F3C7BFF9FD3FE0FCFFFF7FFFFFFCFFFFDFFFFFFFFFFFFFFF019803BFFFFE000FF804E0C0000000000000000001000000000000000C00400000000000004000000300000004C008000300001233203C0FFB81FFF9BD391DCFFEFFFFFFFFFFFFFFCFFFFFFFFFFFFFFF040C13FFFFFF6001F801F0E0000000000000000000000000000000000400400000000000000000002000000000C00000020C00163F0A3806F3FCE3F387B83F8FEFFFFFFDFFFFFFFFBFFFFFFFFFFFFFFF040403FFFBFFFC00FC11F069000000000000200000800000000000000400400000000011020000000000000080204000,
		ram_block1a_286.mem_init3 = 2048'h0000800000000000000002001000001000000000000000000000020400C00010C0118BBC0019DC3DE07FCFFCFC3FFF9FFFFFFFFFFFFFFFF6EFF1FFFFFFFFFFFF0F3009FF380FE9BF8F160D84180000000000800000000000000002001000007000000080000000000000006024400000C011C59C8001C83BC00BDFFCF40C373FFFFFFDFFFFFFEFFF60FFFFFFFFFFFFFF03F002FFF8FDFDFFEE931D840000000000000000000000000000000000000000000000000000000000100020040000000000C00E4700003733073FF07E3EE03E7FFB3FEFFFFFEFFFF2FFFEFFFFFFFFFF03F003BFFFFFE7DFF80381800000000000000000180000000000000008002000,
		ram_block1a_286.operation_mode = "single_port",
		ram_block1a_286.port_a_address_width = 13,
		ram_block1a_286.port_a_byte_enable_mask_width = 1,
		ram_block1a_286.port_a_byte_size = 1,
		ram_block1a_286.port_a_data_out_clear = "none",
		ram_block1a_286.port_a_data_out_clock = "clock0",
		ram_block1a_286.port_a_data_width = 1,
		ram_block1a_286.port_a_first_address = 286720,
		ram_block1a_286.port_a_first_bit_number = 6,
		ram_block1a_286.port_a_last_address = 294911,
		ram_block1a_286.port_a_logical_ram_depth = 307200,
		ram_block1a_286.port_a_logical_ram_width = 8,
		ram_block1a_286.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_286.power_up_uninitialized = "false",
		ram_block1a_286.ram_block_type = "AUTO",
		ram_block1a_286.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_287
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[35]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_287portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[35]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_287.clk0_core_clock_enable = "ena0",
		ram_block1a_287.clk0_input_clock_enable = "none",
		ram_block1a_287.clk0_output_clock_enable = "none",
		ram_block1a_287.connectivity_checking = "OFF",
		ram_block1a_287.init_file = "../RAM/image.mif",
		ram_block1a_287.init_file_layout = "port_a",
		ram_block1a_287.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_287.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83E0010000007001B3C067FFFFFFFFFFFDF7F9FFDFFFFFFFFFFFFFFCFFBFFFFF7FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD82F800000003700013C363FFFFFFEFFFFDF7FDFFDFFFFFFFFFFFFFFEFF9FFFFF3FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0B5800004000700013E3F3BFFFFFFFFFBEFBFCFFFFFFFFFFFFFFFFFE7F9FFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_287.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFF0060220006F83E2008FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF9FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8FF0020000006007E2000FFFFFFFFF7FFFFFFFFFBFFFFFFFFFBFFFFDFFBFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83F8020000007001A08067FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFBFFFFF7FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_287.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE67FC400001FFF007FB1F3FFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFF3FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF3EC0000009FFE07FE0F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFC00040003FF03EE0F96FFFFFFFFFFFFDFFFFF7FFFFFFFFFFFFFFBFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_287.mem_init3 = 2048'hFFFF7FFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0CFF600C7F0164070E9F27BE7FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFD0007020200116CE27BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFC400000182007FC7E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF,
		ram_block1a_287.operation_mode = "single_port",
		ram_block1a_287.port_a_address_width = 13,
		ram_block1a_287.port_a_byte_enable_mask_width = 1,
		ram_block1a_287.port_a_byte_size = 1,
		ram_block1a_287.port_a_data_out_clear = "none",
		ram_block1a_287.port_a_data_out_clock = "clock0",
		ram_block1a_287.port_a_data_width = 1,
		ram_block1a_287.port_a_first_address = 286720,
		ram_block1a_287.port_a_first_bit_number = 7,
		ram_block1a_287.port_a_last_address = 294911,
		ram_block1a_287.port_a_logical_ram_depth = 307200,
		ram_block1a_287.port_a_logical_ram_width = 8,
		ram_block1a_287.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_287.power_up_uninitialized = "false",
		ram_block1a_287.ram_block_type = "AUTO",
		ram_block1a_287.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_288
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[36]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_288portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[36]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_288.clk0_core_clock_enable = "ena0",
		ram_block1a_288.clk0_input_clock_enable = "none",
		ram_block1a_288.clk0_output_clock_enable = "none",
		ram_block1a_288.connectivity_checking = "OFF",
		ram_block1a_288.init_file = "../RAM/image.mif",
		ram_block1a_288.init_file_layout = "port_a",
		ram_block1a_288.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_288.mem_init0 = 2048'hFFFDFF1F0F01C7C700F379CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0F0401FFF380F3ED0DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF80380E0FFB1C0F9FC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FBF00187E03FE0F0EFFC0FFFFFFFFF,
		ram_block1a_288.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFC104FE1FFFE7E0F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFF815EE0F9F87F133DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC06000F8E01F75BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_288.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF7FFF07BFFFF3F9BCFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7DFFC033FFFF1FFFDBF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3CFFC192FFFFFFEFF9F03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_288.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0039BFFC039FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB1E3DFFF90781FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFF8F3F7FFDE309FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_288.operation_mode = "single_port",
		ram_block1a_288.port_a_address_width = 13,
		ram_block1a_288.port_a_byte_enable_mask_width = 1,
		ram_block1a_288.port_a_byte_size = 1,
		ram_block1a_288.port_a_data_out_clear = "none",
		ram_block1a_288.port_a_data_out_clock = "clock0",
		ram_block1a_288.port_a_data_width = 1,
		ram_block1a_288.port_a_first_address = 294912,
		ram_block1a_288.port_a_first_bit_number = 0,
		ram_block1a_288.port_a_last_address = 303103,
		ram_block1a_288.port_a_logical_ram_depth = 307200,
		ram_block1a_288.port_a_logical_ram_width = 8,
		ram_block1a_288.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_288.power_up_uninitialized = "false",
		ram_block1a_288.ram_block_type = "AUTO",
		ram_block1a_288.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_289
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[36]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_289portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[36]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_289.clk0_core_clock_enable = "ena0",
		ram_block1a_289.clk0_input_clock_enable = "none",
		ram_block1a_289.clk0_output_clock_enable = "none",
		ram_block1a_289.connectivity_checking = "OFF",
		ram_block1a_289.init_file = "../RAM/image.mif",
		ram_block1a_289.init_file_layout = "port_a",
		ram_block1a_289.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_289.mem_init0 = 2048'h58BAE8A012E63E1019D5CB0C6E3B8B799CA9781E2ED7E2FBCD9E059DE23ACCE2CDB4A0AC6D3C79ED772DBCFF865359ABE87975058053693039BDCC944A7BC1541F1242B34ED7407754DE75B40C0DC74D3338A9A49BF56EE5D15D5A96BDCD471A32F8B357C73116F8EF085293F8EC510E58CE88577B075CF5A758186A3C9512E77A5E2CF9BBD46F4B2E31F828E56F0A4F521BE15C35BE8FCE99F744564CE0DC73FA60B7AF2D8736C4191FA8A867937C6118CA13776D73C3C1F1841469C65A9C319BC5C8C7629ED280E12F82C32CEB7614DE08469F9095B3B22F6D46B25D9D0A3D2847A30DFF90BC00891309F3F3B116B449442EC9D9ADC014840DFD500D7F58D5,
		ram_block1a_289.mem_init1 = 2048'h502CF9316E3848BA690F86C1B8A72F189A8635603B2120775E33C43BE77310717729C0669BF51ADAB2A65E0F4C34743E244702DD37F6458FD542A7593A2D02D86B050AA853B8A7674A82254BE10832326A181D023293D5A673EEE5453362AA1BAE619354AA0310BA7C42C0276166C71E53B101EA0122FA1A7D0AA67A8D41EB805A3270A8EBDD3CBCC96336DA1A2F393544076431853323F112088E7331713A632C54956A15FD837F2636BE7C7D4CA68F0A81980809B86B359FEE24D45D0EBA2F65BDEC6B97002E3171746860E0935F461BC05017ECB66E82756F83C95F0342798CFE4AC3B7251C1242BA89E972474DF3C0D0EF22062C12EF06DB9D755074E196,
		ram_block1a_289.mem_init2 = 2048'hA8047ED543D5FAD9E0C0ACA8F6A85ED767328CF6F0090D36C326FD1914160D82C10A768824DCF1F670B3FAEDBD5D6FEA19F7A2B8CB79675A41EFF30E654F7F15052D43C76E867945541F136C8DF5C0A78CB78F6A77E1B7815741E89169490FED75E4C3D38BF04D8515F07B03C0D26A09C58375EC4C1A42322DBAA41CA9660060C25191ED726F531407AEDBBE20FC5A7AF02B491405B585E0B4FC5DB4552F00E9B7BDD2870F3556A0DFBB7003D89FD29CE7467EA5734C30BC958935FD2852772A82F9D4A505C3BD3F16414F1DB7F768CEE7013ACFEB61CCBFCEB04EAFE6A9DCE7AA1D4C2948B1239C4F05B253D55FA32B00433A5107ACD1250150E50545B475AA,
		ram_block1a_289.mem_init3 = 2048'h54C54F77840B7624A76386D1BD360900700F2B136A7283CC0428F7F13D15F4ABF7F284C2C326DDCC1AB7E8054724DE3AF688069D006DDA11C41BF09BD177BA6EBF9A73395084E70B98B9AD28AAE109DAE47F14F1B80AAF231CFE29AA8E693E45713233484A1D3E673FE0CF5624609ECFAF3096F4A425EF171F2FA6370D4AEDE6630C2D4A1822C0E706EDFF56459E227A98ACD0E1540D75B62F5113879263C058A01A7C773C227B22EAD57D9A74A693B08481B55C19E19CCFC16006624380222A6CB3FCD03FD03C99F751F0AD08B2DE967C275B07C98A42897B2F32B60B36D981986A0D31947E54DD3B81F70E3EADAC78EC5F07B81DB697406AA00E1E65B544EE,
		ram_block1a_289.operation_mode = "single_port",
		ram_block1a_289.port_a_address_width = 13,
		ram_block1a_289.port_a_byte_enable_mask_width = 1,
		ram_block1a_289.port_a_byte_size = 1,
		ram_block1a_289.port_a_data_out_clear = "none",
		ram_block1a_289.port_a_data_out_clock = "clock0",
		ram_block1a_289.port_a_data_width = 1,
		ram_block1a_289.port_a_first_address = 294912,
		ram_block1a_289.port_a_first_bit_number = 1,
		ram_block1a_289.port_a_last_address = 303103,
		ram_block1a_289.port_a_logical_ram_depth = 307200,
		ram_block1a_289.port_a_logical_ram_width = 8,
		ram_block1a_289.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_289.power_up_uninitialized = "false",
		ram_block1a_289.ram_block_type = "AUTO",
		ram_block1a_289.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_290
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[36]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_290portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[36]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_290.clk0_core_clock_enable = "ena0",
		ram_block1a_290.clk0_input_clock_enable = "none",
		ram_block1a_290.clk0_output_clock_enable = "none",
		ram_block1a_290.connectivity_checking = "OFF",
		ram_block1a_290.init_file = "../RAM/image.mif",
		ram_block1a_290.init_file_layout = "port_a",
		ram_block1a_290.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_290.mem_init0 = 2048'hFB6230C460022B28888689AADD00B6A5DBE01435DCA89528EBFD31A174F278B9532BE7A9AEC171C530F1CB118AF0B87F4D078BA064E7D6FD3A38BCE7F5AC49C75C7BF645D7043707C32D52E7A9EF3BC6C9B1D3DB0BC2850A20C81EE238FDDDFD6D368820FDFE7E67BA7F2A4BEE03E40C1E0DEC7D788B7DE15C7E61A63D9C5AD5964701CE3FC7098B735D08D70BE8C6B3C7C5D5E2F6083DAF8A7043108F30ADDB098867D41F910F4C30BE7CDA18F2AD58A2345FCE06A3FCB7335CE61D30CEC430D773464EE36BAB23BACDEB97D4797A5E02664A3F1306BCA5CCE32DD298A1C0780C7B18B85CC3592C539351CFDA7A398E8C040F72F17ADC1B0B7675F5033E7914,
		ram_block1a_290.mem_init1 = 2048'hFF51EA1118CA3E8C8684D015007E48482D06FBF89B7665A13F4C44381903B16BA7851FB8D9B60C266E3EABE169E5713A0ED9B065096E5E3AD2EC45BC1A70938862C5A0D2FF323280AE99F94AEF4E32BAB80004813CC2D00BA31C328F1AFA8C0DF8A179A48A70F5496F6ECFB0E6B5F38EA6B1959D9222D1E753BE94F535DEE6A172CDE907C127F0FC73E0F09D306071F4BA41F7A2A64C8788B26F6AA6C5FA71CE152B2D3BE73C64FB7E14773CB6CCBC92FB00C1405903F12DCCC6A31B7E728D9007F252363459D5AD41F56684D2EFCFF9AE7DF8A2718332EA5C96F715FA002C539C279E5046F5FC89165E0E3E044371D9885BC9CA1E75E046CC558BA78FDFB9E4,
		ram_block1a_290.mem_init2 = 2048'h52506737030122B5FE9EE80EC1FE78AFBD3207DD715604D83055E31D32480F100109CF0C85C3FEC464190611F39EE3F51DF3CF2E824B91A8B70DD89B45BCAA4FD4C5C8EF93BE6A4B7E896652307F44747719F46E7D064CA3316394BD4CA302AB9FE1D94D6D353742E31F6310BCFB02B004823BB3CCC2FCEF03270E39C661B903D753CBE76B4AB684240C0165D6DF50BF0623BE313F9D0C740E65ABDBE771CC9156473A9A70889EE48FD9B4834748B00CAA44833695D8FF78509CE5DC3C76698700C397FA6DA647FEB34743DE0831B8D47A01EDD9E7D3207FB63231F2435996659961C8D81C0A3C2BC005DB1A28C0D8564090FE66E2D9050E807CAF626900A15E,
		ram_block1a_290.mem_init3 = 2048'h766B70979DA0747899CB2161762E98F7362446A0FC5B4ECA4AF5C85A99B862DA9AF3B0E00C1A82940D11A3B9DE54FC180EE7181EFC65E82FC6C3CADC06753406A38FB02D233A972A06C3E5A958B44DC111B73647361954E63A5B55764D2F2CE6783BFAAF276C024760F6439FD16E2FE4F03CACAC06C5B529C631C0684AF6BDDE9E0B554C94207CEFA7C58BCADFF1BB04F4C2DDD7469D35D6978AE02E1372E53DE88DA7CBD1BD9CD1AF7CCBC72434E381D422D8E9B574A8ED0AD9C82224AC2B1BCB9E5654EA0B430D5CEFE1D0766268BC8766B203EC083F21CD4FF8AFD7E0DD274FC53392275E779C010A453DCFDE5E9371C5D47B712622644876CFFFA91BF4B0,
		ram_block1a_290.operation_mode = "single_port",
		ram_block1a_290.port_a_address_width = 13,
		ram_block1a_290.port_a_byte_enable_mask_width = 1,
		ram_block1a_290.port_a_byte_size = 1,
		ram_block1a_290.port_a_data_out_clear = "none",
		ram_block1a_290.port_a_data_out_clock = "clock0",
		ram_block1a_290.port_a_data_width = 1,
		ram_block1a_290.port_a_first_address = 294912,
		ram_block1a_290.port_a_first_bit_number = 2,
		ram_block1a_290.port_a_last_address = 303103,
		ram_block1a_290.port_a_logical_ram_depth = 307200,
		ram_block1a_290.port_a_logical_ram_width = 8,
		ram_block1a_290.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_290.power_up_uninitialized = "false",
		ram_block1a_290.ram_block_type = "AUTO",
		ram_block1a_290.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_291
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[36]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_291portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[36]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_291.clk0_core_clock_enable = "ena0",
		ram_block1a_291.clk0_input_clock_enable = "none",
		ram_block1a_291.clk0_output_clock_enable = "none",
		ram_block1a_291.connectivity_checking = "OFF",
		ram_block1a_291.init_file = "../RAM/image.mif",
		ram_block1a_291.init_file_layout = "port_a",
		ram_block1a_291.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_291.mem_init0 = 2048'h078320E890FE383EC76C843200FF7EFDC59104020F004BD4E4FCB819048D430778DC1E428E7FE0C16E16160F4A4FBE183128571F5D2DE5FFF8453D769A8A615D71890998209C2E2DF98C2C58F59CDFC306A0E3F6FBFE000F5FEC12F6C0323D8C71BDBD058600329FB83C73DDDDDC8053AFE01468DECCEDE5FD5F9E37B73CA4D6E36FD60425F8E0C13F31E690C6E6C26F0141FE59081C1D4B8DE0500899EA19E0087007FF7F5F004BBF8606FE000C5DC6213DEFC0051C033F33DDFCE9AAC1843EE230E3DDFC0C6A31BA4E63AB1359F4304A83A7A10138A45393C5AAC49F7BCDF849E66A3D0072EA59E21349B093E71F8B0C040FFF78D7C01C0F9383F200C04912,
		ram_block1a_291.mem_init1 = 2048'h928205FF91058CC5646A33DCCDF620070006003EFB13E2FF5B9F041600F9942D469D0D396C68FFFE163E0BE041EAFEC606FE71F8FFBFE8C26E64040C42BF5CC82C1C7F4E8ADB856EBEE58D5DF34026EAEE428575C753D34653B642CFF3F29001072080076A11F2605A0EC42619E146E8063F1099CBDD0FFEAF3E557015C05C3EF1CE19F83FBFFED45659F92C987FF68458DE5F6F608D94FF810F3BFD905A8589876E42F78FEBECBB554EC6C5C1C318810701E043B9FFF65102A8A5AB81636E1F29074F00FFA62BAD41F4A960E880B6819B0E185CFF3DB7CC88287806C61FD864533E2F17D4CA76FECB07802D356961D91735C207EEC12B7357D6A644F9EADDE4,
		ram_block1a_291.mem_init2 = 2048'hE9D98166B391E2A16644F36CC5DFF10FDD18BD37D26CCB76268800FC97D86F0F0108280F842700D864341E0EA0610FF51C73F0212D3EC198440C3B83F940E1743C1A38A3F3BD19C03C0E6786631E38C58B2BABBE02C37C872D5CD7F4CFE518A8675966374E2B8FB6C87340FC6D3B324E0482CC3FCC3A40E000258A060019C43FC757D0219C7BF1A4140C0587A0A0AB800D2C18707F1AFD1F3EAD3A0FB6BF4C8435A83B1DB9BC1EE2CC3AC2E97B4E868E8CF4EFF82B9D867CA3FB16E24DB8003800C3683E6D470001D78603C0000E3F904281F01B0E5D67FFB63061DBC9C62119933E207E7E87DC807C0DD81F30DFAC40345801489C682CCF898B01221B19C23F,
		ram_block1a_291.mem_init3 = 2048'hB56D79178E54D37D41FF4DC6E6C666094BC330306767C36EDA9BE75A1BFF28E31519E6C7F26C30B007E029822E50FC0F01009F1FFC6407BFC64FE8E1EB8EC2004244331EFFFEFF280308CC0C84D64A3FA56751C745AEF9669E391D050FD7C0321EC7C4787CB002489B73D7C1E3D34FD648E2EB6338163D1F73C003C26FFA0C8D0104DE4E1C20036F87ED28E55E065200154E5B4EDAFCEA06000B00204C6CC3E8D579D00F7B1E6FF64E1B0F16743283FBC1C04BB98ED090EEECC6F406133D6B9EFB79C897BC03940CD50001C1878AEE4E00604C050C080021CF62284090012817A0C7000EB9BDE5E4000B27003100C0A02E3F04A337315ABB28F90F23D8F08467,
		ram_block1a_291.operation_mode = "single_port",
		ram_block1a_291.port_a_address_width = 13,
		ram_block1a_291.port_a_byte_enable_mask_width = 1,
		ram_block1a_291.port_a_byte_size = 1,
		ram_block1a_291.port_a_data_out_clear = "none",
		ram_block1a_291.port_a_data_out_clock = "clock0",
		ram_block1a_291.port_a_data_width = 1,
		ram_block1a_291.port_a_first_address = 294912,
		ram_block1a_291.port_a_first_bit_number = 3,
		ram_block1a_291.port_a_last_address = 303103,
		ram_block1a_291.port_a_logical_ram_depth = 307200,
		ram_block1a_291.port_a_logical_ram_width = 8,
		ram_block1a_291.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_291.power_up_uninitialized = "false",
		ram_block1a_291.ram_block_type = "AUTO",
		ram_block1a_291.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_292
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[36]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_292portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[36]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_292.clk0_core_clock_enable = "ena0",
		ram_block1a_292.clk0_input_clock_enable = "none",
		ram_block1a_292.clk0_output_clock_enable = "none",
		ram_block1a_292.connectivity_checking = "OFF",
		ram_block1a_292.init_file = "../RAM/image.mif",
		ram_block1a_292.init_file_layout = "port_a",
		ram_block1a_292.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_292.mem_init0 = 2048'h0002C0E0F0FE3838FF0C823D800001C2367EFDFF73FE8FFCE0FC3B814480C000CA0000107180320E81F83FE8B5E07FDBFF09C65FB10FFBFFF8073836F58A81245E0200300062D03380C481E07E5AFC3F004003F0FBFE000D7F0C10F2000002738E4243FDFBFFEAFFB9BC7FC1C0C04221040003B021F0363205E03FC0412397379D5FC717C02FEBC33F1D3C18E2EC7A48004000D000601AD371E86FE19618FE38080007FC7F1F004FBF4601F80000027FDFC2003F7BFFEE3F331DF8EB90C0422040301C1200F035FE443023C8EA263FD6CDD3E782FD1FABFB9FCD65B895E1B933F101F553E00CA662BC1324F86A1FE0740C040FFE781FC01FCF5003F20000864F,
		ram_block1a_292.mem_init1 = 2048'hCF0F060E658303021A9FC823E617EFF90006003EFB6DE1F098DF081000066853F9FEF3C719FFEFFE063E6BE031E0F00219000F8000C02C00819FFBF37DC03F37E63DFFCEFE34C40E46A2016F305CC1066127040A0FA6F7800C4F8B33EC0B7FFB00200007EA11F060794EC820001E38F1F9CCE766FBFFEFFE0F3E13F06DC0C043C450060000C07F13D3BA1FEF47800F5BD89FDFE7E2EAC4FFE81E26EF5C40021C123A8300000BBB38DEFF007BF23FFF7F00000043F9FFF071FE48A024009C10E0EEF8BEFF43FDAFAD41F42BE0908080009CD0060800C07C01B7EC3FE3E1E027EFDFFF8E97CDA870FF800A8A6F3A5501C0F022054C0E001C60196F817BFA38FE1A,
		ram_block1a_292.mem_init2 = 2048'hE1AC2A369B91E283873AEC3D42FFC19E0B00C5906C620671F7000003F43FF09F0108100F840000C0643216004002040EE0883FDFAF78D180040C1B83D100E3840830071C0C4FA61FC3F0F9F9F9E0FFFDEB2FF1BE77807C80C6BCC4F4EAE1322A38408790F02406311F8C80026E08FDCF0482003FCC0580E000240600000006D839A83FEEBF7BEF84640C11875080B10000F0078F80FC22C0C31280F06FA0CF7DF78E439FE9031EE0CFF8C0AED844801FF74B0215F01303BB1C9FC800B60BCFEF00C3003E6D78000010068FC00000C5E9FCFE11DD3FDF77FF863001A2B1C0838180C01F8181F0328783F211E0CFE06FBFF418FFCEFAA70C0F81BC315CD80C0002,
		ram_block1a_292.mem_init3 = 2048'h0B9387E878FC0984FE00E2380AF9FFCF77E306B0527FC3EA1F04D7191800D087E3A019180149148D000027BC11B7027E0000601FFC64003FC6802F0E140819FEBFF3C5FFFFFEEE2800010C0200A848007A18EFB8F6EF009221E0E2F823F8FFE617A0C6789DBA022B9D18C1C000417FC680C12008C14119070C0001B59015F3FE0000204E1C20006F87E20003A00C05FF15F2A7BFDEFC7C06000400216000C00862063FB0EAFFA00ED106F0D98BD6FC73A152CEB8A996808DC947F031E03C9A530501B536400A080C36000047F87DF1FE006030070C080021CF643001E0060FFE7CFBFFFEBFFC7104000E07018000C04010023B1CCECFAD84F770F0FFF50CFBF3,
		ram_block1a_292.operation_mode = "single_port",
		ram_block1a_292.port_a_address_width = 13,
		ram_block1a_292.port_a_byte_enable_mask_width = 1,
		ram_block1a_292.port_a_byte_size = 1,
		ram_block1a_292.port_a_data_out_clear = "none",
		ram_block1a_292.port_a_data_out_clock = "clock0",
		ram_block1a_292.port_a_data_width = 1,
		ram_block1a_292.port_a_first_address = 294912,
		ram_block1a_292.port_a_first_bit_number = 4,
		ram_block1a_292.port_a_last_address = 303103,
		ram_block1a_292.port_a_logical_ram_depth = 307200,
		ram_block1a_292.port_a_logical_ram_width = 8,
		ram_block1a_292.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_292.power_up_uninitialized = "false",
		ram_block1a_292.ram_block_type = "AUTO",
		ram_block1a_292.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_293
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[36]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_293portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[36]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_293.clk0_core_clock_enable = "ena0",
		ram_block1a_293.clk0_input_clock_enable = "none",
		ram_block1a_293.clk0_output_clock_enable = "none",
		ram_block1a_293.connectivity_checking = "OFF",
		ram_block1a_293.init_file = "../RAM/image.mif",
		ram_block1a_293.init_file_layout = "port_a",
		ram_block1a_293.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_293.mem_init0 = 2048'h000200E0F0FE3838FF0C863000000000080002008001F0031F03C67E937F3FFE3BFFFFF3FFFFCBFFFFFFFFF4FFFFE7DBFF09C69FED0FF3FFF81836E6F28A0104800400600001E0000003C00000270000000003F0FBFE000C7F0C12F2000000C00000000200001D0047C3863E0F3F3FFE7FFFFFF9FFFFCFCFFDFFFFFFF03F87F79F4FC707E00FE3C33F022E60ECE18230004000200000182401E7800060070007080007FC7F1F004E3F0603F80000000000000000800019C0CCE205165B3F3FDF3FCFFFDFFFFFCFCFFFFFE3FBFABFFFC60FC3E79BFC1FA3F39FC7218091EFF000010000800000418440130300040000030C040FFE781FC01F0F1002F000000020,
		ram_block1a_293.mem_init1 = 2048'h0C0000000200000001000C00180810060006003EFB01E000181F0C000000038000000E00E6001001F9C1F41F9E1F0FFDFFFFFFFFFFFFDCF8FFFFFFFF7FFFFFFFE05DFFCEF850040E069C013F304000021E1804000000C800000004000004000600200007EA11F060788ECC380000010000000E0004001001F0C1EE0F9A3F3FFC27DFFFFFFFFFCFEFD3FBFFEF1FFFFFDFD89FDF27E08804FF4001A08F134400006E11000000081038200003800C00000000000043F9FFF071FE08A42800000100100004008003D052BE0BD61F177F7FFE7FDFFFFFFFFFCFFF9FEFFFFE7FFFE7CFDFFF8ED7C18870FF801D0E0F334101C00E0702300E03F060E080438004070001,
		ram_block1a_293.mem_init2 = 2048'hE18C08B64391E28006DEE00C20FFC0000501020E006C007018000000080000600108000F840000C064301E00000000180300000050873E7FFBF3FC7C3EFF1FFBFFFFFFFFFFFFDF9FFFFFFFFFF9FFFFFDE34FFFBE67807C8007FCC4C408E101240040000E0028003030000001901C00300482003FCC0000E000240E000000000C000000104084107BFBF3F6783F7F7FFFFFFFFFFFFFFFDF9FFFFF88FFFFBFCFFDF18E7B9FE9401EE0CFF8C090184083000040040E0010003803000001D81C301000C3003E6D00000010060FC00000020601000E26C020980079CFFE7D1E3F7FFE7FFFFFFFFFFFCEBFFFFFD9FFFFFFEFFFF218FFCEF8400C0F8180010018000002,
		ram_block1a_293.mem_init3 = 2048'hFFFFFFFFFFFCFFFEFFFFE3FFEEFFFFCF73830630407FC3DF180EC218180001000CC000000086088200002040000801810000001FFC64003FC600080008000001C0000E00000113D7FFFFF3EFFF7FB7FFFFFFFFFFF7EFFFF13FF9FFFFAFFFFFE613C0C6B801B80208590EC1C000408F0900001010008E010700000078000800010000004E1C20006F87E0080000000800EA010000210393F9FFFFFFDEFFFF3FF7FFFFFFFFFBFFDFFEDF2FFFDFFFF6FFF381C14EF84590808C08E7F000003C0A8C010002080004000C0800003800000001006000070C080021CF603800000000000300000140039DFBFFF7F8FE7FFF3CFFFFFFFFFFFFFFDFBCFFAFFFFFFDFCFFF3,
		ram_block1a_293.operation_mode = "single_port",
		ram_block1a_293.port_a_address_width = 13,
		ram_block1a_293.port_a_byte_enable_mask_width = 1,
		ram_block1a_293.port_a_byte_size = 1,
		ram_block1a_293.port_a_data_out_clear = "none",
		ram_block1a_293.port_a_data_out_clock = "clock0",
		ram_block1a_293.port_a_data_width = 1,
		ram_block1a_293.port_a_first_address = 294912,
		ram_block1a_293.port_a_first_bit_number = 5,
		ram_block1a_293.port_a_last_address = 303103,
		ram_block1a_293.port_a_logical_ram_depth = 307200,
		ram_block1a_293.port_a_logical_ram_width = 8,
		ram_block1a_293.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_293.power_up_uninitialized = "false",
		ram_block1a_293.ram_block_type = "AUTO",
		ram_block1a_293.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_294
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[36]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_294portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[36]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_294.clk0_core_clock_enable = "ena0",
		ram_block1a_294.clk0_input_clock_enable = "none",
		ram_block1a_294.clk0_output_clock_enable = "none",
		ram_block1a_294.connectivity_checking = "OFF",
		ram_block1a_294.init_file = "../RAM/image.mif",
		ram_block1a_294.init_file_layout = "port_a",
		ram_block1a_294.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_294.mem_init0 = 2048'h000200E0F0FE3838FF0C863000000000000000000000000000000000080000000400000C00000400000000030000182400F639E01EF00C0007FFCFF90F75FEFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000003F0FBFE000C7F0C12F200000000000000000000000000000000000000000000000600000000020000000FC0780860B038F81FF01C3CC0FFDFFF1F1FFDFFFFBFFFFFFFFFE7FFFE1FFFFFFFFFFFFF080007FC7F1F004E3F0603F80000000000000000000000000000020014000000000000200000000000001C0405C00039F03C187C03E05C0C603EDE7F6E1FFFFFFEFFFFFFFFFFFFFFFFECFFFFFFFFFFFF0C040FFE781FC01F0F1003F000000000,
		ram_block1a_294.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0006003EFB01E000181F0C000000000000000000000000000000000000000000000000000000030700000000800000001FE2003107EFFBF1F97FFEF0CFBFFFFDFFFFFBFFFFFF3FFFFFFFFFFFFFFFFFFF00200007EA11F060780ECC20000000000000000000000000000000000000000018200000000000002C040010E0000020276020D81F77FB00FFFFDF70EFBFFFFFFFFFFFFFFFF7FFC7FFFFFFFFFFFFFFFF00000043F9FFF071FE08A420000000000000000000000000000000000800000000200000000000006010000180001830200071E83E778F007FFFF7F0CFBEFE3FFFFFFFFFF1FFFF9FFFFFFFFFFFFFFFFF,
		ram_block1a_294.mem_init2 = 2048'h1E73F7C9FC6E1D7FF9E11FF3FF003FFFFEFFFFFFFF9FFF8FFFFFFFFFFFFFFFFF0108000F840000C064301E000000000000000000000000000000000000000000000000000000006000000000060000021CF00641987F837FF8033B3BF71EFFDFFFBFFFFFFFDFFFCFFFFFFFFFFFFFFFFF0482003FCC0000E000240E000000000000000000000000000000080000000000000000000000006000007700004030020E71846016FFE11F30073F7FE7BF7FFFFFBFFFFFFFEFFFC7FFFFFFFFFFFFFFFF00C3003E6D00000010060FC00000000000000000000000000000000000000000000000000000014000002600000010000FE7003107FFF3F07E7FFEFFE7FFFFFD,
		ram_block1a_294.mem_init3 = 2048'h000000000003000300001C00710000308C7CF9CFBF803C37E7FF3FE7E7FFFFFFFFFFFFFFFFFFFF7FFFFFDFFFFFFFFFFF0000001FFC64003FC60008000000000000000000000000000000001000000000000000000810000FC006000070000019EC7F39C7FE47FDF7E6FF3E3FFFBFF0FFFFFFFFFFFFFFFEF8FFFFFFFFFFFFFFFF0000004E1C20006F87E008000000000000000000000000000000000000000000000000000400000120F000200009000C7E3FB1C7FE6F7F73F7F80FFFFFC3F5FFFEFFFFFFFFFFFFF3FFFFFFFFFFFFFFFF006000070C080021CF60380000000000000000000000020000000000000003000000000000000043007000000203000C,
		ram_block1a_294.operation_mode = "single_port",
		ram_block1a_294.port_a_address_width = 13,
		ram_block1a_294.port_a_byte_enable_mask_width = 1,
		ram_block1a_294.port_a_byte_size = 1,
		ram_block1a_294.port_a_data_out_clear = "none",
		ram_block1a_294.port_a_data_out_clock = "clock0",
		ram_block1a_294.port_a_data_width = 1,
		ram_block1a_294.port_a_first_address = 294912,
		ram_block1a_294.port_a_first_bit_number = 6,
		ram_block1a_294.port_a_last_address = 303103,
		ram_block1a_294.port_a_logical_ram_depth = 307200,
		ram_block1a_294.port_a_logical_ram_width = 8,
		ram_block1a_294.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_294.power_up_uninitialized = "false",
		ram_block1a_294.ram_block_type = "AUTO",
		ram_block1a_294.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_295
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[36]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_295portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[36]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_295.clk0_core_clock_enable = "ena0",
		ram_block1a_295.clk0_input_clock_enable = "none",
		ram_block1a_295.clk0_output_clock_enable = "none",
		ram_block1a_295.connectivity_checking = "OFF",
		ram_block1a_295.init_file = "../RAM/image.mif",
		ram_block1a_295.init_file_layout = "port_a",
		ram_block1a_295.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_295.mem_init0 = 2048'hFFFDFF1F0F01C7C700F379CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0F0401FFF380F3ED0DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF80380E0FFB1C0F9FC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FBF00187E03FE0F0EFFC0FFFFFFFFF,
		ram_block1a_295.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFC104FE1FFFE7E0F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFF815EE0F9F87F133DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC06000F8E01F75BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_295.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF7FFF07BFFFF3F9BCFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7DFFC033FFFF1FFFDBF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3CFFC192FFFFFFEFF9F03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_295.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0039BFFC039FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB1E3DFFF90781FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFF8F3F7FFDE309FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_295.operation_mode = "single_port",
		ram_block1a_295.port_a_address_width = 13,
		ram_block1a_295.port_a_byte_enable_mask_width = 1,
		ram_block1a_295.port_a_byte_size = 1,
		ram_block1a_295.port_a_data_out_clear = "none",
		ram_block1a_295.port_a_data_out_clock = "clock0",
		ram_block1a_295.port_a_data_width = 1,
		ram_block1a_295.port_a_first_address = 294912,
		ram_block1a_295.port_a_first_bit_number = 7,
		ram_block1a_295.port_a_last_address = 303103,
		ram_block1a_295.port_a_logical_ram_depth = 307200,
		ram_block1a_295.port_a_logical_ram_width = 8,
		ram_block1a_295.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_295.power_up_uninitialized = "false",
		ram_block1a_295.ram_block_type = "AUTO",
		ram_block1a_295.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_296
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[37]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_296portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[37]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_296.clk0_core_clock_enable = "ena0",
		ram_block1a_296.clk0_input_clock_enable = "none",
		ram_block1a_296.clk0_output_clock_enable = "none",
		ram_block1a_296.connectivity_checking = "OFF",
		ram_block1a_296.init_file = "../RAM/image.mif",
		ram_block1a_296.init_file_layout = "port_a",
		ram_block1a_296.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_296.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE17FFFF801FCEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07BFFFC00FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8017FFFC00DFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_296.mem_init1 = 2048'hFFF19FE8177FFE6FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFF83FFFFFC7FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFEFFFFFF81FF3FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FB5CFFFFFFFFFFF,
		ram_block1a_296.operation_mode = "single_port",
		ram_block1a_296.port_a_address_width = 12,
		ram_block1a_296.port_a_byte_enable_mask_width = 1,
		ram_block1a_296.port_a_byte_size = 1,
		ram_block1a_296.port_a_data_out_clear = "none",
		ram_block1a_296.port_a_data_out_clock = "clock0",
		ram_block1a_296.port_a_data_width = 1,
		ram_block1a_296.port_a_first_address = 303104,
		ram_block1a_296.port_a_first_bit_number = 0,
		ram_block1a_296.port_a_last_address = 307199,
		ram_block1a_296.port_a_logical_ram_depth = 307200,
		ram_block1a_296.port_a_logical_ram_width = 8,
		ram_block1a_296.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_296.power_up_uninitialized = "false",
		ram_block1a_296.ram_block_type = "AUTO",
		ram_block1a_296.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_297
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[37]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_297portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[37]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_297.clk0_core_clock_enable = "ena0",
		ram_block1a_297.clk0_input_clock_enable = "none",
		ram_block1a_297.clk0_output_clock_enable = "none",
		ram_block1a_297.connectivity_checking = "OFF",
		ram_block1a_297.init_file = "../RAM/image.mif",
		ram_block1a_297.init_file_layout = "port_a",
		ram_block1a_297.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_297.mem_init0 = 2048'h83EA39821C6E67BE6ACE6A9382A6E9F1E0B6C1C6753ACCB5462B14AB9A6CC5BE46EEDE574B3A1760046AE24D3F95C34945771229B372ACF20069FA06D218A78CC4B4804B6AB00C9CAFFD26A58877B089375B6EB36B1782C0E8E1BE9A4C90303F63442CB43F520094C3BFB20004B3FD4549110E24E14F6858D3D569709391907DEE844B304B31F23AE17B073104B8F2F77B7E02FFB146303E79C1EC8D5B05A5DB65D16AA0B4FAAEF8C9A418885C38BE076F9889355260829296882F7A83347A7E198CC70423F3813A86FF9F68AA26D0989BE96DB35EB667B85E2ED919398B8F4DD5BAE184028052175276155CD471D556E97FA371C0B491B8EE90300F085F6513,
		ram_block1a_297.mem_init1 = 2048'hC9CA6476AA9645992166B1EE64E67927F31958ABA59EE4C5614506CD79C0E684387EFB584821716E917D944BADB187F373B4A15F234DBCE450110B22F449E53DCEFD0FCB923B9E51B2D2086B3296DBFC971D108640180E1DFFF176714B04B0D78779D7B6650A0D385D88D4763F3A3F65919AEF7F2283BB996C6DB3096347AB151420D7FDC333FA4C82D521931EA288B85BFEE5CFCDB7E5A2613276E04A2096AEB3B8DE9D01C01A70CCD65B611693C2BBAB452ED11FB5474A58175AB25D3393F976E6F5ACC09E87033F553DE177DF53B632688327BF038BC35EB5207E6788E897AC4228A0C5652DE59C2E61774B92F298F0E4030E09D03BE0BD4A24C918C43C5D,
		ram_block1a_297.operation_mode = "single_port",
		ram_block1a_297.port_a_address_width = 12,
		ram_block1a_297.port_a_byte_enable_mask_width = 1,
		ram_block1a_297.port_a_byte_size = 1,
		ram_block1a_297.port_a_data_out_clear = "none",
		ram_block1a_297.port_a_data_out_clock = "clock0",
		ram_block1a_297.port_a_data_width = 1,
		ram_block1a_297.port_a_first_address = 303104,
		ram_block1a_297.port_a_first_bit_number = 1,
		ram_block1a_297.port_a_last_address = 307199,
		ram_block1a_297.port_a_logical_ram_depth = 307200,
		ram_block1a_297.port_a_logical_ram_width = 8,
		ram_block1a_297.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_297.power_up_uninitialized = "false",
		ram_block1a_297.ram_block_type = "AUTO",
		ram_block1a_297.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_298
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[37]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_298portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[37]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_298.clk0_core_clock_enable = "ena0",
		ram_block1a_298.clk0_input_clock_enable = "none",
		ram_block1a_298.clk0_output_clock_enable = "none",
		ram_block1a_298.connectivity_checking = "OFF",
		ram_block1a_298.init_file = "../RAM/image.mif",
		ram_block1a_298.init_file_layout = "port_a",
		ram_block1a_298.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_298.mem_init0 = 2048'hEA09C32180E15FA50389D36CC5F566BA9F26F346C3E5478982F7B30C5FA3740288D8970582BDF4917AA5C6532F9F63F8648D9A94BCB0067E2C82D19B0E3F00F07F701BD4E8C4387F6AB35C87162EC0E6F22AA15EF0ECFDA3938437C7EC78C2270559BD2A88E1E7C0FE8111AC1CE5F790814BF592FC5914F6B82327DD23BCF121FB25173C274D643A0A66D1BCC13E893F8391CB484040CFBC050911206C88C2653069AC8CB827D118F0B53B741D56B48D1A9CEA087BB9C54C914D8283CF08FBDDB84A49159BEC504F2A373B1F4B2574A863A28CF1EA279F7FD6E6F7D9F7AA08170DC66F040E81E83F823BBBBAFFB0CB32BE782E3FBEBBAFD9D10FB52CF80EB129,
		ram_block1a_298.mem_init1 = 2048'h940E66366889F99A133C8B73BA5683BCD54C7180BBDC7C33960048D9E30704540A4FC11D8F1C156DF0D68E77C09D0B508D9FF6B0A7C019361065EA87603F699EA76E7E03B66495056FD614DEFCF8D8A3D81E0FA7C0007823AEAC5BA19FD06F2E46558915630FBC3B33CB0D86803904E76CAF237FD523936583EA25D6B2AFBAFCAE9B57D9C0DEC92E3C96DEDF6B77B2C75C4363097F7599AC484E8BC4BCF90C1B1439E3790000666ECACC5B465616622E984CE3A298A15E740392E6CF691606F1017A1E0F25B48E713806D6013144909B2D5B2E2B969981F1FEFC4009174D4B6E241C93ADA130C67CDDA228CFA5FDAC2D6F877E2C039003FFCE4A69C22C8F3C58,
		ram_block1a_298.operation_mode = "single_port",
		ram_block1a_298.port_a_address_width = 12,
		ram_block1a_298.port_a_byte_enable_mask_width = 1,
		ram_block1a_298.port_a_byte_size = 1,
		ram_block1a_298.port_a_data_out_clear = "none",
		ram_block1a_298.port_a_data_out_clock = "clock0",
		ram_block1a_298.port_a_data_width = 1,
		ram_block1a_298.port_a_first_address = 303104,
		ram_block1a_298.port_a_first_bit_number = 2,
		ram_block1a_298.port_a_last_address = 307199,
		ram_block1a_298.port_a_logical_ram_depth = 307200,
		ram_block1a_298.port_a_logical_ram_width = 8,
		ram_block1a_298.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_298.power_up_uninitialized = "false",
		ram_block1a_298.ram_block_type = "AUTO",
		ram_block1a_298.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_299
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[37]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_299portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[37]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_299.clk0_core_clock_enable = "ena0",
		ram_block1a_299.clk0_input_clock_enable = "none",
		ram_block1a_299.clk0_output_clock_enable = "none",
		ram_block1a_299.connectivity_checking = "OFF",
		ram_block1a_299.init_file = "../RAM/image.mif",
		ram_block1a_299.init_file_layout = "port_a",
		ram_block1a_299.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_299.mem_init0 = 2048'h08093DE99FDC7F42018F14E2B80F9F4C7A18F0065739D741FBB953299E096BF01A7F7B6FF1BA7C016066A1340CE7A846C5AEC79BC14FF7800EF40BBBC1BF944B800F9C39E900077FE731107887F48F6019C861A7FFCFFC26815634FC100723D8EC5E3FE027857320F95D6B835E1988F2553A70F71E55D4667857207E43F1B31C37272F016A12E7C5866C3F3B03BE8054040FCC33F840003FF3C5F008478A4FE53A18B71F7FFFFE79C0B21CE3810F4390FD1069806C464EC0824E1D4B06F00431C7ABB4745C77CD8563900CDD89BFA537FE92D98FCD5EAC0D41EF1018100A081C0201EE07FE8007BFF3C7346D3FF78F1D3BE002185F7FBCFA00605CB1C42732FF,
		ram_block1a_299.mem_init1 = 2048'hE00E61D7E8800191013F407DCD137C3CF722A86BBFB0FC186BFF837D3CF7F985E2AF011C0F078D1C7277145000DC73FFC0006A7820578BD02D6E2B0C6093A270587031F0511F983941DCFC8BF0F926C0E01E0047C000003FFCFE03FDE0D9BEB81651B1775F07BC0800F780FE3BC7F658D090217F075183CD41520948227AA5BB8A3C38CDC51E79EDA6253664A1C783327F9C16FB42AF0E57577301C4F8F85058E038000100000C7EC0C012BB69FBDE3D0842281FE7C37E00006E81393CEEF48EFE04F04F071C8FF8398FF72137390F344E3C2279689A19C0563E932B240FCB031B10045E180F778475C5A1A7E1FF980E8000701800600AFFD04A3E3D0F7603DB,
		ram_block1a_299.operation_mode = "single_port",
		ram_block1a_299.port_a_address_width = 12,
		ram_block1a_299.port_a_byte_enable_mask_width = 1,
		ram_block1a_299.port_a_byte_size = 1,
		ram_block1a_299.port_a_data_out_clear = "none",
		ram_block1a_299.port_a_data_out_clock = "clock0",
		ram_block1a_299.port_a_data_width = 1,
		ram_block1a_299.port_a_first_address = 303104,
		ram_block1a_299.port_a_first_bit_number = 3,
		ram_block1a_299.port_a_last_address = 307199,
		ram_block1a_299.port_a_logical_ram_depth = 307200,
		ram_block1a_299.port_a_logical_ram_width = 8,
		ram_block1a_299.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_299.power_up_uninitialized = "false",
		ram_block1a_299.ram_block_type = "AUTO",
		ram_block1a_299.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_300
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[37]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_300portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[37]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_300.clk0_core_clock_enable = "ena0",
		ram_block1a_300.clk0_input_clock_enable = "none",
		ram_block1a_300.clk0_output_clock_enable = "none",
		ram_block1a_300.connectivity_checking = "OFF",
		ram_block1a_300.init_file = "../RAM/image.mif",
		ram_block1a_300.init_file_layout = "port_a",
		ram_block1a_300.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_300.mem_init0 = 2048'hF7F5CE159FCC7F000070101A200000000BFF0F39D8EE38CE05A6ECB7E1EEFFF3C87FFC67FDB8C8006322B23C4CE7B18035578C41020078011F0C1C7C3FC077C300006001E800007FE03110007800B01FE7F65FE9FFCFFC210008300620001C001BBFC31E286614FF0BE2EE2662FE7FF0B6FBF1F61C5DC894FB4B1E2783807942040F76C392E01803019835C63FC179A700003003F840003FF002107038728016C617BFFFFFFFFE7800B018036100006003E497FF98FF1F3F7FB3977CD9FFFFFDEF8BE6741D7FC1276408161C08407E40077A030030E0580740100DE60FF5F4C700001007FE80003FF2813018180820EFC7F7E3FFDFFFACF800001C7100183000,
		ram_block1a_300.mem_init1 = 2048'h000E6017E88001960D400F8000EC03C3E8FE09E3BFF0FC003000018EC00806041DB0FE63F0FFFEE78E881A6FDF9C7CFFFF9FD16C204785E6A0B61648C0AC20000140720010E06003701F030C0F05FE0F001E0007C000003B00800C1E003EC1C7D9AE7DF77F03BC0800000306C40009803F7FDE00F8FE7C277FBC0ECFDDFC3F3F8E3FC0FDC21E3DD7234A07E3C11F81C00060000881C09000609400470707DFCF003800010000007E30C01C1C801421C7F7BFD8FFFF867E0000010000C00109C007FF0F30F897702FC7D8688EC8FF1F379F3FE279E0989DC342C90294468F294071E00001C24098038A0C20041E007FE700008000000004FFC04A3000F00F8027,
		ram_block1a_300.operation_mode = "single_port",
		ram_block1a_300.port_a_address_width = 12,
		ram_block1a_300.port_a_byte_enable_mask_width = 1,
		ram_block1a_300.port_a_byte_size = 1,
		ram_block1a_300.port_a_data_out_clear = "none",
		ram_block1a_300.port_a_data_out_clock = "clock0",
		ram_block1a_300.port_a_data_width = 1,
		ram_block1a_300.port_a_first_address = 303104,
		ram_block1a_300.port_a_first_bit_number = 4,
		ram_block1a_300.port_a_last_address = 307199,
		ram_block1a_300.port_a_logical_ram_depth = 307200,
		ram_block1a_300.port_a_logical_ram_width = 8,
		ram_block1a_300.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_300.power_up_uninitialized = "false",
		ram_block1a_300.ram_block_type = "AUTO",
		ram_block1a_300.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_301
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[37]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_301portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[37]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_301.clk0_core_clock_enable = "ena0",
		ram_block1a_301.clk0_input_clock_enable = "none",
		ram_block1a_301.clk0_output_clock_enable = "none",
		ram_block1a_301.connectivity_checking = "OFF",
		ram_block1a_301.init_file = "../RAM/image.mif",
		ram_block1a_301.init_file_layout = "port_a",
		ram_block1a_301.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_301.mem_init0 = 2048'h000207FE603380FFFFFFEFFDBFFFFFFFFBFFFFFFDFEFFFCFFFBFFFBFFFEFFFF3C87FF067F1B80000601A80038CE740000487B00001800000001800000000083C00000001E800007FE0311000000360000001801A003003DFFFCFCFF9FFFFFFFFFFFFFFFE2FE7F7FFFBFFEE267EFFFFF0C7FBFEF61C5DC004F84300000380008000D700000200000000001A000000067800000003F840003FF00010000001300801E0400000000187FF7FE7FCFEFFFFFFFFFCFFFFFFFFFFFFF3FF877F9FFFFFFDCF8BE4741C7FC112630C031C080005800CC2000000000002400002000000033800000007FE80003FF200D0000000100000001C0020005307FFFFE3FEFFFFCFFF,
		ram_block1a_301.mem_init1 = 2048'h000E6017E8800190010000000000C0000001F61C400F03FFFFFFFFF3FFFFFFFBFFBFFFFFFFFFFFE7FEFF9E7FCF9C7FFFFF9FC060204781D9230000300040200000800C001000000080200030000201F0001E0007C000003800800000000040002000020880FC43F7FFFFFFFAFFFFFFFFFFFFFFFFFFF3FFE77FFF8FCFFFFE3F3F8E3FC0CDC01E01C421B0060000E7800180000C08000060038008003800002030003800010000007E00C010000008400000000700007F81FFFFFFFFFFFFFFFFFFFFFFFFFFFF97FFEFFFCFFF8FFFFF1F37ACBFE279E09861C041300103850F08818000000001806003001820780000001800000000000000FFC04A300000006000,
		ram_block1a_301.operation_mode = "single_port",
		ram_block1a_301.port_a_address_width = 12,
		ram_block1a_301.port_a_byte_enable_mask_width = 1,
		ram_block1a_301.port_a_byte_size = 1,
		ram_block1a_301.port_a_data_out_clear = "none",
		ram_block1a_301.port_a_data_out_clock = "clock0",
		ram_block1a_301.port_a_data_width = 1,
		ram_block1a_301.port_a_first_address = 303104,
		ram_block1a_301.port_a_first_bit_number = 5,
		ram_block1a_301.port_a_last_address = 307199,
		ram_block1a_301.port_a_logical_ram_depth = 307200,
		ram_block1a_301.port_a_logical_ram_width = 8,
		ram_block1a_301.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_301.power_up_uninitialized = "false",
		ram_block1a_301.ram_block_type = "AUTO",
		ram_block1a_301.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_302
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[37]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_302portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[37]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_302.clk0_core_clock_enable = "ena0",
		ram_block1a_302.clk0_input_clock_enable = "none",
		ram_block1a_302.clk0_output_clock_enable = "none",
		ram_block1a_302.connectivity_checking = "OFF",
		ram_block1a_302.init_file = "../RAM/image.mif",
		ram_block1a_302.init_file_layout = "port_a",
		ram_block1a_302.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_302.mem_init0 = 2048'h000000000000000000000000400000000400000020100030004000400010000C37800F980E47FFFF9FFD7FFFF318FFFFFBF87FFFFFFFFFFFFFFFFFFFFFFFFFFF00000001E800007FE0311000000000000000000400000000003000000000000000000001D0180800040011D98100000F38040F09E3A23FFB07BCFFFFFC7FFFFFFFF8FFFFFDFFFFFFFFFFFFFFFFFFFFFF00000003F840003FF0001000000000000000000000000000000000000000000000030000000000000C0078806000000230741B8BE3803EFF9FFFFFE3F7FFFBFFFFFDFFFFFFFFFFFFBFFFFFFFFFFFFFFF00000007FE80003FF20010000000000000000000000000000000000000000000,
		ram_block1a_302.mem_init1 = 2048'h000E6017E88001900100000000000000000000000000000000000000000000000040000000000018010061803063800000603F9FDFB87E3FDFFFFFFFFFFFDFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFF001E0007C000003800800000000000000000000000000000000000010000000000000000000C0018800070300001C0C071C03F323FE1FE3BDFFFF9FFFFF87FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF003800010000007E00C0100000000000000000000000000000000000000000000000000000680010003000700000E0C873C01D861F67FE3FBFFFFFFFFBF0F7FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFF00000000000000FFC04A300000000000,
		ram_block1a_302.operation_mode = "single_port",
		ram_block1a_302.port_a_address_width = 12,
		ram_block1a_302.port_a_byte_enable_mask_width = 1,
		ram_block1a_302.port_a_byte_size = 1,
		ram_block1a_302.port_a_data_out_clear = "none",
		ram_block1a_302.port_a_data_out_clock = "clock0",
		ram_block1a_302.port_a_data_width = 1,
		ram_block1a_302.port_a_first_address = 303104,
		ram_block1a_302.port_a_first_bit_number = 6,
		ram_block1a_302.port_a_last_address = 307199,
		ram_block1a_302.port_a_logical_ram_depth = 307200,
		ram_block1a_302.port_a_logical_ram_width = 8,
		ram_block1a_302.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_302.power_up_uninitialized = "false",
		ram_block1a_302.ram_block_type = "AUTO",
		ram_block1a_302.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_303
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[37]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_303portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[37]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_303.clk0_core_clock_enable = "ena0",
		ram_block1a_303.clk0_input_clock_enable = "none",
		ram_block1a_303.clk0_output_clock_enable = "none",
		ram_block1a_303.connectivity_checking = "OFF",
		ram_block1a_303.init_file = "../RAM/image.mif",
		ram_block1a_303.init_file_layout = "port_a",
		ram_block1a_303.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_303.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE17FFFF801FCEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07BFFFC00FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8017FFFC00DFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_303.mem_init1 = 2048'hFFF19FE8177FFE6FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFF83FFFFFC7FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFEFFFFFF81FF3FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FB5CFFFFFFFFFFF,
		ram_block1a_303.operation_mode = "single_port",
		ram_block1a_303.port_a_address_width = 12,
		ram_block1a_303.port_a_byte_enable_mask_width = 1,
		ram_block1a_303.port_a_byte_size = 1,
		ram_block1a_303.port_a_data_out_clear = "none",
		ram_block1a_303.port_a_data_out_clock = "clock0",
		ram_block1a_303.port_a_data_width = 1,
		ram_block1a_303.port_a_first_address = 303104,
		ram_block1a_303.port_a_first_bit_number = 7,
		ram_block1a_303.port_a_last_address = 307199,
		ram_block1a_303.port_a_logical_ram_depth = 307200,
		ram_block1a_303.port_a_logical_ram_width = 8,
		ram_block1a_303.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_303.power_up_uninitialized = "false",
		ram_block1a_303.ram_block_type = "AUTO",
		ram_block1a_303.lpm_type = "cyclonev_ram_block";
	assign
		address_a_sel = address_a[18:13],
		address_a_wire = address_a,
		q_a = wire_mux2_result,
		rden_decode_addr_sel_a = address_a_wire[18:13],
		w_addr_val_a5w = rden_decode_addr_sel_a;
endmodule //RAM_altsyncram
//VALID FILE


// synopsys translate_off
`timescale 1 ps / 1 ps
// synopsys translate_on
module RAM (
	address,
	clock,
	data,
	rden,
	wren,
	q)/* synthesis synthesis_clearbox = 1 */;

	input	[18:0]  address;
	input	  clock;
	input	[7:0]  data;
	input	  rden;
	input	  wren;
	output	[7:0]  q;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1	  clock;
	tri1	  rden;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire [7:0] sub_wire0;
	wire [7:0] q = sub_wire0[7:0];

	RAM_altsyncram	RAM_altsyncram_component (
				.address_a (address),
				.clock0 (clock),
				.data_a (data),
				.rden_a (rden),
				.wren_a (wren),
				.q_a (sub_wire0));

endmodule

// ============================================================
// CNX file retrieval info
// ============================================================
// Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0"
// Retrieval info: PRIVATE: AclrAddr NUMERIC "0"
// Retrieval info: PRIVATE: AclrByte NUMERIC "0"
// Retrieval info: PRIVATE: AclrData NUMERIC "0"
// Retrieval info: PRIVATE: AclrOutput NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_ENABLE NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8"
// Retrieval info: PRIVATE: BlankMemory NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: Clken NUMERIC "0"
// Retrieval info: PRIVATE: DataBusSeparated NUMERIC "1"
// Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "0"
// Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A"
// Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "0"
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone V"
// Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0"
// Retrieval info: PRIVATE: JTAG_ID STRING "NONE"
// Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "0"
// Retrieval info: PRIVATE: MIFfilename STRING "../RAM/image.mif"
// Retrieval info: PRIVATE: NUMWORDS_A NUMERIC "307200"
// Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "0"
// Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_A NUMERIC "3"
// Retrieval info: PRIVATE: RegAddr NUMERIC "1"
// Retrieval info: PRIVATE: RegData NUMERIC "1"
// Retrieval info: PRIVATE: RegOutput NUMERIC "1"
// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "1"
// Retrieval info: PRIVATE: SingleClock NUMERIC "1"
// Retrieval info: PRIVATE: UseDQRAM NUMERIC "1"
// Retrieval info: PRIVATE: WRCONTROL_ACLR_A NUMERIC "0"
// Retrieval info: PRIVATE: WidthAddr NUMERIC "19"
// Retrieval info: PRIVATE: WidthData NUMERIC "8"
// Retrieval info: PRIVATE: rden NUMERIC "1"
// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
// Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: INIT_FILE STRING "../RAM/image.mif"
// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone V"
// Retrieval info: CONSTANT: LPM_HINT STRING "ENABLE_RUNTIME_MOD=NO"
// Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram"
// Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "307200"
// Retrieval info: CONSTANT: OPERATION_MODE STRING "SINGLE_PORT"
// Retrieval info: CONSTANT: OUTDATA_ACLR_A STRING "NONE"
// Retrieval info: CONSTANT: OUTDATA_REG_A STRING "CLOCK0"
// Retrieval info: CONSTANT: POWER_UP_UNINITIALIZED STRING "FALSE"
// Retrieval info: CONSTANT: READ_DURING_WRITE_MODE_PORT_A STRING "NEW_DATA_NO_NBE_READ"
// Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "19"
// Retrieval info: CONSTANT: WIDTH_A NUMERIC "8"
// Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"
// Retrieval info: USED_PORT: address 0 0 19 0 INPUT NODEFVAL "address[18..0]"
// Retrieval info: USED_PORT: clock 0 0 0 0 INPUT VCC "clock"
// Retrieval info: USED_PORT: data 0 0 8 0 INPUT NODEFVAL "data[7..0]"
// Retrieval info: USED_PORT: q 0 0 8 0 OUTPUT NODEFVAL "q[7..0]"
// Retrieval info: USED_PORT: rden 0 0 0 0 INPUT VCC "rden"
// Retrieval info: USED_PORT: wren 0 0 0 0 INPUT NODEFVAL "wren"
// Retrieval info: CONNECT: @address_a 0 0 19 0 address 0 0 19 0
// Retrieval info: CONNECT: @clock0 0 0 0 0 clock 0 0 0 0
// Retrieval info: CONNECT: @data_a 0 0 8 0 data 0 0 8 0
// Retrieval info: CONNECT: @rden_a 0 0 0 0 rden 0 0 0 0
// Retrieval info: CONNECT: @wren_a 0 0 0 0 wren 0 0 0 0
// Retrieval info: CONNECT: q 0 0 8 0 @q_a 0 0 8 0
// Retrieval info: GEN_FILE: TYPE_NORMAL RAM.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL RAM.inc TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL RAM.cmp TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL RAM.bsf TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL RAM_inst.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL RAM_bb.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL RAM_syn.v TRUE
// Retrieval info: LIB_FILE: altera_mf
