(declare-fun temp186_1 () (_ BitVec 64))
(declare-fun var75937 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIM () (_ BitVec 64))
(declare-fun temp186_2 () (_ BitVec 64))
(declare-fun var141643 () (_ BitVec 64))
(declare-fun ARGNAME_offset_NAMEEND () (_ BitVec 64))
(declare-fun temp186_3 () (_ BitVec 64))
(declare-fun var71509 () (_ BitVec 64))
(declare-fun temp186_4 () (_ BitVec 64))
(declare-fun temp186_5 () (_ BitVec 64))
(declare-fun temp186_6 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIMSIZE
             ()
             (Array (_ BitVec 64) (_ BitVec 64)))
(declare-fun temp186_7 () (_ BitVec 64))
(declare-fun temp186_8 () (_ BitVec 64))
(declare-fun temp186_9 () (_ BitVec 64))
(declare-fun temp186_10 () (_ BitVec 64))
(declare-fun temp186_11 () (_ BitVec 64))
(declare-fun temp186_12 () (_ BitVec 64))
(declare-fun temp186_13 () (_ BitVec 64))
(declare-fun temp186_14 () (_ BitVec 64))
(declare-fun temp186_15 () (_ BitVec 64))
(declare-fun temp186_16 () (_ BitVec 64))
(declare-fun temp186_17 () (_ BitVec 64))
(declare-fun temp186_18 () (_ BitVec 64))
(declare-fun temp186_19 () (_ BitVec 64))
(declare-fun temp186_20 () (_ BitVec 64))
(declare-fun temp186_21 () (_ BitVec 64))
(declare-fun temp186_22 () (_ BitVec 64))
(declare-fun temp186_23 () (_ BitVec 64))
(declare-fun temp186_24 () (_ BitVec 64))
(declare-fun var75972 () (_ BitVec 64))
(declare-fun temp186_25 () (_ BitVec 64))
(declare-fun var4003261 () (_ BitVec 64))
(declare-fun var4003273 () (_ BitVec 64))
(assert (= temp186_1 #x0000000000000001))
(assert (= var75937 (bvadd ARGNAME_input_NAMEEND_DIM temp186_1)))
(assert (= temp186_2 #x0000000000000000))
(assert (= var141643
   (ite (bvslt ARGNAME_offset_NAMEEND temp186_2)
        #x0000000000000001
        #x0000000000000000)))
(assert (= temp186_3 #xffffffffffffffff))
(assert (= var71509 temp186_3))
(assert (= temp186_4 #x0000000000000000))
(assert (= temp186_5 temp186_4))
(assert (= temp186_6 (select ARGNAME_input_NAMEEND_DIMSIZE temp186_5)))
(assert (= temp186_7 #x0000000000000001))
(assert (= temp186_8 temp186_7))
(assert (= temp186_9 (select ARGNAME_input_NAMEEND_DIMSIZE temp186_8)))
(assert (= temp186_10 #x0000000000000002))
(assert (= temp186_11 temp186_10))
(assert (= temp186_12 (select ARGNAME_input_NAMEEND_DIMSIZE temp186_11)))
(assert (= temp186_13 #x0000000000000003))
(assert (= temp186_14 temp186_13))
(assert (= temp186_15 (select ARGNAME_input_NAMEEND_DIMSIZE temp186_14)))
(assert (= temp186_16 #x0000000000000004))
(assert (= temp186_17 temp186_16))
(assert (= temp186_18 (select ARGNAME_input_NAMEEND_DIMSIZE temp186_17)))
(assert (= temp186_19 #x0000000000000005))
(assert (= temp186_20 temp186_19))
(assert (= temp186_21 (select ARGNAME_input_NAMEEND_DIMSIZE temp186_20)))
(assert (= temp186_22 #x0000000000000000))
(assert (= temp186_23
   (ite (bvslt var71509 temp186_22)
        (bvadd ARGNAME_input_NAMEEND_DIM var71509)
        var71509)))
(assert (= temp186_24 (select ARGNAME_input_NAMEEND_DIMSIZE temp186_23)))
(assert (= var75972 temp186_24))
(assert (bvslt (ite (bvslt var71509 temp186_22)
            (bvadd ARGNAME_input_NAMEEND_DIM var71509)
            var71509)
       ARGNAME_input_NAMEEND_DIM))
(assert (= temp186_25 #x0000000000000001))
(assert (= var4003261 temp186_25))
(assert (= var4003273 var4003261))
(model-add temp186_1 () (_ BitVec 64) #x0000000000000001)
(model-add var75937
           ()
           (_ BitVec 64)
           (bvadd #x0000000000000001 ARGNAME_input_NAMEEND_DIM))
(model-add temp186_2 () (_ BitVec 64) #x0000000000000000)
(model-add var141643
           ()
           (_ BitVec 64)
           (ite (bvsle #x0000000000000000 ARGNAME_offset_NAMEEND)
                #x0000000000000000
                #x0000000000000001))
(model-add temp186_3 () (_ BitVec 64) #xffffffffffffffff)
(model-add var71509 () (_ BitVec 64) #xffffffffffffffff)
(model-add temp186_4 () (_ BitVec 64) #x0000000000000000)
(model-add temp186_5 () (_ BitVec 64) #x0000000000000000)
(model-add temp186_6
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000000))
(model-add temp186_7 () (_ BitVec 64) #x0000000000000001)
(model-add temp186_8 () (_ BitVec 64) #x0000000000000001)
(model-add temp186_9
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000001))
(model-add temp186_10 () (_ BitVec 64) #x0000000000000002)
(model-add temp186_11 () (_ BitVec 64) #x0000000000000002)
(model-add temp186_12
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000002))
(model-add temp186_13 () (_ BitVec 64) #x0000000000000003)
(model-add temp186_14 () (_ BitVec 64) #x0000000000000003)
(model-add temp186_15
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000003))
(model-add temp186_16 () (_ BitVec 64) #x0000000000000004)
(model-add temp186_17 () (_ BitVec 64) #x0000000000000004)
(model-add temp186_18
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000004))
(model-add temp186_19 () (_ BitVec 64) #x0000000000000005)
(model-add temp186_20 () (_ BitVec 64) #x0000000000000005)
(model-add temp186_21
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000005))
(model-add temp186_22 () (_ BitVec 64) #x0000000000000000)
(model-add temp186_23
           ()
           (_ BitVec 64)
           (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM))
(model-add temp186_24
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE
                   (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM)))
(model-add var75972
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE
                   (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM)))
(model-add temp186_25 () (_ BitVec 64) #x0000000000000001)
(model-add var4003261 () (_ BitVec 64) #x0000000000000001)
(model-add var4003273 () (_ BitVec 64) #x0000000000000001)






