; This source code in this file is licensed to You by Castle Technology
; Limited ("Castle") and its licensors on contractual terms and conditions
; ("Licence") which entitle you freely to modify and/or to distribute this
; source code subject to Your compliance with the terms of the Licence.
; 
; This source code has been made available to You without any warranties
; whatsoever. Consequently, Your use, modification and distribution of this
; source code is entirely at Your own risk and neither Castle, its licensors
; nor any other person who has contributed to this source code shall be
; liable to You for any loss or damage which You may suffer as a result of
; Your use, modification or distribution of this source code.
; 
; Full details of Your rights and obligations are set out in the Licence.
; You should have received a copy of the Licence with this source code file.
; If You have not received a copy, the text of the Licence is available
; online at www.castle-technology.co.uk/riscosbaselicence.htm
; 

        [       :LNOT: :DEF: __HAL_PRCM_HDR__
        GBLL    __HAL_PRCM_HDR__

; PRM register subgroups - relative to L4_PowerMan

INTRCONN_SOCKET_PRM     *       &0000
CKGEN_PRM               *       &0100
MPU_PRM                 *       &0300
DSP_PRM                 *       &0400
ABE_PRM                 *       &0500
ALWAYS_ON_PRM           *       &0600
CORE_PRM                *       &0700
IVAHD_PRM               *       &0F00
CAM_PRM                 *       &1000
DSS_PRM                 *       &1100
SGX_PRM                 *       &1200
L3INIT_PRM              *       &1300
L4PER_PRM               *       &1400
WKUP_PRM                *       &1700
WKUP_CM                 *       &1800
EMU_PRM                 *       &1900
EMU_CM                  *       &1A00
DEVICE_PRM              *       &1B00
INSTR_PRM               *       &1F00

; INTRCONN_SOCKET_PRM registers - relative to INTRCONN_SOCKET_PRM
REVISON_PRM                     *       &0000
PRM_IRQSTATUS_MPU_A9            *       &0010
PRM_IRQSTATUS_MPU_A9_2          *       &0014
PRM_IRQENABLE_MPU_A9            *       &0018
PRM_IRQENABLE_MPU_A9_2          *       &001C
PRM_IRQSTATUS_MPU_M3            *       &0020
PRM_IRQENABLE_MPU_M3            *       &0028
PRM_IRQSTATUS_MPU_DSP           *       &0030
PRM_IRQENABLE_MPU_DSP           *       &0038
CM_PRM_PROFILING_CLKCTRL        *       &0040
PRM_DEBUG_CFG                   *       &00F0

; CKGEN_PRM registers - relative to CKGEN_PRM
CM_ABE_DSS_SYS_CLKSEL           *       &0000
CM_L4_WKUP_CLKSEL               *       &0008
CM_ABE_PLL_REF_CLKSEL           *       &000C
CM_SYS_CLKSEL                   *       &0010

; MPU_PRM registers - relative to MPU_PRM
PM_MPU_PWRSTCTRL                *       &0000
PM_MPU_PWRSTST                  *       &0004
RM_MPU_RSTST                    *       &0014
RM_MPU_MPU_CONTEXT              *       &0024

; DSP_PRM registers - relative to DSP_PRM
PM_DSP_PWRSTCTRL                *       &0000
PM_DSP_PWRSTST                  *       &0004
RM_DSP_RSTST                    *       &0014
RM_DSP_DSP_CONTEXT              *       &0024

; ABE_PRM registers - relative to ABE_PRM
PM_ABE_PWRSTCTRL                *       &0000
PM_ABE_PWRSTST                  *       &0004
RM_ABE_AESS_CONTEXT             *       &002C
PM_ABE_PDM_WKDEP                *       &0030
RM_ABE_PDM_CONTEXT              *       &0034
PM_ABE_DMIC_WKDEP               *       &0038
RM_ABE_DMIC_CONTEXT             *       &003C
PM_ABE_MCASP_WKDEP              *       &0040
RM_ABE_MCASP_CONTEXT            *       &0044
PM_ABE_MCBSP1_WKDEP             *       &0048
RM_ABE_MCBSP1_CONTEXT           *       &004C
PM_ABE_MCBSP2_WKDEP             *       &0050
RM_ABE_MCBSP2_CONTEXT           *       &0054
PM_ABE_MCBSP3_WKDEP             *       &0058
RM_ABE_MCBSP3_CONTEXT           *       &005C
PM_ABE_SLIMBUS_WKDEP            *       &0060
RM_ABE_SLIMBUS_CONTEXT          *       &0064
PM_ABE_GPTIMER5_WKDEP           *       &0068
RM_ABE_GPTIMER5_CONTEXT         *       &006C
PM_ABE_GPTIMER6_WKDEP           *       &0070
RM_ABE_GPTIMER6_CONTEXT         *       &0074
PM_ABE_GPTIMER7_WKDEP           *       &0078
RM_ABE_GPTIMER7_CONTEXT         *       &007C
PM_ABE_GPTIMER8_WKDEP           *       &0080
RM_ABE_GPTIMER8_CONTEXT         *       &0084
PM_ABE_WDTIMER3_WKDEP           *       &0088
RM_ABE_WDTIMER3_CONTEXT         *       &008C

; ALWAYS_ON_PRM registers - relative to ALWAYS_ON_PRM
PM_ALWON_SR_MPU_WKDEP           *       &0028
RM_ALWON_SR_MPU_CONTEXT         *       &002C
PM_ALWON_SR_IVA_WKDEP           *       &0030
RM_ALWON_SR_IVA_CONTEXT         *       &0034
PM_ALWON_SR_CORE_WKDEP          *       &0038
RM_ALWON_SR_CORE_CONTEXT        *       &003C

; CORE_PRM registers - relative to CORE_PRM
PM_CORE_PWRSTCTRL               *       &0000
PM_CORE_PWRSTST                 *       &0004
RM_L3_1_L3_1_CONTEXT            *       &0024
RM_L3_2_L3_2_CONTEXT            *       &0124
RM_L3_2_GPMC_CONTEXT            *       &012C
RM_L3_2_OCMC_RAM_CONTEXT        *       &0134
RM_MPU_M3_RSTCTRL               *       &0210
RM_MPU_M3_RSTST                 *       &0214
RM_MPU_M3_MPU_M3_CONTEXT        *       &0224
RM_SDMA_SDMA_CONTEXT            *       &0324
RM_MEMIF_DMM_CONTEXT            *       &0424
RM_MEMIF_EMIF_FW_CONTEXT        *       &042C
RM_MEMIF_EMIF_1_CONTEXT         *       &0434
RM_MEMIF_EMIF_2_CONTEXT         *       &043C
RM_MEMIF_DLL_CONTEXT            *       &0444
RM_C2C_C2C_CONTEXT              *       &0524
RM_C2C_C2C_FW_CONTEXT           *       &0534
RM_L4CFG_L4_CFG_CONTEXT         *       &0624
RM_L4CFG_SPINLOCK_CONTEXT       *       &062C
RM_L4CFG_MAILBOX_CONTEXT        *       &0634
RM_L4CFG_SAR_ROM_CONTEXT        *       &063C
RM_L3INSTR_L3_3_CONTEXT         *       &0724
RM_L3INSTR_L3_INSTR_CONTEXT     *       &072C
RM_L3INSTR_OCP_WP1_CONTEXT      *       &0744

; IVAHD_PRM registers - relative to IVAHD_PRM
PM_IVAHD_PWRSTCTRL              *       &0000
PM_IVAHD_PWRSTST                *       &0004
RM_IVAHD_RSTCTRL                *       &0010
RM_IVAHD_RSTST                  *       &0014
RM_IVAHD_IVAHD_CONTEXT          *       &0024
RM_IVAHD_SL2_CONTEXT            *       &002C

; CAM_PRM registers - relative to CAM_PRM
PM_CAM_PWRSTCTRL                *       &0000
PM_CAM_PWRSTST                  *       &0004
RM_CAM_ISS_CONTEXT              *       &0024
RM_CAM_FDIF_CONTEXT             *       &002C

; DSS_PRM registers - relative to DSS_PRM
PM_DSS_PWRSTCTRL                *       &0000
PM_DSS_PWRSTST                  *       &0004
PM_DSS_DSS_WKDEP                *       &0020
RM_DSS_DSS_CONTEXT              *       &0024

; SGX_PRM registers - relative to SGX_PRM
PM_SGX_PWRSTCTRL                *       &0000
PM_SGX_PWRSTST                  *       &0004
RM_SGX_SGX_CONTEXT              *       &0024

; L3INIT_PRM registers - relative to L3INIT_PRM
PM_L3INIT_PWRSTCTRL             *       &0000
PM_L3INIT_PWRSTST               *       &0004
PM_L3INIT_MMC1_WKDEP            *       &0028
RM_L3INIT_MMC1_CONTEXT          *       &002C
PM_L3INIT_MMC2_WKDEP            *       &0030
RM_L3INIT_MMC2_CONTEXT          *       &0034
PM_L3INIT_HSI_WKDEP             *       &0038
RM_L3INIT_HSI_CONTEXT           *       &003C
PM_L3INIT_HSUSBHOST_WKDEP       *       &0058
RM_L3INIT_HSUSBHOST_CONTEXT     *       &005C
PM_L3INIT_HSUSBOTG_WKDEP        *       &0060
RM_L3INIT_HSUSBOTG_CONTEXT      *       &0064
PM_L3INIT_HSUSBTLL_WKDEP        *       &0068
RM_L3INIT_HSUSBTLL_CONTEXT      *       &006C
PM_L3INIT_FSUSB_WKDEP           *       &00D0
RM_L3INIT_FSUSB_CONTEXT         *       &00D4
RM_L3INIT_USBPHY_CONTEXT        *       &00E4

; L4PER_PRM registers - relative to L4PER_PRM
PM_L4PER_PWRSTCTRL              *       &0000
PM_L4PER_PWRSTST                *       &0004
PM_L4PER_GPTIMER10_WKDEP        *       &0028
RM_L4PER_GPTIMER10_CONTEXT      *       &002C
PM_L4PER_GPTIMER11_WKDEP        *       &0030
RM_L4PER_GPTIMER11_CONTEXT      *       &0034
PM_L4PER_GPTIMER2_WKDEP         *       &0038
RM_L4PER_GPTIMER2_CONTEXT       *       &003C
PM_L4PER_GPTIMER3_WKDEP         *       &0040
RM_L4PER_GPTIMER3_CONTEXT       *       &0044
PM_L4PER_GPTIMER4_WKDEP         *       &0048
RM_L4PER_GPTIMER4_CONTEXT       *       &004C
PM_L4PER_GPTIMER9_WKDEP         *       &0050
RM_L4PER_GPTIMER9_CONTEXT       *       &0054
RM_L4PER_ELM_CONTEXT            *       &005C
PM_L4PER_GPIO2_WKDEP            *       &0060
RM_L4PER_GPIO2_CONTEXT          *       &0064
PM_L4PER_GPIO3_WKDEP            *       &0068
RM_L4PER_GPIO3_CONTEXT          *       &006C
PM_L4PER_GPIO4_WKDEP            *       &0070
RM_L4PER_GPIO4_CONTEXT          *       &0074
PM_L4PER_GPIO5_WKDEP            *       &0078
RM_L4PER_GPIO5_CONTEXT          *       &007C
PM_L4PER_GPIO6_WKDEP            *       &0080
RM_L4PER_GPIO6_CONTEXT          *       &0084
RM_L4PER_HDQ1W_CONTEXT          *       &008C
PM_L4PER_I2C1_WKDEP             *       &00A0
RM_L4PER_I2C1_CONTEXT           *       &00A4
PM_L4PER_I2C2_WKDEP             *       &00A8
RM_L4PER_I2C2_CONTEXT           *       &00AC
PM_L4PER_I2C3_WKDEP             *       &00B0
RM_L4PER_I2C3_CONTEXT           *       &00B4
PM_L4PER_I2C4_WKDEP             *       &00B8
RM_L4PER_I2C4_CONTEXT           *       &00BC
RM_L4PER_L4_PER_CONTEXT         *       &00C0
PM_L4PER_MCBSP4_WKDEP           *       &00E0
RM_L4PER_MCBSP4_CONTEXT         *       &00E4
PM_L4PER_MCSP1_WKDEP            *       &00F0
RM_L4PER_MCSP1_CONTEXT          *       &00F4
PM_L4PER_MCSP2_WKDEP            *       &00F8
RM_L4PER_MCSP2_CONTEXT          *       &00FC
PM_L4PER_MCSP3_WKDEP            *       &0100
RM_L4PER_MCSP3_CONTEXT          *       &0104
PM_L4PER_MCSP4_WKDEP            *       &0108
RM_L4PER_MCSP4_CONTEXT          *       &010C
PM_L4PER_MMCSD3_WKDEP           *       &0120
RM_L4PER_MMCSD3_CONTEXT         *       &0124
PM_L4PER_MMCSD4_WKDEP           *       &0128
RM_L4PER_MMCSD4_CONTEXT         *       &012C
PM_L4PER_SLIMBUS2_WKDEP         *       &0138
RM_L4PER_SLIMBUS2_CONTEXT       *       &013C
PM_L4PER_UART1_WKDEP            *       &0140
RM_L4PER_UART1_CONTEXT          *       &0144
PM_L4PER_UART2_WKDEP            *       &0148
RM_L4PER_UART2_CONTEXT          *       &014C
PM_L4PER_UART3_WKDEP            *       &0150
RM_L4PER_UART3_CONTEXT          *       &0154
PM_L4PER_UART4_WKDEP            *       &0158
RM_L4PER_UART4_CONTEXT          *       &015C
PM_L4PER_MMCSD5_WKDEP           *       &0160
RM_L4PER_MMCSD5_CONTEXT         *       &0164

; WKUP_PRM registers - relative to WKUP_PRM
RM_WKUP_L4WKUP_CONTEXT          *       &0024
PM_WKUP_WDTIMER2_WKDEP          *       &0030
RM_WKUP_WDTIMER2_CONTEXT        *       &0034
PM_WKUP_GPIO1_WKDEP             *       &0038
RM_WKUP_GPIO1_CONTEXT           *       &003C
PM_WKUP_GPTIMER1_WKDEP          *       &0040
RM_WKUP_GPTIMER1_CONTEXT        *       &0044
RM_WKUP_32KTIMER_CONTEXT        *       &0054
RM_WKUP_SARRAM_CONTEXT          *       &0064
PM_WKUP_KEYBOARD_WKDEP          *       &0078
RM_WKUP_KEYBOARD_CONTEXT        *       &007C

; WKUP_CM registers - relative to WKUP_CM
CM_WKUP_CLKSTCTRL               *       &0000
CM_WKUP_L4WKUP_CLKCTRL          *       &0020
CM_WKUP_WDTIMER2_CLKCTRL        *       &0030
CM_WKUP_GPIO1_CLKCTRL           *       &0038
CM_WKUP_GPTIMER1_CLKCTRL        *       &0040
CM_WKUP_32KTIMER_CLKCTRL        *       &0050
CM_WKUP_SARRAM_CLKCTRL          *       &0060
CM_WKUP_KEYBOARD_CLKCTRL        *       &0078
CM_WKUP_BANDGAP_CLKCTRL         *       &0088

; EMU_PRM registers - relative to EMU_PRM
PM_EMU_PWRSTCTRL                *       &0000
PM_EMU_PWRSTST                  *       &0004
RM_EMU_DEBUGSS_CONTEXT          *       &0024

; EMU_CM registers - relative to EMU_CM
CM_EMU_CLKSTCTRL                *       &0000
CM_EMU_DYNAMICDEP               *       &0008
CM_EMU_DEBUGSS_CLKCTRL          *       &0020

; DEVICE_PRM registers - relative to DEVICE_PRM
PRM_RSTCTRL                     *       &0000
PRM_RSTST                       *       &0004
PRM_RSTTIME                     *       &0008
PRM_CLKREQCTRL                  *       &000C
PRM_VOLTCTRL                    *       &0010
PRM_PWRREQCTRL                  *       &0014
PRM_PSCON_COUNT                 *       &0018
PRM_IO_COUNT                    *       &001C
PRM_IO_PMCTRL                   *       &0020
PRM_VOLTSETUP_WARMRESET         *       &0024
PRM_VOLTSETUP_CORE_OFF          *       &0028
PRM_VOLTSETUP_MPU_OFF           *       &002C
PRM_VOLTSETUP_IVA_OFF           *       &0030
PRM_VOLTSETUP_CORE_RET_SLEEP    *       &0034
PRM_VOLTSETUP_MPU_RET_SLEEP     *       &0038
PRM_VOLTSETUP_IVA_RET_SLEEP     *       &003C
PRM_VP_CORE_CONFIG              *       &0040
PRM_VP_CORE_STATUS              *       &0044
PRM_VP_CORE_VLIMITTO            *       &0048
PRM_VP_CORE_VOLTAGE             *       &004C
PRM_VP_CORE_VSTEPMAX            *       &0050
PRM_VP_CORE_VSTEPMIN            *       &0054
PRM_VP_MPU_CONFIG               *       &0058
PRM_VP_MPU_STATUS               *       &005C
PRM_VP_MPU_VLIMITTO             *       &0060
PRM_VP_MPU_VOLTAGE              *       &0064
PRM_VP_MPU_VSTEPMAX             *       &0068
PRM_VP_MPU_VSTEPMIN             *       &006C
PRM_VP_IVA_CONFIG               *       &0070
PRM_VP_IVA_STATUS               *       &0074
PRM_VP_IVA_VLIMITTO             *       &0078
PRM_VP_IVA_VOLTAGE              *       &007C
PRM_VP_IVA_VSTEPMAX             *       &0080
PRM_VP_IVA_VSTEPMIN             *       &0084
PRM_VC_SMPS_SA                  *       &0088
PRM_VC_VAL_SMPS_RA_VOL          *       &008C
PRM_VC_VAL_SMPS_RA_CMD          *       &0090
PRM_VC_VAL_CMD_VDD_CORE_L       *       &0094
PRM_VC_VAL_CMD_VDD_MPU_L        *       &0098
PRM_VC_VAL_CMD_VDD_IVA_L        *       &009C
PRM_VC_VAL_BYPASS               *       &00A0
PRM_VC_CFG_CHANNEL              *       &00A4
PRM_VC_CFG_I2C_MODE             *       &00A8
PRM_VC_CFG_I2C_CLK              *       &00AC
PRM_SRAM_COUNT                  *       &00B0
PRM_SRAM_WKUP_SETUP             *       &00B4
PRM_LDO_SRAM_CORE_SETUP         *       &00B8
PRM_LDO_SRAM_CORE_CTRL          *       &00BC
PRM_LDO_SRAM_MPU_SETUP          *       &00C0
PRM_LDO_SRAM_MPU_CTRL           *       &00C4
PRM_LDO_SRAM_IVA_SETUP          *       &00C8
PRM_LDO_SRAM_IVA_CTRL           *       &00CC
PRM_LDO_ABB_MPU_SETUP           *       &00D0
PRM_LDO_ABB_MPU_CTRL            *       &00D4
PRM_LDO_ABB_IVA_SETUP           *       &00D8
PRM_LDO_ABB_IVA_CTRL            *       &00DC
PRM_LDO_BANDGAP_SETUP           *       &00E0
PRM_DEVICE_OFF_CTRL             *       &00E4
PRM_PHASE1_CNDP                 *       &00E8
PRM_PHASE2A_CNDP                *       &00EC
PRM_PHASE2B_CNDP                *       &00F0
PRM_VC_ERRST                    *       &00F8

; INSTR_PRM registers - relative to INSTR_PRM
PMI_IDENTICATION                *       &0000
PMI_SYS_CONFIG                  *       &0010
PMI_STATUS                      *       &0014
PMI_CONFIGURATION               *       &0024
PMI_CLASS_FILTERING             *       &0028
PMI_TRIGGERING                  *       &002C
PMI_SAMPLING                    *       &0030


; CM1 register subgroup - relative to L4_ClockMan

INTRCONN_SOCKET_CM1     *       &0000
CKGEN_CM1               *       &0100
MPU_CM1                 *       &0300
DSP_CM1                 *       &0400
ABE_CM1                 *       &0500
RESTORE_CM1             *       &0E00
INSTR_CM1               *       &0F00

; INTRCONN_SOCKET_CM1 registers - relative to INTRCONN_SOCKET_CM1
REVISION_CM1                    *       &0000
CM_CM1_PROFILING_CLKCTRL        *       &0040
CM1_DEBUG_CFG                   *       &00F0

; CKGEN_CM1 registers - relative to CKGEN_CM1
CM_CLKSEL_CORE                  *       &0000
CM_CLKSEL_ABE                   *       &0008
CM_DLL_CTRL                     *       &0010
CM_CLKMODE_DPLL_CORE            *       &0020
CM_IDLEST_DPLL_CORE             *       &0024
CM_AUTOIDLE_DPLL_CORE           *       &0028
CM_CLKSEL_DPLL_CORE             *       &002C
CM_DIV_M2_DPLL_CORE             *       &0030
CM_DIV_M3_DPLL_CORE             *       &0034
CM_DIV_M4_DPLL_CORE             *       &0038
CM_DIV_M5_DPLL_CORE             *       &003C
CM_DIV_M6_DPLL_CORE             *       &0040
CM_DIV_M7_DPLL_CORE             *       &0044
CM_SSC_DELTAMSTEP_DPLL_CORE     *       &0048
CM_SSC_MODFREQDIV_DPLL_CORE     *       &004C
CM_EMU_OVERRIDE_DPLL_CORE       *       &0050
CM_CLKMODE_DPLL_MPU             *       &0060
CM_IDLEST_DPLL_MPU              *       &0064
CM_AUTOIDLE_DPLL_MPU            *       &0068
CM_CLKSEL_DPLL_MPU              *       &006C
CM_DIV_M2_DPLL_MPU              *       &0070
CM_SSC_DELTAMSTEP_DPLL_MPU      *       &0088
CM_SSC_MODFREQDIV_DPLL_MPU      *       &008C
CM_BYPCLK_DPLL_MPU              *       &009C
CM_CLKMODE_DPLL_IVA             *       &00A0
CM_IDLEST_DPLL_IVA              *       &00A4
CM_AUTOIDLE_DPLL_IVA            *       &00A8
CM_CLKSEL_DPLL_IVA              *       &00AC
CM_DIV_M4_DPLL_IVA              *       &00B8
CM_DIV_M5_DPLL_IVA              *       &00BC
CM_SSC_DELTAMSTEP_DPLL_IVA      *       &00C8
CM_SSC_MODFREQDIV_DPLL_IVA      *       &00CC
CM_BYPCLK_DPLL_IVA              *       &00DC
CM_CLKMODE_DPLL_ABE             *       &00E0
CM_IDLEST_DPLL_ABE              *       &00E4
CM_AUTOIDLE_DPLL_ABE            *       &00E8
CM_CLKSEL_DPLL_ABE              *       &00EC
CM_DIV_M2_DPLL_ABE              *       &00F0
CM_DIV_M3_DPLL_ABE              *       &00F4
CM_SSC_DELTAMSTEP_DPLL_ABE      *       &0108
CM_SSC_MODFREQDIV_DPLL_ABE      *       &010C
CM_SHADOW_FREQ_CONFIG1          *       &0160
CM_SHADOW_FREQ_CONFIG2          *       &0164
CM_DYN_DEP_PRESCAL              *       &0170
CM_RESTORE_ST                   *       &0180

; MPU_CM1 registers - relative to MPU_CM1
CM_MPU_CLKSTCTRL                *       &0000
CM_MPU_STATICDEP                *       &0004
CM_MPU_DYNAMICDEP               *       &0008
CM_MPU_MPU_CLKCTRL              *       &0020

; DSP_CM1 registers - relative to DSP_CM1
CM_DSP_CLKSTCTRL                *       &0000
CM_DSP_STATICDEP                *       &0004
CM_DSP_DYNAMICDEP               *       &0008
CM_DSP_DSP_CLKCTRL              *       &0020

; ABE_CM1 registers - relative to ABE_CM1
CM1_ABE_CLKSTCTRL               *       &0000
CM1_ABE_L4ABE_CLKCTRL           *       &0020
CM1_ABE_AESS_CLKCTRL            *       &0028
CM1_ABE_PDM_CLKCTRL             *       &0030
CM1_ABE_DMIC_CLKCTRL            *       &0038
CM1_ABE_MCASP_CLKCTRL           *       &0040
CM1_ABE_MCBSP1_CLKCTRL          *       &0048
CM1_ABE_MCBSP2_CLKCTRL          *       &0050
CM1_ABE_MCBSP3_CLKCTRL          *       &0058
CM1_ABE_SLIMBUS_CLKCTRL         *       &0060
CM1_ABE_GPTIMER5_CLKCTRL        *       &0068
CM1_ABE_GPTIMER6_CLKCTRL        *       &0070
CM1_ABE_GPTIMER7_CLKCTRL        *       &0078
CM1_ABE_GPTIMER8_CLKCTRL        *       &0080
CM1_ABE_WDTIMER3_CLKCTRL        *       &0088

; RESTORE_CM1 registers - relative to RESTORE_CM1
CM_CLKSEL_CORE_RESTORE          *       &0000
CM_DIV_M2_DPLL_CORE_RESTORE     *       &0004
CM_DIV_M3_DPLL_CORE_RESTORE     *       &0008
CM_DIV_M4_DPLL_CORE_RESTORE     *       &000C
CM_DIV_M5_DPLL_CORE_RESTORE     *       &0010
CM_DIV_M6_DPLL_CORE_RESTORE     *       &0014
CM_DIV_M7_DPLL_CORE_RESTORE     *       &0018
CM_CLKSEL_DPLL_CORE_RESTORE     *       &001C
CM_SSC_DELTAMSTEP_DPLL_CORE_RESTORE *   &0020
CM_SSC_MODFREQDIV_DPLL_CORE_RESTORE *   &0024
CM_CLKMODE_DPLL_CORE_RESTORE    *       &0028
CM_SHADOW_FREQ_CONFIG1_RESTORE  *       &002C
CM_SHADOW_FREQ_CONFIG2_RESTORE  *       &0030
CM_AUTOIDLE_DPLL_CORE_RESTORE   *       &0034
CM_MPU_CLKSTCTRL_RESTORE        *       &0038
CM_CM1_PROFILING_CLKCTRL_RESTORE *      &003C
CM_DYN_DEP_PRESCAL_RESTORE      *       &0040

; INSTR_CM1 registers - relative to INSTR_CM1 & INSTR_CM2
CMI_IDENTICATION                *       &0000
CMI_SYS_CONFIG                  *       &0010
CMI_STATUS                      *       &0014
CMI_CONFIGURATION               *       &0024
CMI_CLASS_FILTERING             *       &0028
CMI_TRIGGERING                  *       &002C
CMI_SAMPLING                    *       &0030


; CM2 register subgroup - relative to L4_ClockMan2

INTRCONN_SOCKET_CM2     *       &0000
CKGEN_CM2               *       &0100
ALWAYS_ON_CM2           *       &0600
CORE_CM2                *       &0700
IVAHD_CM2               *       &0F00
CAM_CM2                 *       &1000
DSS_CM2                 *       &1100
SGX_CM2                 *       &1200
L3INIT_CM2              *       &1300
L4PER_CM2               *       &1400
RESTORE_CM2             *       &1E00
INSTR_CM2               *       &1F00

; INTRCONN_SOCKET_CM2 registers - relative to INTRCONN_SOCKET_CM2
REVISION_CM2                    *       &0000
CM_CM2_PROFILING_CLKCTRL        *       &0040
CM2_DEBUG_CFG                   *       &00F0

; CKGEN_CM2 registers - relative to CKGEN_CM2
CM_CLKSEL_MPU_M3_ISS_ROOT       *       &0000
CM_CLKSEL_USB_60MHZ             *       &0004
CM_SCALE_FCLK                   *       &0008
CM_CORE_DVFS_PERF1              *       &0010
CM_CORE_DVFS_PERF2              *       &0014
CM_CORE_DVFS_PERF3              *       &0018
CM_CORE_DVFS_PERF4              *       &001C
CM_CORE_DVFS_CURRENT            *       &0024
CM_IVA_DVFS_PERF_DSP            *       &0028
CM_IVA_DVFS_PERF_IVAHD          *       &002C
CM_IVA_DVFS_PERF_ABE            *       &0030
CM_IVA_DVFS_CURRENT             *       &0038
CM_CLKMODE_DPLL_PER             *       &0040
CM_IDLEST_DPLL_PER              *       &0044
CM_AUTOIDLE_DPLL_PER            *       &0048
CM_CLKSEL_DPLL_PER              *       &004C
CM_DIV_M2_DPLL_PER              *       &0050
CM_DIV_M3_DPLL_PER              *       &0054
CM_DIV_M4_DPLL_PER              *       &0058
CM_DIV_M5_DPLL_PER              *       &005C
CM_DIV_M6_DPLL_PER              *       &0060
CM_DIV_M7_DPLL_PER              *       &0064
CM_SSC_DELTAMSTEP_DPLL_PER      *       &0068
CM_SSC_MODFREQDIV_DPLL_PER      *       &006C
CM_CLKMODE_DPLL_USB             *       &0080
CM_IDLEST_DPLL_USB              *       &0084
CM_AUTOIDLE_DPLL_USB            *       &0088
CM_CLKSEL_DPLL_USB              *       &008C
CM_DIV_M2_DPLL_USB              *       &0090
CM_SSC_DELTAMSTEP_DPLL_USB      *       &00A8
CM_SSC_MODFREQDIV_DPLL_USB      *       &00AC
CM_CLKDCOLDO_DPLL_USB           *       &00B4

; ALWAYS_ON_CM2 registers - relative to ALWAYS_ON_CM2
CM_ALWON_CLKSTCTRL              *       &0000
CM_ALWON_SR_MPU_CLKCTRL         *       &0028
CM_ALWON_SR_IVA_CLKCTRL         *       &0030
CM_ALWON_SR_CORE_CLKCTRL        *       &0038
CM_ALWON_USBPHY_CLKCTRL         *       &0040

; CORE_CM2 registers - relative to CORE_CM2
CM_L3_1_CLKSTCTRL               *       &0000
CM_L3_1_DYNAMICDEP              *       &0008
CM_L3_1_L3_1_CLKCTRL            *       &0020
CM_L3_2_CLKSTCTRL               *       &0100
CM_L3_2_DYNAMICDEP              *       &0108
CM_L3_2_L3_2_CLKCTRL            *       &0120
CM_L3_2_GPMC_CLKCTRL            *       &0128
CM_L3_2_OCMC_RAM_CLKCTRL        *       &0130
CM_MPU_M3_CLKSTCTRL             *       &0200
CM_MPU_M3_STATICDEP             *       &0204
CM_MPU_M3_DYNAMICDEP            *       &0208
CM_MPU_M3_MPU_M3_CLKCTRL        *       &0220
CM_SDMA_CLKSTCTRL               *       &0300
CM_SDMA_STATICDEP               *       &0304
CM_SDMA_DYNAMICDEP              *       &0308
CM_SDMA_SDMA_CLKCTRL            *       &0320
CM_MEMIF_CLKSTCTRL              *       &0400
CM_MEMIF_DMM_CLKCTRL            *       &0420
CM_MEMIF_EMIF_FW_CLKCTRL        *       &0428
CM_MEMIF_EMIF_1_CLKCTRL         *       &0430
CM_MEMIF_EMIF_2_CLKCTRL         *       &0438
CM_MEMIF_DLL_CLKCTRL            *       &0440
CM_C2C_CLKSTCTRL                *       &0500
CM_C2C_STATICDEP                *       &0504
CM_C2C_DYNAMICDEP               *       &0508
CM_C2C_C2C_CLKCTRL              *       &0520
CM_C2C_C2C_FW_CLKCTRL           *       &0530
CM_L4CFG_CLKSTCTRL              *       &0600
CM_L4CFG_DYNAMICDEP             *       &0608
CM_L4CFG_L4_CFG_CLKCTRL         *       &0620
CM_L4CFG_SPINLOCK_CLKCTRL       *       &0628
CM_L4CFG_MAILBOX_CLKCTRL        *       &0630
CM_L4CFG_SAR_ROM_CLKCTRL        *       &0638
CM_L3INSTR_CLKSTCTRL            *       &0700
CM_L3INSTR_L3_3_CLKCTRL         *       &0720
CM_L3INSTR_L3_INSTR_CLKCTRL     *       &0728
CM_L3INSTR_OCP_WP1_CLKCTRL      *       &0740

; IVAHD_CM2 registers - relative to IVAHD_CM2
CM_IVAHD_CLKSTCTRL              *       &0000
CM_IVAHD_STATICDEP              *       &0004
CM_IVAHD_DYNAMICDEP             *       &0008
CM_IVAHD_IVAHD_CLKCTRL          *       &0020
CM_IVAHD_SL2_CLKCTRL            *       &0028

; CAM_CM2 registers - relative to CAM_CM2
CM_CAM_CLKSTCTRL                *       &0000
CM_CAM_STATICDEP                *       &0004
CM_CAM_DYNAMICDEP               *       &0008
CM_CAM_ISS_CLKCTRL              *       &0020
CM_CAM_FDIF_CLKCTRL             *       &0028

; DSS_CM2 registers - relative to DSS_CM2
CM_DSS_CLKSTCTRL                *       &0000
CM_DSS_STATICDEP                *       &0004
CM_DSS_DYNAMICDEP               *       &0008
CM_DSS_DSS_CLKCTRL              *       &0020

; SGX_CM2 registers - relative to SGX_CM2
CM_SGX_CLKSTCTRL                *       &0000
CM_SGX_STATICDEP                *       &0004
CM_SGX_DYNAMICDEP               *       &0008
CM_SGX_SGX_CLKCTRL              *       &0020

; L3INIT_CM2 registers - relative to L3INIT_CM2
CM_L3INIT_CLKSTCTRL             *       &0000
CM_L3INIT_STATICDEP             *       &0004
CM_L3INIT_DYNAMICDEP            *       &0008
CM_L3INIT_HSMMC1_CLKCTRL        *       &0028
CM_L3INIT_HSMMC2_CLKCTRL        *       &0030
CM_L3INIT_HSI_CLKCTRL           *       &0038
CM_L3INIT_HSUSBHOST_CLKCTRL     *       &0058
CM_L3INIT_HSUSBOTG_CLKCTRL      *       &0060
CM_L3INIT_HSUSBTLL_CLKCTRL      *       &0068
CM_L3INIT_FSUSB_CLKCTRL         *       &00D0
CM_L3INIT_USBPHY_CLKCTRL        *       &00E0

; L4PER_CM2 registers - relative to L4PER_CM2
CM_L4PER_CLKSTCTRL              *       &0000
CM_L4PER_DYNAMICDEP             *       &0008
CM_L4PER_GPTIMER10_CLKCTRL      *       &0028
CM_L4PER_GPTIMER11_CLKCTRL      *       &0030
CM_L4PER_GPTIMER2_CLKCTRL       *       &0038
CM_L4PER_GPTIMER3_CLKCTRL       *       &0040
CM_L4PER_GPTIMER4_CLKCTRL       *       &0048
CM_L4PER_GPTIMER9_CLKCTRL       *       &0050
CM_L4PER_ELM_CLKCTRL            *       &0058
CM_L4PER_GPIO2_CLKCTRL          *       &0060
CM_L4PER_GPIO3_CLKCTRL          *       &0068
CM_L4PER_GPIO4_CLKCTRL          *       &0070
CM_L4PER_GPIO5_CLKCTRL          *       &0078
CM_L4PER_GPIO6_CLKCTRL          *       &0080
CM_L4PER_HDQ1W_CLKCTRL          *       &0088
CM_L4PER_I2C1_CLKCTRL           *       &00A0
CM_L4PER_I2C2_CLKCTRL           *       &00A8
CM_L4PER_I2C3_CLKCTRL           *       &00B0
CM_L4PER_I2C4_CLKCTRL           *       &00B8
CM_L4PER_L4PER_CLKCTRL          *       &00C0
CM_L4PER_MCBSP4_CLKCTRL         *       &00E0
CM_L4PER_MCSPI1_CLKCTRL         *       &00F0
CM_L4PER_MCSPI2_CLKCTRL         *       &00F8
CM_L4PER_MCSPI3_CLKCTRL         *       &0100
CM_L4PER_MCSPI4_CLKCTRL         *       &0108
CM_L4PER_MMCSD3_CLKCTRL         *       &0120
CM_L4PER_MMCSD4_CLKCTRL         *       &0128
CM_L4PER_SLIMBUS2_CLKCTRL       *       &0138
CM_L4PER_UART1_CLKCTRL          *       &0140
CM_L4PER_UART2_CLKCTRL          *       &0148
CM_L4PER_UART3_CLKCTRL          *       &0150
CM_L4PER_UART4_CLKCTRL          *       &0158
CM_L4PER_MMCSD5_CLKCTRL         *       &0160

; RESTORE_CM2 registers - relative to RESTORE_CM2
CM_L3_1_CLKSTCTRL_RESTORE       *       &0000
CM_L3_2_CLKSTCTRL_RESTORE       *       &0004
CM_L4CFG_CLKSTCTRL_RESTORE      *       &0008
CM_MEMIF_CLKSTCTRL_RESTORE      *       &000C
CM_L4PER_CLKSTCTRL_RESTORE      *       &0010
CM_L3INIT_CLKSTCTRL_RESTORE     *       &0014
CM_L3INSTR_L3_3_CLKCTRL_RESTORE *       &0018
CM_L3INSTR_L3_INSTR_CLKCTRL_RESTORE *   &001C
CM_L3INSTR_OCP_WP1_CLKCTRL_RESTORE *    &0020
CM_CM2_PROFILING_CLKCTRL_RESTORE *      &0024
CM_C2C_STATICDEP_RESTORE        *       &0028
CM_L3_1_DYNAMICDEP_RESTORE      *       &002C
CM_L3_2_DYNAMICDEP_RESTORE      *       &0030
CM_C2C_DYNAMICDEP_RESTORE       *       &0034
CM_L4CFG_DYNAMICDEP_RESTORE     *       &0038
CM_L4PER_DYNAMICDEP_RESTORE     *       &003C
CM_L4PER_GPIO2_CLKCTRL_RESTORE  *       &0040
CM_L4PER_GPIO3_CLKCTRL_RESTORE  *       &0044
CM_L4PER_GPIO4_CLKCTRL_RESTORE  *       &0048
CM_L4PER_GPIO5_CLKCTRL_RESTORE  *       &004C
CM_L4PER_GPIO6_CLKCTRL_RESTORE  *       &0050
CM_L3INIT_HSUSBHOST_CLKCTRL_RESTORE *   &0054
CM_L3INIT_HSUSBTLL_CLKCTRL_RESTORE *    &0058
CM_SDMA_STATICDEP_RESTORE       *       &005C

; INSTR_CM2 registers - relative to INSTR_CM2
; same as for INSTR_CM1

        ] ; __HAL_PRCM_HDR__

        END
