/***************************************************************************************
* Copyright (c) 2014-2024 Zihao Yu, Nanjing University
*
* NEMU is licensed under Mulan PSL v2.
* You can use this software according to the terms and conditions of the Mulan PSL v2.
* You may obtain a copy of Mulan PSL v2 at:
*          http://license.coscl.org.cn/MulanPSL2
*
* THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND,
* EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT,
* MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE.
*
* See the Mulan PSL v2 for more details.
***************************************************************************************/

#include <memory/host.h>
#include <memory/paddr.h>
#include <device/mmio.h>
#include <isa.h>

#if   defined(CONFIG_PMEM_MALLOC)
static uint8_t *pmem = NULL;
#else // CONFIG_PMEM_GARRAY
static uint8_t pmem[CONFIG_MSIZE] PG_ALIGN = {};
#endif

uint8_t* guest_to_host(paddr_t paddr) { return pmem + paddr - CONFIG_MBASE; }
paddr_t host_to_guest(uint8_t *haddr) { return haddr - pmem + CONFIG_MBASE; }

static word_t pmem_read(paddr_t addr, int len) {
  word_t ret = host_read(guest_to_host(addr), len);
  return ret;
}

static void pmem_write(paddr_t addr, int len, word_t data) {
  host_write(guest_to_host(addr), len, data);
}

static void out_of_bound(paddr_t addr) {
  panic("address = " FMT_PADDR " is out of bound of pmem [" FMT_PADDR ", " FMT_PADDR "] at pc = " FMT_WORD,
      addr, PMEM_LEFT, PMEM_RIGHT, cpu.pc);
}

void init_mem() {
#if   defined(CONFIG_PMEM_MALLOC)
  pmem = malloc(CONFIG_MSIZE);
  assert(pmem);
#endif
  IFDEF(CONFIG_MEM_RANDOM, memset(pmem, rand(), CONFIG_MSIZE));
  Log("physical memory area [" FMT_PADDR ", " FMT_PADDR "]", PMEM_LEFT, PMEM_RIGHT);
}

// ysyxSoC memory support
#define MROM_BASE 0x20000000
#define MROM_SIZE 0x1000
#define SRAM_BASE 0x0f000000
#define SRAM_SIZE 0x2000

static uint8_t mrom[MROM_SIZE];
static uint8_t sram[SRAM_SIZE];

static bool in_ysyxsoc(paddr_t addr) {
  if (addr >= MROM_BASE && addr < MROM_BASE + MROM_SIZE) return true;
  if (addr >= SRAM_BASE && addr < SRAM_BASE + SRAM_SIZE) return true;
  return false;
}

static word_t ysyxsoc_read(paddr_t addr, int len) {
  if (addr >= MROM_BASE && addr < MROM_BASE + MROM_SIZE) {
    return host_read(mrom + (addr - MROM_BASE), len);
  }
  if (addr >= SRAM_BASE && addr < SRAM_BASE + SRAM_SIZE) {
    return host_read(sram + (addr - SRAM_BASE), len);
  }
  return 0;
}

static void ysyxsoc_write(paddr_t addr, int len, word_t data) {
  if (addr >= MROM_BASE && addr < MROM_BASE + MROM_SIZE) {
    host_write(mrom + (addr - MROM_BASE), len, data);
    return;
  }
  if (addr >= SRAM_BASE && addr < SRAM_BASE + SRAM_SIZE) {
    host_write(sram + (addr - SRAM_BASE), len, data);
    return;
  }
}

word_t paddr_read(paddr_t addr, int len) {
  if (likely(in_pmem(addr))) return pmem_read(addr, len);
  if (in_ysyxsoc(addr)) return ysyxsoc_read(addr, len);
  IFDEF(CONFIG_DEVICE, return mmio_read(addr, len));
  out_of_bound(addr);
  return 0;
}

void paddr_write(paddr_t addr, int len, word_t data) {
  if (likely(in_pmem(addr))) { pmem_write(addr, len, data); return; }
  if (in_ysyxsoc(addr)) { ysyxsoc_write(addr, len, data); return; }
  IFDEF(CONFIG_DEVICE, mmio_write(addr, len, data); return);
  out_of_bound(addr);
}
