{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698811259375 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698811259381 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 12:00:59 2023 " "Processing started: Wed Nov 01 12:00:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698811259381 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811259381 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ultrasonic_instrument -c Ultrasonic_instrument " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ultrasonic_instrument -c Ultrasonic_instrument" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811259382 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698811259815 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698811259815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ad9226_rgmii/fifo_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ad9226_rgmii/fifo_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_tx " "Found entity 1: fifo_tx" {  } { { "rtl/AD9226_RGMII/fifo_tx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/fifo_tx.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811267770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811267770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ad9226_rgmii/fifo_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ad9226_rgmii/fifo_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_rx " "Found entity 1: fifo_rx" {  } { { "rtl/AD9226_RGMII/fifo_rx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/fifo_rx.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811267772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811267772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ad9226_rgmii/gmii_to_rgmii/gmii_to_rgmii.v 3 3 " "Found 3 design units, including 3 entities, in source file rtl/ad9226_rgmii/gmii_to_rgmii/gmii_to_rgmii.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddo_x4 " "Found entity 1: ddo_x4" {  } { { "rtl/AD9226_RGMII/gmii_to_rgmii/gmii_to_rgmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/gmii_to_rgmii/gmii_to_rgmii.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811267774 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddo_x1 " "Found entity 2: ddo_x1" {  } { { "rtl/AD9226_RGMII/gmii_to_rgmii/gmii_to_rgmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/gmii_to_rgmii/gmii_to_rgmii.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811267774 ""} { "Info" "ISGN_ENTITY_NAME" "3 gmii_to_rgmii " "Found entity 3: gmii_to_rgmii" {  } { { "rtl/AD9226_RGMII/gmii_to_rgmii/gmii_to_rgmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/gmii_to_rgmii/gmii_to_rgmii.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811267774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811267774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ad9226_rgmii/rgmii_to_gmii/rgmii_to_gmii.v 3 3 " "Found 3 design units, including 3 entities, in source file rtl/ad9226_rgmii/rgmii_to_gmii/rgmii_to_gmii.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddi_x4 " "Found entity 1: ddi_x4" {  } { { "rtl/AD9226_RGMII/rgmii_to_gmii/rgmii_to_gmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/rgmii_to_gmii/rgmii_to_gmii.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811267776 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddi_x1 " "Found entity 2: ddi_x1" {  } { { "rtl/AD9226_RGMII/rgmii_to_gmii/rgmii_to_gmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/rgmii_to_gmii/rgmii_to_gmii.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811267776 ""} { "Info" "ISGN_ENTITY_NAME" "3 rgmii_to_gmii " "Found entity 3: rgmii_to_gmii" {  } { { "rtl/AD9226_RGMII/rgmii_to_gmii/rgmii_to_gmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/rgmii_to_gmii/rgmii_to_gmii.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811267776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811267776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ad9226_rgmii/speed_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ad9226_rgmii/speed_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_ctrl " "Found entity 1: speed_ctrl" {  } { { "rtl/AD9226_RGMII/speed_ctrl.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/speed_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811267778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811267778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ad9226_rgmii/rx_pll_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ad9226_rgmii/rx_pll_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_pll " "Found entity 1: rx_pll" {  } { { "rtl/AD9226_RGMII/rx_pll_bb.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/rx_pll_bb.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811267780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811267780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ad9226_rgmii/phy_config.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ad9226_rgmii/phy_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 phy_config " "Found entity 1: phy_config" {  } { { "rtl/AD9226_RGMII/phy_config.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/phy_config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811267783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811267783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ad9226_rgmii/mdio_bit_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ad9226_rgmii/mdio_bit_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 mdio_bit_shift " "Found entity 1: mdio_bit_shift" {  } { { "rtl/AD9226_RGMII/mdio_bit_shift.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/mdio_bit_shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811267785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811267785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ad9226_rgmii/ip_checksum_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ad9226_rgmii/ip_checksum_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_checksum " "Found entity 1: ip_checksum" {  } { { "rtl/AD9226_RGMII/ip_checksum_rx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/ip_checksum_rx.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811267788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811267788 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TX_DATA tx_data eth_udp_tx_gmii.v(84) " "Verilog HDL Declaration information at eth_udp_tx_gmii.v(84): object \"TX_DATA\" differs only in case from object \"tx_data\" in the same scope" {  } { { "rtl/AD9226_RGMII/eth_udp_tx_gmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/eth_udp_tx_gmii.v" 84 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698811267790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ad9226_rgmii/eth_udp_tx_gmii.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ad9226_rgmii/eth_udp_tx_gmii.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_udp_tx_gmii " "Found entity 1: eth_udp_tx_gmii" {  } { { "rtl/AD9226_RGMII/eth_udp_tx_gmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/eth_udp_tx_gmii.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811267791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811267791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ad9226_rgmii/eth_udp_rx_gmii.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ad9226_rgmii/eth_udp_rx_gmii.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_udp_rx_gmii " "Found entity 1: eth_udp_rx_gmii" {  } { { "rtl/AD9226_RGMII/eth_udp_rx_gmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/eth_udp_rx_gmii.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811267793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811267793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ad9226_rgmii/eth_send_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ad9226_rgmii/eth_send_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_send_ctrl " "Found entity 1: eth_send_ctrl" {  } { { "rtl/AD9226_RGMII/eth_send_ctrl.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/eth_send_ctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811267796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811267796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ad9226_rgmii/eth_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ad9226_rgmii/eth_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_cmd " "Found entity 1: eth_cmd" {  } { { "rtl/AD9226_RGMII/eth_cmd.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/eth_cmd.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811267798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811267798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ad9226_rgmii/crc32_d8.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ad9226_rgmii/crc32_d8.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc32_d8 " "Found entity 1: crc32_d8" {  } { { "rtl/AD9226_RGMII/crc32_d8.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/crc32_d8.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811267800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811267800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ad9226_rgmii/cmd_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ad9226_rgmii/cmd_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmd_rx " "Found entity 1: cmd_rx" {  } { { "rtl/AD9226_RGMII/cmd_rx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/cmd_rx.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811267802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811267802 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk125m_o clk125M_o AD9226_RGMII.v(70) " "Verilog HDL Declaration information at AD9226_RGMII.v(70): object \"clk125m_o\" differs only in case from object \"clk125M_o\" in the same scope" {  } { { "rtl/AD9226_RGMII/AD9226_RGMII.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 70 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698811267804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ad9226_rgmii/ad9226_rgmii.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ad9226_rgmii/ad9226_rgmii.v" { { "Info" "ISGN_ENTITY_NAME" "1 AD9226_RGMII " "Found entity 1: AD9226_RGMII" {  } { { "rtl/AD9226_RGMII/AD9226_RGMII.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811267804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811267804 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ad9226_12bit_to_16bit.v(41) " "Verilog HDL information at ad9226_12bit_to_16bit.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/AD9226_RGMII/ad9226_12bit_to_16bit.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/ad9226_12bit_to_16bit.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1698811267806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ad9226_rgmii/ad9226_12bit_to_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ad9226_rgmii/ad9226_12bit_to_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad9226_12bit_to_16bit " "Found entity 1: ad9226_12bit_to_16bit" {  } { { "rtl/AD9226_RGMII/ad9226_12bit_to_16bit.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/ad9226_12bit_to_16bit.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811267807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811267807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart_tx_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart_tx_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Tx_Ctrl " "Found entity 1: UART_Tx_Ctrl" {  } { { "rtl/UART_Tx_Ctrl.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/UART_Tx_Ctrl.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811267809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811267809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tlv5618.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tlv5618.v" { { "Info" "ISGN_ENTITY_NAME" "1 tlv5618 " "Found entity 1: tlv5618" {  } { { "rtl/tlv5618.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/tlv5618.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811267811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811267811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sample_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sample_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sample_Ctrl " "Found entity 1: Sample_Ctrl" {  } { { "rtl/Sample_Ctrl.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/Sample_Ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811267814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811267814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/header.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl/header.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811267816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/encode_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/encode_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 encode_Ctrl " "Found entity 1: encode_Ctrl" {  } { { "rtl/encode_Ctrl.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/encode_Ctrl.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811267818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811267818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/encode.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 encode " "Found entity 1: encode" {  } { { "rtl/encode.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/encode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811267820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811267820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/adc128s022.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/adc128s022.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc128s022 " "Found entity 1: adc128s022" {  } { { "rtl/adc128s022.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/adc128s022.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811267822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811267822 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UART_Byte_Tx.v(69) " "Verilog HDL information at UART_Byte_Tx.v(69): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/uart_tx/UART_Byte_Tx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/uart_tx/UART_Byte_Tx.v" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1698811267823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart_tx/uart_byte_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart_tx/uart_byte_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Byte_Tx " "Found entity 1: UART_Byte_Tx" {  } { { "rtl/uart_tx/UART_Byte_Tx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/uart_tx/UART_Byte_Tx.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811267824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811267824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart_tx/tx_bps_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart_tx/tx_bps_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tx_Bps_Gen " "Found entity 1: Tx_Bps_Gen" {  } { { "rtl/uart_tx/Tx_Bps_Gen.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/uart_tx/Tx_Bps_Gen.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811267826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811267826 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Uart_Byte_Rx.v(120) " "Verilog HDL information at Uart_Byte_Rx.v(120): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/uart_rx/Uart_Byte_Rx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/uart_rx/Uart_Byte_Rx.v" 120 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1698811267827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart_rx/uart_byte_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart_rx/uart_byte_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uart_Byte_Rx " "Found entity 1: Uart_Byte_Rx" {  } { { "rtl/uart_rx/Uart_Byte_Rx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/uart_rx/Uart_Byte_Rx.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811267828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811267828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart_rx/rx_bps_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart_rx/rx_bps_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rx_Bps_Gen " "Found entity 1: Rx_Bps_Gen" {  } { { "rtl/uart_rx/Rx_Bps_Gen.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/uart_rx/Rx_Bps_Gen.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811267830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811267830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/key/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/key/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "rtl/Key/key_filter.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/Key/key_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811267832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811267832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dds/header.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl/dds/header.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811267834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dds/ddsrom.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/dds/ddsrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddsrom " "Found entity 1: ddsrom" {  } { { "rtl/DDS/ddsrom.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/DDS/ddsrom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811267836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811267836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dds/dds_module.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/dds/dds_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS_Module " "Found entity 1: DDS_Module" {  } { { "rtl/DDS/DDS_Module.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/DDS/DDS_Module.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811267838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811267838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dds/dds.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/dds/dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS " "Found entity 1: DDS" {  } { { "rtl/DDS/DDS.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/DDS/DDS.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811267841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811267841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cmd/cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cmd/cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMD " "Found entity 1: CMD" {  } { { "rtl/CMD/CMD.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/CMD/CMD.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811267843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811267843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/acm1030/ad_10bit_to_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/acm1030/ad_10bit_to_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_10bit_to_16bit " "Found entity 1: ad_10bit_to_16bit" {  } { { "rtl/acm1030/ad_10bit_to_16bit.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/acm1030/ad_10bit_to_16bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811267845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811267845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ch_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ch_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 ch_sel " "Found entity 1: ch_sel" {  } { { "rtl/ch_sel.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/ch_sel.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811267847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811267847 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 top_level.v(150) " "Verilog HDL Expression warning at top_level.v(150): truncated literal to match 7 bits" {  } { { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 150 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1698811267849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.v 1 1 " "Found 1 design units, including 1 entities, in source file top_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811267849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811267849 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "requs1 top_level.v(258) " "Verilog HDL Implicit Net warning at top_level.v(258): created implicit net for \"requs1\"" {  } { { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 258 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811267849 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698811267914 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led top_level.v(91) " "Output port \"led\" at top_level.v(91) has no driver" {  } { { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1698811267916 "|top_level"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led_out top_level.v(71) " "Output port \"led_out\" at top_level.v(71) has no driver" {  } { { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1698811267916 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD9226_RGMII AD9226_RGMII:AD9226_RGMII " "Elaborating entity \"AD9226_RGMII\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\"" {  } { { "top_level.v" "AD9226_RGMII" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811267965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phy_config AD9226_RGMII:AD9226_RGMII\|phy_config:phy_config_inst " "Elaborating entity \"phy_config\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|phy_config:phy_config_inst\"" {  } { { "rtl/AD9226_RGMII/AD9226_RGMII.v" "phy_config_inst" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811267978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mdio_bit_shift AD9226_RGMII:AD9226_RGMII\|phy_config:phy_config_inst\|mdio_bit_shift:u_mdio_bit_shift " "Elaborating entity \"mdio_bit_shift\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|phy_config:phy_config_inst\|mdio_bit_shift:u_mdio_bit_shift\"" {  } { { "rtl/AD9226_RGMII/phy_config.v" "u_mdio_bit_shift" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/phy_config.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811267987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_pll AD9226_RGMII:AD9226_RGMII\|rx_pll:rx_pll " "Elaborating entity \"rx_pll\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|rx_pll:rx_pll\"" {  } { { "rtl/AD9226_RGMII/AD9226_RGMII.v" "rx_pll" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811267994 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c0 rx_pll_bb.v(39) " "Output port \"c0\" at rx_pll_bb.v(39) has no driver" {  } { { "rtl/AD9226_RGMII/rx_pll_bb.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/rx_pll_bb.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1698811267994 "|top_level|AD9226_RGMII:AD9226_RGMII|rx_pll:rx_pll"}
{ "Warning" "WSGN_EMPTY_SHELL" "rx_pll " "Entity \"rx_pll\" contains only dangling pins" {  } { { "rtl/AD9226_RGMII/AD9226_RGMII.v" "rx_pll" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 127 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1698811267995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgmii_to_gmii AD9226_RGMII:AD9226_RGMII\|rgmii_to_gmii:u_rgmii_to_gmii " "Elaborating entity \"rgmii_to_gmii\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|rgmii_to_gmii:u_rgmii_to_gmii\"" {  } { { "rtl/AD9226_RGMII/AD9226_RGMII.v" "u_rgmii_to_gmii" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811267999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddi_x4 AD9226_RGMII:AD9226_RGMII\|rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst " "Elaborating entity \"ddi_x4\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\"" {  } { { "rtl/AD9226_RGMII/rgmii_to_gmii/rgmii_to_gmii.v" "ddi_x4_inst" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/rgmii_to_gmii/rgmii_to_gmii.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811268004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in AD9226_RGMII:AD9226_RGMII\|rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component " "Elaborating entity \"altddio_in\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\"" {  } { { "rtl/AD9226_RGMII/rgmii_to_gmii/rgmii_to_gmii.v" "ALTDDIO_IN_component" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/rgmii_to_gmii/rgmii_to_gmii.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811268041 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AD9226_RGMII:AD9226_RGMII\|rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component " "Elaborated megafunction instantiation \"AD9226_RGMII:AD9226_RGMII\|rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\"" {  } { { "rtl/AD9226_RGMII/rgmii_to_gmii/rgmii_to_gmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/rgmii_to_gmii/rgmii_to_gmii.v" 42 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811268048 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AD9226_RGMII:AD9226_RGMII\|rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component " "Instantiated megafunction \"AD9226_RGMII:AD9226_RGMII\|rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_input_clocks OFF " "Parameter \"invert_input_clocks\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811268048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811268048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_in " "Parameter \"lpm_type\" = \"altddio_in\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811268048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811268048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 4 " "Parameter \"width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811268048 ""}  } { { "rtl/AD9226_RGMII/rgmii_to_gmii/rgmii_to_gmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/rgmii_to_gmii/rgmii_to_gmii.v" 42 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698811268048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_bhf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_bhf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_bhf " "Found entity 1: ddio_in_bhf" {  } { { "db/ddio_in_bhf.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/ddio_in_bhf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811268088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811268088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_bhf AD9226_RGMII:AD9226_RGMII\|rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated " "Elaborating entity \"ddio_in_bhf\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altddio_in.tdf" 84 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811268088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddi_x1 AD9226_RGMII:AD9226_RGMII\|rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x1:ddi_x1_inst " "Elaborating entity \"ddi_x1\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x1:ddi_x1_inst\"" {  } { { "rtl/AD9226_RGMII/rgmii_to_gmii/rgmii_to_gmii.v" "ddi_x1_inst" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/rgmii_to_gmii/rgmii_to_gmii.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811268095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in AD9226_RGMII:AD9226_RGMII\|rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component " "Elaborating entity \"altddio_in\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\"" {  } { { "rtl/AD9226_RGMII/rgmii_to_gmii/rgmii_to_gmii.v" "ALTDDIO_IN_component" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/rgmii_to_gmii/rgmii_to_gmii.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811268102 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AD9226_RGMII:AD9226_RGMII\|rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component " "Elaborated megafunction instantiation \"AD9226_RGMII:AD9226_RGMII\|rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\"" {  } { { "rtl/AD9226_RGMII/rgmii_to_gmii/rgmii_to_gmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/rgmii_to_gmii/rgmii_to_gmii.v" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811268109 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AD9226_RGMII:AD9226_RGMII\|rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component " "Instantiated megafunction \"AD9226_RGMII:AD9226_RGMII\|rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_input_clocks OFF " "Parameter \"invert_input_clocks\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811268109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811268109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_in " "Parameter \"lpm_type\" = \"altddio_in\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811268109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811268109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811268109 ""}  } { { "rtl/AD9226_RGMII/rgmii_to_gmii/rgmii_to_gmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/rgmii_to_gmii/rgmii_to_gmii.v" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698811268109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_8hf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_8hf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_8hf " "Found entity 1: ddio_in_8hf" {  } { { "db/ddio_in_8hf.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/ddio_in_8hf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811268148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811268148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_8hf AD9226_RGMII:AD9226_RGMII\|rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated " "Elaborating entity \"ddio_in_8hf\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altddio_in.tdf" 84 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811268148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gmii_to_rgmii AD9226_RGMII:AD9226_RGMII\|gmii_to_rgmii:u_gmii_to_rgmii " "Elaborating entity \"gmii_to_rgmii\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|gmii_to_rgmii:u_gmii_to_rgmii\"" {  } { { "rtl/AD9226_RGMII/AD9226_RGMII.v" "u_gmii_to_rgmii" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811268154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddo_x4 AD9226_RGMII:AD9226_RGMII\|gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x4:ddo_x4_inst " "Elaborating entity \"ddo_x4\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x4:ddo_x4_inst\"" {  } { { "rtl/AD9226_RGMII/gmii_to_rgmii/gmii_to_rgmii.v" "ddo_x4_inst" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/gmii_to_rgmii/gmii_to_rgmii.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811268159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out AD9226_RGMII:AD9226_RGMII\|gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x4:ddo_x4_inst\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x4:ddo_x4_inst\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "rtl/AD9226_RGMII/gmii_to_rgmii/gmii_to_rgmii.v" "ALTDDIO_OUT_component" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/gmii_to_rgmii/gmii_to_rgmii.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811268191 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AD9226_RGMII:AD9226_RGMII\|gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x4:ddo_x4_inst\|altddio_out:ALTDDIO_OUT_component " "Elaborated megafunction instantiation \"AD9226_RGMII:AD9226_RGMII\|gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x4:ddo_x4_inst\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "rtl/AD9226_RGMII/gmii_to_rgmii/gmii_to_rgmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/gmii_to_rgmii/gmii_to_rgmii.v" 42 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811268198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AD9226_RGMII:AD9226_RGMII\|gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x4:ddo_x4_inst\|altddio_out:ALTDDIO_OUT_component " "Instantiated megafunction \"AD9226_RGMII:AD9226_RGMII\|gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x4:ddo_x4_inst\|altddio_out:ALTDDIO_OUT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811268199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811268199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811268199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811268199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811268199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811268199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 4 " "Parameter \"width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811268199 ""}  } { { "rtl/AD9226_RGMII/gmii_to_rgmii/gmii_to_rgmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/gmii_to_rgmii/gmii_to_rgmii.v" 42 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698811268199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_s9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_s9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_s9j " "Found entity 1: ddio_out_s9j" {  } { { "db/ddio_out_s9j.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/ddio_out_s9j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811268238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811268238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_s9j AD9226_RGMII:AD9226_RGMII\|gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x4:ddo_x4_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_s9j:auto_generated " "Elaborating entity \"ddio_out_s9j\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x4:ddo_x4_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_s9j:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811268238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddo_x1 AD9226_RGMII:AD9226_RGMII\|gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x1:ddo_x1_inst " "Elaborating entity \"ddo_x1\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x1:ddo_x1_inst\"" {  } { { "rtl/AD9226_RGMII/gmii_to_rgmii/gmii_to_rgmii.v" "ddo_x1_inst" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/gmii_to_rgmii/gmii_to_rgmii.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811268244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out AD9226_RGMII:AD9226_RGMII\|gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x1:ddo_x1_inst\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x1:ddo_x1_inst\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "rtl/AD9226_RGMII/gmii_to_rgmii/gmii_to_rgmii.v" "ALTDDIO_OUT_component" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/gmii_to_rgmii/gmii_to_rgmii.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811268253 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AD9226_RGMII:AD9226_RGMII\|gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x1:ddo_x1_inst\|altddio_out:ALTDDIO_OUT_component " "Elaborated megafunction instantiation \"AD9226_RGMII:AD9226_RGMII\|gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x1:ddo_x1_inst\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "rtl/AD9226_RGMII/gmii_to_rgmii/gmii_to_rgmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/gmii_to_rgmii/gmii_to_rgmii.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811268260 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AD9226_RGMII:AD9226_RGMII\|gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x1:ddo_x1_inst\|altddio_out:ALTDDIO_OUT_component " "Instantiated megafunction \"AD9226_RGMII:AD9226_RGMII\|gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x1:ddo_x1_inst\|altddio_out:ALTDDIO_OUT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811268260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811268260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811268260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811268260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811268260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811268260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811268260 ""}  } { { "rtl/AD9226_RGMII/gmii_to_rgmii/gmii_to_rgmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/gmii_to_rgmii/gmii_to_rgmii.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698811268260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_p9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_p9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_p9j " "Found entity 1: ddio_out_p9j" {  } { { "db/ddio_out_p9j.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/ddio_out_p9j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811268299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811268299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_p9j AD9226_RGMII:AD9226_RGMII\|gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x1:ddo_x1_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_p9j:auto_generated " "Elaborating entity \"ddio_out_p9j\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x1:ddo_x1_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_p9j:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811268300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_udp_rx_gmii AD9226_RGMII:AD9226_RGMII\|eth_udp_rx_gmii:eth_udp_rx_gmii " "Elaborating entity \"eth_udp_rx_gmii\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|eth_udp_rx_gmii:eth_udp_rx_gmii\"" {  } { { "rtl/AD9226_RGMII/AD9226_RGMII.v" "eth_udp_rx_gmii" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811268311 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_udp_length eth_udp_rx_gmii.v(121) " "Verilog HDL or VHDL warning at eth_udp_rx_gmii.v(121): object \"rx_udp_length\" assigned a value but never read" {  } { { "rtl/AD9226_RGMII/eth_udp_rx_gmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/eth_udp_rx_gmii.v" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698811268311 "|top_level|AD9226_RGMII:AD9226_RGMII|eth_udp_rx_gmii:eth_udp_rx_gmii"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_checksum AD9226_RGMII:AD9226_RGMII\|eth_udp_rx_gmii:eth_udp_rx_gmii\|ip_checksum:ip_checksum " "Elaborating entity \"ip_checksum\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|eth_udp_rx_gmii:eth_udp_rx_gmii\|ip_checksum:ip_checksum\"" {  } { { "rtl/AD9226_RGMII/eth_udp_rx_gmii.v" "ip_checksum" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/eth_udp_rx_gmii.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811268356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc32_d8 AD9226_RGMII:AD9226_RGMII\|eth_udp_rx_gmii:eth_udp_rx_gmii\|crc32_d8:crc32_d8 " "Elaborating entity \"crc32_d8\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|eth_udp_rx_gmii:eth_udp_rx_gmii\|crc32_d8:crc32_d8\"" {  } { { "rtl/AD9226_RGMII/eth_udp_rx_gmii.v" "crc32_d8" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/eth_udp_rx_gmii.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811268364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_rx AD9226_RGMII:AD9226_RGMII\|fifo_rx:fifo_rx " "Elaborating entity \"fifo_rx\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|fifo_rx:fifo_rx\"" {  } { { "rtl/AD9226_RGMII/AD9226_RGMII.v" "fifo_rx" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811268373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo AD9226_RGMII:AD9226_RGMII\|fifo_rx:fifo_rx\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|fifo_rx:fifo_rx\|dcfifo:dcfifo_component\"" {  } { { "rtl/AD9226_RGMII/fifo_rx.v" "dcfifo_component" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/fifo_rx.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811268634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AD9226_RGMII:AD9226_RGMII\|fifo_rx:fifo_rx\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"AD9226_RGMII:AD9226_RGMII\|fifo_rx:fifo_rx\|dcfifo:dcfifo_component\"" {  } { { "rtl/AD9226_RGMII/fifo_rx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/fifo_rx.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811268642 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AD9226_RGMII:AD9226_RGMII\|fifo_rx:fifo_rx\|dcfifo:dcfifo_component " "Instantiated megafunction \"AD9226_RGMII:AD9226_RGMII\|fifo_rx:fifo_rx\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811268642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811268642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811268642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811268642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811268642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811268642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811268642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811268642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811268642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811268642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811268642 ""}  } { { "rtl/AD9226_RGMII/fifo_rx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/fifo_rx.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698811268642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_gjf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_gjf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_gjf1 " "Found entity 1: dcfifo_gjf1" {  } { { "db/dcfifo_gjf1.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_gjf1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811268685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811268685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_gjf1 AD9226_RGMII:AD9226_RGMII\|fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated " "Elaborating entity \"dcfifo_gjf1\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811268685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_4p6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_4p6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_4p6 " "Found entity 1: a_graycounter_4p6" {  } { { "db/a_graycounter_4p6.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/a_graycounter_4p6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811268728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811268728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_4p6 AD9226_RGMII:AD9226_RGMII\|fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|a_graycounter_4p6:rdptr_g1p " "Elaborating entity \"a_graycounter_4p6\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|a_graycounter_4p6:rdptr_g1p\"" {  } { { "db/dcfifo_gjf1.tdf" "rdptr_g1p" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_gjf1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811268729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_07c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_07c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_07c " "Found entity 1: a_graycounter_07c" {  } { { "db/a_graycounter_07c.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/a_graycounter_07c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811268773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811268773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_07c AD9226_RGMII:AD9226_RGMII\|fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|a_graycounter_07c:wrptr_g1p " "Elaborating entity \"a_graycounter_07c\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|a_graycounter_07c:wrptr_g1p\"" {  } { { "db/dcfifo_gjf1.tdf" "wrptr_g1p" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_gjf1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811268774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d421.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d421.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d421 " "Found entity 1: altsyncram_d421" {  } { { "db/altsyncram_d421.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_d421.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811268820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811268820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d421 AD9226_RGMII:AD9226_RGMII\|fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|altsyncram_d421:fifo_ram " "Elaborating entity \"altsyncram_d421\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|altsyncram_d421:fifo_ram\"" {  } { { "db/dcfifo_gjf1.tdf" "fifo_ram" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_gjf1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811268821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_qal.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qal.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_qal " "Found entity 1: alt_synch_pipe_qal" {  } { { "db/alt_synch_pipe_qal.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/alt_synch_pipe_qal.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811268847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811268847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_qal AD9226_RGMII:AD9226_RGMII\|fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|alt_synch_pipe_qal:rs_dgwp " "Elaborating entity \"alt_synch_pipe_qal\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|alt_synch_pipe_qal:rs_dgwp\"" {  } { { "db/dcfifo_gjf1.tdf" "rs_dgwp" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_gjf1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811268848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_b09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_b09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_b09 " "Found entity 1: dffpipe_b09" {  } { { "db/dffpipe_b09.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dffpipe_b09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811268869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811268869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_b09 AD9226_RGMII:AD9226_RGMII\|fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|alt_synch_pipe_qal:rs_dgwp\|dffpipe_b09:dffpipe12 " "Elaborating entity \"dffpipe_b09\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|alt_synch_pipe_qal:rs_dgwp\|dffpipe_b09:dffpipe12\"" {  } { { "db/alt_synch_pipe_qal.tdf" "dffpipe12" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/alt_synch_pipe_qal.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811268870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ral.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ral.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ral " "Found entity 1: alt_synch_pipe_ral" {  } { { "db/alt_synch_pipe_ral.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/alt_synch_pipe_ral.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811268892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811268892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ral AD9226_RGMII:AD9226_RGMII\|fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|alt_synch_pipe_ral:ws_dgrp " "Elaborating entity \"alt_synch_pipe_ral\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|alt_synch_pipe_ral:ws_dgrp\"" {  } { { "db/dcfifo_gjf1.tdf" "ws_dgrp" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_gjf1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811268893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_c09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c09 " "Found entity 1: dffpipe_c09" {  } { { "db/dffpipe_c09.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dffpipe_c09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811268916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811268916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c09 AD9226_RGMII:AD9226_RGMII\|fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|alt_synch_pipe_ral:ws_dgrp\|dffpipe_c09:dffpipe15 " "Elaborating entity \"dffpipe_c09\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|alt_synch_pipe_ral:ws_dgrp\|dffpipe_c09:dffpipe15\"" {  } { { "db/alt_synch_pipe_ral.tdf" "dffpipe15" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/alt_synch_pipe_ral.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811268917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o76 " "Found entity 1: cmpr_o76" {  } { { "db/cmpr_o76.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/cmpr_o76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811268961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811268961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o76 AD9226_RGMII:AD9226_RGMII\|fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|cmpr_o76:rdempty_eq_comp " "Elaborating entity \"cmpr_o76\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|cmpr_o76:rdempty_eq_comp\"" {  } { { "db/dcfifo_gjf1.tdf" "rdempty_eq_comp" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_gjf1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811268961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_cmd AD9226_RGMII:AD9226_RGMII\|eth_cmd:eth_cmd " "Elaborating entity \"eth_cmd\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|eth_cmd:eth_cmd\"" {  } { { "rtl/AD9226_RGMII/AD9226_RGMII.v" "eth_cmd" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811268972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmd_rx AD9226_RGMII:AD9226_RGMII\|cmd_rx:cmd_rx_0 " "Elaborating entity \"cmd_rx\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|cmd_rx:cmd_rx_0\"" {  } { { "rtl/AD9226_RGMII/AD9226_RGMII.v" "cmd_rx_0" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811268981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_ctrl AD9226_RGMII:AD9226_RGMII\|speed_ctrl:speed_ctrl_0 " "Elaborating entity \"speed_ctrl\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|speed_ctrl:speed_ctrl_0\"" {  } { { "rtl/AD9226_RGMII/AD9226_RGMII.v" "speed_ctrl_0" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811268993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad9226_12bit_to_16bit AD9226_RGMII:AD9226_RGMII\|ad9226_12bit_to_16bit:ad9226_12bit_to_16bit_0 " "Elaborating entity \"ad9226_12bit_to_16bit\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|ad9226_12bit_to_16bit:ad9226_12bit_to_16bit_0\"" {  } { { "rtl/AD9226_RGMII/AD9226_RGMII.v" "ad9226_12bit_to_16bit_0" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811269006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_tx AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0 " "Elaborating entity \"fifo_tx\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\"" {  } { { "rtl/AD9226_RGMII/AD9226_RGMII.v" "fifo_tx_0" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811269014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "rtl/AD9226_RGMII/fifo_tx.v" "dcfifo_mixed_widths_component" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/fifo_tx.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811269419 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "rtl/AD9226_RGMII/fifo_tx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/fifo_tx.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811269437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811269438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811269438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16384 " "Parameter \"lpm_numwords\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811269438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811269438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811269438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811269438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 15 " "Parameter \"lpm_widthu\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811269438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 16 " "Parameter \"lpm_widthu_r\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811269438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 8 " "Parameter \"lpm_width_r\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811269438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811269438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811269438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811269438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811269438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811269438 ""}  } { { "rtl/AD9226_RGMII/fifo_tx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/fifo_tx.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698811269438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_h7k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_h7k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_h7k1 " "Found entity 1: dcfifo_h7k1" {  } { { "db/dcfifo_h7k1.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_h7k1.tdf" 48 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811269490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811269490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_h7k1 AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated " "Elaborating entity \"dcfifo_h7k1\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811269491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_bib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_bib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_bib " "Found entity 1: a_gray2bin_bib" {  } { { "db/a_gray2bin_bib.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/a_gray2bin_bib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811269524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811269524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_bib AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|a_gray2bin_bib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_bib\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|a_gray2bin_bib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_h7k1.tdf" "rdptr_g_gray2bin" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_h7k1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811269525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_7p6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_7p6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_7p6 " "Found entity 1: a_graycounter_7p6" {  } { { "db/a_graycounter_7p6.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/a_graycounter_7p6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811269576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811269576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_7p6 AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|a_graycounter_7p6:rdptr_g1p " "Elaborating entity \"a_graycounter_7p6\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|a_graycounter_7p6:rdptr_g1p\"" {  } { { "db/dcfifo_h7k1.tdf" "rdptr_g1p" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_h7k1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811269577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_47c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_47c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_47c " "Found entity 1: a_graycounter_47c" {  } { { "db/a_graycounter_47c.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/a_graycounter_47c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811269625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811269625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_47c AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|a_graycounter_47c:wrptr_g1p " "Elaborating entity \"a_graycounter_47c\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|a_graycounter_47c:wrptr_g1p\"" {  } { { "db/dcfifo_h7k1.tdf" "wrptr_g1p" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_h7k1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811269626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bqu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bqu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bqu " "Found entity 1: altsyncram_bqu" {  } { { "db/altsyncram_bqu.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_bqu.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811269682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811269682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bqu AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram " "Elaborating entity \"altsyncram_bqu\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\"" {  } { { "db/dcfifo_h7k1.tdf" "fifo_ram" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_h7k1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811269683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_d87.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_d87.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_d87 " "Found entity 1: decode_d87" {  } { { "db/decode_d87.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/decode_d87.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811269740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811269740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_d87 AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|decode_d87:decode12 " "Elaborating entity \"decode_d87\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|decode_d87:decode12\"" {  } { { "db/altsyncram_bqu.tdf" "decode12" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_bqu.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811269741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6k6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_6k6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6k6 " "Found entity 1: decode_6k6" {  } { { "db/decode_6k6.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/decode_6k6.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811269795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811269795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6k6 AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|decode_6k6:rden_decode_b " "Elaborating entity \"decode_6k6\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|decode_6k6:rden_decode_b\"" {  } { { "db/altsyncram_bqu.tdf" "rden_decode_b" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_bqu.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811269796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_t28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_t28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_t28 " "Found entity 1: mux_t28" {  } { { "db/mux_t28.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/mux_t28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811269849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811269849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_t28 AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|mux_t28:mux13 " "Elaborating entity \"mux_t28\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|mux_t28:mux13\"" {  } { { "db/altsyncram_bqu.tdf" "mux13" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_bqu.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811269850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pu8 " "Found entity 1: dffpipe_pu8" {  } { { "db/dffpipe_pu8.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dffpipe_pu8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811269878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811269878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pu8 AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|dffpipe_pu8:rdfull_reg " "Elaborating entity \"dffpipe_pu8\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|dffpipe_pu8:rdfull_reg\"" {  } { { "db/dcfifo_h7k1.tdf" "rdfull_reg" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_h7k1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811269879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_f09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_f09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_f09 " "Found entity 1: dffpipe_f09" {  } { { "db/dffpipe_f09.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dffpipe_f09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811269904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811269904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_f09 AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|dffpipe_f09:rs_brp " "Elaborating entity \"dffpipe_f09\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|dffpipe_f09:rs_brp\"" {  } { { "db/dcfifo_h7k1.tdf" "rs_brp" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_h7k1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811269905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_e09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_e09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_e09 " "Found entity 1: dffpipe_e09" {  } { { "db/dffpipe_e09.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dffpipe_e09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811269930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811269930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_e09 AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|dffpipe_e09:rs_bwp " "Elaborating entity \"dffpipe_e09\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|dffpipe_e09:rs_bwp\"" {  } { { "db/dcfifo_h7k1.tdf" "rs_bwp" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_h7k1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811269931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ual.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ual.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ual " "Found entity 1: alt_synch_pipe_ual" {  } { { "db/alt_synch_pipe_ual.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/alt_synch_pipe_ual.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811269956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811269956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ual AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|alt_synch_pipe_ual:rs_dgwp " "Elaborating entity \"alt_synch_pipe_ual\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|alt_synch_pipe_ual:rs_dgwp\"" {  } { { "db/dcfifo_h7k1.tdf" "rs_dgwp" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_h7k1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811269957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_g09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_g09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_g09 " "Found entity 1: dffpipe_g09" {  } { { "db/dffpipe_g09.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dffpipe_g09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811269982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811269982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_g09 AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|alt_synch_pipe_ual:rs_dgwp\|dffpipe_g09:dffpipe17 " "Elaborating entity \"dffpipe_g09\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|alt_synch_pipe_ual:rs_dgwp\|dffpipe_g09:dffpipe17\"" {  } { { "db/alt_synch_pipe_ual.tdf" "dffpipe17" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/alt_synch_pipe_ual.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811269983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_val.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_val.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_val " "Found entity 1: alt_synch_pipe_val" {  } { { "db/alt_synch_pipe_val.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/alt_synch_pipe_val.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811270013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811270013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_val AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|alt_synch_pipe_val:ws_dgrp " "Elaborating entity \"alt_synch_pipe_val\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|alt_synch_pipe_val:ws_dgrp\"" {  } { { "db/dcfifo_h7k1.tdf" "ws_dgrp" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_h7k1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811270014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_h09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_h09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_h09 " "Found entity 1: dffpipe_h09" {  } { { "db/dffpipe_h09.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dffpipe_h09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811270039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811270039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_h09 AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|alt_synch_pipe_val:ws_dgrp\|dffpipe_h09:dffpipe20 " "Elaborating entity \"dffpipe_h09\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|alt_synch_pipe_val:ws_dgrp\|dffpipe_h09:dffpipe20\"" {  } { { "db/alt_synch_pipe_val.tdf" "dffpipe20" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/alt_synch_pipe_val.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811270040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_s76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_s76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_s76 " "Found entity 1: cmpr_s76" {  } { { "db/cmpr_s76.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/cmpr_s76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811270088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811270088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_s76 AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|cmpr_s76:rdempty_eq_comp " "Elaborating entity \"cmpr_s76\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|cmpr_s76:rdempty_eq_comp\"" {  } { { "db/dcfifo_h7k1.tdf" "rdempty_eq_comp" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_h7k1.tdf" 89 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811270089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_t76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_t76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_t76 " "Found entity 1: cmpr_t76" {  } { { "db/cmpr_t76.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/cmpr_t76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811270140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811270140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_t76 AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|cmpr_t76:rdfull_eq_comp " "Elaborating entity \"cmpr_t76\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|cmpr_t76:rdfull_eq_comp\"" {  } { { "db/dcfifo_h7k1.tdf" "rdfull_eq_comp" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_h7k1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811270141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_old.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_old.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_old " "Found entity 1: cntr_old" {  } { { "db/cntr_old.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/cntr_old.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811270190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811270190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_old AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|cntr_old:cntr_b " "Elaborating entity \"cntr_old\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|cntr_old:cntr_b\"" {  } { { "db/dcfifo_h7k1.tdf" "cntr_b" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_h7k1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811270191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_send_ctrl AD9226_RGMII:AD9226_RGMII\|eth_send_ctrl:eth_send_ctrl " "Elaborating entity \"eth_send_ctrl\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|eth_send_ctrl:eth_send_ctrl\"" {  } { { "rtl/AD9226_RGMII/AD9226_RGMII.v" "eth_send_ctrl" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811270200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_udp_tx_gmii AD9226_RGMII:AD9226_RGMII\|eth_udp_tx_gmii:eth_udp_tx_gmii " "Elaborating entity \"eth_udp_tx_gmii\" for hierarchy \"AD9226_RGMII:AD9226_RGMII\|eth_udp_tx_gmii:eth_udp_tx_gmii\"" {  } { { "rtl/AD9226_RGMII/AD9226_RGMII.v" "eth_udp_tx_gmii" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811270214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encode encode:encode " "Elaborating entity \"encode\" for hierarchy \"encode:encode\"" {  } { { "top_level.v" "encode" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811270246 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state encode.v(13) " "Verilog HDL Always Construct warning at encode.v(13): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/encode.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/encode.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698811270247 "|top_level|encode:encode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "position encode.v(13) " "Verilog HDL Always Construct warning at encode.v(13): inferring latch(es) for variable \"position\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/encode.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/encode.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698811270247 "|top_level|encode:encode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position\[0\] encode.v(13) " "Inferred latch for \"position\[0\]\" at encode.v(13)" {  } { { "rtl/encode.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/encode.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811270247 "|top_level|encode:encode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position\[1\] encode.v(13) " "Inferred latch for \"position\[1\]\" at encode.v(13)" {  } { { "rtl/encode.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/encode.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811270247 "|top_level|encode:encode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position\[2\] encode.v(13) " "Inferred latch for \"position\[2\]\" at encode.v(13)" {  } { { "rtl/encode.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/encode.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811270247 "|top_level|encode:encode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position\[3\] encode.v(13) " "Inferred latch for \"position\[3\]\" at encode.v(13)" {  } { { "rtl/encode.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/encode.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811270247 "|top_level|encode:encode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position\[4\] encode.v(13) " "Inferred latch for \"position\[4\]\" at encode.v(13)" {  } { { "rtl/encode.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/encode.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811270247 "|top_level|encode:encode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position\[5\] encode.v(13) " "Inferred latch for \"position\[5\]\" at encode.v(13)" {  } { { "rtl/encode.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/encode.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811270247 "|top_level|encode:encode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position\[6\] encode.v(13) " "Inferred latch for \"position\[6\]\" at encode.v(13)" {  } { { "rtl/encode.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/encode.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811270247 "|top_level|encode:encode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position\[7\] encode.v(13) " "Inferred latch for \"position\[7\]\" at encode.v(13)" {  } { { "rtl/encode.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/encode.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811270247 "|top_level|encode:encode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.01 encode.v(13) " "Inferred latch for \"state.01\" at encode.v(13)" {  } { { "rtl/encode.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/encode.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811270247 "|top_level|encode:encode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.00 encode.v(13) " "Inferred latch for \"state.00\" at encode.v(13)" {  } { { "rtl/encode.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/encode.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811270247 "|top_level|encode:encode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uart_Byte_Rx Uart_Byte_Rx:Uart_Byte_Rx " "Elaborating entity \"Uart_Byte_Rx\" for hierarchy \"Uart_Byte_Rx:Uart_Byte_Rx\"" {  } { { "top_level.v" "Uart_Byte_Rx" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811270254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rx_Bps_Gen Uart_Byte_Rx:Uart_Byte_Rx\|Rx_Bps_Gen:Rx_Bps_Gen " "Elaborating entity \"Rx_Bps_Gen\" for hierarchy \"Uart_Byte_Rx:Uart_Byte_Rx\|Rx_Bps_Gen:Rx_Bps_Gen\"" {  } { { "rtl/uart_rx/Uart_Byte_Rx.v" "Rx_Bps_Gen" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/uart_rx/Uart_Byte_Rx.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811270267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMD CMD:CMD " "Elaborating entity \"CMD\" for hierarchy \"CMD:CMD\"" {  } { { "top_level.v" "CMD" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811270277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Byte_Tx UART_Byte_Tx:UART_Byte_Tx " "Elaborating entity \"UART_Byte_Tx\" for hierarchy \"UART_Byte_Tx:UART_Byte_Tx\"" {  } { { "top_level.v" "UART_Byte_Tx" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811270290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tx_Bps_Gen UART_Byte_Tx:UART_Byte_Tx\|Tx_Bps_Gen:Tx_Bps_Gen_inst " "Elaborating entity \"Tx_Bps_Gen\" for hierarchy \"UART_Byte_Tx:UART_Byte_Tx\|Tx_Bps_Gen:Tx_Bps_Gen_inst\"" {  } { { "rtl/uart_tx/UART_Byte_Tx.v" "Tx_Bps_Gen_inst" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/uart_tx/UART_Byte_Tx.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811270298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Tx_Ctrl UART_Tx_Ctrl:UART_Tx_Ctrl " "Elaborating entity \"UART_Tx_Ctrl\" for hierarchy \"UART_Tx_Ctrl:UART_Tx_Ctrl\"" {  } { { "top_level.v" "UART_Tx_Ctrl" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811270307 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_Baud_Set UART_Tx_Ctrl.v(44) " "Verilog HDL Always Construct warning at UART_Tx_Ctrl.v(44): inferring latch(es) for variable \"reg_Baud_Set\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/UART_Tx_Ctrl.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/UART_Tx_Ctrl.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698811270308 "|top_level|UART_Tx_Ctrl:UART_Tx_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_Baud_Set\[0\] UART_Tx_Ctrl.v(44) " "Inferred latch for \"reg_Baud_Set\[0\]\" at UART_Tx_Ctrl.v(44)" {  } { { "rtl/UART_Tx_Ctrl.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/UART_Tx_Ctrl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811270308 "|top_level|UART_Tx_Ctrl:UART_Tx_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_Baud_Set\[1\] UART_Tx_Ctrl.v(44) " "Inferred latch for \"reg_Baud_Set\[1\]\" at UART_Tx_Ctrl.v(44)" {  } { { "rtl/UART_Tx_Ctrl.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/UART_Tx_Ctrl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811270308 "|top_level|UART_Tx_Ctrl:UART_Tx_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_Baud_Set\[2\] UART_Tx_Ctrl.v(44) " "Inferred latch for \"reg_Baud_Set\[2\]\" at UART_Tx_Ctrl.v(44)" {  } { { "rtl/UART_Tx_Ctrl.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/UART_Tx_Ctrl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811270308 "|top_level|UART_Tx_Ctrl:UART_Tx_Ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS DDS:DDS " "Elaborating entity \"DDS\" for hierarchy \"DDS:DDS\"" {  } { { "top_level.v" "DDS" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811270317 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 DDS.v(123) " "Verilog HDL assignment warning at DDS.v(123): truncated value with size 16 to match size of target (12)" {  } { { "rtl/DDS/DDS.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/DDS/DDS.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698811270319 "|top_level|DDS:DDS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS_Module DDS:DDS\|DDS_Module:DDS_Module " "Elaborating entity \"DDS_Module\" for hierarchy \"DDS:DDS\|DDS_Module:DDS_Module\"" {  } { { "rtl/DDS/DDS.v" "DDS_Module" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/DDS/DDS.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811270333 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DDS_Module.v(70) " "Verilog HDL assignment warning at DDS_Module.v(70): truncated value with size 32 to match size of target (16)" {  } { { "rtl/DDS/DDS_Module.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/DDS/DDS_Module.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698811270334 "|top_level|DDS:DDS|DDS_Module:DDS_Module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddsrom DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom " "Elaborating entity \"ddsrom\" for hierarchy \"DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\"" {  } { { "rtl/DDS/DDS_Module.v" "ddsrom" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/DDS/DDS_Module.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811270342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component\"" {  } { { "rtl/DDS/ddsrom.v" "altsyncram_component" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/DDS/ddsrom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811270399 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component\"" {  } { { "rtl/DDS/ddsrom.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/DDS/ddsrom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811270412 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component " "Instantiated megafunction \"DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811270412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811270412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811270412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sin_4k.mif " "Parameter \"init_file\" = \"sin_4k.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811270412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811270412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811270412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811270412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811270412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811270412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811270412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811270412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811270412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811270412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698811270412 ""}  } { { "rtl/DDS/ddsrom.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/DDS/ddsrom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698811270412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ia91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ia91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ia91 " "Found entity 1: altsyncram_ia91" {  } { { "db/altsyncram_ia91.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_ia91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811270461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811270461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ia91 DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component\|altsyncram_ia91:auto_generated " "Elaborating entity \"altsyncram_ia91\" for hierarchy \"DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component\|altsyncram_ia91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811270462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tlv5618 tlv5618:tlv5618 " "Elaborating entity \"tlv5618\" for hierarchy \"tlv5618:tlv5618\"" {  } { { "top_level.v" "tlv5618" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811270499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_filter:key_filter0 " "Elaborating entity \"key_filter\" for hierarchy \"key_filter:key_filter0\"" {  } { { "top_level.v" "key_filter0" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811270505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ch_sel ch_sel:ch_sel " "Elaborating entity \"ch_sel\" for hierarchy \"ch_sel:ch_sel\"" {  } { { "top_level.v" "ch_sel" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811270515 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 2 ch_sel.v(30) " "Verilog HDL assignment warning at ch_sel.v(30): truncated value with size 16 to match size of target (2)" {  } { { "rtl/ch_sel.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/ch_sel.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698811270516 "|top_level|ch_sel:ch_sel"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ab24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ab24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ab24 " "Found entity 1: altsyncram_ab24" {  } { { "db/altsyncram_ab24.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_ab24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811272451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811272451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/mux_tsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811272644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811272644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811272744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811272744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgi " "Found entity 1: cntr_hgi" {  } { { "db/cntr_hgi.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/cntr_hgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811272877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811272877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811272930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811272930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/cntr_m9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811273009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811273009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/cntr_ggi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811273119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811273119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811273175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811273175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811273248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811273248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811273298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811273298 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811273710 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1698811273852 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.11.01.12:01:17 Progress: Loading sldeca46b04/alt_sld_fab_wrapper_hw.tcl " "2023.11.01.12:01:17 Progress: Loading sldeca46b04/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811277230 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811279918 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811280040 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811284936 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811285025 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811285109 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811285205 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811285212 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811285212 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1698811285907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeca46b04/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeca46b04/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldeca46b04/alt_sld_fab.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/ip/sldeca46b04/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811286078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811286078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeca46b04/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeca46b04/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldeca46b04/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/ip/sldeca46b04/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811286145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811286145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeca46b04/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeca46b04/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldeca46b04/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/ip/sldeca46b04/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811286160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811286160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeca46b04/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeca46b04/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldeca46b04/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/ip/sldeca46b04/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811286213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811286213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeca46b04/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldeca46b04/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldeca46b04/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/ip/sldeca46b04/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811286282 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldeca46b04/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/ip/sldeca46b04/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811286282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811286282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeca46b04/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeca46b04/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldeca46b04/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/ip/sldeca46b04/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698811286337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811286337 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component\|altsyncram_ia91:auto_generated\|q_a\[0\] " "Synthesized away node \"DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component\|altsyncram_ia91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_ia91.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_ia91.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rtl/DDS/ddsrom.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/DDS/ddsrom.v" 81 0 0 } } { "rtl/DDS/DDS_Module.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/DDS/DDS_Module.v" 83 0 0 } } { "rtl/DDS/DDS.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/DDS/DDS.v" 51 0 0 } } { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 259 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811287120 "|top_level|DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component\|altsyncram_ia91:auto_generated\|q_a\[1\] " "Synthesized away node \"DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component\|altsyncram_ia91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_ia91.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_ia91.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rtl/DDS/ddsrom.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/DDS/ddsrom.v" 81 0 0 } } { "rtl/DDS/DDS_Module.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/DDS/DDS_Module.v" 83 0 0 } } { "rtl/DDS/DDS.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/DDS/DDS.v" 51 0 0 } } { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 259 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811287120 "|top_level|DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a0 " "Synthesized away node \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a0\"" {  } { { "db/altsyncram_bqu.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_bqu.tdf" 52 2 0 } } { "db/dcfifo_h7k1.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_h7k1.tdf" 70 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "rtl/AD9226_RGMII/fifo_tx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/fifo_tx.v" 87 0 0 } } { "rtl/AD9226_RGMII/AD9226_RGMII.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 268 0 0 } } { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811287120 "|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a1 " "Synthesized away node \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a1\"" {  } { { "db/altsyncram_bqu.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_bqu.tdf" 84 2 0 } } { "db/dcfifo_h7k1.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_h7k1.tdf" 70 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "rtl/AD9226_RGMII/fifo_tx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/fifo_tx.v" 87 0 0 } } { "rtl/AD9226_RGMII/AD9226_RGMII.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 268 0 0 } } { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811287120 "|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a2 " "Synthesized away node \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a2\"" {  } { { "db/altsyncram_bqu.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_bqu.tdf" 116 2 0 } } { "db/dcfifo_h7k1.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_h7k1.tdf" 70 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "rtl/AD9226_RGMII/fifo_tx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/fifo_tx.v" 87 0 0 } } { "rtl/AD9226_RGMII/AD9226_RGMII.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 268 0 0 } } { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811287120 "|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a3 " "Synthesized away node \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a3\"" {  } { { "db/altsyncram_bqu.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_bqu.tdf" 148 2 0 } } { "db/dcfifo_h7k1.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_h7k1.tdf" 70 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "rtl/AD9226_RGMII/fifo_tx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/fifo_tx.v" 87 0 0 } } { "rtl/AD9226_RGMII/AD9226_RGMII.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 268 0 0 } } { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811287120 "|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a4 " "Synthesized away node \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a4\"" {  } { { "db/altsyncram_bqu.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_bqu.tdf" 180 2 0 } } { "db/dcfifo_h7k1.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_h7k1.tdf" 70 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "rtl/AD9226_RGMII/fifo_tx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/fifo_tx.v" 87 0 0 } } { "rtl/AD9226_RGMII/AD9226_RGMII.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 268 0 0 } } { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811287120 "|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a5 " "Synthesized away node \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a5\"" {  } { { "db/altsyncram_bqu.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_bqu.tdf" 212 2 0 } } { "db/dcfifo_h7k1.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_h7k1.tdf" 70 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "rtl/AD9226_RGMII/fifo_tx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/fifo_tx.v" 87 0 0 } } { "rtl/AD9226_RGMII/AD9226_RGMII.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 268 0 0 } } { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811287120 "|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a6 " "Synthesized away node \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a6\"" {  } { { "db/altsyncram_bqu.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_bqu.tdf" 244 2 0 } } { "db/dcfifo_h7k1.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_h7k1.tdf" 70 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "rtl/AD9226_RGMII/fifo_tx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/fifo_tx.v" 87 0 0 } } { "rtl/AD9226_RGMII/AD9226_RGMII.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 268 0 0 } } { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811287120 "|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a7 " "Synthesized away node \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a7\"" {  } { { "db/altsyncram_bqu.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_bqu.tdf" 276 2 0 } } { "db/dcfifo_h7k1.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_h7k1.tdf" 70 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "rtl/AD9226_RGMII/fifo_tx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/fifo_tx.v" 87 0 0 } } { "rtl/AD9226_RGMII/AD9226_RGMII.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 268 0 0 } } { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811287120 "|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a8 " "Synthesized away node \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a8\"" {  } { { "db/altsyncram_bqu.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_bqu.tdf" 308 2 0 } } { "db/dcfifo_h7k1.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_h7k1.tdf" 70 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "rtl/AD9226_RGMII/fifo_tx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/fifo_tx.v" 87 0 0 } } { "rtl/AD9226_RGMII/AD9226_RGMII.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 268 0 0 } } { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811287120 "|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a9 " "Synthesized away node \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a9\"" {  } { { "db/altsyncram_bqu.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_bqu.tdf" 340 2 0 } } { "db/dcfifo_h7k1.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_h7k1.tdf" 70 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "rtl/AD9226_RGMII/fifo_tx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/fifo_tx.v" 87 0 0 } } { "rtl/AD9226_RGMII/AD9226_RGMII.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 268 0 0 } } { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811287120 "|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a10 " "Synthesized away node \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a10\"" {  } { { "db/altsyncram_bqu.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_bqu.tdf" 372 2 0 } } { "db/dcfifo_h7k1.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_h7k1.tdf" 70 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "rtl/AD9226_RGMII/fifo_tx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/fifo_tx.v" 87 0 0 } } { "rtl/AD9226_RGMII/AD9226_RGMII.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 268 0 0 } } { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811287120 "|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a11 " "Synthesized away node \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a11\"" {  } { { "db/altsyncram_bqu.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_bqu.tdf" 404 2 0 } } { "db/dcfifo_h7k1.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_h7k1.tdf" 70 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "rtl/AD9226_RGMII/fifo_tx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/fifo_tx.v" 87 0 0 } } { "rtl/AD9226_RGMII/AD9226_RGMII.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 268 0 0 } } { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811287120 "|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a12 " "Synthesized away node \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a12\"" {  } { { "db/altsyncram_bqu.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_bqu.tdf" 436 2 0 } } { "db/dcfifo_h7k1.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_h7k1.tdf" 70 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "rtl/AD9226_RGMII/fifo_tx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/fifo_tx.v" 87 0 0 } } { "rtl/AD9226_RGMII/AD9226_RGMII.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 268 0 0 } } { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811287120 "|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a13 " "Synthesized away node \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a13\"" {  } { { "db/altsyncram_bqu.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_bqu.tdf" 468 2 0 } } { "db/dcfifo_h7k1.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_h7k1.tdf" 70 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "rtl/AD9226_RGMII/fifo_tx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/fifo_tx.v" 87 0 0 } } { "rtl/AD9226_RGMII/AD9226_RGMII.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 268 0 0 } } { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811287120 "|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a14 " "Synthesized away node \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a14\"" {  } { { "db/altsyncram_bqu.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_bqu.tdf" 500 2 0 } } { "db/dcfifo_h7k1.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_h7k1.tdf" 70 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "rtl/AD9226_RGMII/fifo_tx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/fifo_tx.v" 87 0 0 } } { "rtl/AD9226_RGMII/AD9226_RGMII.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 268 0 0 } } { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811287120 "|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a15 " "Synthesized away node \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a15\"" {  } { { "db/altsyncram_bqu.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_bqu.tdf" 532 2 0 } } { "db/dcfifo_h7k1.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_h7k1.tdf" 70 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "rtl/AD9226_RGMII/fifo_tx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/fifo_tx.v" 87 0 0 } } { "rtl/AD9226_RGMII/AD9226_RGMII.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 268 0 0 } } { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811287120 "|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a16 " "Synthesized away node \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a16\"" {  } { { "db/altsyncram_bqu.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_bqu.tdf" 564 2 0 } } { "db/dcfifo_h7k1.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_h7k1.tdf" 70 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "rtl/AD9226_RGMII/fifo_tx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/fifo_tx.v" 87 0 0 } } { "rtl/AD9226_RGMII/AD9226_RGMII.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 268 0 0 } } { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811287120 "|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|ram_block11a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a17 " "Synthesized away node \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a17\"" {  } { { "db/altsyncram_bqu.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_bqu.tdf" 596 2 0 } } { "db/dcfifo_h7k1.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_h7k1.tdf" 70 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "rtl/AD9226_RGMII/fifo_tx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/fifo_tx.v" 87 0 0 } } { "rtl/AD9226_RGMII/AD9226_RGMII.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 268 0 0 } } { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811287120 "|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|ram_block11a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a18 " "Synthesized away node \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a18\"" {  } { { "db/altsyncram_bqu.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_bqu.tdf" 628 2 0 } } { "db/dcfifo_h7k1.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_h7k1.tdf" 70 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "rtl/AD9226_RGMII/fifo_tx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/fifo_tx.v" 87 0 0 } } { "rtl/AD9226_RGMII/AD9226_RGMII.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 268 0 0 } } { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811287120 "|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|ram_block11a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a19 " "Synthesized away node \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a19\"" {  } { { "db/altsyncram_bqu.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_bqu.tdf" 660 2 0 } } { "db/dcfifo_h7k1.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_h7k1.tdf" 70 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "rtl/AD9226_RGMII/fifo_tx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/fifo_tx.v" 87 0 0 } } { "rtl/AD9226_RGMII/AD9226_RGMII.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 268 0 0 } } { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811287120 "|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|ram_block11a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a20 " "Synthesized away node \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a20\"" {  } { { "db/altsyncram_bqu.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_bqu.tdf" 692 2 0 } } { "db/dcfifo_h7k1.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_h7k1.tdf" 70 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "rtl/AD9226_RGMII/fifo_tx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/fifo_tx.v" 87 0 0 } } { "rtl/AD9226_RGMII/AD9226_RGMII.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 268 0 0 } } { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811287120 "|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|ram_block11a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a21 " "Synthesized away node \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a21\"" {  } { { "db/altsyncram_bqu.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_bqu.tdf" 724 2 0 } } { "db/dcfifo_h7k1.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_h7k1.tdf" 70 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "rtl/AD9226_RGMII/fifo_tx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/fifo_tx.v" 87 0 0 } } { "rtl/AD9226_RGMII/AD9226_RGMII.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 268 0 0 } } { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811287120 "|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|ram_block11a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a22 " "Synthesized away node \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a22\"" {  } { { "db/altsyncram_bqu.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_bqu.tdf" 756 2 0 } } { "db/dcfifo_h7k1.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_h7k1.tdf" 70 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "rtl/AD9226_RGMII/fifo_tx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/fifo_tx.v" 87 0 0 } } { "rtl/AD9226_RGMII/AD9226_RGMII.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 268 0 0 } } { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811287120 "|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|ram_block11a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a23 " "Synthesized away node \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a23\"" {  } { { "db/altsyncram_bqu.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_bqu.tdf" 788 2 0 } } { "db/dcfifo_h7k1.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_h7k1.tdf" 70 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "rtl/AD9226_RGMII/fifo_tx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/fifo_tx.v" 87 0 0 } } { "rtl/AD9226_RGMII/AD9226_RGMII.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 268 0 0 } } { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811287120 "|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|ram_block11a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a24 " "Synthesized away node \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a24\"" {  } { { "db/altsyncram_bqu.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_bqu.tdf" 820 2 0 } } { "db/dcfifo_h7k1.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_h7k1.tdf" 70 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "rtl/AD9226_RGMII/fifo_tx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/fifo_tx.v" 87 0 0 } } { "rtl/AD9226_RGMII/AD9226_RGMII.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 268 0 0 } } { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811287120 "|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|ram_block11a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a25 " "Synthesized away node \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a25\"" {  } { { "db/altsyncram_bqu.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_bqu.tdf" 852 2 0 } } { "db/dcfifo_h7k1.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_h7k1.tdf" 70 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "rtl/AD9226_RGMII/fifo_tx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/fifo_tx.v" 87 0 0 } } { "rtl/AD9226_RGMII/AD9226_RGMII.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 268 0 0 } } { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811287120 "|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|ram_block11a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a26 " "Synthesized away node \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a26\"" {  } { { "db/altsyncram_bqu.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_bqu.tdf" 884 2 0 } } { "db/dcfifo_h7k1.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_h7k1.tdf" 70 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "rtl/AD9226_RGMII/fifo_tx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/fifo_tx.v" 87 0 0 } } { "rtl/AD9226_RGMII/AD9226_RGMII.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 268 0 0 } } { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811287120 "|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|ram_block11a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a27 " "Synthesized away node \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a27\"" {  } { { "db/altsyncram_bqu.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_bqu.tdf" 916 2 0 } } { "db/dcfifo_h7k1.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_h7k1.tdf" 70 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "rtl/AD9226_RGMII/fifo_tx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/fifo_tx.v" 87 0 0 } } { "rtl/AD9226_RGMII/AD9226_RGMII.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 268 0 0 } } { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811287120 "|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|ram_block11a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a28 " "Synthesized away node \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a28\"" {  } { { "db/altsyncram_bqu.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_bqu.tdf" 948 2 0 } } { "db/dcfifo_h7k1.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_h7k1.tdf" 70 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "rtl/AD9226_RGMII/fifo_tx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/fifo_tx.v" 87 0 0 } } { "rtl/AD9226_RGMII/AD9226_RGMII.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 268 0 0 } } { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811287120 "|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|ram_block11a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a29 " "Synthesized away node \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a29\"" {  } { { "db/altsyncram_bqu.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_bqu.tdf" 980 2 0 } } { "db/dcfifo_h7k1.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_h7k1.tdf" 70 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "rtl/AD9226_RGMII/fifo_tx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/fifo_tx.v" 87 0 0 } } { "rtl/AD9226_RGMII/AD9226_RGMII.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 268 0 0 } } { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811287120 "|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|ram_block11a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a30 " "Synthesized away node \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a30\"" {  } { { "db/altsyncram_bqu.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_bqu.tdf" 1012 2 0 } } { "db/dcfifo_h7k1.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_h7k1.tdf" 70 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "rtl/AD9226_RGMII/fifo_tx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/fifo_tx.v" 87 0 0 } } { "rtl/AD9226_RGMII/AD9226_RGMII.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 268 0 0 } } { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811287120 "|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|ram_block11a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a31 " "Synthesized away node \"AD9226_RGMII:AD9226_RGMII\|fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|ram_block11a31\"" {  } { { "db/altsyncram_bqu.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_bqu.tdf" 1044 2 0 } } { "db/dcfifo_h7k1.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_h7k1.tdf" 70 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "rtl/AD9226_RGMII/fifo_tx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/fifo_tx.v" 87 0 0 } } { "rtl/AD9226_RGMII/AD9226_RGMII.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 268 0 0 } } { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811287120 "|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|ram_block11a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1698811287120 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1698811287120 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AD9226_RGMII:AD9226_RGMII\|fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[0\] " "Synthesized away node \"AD9226_RGMII:AD9226_RGMII\|fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_d421.tdf" 39 2 0 } } { "db/dcfifo_gjf1.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_gjf1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "rtl/AD9226_RGMII/fifo_rx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/fifo_rx.v" 79 0 0 } } { "rtl/AD9226_RGMII/AD9226_RGMII.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 191 0 0 } } { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811287509 "|top_level|AD9226_RGMII:AD9226_RGMII|fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|altsyncram_d421:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AD9226_RGMII:AD9226_RGMII\|fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[1\] " "Synthesized away node \"AD9226_RGMII:AD9226_RGMII\|fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_d421.tdf" 69 2 0 } } { "db/dcfifo_gjf1.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_gjf1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "rtl/AD9226_RGMII/fifo_rx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/fifo_rx.v" 79 0 0 } } { "rtl/AD9226_RGMII/AD9226_RGMII.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 191 0 0 } } { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811287509 "|top_level|AD9226_RGMII:AD9226_RGMII|fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|altsyncram_d421:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AD9226_RGMII:AD9226_RGMII\|fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[2\] " "Synthesized away node \"AD9226_RGMII:AD9226_RGMII\|fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_d421.tdf" 99 2 0 } } { "db/dcfifo_gjf1.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_gjf1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "rtl/AD9226_RGMII/fifo_rx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/fifo_rx.v" 79 0 0 } } { "rtl/AD9226_RGMII/AD9226_RGMII.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 191 0 0 } } { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811287509 "|top_level|AD9226_RGMII:AD9226_RGMII|fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|altsyncram_d421:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AD9226_RGMII:AD9226_RGMII\|fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[3\] " "Synthesized away node \"AD9226_RGMII:AD9226_RGMII\|fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_d421.tdf" 129 2 0 } } { "db/dcfifo_gjf1.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_gjf1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "rtl/AD9226_RGMII/fifo_rx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/fifo_rx.v" 79 0 0 } } { "rtl/AD9226_RGMII/AD9226_RGMII.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 191 0 0 } } { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811287509 "|top_level|AD9226_RGMII:AD9226_RGMII|fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|altsyncram_d421:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AD9226_RGMII:AD9226_RGMII\|fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[4\] " "Synthesized away node \"AD9226_RGMII:AD9226_RGMII\|fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_d421.tdf" 159 2 0 } } { "db/dcfifo_gjf1.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_gjf1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "rtl/AD9226_RGMII/fifo_rx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/fifo_rx.v" 79 0 0 } } { "rtl/AD9226_RGMII/AD9226_RGMII.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 191 0 0 } } { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811287509 "|top_level|AD9226_RGMII:AD9226_RGMII|fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|altsyncram_d421:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AD9226_RGMII:AD9226_RGMII\|fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[5\] " "Synthesized away node \"AD9226_RGMII:AD9226_RGMII\|fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_d421.tdf" 189 2 0 } } { "db/dcfifo_gjf1.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_gjf1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "rtl/AD9226_RGMII/fifo_rx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/fifo_rx.v" 79 0 0 } } { "rtl/AD9226_RGMII/AD9226_RGMII.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 191 0 0 } } { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811287509 "|top_level|AD9226_RGMII:AD9226_RGMII|fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|altsyncram_d421:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AD9226_RGMII:AD9226_RGMII\|fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[6\] " "Synthesized away node \"AD9226_RGMII:AD9226_RGMII\|fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_d421.tdf" 219 2 0 } } { "db/dcfifo_gjf1.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_gjf1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "rtl/AD9226_RGMII/fifo_rx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/fifo_rx.v" 79 0 0 } } { "rtl/AD9226_RGMII/AD9226_RGMII.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 191 0 0 } } { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811287509 "|top_level|AD9226_RGMII:AD9226_RGMII|fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|altsyncram_d421:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AD9226_RGMII:AD9226_RGMII\|fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[7\] " "Synthesized away node \"AD9226_RGMII:AD9226_RGMII\|fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_d421.tdf" 249 2 0 } } { "db/dcfifo_gjf1.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_gjf1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "rtl/AD9226_RGMII/fifo_rx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/fifo_rx.v" 79 0 0 } } { "rtl/AD9226_RGMII/AD9226_RGMII.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/AD9226_RGMII.v" 191 0 0 } } { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811287509 "|top_level|AD9226_RGMII:AD9226_RGMII|fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|altsyncram_d421:fifo_ram|ram_block11a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1698811287509 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1698811287509 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1698811287717 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "eth_mdc " "Inserted always-enabled tri-state buffer between \"eth_mdc\" and its non-tri-state driver." {  } { { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 51 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1698811287773 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1698811287773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "encode:encode\|state.00_145 " "Latch encode:encode\|state.00_145 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_a " "Ports D and ENA on the latch are fed by the same signal in_a" {  } { { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 73 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698811287775 ""}  } { { "rtl/encode.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/encode.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698811287775 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/uart_tx/UART_Byte_Tx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/uart_tx/UART_Byte_Tx.v" 32 -1 0 } } { "rtl/DDS/DDS.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/DDS/DDS.v" 122 -1 0 } } { "rtl/AD9226_RGMII/mdio_bit_shift.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/mdio_bit_shift.v" 13 -1 0 } } { "rtl/AD9226_RGMII/mdio_bit_shift.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/mdio_bit_shift.v" 14 -1 0 } } { "rtl/DDS/DDS.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/DDS/DDS.v" 70 -1 0 } } { "rtl/UART_Tx_Ctrl.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/UART_Tx_Ctrl.v" 31 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1698811287776 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1698811287776 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "eth_mdc~synth " "Node \"eth_mdc~synth\"" {  } { { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811287830 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698811287830 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] GND " "Pin \"led\[0\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698811287830 "|top_level|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698811287830 "|top_level|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out GND " "Pin \"led_out\" is stuck at GND" {  } { { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698811287830 "|top_level|led_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "requs\[0\] GND " "Pin \"requs\[0\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698811287830 "|top_level|requs[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "requs\[1\] GND " "Pin \"requs\[1\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698811287830 "|top_level|requs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "requs\[2\] GND " "Pin \"requs\[2\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698811287830 "|top_level|requs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "requs\[4\] GND " "Pin \"requs\[4\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698811287830 "|top_level|requs[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "requs\[5\] GND " "Pin \"requs\[5\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698811287830 "|top_level|requs[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "requs\[7\] GND " "Pin \"requs\[7\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698811287830 "|top_level|requs[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1698811287830 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811287896 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "610 " "610 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1698811288387 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/output_files/Ultrasonic_instrument.map.smsg " "Generated suppressed messages file F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/output_files/Ultrasonic_instrument.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811288644 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 67 99 0 0 32 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 67 of its 99 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 32 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1698811289645 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698811289668 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698811289668 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT_1\[0\] " "No output dependent on input pin \"ADC_DOUT_1\[0\]\"" {  } { { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811289864 "|top_level|ADC_DOUT_1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT_1\[1\] " "No output dependent on input pin \"ADC_DOUT_1\[1\]\"" {  } { { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811289864 "|top_level|ADC_DOUT_1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT_1\[2\] " "No output dependent on input pin \"ADC_DOUT_1\[2\]\"" {  } { { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811289864 "|top_level|ADC_DOUT_1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT_1\[3\] " "No output dependent on input pin \"ADC_DOUT_1\[3\]\"" {  } { { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811289864 "|top_level|ADC_DOUT_1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT_1\[4\] " "No output dependent on input pin \"ADC_DOUT_1\[4\]\"" {  } { { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811289864 "|top_level|ADC_DOUT_1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT_1\[5\] " "No output dependent on input pin \"ADC_DOUT_1\[5\]\"" {  } { { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811289864 "|top_level|ADC_DOUT_1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT_1\[6\] " "No output dependent on input pin \"ADC_DOUT_1\[6\]\"" {  } { { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811289864 "|top_level|ADC_DOUT_1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT_1\[7\] " "No output dependent on input pin \"ADC_DOUT_1\[7\]\"" {  } { { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811289864 "|top_level|ADC_DOUT_1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_rxc " "No output dependent on input pin \"eth_rxc\"" {  } { { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811289864 "|top_level|eth_rxc"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_rxd\[0\] " "No output dependent on input pin \"eth_rxd\[0\]\"" {  } { { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811289864 "|top_level|eth_rxd[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_rxd\[1\] " "No output dependent on input pin \"eth_rxd\[1\]\"" {  } { { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811289864 "|top_level|eth_rxd[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_rxd\[2\] " "No output dependent on input pin \"eth_rxd\[2\]\"" {  } { { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811289864 "|top_level|eth_rxd[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_rxd\[3\] " "No output dependent on input pin \"eth_rxd\[3\]\"" {  } { { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811289864 "|top_level|eth_rxd[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_rxdv " "No output dependent on input pin \"eth_rxdv\"" {  } { { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811289864 "|top_level|eth_rxdv"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Key_in\[1\] " "No output dependent on input pin \"Key_in\[1\]\"" {  } { { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 72 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811289864 "|top_level|Key_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Key_in\[0\] " "No output dependent on input pin \"Key_in\[0\]\"" {  } { { "top_level.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v" 72 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811289864 "|top_level|Key_in[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1698811289864 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1712 " "Implemented 1712 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698811289864 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698811289864 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1698811289864 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1599 " "Implemented 1599 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698811289864 ""} { "Info" "ICUT_CUT_TM_RAMS" "41 " "Implemented 41 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1698811289864 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698811289864 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 95 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4900 " "Peak virtual memory: 4900 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698811289909 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 12:01:29 2023 " "Processing ended: Wed Nov 01 12:01:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698811289909 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698811289909 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698811289909 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698811289909 ""}
