<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Component Instance : i_uart_0_uart</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___u_a_r_t0.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">Component Instance : i_uart_0_uart</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___h_p_s.html">Address Space : ALT_HPS</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>Instance i_uart_0_uart of component <a class="el" href="group___a_l_t___u_a_r_t.html">ALT_UART</a>. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga4425d7ee5f68f78ee1bea3272bb93b5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t0.html#ga4425d7ee5f68f78ee1bea3272bb93b5d">ALT_UART0_RBR_THR_DLL_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___r_b_r___t_h_r___d_l_l.html#ga68a7924622c15bd8d0ca9367c9e78cb7">ALT_UART_RBR_THR_DLL_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td></tr>
<tr class="separator:ga4425d7ee5f68f78ee1bea3272bb93b5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80f827ccb7a55a1cd7a828fb0e697b02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t0.html#ga80f827ccb7a55a1cd7a828fb0e697b02">ALT_UART0_IER_DLH_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___i_e_r___d_l_h.html#ga79126945b09cc8c8434c098923a846b2">ALT_UART_IER_DLH_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td></tr>
<tr class="separator:ga80f827ccb7a55a1cd7a828fb0e697b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c43db4b4d74db9a82d9a8c7372db8e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t0.html#ga6c43db4b4d74db9a82d9a8c7372db8e5">ALT_UART0_IIR_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___i_i_r.html#gae027b7e3d2923077d7f9c3e2af0ec8bf">ALT_UART_IIR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td></tr>
<tr class="separator:ga6c43db4b4d74db9a82d9a8c7372db8e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05ee570b16423158fe0af95bbd054dad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t0.html#ga05ee570b16423158fe0af95bbd054dad">ALT_UART0_FCR_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga0debdaf466a26669f44def3744d3ff1a">ALT_UART_FCR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td></tr>
<tr class="separator:ga05ee570b16423158fe0af95bbd054dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c8a60bcf48618ab571a102d27974db5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t0.html#ga6c8a60bcf48618ab571a102d27974db5">ALT_UART0_LCR_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___l_c_r.html#gaca25a31893bbdcd478023a325e0a66fc">ALT_UART_LCR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td></tr>
<tr class="separator:ga6c8a60bcf48618ab571a102d27974db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f87792b7511f21d29543ad987bf3626"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t0.html#ga1f87792b7511f21d29543ad987bf3626">ALT_UART0_MCR_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___m_c_r.html#gaf6a5aabf7793deebba26951347c75a6e">ALT_UART_MCR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td></tr>
<tr class="separator:ga1f87792b7511f21d29543ad987bf3626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17c50258acfca18cb2f2ef6efbd5b8c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t0.html#ga17c50258acfca18cb2f2ef6efbd5b8c5">ALT_UART0_LSR_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___l_s_r.html#gaf086e695b686e7a4d73e9bd507dbb6ac">ALT_UART_LSR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td></tr>
<tr class="separator:ga17c50258acfca18cb2f2ef6efbd5b8c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9505e5065f3ceab38e807d0448879d9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t0.html#ga9505e5065f3ceab38e807d0448879d9f">ALT_UART0_MSR_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___m_s_r.html#ga140645f0a4f4fff86468d43b86b3dfb9">ALT_UART_MSR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td></tr>
<tr class="separator:ga9505e5065f3ceab38e807d0448879d9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3aaa66afcae19786a3cf9246f7ea605"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t0.html#gad3aaa66afcae19786a3cf9246f7ea605">ALT_UART0_SCR_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_c_r.html#ga3c4f60dfa30ea07cad067bb7bb893a79">ALT_UART_SCR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td></tr>
<tr class="separator:gad3aaa66afcae19786a3cf9246f7ea605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e0b297e1edc7480475882043dac2efd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t0.html#ga8e0b297e1edc7480475882043dac2efd">ALT_UART0_SRBR_STHR_0_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_r_b_r.html#ga833135f4bde59086ca8006934ed457ea">ALT_UART_SRBR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td></tr>
<tr class="separator:ga8e0b297e1edc7480475882043dac2efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafea439e78a86aa5fe089b43352e09d5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t0.html#gafea439e78a86aa5fe089b43352e09d5a">ALT_UART0_SRBR_STHR_1_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_r_b_r___s_t_h_r__1.html#ga153f7a218ffe1a1979bf7ccfaa9c1534">ALT_UART_SRBR_STHR_1_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td></tr>
<tr class="separator:gafea439e78a86aa5fe089b43352e09d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba938afa1ffa9b96724915c7bf48b8d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t0.html#gaba938afa1ffa9b96724915c7bf48b8d2">ALT_UART0_SRBR_STHR_2_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_r_b_r___s_t_h_r__2.html#ga49e677a5c380bfda0b26f551b57cbc44">ALT_UART_SRBR_STHR_2_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td></tr>
<tr class="separator:gaba938afa1ffa9b96724915c7bf48b8d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad609d183f57a39c321abdb50b7c4edfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t0.html#gad609d183f57a39c321abdb50b7c4edfa">ALT_UART0_SRBR_STHR_3_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_r_b_r___s_t_h_r__3.html#ga7e9cec58e262c04e105e40ed0491d007">ALT_UART_SRBR_STHR_3_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td></tr>
<tr class="separator:gad609d183f57a39c321abdb50b7c4edfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf342a14fb7709aaf31fe27e6ec45cbc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t0.html#gaf342a14fb7709aaf31fe27e6ec45cbc0">ALT_UART0_SRBR_STHR_4_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_r_b_r___s_t_h_r__4.html#ga02a98729ddd758b4d6c99e70df2022f5">ALT_UART_SRBR_STHR_4_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td></tr>
<tr class="separator:gaf342a14fb7709aaf31fe27e6ec45cbc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88396fe713576364665decdb73ae109f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t0.html#ga88396fe713576364665decdb73ae109f">ALT_UART0_SRBR_STHR_5_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_r_b_r___s_t_h_r__5.html#ga85e7590b4303d9815f62218538e7a945">ALT_UART_SRBR_STHR_5_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td></tr>
<tr class="separator:ga88396fe713576364665decdb73ae109f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ec498b51ee45d5c888814da0a284436"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t0.html#ga2ec498b51ee45d5c888814da0a284436">ALT_UART0_SRBR_STHR_6_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_r_b_r___s_t_h_r__6.html#ga136ab5b32e4006505d39a75fb11f3ff4">ALT_UART_SRBR_STHR_6_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td></tr>
<tr class="separator:ga2ec498b51ee45d5c888814da0a284436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90aad5f5f11eaa386920dd6711890aab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t0.html#ga90aad5f5f11eaa386920dd6711890aab">ALT_UART0_SRBR_STHR_7_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_r_b_r___s_t_h_r__7.html#ga1471931bed00b38cf1a3666c41f62452">ALT_UART_SRBR_STHR_7_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td></tr>
<tr class="separator:ga90aad5f5f11eaa386920dd6711890aab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45717561a9c2bb3d01ec6f66de5032ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t0.html#ga45717561a9c2bb3d01ec6f66de5032ab">ALT_UART0_SRBR_STHR_8_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_r_b_r___s_t_h_r__8.html#gac87094f2eb54cdfdbd518c9f89452681">ALT_UART_SRBR_STHR_8_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td></tr>
<tr class="separator:ga45717561a9c2bb3d01ec6f66de5032ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a78d95705b02a3b6a103b76832f995e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t0.html#ga8a78d95705b02a3b6a103b76832f995e">ALT_UART0_SRBR_STHR_9_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_r_b_r___s_t_h_r__9.html#ga29eb82abac8ffb95ffc7997a4d255e30">ALT_UART_SRBR_STHR_9_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td></tr>
<tr class="separator:ga8a78d95705b02a3b6a103b76832f995e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa85b1ec4fb393beac9fc6874d36fbd25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t0.html#gaa85b1ec4fb393beac9fc6874d36fbd25">ALT_UART0_SRBR_STHR_10_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_r_b_r___s_t_h_r__10.html#gaa6cb1021fc296c15d2379e61b37b31f8">ALT_UART_SRBR_STHR_10_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td></tr>
<tr class="separator:gaa85b1ec4fb393beac9fc6874d36fbd25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab411077971321aa9da331d377e25338"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t0.html#gaab411077971321aa9da331d377e25338">ALT_UART0_SRBR_STHR_11_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_r_b_r___s_t_h_r__11.html#ga72a66b97342182d5e4ce69f3ff617359">ALT_UART_SRBR_STHR_11_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td></tr>
<tr class="separator:gaab411077971321aa9da331d377e25338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c95bc6f0033ddefa2037ecaeb1596ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t0.html#ga1c95bc6f0033ddefa2037ecaeb1596ad">ALT_UART0_SRBR_STHR_12_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_r_b_r___s_t_h_r__12.html#ga3a68e24966f798f2cea3957e5000f851">ALT_UART_SRBR_STHR_12_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td></tr>
<tr class="separator:ga1c95bc6f0033ddefa2037ecaeb1596ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga400c97892d015a05df4df0cc2d5d61e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t0.html#ga400c97892d015a05df4df0cc2d5d61e5">ALT_UART0_SRBR_STHR_13_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_r_b_r___s_t_h_r__13.html#gadb693c51fc689d7dc6317ffcb6523d02">ALT_UART_SRBR_STHR_13_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td></tr>
<tr class="separator:ga400c97892d015a05df4df0cc2d5d61e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2dc58a848769776abdfa61022a3794e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t0.html#gaf2dc58a848769776abdfa61022a3794e">ALT_UART0_SRBR_STHR_14_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_r_b_r___s_t_h_r__14.html#ga3639c8988911dec5024f162d427d640c">ALT_UART_SRBR_STHR_14_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td></tr>
<tr class="separator:gaf2dc58a848769776abdfa61022a3794e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8de290919b66ae6e3cc9ee8762aac792"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t0.html#ga8de290919b66ae6e3cc9ee8762aac792">ALT_UART0_SRBR_STHR_15_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_r_b_r___s_t_h_r__15.html#ga40b78ddd287446ab8d7512f35242dac4">ALT_UART_SRBR_STHR_15_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td></tr>
<tr class="separator:ga8de290919b66ae6e3cc9ee8762aac792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65d39a4142fe1bc0f9497acab38187e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t0.html#ga65d39a4142fe1bc0f9497acab38187e1">ALT_UART0_FAR_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___f_a_r.html#gad3fe3c18ac1c158eb18beddfefd61c0a">ALT_UART_FAR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td></tr>
<tr class="separator:ga65d39a4142fe1bc0f9497acab38187e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d015665239cac2d4631da2b25a7cfc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t0.html#ga6d015665239cac2d4631da2b25a7cfc0">ALT_UART0_TFR_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___t_f_r.html#ga1aef855dc9c2391f2d344a0dfde1a64a">ALT_UART_TFR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td></tr>
<tr class="separator:ga6d015665239cac2d4631da2b25a7cfc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf076424bfd9965b700afc453ea862e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t0.html#gacf076424bfd9965b700afc453ea862e6">ALT_UART0_RFW_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___r_f_w.html#ga85776b1c58904117c6c7e4352c33c0aa">ALT_UART_RFW_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td></tr>
<tr class="separator:gacf076424bfd9965b700afc453ea862e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3628274bcf05f135e0857120aabc039d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t0.html#ga3628274bcf05f135e0857120aabc039d">ALT_UART0_USR_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___u_s_r.html#gaf4cffd5b9ddca7654a54ee1cf2d7b99a">ALT_UART_USR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td></tr>
<tr class="separator:ga3628274bcf05f135e0857120aabc039d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64798e3ef8d8eba0937943602fbd28e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t0.html#ga64798e3ef8d8eba0937943602fbd28e6">ALT_UART0_TFL_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___t_f_l.html#ga2f6858dbbdf8c12158d44af35ad214d2">ALT_UART_TFL_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td></tr>
<tr class="separator:ga64798e3ef8d8eba0937943602fbd28e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c6e643ea22a6b65efa1aeb34cd2a5df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t0.html#ga7c6e643ea22a6b65efa1aeb34cd2a5df">ALT_UART0_RFL_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___r_f_l.html#ga341d0a4f31614725e1e54b3ed5e2d44c">ALT_UART_RFL_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td></tr>
<tr class="separator:ga7c6e643ea22a6b65efa1aeb34cd2a5df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9d068a5a44c9862f5ef029e7dbb84db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t0.html#gad9d068a5a44c9862f5ef029e7dbb84db">ALT_UART0_SRR_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_r_r.html#ga5c0e8355c965e0c7013d4c1f19780c43">ALT_UART_SRR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td></tr>
<tr class="separator:gad9d068a5a44c9862f5ef029e7dbb84db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga821f9546a893c05f5c879cde469b3770"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t0.html#ga821f9546a893c05f5c879cde469b3770">ALT_UART0_SRTS_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_r_t_s.html#ga10da761f1fcfa63431d009d51e73e9ce">ALT_UART_SRTS_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td></tr>
<tr class="separator:ga821f9546a893c05f5c879cde469b3770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafa6588a71948e15aab44456182ed285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t0.html#gaafa6588a71948e15aab44456182ed285">ALT_UART0_SBCR_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_b_c_r.html#gac9d624c1dbcf14b45de2e4d9909509f6">ALT_UART_SBCR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td></tr>
<tr class="separator:gaafa6588a71948e15aab44456182ed285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86ccf3960cdf7d9838f91ec32ce7feef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t0.html#ga86ccf3960cdf7d9838f91ec32ce7feef">ALT_UART0_SDMAM_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_d_m_a_m.html#ga42ecd6b8fd9ec7945f1ac6edf14c9985">ALT_UART_SDMAM_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td></tr>
<tr class="separator:ga86ccf3960cdf7d9838f91ec32ce7feef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae46c1e21074fd213dd1d7586d24209f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t0.html#gae46c1e21074fd213dd1d7586d24209f6">ALT_UART0_SFE_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_f_e.html#ga3060813d309c16eedc638c03cc5f1fb4">ALT_UART_SFE_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td></tr>
<tr class="separator:gae46c1e21074fd213dd1d7586d24209f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad77d1de002f538211279be9740a6bec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t0.html#gaad77d1de002f538211279be9740a6bec">ALT_UART0_SRT_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_r_t.html#gaff6421a9299ca89ffd52c592dbebff0e">ALT_UART_SRT_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td></tr>
<tr class="separator:gaad77d1de002f538211279be9740a6bec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdad64b5d1f6b266c5468293be2d6827"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t0.html#gabdad64b5d1f6b266c5468293be2d6827">ALT_UART0_STET_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_t_e_t.html#ga8a33b34a0e4d1ea68ec736a33b236dac">ALT_UART_STET_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td></tr>
<tr class="separator:gabdad64b5d1f6b266c5468293be2d6827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08a78aca7964e32ce6e819a641d9748c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t0.html#ga08a78aca7964e32ce6e819a641d9748c">ALT_UART0_HTX_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___h_t_x.html#ga7e61bb685d56252440a4f455ebf3903a">ALT_UART_HTX_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td></tr>
<tr class="separator:ga08a78aca7964e32ce6e819a641d9748c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d5f75e978e73a1d991da9bdcdba5e46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t0.html#ga5d5f75e978e73a1d991da9bdcdba5e46">ALT_UART0_DMASA_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___d_m_a_s_a.html#ga0e7490f2d2fbf21ca4a81c045ea3ccc3">ALT_UART_DMASA_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td></tr>
<tr class="separator:ga5d5f75e978e73a1d991da9bdcdba5e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaece059d418d55c21248fb8098fead17b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t0.html#gaece059d418d55c21248fb8098fead17b">ALT_UART0_CPR_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___c_p_r.html#gaabfd3a6c2394a9176190184a3c625e23">ALT_UART_CPR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td></tr>
<tr class="separator:gaece059d418d55c21248fb8098fead17b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf00ba66ce3d60ddb0784a6cbbeae8a26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t0.html#gaf00ba66ce3d60ddb0784a6cbbeae8a26">ALT_UART0_UCV_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___u_c_v.html#gaff7509b4ceba3ed9ba1862f5a3a5bcec">ALT_UART_UCV_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td></tr>
<tr class="separator:gaf00ba66ce3d60ddb0784a6cbbeae8a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga145689932a10ce569d5c87c39b60a9c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t0.html#ga145689932a10ce569d5c87c39b60a9c9">ALT_UART0_CTR_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___c_t_r.html#gaaa8c7906dd6e60b38d0e612269316758">ALT_UART_CTR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td></tr>
<tr class="separator:ga145689932a10ce569d5c87c39b60a9c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad351dc590dd92cc8f1cb0fd38953d2c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t0.html#gad351dc590dd92cc8f1cb0fd38953d2c3">ALT_UART0_OFST</a>&#160;&#160;&#160;0xffc02000</td></tr>
<tr class="separator:gad351dc590dd92cc8f1cb0fd38953d2c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ac21b7a221834117250f0ac1bb56c74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, ALT_HPS_ADDR) + <a class="el" href="group___a_l_t___u_a_r_t0.html#gad351dc590dd92cc8f1cb0fd38953d2c3">ALT_UART0_OFST</a>))</td></tr>
<tr class="separator:ga5ac21b7a221834117250f0ac1bb56c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6ce529052aff49dde91837bb0511a6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t0.html#gac6ce529052aff49dde91837bb0511a6c">ALT_UART0_LB_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a></td></tr>
<tr class="separator:gac6ce529052aff49dde91837bb0511a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfcab628ed77c8f50f588715d3570a92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___u_a_r_t0.html#gabfcab628ed77c8f50f588715d3570a92">ALT_UART0_UB_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, ((<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>) + 0x100) - 1))</td></tr>
<tr class="separator:gabfcab628ed77c8f50f588715d3570a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga4425d7ee5f68f78ee1bea3272bb93b5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART0_RBR_THR_DLL_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___r_b_r___t_h_r___d_l_l.html#ga68a7924622c15bd8d0ca9367c9e78cb7">ALT_UART_RBR_THR_DLL_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___r_b_r___t_h_r___d_l_l.html">ALT_UART_RBR_THR_DLL</a> register for the <a class="el" href="group___a_l_t___u_a_r_t0.html">ALT_UART0</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga80f827ccb7a55a1cd7a828fb0e697b02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART0_IER_DLH_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___i_e_r___d_l_h.html#ga79126945b09cc8c8434c098923a846b2">ALT_UART_IER_DLH_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___i_e_r___d_l_h.html">ALT_UART_IER_DLH</a> register for the <a class="el" href="group___a_l_t___u_a_r_t0.html">ALT_UART0</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga6c43db4b4d74db9a82d9a8c7372db8e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART0_IIR_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___i_i_r.html#gae027b7e3d2923077d7f9c3e2af0ec8bf">ALT_UART_IIR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___i_i_r.html">ALT_UART_IIR</a> register for the <a class="el" href="group___a_l_t___u_a_r_t0.html">ALT_UART0</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga05ee570b16423158fe0af95bbd054dad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART0_FCR_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html#ga0debdaf466a26669f44def3744d3ff1a">ALT_UART_FCR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___f_c_r.html">ALT_UART_FCR</a> register for the <a class="el" href="group___a_l_t___u_a_r_t0.html">ALT_UART0</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga6c8a60bcf48618ab571a102d27974db5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART0_LCR_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___l_c_r.html#gaca25a31893bbdcd478023a325e0a66fc">ALT_UART_LCR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___l_c_r.html">ALT_UART_LCR</a> register for the <a class="el" href="group___a_l_t___u_a_r_t0.html">ALT_UART0</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga1f87792b7511f21d29543ad987bf3626"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART0_MCR_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___m_c_r.html#gaf6a5aabf7793deebba26951347c75a6e">ALT_UART_MCR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___m_c_r.html">ALT_UART_MCR</a> register for the <a class="el" href="group___a_l_t___u_a_r_t0.html">ALT_UART0</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga17c50258acfca18cb2f2ef6efbd5b8c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART0_LSR_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___l_s_r.html#gaf086e695b686e7a4d73e9bd507dbb6ac">ALT_UART_LSR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___l_s_r.html">ALT_UART_LSR</a> register for the <a class="el" href="group___a_l_t___u_a_r_t0.html">ALT_UART0</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga9505e5065f3ceab38e807d0448879d9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART0_MSR_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___m_s_r.html#ga140645f0a4f4fff86468d43b86b3dfb9">ALT_UART_MSR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___m_s_r.html">ALT_UART_MSR</a> register for the <a class="el" href="group___a_l_t___u_a_r_t0.html">ALT_UART0</a> instance. </p>

</div>
</div>
<a class="anchor" id="gad3aaa66afcae19786a3cf9246f7ea605"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART0_SCR_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_c_r.html#ga3c4f60dfa30ea07cad067bb7bb893a79">ALT_UART_SCR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___s_c_r.html">ALT_UART_SCR</a> register for the <a class="el" href="group___a_l_t___u_a_r_t0.html">ALT_UART0</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga8e0b297e1edc7480475882043dac2efd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART0_SRBR_STHR_0_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_r_b_r.html#ga833135f4bde59086ca8006934ed457ea">ALT_UART_SRBR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___s_r_b_r.html">ALT_UART_SRBR</a> register for the <a class="el" href="group___a_l_t___u_a_r_t0.html">ALT_UART0</a> instance. </p>

</div>
</div>
<a class="anchor" id="gafea439e78a86aa5fe089b43352e09d5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART0_SRBR_STHR_1_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_r_b_r___s_t_h_r__1.html#ga153f7a218ffe1a1979bf7ccfaa9c1534">ALT_UART_SRBR_STHR_1_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___s_r_b_r___s_t_h_r__1.html">ALT_UART_SRBR_STHR_1</a> register for the <a class="el" href="group___a_l_t___u_a_r_t0.html">ALT_UART0</a> instance. </p>

</div>
</div>
<a class="anchor" id="gaba938afa1ffa9b96724915c7bf48b8d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART0_SRBR_STHR_2_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_r_b_r___s_t_h_r__2.html#ga49e677a5c380bfda0b26f551b57cbc44">ALT_UART_SRBR_STHR_2_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___s_r_b_r___s_t_h_r__2.html">ALT_UART_SRBR_STHR_2</a> register for the <a class="el" href="group___a_l_t___u_a_r_t0.html">ALT_UART0</a> instance. </p>

</div>
</div>
<a class="anchor" id="gad609d183f57a39c321abdb50b7c4edfa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART0_SRBR_STHR_3_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_r_b_r___s_t_h_r__3.html#ga7e9cec58e262c04e105e40ed0491d007">ALT_UART_SRBR_STHR_3_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___s_r_b_r___s_t_h_r__3.html">ALT_UART_SRBR_STHR_3</a> register for the <a class="el" href="group___a_l_t___u_a_r_t0.html">ALT_UART0</a> instance. </p>

</div>
</div>
<a class="anchor" id="gaf342a14fb7709aaf31fe27e6ec45cbc0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART0_SRBR_STHR_4_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_r_b_r___s_t_h_r__4.html#ga02a98729ddd758b4d6c99e70df2022f5">ALT_UART_SRBR_STHR_4_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___s_r_b_r___s_t_h_r__4.html">ALT_UART_SRBR_STHR_4</a> register for the <a class="el" href="group___a_l_t___u_a_r_t0.html">ALT_UART0</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga88396fe713576364665decdb73ae109f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART0_SRBR_STHR_5_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_r_b_r___s_t_h_r__5.html#ga85e7590b4303d9815f62218538e7a945">ALT_UART_SRBR_STHR_5_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___s_r_b_r___s_t_h_r__5.html">ALT_UART_SRBR_STHR_5</a> register for the <a class="el" href="group___a_l_t___u_a_r_t0.html">ALT_UART0</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga2ec498b51ee45d5c888814da0a284436"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART0_SRBR_STHR_6_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_r_b_r___s_t_h_r__6.html#ga136ab5b32e4006505d39a75fb11f3ff4">ALT_UART_SRBR_STHR_6_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___s_r_b_r___s_t_h_r__6.html">ALT_UART_SRBR_STHR_6</a> register for the <a class="el" href="group___a_l_t___u_a_r_t0.html">ALT_UART0</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga90aad5f5f11eaa386920dd6711890aab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART0_SRBR_STHR_7_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_r_b_r___s_t_h_r__7.html#ga1471931bed00b38cf1a3666c41f62452">ALT_UART_SRBR_STHR_7_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___s_r_b_r___s_t_h_r__7.html">ALT_UART_SRBR_STHR_7</a> register for the <a class="el" href="group___a_l_t___u_a_r_t0.html">ALT_UART0</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga45717561a9c2bb3d01ec6f66de5032ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART0_SRBR_STHR_8_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_r_b_r___s_t_h_r__8.html#gac87094f2eb54cdfdbd518c9f89452681">ALT_UART_SRBR_STHR_8_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___s_r_b_r___s_t_h_r__8.html">ALT_UART_SRBR_STHR_8</a> register for the <a class="el" href="group___a_l_t___u_a_r_t0.html">ALT_UART0</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga8a78d95705b02a3b6a103b76832f995e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART0_SRBR_STHR_9_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_r_b_r___s_t_h_r__9.html#ga29eb82abac8ffb95ffc7997a4d255e30">ALT_UART_SRBR_STHR_9_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___s_r_b_r___s_t_h_r__9.html">ALT_UART_SRBR_STHR_9</a> register for the <a class="el" href="group___a_l_t___u_a_r_t0.html">ALT_UART0</a> instance. </p>

</div>
</div>
<a class="anchor" id="gaa85b1ec4fb393beac9fc6874d36fbd25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART0_SRBR_STHR_10_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_r_b_r___s_t_h_r__10.html#gaa6cb1021fc296c15d2379e61b37b31f8">ALT_UART_SRBR_STHR_10_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___s_r_b_r___s_t_h_r__10.html">ALT_UART_SRBR_STHR_10</a> register for the <a class="el" href="group___a_l_t___u_a_r_t0.html">ALT_UART0</a> instance. </p>

</div>
</div>
<a class="anchor" id="gaab411077971321aa9da331d377e25338"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART0_SRBR_STHR_11_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_r_b_r___s_t_h_r__11.html#ga72a66b97342182d5e4ce69f3ff617359">ALT_UART_SRBR_STHR_11_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___s_r_b_r___s_t_h_r__11.html">ALT_UART_SRBR_STHR_11</a> register for the <a class="el" href="group___a_l_t___u_a_r_t0.html">ALT_UART0</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga1c95bc6f0033ddefa2037ecaeb1596ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART0_SRBR_STHR_12_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_r_b_r___s_t_h_r__12.html#ga3a68e24966f798f2cea3957e5000f851">ALT_UART_SRBR_STHR_12_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___s_r_b_r___s_t_h_r__12.html">ALT_UART_SRBR_STHR_12</a> register for the <a class="el" href="group___a_l_t___u_a_r_t0.html">ALT_UART0</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga400c97892d015a05df4df0cc2d5d61e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART0_SRBR_STHR_13_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_r_b_r___s_t_h_r__13.html#gadb693c51fc689d7dc6317ffcb6523d02">ALT_UART_SRBR_STHR_13_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___s_r_b_r___s_t_h_r__13.html">ALT_UART_SRBR_STHR_13</a> register for the <a class="el" href="group___a_l_t___u_a_r_t0.html">ALT_UART0</a> instance. </p>

</div>
</div>
<a class="anchor" id="gaf2dc58a848769776abdfa61022a3794e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART0_SRBR_STHR_14_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_r_b_r___s_t_h_r__14.html#ga3639c8988911dec5024f162d427d640c">ALT_UART_SRBR_STHR_14_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___s_r_b_r___s_t_h_r__14.html">ALT_UART_SRBR_STHR_14</a> register for the <a class="el" href="group___a_l_t___u_a_r_t0.html">ALT_UART0</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga8de290919b66ae6e3cc9ee8762aac792"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART0_SRBR_STHR_15_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_r_b_r___s_t_h_r__15.html#ga40b78ddd287446ab8d7512f35242dac4">ALT_UART_SRBR_STHR_15_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___s_r_b_r___s_t_h_r__15.html">ALT_UART_SRBR_STHR_15</a> register for the <a class="el" href="group___a_l_t___u_a_r_t0.html">ALT_UART0</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga65d39a4142fe1bc0f9497acab38187e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART0_FAR_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___f_a_r.html#gad3fe3c18ac1c158eb18beddfefd61c0a">ALT_UART_FAR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___f_a_r.html">ALT_UART_FAR</a> register for the <a class="el" href="group___a_l_t___u_a_r_t0.html">ALT_UART0</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga6d015665239cac2d4631da2b25a7cfc0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART0_TFR_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___t_f_r.html#ga1aef855dc9c2391f2d344a0dfde1a64a">ALT_UART_TFR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___t_f_r.html">ALT_UART_TFR</a> register for the <a class="el" href="group___a_l_t___u_a_r_t0.html">ALT_UART0</a> instance. </p>

</div>
</div>
<a class="anchor" id="gacf076424bfd9965b700afc453ea862e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART0_RFW_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___r_f_w.html#ga85776b1c58904117c6c7e4352c33c0aa">ALT_UART_RFW_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___r_f_w.html">ALT_UART_RFW</a> register for the <a class="el" href="group___a_l_t___u_a_r_t0.html">ALT_UART0</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga3628274bcf05f135e0857120aabc039d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART0_USR_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___u_s_r.html#gaf4cffd5b9ddca7654a54ee1cf2d7b99a">ALT_UART_USR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___u_s_r.html">ALT_UART_USR</a> register for the <a class="el" href="group___a_l_t___u_a_r_t0.html">ALT_UART0</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga64798e3ef8d8eba0937943602fbd28e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART0_TFL_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___t_f_l.html#ga2f6858dbbdf8c12158d44af35ad214d2">ALT_UART_TFL_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___t_f_l.html">ALT_UART_TFL</a> register for the <a class="el" href="group___a_l_t___u_a_r_t0.html">ALT_UART0</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga7c6e643ea22a6b65efa1aeb34cd2a5df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART0_RFL_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___r_f_l.html#ga341d0a4f31614725e1e54b3ed5e2d44c">ALT_UART_RFL_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___r_f_l.html">ALT_UART_RFL</a> register for the <a class="el" href="group___a_l_t___u_a_r_t0.html">ALT_UART0</a> instance. </p>

</div>
</div>
<a class="anchor" id="gad9d068a5a44c9862f5ef029e7dbb84db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART0_SRR_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_r_r.html#ga5c0e8355c965e0c7013d4c1f19780c43">ALT_UART_SRR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___s_r_r.html">ALT_UART_SRR</a> register for the <a class="el" href="group___a_l_t___u_a_r_t0.html">ALT_UART0</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga821f9546a893c05f5c879cde469b3770"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART0_SRTS_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_r_t_s.html#ga10da761f1fcfa63431d009d51e73e9ce">ALT_UART_SRTS_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___s_r_t_s.html">ALT_UART_SRTS</a> register for the <a class="el" href="group___a_l_t___u_a_r_t0.html">ALT_UART0</a> instance. </p>

</div>
</div>
<a class="anchor" id="gaafa6588a71948e15aab44456182ed285"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART0_SBCR_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_b_c_r.html#gac9d624c1dbcf14b45de2e4d9909509f6">ALT_UART_SBCR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___s_b_c_r.html">ALT_UART_SBCR</a> register for the <a class="el" href="group___a_l_t___u_a_r_t0.html">ALT_UART0</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga86ccf3960cdf7d9838f91ec32ce7feef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART0_SDMAM_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_d_m_a_m.html#ga42ecd6b8fd9ec7945f1ac6edf14c9985">ALT_UART_SDMAM_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___s_d_m_a_m.html">ALT_UART_SDMAM</a> register for the <a class="el" href="group___a_l_t___u_a_r_t0.html">ALT_UART0</a> instance. </p>

</div>
</div>
<a class="anchor" id="gae46c1e21074fd213dd1d7586d24209f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART0_SFE_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_f_e.html#ga3060813d309c16eedc638c03cc5f1fb4">ALT_UART_SFE_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___s_f_e.html">ALT_UART_SFE</a> register for the <a class="el" href="group___a_l_t___u_a_r_t0.html">ALT_UART0</a> instance. </p>

</div>
</div>
<a class="anchor" id="gaad77d1de002f538211279be9740a6bec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART0_SRT_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_r_t.html#gaff6421a9299ca89ffd52c592dbebff0e">ALT_UART_SRT_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___s_r_t.html">ALT_UART_SRT</a> register for the <a class="el" href="group___a_l_t___u_a_r_t0.html">ALT_UART0</a> instance. </p>

</div>
</div>
<a class="anchor" id="gabdad64b5d1f6b266c5468293be2d6827"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART0_STET_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___s_t_e_t.html#ga8a33b34a0e4d1ea68ec736a33b236dac">ALT_UART_STET_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___s_t_e_t.html">ALT_UART_STET</a> register for the <a class="el" href="group___a_l_t___u_a_r_t0.html">ALT_UART0</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga08a78aca7964e32ce6e819a641d9748c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART0_HTX_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___h_t_x.html#ga7e61bb685d56252440a4f455ebf3903a">ALT_UART_HTX_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___h_t_x.html">ALT_UART_HTX</a> register for the <a class="el" href="group___a_l_t___u_a_r_t0.html">ALT_UART0</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga5d5f75e978e73a1d991da9bdcdba5e46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART0_DMASA_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___d_m_a_s_a.html#ga0e7490f2d2fbf21ca4a81c045ea3ccc3">ALT_UART_DMASA_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___d_m_a_s_a.html">ALT_UART_DMASA</a> register for the <a class="el" href="group___a_l_t___u_a_r_t0.html">ALT_UART0</a> instance. </p>

</div>
</div>
<a class="anchor" id="gaece059d418d55c21248fb8098fead17b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART0_CPR_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___c_p_r.html#gaabfd3a6c2394a9176190184a3c625e23">ALT_UART_CPR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___c_p_r.html">ALT_UART_CPR</a> register for the <a class="el" href="group___a_l_t___u_a_r_t0.html">ALT_UART0</a> instance. </p>

</div>
</div>
<a class="anchor" id="gaf00ba66ce3d60ddb0784a6cbbeae8a26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART0_UCV_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___u_c_v.html#gaff7509b4ceba3ed9ba1862f5a3a5bcec">ALT_UART_UCV_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___u_c_v.html">ALT_UART_UCV</a> register for the <a class="el" href="group___a_l_t___u_a_r_t0.html">ALT_UART0</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga145689932a10ce569d5c87c39b60a9c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART0_CTR_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t___c_t_r.html#gaaa8c7906dd6e60b38d0e612269316758">ALT_UART_CTR_ADDR</a>(<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___u_a_r_t___c_t_r.html">ALT_UART_CTR</a> register for the <a class="el" href="group___a_l_t___u_a_r_t0.html">ALT_UART0</a> instance. </p>

</div>
</div>
<a class="anchor" id="gad351dc590dd92cc8f1cb0fd38953d2c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART0_OFST&#160;&#160;&#160;0xffc02000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The base address byte offset for the start of the <a class="el" href="group___a_l_t___u_a_r_t0.html">ALT_UART0</a> component. </p>

</div>
</div>
<a class="anchor" id="ga5ac21b7a221834117250f0ac1bb56c74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART0_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, ALT_HPS_ADDR) + <a class="el" href="group___a_l_t___u_a_r_t0.html#gad351dc590dd92cc8f1cb0fd38953d2c3">ALT_UART0_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The start address of the <a class="el" href="group___a_l_t___u_a_r_t0.html">ALT_UART0</a> component. </p>

</div>
</div>
<a class="anchor" id="gac6ce529052aff49dde91837bb0511a6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART0_LB_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The lower bound address range of the <a class="el" href="group___a_l_t___u_a_r_t0.html">ALT_UART0</a> component. </p>

</div>
</div>
<a class="anchor" id="gabfcab628ed77c8f50f588715d3570a92"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_UART0_UB_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, ((<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___u_a_r_t0.html#ga5ac21b7a221834117250f0ac1bb56c74">ALT_UART0_ADDR</a>) + 0x100) - 1))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The upper bound address range of the <a class="el" href="group___a_l_t___u_a_r_t0.html">ALT_UART0</a> component. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:54 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
