// Seed: 1323111130
module module_0;
  assign id_1 = id_1;
endmodule
module module_1 (
    output wire id_0,
    output tri0 id_1,
    output supply0 id_2,
    input tri id_3,
    input wire id_4,
    input tri id_5,
    input tri0 id_6,
    input tri id_7,
    output wire id_8,
    input wor id_9,
    input wor id_10,
    input supply0 id_11,
    input supply0 id_12
);
  assign id_2 = id_9;
  module_0();
endmodule
module module_2 (
    input supply0 id_0,
    output tri0 id_1,
    input tri id_2
    , id_12,
    output supply1 id_3,
    input supply0 id_4,
    input supply1 id_5
    , id_13,
    input tri1 id_6,
    output tri1 id_7,
    output supply1 id_8,
    output wire id_9,
    input supply1 id_10
);
  assign id_9 = 1;
  module_0();
endmodule
