$date
	Thu Aug 21 14:05:22 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_half_str $end
$scope module uut $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var reg 1 # c $end
$var reg 1 $ s $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#100
1$
1"
#200
0"
1!
#300
1#
0$
1"
#400
