$date
	Mon Feb  8 14:28:35 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! inv $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$scope module _dut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var reg 3 & counter [2:0] $end
$var reg 16 ' counter16 [15:0] $end
$var reg 16 ( counter16_2 [15:0] $end
$var reg 1 ) q $end
$var reg 4 * sr [3:0] $end
$upscope $end
$scope module _dut2 $end
$var wire 1 " a $end
$var wire 1 ! b $end
$upscope $end
$scope task greset $end
$upscope $end
$scope task stim $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
x)
bx (
bx '
bx &
1%
0$
x#
x"
x!
$end
#1
b0 *
b0 (
b0 '
b0 &
0)
1$
#2
0!
1"
0$
0%
#3
b1 *
b1 (
b1 '
b1 &
1)
1$
#4
0$
#5
b11 *
b10 (
b10 '
b10 &
1$
#6
0$
#7
b110 *
b11 (
b11 '
b11 &
0)
1!
1$
0"
#8
0$
#9
b1100 *
b100 (
b100 '
b100 &
1$
#10
0$
#11
b1000 *
b101 (
b101 '
b101 &
1$
#12
0$
#13
b0 *
b110 (
b110 '
b110 &
1$
#14
0$
#15
b111 (
b111 '
b111 &
1$
#16
0$
#17
b1000 (
b1000 '
b0 &
1$
#18
0$
#19
b1001 (
b1001 '
b1 &
1$
#20
0$
#21
b1010 (
b1010 '
b10 &
1$
#22
0$
#23
b1011 (
b1011 '
b11 &
1$
#24
0$
#25
b1100 (
b1100 '
b100 &
1$
#26
0$
#27
b1101 (
b1101 '
b101 &
1$
#28
0$
#29
b1110 (
b1110 '
b110 &
1$
#30
0$
#31
b1111 (
b1111 '
b111 &
1$
#32
0$
