
AudioGraph_GUI_RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000087b4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006c8  08008948  08008948  00009948  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009010  08009010  0000b064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009010  08009010  0000a010  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009018  08009018  0000b064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009018  08009018  0000a018  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800901c  0800901c  0000a01c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  08009020  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b064  2**0
                  CONTENTS
 10 .bss          00004b04  20000068  20000068  0000b068  2**3
                  ALLOC
 11 ._user_heap_stack 00006004  20004b6c  20004b6c  0000b068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b064  2**0
                  CONTENTS, READONLY
 13 .debug_info   00039348  00000000  00000000  0000b094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000762f  00000000  00000000  000443dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 0002008b  00000000  00000000  0004ba0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001da8  00000000  00000000  0006ba98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00003af5  00000000  00000000  0006d840  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00029ea8  00000000  00000000  00071335  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0003f5ac  00000000  00000000  0009b1dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000f7c47  00000000  00000000  000da789  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  001d23d0  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00006030  00000000  00000000  001d2414  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000006f  00000000  00000000  001d8444  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800892c 	.word	0x0800892c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	0800892c 	.word	0x0800892c

080001d0 <__aeabi_drsub>:
 80001d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001d4:	e002      	b.n	80001dc <__adddf3>
 80001d6:	bf00      	nop

080001d8 <__aeabi_dsub>:
 80001d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001dc <__adddf3>:
 80001dc:	b530      	push	{r4, r5, lr}
 80001de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001e6:	ea94 0f05 	teq	r4, r5
 80001ea:	bf08      	it	eq
 80001ec:	ea90 0f02 	teqeq	r0, r2
 80001f0:	bf1f      	itttt	ne
 80001f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000202:	f000 80e2 	beq.w	80003ca <__adddf3+0x1ee>
 8000206:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800020a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800020e:	bfb8      	it	lt
 8000210:	426d      	neglt	r5, r5
 8000212:	dd0c      	ble.n	800022e <__adddf3+0x52>
 8000214:	442c      	add	r4, r5
 8000216:	ea80 0202 	eor.w	r2, r0, r2
 800021a:	ea81 0303 	eor.w	r3, r1, r3
 800021e:	ea82 0000 	eor.w	r0, r2, r0
 8000222:	ea83 0101 	eor.w	r1, r3, r1
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	2d36      	cmp	r5, #54	@ 0x36
 8000230:	bf88      	it	hi
 8000232:	bd30      	pophi	{r4, r5, pc}
 8000234:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000238:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800023c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000240:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000244:	d002      	beq.n	800024c <__adddf3+0x70>
 8000246:	4240      	negs	r0, r0
 8000248:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000250:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000254:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000258:	d002      	beq.n	8000260 <__adddf3+0x84>
 800025a:	4252      	negs	r2, r2
 800025c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000260:	ea94 0f05 	teq	r4, r5
 8000264:	f000 80a7 	beq.w	80003b6 <__adddf3+0x1da>
 8000268:	f1a4 0401 	sub.w	r4, r4, #1
 800026c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000270:	db0d      	blt.n	800028e <__adddf3+0xb2>
 8000272:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000276:	fa22 f205 	lsr.w	r2, r2, r5
 800027a:	1880      	adds	r0, r0, r2
 800027c:	f141 0100 	adc.w	r1, r1, #0
 8000280:	fa03 f20e 	lsl.w	r2, r3, lr
 8000284:	1880      	adds	r0, r0, r2
 8000286:	fa43 f305 	asr.w	r3, r3, r5
 800028a:	4159      	adcs	r1, r3
 800028c:	e00e      	b.n	80002ac <__adddf3+0xd0>
 800028e:	f1a5 0520 	sub.w	r5, r5, #32
 8000292:	f10e 0e20 	add.w	lr, lr, #32
 8000296:	2a01      	cmp	r2, #1
 8000298:	fa03 fc0e 	lsl.w	ip, r3, lr
 800029c:	bf28      	it	cs
 800029e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	18c0      	adds	r0, r0, r3
 80002a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002b0:	d507      	bpl.n	80002c2 <__adddf3+0xe6>
 80002b2:	f04f 0e00 	mov.w	lr, #0
 80002b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002be:	eb6e 0101 	sbc.w	r1, lr, r1
 80002c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002c6:	d31b      	bcc.n	8000300 <__adddf3+0x124>
 80002c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002cc:	d30c      	bcc.n	80002e8 <__adddf3+0x10c>
 80002ce:	0849      	lsrs	r1, r1, #1
 80002d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d8:	f104 0401 	add.w	r4, r4, #1
 80002dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002e4:	f080 809a 	bcs.w	800041c <__adddf3+0x240>
 80002e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002ec:	bf08      	it	eq
 80002ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002f2:	f150 0000 	adcs.w	r0, r0, #0
 80002f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002fa:	ea41 0105 	orr.w	r1, r1, r5
 80002fe:	bd30      	pop	{r4, r5, pc}
 8000300:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000304:	4140      	adcs	r0, r0
 8000306:	eb41 0101 	adc.w	r1, r1, r1
 800030a:	3c01      	subs	r4, #1
 800030c:	bf28      	it	cs
 800030e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000312:	d2e9      	bcs.n	80002e8 <__adddf3+0x10c>
 8000314:	f091 0f00 	teq	r1, #0
 8000318:	bf04      	itt	eq
 800031a:	4601      	moveq	r1, r0
 800031c:	2000      	moveq	r0, #0
 800031e:	fab1 f381 	clz	r3, r1
 8000322:	bf08      	it	eq
 8000324:	3320      	addeq	r3, #32
 8000326:	f1a3 030b 	sub.w	r3, r3, #11
 800032a:	f1b3 0220 	subs.w	r2, r3, #32
 800032e:	da0c      	bge.n	800034a <__adddf3+0x16e>
 8000330:	320c      	adds	r2, #12
 8000332:	dd08      	ble.n	8000346 <__adddf3+0x16a>
 8000334:	f102 0c14 	add.w	ip, r2, #20
 8000338:	f1c2 020c 	rsb	r2, r2, #12
 800033c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000340:	fa21 f102 	lsr.w	r1, r1, r2
 8000344:	e00c      	b.n	8000360 <__adddf3+0x184>
 8000346:	f102 0214 	add.w	r2, r2, #20
 800034a:	bfd8      	it	le
 800034c:	f1c2 0c20 	rsble	ip, r2, #32
 8000350:	fa01 f102 	lsl.w	r1, r1, r2
 8000354:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000358:	bfdc      	itt	le
 800035a:	ea41 010c 	orrle.w	r1, r1, ip
 800035e:	4090      	lslle	r0, r2
 8000360:	1ae4      	subs	r4, r4, r3
 8000362:	bfa2      	ittt	ge
 8000364:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000368:	4329      	orrge	r1, r5
 800036a:	bd30      	popge	{r4, r5, pc}
 800036c:	ea6f 0404 	mvn.w	r4, r4
 8000370:	3c1f      	subs	r4, #31
 8000372:	da1c      	bge.n	80003ae <__adddf3+0x1d2>
 8000374:	340c      	adds	r4, #12
 8000376:	dc0e      	bgt.n	8000396 <__adddf3+0x1ba>
 8000378:	f104 0414 	add.w	r4, r4, #20
 800037c:	f1c4 0220 	rsb	r2, r4, #32
 8000380:	fa20 f004 	lsr.w	r0, r0, r4
 8000384:	fa01 f302 	lsl.w	r3, r1, r2
 8000388:	ea40 0003 	orr.w	r0, r0, r3
 800038c:	fa21 f304 	lsr.w	r3, r1, r4
 8000390:	ea45 0103 	orr.w	r1, r5, r3
 8000394:	bd30      	pop	{r4, r5, pc}
 8000396:	f1c4 040c 	rsb	r4, r4, #12
 800039a:	f1c4 0220 	rsb	r2, r4, #32
 800039e:	fa20 f002 	lsr.w	r0, r0, r2
 80003a2:	fa01 f304 	lsl.w	r3, r1, r4
 80003a6:	ea40 0003 	orr.w	r0, r0, r3
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	fa21 f004 	lsr.w	r0, r1, r4
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f094 0f00 	teq	r4, #0
 80003ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003be:	bf06      	itte	eq
 80003c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003c4:	3401      	addeq	r4, #1
 80003c6:	3d01      	subne	r5, #1
 80003c8:	e74e      	b.n	8000268 <__adddf3+0x8c>
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf18      	it	ne
 80003d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d4:	d029      	beq.n	800042a <__adddf3+0x24e>
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	d005      	beq.n	80003ee <__adddf3+0x212>
 80003e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003e6:	bf04      	itt	eq
 80003e8:	4619      	moveq	r1, r3
 80003ea:	4610      	moveq	r0, r2
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	ea91 0f03 	teq	r1, r3
 80003f2:	bf1e      	ittt	ne
 80003f4:	2100      	movne	r1, #0
 80003f6:	2000      	movne	r0, #0
 80003f8:	bd30      	popne	{r4, r5, pc}
 80003fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003fe:	d105      	bne.n	800040c <__adddf3+0x230>
 8000400:	0040      	lsls	r0, r0, #1
 8000402:	4149      	adcs	r1, r1
 8000404:	bf28      	it	cs
 8000406:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800040a:	bd30      	pop	{r4, r5, pc}
 800040c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000410:	bf3c      	itt	cc
 8000412:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000416:	bd30      	popcc	{r4, r5, pc}
 8000418:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800041c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000420:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd30      	pop	{r4, r5, pc}
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf1a      	itte	ne
 8000430:	4619      	movne	r1, r3
 8000432:	4610      	movne	r0, r2
 8000434:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000438:	bf1c      	itt	ne
 800043a:	460b      	movne	r3, r1
 800043c:	4602      	movne	r2, r0
 800043e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000442:	bf06      	itte	eq
 8000444:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000448:	ea91 0f03 	teqeq	r1, r3
 800044c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000450:	bd30      	pop	{r4, r5, pc}
 8000452:	bf00      	nop

08000454 <__aeabi_ui2d>:
 8000454:	f090 0f00 	teq	r0, #0
 8000458:	bf04      	itt	eq
 800045a:	2100      	moveq	r1, #0
 800045c:	4770      	bxeq	lr
 800045e:	b530      	push	{r4, r5, lr}
 8000460:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000464:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000468:	f04f 0500 	mov.w	r5, #0
 800046c:	f04f 0100 	mov.w	r1, #0
 8000470:	e750      	b.n	8000314 <__adddf3+0x138>
 8000472:	bf00      	nop

08000474 <__aeabi_i2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000488:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800048c:	bf48      	it	mi
 800048e:	4240      	negmi	r0, r0
 8000490:	f04f 0100 	mov.w	r1, #0
 8000494:	e73e      	b.n	8000314 <__adddf3+0x138>
 8000496:	bf00      	nop

08000498 <__aeabi_f2d>:
 8000498:	0042      	lsls	r2, r0, #1
 800049a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800049e:	ea4f 0131 	mov.w	r1, r1, rrx
 80004a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004a6:	bf1f      	itttt	ne
 80004a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004b4:	4770      	bxne	lr
 80004b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004ba:	bf08      	it	eq
 80004bc:	4770      	bxeq	lr
 80004be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004c2:	bf04      	itt	eq
 80004c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d8:	e71c      	b.n	8000314 <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aed8 	beq.w	80002c2 <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6bd      	b.n	80002c2 <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__aeabi_dmul>:
 8000548:	b570      	push	{r4, r5, r6, lr}
 800054a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800054e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000552:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000556:	bf1d      	ittte	ne
 8000558:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800055c:	ea94 0f0c 	teqne	r4, ip
 8000560:	ea95 0f0c 	teqne	r5, ip
 8000564:	f000 f8de 	bleq	8000724 <__aeabi_dmul+0x1dc>
 8000568:	442c      	add	r4, r5
 800056a:	ea81 0603 	eor.w	r6, r1, r3
 800056e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000572:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000576:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800057a:	bf18      	it	ne
 800057c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000580:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000584:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000588:	d038      	beq.n	80005fc <__aeabi_dmul+0xb4>
 800058a:	fba0 ce02 	umull	ip, lr, r0, r2
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000596:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800059a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800059e:	f04f 0600 	mov.w	r6, #0
 80005a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005a6:	f09c 0f00 	teq	ip, #0
 80005aa:	bf18      	it	ne
 80005ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005bc:	d204      	bcs.n	80005c8 <__aeabi_dmul+0x80>
 80005be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005c2:	416d      	adcs	r5, r5
 80005c4:	eb46 0606 	adc.w	r6, r6, r6
 80005c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005e0:	bf88      	it	hi
 80005e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005e6:	d81e      	bhi.n	8000626 <__aeabi_dmul+0xde>
 80005e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005ec:	bf08      	it	eq
 80005ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005f2:	f150 0000 	adcs.w	r0, r0, #0
 80005f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000600:	ea46 0101 	orr.w	r1, r6, r1
 8000604:	ea40 0002 	orr.w	r0, r0, r2
 8000608:	ea81 0103 	eor.w	r1, r1, r3
 800060c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000610:	bfc2      	ittt	gt
 8000612:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000616:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800061a:	bd70      	popgt	{r4, r5, r6, pc}
 800061c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000620:	f04f 0e00 	mov.w	lr, #0
 8000624:	3c01      	subs	r4, #1
 8000626:	f300 80ab 	bgt.w	8000780 <__aeabi_dmul+0x238>
 800062a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800062e:	bfde      	ittt	le
 8000630:	2000      	movle	r0, #0
 8000632:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000636:	bd70      	pople	{r4, r5, r6, pc}
 8000638:	f1c4 0400 	rsb	r4, r4, #0
 800063c:	3c20      	subs	r4, #32
 800063e:	da35      	bge.n	80006ac <__aeabi_dmul+0x164>
 8000640:	340c      	adds	r4, #12
 8000642:	dc1b      	bgt.n	800067c <__aeabi_dmul+0x134>
 8000644:	f104 0414 	add.w	r4, r4, #20
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f305 	lsl.w	r3, r0, r5
 8000650:	fa20 f004 	lsr.w	r0, r0, r4
 8000654:	fa01 f205 	lsl.w	r2, r1, r5
 8000658:	ea40 0002 	orr.w	r0, r0, r2
 800065c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000660:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000664:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000668:	fa21 f604 	lsr.w	r6, r1, r4
 800066c:	eb42 0106 	adc.w	r1, r2, r6
 8000670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000674:	bf08      	it	eq
 8000676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f1c4 040c 	rsb	r4, r4, #12
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f304 	lsl.w	r3, r0, r4
 8000688:	fa20 f005 	lsr.w	r0, r0, r5
 800068c:	fa01 f204 	lsl.w	r2, r1, r4
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000698:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800069c:	f141 0100 	adc.w	r1, r1, #0
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f205 	lsl.w	r2, r0, r5
 80006b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b8:	fa20 f304 	lsr.w	r3, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea43 0302 	orr.w	r3, r3, r2
 80006c4:	fa21 f004 	lsr.w	r0, r1, r4
 80006c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006cc:	fa21 f204 	lsr.w	r2, r1, r4
 80006d0:	ea20 0002 	bic.w	r0, r0, r2
 80006d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f094 0f00 	teq	r4, #0
 80006e8:	d10f      	bne.n	800070a <__aeabi_dmul+0x1c2>
 80006ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006ee:	0040      	lsls	r0, r0, #1
 80006f0:	eb41 0101 	adc.w	r1, r1, r1
 80006f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f8:	bf08      	it	eq
 80006fa:	3c01      	subeq	r4, #1
 80006fc:	d0f7      	beq.n	80006ee <__aeabi_dmul+0x1a6>
 80006fe:	ea41 0106 	orr.w	r1, r1, r6
 8000702:	f095 0f00 	teq	r5, #0
 8000706:	bf18      	it	ne
 8000708:	4770      	bxne	lr
 800070a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800070e:	0052      	lsls	r2, r2, #1
 8000710:	eb43 0303 	adc.w	r3, r3, r3
 8000714:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000718:	bf08      	it	eq
 800071a:	3d01      	subeq	r5, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1c6>
 800071e:	ea43 0306 	orr.w	r3, r3, r6
 8000722:	4770      	bx	lr
 8000724:	ea94 0f0c 	teq	r4, ip
 8000728:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800072c:	bf18      	it	ne
 800072e:	ea95 0f0c 	teqne	r5, ip
 8000732:	d00c      	beq.n	800074e <__aeabi_dmul+0x206>
 8000734:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000738:	bf18      	it	ne
 800073a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800073e:	d1d1      	bne.n	80006e4 <__aeabi_dmul+0x19c>
 8000740:	ea81 0103 	eor.w	r1, r1, r3
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd70      	pop	{r4, r5, r6, pc}
 800074e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000752:	bf06      	itte	eq
 8000754:	4610      	moveq	r0, r2
 8000756:	4619      	moveq	r1, r3
 8000758:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075c:	d019      	beq.n	8000792 <__aeabi_dmul+0x24a>
 800075e:	ea94 0f0c 	teq	r4, ip
 8000762:	d102      	bne.n	800076a <__aeabi_dmul+0x222>
 8000764:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000768:	d113      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800076a:	ea95 0f0c 	teq	r5, ip
 800076e:	d105      	bne.n	800077c <__aeabi_dmul+0x234>
 8000770:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000774:	bf1c      	itt	ne
 8000776:	4610      	movne	r0, r2
 8000778:	4619      	movne	r1, r3
 800077a:	d10a      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800077c:	ea81 0103 	eor.w	r1, r1, r3
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000784:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000788:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800078c:	f04f 0000 	mov.w	r0, #0
 8000790:	bd70      	pop	{r4, r5, r6, pc}
 8000792:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000796:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800079a:	bd70      	pop	{r4, r5, r6, pc}

0800079c <__aeabi_ddiv>:
 800079c:	b570      	push	{r4, r5, r6, lr}
 800079e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007aa:	bf1d      	ittte	ne
 80007ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b0:	ea94 0f0c 	teqne	r4, ip
 80007b4:	ea95 0f0c 	teqne	r5, ip
 80007b8:	f000 f8a7 	bleq	800090a <__aeabi_ddiv+0x16e>
 80007bc:	eba4 0405 	sub.w	r4, r4, r5
 80007c0:	ea81 0e03 	eor.w	lr, r1, r3
 80007c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007cc:	f000 8088 	beq.w	80008e0 <__aeabi_ddiv+0x144>
 80007d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007f4:	429d      	cmp	r5, r3
 80007f6:	bf08      	it	eq
 80007f8:	4296      	cmpeq	r6, r2
 80007fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000802:	d202      	bcs.n	800080a <__aeabi_ddiv+0x6e>
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	1ab6      	subs	r6, r6, r2
 800080c:	eb65 0503 	sbc.w	r5, r5, r3
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800081a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000878:	ea55 0e06 	orrs.w	lr, r5, r6
 800087c:	d018      	beq.n	80008b0 <__aeabi_ddiv+0x114>
 800087e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000882:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000886:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800088a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800088e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000892:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000896:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800089a:	d1c0      	bne.n	800081e <__aeabi_ddiv+0x82>
 800089c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008a0:	d10b      	bne.n	80008ba <__aeabi_ddiv+0x11e>
 80008a2:	ea41 0100 	orr.w	r1, r1, r0
 80008a6:	f04f 0000 	mov.w	r0, #0
 80008aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008ae:	e7b6      	b.n	800081e <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008b4:	bf04      	itt	eq
 80008b6:	4301      	orreq	r1, r0
 80008b8:	2000      	moveq	r0, #0
 80008ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008be:	bf88      	it	hi
 80008c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008c4:	f63f aeaf 	bhi.w	8000626 <__aeabi_dmul+0xde>
 80008c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008cc:	bf04      	itt	eq
 80008ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008d6:	f150 0000 	adcs.w	r0, r0, #0
 80008da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008de:	bd70      	pop	{r4, r5, r6, pc}
 80008e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ec:	bfc2      	ittt	gt
 80008ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	popgt	{r4, r5, r6, pc}
 80008f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008fc:	f04f 0e00 	mov.w	lr, #0
 8000900:	3c01      	subs	r4, #1
 8000902:	e690      	b.n	8000626 <__aeabi_dmul+0xde>
 8000904:	ea45 0e06 	orr.w	lr, r5, r6
 8000908:	e68d      	b.n	8000626 <__aeabi_dmul+0xde>
 800090a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	bf08      	it	eq
 8000914:	ea95 0f0c 	teqeq	r5, ip
 8000918:	f43f af3b 	beq.w	8000792 <__aeabi_dmul+0x24a>
 800091c:	ea94 0f0c 	teq	r4, ip
 8000920:	d10a      	bne.n	8000938 <__aeabi_ddiv+0x19c>
 8000922:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000926:	f47f af34 	bne.w	8000792 <__aeabi_dmul+0x24a>
 800092a:	ea95 0f0c 	teq	r5, ip
 800092e:	f47f af25 	bne.w	800077c <__aeabi_dmul+0x234>
 8000932:	4610      	mov	r0, r2
 8000934:	4619      	mov	r1, r3
 8000936:	e72c      	b.n	8000792 <__aeabi_dmul+0x24a>
 8000938:	ea95 0f0c 	teq	r5, ip
 800093c:	d106      	bne.n	800094c <__aeabi_ddiv+0x1b0>
 800093e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000942:	f43f aefd 	beq.w	8000740 <__aeabi_dmul+0x1f8>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e722      	b.n	8000792 <__aeabi_dmul+0x24a>
 800094c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000956:	f47f aec5 	bne.w	80006e4 <__aeabi_dmul+0x19c>
 800095a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800095e:	f47f af0d 	bne.w	800077c <__aeabi_dmul+0x234>
 8000962:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000966:	f47f aeeb 	bne.w	8000740 <__aeabi_dmul+0x1f8>
 800096a:	e712      	b.n	8000792 <__aeabi_dmul+0x24a>

0800096c <__gedf2>:
 800096c:	f04f 3cff 	mov.w	ip, #4294967295
 8000970:	e006      	b.n	8000980 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__ledf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	e002      	b.n	8000980 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__cmpdf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000984:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000990:	bf18      	it	ne
 8000992:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000996:	d01b      	beq.n	80009d0 <__cmpdf2+0x54>
 8000998:	b001      	add	sp, #4
 800099a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800099e:	bf0c      	ite	eq
 80009a0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009a4:	ea91 0f03 	teqne	r1, r3
 80009a8:	bf02      	ittt	eq
 80009aa:	ea90 0f02 	teqeq	r0, r2
 80009ae:	2000      	moveq	r0, #0
 80009b0:	4770      	bxeq	lr
 80009b2:	f110 0f00 	cmn.w	r0, #0
 80009b6:	ea91 0f03 	teq	r1, r3
 80009ba:	bf58      	it	pl
 80009bc:	4299      	cmppl	r1, r3
 80009be:	bf08      	it	eq
 80009c0:	4290      	cmpeq	r0, r2
 80009c2:	bf2c      	ite	cs
 80009c4:	17d8      	asrcs	r0, r3, #31
 80009c6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ca:	f040 0001 	orr.w	r0, r0, #1
 80009ce:	4770      	bx	lr
 80009d0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d8:	d102      	bne.n	80009e0 <__cmpdf2+0x64>
 80009da:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009de:	d107      	bne.n	80009f0 <__cmpdf2+0x74>
 80009e0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e8:	d1d6      	bne.n	8000998 <__cmpdf2+0x1c>
 80009ea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ee:	d0d3      	beq.n	8000998 <__cmpdf2+0x1c>
 80009f0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop

080009f8 <__aeabi_cdrcmple>:
 80009f8:	4684      	mov	ip, r0
 80009fa:	4610      	mov	r0, r2
 80009fc:	4662      	mov	r2, ip
 80009fe:	468c      	mov	ip, r1
 8000a00:	4619      	mov	r1, r3
 8000a02:	4663      	mov	r3, ip
 8000a04:	e000      	b.n	8000a08 <__aeabi_cdcmpeq>
 8000a06:	bf00      	nop

08000a08 <__aeabi_cdcmpeq>:
 8000a08:	b501      	push	{r0, lr}
 8000a0a:	f7ff ffb7 	bl	800097c <__cmpdf2>
 8000a0e:	2800      	cmp	r0, #0
 8000a10:	bf48      	it	mi
 8000a12:	f110 0f00 	cmnmi.w	r0, #0
 8000a16:	bd01      	pop	{r0, pc}

08000a18 <__aeabi_dcmpeq>:
 8000a18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a1c:	f7ff fff4 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a20:	bf0c      	ite	eq
 8000a22:	2001      	moveq	r0, #1
 8000a24:	2000      	movne	r0, #0
 8000a26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2a:	bf00      	nop

08000a2c <__aeabi_dcmplt>:
 8000a2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a30:	f7ff ffea 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a34:	bf34      	ite	cc
 8000a36:	2001      	movcc	r0, #1
 8000a38:	2000      	movcs	r0, #0
 8000a3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3e:	bf00      	nop

08000a40 <__aeabi_dcmple>:
 8000a40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a44:	f7ff ffe0 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a48:	bf94      	ite	ls
 8000a4a:	2001      	movls	r0, #1
 8000a4c:	2000      	movhi	r0, #0
 8000a4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a52:	bf00      	nop

08000a54 <__aeabi_dcmpge>:
 8000a54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a58:	f7ff ffce 	bl	80009f8 <__aeabi_cdrcmple>
 8000a5c:	bf94      	ite	ls
 8000a5e:	2001      	movls	r0, #1
 8000a60:	2000      	movhi	r0, #0
 8000a62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a66:	bf00      	nop

08000a68 <__aeabi_dcmpgt>:
 8000a68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a6c:	f7ff ffc4 	bl	80009f8 <__aeabi_cdrcmple>
 8000a70:	bf34      	ite	cc
 8000a72:	2001      	movcc	r0, #1
 8000a74:	2000      	movcs	r0, #0
 8000a76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7a:	bf00      	nop

08000a7c <__aeabi_dcmpun>:
 8000a7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a84:	d102      	bne.n	8000a8c <__aeabi_dcmpun+0x10>
 8000a86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8a:	d10a      	bne.n	8000aa2 <__aeabi_dcmpun+0x26>
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a94:	d102      	bne.n	8000a9c <__aeabi_dcmpun+0x20>
 8000a96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9a:	d102      	bne.n	8000aa2 <__aeabi_dcmpun+0x26>
 8000a9c:	f04f 0000 	mov.w	r0, #0
 8000aa0:	4770      	bx	lr
 8000aa2:	f04f 0001 	mov.w	r0, #1
 8000aa6:	4770      	bx	lr

08000aa8 <__aeabi_d2iz>:
 8000aa8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ab0:	d215      	bcs.n	8000ade <__aeabi_d2iz+0x36>
 8000ab2:	d511      	bpl.n	8000ad8 <__aeabi_d2iz+0x30>
 8000ab4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ab8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000abc:	d912      	bls.n	8000ae4 <__aeabi_d2iz+0x3c>
 8000abe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ac6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ace:	fa23 f002 	lsr.w	r0, r3, r2
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	4770      	bx	lr
 8000ad8:	f04f 0000 	mov.w	r0, #0
 8000adc:	4770      	bx	lr
 8000ade:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ae2:	d105      	bne.n	8000af0 <__aeabi_d2iz+0x48>
 8000ae4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ae8:	bf08      	it	eq
 8000aea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000aee:	4770      	bx	lr
 8000af0:	f04f 0000 	mov.w	r0, #0
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_uldivmod>:
 8000af8:	b953      	cbnz	r3, 8000b10 <__aeabi_uldivmod+0x18>
 8000afa:	b94a      	cbnz	r2, 8000b10 <__aeabi_uldivmod+0x18>
 8000afc:	2900      	cmp	r1, #0
 8000afe:	bf08      	it	eq
 8000b00:	2800      	cmpeq	r0, #0
 8000b02:	bf1c      	itt	ne
 8000b04:	f04f 31ff 	movne.w	r1, #4294967295
 8000b08:	f04f 30ff 	movne.w	r0, #4294967295
 8000b0c:	f000 b988 	b.w	8000e20 <__aeabi_idiv0>
 8000b10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b18:	f000 f806 	bl	8000b28 <__udivmoddi4>
 8000b1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b24:	b004      	add	sp, #16
 8000b26:	4770      	bx	lr

08000b28 <__udivmoddi4>:
 8000b28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b2c:	9d08      	ldr	r5, [sp, #32]
 8000b2e:	468e      	mov	lr, r1
 8000b30:	4604      	mov	r4, r0
 8000b32:	4688      	mov	r8, r1
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d14a      	bne.n	8000bce <__udivmoddi4+0xa6>
 8000b38:	428a      	cmp	r2, r1
 8000b3a:	4617      	mov	r7, r2
 8000b3c:	d962      	bls.n	8000c04 <__udivmoddi4+0xdc>
 8000b3e:	fab2 f682 	clz	r6, r2
 8000b42:	b14e      	cbz	r6, 8000b58 <__udivmoddi4+0x30>
 8000b44:	f1c6 0320 	rsb	r3, r6, #32
 8000b48:	fa01 f806 	lsl.w	r8, r1, r6
 8000b4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000b50:	40b7      	lsls	r7, r6
 8000b52:	ea43 0808 	orr.w	r8, r3, r8
 8000b56:	40b4      	lsls	r4, r6
 8000b58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b5c:	fa1f fc87 	uxth.w	ip, r7
 8000b60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000b64:	0c23      	lsrs	r3, r4, #16
 8000b66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000b6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000b72:	429a      	cmp	r2, r3
 8000b74:	d909      	bls.n	8000b8a <__udivmoddi4+0x62>
 8000b76:	18fb      	adds	r3, r7, r3
 8000b78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000b7c:	f080 80ea 	bcs.w	8000d54 <__udivmoddi4+0x22c>
 8000b80:	429a      	cmp	r2, r3
 8000b82:	f240 80e7 	bls.w	8000d54 <__udivmoddi4+0x22c>
 8000b86:	3902      	subs	r1, #2
 8000b88:	443b      	add	r3, r7
 8000b8a:	1a9a      	subs	r2, r3, r2
 8000b8c:	b2a3      	uxth	r3, r4
 8000b8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b9e:	459c      	cmp	ip, r3
 8000ba0:	d909      	bls.n	8000bb6 <__udivmoddi4+0x8e>
 8000ba2:	18fb      	adds	r3, r7, r3
 8000ba4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ba8:	f080 80d6 	bcs.w	8000d58 <__udivmoddi4+0x230>
 8000bac:	459c      	cmp	ip, r3
 8000bae:	f240 80d3 	bls.w	8000d58 <__udivmoddi4+0x230>
 8000bb2:	443b      	add	r3, r7
 8000bb4:	3802      	subs	r0, #2
 8000bb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000bba:	eba3 030c 	sub.w	r3, r3, ip
 8000bbe:	2100      	movs	r1, #0
 8000bc0:	b11d      	cbz	r5, 8000bca <__udivmoddi4+0xa2>
 8000bc2:	40f3      	lsrs	r3, r6
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000bca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bce:	428b      	cmp	r3, r1
 8000bd0:	d905      	bls.n	8000bde <__udivmoddi4+0xb6>
 8000bd2:	b10d      	cbz	r5, 8000bd8 <__udivmoddi4+0xb0>
 8000bd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000bd8:	2100      	movs	r1, #0
 8000bda:	4608      	mov	r0, r1
 8000bdc:	e7f5      	b.n	8000bca <__udivmoddi4+0xa2>
 8000bde:	fab3 f183 	clz	r1, r3
 8000be2:	2900      	cmp	r1, #0
 8000be4:	d146      	bne.n	8000c74 <__udivmoddi4+0x14c>
 8000be6:	4573      	cmp	r3, lr
 8000be8:	d302      	bcc.n	8000bf0 <__udivmoddi4+0xc8>
 8000bea:	4282      	cmp	r2, r0
 8000bec:	f200 8105 	bhi.w	8000dfa <__udivmoddi4+0x2d2>
 8000bf0:	1a84      	subs	r4, r0, r2
 8000bf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000bf6:	2001      	movs	r0, #1
 8000bf8:	4690      	mov	r8, r2
 8000bfa:	2d00      	cmp	r5, #0
 8000bfc:	d0e5      	beq.n	8000bca <__udivmoddi4+0xa2>
 8000bfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000c02:	e7e2      	b.n	8000bca <__udivmoddi4+0xa2>
 8000c04:	2a00      	cmp	r2, #0
 8000c06:	f000 8090 	beq.w	8000d2a <__udivmoddi4+0x202>
 8000c0a:	fab2 f682 	clz	r6, r2
 8000c0e:	2e00      	cmp	r6, #0
 8000c10:	f040 80a4 	bne.w	8000d5c <__udivmoddi4+0x234>
 8000c14:	1a8a      	subs	r2, r1, r2
 8000c16:	0c03      	lsrs	r3, r0, #16
 8000c18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c1c:	b280      	uxth	r0, r0
 8000c1e:	b2bc      	uxth	r4, r7
 8000c20:	2101      	movs	r1, #1
 8000c22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000c26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000c2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000c32:	429a      	cmp	r2, r3
 8000c34:	d907      	bls.n	8000c46 <__udivmoddi4+0x11e>
 8000c36:	18fb      	adds	r3, r7, r3
 8000c38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000c3c:	d202      	bcs.n	8000c44 <__udivmoddi4+0x11c>
 8000c3e:	429a      	cmp	r2, r3
 8000c40:	f200 80e0 	bhi.w	8000e04 <__udivmoddi4+0x2dc>
 8000c44:	46c4      	mov	ip, r8
 8000c46:	1a9b      	subs	r3, r3, r2
 8000c48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000c4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000c50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000c54:	fb02 f404 	mul.w	r4, r2, r4
 8000c58:	429c      	cmp	r4, r3
 8000c5a:	d907      	bls.n	8000c6c <__udivmoddi4+0x144>
 8000c5c:	18fb      	adds	r3, r7, r3
 8000c5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000c62:	d202      	bcs.n	8000c6a <__udivmoddi4+0x142>
 8000c64:	429c      	cmp	r4, r3
 8000c66:	f200 80ca 	bhi.w	8000dfe <__udivmoddi4+0x2d6>
 8000c6a:	4602      	mov	r2, r0
 8000c6c:	1b1b      	subs	r3, r3, r4
 8000c6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000c72:	e7a5      	b.n	8000bc0 <__udivmoddi4+0x98>
 8000c74:	f1c1 0620 	rsb	r6, r1, #32
 8000c78:	408b      	lsls	r3, r1
 8000c7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000c7e:	431f      	orrs	r7, r3
 8000c80:	fa0e f401 	lsl.w	r4, lr, r1
 8000c84:	fa20 f306 	lsr.w	r3, r0, r6
 8000c88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000c8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000c90:	4323      	orrs	r3, r4
 8000c92:	fa00 f801 	lsl.w	r8, r0, r1
 8000c96:	fa1f fc87 	uxth.w	ip, r7
 8000c9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000c9e:	0c1c      	lsrs	r4, r3, #16
 8000ca0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ca4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ca8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000cac:	45a6      	cmp	lr, r4
 8000cae:	fa02 f201 	lsl.w	r2, r2, r1
 8000cb2:	d909      	bls.n	8000cc8 <__udivmoddi4+0x1a0>
 8000cb4:	193c      	adds	r4, r7, r4
 8000cb6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000cba:	f080 809c 	bcs.w	8000df6 <__udivmoddi4+0x2ce>
 8000cbe:	45a6      	cmp	lr, r4
 8000cc0:	f240 8099 	bls.w	8000df6 <__udivmoddi4+0x2ce>
 8000cc4:	3802      	subs	r0, #2
 8000cc6:	443c      	add	r4, r7
 8000cc8:	eba4 040e 	sub.w	r4, r4, lr
 8000ccc:	fa1f fe83 	uxth.w	lr, r3
 8000cd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000cd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000cd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000cdc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ce0:	45a4      	cmp	ip, r4
 8000ce2:	d908      	bls.n	8000cf6 <__udivmoddi4+0x1ce>
 8000ce4:	193c      	adds	r4, r7, r4
 8000ce6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000cea:	f080 8082 	bcs.w	8000df2 <__udivmoddi4+0x2ca>
 8000cee:	45a4      	cmp	ip, r4
 8000cf0:	d97f      	bls.n	8000df2 <__udivmoddi4+0x2ca>
 8000cf2:	3b02      	subs	r3, #2
 8000cf4:	443c      	add	r4, r7
 8000cf6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000cfa:	eba4 040c 	sub.w	r4, r4, ip
 8000cfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000d02:	4564      	cmp	r4, ip
 8000d04:	4673      	mov	r3, lr
 8000d06:	46e1      	mov	r9, ip
 8000d08:	d362      	bcc.n	8000dd0 <__udivmoddi4+0x2a8>
 8000d0a:	d05f      	beq.n	8000dcc <__udivmoddi4+0x2a4>
 8000d0c:	b15d      	cbz	r5, 8000d26 <__udivmoddi4+0x1fe>
 8000d0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000d12:	eb64 0409 	sbc.w	r4, r4, r9
 8000d16:	fa04 f606 	lsl.w	r6, r4, r6
 8000d1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000d1e:	431e      	orrs	r6, r3
 8000d20:	40cc      	lsrs	r4, r1
 8000d22:	e9c5 6400 	strd	r6, r4, [r5]
 8000d26:	2100      	movs	r1, #0
 8000d28:	e74f      	b.n	8000bca <__udivmoddi4+0xa2>
 8000d2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d2e:	0c01      	lsrs	r1, r0, #16
 8000d30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000d34:	b280      	uxth	r0, r0
 8000d36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000d3a:	463b      	mov	r3, r7
 8000d3c:	4638      	mov	r0, r7
 8000d3e:	463c      	mov	r4, r7
 8000d40:	46b8      	mov	r8, r7
 8000d42:	46be      	mov	lr, r7
 8000d44:	2620      	movs	r6, #32
 8000d46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000d4a:	eba2 0208 	sub.w	r2, r2, r8
 8000d4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d52:	e766      	b.n	8000c22 <__udivmoddi4+0xfa>
 8000d54:	4601      	mov	r1, r0
 8000d56:	e718      	b.n	8000b8a <__udivmoddi4+0x62>
 8000d58:	4610      	mov	r0, r2
 8000d5a:	e72c      	b.n	8000bb6 <__udivmoddi4+0x8e>
 8000d5c:	f1c6 0220 	rsb	r2, r6, #32
 8000d60:	fa2e f302 	lsr.w	r3, lr, r2
 8000d64:	40b7      	lsls	r7, r6
 8000d66:	40b1      	lsls	r1, r6
 8000d68:	fa20 f202 	lsr.w	r2, r0, r2
 8000d6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d70:	430a      	orrs	r2, r1
 8000d72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d76:	b2bc      	uxth	r4, r7
 8000d78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d7c:	0c11      	lsrs	r1, r2, #16
 8000d7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d82:	fb08 f904 	mul.w	r9, r8, r4
 8000d86:	40b0      	lsls	r0, r6
 8000d88:	4589      	cmp	r9, r1
 8000d8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000d8e:	b280      	uxth	r0, r0
 8000d90:	d93e      	bls.n	8000e10 <__udivmoddi4+0x2e8>
 8000d92:	1879      	adds	r1, r7, r1
 8000d94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000d98:	d201      	bcs.n	8000d9e <__udivmoddi4+0x276>
 8000d9a:	4589      	cmp	r9, r1
 8000d9c:	d81f      	bhi.n	8000dde <__udivmoddi4+0x2b6>
 8000d9e:	eba1 0109 	sub.w	r1, r1, r9
 8000da2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000da6:	fb09 f804 	mul.w	r8, r9, r4
 8000daa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000dae:	b292      	uxth	r2, r2
 8000db0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000db4:	4542      	cmp	r2, r8
 8000db6:	d229      	bcs.n	8000e0c <__udivmoddi4+0x2e4>
 8000db8:	18ba      	adds	r2, r7, r2
 8000dba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000dbe:	d2c4      	bcs.n	8000d4a <__udivmoddi4+0x222>
 8000dc0:	4542      	cmp	r2, r8
 8000dc2:	d2c2      	bcs.n	8000d4a <__udivmoddi4+0x222>
 8000dc4:	f1a9 0102 	sub.w	r1, r9, #2
 8000dc8:	443a      	add	r2, r7
 8000dca:	e7be      	b.n	8000d4a <__udivmoddi4+0x222>
 8000dcc:	45f0      	cmp	r8, lr
 8000dce:	d29d      	bcs.n	8000d0c <__udivmoddi4+0x1e4>
 8000dd0:	ebbe 0302 	subs.w	r3, lr, r2
 8000dd4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000dd8:	3801      	subs	r0, #1
 8000dda:	46e1      	mov	r9, ip
 8000ddc:	e796      	b.n	8000d0c <__udivmoddi4+0x1e4>
 8000dde:	eba7 0909 	sub.w	r9, r7, r9
 8000de2:	4449      	add	r1, r9
 8000de4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000de8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dec:	fb09 f804 	mul.w	r8, r9, r4
 8000df0:	e7db      	b.n	8000daa <__udivmoddi4+0x282>
 8000df2:	4673      	mov	r3, lr
 8000df4:	e77f      	b.n	8000cf6 <__udivmoddi4+0x1ce>
 8000df6:	4650      	mov	r0, sl
 8000df8:	e766      	b.n	8000cc8 <__udivmoddi4+0x1a0>
 8000dfa:	4608      	mov	r0, r1
 8000dfc:	e6fd      	b.n	8000bfa <__udivmoddi4+0xd2>
 8000dfe:	443b      	add	r3, r7
 8000e00:	3a02      	subs	r2, #2
 8000e02:	e733      	b.n	8000c6c <__udivmoddi4+0x144>
 8000e04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e08:	443b      	add	r3, r7
 8000e0a:	e71c      	b.n	8000c46 <__udivmoddi4+0x11e>
 8000e0c:	4649      	mov	r1, r9
 8000e0e:	e79c      	b.n	8000d4a <__udivmoddi4+0x222>
 8000e10:	eba1 0109 	sub.w	r1, r1, r9
 8000e14:	46c4      	mov	ip, r8
 8000e16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e1a:	fb09 f804 	mul.w	r8, r9, r4
 8000e1e:	e7c4      	b.n	8000daa <__udivmoddi4+0x282>

08000e20 <__aeabi_idiv0>:
 8000e20:	4770      	bx	lr
 8000e22:	bf00      	nop

08000e24 <audio_I2STxCpltCallback>:
        do_buffer = NULL;
    }
}

void audio_I2STxCpltCallback(void) {
    do_buffer = &i2s_dma_buffer[I2S_DMA_BUFFER_SIZE / 2];  // Second half
 8000e24:	4b01      	ldr	r3, [pc, #4]	@ (8000e2c <audio_I2STxCpltCallback+0x8>)
 8000e26:	4a02      	ldr	r2, [pc, #8]	@ (8000e30 <audio_I2STxCpltCallback+0xc>)
 8000e28:	601a      	str	r2, [r3, #0]
}
 8000e2a:	4770      	bx	lr
 8000e2c:	20000084 	.word	0x20000084
 8000e30:	20000288 	.word	0x20000288

08000e34 <LCD_Init>:
        HAL_GPIO_WritePin(LCD_BL_GPIO_Port, LCD_BL_Pin, GPIO_PIN_RESET);
}


void LCD_Init(void)
{
 8000e34:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    HAL_GPIO_WritePin(LCD_RESET_GPIO_Port, LCD_RESET_Pin, GPIO_PIN_RESET);
 8000e38:	4c89      	ldr	r4, [pc, #548]	@ (8001060 <LCD_Init+0x22c>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e40:	4620      	mov	r0, r4
 8000e42:	f002 fb6f 	bl	8003524 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 8000e46:	2032      	movs	r0, #50	@ 0x32
 8000e48:	f001 fc2e 	bl	80026a8 <HAL_Delay>
    HAL_GPIO_WritePin(LCD_RESET_GPIO_Port, LCD_RESET_Pin, GPIO_PIN_SET);
 8000e4c:	2201      	movs	r2, #1
 8000e4e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e52:	4620      	mov	r0, r4
 8000e54:	f002 fb66 	bl	8003524 <HAL_GPIO_WritePin>
    LCD_REG = cmd;
 8000e58:	f04f 44c0 	mov.w	r4, #1610612736	@ 0x60000000
    HAL_Delay(50);
 8000e5c:	2032      	movs	r0, #50	@ 0x32
 8000e5e:	f001 fc23 	bl	80026a8 <HAL_Delay>
    LCD_DATA = data;
 8000e62:	4b80      	ldr	r3, [pc, #512]	@ (8001064 <LCD_Init+0x230>)
    LCD_REG = cmd;
 8000e64:	22cf      	movs	r2, #207	@ 0xcf
 8000e66:	8022      	strh	r2, [r4, #0]
    LCD_DATA = data;
 8000e68:	f04f 0c00 	mov.w	ip, #0
 8000e6c:	2283      	movs	r2, #131	@ 0x83
 8000e6e:	f8a3 c000 	strh.w	ip, [r3]
 8000e72:	801a      	strh	r2, [r3, #0]
 8000e74:	2230      	movs	r2, #48	@ 0x30
 8000e76:	801a      	strh	r2, [r3, #0]
    LCD_REG = cmd;
 8000e78:	22ed      	movs	r2, #237	@ 0xed
 8000e7a:	8022      	strh	r2, [r4, #0]
    LCD_DATA = data;
 8000e7c:	2264      	movs	r2, #100	@ 0x64
 8000e7e:	801a      	strh	r2, [r3, #0]
 8000e80:	2203      	movs	r2, #3
 8000e82:	801a      	strh	r2, [r3, #0]
 8000e84:	2212      	movs	r2, #18
 8000e86:	801a      	strh	r2, [r3, #0]
 8000e88:	2281      	movs	r2, #129	@ 0x81
 8000e8a:	801a      	strh	r2, [r3, #0]
    LCD_REG = cmd;
 8000e8c:	22e8      	movs	r2, #232	@ 0xe8
 8000e8e:	8022      	strh	r2, [r4, #0]
    LCD_DATA = data;
 8000e90:	2285      	movs	r2, #133	@ 0x85
 8000e92:	801a      	strh	r2, [r3, #0]
 8000e94:	2501      	movs	r5, #1
 8000e96:	2279      	movs	r2, #121	@ 0x79
 8000e98:	801d      	strh	r5, [r3, #0]
 8000e9a:	801a      	strh	r2, [r3, #0]
    LCD_REG = cmd;
 8000e9c:	22cb      	movs	r2, #203	@ 0xcb
 8000e9e:	8022      	strh	r2, [r4, #0]
    LCD_DATA = data;
 8000ea0:	2239      	movs	r2, #57	@ 0x39
 8000ea2:	801a      	strh	r2, [r3, #0]
 8000ea4:	222c      	movs	r2, #44	@ 0x2c
 8000ea6:	801a      	strh	r2, [r3, #0]
 8000ea8:	2602      	movs	r6, #2
 8000eaa:	2234      	movs	r2, #52	@ 0x34
    LCD_REG = cmd;
 8000eac:	f04f 0bf7 	mov.w	fp, #247	@ 0xf7
    LCD_DATA = data;
 8000eb0:	f8a3 c000 	strh.w	ip, [r3]
 8000eb4:	801a      	strh	r2, [r3, #0]
 8000eb6:	801e      	strh	r6, [r3, #0]
    LCD_REG = cmd;
 8000eb8:	f8a4 b000 	strh.w	fp, [r4]
    LCD_DATA = data;
 8000ebc:	f04f 0b20 	mov.w	fp, #32
 8000ec0:	f8a3 b000 	strh.w	fp, [r3]
    LCD_REG = cmd;
 8000ec4:	f04f 0bea 	mov.w	fp, #234	@ 0xea
 8000ec8:	f8a4 b000 	strh.w	fp, [r4]
 8000ecc:	f04f 0bc0 	mov.w	fp, #192	@ 0xc0
    LCD_DATA = data;
 8000ed0:	f8a3 c000 	strh.w	ip, [r3]
 8000ed4:	f04f 0a26 	mov.w	sl, #38	@ 0x26
 8000ed8:	f8a3 c000 	strh.w	ip, [r3]
    LCD_REG = cmd;
 8000edc:	f8a4 b000 	strh.w	fp, [r4]
 8000ee0:	f04f 0bc1 	mov.w	fp, #193	@ 0xc1
    LCD_DATA = data;
 8000ee4:	f8a3 a000 	strh.w	sl, [r3]
    LCD_REG = cmd;
 8000ee8:	f8a4 b000 	strh.w	fp, [r4]
    LCD_DATA = data;
 8000eec:	f04f 0b11 	mov.w	fp, #17
 8000ef0:	f8a3 b000 	strh.w	fp, [r3]
    LCD_REG = cmd;
 8000ef4:	f04f 0bc5 	mov.w	fp, #197	@ 0xc5
 8000ef8:	f8a4 b000 	strh.w	fp, [r4]
    LCD_DATA = data;
 8000efc:	f04f 0b35 	mov.w	fp, #53	@ 0x35
 8000f00:	f8a3 b000 	strh.w	fp, [r3]
 8000f04:	f04f 0b3e 	mov.w	fp, #62	@ 0x3e
 8000f08:	f8a3 b000 	strh.w	fp, [r3]
    LCD_REG = cmd;
 8000f0c:	f04f 0bc7 	mov.w	fp, #199	@ 0xc7
 8000f10:	f8a4 b000 	strh.w	fp, [r4]
    LCD_DATA = data;
 8000f14:	f04f 0bbe 	mov.w	fp, #190	@ 0xbe
 8000f18:	f8a3 b000 	strh.w	fp, [r3]
    LCD_REG = cmd;
 8000f1c:	f04f 0b36 	mov.w	fp, #54	@ 0x36
 8000f20:	f8a4 b000 	strh.w	fp, [r4]
    LCD_DATA = data;
 8000f24:	f04f 0b48 	mov.w	fp, #72	@ 0x48
 8000f28:	f8a3 b000 	strh.w	fp, [r3]
    LCD_REG = cmd;
 8000f2c:	223a      	movs	r2, #58	@ 0x3a
    LCD_DATA = data;
 8000f2e:	f04f 0b55 	mov.w	fp, #85	@ 0x55
    LCD_REG = cmd;
 8000f32:	8022      	strh	r2, [r4, #0]
    LCD_DATA = data;
 8000f34:	f8a3 b000 	strh.w	fp, [r3]
    LCD_REG = cmd;
 8000f38:	f04f 0bb1 	mov.w	fp, #177	@ 0xb1
 8000f3c:	f8a4 b000 	strh.w	fp, [r4]
    LCD_DATA = data;
 8000f40:	f04f 0b1b 	mov.w	fp, #27
 8000f44:	f8a3 c000 	strh.w	ip, [r3]
 8000f48:	f8a3 b000 	strh.w	fp, [r3]
    LCD_REG = cmd;
 8000f4c:	f04f 0bf2 	mov.w	fp, #242	@ 0xf2
 8000f50:	f8a4 b000 	strh.w	fp, [r4]
    LCD_DATA = data;
 8000f54:	f04f 0b08 	mov.w	fp, #8
 8000f58:	f8a3 b000 	strh.w	fp, [r3]
    LCD_REG = cmd;
 8000f5c:	f8a4 a000 	strh.w	sl, [r4]
 8000f60:	f04f 0ae0 	mov.w	sl, #224	@ 0xe0
    LCD_DATA = data;
 8000f64:	801d      	strh	r5, [r3, #0]
 8000f66:	f04f 0e1f 	mov.w	lr, #31
    LCD_REG = cmd;
 8000f6a:	f8a4 a000 	strh.w	sl, [r4]
    LCD_DATA = data;
 8000f6e:	f04f 0a1a 	mov.w	sl, #26
 8000f72:	f8a3 e000 	strh.w	lr, [r3]
 8000f76:	2718      	movs	r7, #24
 8000f78:	f8a3 a000 	strh.w	sl, [r3]
 8000f7c:	f04f 090a 	mov.w	r9, #10
 8000f80:	f04f 0a0f 	mov.w	sl, #15
 8000f84:	801f      	strh	r7, [r3, #0]
 8000f86:	f8a3 9000 	strh.w	r9, [r3]
 8000f8a:	f8a3 a000 	strh.w	sl, [r3]
 8000f8e:	f04f 0a06 	mov.w	sl, #6
 8000f92:	f8a3 a000 	strh.w	sl, [r3]
 8000f96:	f04f 0a45 	mov.w	sl, #69	@ 0x45
 8000f9a:	f8a3 a000 	strh.w	sl, [r3]
 8000f9e:	f04f 0a87 	mov.w	sl, #135	@ 0x87
 8000fa2:	f8a3 a000 	strh.w	sl, [r3]
 8000fa6:	f04f 0807 	mov.w	r8, #7
 8000faa:	f04f 0a32 	mov.w	sl, #50	@ 0x32
 8000fae:	f8a3 a000 	strh.w	sl, [r3]
 8000fb2:	2105      	movs	r1, #5
 8000fb4:	f8a3 9000 	strh.w	r9, [r3]
 8000fb8:	f8a3 8000 	strh.w	r8, [r3]
 8000fbc:	801e      	strh	r6, [r3, #0]
 8000fbe:	f8a3 8000 	strh.w	r8, [r3]
    LCD_REG = cmd;
 8000fc2:	f04f 08e1 	mov.w	r8, #225	@ 0xe1
    LCD_DATA = data;
 8000fc6:	8019      	strh	r1, [r3, #0]
 8000fc8:	f8a3 c000 	strh.w	ip, [r3]
    LCD_REG = cmd;
 8000fcc:	f8a4 8000 	strh.w	r8, [r4]
    LCD_DATA = data;
 8000fd0:	f04f 0825 	mov.w	r8, #37	@ 0x25
 8000fd4:	f8a3 c000 	strh.w	ip, [r3]
 8000fd8:	f8a3 8000 	strh.w	r8, [r3]
 8000fdc:	f04f 0827 	mov.w	r8, #39	@ 0x27
 8000fe0:	f8a3 8000 	strh.w	r8, [r3]
 8000fe4:	f04f 0810 	mov.w	r8, #16
 8000fe8:	8019      	strh	r1, [r3, #0]
 8000fea:	f8a3 8000 	strh.w	r8, [r3]
 8000fee:	f04f 0809 	mov.w	r8, #9
 8000ff2:	f8a3 8000 	strh.w	r8, [r3]
 8000ff6:	2078      	movs	r0, #120	@ 0x78
 8000ff8:	f04f 084d 	mov.w	r8, #77	@ 0x4d
 8000ffc:	801a      	strh	r2, [r3, #0]
 8000ffe:	8018      	strh	r0, [r3, #0]
 8001000:	f8a3 8000 	strh.w	r8, [r3]
 8001004:	8019      	strh	r1, [r3, #0]
 8001006:	210d      	movs	r1, #13
 8001008:	801f      	strh	r7, [r3, #0]
 800100a:	8019      	strh	r1, [r3, #0]
 800100c:	2138      	movs	r1, #56	@ 0x38
 800100e:	8019      	strh	r1, [r3, #0]
 8001010:	801a      	strh	r2, [r3, #0]
    LCD_REG = cmd;
 8001012:	222b      	movs	r2, #43	@ 0x2b
    LCD_DATA = data;
 8001014:	f8a3 e000 	strh.w	lr, [r3]
    LCD_REG = cmd;
 8001018:	8022      	strh	r2, [r4, #0]
    LCD_DATA = data;
 800101a:	223f      	movs	r2, #63	@ 0x3f
 800101c:	f8a3 c000 	strh.w	ip, [r3]
 8001020:	f8a3 c000 	strh.w	ip, [r3]
 8001024:	801d      	strh	r5, [r3, #0]
 8001026:	801a      	strh	r2, [r3, #0]
    LCD_REG = cmd;
 8001028:	222a      	movs	r2, #42	@ 0x2a
 800102a:	8022      	strh	r2, [r4, #0]
 800102c:	f04f 0b11 	mov.w	fp, #17
    LCD_DATA = data;
 8001030:	22ef      	movs	r2, #239	@ 0xef
 8001032:	f8a3 c000 	strh.w	ip, [r3]
 8001036:	f8a3 c000 	strh.w	ip, [r3]
 800103a:	f8a3 c000 	strh.w	ip, [r3]
 800103e:	801a      	strh	r2, [r3, #0]
    LCD_REG = cmd;
 8001040:	f8a4 b000 	strh.w	fp, [r4]
    LCD_WriteData8(0x00);
    LCD_WriteData8(0x00);
    LCD_WriteData8(0xef);

    LCD_WriteCommand(0x11);    // Exit Sleep
    HAL_Delay(120);
 8001044:	f001 fb30 	bl	80026a8 <HAL_Delay>
    LCD_REG = cmd;
 8001048:	2329      	movs	r3, #41	@ 0x29

    LCD_WriteCommand(0x29);    // Display on
    HAL_Delay(20);
 800104a:	2014      	movs	r0, #20
    LCD_REG = cmd;
 800104c:	8023      	strh	r3, [r4, #0]
    HAL_Delay(20);
 800104e:	f001 fb2b 	bl	80026a8 <HAL_Delay>
        HAL_GPIO_WritePin(LCD_BL_GPIO_Port, LCD_BL_Pin, GPIO_PIN_SET);
 8001052:	462a      	mov	r2, r5
 8001054:	4631      	mov	r1, r6
 8001056:	4804      	ldr	r0, [pc, #16]	@ (8001068 <LCD_Init+0x234>)

    // Turn on backlight
    LCD_SetBacklight(1);
}
 8001058:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
        HAL_GPIO_WritePin(LCD_BL_GPIO_Port, LCD_BL_Pin, GPIO_PIN_SET);
 800105c:	f002 ba62 	b.w	8003524 <HAL_GPIO_WritePin>
 8001060:	40020000 	.word	0x40020000
 8001064:	60080000 	.word	0x60080000
 8001068:	40020400 	.word	0x40020400

0800106c <LCD_Fill>:
    LCD_REG = cmd;
 800106c:	f04f 41c0 	mov.w	r1, #1610612736	@ 0x60000000
    LCD_DATA = data;
 8001070:	4a11      	ldr	r2, [pc, #68]	@ (80010b8 <LCD_Fill+0x4c>)
    LCD_REG = cmd;
 8001072:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 8001076:	f8a1 c000 	strh.w	ip, [r1]
    LCD_DATA = data;
 800107a:	2300      	movs	r3, #0
 800107c:	f04f 0cef 	mov.w	ip, #239	@ 0xef
 8001080:	8013      	strh	r3, [r2, #0]
 8001082:	8013      	strh	r3, [r2, #0]
 8001084:	8013      	strh	r3, [r2, #0]
 8001086:	f8a2 c000 	strh.w	ip, [r2]
    LCD_REG = cmd;
 800108a:	f04f 0c2b 	mov.w	ip, #43	@ 0x2b
 800108e:	f8a1 c000 	strh.w	ip, [r1]
    LCD_DATA = data;
 8001092:	f04f 0c01 	mov.w	ip, #1
 8001096:	8013      	strh	r3, [r2, #0]
 8001098:	8013      	strh	r3, [r2, #0]
 800109a:	f8a2 c000 	strh.w	ip, [r2]
    LCD_REG = cmd;
 800109e:	232c      	movs	r3, #44	@ 0x2c
    LCD_DATA = data;
 80010a0:	f04f 0c3f 	mov.w	ip, #63	@ 0x3f
 80010a4:	f8a2 c000 	strh.w	ip, [r2]
    LCD_REG = cmd;
 80010a8:	800b      	strh	r3, [r1, #0]
 80010aa:	f44f 3396 	mov.w	r3, #76800	@ 0x12c00
// Fill the entire screen with a color
void LCD_Fill(uint16_t color)
{
    LCD_SetWindow(0, 0, LCD_WIDTH - 1, LCD_HEIGHT - 1);

    for(uint32_t i = 0; i < LCD_WIDTH * LCD_HEIGHT; i++)
 80010ae:	3b01      	subs	r3, #1
    LCD_DATA = data;
 80010b0:	8010      	strh	r0, [r2, #0]
    for(uint32_t i = 0; i < LCD_WIDTH * LCD_HEIGHT; i++)
 80010b2:	d1fc      	bne.n	80010ae <LCD_Fill+0x42>
    {
        LCD_WriteData(color);
    }
}
 80010b4:	4770      	bx	lr
 80010b6:	bf00      	nop
 80010b8:	60080000 	.word	0x60080000

080010bc <LCD_DrawChar>:
    LCD_FillRect(x, y, 1, length, color);
}


void LCD_DrawChar(uint16_t x, uint16_t y, char ch, uint16_t color, uint16_t bg_color)
{
 80010bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    uint8_t temp, page, column;
    uint8_t relative_position;

    // Only handle printable ASCII characters
    if (ch < 32 || ch > 126) {
 80010c0:	f1a2 0420 	sub.w	r4, r2, #32
 80010c4:	b2e4      	uxtb	r4, r4
 80010c6:	2c5e      	cmp	r4, #94	@ 0x5e
{
 80010c8:	f8bd e018 	ldrh.w	lr, [sp, #24]
    if (ch < 32 || ch > 126) {
 80010cc:	d85d      	bhi.n	800118a <LCD_DrawChar+0xce>
    LCD_REG = cmd;
 80010ce:	f04f 47c0 	mov.w	r7, #1610612736	@ 0x60000000
 80010d2:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 80010d6:	469c      	mov	ip, r3
    LCD_DATA = data;
 80010d8:	4b2d      	ldr	r3, [pc, #180]	@ (8001190 <LCD_DrawChar+0xd4>)
    LCD_REG = cmd;
 80010da:	f8a7 8000 	strh.w	r8, [r7]

    // Calculate font array index (space ' ' is first character)
    relative_position = ch - ' ';

    // Set drawing window for the character
    LCD_SetWindow(x, y, x + CHAR_WIDTH - 1, y + CHAR_HEIGHT - 1);
 80010de:	1dc5      	adds	r5, r0, #7
    LCD_WriteData8(x0 >> 8);
 80010e0:	ea4f 2810 	mov.w	r8, r0, lsr #8
 80010e4:	b2c0      	uxtb	r0, r0
    LCD_DATA = data;
 80010e6:	f8a3 8000 	strh.w	r8, [r3]
 80010ea:	8018      	strh	r0, [r3, #0]
    LCD_WriteData8(x1 >> 8);
 80010ec:	f3c5 2007 	ubfx	r0, r5, #8, #8
    LCD_DATA = data;
 80010f0:	8018      	strh	r0, [r3, #0]
 80010f2:	b2ed      	uxtb	r5, r5
    LCD_REG = cmd;
 80010f4:	202b      	movs	r0, #43	@ 0x2b
    LCD_DATA = data;
 80010f6:	801d      	strh	r5, [r3, #0]
    LCD_SetWindow(x, y, x + CHAR_WIDTH - 1, y + CHAR_HEIGHT - 1);
 80010f8:	f101 060f 	add.w	r6, r1, #15
    LCD_REG = cmd;
 80010fc:	8038      	strh	r0, [r7, #0]
    LCD_WriteData8(y0 >> 8);
 80010fe:	0a08      	lsrs	r0, r1, #8
    LCD_DATA = data;
 8001100:	b2c9      	uxtb	r1, r1
 8001102:	8018      	strh	r0, [r3, #0]
 8001104:	4a23      	ldr	r2, [pc, #140]	@ (8001194 <LCD_DrawChar+0xd8>)
 8001106:	8019      	strh	r1, [r3, #0]
    LCD_WriteData8(y1 >> 8);
 8001108:	f3c6 2107 	ubfx	r1, r6, #8, #8
    LCD_DATA = data;
 800110c:	8019      	strh	r1, [r3, #0]
 800110e:	b2f1      	uxtb	r1, r6
 8001110:	8019      	strh	r1, [r3, #0]
    LCD_REG = cmd;
 8001112:	f102 0010 	add.w	r0, r2, #16
 8001116:	212c      	movs	r1, #44	@ 0x2c
 8001118:	8039      	strh	r1, [r7, #0]

    // Draw character pixel by pixel
    for (page = 0; page < CHAR_HEIGHT; page++) {
 800111a:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 800111e:	eb02 1104 	add.w	r1, r2, r4, lsl #4
        // Get one row of pixel data from font
        temp = ucAscii_1608[relative_position][page];
 8001122:	f811 2b01 	ldrb.w	r2, [r1], #1

        for (column = 0; column < CHAR_WIDTH; column++) {
            // Check LSB first (your course code shifts right)
            if (temp & 0x01) {
 8001126:	07d6      	lsls	r6, r2, #31
    LCD_DATA = data;
 8001128:	bf54      	ite	pl
 800112a:	f8a3 e000 	strhpl.w	lr, [r3]
 800112e:	f8a3 c000 	strhmi.w	ip, [r3]
            if (temp & 0x01) {
 8001132:	0795      	lsls	r5, r2, #30
    LCD_DATA = data;
 8001134:	bf54      	ite	pl
 8001136:	f8a3 e000 	strhpl.w	lr, [r3]
 800113a:	f8a3 c000 	strhmi.w	ip, [r3]
            if (temp & 0x01) {
 800113e:	0754      	lsls	r4, r2, #29
    LCD_DATA = data;
 8001140:	bf54      	ite	pl
 8001142:	f8a3 e000 	strhpl.w	lr, [r3]
 8001146:	f8a3 c000 	strhmi.w	ip, [r3]
            if (temp & 0x01) {
 800114a:	0717      	lsls	r7, r2, #28
    LCD_DATA = data;
 800114c:	bf54      	ite	pl
 800114e:	f8a3 e000 	strhpl.w	lr, [r3]
 8001152:	f8a3 c000 	strhmi.w	ip, [r3]
            if (temp & 0x01) {
 8001156:	06d6      	lsls	r6, r2, #27
    LCD_DATA = data;
 8001158:	bf54      	ite	pl
 800115a:	f8a3 e000 	strhpl.w	lr, [r3]
 800115e:	f8a3 c000 	strhmi.w	ip, [r3]
            if (temp & 0x01) {
 8001162:	0695      	lsls	r5, r2, #26
    LCD_DATA = data;
 8001164:	bf54      	ite	pl
 8001166:	f8a3 e000 	strhpl.w	lr, [r3]
 800116a:	f8a3 c000 	strhmi.w	ip, [r3]
            if (temp & 0x01) {
 800116e:	0654      	lsls	r4, r2, #25
    LCD_DATA = data;
 8001170:	bf54      	ite	pl
 8001172:	f8a3 e000 	strhpl.w	lr, [r3]
 8001176:	f8a3 c000 	strhmi.w	ip, [r3]
            if (temp & 0x01) {
 800117a:	09d2      	lsrs	r2, r2, #7
    LCD_DATA = data;
 800117c:	bf0c      	ite	eq
 800117e:	f8a3 e000 	strheq.w	lr, [r3]
 8001182:	f8a3 c000 	strhne.w	ip, [r3]
    for (page = 0; page < CHAR_HEIGHT; page++) {
 8001186:	4281      	cmp	r1, r0
 8001188:	d1cb      	bne.n	8001122 <LCD_DrawChar+0x66>
            }

            temp >>= 1;  // Move to next pixel in the row
        }
    }
}
 800118a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800118e:	bf00      	nop
 8001190:	60080000 	.word	0x60080000
 8001194:	08008948 	.word	0x08008948

08001198 <LCD_DrawString>:

void LCD_DrawString(uint16_t x, uint16_t y, const char *str, uint16_t color, uint16_t bg_color)
{
 8001198:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800119c:	4616      	mov	r6, r2
 800119e:	b083      	sub	sp, #12
    uint16_t current_x = x;
    uint16_t current_y = y;

    while (*str != '\0') {
 80011a0:	7812      	ldrb	r2, [r2, #0]
{
 80011a2:	f8bd 8028 	ldrh.w	r8, [sp, #40]	@ 0x28
    while (*str != '\0') {
 80011a6:	b1ca      	cbz	r2, 80011dc <LCD_DrawString+0x44>
 80011a8:	4681      	mov	r9, r0
 80011aa:	460d      	mov	r5, r1
 80011ac:	461f      	mov	r7, r3
    uint16_t current_x = x;
 80011ae:	4604      	mov	r4, r0
        // Check if we need to wrap to next line
        if ((current_x + CHAR_WIDTH) > LCD_WIDTH) {
 80011b0:	2ce8      	cmp	r4, #232	@ 0xe8
                break;  // No more space on screen
            }
        }

        // Draw the character
        LCD_DrawChar(current_x, current_y, *str, color, bg_color);
 80011b2:	463b      	mov	r3, r7
            current_y += CHAR_HEIGHT;         // Move to next line
 80011b4:	f105 0110 	add.w	r1, r5, #16
        if ((current_x + CHAR_WIDTH) > LCD_WIDTH) {
 80011b8:	d904      	bls.n	80011c4 <LCD_DrawString+0x2c>
            current_y += CHAR_HEIGHT;         // Move to next line
 80011ba:	b28d      	uxth	r5, r1
            if ((current_y + CHAR_HEIGHT) > LCD_HEIGHT) {
 80011bc:	f5b5 7f98 	cmp.w	r5, #304	@ 0x130
 80011c0:	d80c      	bhi.n	80011dc <LCD_DrawString+0x44>
            current_x = x;                    // Return to start x
 80011c2:	464c      	mov	r4, r9
        LCD_DrawChar(current_x, current_y, *str, color, bg_color);
 80011c4:	4620      	mov	r0, r4
 80011c6:	f8cd 8000 	str.w	r8, [sp]
 80011ca:	4629      	mov	r1, r5
 80011cc:	f7ff ff76 	bl	80010bc <LCD_DrawChar>
    while (*str != '\0') {
 80011d0:	f816 2f01 	ldrb.w	r2, [r6, #1]!

        // Move to next character position
        current_x += CHAR_WIDTH;
 80011d4:	3408      	adds	r4, #8
 80011d6:	b2a4      	uxth	r4, r4
    while (*str != '\0') {
 80011d8:	2a00      	cmp	r2, #0
 80011da:	d1e9      	bne.n	80011b0 <LCD_DrawString+0x18>
        str++;
    }
}
 80011dc:	b003      	add	sp, #12
 80011de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80011e2:	bf00      	nop

080011e4 <LCD_DrawCircle>:

void LCD_DrawCircle(uint16_t x0, uint16_t y0, uint16_t radius, uint16_t color) {
 80011e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80011e8:	b085      	sub	sp, #20
 80011ea:	461e      	mov	r6, r3
    LCD_DATA = data;
 80011ec:	4c23      	ldr	r4, [pc, #140]	@ (800127c <LCD_DrawCircle+0x98>)
void LCD_DrawCircle(uint16_t x0, uint16_t y0, uint16_t radius, uint16_t color) {
 80011ee:	9103      	str	r1, [sp, #12]
    int32_t radius_sq = radius * radius;
 80011f0:	fb02 f302 	mul.w	r3, r2, r2
void LCD_DrawCircle(uint16_t x0, uint16_t y0, uint16_t radius, uint16_t color) {
 80011f4:	4607      	mov	r7, r0
    int32_t radius_sq = radius * radius;
 80011f6:	9301      	str	r3, [sp, #4]

    for (int32_t y = -radius; y <= radius; y++) {
 80011f8:	f1c2 0800 	rsb	r8, r2, #0
    LCD_REG = cmd;
 80011fc:	f04f 45c0 	mov.w	r5, #1610612736	@ 0x60000000
 8001200:	9202      	str	r2, [sp, #8]
        int32_t y_sq = y * y;
        int32_t width = (int32_t)sqrt(radius_sq - y_sq);
 8001202:	9b01      	ldr	r3, [sp, #4]
 8001204:	fb08 3018 	mls	r0, r8, r8, r3
 8001208:	f7ff f934 	bl	8000474 <__aeabi_i2d>
 800120c:	ec41 0b10 	vmov	d0, r0, r1
 8001210:	f007 fa8a 	bl	8008728 <sqrt>
 8001214:	ec51 0b10 	vmov	r0, r1, d0
 8001218:	f7ff fc46 	bl	8000aa8 <__aeabi_d2iz>

        // Draw a horizontal line for each row
        for (int32_t x = -width; x <= width; x++) {
 800121c:	4242      	negs	r2, r0
 800121e:	4290      	cmp	r0, r2
 8001220:	db24      	blt.n	800126c <LCD_DrawCircle+0x88>
        	LCD_DrawPixel(x0 + x, y0 + y, color);
 8001222:	9b03      	ldr	r3, [sp, #12]
 8001224:	4443      	add	r3, r8
 8001226:	f100 0e01 	add.w	lr, r0, #1
    LCD_WriteData8(y0 >> 8);
 800122a:	f3c3 2c07 	ubfx	ip, r3, #8, #8
 800122e:	b2d8      	uxtb	r0, r3
    LCD_REG = cmd;
 8001230:	f04f 0b2a 	mov.w	fp, #42	@ 0x2a
 8001234:	f04f 0a2b 	mov.w	sl, #43	@ 0x2b
 8001238:	f04f 092c 	mov.w	r9, #44	@ 0x2c
        	LCD_DrawPixel(x0 + x, y0 + y, color);
 800123c:	18bb      	adds	r3, r7, r2
        for (int32_t x = -width; x <= width; x++) {
 800123e:	3201      	adds	r2, #1
    LCD_WriteData8(x0 >> 8);
 8001240:	f3c3 2107 	ubfx	r1, r3, #8, #8
        for (int32_t x = -width; x <= width; x++) {
 8001244:	4572      	cmp	r2, lr
 8001246:	b2db      	uxtb	r3, r3
    LCD_REG = cmd;
 8001248:	f8a5 b000 	strh.w	fp, [r5]
    LCD_DATA = data;
 800124c:	8021      	strh	r1, [r4, #0]
 800124e:	8023      	strh	r3, [r4, #0]
 8001250:	8021      	strh	r1, [r4, #0]
 8001252:	8023      	strh	r3, [r4, #0]
    LCD_REG = cmd;
 8001254:	f8a5 a000 	strh.w	sl, [r5]
    LCD_DATA = data;
 8001258:	f8a4 c000 	strh.w	ip, [r4]
 800125c:	8020      	strh	r0, [r4, #0]
 800125e:	f8a4 c000 	strh.w	ip, [r4]
 8001262:	8020      	strh	r0, [r4, #0]
    LCD_REG = cmd;
 8001264:	f8a5 9000 	strh.w	r9, [r5]
    LCD_DATA = data;
 8001268:	8026      	strh	r6, [r4, #0]
        for (int32_t x = -width; x <= width; x++) {
 800126a:	d1e7      	bne.n	800123c <LCD_DrawCircle+0x58>
    for (int32_t y = -radius; y <= radius; y++) {
 800126c:	9b02      	ldr	r3, [sp, #8]
 800126e:	f108 0801 	add.w	r8, r8, #1
 8001272:	4543      	cmp	r3, r8
 8001274:	dac5      	bge.n	8001202 <LCD_DrawCircle+0x1e>
        }
    }
}
 8001276:	b005      	add	sp, #20
 8001278:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800127c:	60080000 	.word	0x60080000

08001280 <HAL_I2S_TxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s) {
    if (hi2s->Instance == SPI3) {  // Check for your I2S instance
 8001280:	4b03      	ldr	r3, [pc, #12]	@ (8001290 <HAL_I2S_TxCpltCallback+0x10>)
 8001282:	6802      	ldr	r2, [r0, #0]
 8001284:	429a      	cmp	r2, r3
 8001286:	d000      	beq.n	800128a <HAL_I2S_TxCpltCallback+0xa>
        audio_I2STxCpltCallback();
    }
}
 8001288:	4770      	bx	lr
        audio_I2STxCpltCallback();
 800128a:	f7ff bdcb 	b.w	8000e24 <audio_I2STxCpltCallback>
 800128e:	bf00      	nop
 8001290:	40003c00 	.word	0x40003c00

08001294 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001294:	b530      	push	{r4, r5, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001296:	2300      	movs	r3, #0
{
 8001298:	b095      	sub	sp, #84	@ 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800129a:	e9cd 330a 	strd	r3, r3, [sp, #40]	@ 0x28
 800129e:	e9cd 330c 	strd	r3, r3, [sp, #48]	@ 0x30
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012a2:	e9cd 3303 	strd	r3, r3, [sp, #12]
 80012a6:	e9cd 3305 	strd	r3, r3, [sp, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80012aa:	4921      	ldr	r1, [pc, #132]	@ (8001330 <SystemClock_Config+0x9c>)
 80012ac:	9301      	str	r3, [sp, #4]
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012ae:	9307      	str	r3, [sp, #28]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012b0:	6c08      	ldr	r0, [r1, #64]	@ 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80012b2:	4a20      	ldr	r2, [pc, #128]	@ (8001334 <SystemClock_Config+0xa0>)
  __HAL_RCC_PWR_CLK_ENABLE();
 80012b4:	f040 5080 	orr.w	r0, r0, #268435456	@ 0x10000000
 80012b8:	6408      	str	r0, [r1, #64]	@ 0x40
 80012ba:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80012bc:	f001 5180 	and.w	r1, r1, #268435456	@ 0x10000000
 80012c0:	9101      	str	r1, [sp, #4]
 80012c2:	9901      	ldr	r1, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80012c4:	9302      	str	r3, [sp, #8]
 80012c6:	6813      	ldr	r3, [r2, #0]
 80012c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80012cc:	6013      	str	r3, [r2, #0]
 80012ce:	6813      	ldr	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80012d0:	2001      	movs	r0, #1
 80012d2:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80012d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80012da:	e9cd 0108 	strd	r0, r1, [sp, #32]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80012de:	9302      	str	r3, [sp, #8]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80012e0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012e4:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80012e6:	e9cd 410e 	strd	r4, r1, [sp, #56]	@ 0x38
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80012ea:	9802      	ldr	r0, [sp, #8]
  RCC_OscInitStruct.PLL.PLLM = 8;
  RCC_OscInitStruct.PLL.PLLN = 168;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80012ec:	2107      	movs	r1, #7
 80012ee:	2002      	movs	r0, #2
 80012f0:	e9cd 0112 	strd	r0, r1, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLM = 8;
 80012f4:	2208      	movs	r2, #8
  RCC_OscInitStruct.PLL.PLLN = 168;
 80012f6:	23a8      	movs	r3, #168	@ 0xa8
  RCC_OscInitStruct.PLL.PLLQ = 7;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012f8:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLM = 8;
 80012fa:	9210      	str	r2, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80012fc:	9311      	str	r3, [sp, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012fe:	f002 fb85 	bl	8003a0c <HAL_RCC_OscConfig>
 8001302:	b108      	cbz	r0, 8001308 <SystemClock_Config+0x74>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001304:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001306:	e7fe      	b.n	8001306 <SystemClock_Config+0x72>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001308:	220f      	movs	r2, #15
 800130a:	4603      	mov	r3, r0
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800130c:	e9cd 2403 	strd	r2, r4, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001310:	f44f 55a0 	mov.w	r5, #5120	@ 0x1400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001314:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001318:	a803      	add	r0, sp, #12
 800131a:	2105      	movs	r1, #5
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800131c:	e9cd 3505 	strd	r3, r5, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001320:	9207      	str	r2, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001322:	f002 fd7b 	bl	8003e1c <HAL_RCC_ClockConfig>
 8001326:	b108      	cbz	r0, 800132c <SystemClock_Config+0x98>
 8001328:	b672      	cpsid	i
  while (1)
 800132a:	e7fe      	b.n	800132a <SystemClock_Config+0x96>
}
 800132c:	b015      	add	sp, #84	@ 0x54
 800132e:	bd30      	pop	{r4, r5, pc}
 8001330:	40023800 	.word	0x40023800
 8001334:	40007000 	.word	0x40007000

08001338 <main>:
{
 8001338:	b580      	push	{r7, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800133a:	2400      	movs	r4, #0
{
 800133c:	b0a0      	sub	sp, #128	@ 0x80
  HAL_Init();
 800133e:	f001 f987 	bl	8002650 <HAL_Init>
  SystemClock_Config();
 8001342:	f7ff ffa7 	bl	8001294 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001346:	e9cd 4418 	strd	r4, r4, [sp, #96]	@ 0x60
 800134a:	e9cd 441a 	strd	r4, r4, [sp, #104]	@ 0x68
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800134e:	4db2      	ldr	r5, [pc, #712]	@ (8001618 <main+0x2e0>)
 8001350:	9404      	str	r4, [sp, #16]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001352:	941c      	str	r4, [sp, #112]	@ 0x70
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001354:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_SET);
 8001356:	48b1      	ldr	r0, [pc, #708]	@ (800161c <main+0x2e4>)
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001358:	f043 0310 	orr.w	r3, r3, #16
 800135c:	632b      	str	r3, [r5, #48]	@ 0x30
 800135e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8001360:	f003 0310 	and.w	r3, r3, #16
 8001364:	9304      	str	r3, [sp, #16]
 8001366:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001368:	9405      	str	r4, [sp, #20]
 800136a:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800136c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001370:	632b      	str	r3, [r5, #48]	@ 0x30
 8001372:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8001374:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001378:	9305      	str	r3, [sp, #20]
 800137a:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800137c:	9406      	str	r4, [sp, #24]
 800137e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8001380:	f043 0304 	orr.w	r3, r3, #4
 8001384:	632b      	str	r3, [r5, #48]	@ 0x30
 8001386:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8001388:	f003 0304 	and.w	r3, r3, #4
 800138c:	9306      	str	r3, [sp, #24]
 800138e:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001390:	9407      	str	r4, [sp, #28]
 8001392:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_SET);
 8001394:	2201      	movs	r2, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001396:	4313      	orrs	r3, r2
 8001398:	632b      	str	r3, [r5, #48]	@ 0x30
 800139a:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800139c:	4013      	ands	r3, r2
 800139e:	9307      	str	r3, [sp, #28]
 80013a0:	9b07      	ldr	r3, [sp, #28]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013a2:	9408      	str	r4, [sp, #32]
 80013a4:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80013a6:	f043 0302 	orr.w	r3, r3, #2
 80013aa:	632b      	str	r3, [r5, #48]	@ 0x30
 80013ac:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80013ae:	f003 0302 	and.w	r3, r3, #2
 80013b2:	9308      	str	r3, [sp, #32]
 80013b4:	9b08      	ldr	r3, [sp, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013b6:	9409      	str	r4, [sp, #36]	@ 0x24
 80013b8:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80013ba:	f043 0308 	orr.w	r3, r3, #8
 80013be:	632b      	str	r3, [r5, #48]	@ 0x30
 80013c0:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80013c2:	f003 0308 	and.w	r3, r3, #8
 80013c6:	9309      	str	r3, [sp, #36]	@ 0x24
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_SET);
 80013c8:	210f      	movs	r1, #15
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_SET);
 80013cc:	f002 f8aa 	bl	8003524 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 80013d0:	4622      	mov	r2, r4
 80013d2:	4893      	ldr	r0, [pc, #588]	@ (8001620 <main+0x2e8>)
 80013d4:	2102      	movs	r1, #2
 80013d6:	f002 f8a5 	bl	8003524 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(T_CS_GPIO_Port, T_CS_Pin, GPIO_PIN_SET);
 80013da:	4891      	ldr	r0, [pc, #580]	@ (8001620 <main+0x2e8>)
 80013dc:	2201      	movs	r2, #1
 80013de:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80013e2:	f002 f89f 	bl	8003524 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80013e6:	4622      	mov	r2, r4
 80013e8:	488c      	ldr	r0, [pc, #560]	@ (800161c <main+0x2e4>)
 80013ea:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80013ee:	f002 f899 	bl	8003524 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013f2:	2601      	movs	r6, #1
 80013f4:	f240 130f 	movw	r3, #271	@ 0x10f
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013f8:	4888      	ldr	r0, [pc, #544]	@ (800161c <main+0x2e4>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013fa:	941a      	str	r4, [sp, #104]	@ 0x68
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013fc:	2702      	movs	r7, #2
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013fe:	a918      	add	r1, sp, #96	@ 0x60
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001400:	e9cd 3618 	strd	r3, r6, [sp, #96]	@ 0x60
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001404:	971b      	str	r7, [sp, #108]	@ 0x6c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001406:	f001 fe9d 	bl	8003144 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = T_PEN_Pin;
 800140a:	2220      	movs	r2, #32
 800140c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
  HAL_GPIO_Init(T_PEN_GPIO_Port, &GPIO_InitStruct);
 8001410:	4884      	ldr	r0, [pc, #528]	@ (8001624 <main+0x2ec>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001412:	961a      	str	r6, [sp, #104]	@ 0x68
  HAL_GPIO_Init(T_PEN_GPIO_Port, &GPIO_InitStruct);
 8001414:	a918      	add	r1, sp, #96	@ 0x60
  GPIO_InitStruct.Pin = T_PEN_Pin;
 8001416:	e9cd 2318 	strd	r2, r3, [sp, #96]	@ 0x60
  HAL_GPIO_Init(T_PEN_GPIO_Port, &GPIO_InitStruct);
 800141a:	f001 fe93 	bl	8003144 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_1|T_CS_Pin;
 800141e:	f241 0302 	movw	r3, #4098	@ 0x1002
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001422:	487f      	ldr	r0, [pc, #508]	@ (8001620 <main+0x2e8>)
  GPIO_InitStruct.Pin = GPIO_PIN_1|T_CS_Pin;
 8001424:	9318      	str	r3, [sp, #96]	@ 0x60
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001426:	a918      	add	r1, sp, #96	@ 0x60
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001428:	e9cd 6419 	strd	r6, r4, [sp, #100]	@ 0x64
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800142c:	971b      	str	r7, [sp, #108]	@ 0x6c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800142e:	f001 fe89 	bl	8003144 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001432:	2300      	movs	r3, #0
 8001434:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001438:	4878      	ldr	r0, [pc, #480]	@ (800161c <main+0x2e4>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800143a:	961a      	str	r6, [sp, #104]	@ 0x68
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800143c:	a918      	add	r1, sp, #96	@ 0x60
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800143e:	e9cd 2318 	strd	r2, r3, [sp, #96]	@ 0x60
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001442:	f001 fe7f 	bl	8003144 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8001446:	4622      	mov	r2, r4
 8001448:	2105      	movs	r1, #5
 800144a:	2017      	movs	r0, #23
 800144c:	f001 faa4 	bl	8002998 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001450:	2017      	movs	r0, #23
 8001452:	f001 fadd 	bl	8002a10 <HAL_NVIC_EnableIRQ>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001456:	9402      	str	r4, [sp, #8]
 8001458:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800145a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800145e:	632b      	str	r3, [r5, #48]	@ 0x30
 8001460:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8001462:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001466:	9302      	str	r3, [sp, #8]
 8001468:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800146a:	9403      	str	r4, [sp, #12]
 800146c:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800146e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001472:	632b      	str	r3, [r5, #48]	@ 0x30
 8001474:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8001476:	4d6c      	ldr	r5, [pc, #432]	@ (8001628 <main+0x2f0>)
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001478:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 800147c:	4622      	mov	r2, r4
 800147e:	2105      	movs	r1, #5
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001480:	9303      	str	r3, [sp, #12]
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8001482:	2010      	movs	r0, #16
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001484:	9b03      	ldr	r3, [sp, #12]
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8001486:	f001 fa87 	bl	8002998 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800148a:	2010      	movs	r0, #16
 800148c:	f001 fac0 	bl	8002a10 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 8001490:	4622      	mov	r2, r4
 8001492:	2105      	movs	r1, #5
 8001494:	203b      	movs	r0, #59	@ 0x3b
 8001496:	f001 fa7f 	bl	8002998 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 800149a:	203b      	movs	r0, #59	@ 0x3b
 800149c:	f001 fab8 	bl	8002a10 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 80014a0:	4622      	mov	r2, r4
 80014a2:	2105      	movs	r1, #5
 80014a4:	2045      	movs	r0, #69	@ 0x45
 80014a6:	f001 fa77 	bl	8002998 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80014aa:	2045      	movs	r0, #69	@ 0x45
 80014ac:	f001 fab0 	bl	8002a10 <HAL_NVIC_EnableIRQ>
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 80014b0:	485e      	ldr	r0, [pc, #376]	@ (800162c <main+0x2f4>)
  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 80014b2:	941e      	str	r4, [sp, #120]	@ 0x78
  Timing.AddressHoldTime = 15;
 80014b4:	230f      	movs	r3, #15
  Timing.CLKDivision = 16;
 80014b6:	ed9f 7b56 	vldr	d7, [pc, #344]	@ 8001610 <main+0x2d8>
  Timing.AddressHoldTime = 15;
 80014ba:	9319      	str	r3, [sp, #100]	@ 0x64
  Timing.BusTurnAroundDuration = 15;
 80014bc:	931b      	str	r3, [sp, #108]	@ 0x6c
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80014be:	2310      	movs	r3, #16
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80014c0:	e9c0 4402 	strd	r4, r4, [r0, #8]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 80014c4:	e9c0 4406 	strd	r4, r4, [r0, #24]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 80014c8:	e9c0 4408 	strd	r4, r4, [r0, #32]
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 80014cc:	e9c0 440b 	strd	r4, r4, [r0, #44]	@ 0x2c
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 80014d0:	e9c0 440d 	strd	r4, r4, [r0, #52]	@ 0x34
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 80014d4:	6104      	str	r4, [r0, #16]
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 80014d6:	6444      	str	r4, [r0, #68]	@ 0x44
  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 80014d8:	4622      	mov	r2, r4
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80014da:	6143      	str	r3, [r0, #20]
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 80014dc:	f04f 4420 	mov.w	r4, #2684354560	@ 0xa0000000
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 80014e0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 80014e4:	e9c0 4500 	strd	r4, r5, [r0]
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 80014e8:	6283      	str	r3, [r0, #40]	@ 0x28
  Timing.AddressSetupTime = 6;
 80014ea:	2506      	movs	r5, #6
  Timing.DataSetupTime = 4;
 80014ec:	2304      	movs	r3, #4
  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 80014ee:	a918      	add	r1, sp, #96	@ 0x60
  Timing.CLKDivision = 16;
 80014f0:	ed8d 7b1c 	vstr	d7, [sp, #112]	@ 0x70
  Timing.AddressSetupTime = 6;
 80014f4:	9518      	str	r5, [sp, #96]	@ 0x60
  Timing.DataSetupTime = 4;
 80014f6:	931a      	str	r3, [sp, #104]	@ 0x68
  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 80014f8:	f003 fef4 	bl	80052e4 <HAL_SRAM_Init>
 80014fc:	b108      	cbz	r0, 8001502 <main+0x1ca>
 80014fe:	b672      	cpsid	i
  while (1)
 8001500:	e7fe      	b.n	8001500 <main+0x1c8>
  hsd.Instance = SDIO;
 8001502:	4c4b      	ldr	r4, [pc, #300]	@ (8001630 <main+0x2f8>)
 8001504:	4603      	mov	r3, r0
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8001506:	e9c4 3301 	strd	r3, r3, [r4, #4]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 800150a:	e9c4 3303 	strd	r3, r3, [r4, #12]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800150e:	6163      	str	r3, [r4, #20]
  if (HAL_SD_Init(&hsd) != HAL_OK)
 8001510:	4620      	mov	r0, r4
  hsd.Instance = SDIO;
 8001512:	4b48      	ldr	r3, [pc, #288]	@ (8001634 <main+0x2fc>)
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8001514:	61a5      	str	r5, [r4, #24]
  hsd.Instance = SDIO;
 8001516:	6023      	str	r3, [r4, #0]
  if (HAL_SD_Init(&hsd) != HAL_OK)
 8001518:	f003 fb82 	bl	8004c20 <HAL_SD_Init>
 800151c:	b108      	cbz	r0, 8001522 <main+0x1ea>
 800151e:	b672      	cpsid	i
  while (1)
 8001520:	e7fe      	b.n	8001520 <main+0x1e8>
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 8001522:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001526:	4620      	mov	r0, r4
 8001528:	f003 fbae 	bl	8004c88 <HAL_SD_ConfigWideBusOperation>
 800152c:	4603      	mov	r3, r0
 800152e:	b108      	cbz	r0, 8001534 <main+0x1fc>
 8001530:	b672      	cpsid	i
  while (1)
 8001532:	e7fe      	b.n	8001532 <main+0x1fa>
  hspi2.Instance = SPI2;
 8001534:	4840      	ldr	r0, [pc, #256]	@ (8001638 <main+0x300>)
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001536:	4941      	ldr	r1, [pc, #260]	@ (800163c <main+0x304>)
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001538:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800153a:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800153e:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001542:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001546:	f44f 7282 	mov.w	r2, #260	@ 0x104
  hspi2.Init.CRCPolynomial = 10;
 800154a:	230a      	movs	r3, #10
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800154c:	f44f 7700 	mov.w	r7, #512	@ 0x200
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001550:	2520      	movs	r5, #32
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001552:	e9c0 1200 	strd	r1, r2, [r0]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001556:	6187      	str	r7, [r0, #24]
  hspi2.Init.CRCPolynomial = 10;
 8001558:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800155a:	61c5      	str	r5, [r0, #28]
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800155c:	f003 fcfe 	bl	8004f5c <HAL_SPI_Init>
 8001560:	4604      	mov	r4, r0
 8001562:	b990      	cbnz	r0, 800158a <main+0x252>
  MX_FATFS_Init();
 8001564:	f005 fcb8 	bl	8006ed8 <MX_FATFS_Init>
  hi2s3.Instance = SPI3;
 8001568:	4835      	ldr	r0, [pc, #212]	@ (8001640 <main+0x308>)
 800156a:	4b36      	ldr	r3, [pc, #216]	@ (8001644 <main+0x30c>)
 800156c:	6003      	str	r3, [r0, #0]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 800156e:	4b36      	ldr	r3, [pc, #216]	@ (8001648 <main+0x310>)
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8001570:	6204      	str	r4, [r0, #32]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8001572:	e9c0 7401 	strd	r7, r4, [r0, #4]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8001576:	e9c0 4403 	strd	r4, r4, [r0, #12]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800157a:	e9c0 4406 	strd	r4, r4, [r0, #24]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 800157e:	6143      	str	r3, [r0, #20]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8001580:	f001 ffe0 	bl	8003544 <HAL_I2S_Init>
 8001584:	b118      	cbz	r0, 800158e <main+0x256>
 8001586:	b672      	cpsid	i
  while (1)
 8001588:	e7fe      	b.n	8001588 <main+0x250>
 800158a:	b672      	cpsid	i
 800158c:	e7fe      	b.n	800158c <main+0x254>
  htim7.Instance = TIM7;
 800158e:	4c2f      	ldr	r4, [pc, #188]	@ (800164c <main+0x314>)
  htim7.Init.Prescaler = 420-1;
 8001590:	f8df c0c8 	ldr.w	ip, [pc, #200]	@ 800165c <main+0x324>
 8001594:	60a0      	str	r0, [r4, #8]
  htim7.Init.Period = 1000-1;
 8001596:	f240 33e7 	movw	r3, #999	@ 0x3e7
 800159a:	60e3      	str	r3, [r4, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800159c:	2380      	movs	r3, #128	@ 0x80
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800159e:	e9cd 0018 	strd	r0, r0, [sp, #96]	@ 0x60
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80015a2:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80015a4:	4620      	mov	r0, r4
  htim7.Init.Prescaler = 420-1;
 80015a6:	f240 13a3 	movw	r3, #419	@ 0x1a3
 80015aa:	e9c4 c300 	strd	ip, r3, [r4]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80015ae:	f003 fec7 	bl	8005340 <HAL_TIM_Base_Init>
 80015b2:	b108      	cbz	r0, 80015b8 <main+0x280>
 80015b4:	b672      	cpsid	i
  while (1)
 80015b6:	e7fe      	b.n	80015b6 <main+0x27e>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015b8:	2200      	movs	r2, #0
 80015ba:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80015bc:	4620      	mov	r0, r4
 80015be:	a918      	add	r1, sp, #96	@ 0x60
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015c0:	e9cd 2318 	strd	r2, r3, [sp, #96]	@ 0x60
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80015c4:	f004 fb6a 	bl	8005c9c <HAL_TIMEx_MasterConfigSynchronization>
 80015c8:	b108      	cbz	r0, 80015ce <main+0x296>
 80015ca:	b672      	cpsid	i
  while (1)
 80015cc:	e7fe      	b.n	80015cc <main+0x294>
  hadc3.Instance = ADC3;
 80015ce:	4c20      	ldr	r4, [pc, #128]	@ (8001650 <main+0x318>)
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80015d0:	4a20      	ldr	r2, [pc, #128]	@ (8001654 <main+0x31c>)
  hadc3.Init.NbrOfConversion = 1;
 80015d2:	61e6      	str	r6, [r4, #28]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80015d4:	6166      	str	r6, [r4, #20]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80015d6:	4e20      	ldr	r6, [pc, #128]	@ (8001658 <main+0x320>)
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80015d8:	60a0      	str	r0, [r4, #8]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80015da:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  ADC_ChannelConfTypeDef sConfig = {0};
 80015de:	e9cd 0018 	strd	r0, r0, [sp, #96]	@ 0x60
 80015e2:	e9cd 001a 	strd	r0, r0, [sp, #104]	@ 0x68
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80015e6:	e9c4 6300 	strd	r6, r3, [r4]
  hadc3.Init.ScanConvMode = DISABLE;
 80015ea:	6120      	str	r0, [r4, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80015ec:	7620      	strb	r0, [r4, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80015ee:	f884 0020 	strb.w	r0, [r4, #32]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80015f2:	60e0      	str	r0, [r4, #12]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80015f4:	f884 0030 	strb.w	r0, [r4, #48]	@ 0x30
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80015f8:	2300      	movs	r3, #0
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80015fa:	4620      	mov	r0, r4
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80015fc:	e9c4 230a 	strd	r2, r3, [r4, #40]	@ 0x28
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8001600:	f001 f864 	bl	80026cc <HAL_ADC_Init>
 8001604:	b360      	cbz	r0, 8001660 <main+0x328>
 8001606:	b672      	cpsid	i
  while (1)
 8001608:	e7fe      	b.n	8001608 <main+0x2d0>
 800160a:	bf00      	nop
 800160c:	f3af 8000 	nop.w
 8001610:	00000010 	.word	0x00000010
 8001614:	00000011 	.word	0x00000011
 8001618:	40023800 	.word	0x40023800
 800161c:	40020000 	.word	0x40020000
 8001620:	40020400 	.word	0x40020400
 8001624:	40020800 	.word	0x40020800
 8001628:	a0000104 	.word	0xa0000104
 800162c:	20000488 	.word	0x20000488
 8001630:	200006c8 	.word	0x200006c8
 8001634:	40012c00 	.word	0x40012c00
 8001638:	200005b0 	.word	0x200005b0
 800163c:	40003800 	.word	0x40003800
 8001640:	200007ac 	.word	0x200007ac
 8001644:	40003c00 	.word	0x40003c00
 8001648:	00017700 	.word	0x00017700
 800164c:	20000568 	.word	0x20000568
 8001650:	200007f8 	.word	0x200007f8
 8001654:	0f000001 	.word	0x0f000001
 8001658:	40012200 	.word	0x40012200
 800165c:	40001400 	.word	0x40001400
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001660:	901a      	str	r0, [sp, #104]	@ 0x68
  sConfig.Channel = ADC_CHANNEL_12;
 8001662:	220c      	movs	r2, #12
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001664:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_12;
 8001666:	2301      	movs	r3, #1
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001668:	a918      	add	r1, sp, #96	@ 0x60
  sConfig.Channel = ADC_CHANNEL_12;
 800166a:	e9cd 2318 	strd	r2, r3, [sp, #96]	@ 0x60
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800166e:	f001 f8d9 	bl	8002824 <HAL_ADC_ConfigChannel>
 8001672:	4604      	mov	r4, r0
 8001674:	b108      	cbz	r0, 800167a <main+0x342>
 8001676:	b672      	cpsid	i
  while (1)
 8001678:	e7fe      	b.n	8001678 <main+0x340>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800167a:	e9cd 000d 	strd	r0, r0, [sp, #52]	@ 0x34
  TIM_OC_InitTypeDef sConfigOC = {0};
 800167e:	e9cd 0011 	strd	r0, r0, [sp, #68]	@ 0x44
 8001682:	e9cd 0013 	strd	r0, r0, [sp, #76]	@ 0x4c
 8001686:	e9cd 0015 	strd	r0, r0, [sp, #84]	@ 0x54
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800168a:	900c      	str	r0, [sp, #48]	@ 0x30
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800168c:	900a      	str	r0, [sp, #40]	@ 0x28
  TIM_OC_InitTypeDef sConfigOC = {0};
 800168e:	9010      	str	r0, [sp, #64]	@ 0x40
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001690:	900f      	str	r0, [sp, #60]	@ 0x3c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001692:	900b      	str	r0, [sp, #44]	@ 0x2c
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001694:	4601      	mov	r1, r0
 8001696:	462a      	mov	r2, r5
 8001698:	a818      	add	r0, sp, #96	@ 0x60
 800169a:	f007 f805 	bl	80086a8 <memset>
  htim8.Instance = TIM8;
 800169e:	4862      	ldr	r0, [pc, #392]	@ (8001828 <main+0x4f0>)
 80016a0:	4b62      	ldr	r3, [pc, #392]	@ (800182c <main+0x4f4>)
 80016a2:	6003      	str	r3, [r0, #0]
  htim8.Init.Period = 65535;
 80016a4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016a8:	e9c0 4401 	strd	r4, r4, [r0, #4]
  htim8.Init.RepetitionCounter = 0;
 80016ac:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80016b0:	6184      	str	r4, [r0, #24]
  htim8.Init.Period = 65535;
 80016b2:	60c3      	str	r3, [r0, #12]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80016b4:	f003 fe44 	bl	8005340 <HAL_TIM_Base_Init>
 80016b8:	b108      	cbz	r0, 80016be <main+0x386>
 80016ba:	b672      	cpsid	i
  while (1)
 80016bc:	e7fe      	b.n	80016bc <main+0x384>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016be:	f44f 5680 	mov.w	r6, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80016c2:	4859      	ldr	r0, [pc, #356]	@ (8001828 <main+0x4f0>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016c4:	960c      	str	r6, [sp, #48]	@ 0x30
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80016c6:	a90c      	add	r1, sp, #48	@ 0x30
 80016c8:	f004 f99a 	bl	8005a00 <HAL_TIM_ConfigClockSource>
 80016cc:	b108      	cbz	r0, 80016d2 <main+0x39a>
 80016ce:	b672      	cpsid	i
  while (1)
 80016d0:	e7fe      	b.n	80016d0 <main+0x398>
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80016d2:	4855      	ldr	r0, [pc, #340]	@ (8001828 <main+0x4f0>)
 80016d4:	f003 ff3e 	bl	8005554 <HAL_TIM_PWM_Init>
 80016d8:	b108      	cbz	r0, 80016de <main+0x3a6>
 80016da:	b672      	cpsid	i
  while (1)
 80016dc:	e7fe      	b.n	80016dc <main+0x3a4>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80016de:	4852      	ldr	r0, [pc, #328]	@ (8001828 <main+0x4f0>)
 80016e0:	a90a      	add	r1, sp, #40	@ 0x28
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016e2:	2400      	movs	r4, #0
 80016e4:	2500      	movs	r5, #0
 80016e6:	e9cd 450a 	strd	r4, r5, [sp, #40]	@ 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80016ea:	f004 fad7 	bl	8005c9c <HAL_TIMEx_MasterConfigSynchronization>
 80016ee:	4602      	mov	r2, r0
 80016f0:	b108      	cbz	r0, 80016f6 <main+0x3be>
 80016f2:	b672      	cpsid	i
  while (1)
 80016f4:	e7fe      	b.n	80016f4 <main+0x3bc>
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80016f6:	e9cd 0011 	strd	r0, r0, [sp, #68]	@ 0x44
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80016fa:	9013      	str	r0, [sp, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80016fc:	9016      	str	r0, [sp, #88]	@ 0x58
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80016fe:	2360      	movs	r3, #96	@ 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001700:	4849      	ldr	r0, [pc, #292]	@ (8001828 <main+0x4f0>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001702:	9310      	str	r3, [sp, #64]	@ 0x40
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001704:	a910      	add	r1, sp, #64	@ 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001706:	e9cd 4514 	strd	r4, r5, [sp, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800170a:	f004 f873 	bl	80057f4 <HAL_TIM_PWM_ConfigChannel>
 800170e:	b108      	cbz	r0, 8001714 <main+0x3dc>
 8001710:	b672      	cpsid	i
  while (1)
 8001712:	e7fe      	b.n	8001712 <main+0x3da>
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001714:	4844      	ldr	r0, [pc, #272]	@ (8001828 <main+0x4f0>)
 8001716:	2204      	movs	r2, #4
 8001718:	a910      	add	r1, sp, #64	@ 0x40
 800171a:	f004 f86b 	bl	80057f4 <HAL_TIM_PWM_ConfigChannel>
 800171e:	b108      	cbz	r0, 8001724 <main+0x3ec>
 8001720:	b672      	cpsid	i
  while (1)
 8001722:	e7fe      	b.n	8001722 <main+0x3ea>
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001724:	e9cd 0018 	strd	r0, r0, [sp, #96]	@ 0x60
  sBreakDeadTimeConfig.DeadTime = 0;
 8001728:	e9cd 001a 	strd	r0, r0, [sp, #104]	@ 0x68
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800172c:	901f      	str	r0, [sp, #124]	@ 0x7c
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800172e:	2200      	movs	r2, #0
 8001730:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001734:	483c      	ldr	r0, [pc, #240]	@ (8001828 <main+0x4f0>)
 8001736:	a918      	add	r1, sp, #96	@ 0x60
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001738:	e9cd 231c 	strd	r2, r3, [sp, #112]	@ 0x70
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800173c:	f004 faee 	bl	8005d1c <HAL_TIMEx_ConfigBreakDeadTime>
 8001740:	4604      	mov	r4, r0
 8001742:	b108      	cbz	r0, 8001748 <main+0x410>
 8001744:	b672      	cpsid	i
  while (1)
 8001746:	e7fe      	b.n	8001746 <main+0x40e>
  htim9.Instance = TIM9;
 8001748:	4d39      	ldr	r5, [pc, #228]	@ (8001830 <main+0x4f8>)
  HAL_TIM_MspPostInit(&htim8);
 800174a:	4837      	ldr	r0, [pc, #220]	@ (8001828 <main+0x4f0>)
 800174c:	f000 fad0 	bl	8001cf0 <HAL_TIM_MspPostInit>
  htim9.Instance = TIM9;
 8001750:	4b38      	ldr	r3, [pc, #224]	@ (8001834 <main+0x4fc>)
 8001752:	602b      	str	r3, [r5, #0]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8001754:	4628      	mov	r0, r5
  htim9.Init.Period = 65535;
 8001756:	f64f 73ff 	movw	r3, #65535	@ 0xffff
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800175a:	e9cd 4410 	strd	r4, r4, [sp, #64]	@ 0x40
 800175e:	e9cd 4412 	strd	r4, r4, [sp, #72]	@ 0x48
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001762:	e9cd 4418 	strd	r4, r4, [sp, #96]	@ 0x60
 8001766:	e9cd 441a 	strd	r4, r4, [sp, #104]	@ 0x68
 800176a:	e9cd 441c 	strd	r4, r4, [sp, #112]	@ 0x70
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 800176e:	e9c5 4401 	strd	r4, r4, [r5, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001772:	941e      	str	r4, [sp, #120]	@ 0x78
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001774:	612c      	str	r4, [r5, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001776:	61ac      	str	r4, [r5, #24]
  htim9.Init.Period = 65535;
 8001778:	60eb      	str	r3, [r5, #12]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 800177a:	f003 fde1 	bl	8005340 <HAL_TIM_Base_Init>
 800177e:	b108      	cbz	r0, 8001784 <main+0x44c>
 8001780:	b672      	cpsid	i
  while (1)
 8001782:	e7fe      	b.n	8001782 <main+0x44a>
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8001784:	a910      	add	r1, sp, #64	@ 0x40
 8001786:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001788:	9610      	str	r6, [sp, #64]	@ 0x40
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 800178a:	f004 f939 	bl	8005a00 <HAL_TIM_ConfigClockSource>
 800178e:	b108      	cbz	r0, 8001794 <main+0x45c>
 8001790:	b672      	cpsid	i
  while (1)
 8001792:	e7fe      	b.n	8001792 <main+0x45a>
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8001794:	4628      	mov	r0, r5
 8001796:	f003 fedd 	bl	8005554 <HAL_TIM_PWM_Init>
 800179a:	4602      	mov	r2, r0
 800179c:	b108      	cbz	r0, 80017a2 <main+0x46a>
 800179e:	b672      	cpsid	i
  while (1)
 80017a0:	e7fe      	b.n	80017a0 <main+0x468>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80017a2:	2660      	movs	r6, #96	@ 0x60
 80017a4:	2700      	movs	r7, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80017a6:	4628      	mov	r0, r5
 80017a8:	a918      	add	r1, sp, #96	@ 0x60
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80017aa:	e9cd 6718 	strd	r6, r7, [sp, #96]	@ 0x60
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80017ae:	921a      	str	r2, [sp, #104]	@ 0x68
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80017b0:	921c      	str	r2, [sp, #112]	@ 0x70
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80017b2:	f004 f81f 	bl	80057f4 <HAL_TIM_PWM_ConfigChannel>
 80017b6:	b108      	cbz	r0, 80017bc <main+0x484>
 80017b8:	b672      	cpsid	i
  while (1)
 80017ba:	e7fe      	b.n	80017ba <main+0x482>
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80017bc:	481c      	ldr	r0, [pc, #112]	@ (8001830 <main+0x4f8>)
 80017be:	2204      	movs	r2, #4
 80017c0:	a918      	add	r1, sp, #96	@ 0x60
 80017c2:	f004 f817 	bl	80057f4 <HAL_TIM_PWM_ConfigChannel>
 80017c6:	4604      	mov	r4, r0
 80017c8:	b108      	cbz	r0, 80017ce <main+0x496>
 80017ca:	b672      	cpsid	i
  while (1)
 80017cc:	e7fe      	b.n	80017cc <main+0x494>
  HAL_TIM_MspPostInit(&htim9);
 80017ce:	4818      	ldr	r0, [pc, #96]	@ (8001830 <main+0x4f8>)
 80017d0:	f000 fa8e 	bl	8001cf0 <HAL_TIM_MspPostInit>
  HAL_TIM_Base_Start_IT(&htim7);
 80017d4:	4818      	ldr	r0, [pc, #96]	@ (8001838 <main+0x500>)
 80017d6:	f003 fe81 	bl	80054dc <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim8);
 80017da:	4813      	ldr	r0, [pc, #76]	@ (8001828 <main+0x4f0>)
 80017dc:	f003 fe48 	bl	8005470 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim9);
 80017e0:	4813      	ldr	r0, [pc, #76]	@ (8001830 <main+0x4f8>)
 80017e2:	f003 fe45 	bl	8005470 <HAL_TIM_Base_Start>
  LCD_Init();
 80017e6:	f7ff fb25 	bl	8000e34 <LCD_Init>
  Touch_Init();
 80017ea:	f000 fb97 	bl	8001f1c <Touch_Init>
  Touch_Load_Calibration();
 80017ee:	f000 feb9 	bl	8002564 <Touch_Load_Calibration>
  if (!Touch_Is_Calibrated()) {
 80017f2:	f000 fc47 	bl	8002084 <Touch_Is_Calibrated>
 80017f6:	b940      	cbnz	r0, 800180a <main+0x4d2>
	  Touch_Calibrate();  // This will automatically save to flash
 80017f8:	f000 fc4a 	bl	8002090 <Touch_Calibrate>
	  movepx(100);
 80017fc:	ed9f 8a0f 	vldr	s16, [pc, #60]	@ 800183c <main+0x504>
 8001800:	eeb0 0a48 	vmov.f32	s0, s16
 8001804:	f000 f83e 	bl	8001884 <movepx>
  while(1){
 8001808:	e7fa      	b.n	8001800 <main+0x4c8>
	  LCD_Fill(LCD_COLOR_WHITE);
 800180a:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800180e:	f7ff fc2d 	bl	800106c <LCD_Fill>
	  LCD_DrawString(0,0, "Touch calibrate complete", LCD_COLOR_GREEN, LCD_COLOR_WHITE);
 8001812:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001816:	9300      	str	r3, [sp, #0]
 8001818:	4a09      	ldr	r2, [pc, #36]	@ (8001840 <main+0x508>)
 800181a:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 800181e:	4621      	mov	r1, r4
 8001820:	4620      	mov	r0, r4
 8001822:	f7ff fcb9 	bl	8001198 <LCD_DrawString>
 8001826:	e7e9      	b.n	80017fc <main+0x4c4>
 8001828:	20000520 	.word	0x20000520
 800182c:	40010400 	.word	0x40010400
 8001830:	200004d8 	.word	0x200004d8
 8001834:	40014000 	.word	0x40014000
 8001838:	20000568 	.word	0x20000568
 800183c:	42c80000 	.word	0x42c80000
 8001840:	08008f38 	.word	0x08008f38

08001844 <HAL_TIM_PeriodElapsedCallback>:
  if (htim->Instance == TIM1)
 8001844:	4a0c      	ldr	r2, [pc, #48]	@ (8001878 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001846:	6803      	ldr	r3, [r0, #0]
 8001848:	4293      	cmp	r3, r2
 800184a:	d003      	beq.n	8001854 <HAL_TIM_PeriodElapsedCallback+0x10>
  if (htim->Instance == TIM7) {
 800184c:	4a0b      	ldr	r2, [pc, #44]	@ (800187c <HAL_TIM_PeriodElapsedCallback+0x38>)
 800184e:	4293      	cmp	r3, r2
 8001850:	d009      	beq.n	8001866 <HAL_TIM_PeriodElapsedCallback+0x22>
 8001852:	4770      	bx	lr
{
 8001854:	b510      	push	{r4, lr}
 8001856:	4604      	mov	r4, r0
    HAL_IncTick();
 8001858:	f000 ff14 	bl	8002684 <HAL_IncTick>
  if (htim->Instance == TIM7) {
 800185c:	6823      	ldr	r3, [r4, #0]
 800185e:	4a07      	ldr	r2, [pc, #28]	@ (800187c <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001860:	4293      	cmp	r3, r2
 8001862:	d003      	beq.n	800186c <HAL_TIM_PeriodElapsedCallback+0x28>
}
 8001864:	bd10      	pop	{r4, pc}
	  lv_tick_inc(5);
 8001866:	2005      	movs	r0, #5
 8001868:	f000 beba 	b.w	80025e0 <lv_tick_inc>
}
 800186c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	  lv_tick_inc(5);
 8001870:	2005      	movs	r0, #5
 8001872:	f000 beb5 	b.w	80025e0 <lv_tick_inc>
 8001876:	bf00      	nop
 8001878:	40010000 	.word	0x40010000
 800187c:	40001400 	.word	0x40001400

08001880 <Error_Handler>:
 8001880:	b672      	cpsid	i
  while (1)
 8001882:	e7fe      	b.n	8001882 <Error_Handler+0x2>

08001884 <movepx>:
Point storage2;
Direction pastdirection;

  // 1d
  //x
  void movepx(float time){
 8001884:	b510      	push	{r4, lr}
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_0,GPIO_PIN_RESET);
		HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8001886:	4c0e      	ldr	r4, [pc, #56]	@ (80018c0 <movepx+0x3c>)
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_0,GPIO_PIN_RESET);
 8001888:	480e      	ldr	r0, [pc, #56]	@ (80018c4 <movepx+0x40>)
  void movepx(float time){
 800188a:	ed2d 8b02 	vpush	{d8}
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_0,GPIO_PIN_RESET);
 800188e:	2200      	movs	r2, #0
 8001890:	2101      	movs	r1, #1
  void movepx(float time){
 8001892:	eeb0 8a40 	vmov.f32	s16, s0
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_0,GPIO_PIN_RESET);
 8001896:	f001 fe45 	bl	8003524 <HAL_GPIO_WritePin>
		HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 800189a:	2100      	movs	r1, #0
 800189c:	4620      	mov	r0, r4
 800189e:	f003 fef1 	bl	8005684 <HAL_TIM_PWM_Start>
		HAL_Delay(time);
 80018a2:	eefc 7ac8 	vcvt.u32.f32	s15, s16
 80018a6:	ee17 0a90 	vmov	r0, s15
 80018aa:	f000 fefd 	bl	80026a8 <HAL_Delay>
		HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_1);
  }
 80018ae:	ecbd 8b02 	vpop	{d8}
		HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_1);
 80018b2:	4620      	mov	r0, r4
 80018b4:	2100      	movs	r1, #0
  }
 80018b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_1);
 80018ba:	f003 bf4b 	b.w	8005754 <HAL_TIM_PWM_Stop>
 80018be:	bf00      	nop
 80018c0:	20000520 	.word	0x20000520
 80018c4:	40020000 	.word	0x40020000

080018c8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018c8:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001904 <HAL_MspInit+0x3c>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	9200      	str	r2, [sp, #0]
 80018d0:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 80018d2:	f441 4180 	orr.w	r1, r1, #16384	@ 0x4000
 80018d6:	6459      	str	r1, [r3, #68]	@ 0x44
 80018d8:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 80018da:	f400 4080 	and.w	r0, r0, #16384	@ 0x4000
 80018de:	9000      	str	r0, [sp, #0]
 80018e0:	9800      	ldr	r0, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018e2:	9201      	str	r2, [sp, #4]
 80018e4:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 80018e6:	f040 5080 	orr.w	r0, r0, #268435456	@ 0x10000000
 80018ea:	6418      	str	r0, [r3, #64]	@ 0x40
 80018ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018f2:	9301      	str	r3, [sp, #4]
 80018f4:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80018f6:	210f      	movs	r1, #15
 80018f8:	f06f 0001 	mvn.w	r0, #1

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018fc:	b002      	add	sp, #8
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80018fe:	f001 b84b 	b.w	8002998 <HAL_NVIC_SetPriority>
 8001902:	bf00      	nop
 8001904:	40023800 	.word	0x40023800

08001908 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001908:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC3)
 800190a:	4a19      	ldr	r2, [pc, #100]	@ (8001970 <HAL_ADC_MspInit+0x68>)
 800190c:	6801      	ldr	r1, [r0, #0]
{
 800190e:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001910:	2300      	movs	r3, #0
  if(hadc->Instance==ADC3)
 8001912:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001914:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8001918:	e9cd 3304 	strd	r3, r3, [sp, #16]
 800191c:	9306      	str	r3, [sp, #24]
  if(hadc->Instance==ADC3)
 800191e:	d002      	beq.n	8001926 <HAL_ADC_MspInit+0x1e>

    /* USER CODE END ADC3_MspInit 1 */

  }

}
 8001920:	b009      	add	sp, #36	@ 0x24
 8001922:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_ADC3_CLK_ENABLE();
 8001926:	f502 328b 	add.w	r2, r2, #71168	@ 0x11600
 800192a:	9300      	str	r3, [sp, #0]
 800192c:	6c50      	ldr	r0, [r2, #68]	@ 0x44
 800192e:	f440 6080 	orr.w	r0, r0, #1024	@ 0x400
 8001932:	6450      	str	r0, [r2, #68]	@ 0x44
 8001934:	6c50      	ldr	r0, [r2, #68]	@ 0x44
 8001936:	f400 6080 	and.w	r0, r0, #1024	@ 0x400
 800193a:	9000      	str	r0, [sp, #0]
 800193c:	9800      	ldr	r0, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800193e:	9301      	str	r3, [sp, #4]
 8001940:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001942:	480c      	ldr	r0, [pc, #48]	@ (8001974 <HAL_ADC_MspInit+0x6c>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001944:	f043 0304 	orr.w	r3, r3, #4
 8001948:	6313      	str	r3, [r2, #48]	@ 0x30
 800194a:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800194c:	ed9f 7b06 	vldr	d7, [pc, #24]	@ 8001968 <HAL_ADC_MspInit+0x60>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001950:	f003 0304 	and.w	r3, r3, #4
 8001954:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001956:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001958:	ed8d 7b02 	vstr	d7, [sp, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800195c:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800195e:	f001 fbf1 	bl	8003144 <HAL_GPIO_Init>
}
 8001962:	b009      	add	sp, #36	@ 0x24
 8001964:	f85d fb04 	ldr.w	pc, [sp], #4
 8001968:	00000004 	.word	0x00000004
 800196c:	00000003 	.word	0x00000003
 8001970:	40012200 	.word	0x40012200
 8001974:	40020800 	.word	0x40020800

08001978 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001978:	b5f0      	push	{r4, r5, r6, r7, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
  if(hi2s->Instance==SPI3)
 800197a:	4a3a      	ldr	r2, [pc, #232]	@ (8001a64 <HAL_I2S_MspInit+0xec>)
 800197c:	6801      	ldr	r1, [r0, #0]
{
 800197e:	b08f      	sub	sp, #60	@ 0x3c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001980:	2300      	movs	r3, #0
  if(hi2s->Instance==SPI3)
 8001982:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001984:	e9cd 3309 	strd	r3, r3, [sp, #36]	@ 0x24
 8001988:	e9cd 330b 	strd	r3, r3, [sp, #44]	@ 0x2c
 800198c:	930d      	str	r3, [sp, #52]	@ 0x34
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800198e:	9307      	str	r3, [sp, #28]
  if(hi2s->Instance==SPI3)
 8001990:	d001      	beq.n	8001996 <HAL_I2S_MspInit+0x1e>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8001992:	b00f      	add	sp, #60	@ 0x3c
 8001994:	bdf0      	pop	{r4, r5, r6, r7, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001996:	2378      	movs	r3, #120	@ 0x78
 8001998:	2201      	movs	r2, #1
 800199a:	e9cd 2304 	strd	r2, r3, [sp, #16]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 800199e:	4604      	mov	r4, r0
 80019a0:	2302      	movs	r3, #2
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80019a2:	a804      	add	r0, sp, #16
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80019a4:	9306      	str	r3, [sp, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80019a6:	f002 fb09 	bl	8003fbc <HAL_RCCEx_PeriphCLKConfig>
 80019aa:	2800      	cmp	r0, #0
 80019ac:	d154      	bne.n	8001a58 <HAL_I2S_MspInit+0xe0>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80019ae:	4b2e      	ldr	r3, [pc, #184]	@ (8001a68 <HAL_I2S_MspInit+0xf0>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019b0:	482e      	ldr	r0, [pc, #184]	@ (8001a6c <HAL_I2S_MspInit+0xf4>)
    __HAL_RCC_SPI3_CLK_ENABLE();
 80019b2:	2600      	movs	r6, #0
 80019b4:	9601      	str	r6, [sp, #4]
 80019b6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80019b8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80019bc:	641a      	str	r2, [r3, #64]	@ 0x40
 80019be:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80019c0:	f402 4200 	and.w	r2, r2, #32768	@ 0x8000
 80019c4:	9201      	str	r2, [sp, #4]
 80019c6:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019c8:	9602      	str	r6, [sp, #8]
 80019ca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80019cc:	f042 0201 	orr.w	r2, r2, #1
 80019d0:	631a      	str	r2, [r3, #48]	@ 0x30
 80019d2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80019d4:	f002 0201 	and.w	r2, r2, #1
 80019d8:	9202      	str	r2, [sp, #8]
 80019da:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019dc:	9603      	str	r6, [sp, #12]
 80019de:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80019e0:	f042 0202 	orr.w	r2, r2, #2
 80019e4:	631a      	str	r2, [r3, #48]	@ 0x30
 80019e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e8:	960b      	str	r6, [sp, #44]	@ 0x2c
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019ea:	f003 0302 	and.w	r3, r3, #2
 80019ee:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80019f0:	2506      	movs	r5, #6
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80019f2:	2310      	movs	r3, #16
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019f4:	2702      	movs	r7, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019f6:	a909      	add	r1, sp, #36	@ 0x24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019f8:	9a03      	ldr	r2, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80019fa:	950d      	str	r5, [sp, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019fc:	e9cd 3709 	strd	r3, r7, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a00:	960c      	str	r6, [sp, #48]	@ 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a02:	f001 fb9f 	bl	8003144 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8001a06:	2328      	movs	r3, #40	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a08:	4819      	ldr	r0, [pc, #100]	@ (8001a70 <HAL_I2S_MspInit+0xf8>)
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001a0a:	950d      	str	r5, [sp, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a0c:	a909      	add	r1, sp, #36	@ 0x24
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8001a0e:	4d19      	ldr	r5, [pc, #100]	@ (8001a74 <HAL_I2S_MspInit+0xfc>)
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8001a10:	9309      	str	r3, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a12:	e9cd 660b 	strd	r6, r6, [sp, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a16:	970a      	str	r7, [sp, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a18:	f001 fb94 	bl	8003144 <HAL_GPIO_Init>
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8001a1c:	4a16      	ldr	r2, [pc, #88]	@ (8001a78 <HAL_I2S_MspInit+0x100>)
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001a1e:	2340      	movs	r3, #64	@ 0x40
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8001a20:	e9c5 2600 	strd	r2, r6, [r5]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001a24:	60ab      	str	r3, [r5, #8]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001a26:	f44f 6280 	mov.w	r2, #1024	@ 0x400
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001a2a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001a2e:	e9c5 6203 	strd	r6, r2, [r5, #12]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001a32:	616b      	str	r3, [r5, #20]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 8001a34:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a38:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a3c:	e9c5 2306 	strd	r2, r3, [r5, #24]
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8001a40:	4628      	mov	r0, r5
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001a42:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001a46:	e9c5 3608 	strd	r3, r6, [r5, #32]
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8001a4a:	f000 ffef 	bl	8002a2c <HAL_DMA_Init>
 8001a4e:	b930      	cbnz	r0, 8001a5e <HAL_I2S_MspInit+0xe6>
    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 8001a50:	63a5      	str	r5, [r4, #56]	@ 0x38
 8001a52:	63ac      	str	r4, [r5, #56]	@ 0x38
}
 8001a54:	b00f      	add	sp, #60	@ 0x3c
 8001a56:	bdf0      	pop	{r4, r5, r6, r7, pc}
      Error_Handler();
 8001a58:	f7ff ff12 	bl	8001880 <Error_Handler>
 8001a5c:	e7a7      	b.n	80019ae <HAL_I2S_MspInit+0x36>
      Error_Handler();
 8001a5e:	f7ff ff0f 	bl	8001880 <Error_Handler>
 8001a62:	e7f5      	b.n	8001a50 <HAL_I2S_MspInit+0xd8>
 8001a64:	40003c00 	.word	0x40003c00
 8001a68:	40023800 	.word	0x40023800
 8001a6c:	40020000 	.word	0x40020000
 8001a70:	40020400 	.word	0x40020400
 8001a74:	2000074c 	.word	0x2000074c
 8001a78:	40026088 	.word	0x40026088

08001a7c <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8001a7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hsd->Instance==SDIO)
 8001a80:	4b50      	ldr	r3, [pc, #320]	@ (8001bc4 <HAL_SD_MspInit+0x148>)
 8001a82:	6802      	ldr	r2, [r0, #0]
{
 8001a84:	b08a      	sub	sp, #40	@ 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a86:	2400      	movs	r4, #0
  if(hsd->Instance==SDIO)
 8001a88:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a8a:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8001a8e:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8001a92:	9408      	str	r4, [sp, #32]
  if(hsd->Instance==SDIO)
 8001a94:	d002      	beq.n	8001a9c <HAL_SD_MspInit+0x20>

    /* USER CODE END SDIO_MspInit 1 */

  }

}
 8001a96:	b00a      	add	sp, #40	@ 0x28
 8001a98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_SDIO_CLK_ENABLE();
 8001a9c:	f503 3386 	add.w	r3, r3, #68608	@ 0x10c00
 8001aa0:	9401      	str	r4, [sp, #4]
 8001aa2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001aa4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001aa8:	645a      	str	r2, [r3, #68]	@ 0x44
 8001aaa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001aac:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8001ab0:	9201      	str	r2, [sp, #4]
 8001ab2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ab4:	9402      	str	r4, [sp, #8]
 8001ab6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001ab8:	f042 0204 	orr.w	r2, r2, #4
 8001abc:	631a      	str	r2, [r3, #48]	@ 0x30
 8001abe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001ac0:	f002 0204 	and.w	r2, r2, #4
 8001ac4:	9202      	str	r2, [sp, #8]
 8001ac6:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ac8:	9403      	str	r4, [sp, #12]
 8001aca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001acc:	f042 0208 	orr.w	r2, r2, #8
 8001ad0:	631a      	str	r2, [r3, #48]	@ 0x30
 8001ad2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ad4:	f003 0308 	and.w	r3, r3, #8
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001ad8:	f44f 52f8 	mov.w	r2, #7936	@ 0x1f00
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001adc:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ade:	2703      	movs	r7, #3
 8001ae0:	260c      	movs	r6, #12
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001ae2:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ae4:	a904      	add	r1, sp, #16
 8001ae6:	4605      	mov	r5, r0
 8001ae8:	4837      	ldr	r0, [pc, #220]	@ (8001bc8 <HAL_SD_MspInit+0x14c>)
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001aea:	e9cd 2304 	strd	r2, r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aee:	e9cd 7607 	strd	r7, r6, [sp, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001af2:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001af4:	f04f 0804 	mov.w	r8, #4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001af8:	f001 fb24 	bl	8003144 <HAL_GPIO_Init>
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001afc:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001afe:	4833      	ldr	r0, [pc, #204]	@ (8001bcc <HAL_SD_MspInit+0x150>)
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001b00:	9608      	str	r6, [sp, #32]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b02:	a904      	add	r1, sp, #16
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8001b04:	4e32      	ldr	r6, [pc, #200]	@ (8001bd0 <HAL_SD_MspInit+0x154>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b06:	e9cd 8304 	strd	r8, r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b0a:	e9cd 4706 	strd	r4, r7, [sp, #24]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b0e:	f001 fb19 	bl	8003144 <HAL_GPIO_Init>
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8001b12:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001b16:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001b1a:	e9c6 230b 	strd	r2, r3, [r6, #44]	@ 0x2c
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8001b1e:	4a2d      	ldr	r2, [pc, #180]	@ (8001bd4 <HAL_SD_MspInit+0x158>)
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001b20:	f8c6 8024 	str.w	r8, [r6, #36]	@ 0x24
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8001b24:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8001b28:	e9c6 2300 	strd	r2, r3, [r6]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001b2c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001b30:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b34:	e9c6 2304 	strd	r2, r3, [r6, #16]
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8001b38:	4630      	mov	r0, r6
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8001b3a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001b3e:	2320      	movs	r3, #32
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b40:	e9c6 4402 	strd	r4, r4, [r6, #8]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8001b44:	e9c6 2306 	strd	r2, r3, [r6, #24]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001b48:	6234      	str	r4, [r6, #32]
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001b4a:	62b7      	str	r7, [r6, #40]	@ 0x28
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8001b4c:	f000 ff6e 	bl	8002a2c <HAL_DMA_Init>
 8001b50:	bb90      	cbnz	r0, 8001bb8 <HAL_SD_MspInit+0x13c>
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8001b52:	4c21      	ldr	r4, [pc, #132]	@ (8001bd8 <HAL_SD_MspInit+0x15c>)
 8001b54:	4921      	ldr	r1, [pc, #132]	@ (8001bdc <HAL_SD_MspInit+0x160>)
    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 8001b56:	642e      	str	r6, [r5, #64]	@ 0x40
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8001b58:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b5c:	2300      	movs	r3, #0
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8001b5e:	e9c4 1200 	strd	r1, r2, [r4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001b62:	2140      	movs	r1, #64	@ 0x40
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001b64:	f44f 6280 	mov.w	r2, #1024	@ 0x400
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b68:	e9c4 1302 	strd	r1, r3, [r4, #8]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001b6c:	6122      	str	r2, [r4, #16]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001b6e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001b72:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001b76:	e9c4 1205 	strd	r1, r2, [r4, #20]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8001b7a:	2220      	movs	r2, #32
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001b7c:	e9c4 2307 	strd	r2, r3, [r4, #28]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001b80:	2104      	movs	r1, #4
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001b82:	2303      	movs	r3, #3
 8001b84:	e9c4 1309 	strd	r1, r3, [r4, #36]	@ 0x24
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8001b88:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001b8c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8001b90:	4620      	mov	r0, r4
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001b92:	e9c4 230b 	strd	r2, r3, [r4, #44]	@ 0x2c
    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 8001b96:	63b5      	str	r5, [r6, #56]	@ 0x38
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8001b98:	f000 ff48 	bl	8002a2c <HAL_DMA_Init>
 8001b9c:	b978      	cbnz	r0, 8001bbe <HAL_SD_MspInit+0x142>
    HAL_NVIC_SetPriority(SDIO_IRQn, 5, 0);
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	2105      	movs	r1, #5
    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8001ba2:	63ec      	str	r4, [r5, #60]	@ 0x3c
    HAL_NVIC_SetPriority(SDIO_IRQn, 5, 0);
 8001ba4:	2031      	movs	r0, #49	@ 0x31
    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8001ba6:	63a5      	str	r5, [r4, #56]	@ 0x38
    HAL_NVIC_SetPriority(SDIO_IRQn, 5, 0);
 8001ba8:	f000 fef6 	bl	8002998 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8001bac:	2031      	movs	r0, #49	@ 0x31
 8001bae:	f000 ff2f 	bl	8002a10 <HAL_NVIC_EnableIRQ>
}
 8001bb2:	b00a      	add	sp, #40	@ 0x28
 8001bb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      Error_Handler();
 8001bb8:	f7ff fe62 	bl	8001880 <Error_Handler>
 8001bbc:	e7c9      	b.n	8001b52 <HAL_SD_MspInit+0xd6>
      Error_Handler();
 8001bbe:	f7ff fe5f 	bl	8001880 <Error_Handler>
 8001bc2:	e7ec      	b.n	8001b9e <HAL_SD_MspInit+0x122>
 8001bc4:	40012c00 	.word	0x40012c00
 8001bc8:	40020800 	.word	0x40020800
 8001bcc:	40020c00 	.word	0x40020c00
 8001bd0:	20000668 	.word	0x20000668
 8001bd4:	40026458 	.word	0x40026458
 8001bd8:	20000608 	.word	0x20000608
 8001bdc:	400264a0 	.word	0x400264a0

08001be0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001be0:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hspi->Instance==SPI2)
 8001be2:	4a1b      	ldr	r2, [pc, #108]	@ (8001c50 <HAL_SPI_MspInit+0x70>)
 8001be4:	6801      	ldr	r1, [r0, #0]
{
 8001be6:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001be8:	2300      	movs	r3, #0
  if(hspi->Instance==SPI2)
 8001bea:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bec:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8001bf0:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8001bf4:	9306      	str	r3, [sp, #24]
  if(hspi->Instance==SPI2)
 8001bf6:	d001      	beq.n	8001bfc <HAL_SPI_MspInit+0x1c>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8001bf8:	b008      	add	sp, #32
 8001bfa:	bd10      	pop	{r4, pc}
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001bfc:	f502 3200 	add.w	r2, r2, #131072	@ 0x20000
 8001c00:	9300      	str	r3, [sp, #0]
 8001c02:	6c10      	ldr	r0, [r2, #64]	@ 0x40
 8001c04:	f440 4080 	orr.w	r0, r0, #16384	@ 0x4000
 8001c08:	6410      	str	r0, [r2, #64]	@ 0x40
 8001c0a:	6c10      	ldr	r0, [r2, #64]	@ 0x40
 8001c0c:	f400 4080 	and.w	r0, r0, #16384	@ 0x4000
 8001c10:	9000      	str	r0, [sp, #0]
 8001c12:	9800      	ldr	r0, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c14:	9301      	str	r3, [sp, #4]
 8001c16:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c18:	480e      	ldr	r0, [pc, #56]	@ (8001c54 <HAL_SPI_MspInit+0x74>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c1a:	f043 0302 	orr.w	r3, r3, #2
 8001c1e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c20:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001c22:	ed9f 7b09 	vldr	d7, [pc, #36]	@ 8001c48 <HAL_SPI_MspInit+0x68>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c26:	f003 0302 	and.w	r3, r3, #2
 8001c2a:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c2c:	2203      	movs	r2, #3
 8001c2e:	2305      	movs	r3, #5
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c30:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001c32:	ed8d 7b02 	vstr	d7, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c36:	e9cd 2305 	strd	r2, r3, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c3a:	9c01      	ldr	r4, [sp, #4]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c3c:	f001 fa82 	bl	8003144 <HAL_GPIO_Init>
}
 8001c40:	b008      	add	sp, #32
 8001c42:	bd10      	pop	{r4, pc}
 8001c44:	f3af 8000 	nop.w
 8001c48:	0000e000 	.word	0x0000e000
 8001c4c:	00000002 	.word	0x00000002
 8001c50:	40003800 	.word	0x40003800
 8001c54:	40020400 	.word	0x40020400

08001c58 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c58:	b500      	push	{lr}
  if(htim_base->Instance==TIM7)
 8001c5a:	4a21      	ldr	r2, [pc, #132]	@ (8001ce0 <HAL_TIM_Base_MspInit+0x88>)
 8001c5c:	6803      	ldr	r3, [r0, #0]
 8001c5e:	4293      	cmp	r3, r2
{
 8001c60:	b085      	sub	sp, #20
  if(htim_base->Instance==TIM7)
 8001c62:	d026      	beq.n	8001cb2 <HAL_TIM_Base_MspInit+0x5a>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
    /* USER CODE BEGIN TIM7_MspInit 1 */

    /* USER CODE END TIM7_MspInit 1 */
  }
  else if(htim_base->Instance==TIM8)
 8001c64:	4a1f      	ldr	r2, [pc, #124]	@ (8001ce4 <HAL_TIM_Base_MspInit+0x8c>)
 8001c66:	4293      	cmp	r3, r2
 8001c68:	d005      	beq.n	8001c76 <HAL_TIM_Base_MspInit+0x1e>
    __HAL_RCC_TIM8_CLK_ENABLE();
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }
  else if(htim_base->Instance==TIM9)
 8001c6a:	4a1f      	ldr	r2, [pc, #124]	@ (8001ce8 <HAL_TIM_Base_MspInit+0x90>)
 8001c6c:	4293      	cmp	r3, r2
 8001c6e:	d011      	beq.n	8001c94 <HAL_TIM_Base_MspInit+0x3c>
    /* USER CODE BEGIN TIM9_MspInit 1 */

    /* USER CODE END TIM9_MspInit 1 */
  }

}
 8001c70:	b005      	add	sp, #20
 8001c72:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001c76:	4b1d      	ldr	r3, [pc, #116]	@ (8001cec <HAL_TIM_Base_MspInit+0x94>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	9202      	str	r2, [sp, #8]
 8001c7c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001c7e:	f042 0202 	orr.w	r2, r2, #2
 8001c82:	645a      	str	r2, [r3, #68]	@ 0x44
 8001c84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c86:	f003 0302 	and.w	r3, r3, #2
 8001c8a:	9302      	str	r3, [sp, #8]
 8001c8c:	9b02      	ldr	r3, [sp, #8]
}
 8001c8e:	b005      	add	sp, #20
 8001c90:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM9_CLK_ENABLE();
 8001c94:	4b15      	ldr	r3, [pc, #84]	@ (8001cec <HAL_TIM_Base_MspInit+0x94>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	9203      	str	r2, [sp, #12]
 8001c9a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001c9c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001ca0:	645a      	str	r2, [r3, #68]	@ 0x44
 8001ca2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ca4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ca8:	9303      	str	r3, [sp, #12]
 8001caa:	9b03      	ldr	r3, [sp, #12]
}
 8001cac:	b005      	add	sp, #20
 8001cae:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001cb2:	4b0e      	ldr	r3, [pc, #56]	@ (8001cec <HAL_TIM_Base_MspInit+0x94>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	9201      	str	r2, [sp, #4]
 8001cb8:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8001cba:	f041 0120 	orr.w	r1, r1, #32
 8001cbe:	6419      	str	r1, [r3, #64]	@ 0x40
 8001cc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cc2:	f003 0320 	and.w	r3, r3, #32
 8001cc6:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 8001cc8:	2105      	movs	r1, #5
 8001cca:	2037      	movs	r0, #55	@ 0x37
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001ccc:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 8001cce:	f000 fe63 	bl	8002998 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001cd2:	2037      	movs	r0, #55	@ 0x37
}
 8001cd4:	b005      	add	sp, #20
 8001cd6:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001cda:	f000 be99 	b.w	8002a10 <HAL_NVIC_EnableIRQ>
 8001cde:	bf00      	nop
 8001ce0:	40001400 	.word	0x40001400
 8001ce4:	40010400 	.word	0x40010400
 8001ce8:	40014000 	.word	0x40014000
 8001cec:	40023800 	.word	0x40023800

08001cf0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001cf0:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim->Instance==TIM8)
 8001cf2:	6802      	ldr	r2, [r0, #0]
 8001cf4:	4924      	ldr	r1, [pc, #144]	@ (8001d88 <HAL_TIM_MspPostInit+0x98>)
{
 8001cf6:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cf8:	2300      	movs	r3, #0
  if(htim->Instance==TIM8)
 8001cfa:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cfc:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8001d00:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8001d04:	9306      	str	r3, [sp, #24]
  if(htim->Instance==TIM8)
 8001d06:	d005      	beq.n	8001d14 <HAL_TIM_MspPostInit+0x24>

    /* USER CODE BEGIN TIM8_MspPostInit 1 */

    /* USER CODE END TIM8_MspPostInit 1 */
  }
  else if(htim->Instance==TIM9)
 8001d08:	4920      	ldr	r1, [pc, #128]	@ (8001d8c <HAL_TIM_MspPostInit+0x9c>)
 8001d0a:	428a      	cmp	r2, r1
 8001d0c:	d01a      	beq.n	8001d44 <HAL_TIM_MspPostInit+0x54>
    /* USER CODE BEGIN TIM9_MspPostInit 1 */

    /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 8001d0e:	b009      	add	sp, #36	@ 0x24
 8001d10:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d14:	4a1e      	ldr	r2, [pc, #120]	@ (8001d90 <HAL_TIM_MspPostInit+0xa0>)
 8001d16:	9300      	str	r3, [sp, #0]
 8001d18:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d1a:	481e      	ldr	r0, [pc, #120]	@ (8001d94 <HAL_TIM_MspPostInit+0xa4>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d1c:	f043 0304 	orr.w	r3, r3, #4
 8001d20:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d22:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001d24:	ed9f 7b14 	vldr	d7, [pc, #80]	@ 8001d78 <HAL_TIM_MspPostInit+0x88>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d28:	f003 0304 	and.w	r3, r3, #4
 8001d2c:	9300      	str	r3, [sp, #0]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d2e:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001d30:	2303      	movs	r3, #3
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001d32:	ed8d 7b02 	vstr	d7, [sp, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d36:	9a00      	ldr	r2, [sp, #0]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001d38:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d3a:	f001 fa03 	bl	8003144 <HAL_GPIO_Init>
}
 8001d3e:	b009      	add	sp, #36	@ 0x24
 8001d40:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d44:	4a12      	ldr	r2, [pc, #72]	@ (8001d90 <HAL_TIM_MspPostInit+0xa0>)
 8001d46:	9301      	str	r3, [sp, #4]
 8001d48:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001d4a:	4813      	ldr	r0, [pc, #76]	@ (8001d98 <HAL_TIM_MspPostInit+0xa8>)
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d4c:	f043 0310 	orr.w	r3, r3, #16
 8001d50:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d52:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001d54:	ed9f 7b0a 	vldr	d7, [pc, #40]	@ 8001d80 <HAL_TIM_MspPostInit+0x90>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d58:	f003 0310 	and.w	r3, r3, #16
 8001d5c:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001d5e:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8001d60:	2303      	movs	r3, #3
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001d62:	ed8d 7b02 	vstr	d7, [sp, #8]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d66:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8001d68:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001d6a:	f001 f9eb 	bl	8003144 <HAL_GPIO_Init>
}
 8001d6e:	b009      	add	sp, #36	@ 0x24
 8001d70:	f85d fb04 	ldr.w	pc, [sp], #4
 8001d74:	f3af 8000 	nop.w
 8001d78:	000000c0 	.word	0x000000c0
 8001d7c:	00000002 	.word	0x00000002
 8001d80:	00000060 	.word	0x00000060
 8001d84:	00000002 	.word	0x00000002
 8001d88:	40010400 	.word	0x40010400
 8001d8c:	40014000 	.word	0x40014000
 8001d90:	40023800 	.word	0x40023800
 8001d94:	40020800 	.word	0x40020800
 8001d98:	40021000 	.word	0x40021000

08001d9c <HAL_SRAM_MspInit>:
  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8001d9c:	b570      	push	{r4, r5, r6, lr}
  if (FSMC_Initialized) {
 8001d9e:	4b16      	ldr	r3, [pc, #88]	@ (8001df8 <HAL_SRAM_MspInit+0x5c>)
void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8001da0:	b088      	sub	sp, #32
  if (FSMC_Initialized) {
 8001da2:	681c      	ldr	r4, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001da4:	2200      	movs	r2, #0
 8001da6:	9204      	str	r2, [sp, #16]
  if (FSMC_Initialized) {
 8001da8:	bb24      	cbnz	r4, 8001df4 <HAL_SRAM_MspInit+0x58>
  __HAL_RCC_FSMC_CLK_ENABLE();
 8001daa:	4a14      	ldr	r2, [pc, #80]	@ (8001dfc <HAL_SRAM_MspInit+0x60>)
 8001dac:	9401      	str	r4, [sp, #4]
  FSMC_Initialized = 1;
 8001dae:	2101      	movs	r1, #1
 8001db0:	6019      	str	r1, [r3, #0]
  __HAL_RCC_FSMC_CLK_ENABLE();
 8001db2:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8001db4:	430b      	orrs	r3, r1
 8001db6:	6393      	str	r3, [r2, #56]	@ 0x38
 8001db8:	6b93      	ldr	r3, [r2, #56]	@ 0x38
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001dba:	f64f 7080 	movw	r0, #65408	@ 0xff80
 8001dbe:	2102      	movs	r1, #2
  __HAL_RCC_FSMC_CLK_ENABLE();
 8001dc0:	f003 0301 	and.w	r3, r3, #1
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001dc4:	e9cd 0102 	strd	r0, r1, [sp, #8]
  __HAL_RCC_FSMC_CLK_ENABLE();
 8001dc8:	9301      	str	r3, [sp, #4]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001dca:	480d      	ldr	r0, [pc, #52]	@ (8001e00 <HAL_SRAM_MspInit+0x64>)
  __HAL_RCC_FSMC_CLK_ENABLE();
 8001dcc:	9b01      	ldr	r3, [sp, #4]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dce:	2603      	movs	r6, #3
 8001dd0:	250c      	movs	r5, #12
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001dd2:	a902      	add	r1, sp, #8
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dd4:	e9cd 6505 	strd	r6, r5, [sp, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001dd8:	f001 f9b4 	bl	8003144 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_13
 8001ddc:	f24e 73b3 	movw	r3, #59315	@ 0xe7b3
 8001de0:	9302      	str	r3, [sp, #8]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001de2:	4808      	ldr	r0, [pc, #32]	@ (8001e04 <HAL_SRAM_MspInit+0x68>)
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001de4:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001de6:	2302      	movs	r3, #2
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001de8:	a902      	add	r1, sp, #8
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dea:	e9cd 4604 	strd	r4, r6, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dee:	9303      	str	r3, [sp, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001df0:	f001 f9a8 	bl	8003144 <HAL_GPIO_Init>
  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001df4:	b008      	add	sp, #32
 8001df6:	bd70      	pop	{r4, r5, r6, pc}
 8001df8:	20000840 	.word	0x20000840
 8001dfc:	40023800 	.word	0x40023800
 8001e00:	40021000 	.word	0x40021000
 8001e04:	40020c00 	.word	0x40020c00

08001e08 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e08:	b570      	push	{r4, r5, r6, lr}
 8001e0a:	b088      	sub	sp, #32
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001e0c:	2500      	movs	r5, #0
 8001e0e:	4b1f      	ldr	r3, [pc, #124]	@ (8001e8c <HAL_InitTick+0x84>)
 8001e10:	9502      	str	r5, [sp, #8]
 8001e12:	6c5a      	ldr	r2, [r3, #68]	@ 0x44

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001e14:	4c1e      	ldr	r4, [pc, #120]	@ (8001e90 <HAL_InitTick+0x88>)
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001e16:	f042 0201 	orr.w	r2, r2, #1
 8001e1a:	645a      	str	r2, [r3, #68]	@ 0x44
 8001e1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e1e:	f003 0301 	and.w	r3, r3, #1
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001e22:	a901      	add	r1, sp, #4
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001e24:	9302      	str	r3, [sp, #8]
{
 8001e26:	4606      	mov	r6, r0
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001e28:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001e2a:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001e2c:	f002 f8a4 	bl	8003f78 <HAL_RCC_GetClockConfig>
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8001e30:	f002 f892 	bl	8003f58 <HAL_RCC_GetPCLK2Freq>
  htim1.Instance = TIM1;
 8001e34:	4a17      	ldr	r2, [pc, #92]	@ (8001e94 <HAL_InitTick+0x8c>)
 8001e36:	6022      	str	r2, [r4, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001e38:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001e3c:	60e2      	str	r2, [r4, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001e3e:	4a16      	ldr	r2, [pc, #88]	@ (8001e98 <HAL_InitTick+0x90>)
  htim1.Init.Prescaler = uwPrescalerValue;
  htim1.Init.ClockDivision = 0;
 8001e40:	6125      	str	r5, [r4, #16]
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8001e42:	0043      	lsls	r3, r0, #1
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001e44:	fba2 2303 	umull	r2, r3, r2, r3
 8001e48:	0c9b      	lsrs	r3, r3, #18
 8001e4a:	3b01      	subs	r3, #1
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;

  status = HAL_TIM_Base_Init(&htim1);
 8001e4c:	4620      	mov	r0, r4
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e4e:	e9c4 3501 	strd	r3, r5, [r4, #4]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e52:	61a5      	str	r5, [r4, #24]
  status = HAL_TIM_Base_Init(&htim1);
 8001e54:	f003 fa74 	bl	8005340 <HAL_TIM_Base_Init>
  if (status == HAL_OK)
 8001e58:	4605      	mov	r5, r0
 8001e5a:	b110      	cbz	r0, 8001e62 <HAL_InitTick+0x5a>
    }
  }

 /* Return function status */
  return status;
}
 8001e5c:	4628      	mov	r0, r5
 8001e5e:	b008      	add	sp, #32
 8001e60:	bd70      	pop	{r4, r5, r6, pc}
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001e62:	4620      	mov	r0, r4
 8001e64:	f003 fb3a 	bl	80054dc <HAL_TIM_Base_Start_IT>
    if (status == HAL_OK)
 8001e68:	4605      	mov	r5, r0
 8001e6a:	2800      	cmp	r0, #0
 8001e6c:	d1f6      	bne.n	8001e5c <HAL_InitTick+0x54>
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001e6e:	2019      	movs	r0, #25
 8001e70:	f000 fdce 	bl	8002a10 <HAL_NVIC_EnableIRQ>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e74:	2e0f      	cmp	r6, #15
 8001e76:	d901      	bls.n	8001e7c <HAL_InitTick+0x74>
        status = HAL_ERROR;
 8001e78:	2501      	movs	r5, #1
 8001e7a:	e7ef      	b.n	8001e5c <HAL_InitTick+0x54>
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8001e7c:	462a      	mov	r2, r5
 8001e7e:	4631      	mov	r1, r6
 8001e80:	2019      	movs	r0, #25
 8001e82:	f000 fd89 	bl	8002998 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001e86:	4b05      	ldr	r3, [pc, #20]	@ (8001e9c <HAL_InitTick+0x94>)
 8001e88:	601e      	str	r6, [r3, #0]
 8001e8a:	e7e7      	b.n	8001e5c <HAL_InitTick+0x54>
 8001e8c:	40023800 	.word	0x40023800
 8001e90:	20000844 	.word	0x20000844
 8001e94:	40010000 	.word	0x40010000
 8001e98:	431bde83 	.word	0x431bde83
 8001e9c:	20000008 	.word	0x20000008

08001ea0 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ea0:	e7fe      	b.n	8001ea0 <NMI_Handler>
 8001ea2:	bf00      	nop

08001ea4 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ea4:	e7fe      	b.n	8001ea4 <HardFault_Handler>
 8001ea6:	bf00      	nop

08001ea8 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ea8:	e7fe      	b.n	8001ea8 <MemManage_Handler>
 8001eaa:	bf00      	nop

08001eac <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001eac:	e7fe      	b.n	8001eac <BusFault_Handler>
 8001eae:	bf00      	nop

08001eb0 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001eb0:	e7fe      	b.n	8001eb0 <UsageFault_Handler>
 8001eb2:	bf00      	nop

08001eb4 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001eb4:	4770      	bx	lr
 8001eb6:	bf00      	nop

08001eb8 <DMA1_Stream5_IRQHandler>:
void DMA1_Stream5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8001eb8:	4801      	ldr	r0, [pc, #4]	@ (8001ec0 <DMA1_Stream5_IRQHandler+0x8>)
 8001eba:	f000 be99 	b.w	8002bf0 <HAL_DMA_IRQHandler>
 8001ebe:	bf00      	nop
 8001ec0:	2000074c 	.word	0x2000074c

08001ec4 <EXTI9_5_IRQHandler>:
void EXTI9_5_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(T_PEN_Pin);
 8001ec4:	2020      	movs	r0, #32
 8001ec6:	f001 bb31 	b.w	800352c <HAL_GPIO_EXTI_IRQHandler>
 8001eca:	bf00      	nop

08001ecc <TIM1_UP_TIM10_IRQHandler>:
void TIM1_UP_TIM10_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001ecc:	4801      	ldr	r0, [pc, #4]	@ (8001ed4 <TIM1_UP_TIM10_IRQHandler+0x8>)
 8001ece:	f003 be49 	b.w	8005b64 <HAL_TIM_IRQHandler>
 8001ed2:	bf00      	nop
 8001ed4:	20000844 	.word	0x20000844

08001ed8 <SDIO_IRQHandler>:
void SDIO_IRQHandler(void)
{
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8001ed8:	4801      	ldr	r0, [pc, #4]	@ (8001ee0 <SDIO_IRQHandler+0x8>)
 8001eda:	f002 bb73 	b.w	80045c4 <HAL_SD_IRQHandler>
 8001ede:	bf00      	nop
 8001ee0:	200006c8 	.word	0x200006c8

08001ee4 <TIM7_IRQHandler>:
void TIM7_IRQHandler(void)
{
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001ee4:	4801      	ldr	r0, [pc, #4]	@ (8001eec <TIM7_IRQHandler+0x8>)
 8001ee6:	f003 be3d 	b.w	8005b64 <HAL_TIM_IRQHandler>
 8001eea:	bf00      	nop
 8001eec:	20000568 	.word	0x20000568

08001ef0 <DMA2_Stream3_IRQHandler>:
void DMA2_Stream3_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8001ef0:	4801      	ldr	r0, [pc, #4]	@ (8001ef8 <DMA2_Stream3_IRQHandler+0x8>)
 8001ef2:	f000 be7d 	b.w	8002bf0 <HAL_DMA_IRQHandler>
 8001ef6:	bf00      	nop
 8001ef8:	20000668 	.word	0x20000668

08001efc <DMA2_Stream6_IRQHandler>:
void DMA2_Stream6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8001efc:	4801      	ldr	r0, [pc, #4]	@ (8001f04 <DMA2_Stream6_IRQHandler+0x8>)
 8001efe:	f000 be77 	b.w	8002bf0 <HAL_DMA_IRQHandler>
 8001f02:	bf00      	nop
 8001f04:	20000608 	.word	0x20000608

08001f08 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f08:	4a03      	ldr	r2, [pc, #12]	@ (8001f18 <SystemInit+0x10>)
 8001f0a:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8001f0e:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001f12:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f16:	4770      	bx	lr
 8001f18:	e000ed00 	.word	0xe000ed00

08001f1c <Touch_Init>:
    // Combine high/low bytes (12-bit: discard first byte, bits 11-0)
    return ((rx_data[1] << 8) | rx_data[2]) >> 3;  // Shift to 12-bit
}

// Initialize touch (GPIO for CS and PEN)
void Touch_Init(void) {
 8001f1c:	b570      	push	{r4, r5, r6, lr}
    // CS pin: Output PP
    GPIO_InitStruct.Pin = TOUCH_CS_PIN;
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
    HAL_GPIO_Init(TOUCH_CS_PORT, &GPIO_InitStruct);
 8001f1e:	4e14      	ldr	r6, [pc, #80]	@ (8001f70 <Touch_Init+0x54>)
void Touch_Init(void) {
 8001f20:	b086      	sub	sp, #24
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f22:	2400      	movs	r4, #0
    GPIO_InitStruct.Pin = TOUCH_CS_PIN;
 8001f24:	2301      	movs	r3, #1
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001f26:	2501      	movs	r5, #1
    GPIO_InitStruct.Pin = TOUCH_CS_PIN;
 8001f28:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
    HAL_GPIO_Init(TOUCH_CS_PORT, &GPIO_InitStruct);
 8001f2c:	4669      	mov	r1, sp
 8001f2e:	4630      	mov	r0, r6
    GPIO_InitStruct.Pin = TOUCH_CS_PIN;
 8001f30:	e9cd 2300 	strd	r2, r3, [sp]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f34:	9402      	str	r4, [sp, #8]
 8001f36:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001f38:	9503      	str	r5, [sp, #12]
    HAL_GPIO_Init(TOUCH_CS_PORT, &GPIO_InitStruct);
 8001f3a:	f001 f903 	bl	8003144 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(TOUCH_CS_PORT, TOUCH_CS_PIN, GPIO_PIN_SET);  // CS high (idle)
 8001f3e:	462a      	mov	r2, r5
 8001f40:	4630      	mov	r0, r6
 8001f42:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001f46:	f001 faed 	bl	8003524 <HAL_GPIO_WritePin>

    // PEN pin: Input with pull-up (interrupt low when touched)
    GPIO_InitStruct.Pin = TOUCH_PEN_PIN;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	2220      	movs	r2, #32
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    HAL_GPIO_Init(TOUCH_PEN_PORT, &GPIO_InitStruct);
 8001f4e:	4669      	mov	r1, sp
 8001f50:	4808      	ldr	r0, [pc, #32]	@ (8001f74 <Touch_Init+0x58>)
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f52:	9502      	str	r5, [sp, #8]
    GPIO_InitStruct.Pin = TOUCH_PEN_PIN;
 8001f54:	e9cd 2300 	strd	r2, r3, [sp]
    HAL_GPIO_Init(TOUCH_PEN_PORT, &GPIO_InitStruct);
 8001f58:	f001 f8f4 	bl	8003144 <HAL_GPIO_Init>

    HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);   // Adjust priority as needed
 8001f5c:	4622      	mov	r2, r4
 8001f5e:	2105      	movs	r1, #5
 8001f60:	2028      	movs	r0, #40	@ 0x28
 8001f62:	f000 fd19 	bl	8002998 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001f66:	2028      	movs	r0, #40	@ 0x28
 8001f68:	f000 fd52 	bl	8002a10 <HAL_NVIC_EnableIRQ>
}
 8001f6c:	b006      	add	sp, #24
 8001f6e:	bd70      	pop	{r4, r5, r6, pc}
 8001f70:	40020400 	.word	0x40020400
 8001f74:	40020800 	.word	0x40020800

08001f78 <Touch_Get_Point>:
uint16_t Touch_Read_ADC(uint8_t cmd) {
    return Touch_SPI_Exchange(cmd);
}

// Get touch point (average 5 readings for noise reduction)
void Touch_Get_Point(Touch_Point_t* point) {
 8001f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	return (HAL_GPIO_ReadPin(TOUCH_PEN_PORT, TOUCH_PEN_PIN) == GPIO_PIN_RESET);
 8001f7c:	2120      	movs	r1, #32
void Touch_Get_Point(Touch_Point_t* point) {
 8001f7e:	4681      	mov	r9, r0
 8001f80:	b085      	sub	sp, #20
	return (HAL_GPIO_ReadPin(TOUCH_PEN_PORT, TOUCH_PEN_PIN) == GPIO_PIN_RESET);
 8001f82:	483c      	ldr	r0, [pc, #240]	@ (8002074 <Touch_Get_Point+0xfc>)
 8001f84:	f001 fac8 	bl	8003518 <HAL_GPIO_ReadPin>
 8001f88:	1e05      	subs	r5, r0, #0
 8001f8a:	bf0c      	ite	eq
 8001f8c:	2301      	moveq	r3, #1
 8001f8e:	2300      	movne	r3, #0
 8001f90:	f889 3004 	strb.w	r3, [r9, #4]
    point->pressed = Touch_Is_Pressed();
    if (!point->pressed) {
 8001f94:	d165      	bne.n	8002062 <Touch_Get_Point+0xea>
    HAL_GPIO_WritePin(TOUCH_CS_PORT, TOUCH_CS_PIN, GPIO_PIN_RESET);  // CS low
 8001f96:	4e38      	ldr	r6, [pc, #224]	@ (8002078 <Touch_Get_Point+0x100>)
    HAL_SPI_TransmitReceive(&hspi2, tx_data, rx_data, 3, HAL_MAX_DELAY);
 8001f98:	f8df 80e4 	ldr.w	r8, [pc, #228]	@ 8002080 <Touch_Get_Point+0x108>
 8001f9c:	f04f 0a05 	mov.w	sl, #5
        point->x = 0;
        point->y = 0;
        return;
    }

    uint32_t sum_x = 0, sum_y = 0;
 8001fa0:	462f      	mov	r7, r5
    uint8_t tx_data[3] = {cmd, 0x00, 0x00};  // Command + 2 dummy bytes
 8001fa2:	2400      	movs	r4, #0
 8001fa4:	23d0      	movs	r3, #208	@ 0xd0
    HAL_SPI_TransmitReceive(&hspi2, tx_data, rx_data, 3, HAL_MAX_DELAY);
 8001fa6:	f04f 3bff 	mov.w	fp, #4294967295
    HAL_GPIO_WritePin(TOUCH_CS_PORT, TOUCH_CS_PIN, GPIO_PIN_RESET);  // CS low
 8001faa:	4622      	mov	r2, r4
 8001fac:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001fb0:	4630      	mov	r0, r6
    uint8_t tx_data[3] = {cmd, 0x00, 0x00};  // Command + 2 dummy bytes
 8001fb2:	f8ad 3008 	strh.w	r3, [sp, #8]
 8001fb6:	f88d 400a 	strb.w	r4, [sp, #10]
    uint8_t rx_data[3] = {0};
 8001fba:	f8ad 400c 	strh.w	r4, [sp, #12]
 8001fbe:	f88d 400e 	strb.w	r4, [sp, #14]
    HAL_GPIO_WritePin(TOUCH_CS_PORT, TOUCH_CS_PIN, GPIO_PIN_RESET);  // CS low
 8001fc2:	f001 faaf 	bl	8003524 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi2, tx_data, rx_data, 3, HAL_MAX_DELAY);
 8001fc6:	2303      	movs	r3, #3
 8001fc8:	aa03      	add	r2, sp, #12
 8001fca:	a902      	add	r1, sp, #8
 8001fcc:	f8cd b000 	str.w	fp, [sp]
 8001fd0:	4640      	mov	r0, r8
 8001fd2:	f003 f825 	bl	8005020 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(TOUCH_CS_PORT, TOUCH_CS_PIN, GPIO_PIN_SET);    // CS high
 8001fd6:	2201      	movs	r2, #1
 8001fd8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001fdc:	4630      	mov	r0, r6
 8001fde:	f001 faa1 	bl	8003524 <HAL_GPIO_WritePin>
    return ((rx_data[1] << 8) | rx_data[2]) >> 3;  // Shift to 12-bit
 8001fe2:	f8bd 300d 	ldrh.w	r3, [sp, #13]
    uint8_t tx_data[3] = {cmd, 0x00, 0x00};  // Command + 2 dummy bytes
 8001fe6:	f88d 400a 	strb.w	r4, [sp, #10]
    return ((rx_data[1] << 8) | rx_data[2]) >> 3;  // Shift to 12-bit
 8001fea:	ba5b      	rev16	r3, r3
 8001fec:	f3c3 03cc 	ubfx	r3, r3, #3, #13
    HAL_GPIO_WritePin(TOUCH_CS_PORT, TOUCH_CS_PIN, GPIO_PIN_RESET);  // CS low
 8001ff0:	4622      	mov	r2, r4
 8001ff2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001ff6:	4630      	mov	r0, r6
    uint8_t samples = 5;  // Average for stability

    for (uint8_t i = 0; i < samples; i++) {
        sum_x += Touch_Read_ADC(CMD_READ_X);
 8001ff8:	441f      	add	r7, r3
    uint8_t tx_data[3] = {cmd, 0x00, 0x00};  // Command + 2 dummy bytes
 8001ffa:	2390      	movs	r3, #144	@ 0x90
 8001ffc:	f8ad 3008 	strh.w	r3, [sp, #8]
    uint8_t rx_data[3] = {0};
 8002000:	f8ad 400c 	strh.w	r4, [sp, #12]
 8002004:	f88d 400e 	strb.w	r4, [sp, #14]
    HAL_GPIO_WritePin(TOUCH_CS_PORT, TOUCH_CS_PIN, GPIO_PIN_RESET);  // CS low
 8002008:	f001 fa8c 	bl	8003524 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi2, tx_data, rx_data, 3, HAL_MAX_DELAY);
 800200c:	2303      	movs	r3, #3
 800200e:	aa03      	add	r2, sp, #12
 8002010:	a902      	add	r1, sp, #8
 8002012:	f8cd b000 	str.w	fp, [sp]
 8002016:	4640      	mov	r0, r8
 8002018:	f003 f802 	bl	8005020 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(TOUCH_CS_PORT, TOUCH_CS_PIN, GPIO_PIN_SET);    // CS high
 800201c:	2201      	movs	r2, #1
 800201e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002022:	4630      	mov	r0, r6
 8002024:	f001 fa7e 	bl	8003524 <HAL_GPIO_WritePin>
    return ((rx_data[1] << 8) | rx_data[2]) >> 3;  // Shift to 12-bit
 8002028:	f8bd 300d 	ldrh.w	r3, [sp, #13]
    for (uint8_t i = 0; i < samples; i++) {
 800202c:	44da      	add	sl, fp
    return ((rx_data[1] << 8) | rx_data[2]) >> 3;  // Shift to 12-bit
 800202e:	ba5b      	rev16	r3, r3
 8002030:	f3c3 03cc 	ubfx	r3, r3, #3, #13
    for (uint8_t i = 0; i < samples; i++) {
 8002034:	f01a 0aff 	ands.w	sl, sl, #255	@ 0xff
        sum_y += Touch_Read_ADC(CMD_READ_Y);
 8002038:	441d      	add	r5, r3
    for (uint8_t i = 0; i < samples; i++) {
 800203a:	d1b2      	bne.n	8001fa2 <Touch_Get_Point+0x2a>
    }

    uint16_t raw_x = sum_x / samples;  // Raw 0-4095
    uint16_t raw_y = sum_y / samples;  // Raw 0-4095
 800203c:	4a0f      	ldr	r2, [pc, #60]	@ (800207c <Touch_Get_Point+0x104>)

    // Swap axes for portrait orientation (adjust based on your panel)
    point->x = raw_y;  // Map raw Y to screen X (horizontal)
    point->y = 4095 - raw_x;  // Map inverted raw X to screen Y (vertical) - test without '4095 -' if direction is wrong
 800203e:	f640 73ff 	movw	r3, #4095	@ 0xfff
    uint16_t raw_x = sum_x / samples;  // Raw 0-4095
 8002042:	fba2 1707 	umull	r1, r7, r2, r7
    point->y = 4095 - raw_x;  // Map inverted raw X to screen Y (vertical) - test without '4095 -' if direction is wrong
 8002046:	eba3 0397 	sub.w	r3, r3, r7, lsr #2
    uint16_t raw_y = sum_y / samples;  // Raw 0-4095
 800204a:	fba2 2505 	umull	r2, r5, r2, r5
 800204e:	f3c5 058f 	ubfx	r5, r5, #2, #16
    point->y = 4095 - raw_x;  // Map inverted raw X to screen Y (vertical) - test without '4095 -' if direction is wrong
 8002052:	b29b      	uxth	r3, r3
        point->x = 0;
 8002054:	f8a9 5000 	strh.w	r5, [r9]
        point->y = 0;
 8002058:	f8a9 3002 	strh.w	r3, [r9, #2]
}
 800205c:	b005      	add	sp, #20
 800205e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002062:	2500      	movs	r5, #0
 8002064:	462b      	mov	r3, r5
        point->x = 0;
 8002066:	f8a9 5000 	strh.w	r5, [r9]
        point->y = 0;
 800206a:	f8a9 3002 	strh.w	r3, [r9, #2]
}
 800206e:	b005      	add	sp, #20
 8002070:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002074:	40020800 	.word	0x40020800
 8002078:	40020400 	.word	0x40020400
 800207c:	cccccccd 	.word	0xcccccccd
 8002080:	200005b0 	.word	0x200005b0

08002084 <Touch_Is_Calibrated>:
    point->x = (uint16_t)cal_x;
    point->y = (uint16_t)cal_y;
}

uint8_t Touch_Is_Calibrated(void) {
    return is_calibrated;
 8002084:	4b01      	ldr	r3, [pc, #4]	@ (800208c <Touch_Is_Calibrated+0x8>)
}
 8002086:	7818      	ldrb	r0, [r3, #0]
 8002088:	4770      	bx	lr
 800208a:	bf00      	nop
 800208c:	20000891 	.word	0x20000891

08002090 <Touch_Calibrate>:

// 3-point calibration
uint8_t Touch_Calibrate(void) {
 8002090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002094:	b0a9      	sub	sp, #164	@ 0xa4
    int64_t dx1, dx2, dx3, dy1, dy2, dy3;
    int64_t tx1, tx2, tx3, ty1, ty2, ty3;

    // Clear screen and draw first calibration point
    LCD_Fill(LCD_COLOR_BLACK);
    LCD_DrawString(LCD_WIDTH/2 - 80, LCD_HEIGHT/2 - 10, "Touchscreen Calibration", LCD_COLOR_WHITE, LCD_COLOR_BLACK);
 8002096:	2400      	movs	r4, #0
    LCD_Fill(LCD_COLOR_BLACK);
 8002098:	2000      	movs	r0, #0
 800209a:	f7fe ffe7 	bl	800106c <LCD_Fill>
    LCD_DrawString(LCD_WIDTH/2 - 80, LCD_HEIGHT/2 - 10, "Touchscreen Calibration", LCD_COLOR_WHITE, LCD_COLOR_BLACK);
 800209e:	4a4d      	ldr	r2, [pc, #308]	@ (80021d4 <Touch_Calibrate+0x144>)
 80020a0:	9400      	str	r4, [sp, #0]
 80020a2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80020a6:	2196      	movs	r1, #150	@ 0x96
 80020a8:	2028      	movs	r0, #40	@ 0x28
 80020aa:	f7ff f875 	bl	8001198 <LCD_DrawString>
    LCD_DrawString(LCD_WIDTH/2 - 90, LCD_HEIGHT/2 + 10, "Touch the points as they appear", LCD_COLOR_WHITE, LCD_COLOR_BLACK);
 80020ae:	4a4a      	ldr	r2, [pc, #296]	@ (80021d8 <Touch_Calibrate+0x148>)
 80020b0:	9400      	str	r4, [sp, #0]
 80020b2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80020b6:	21aa      	movs	r1, #170	@ 0xaa
 80020b8:	201e      	movs	r0, #30
 80020ba:	f7ff f86d 	bl	8001198 <LCD_DrawString>
    HAL_Delay(500);
 80020be:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80020c2:	f000 faf1 	bl	80026a8 <HAL_Delay>

    // Point 1 (top-left)
    LCD_Fill(LCD_COLOR_BLACK);
 80020c6:	4620      	mov	r0, r4
 80020c8:	f7fe ffd0 	bl	800106c <LCD_Fill>
    LCD_DrawCircle(CAL_POINT1_X, CAL_POINT1_Y, 5, LCD_COLOR_RED);
 80020cc:	2114      	movs	r1, #20
 80020ce:	4608      	mov	r0, r1
 80020d0:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80020d4:	2205      	movs	r2, #5
 80020d6:	f7ff f885 	bl	80011e4 <LCD_DrawCircle>
    LCD_DrawCircle(CAL_POINT1_X, CAL_POINT1_Y, 2, LCD_COLOR_WHITE);
 80020da:	2114      	movs	r1, #20
 80020dc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80020e0:	2202      	movs	r2, #2
 80020e2:	4608      	mov	r0, r1
	return (HAL_GPIO_ReadPin(TOUCH_PEN_PORT, TOUCH_PEN_PIN) == GPIO_PIN_RESET);
 80020e4:	f104 4480 	add.w	r4, r4, #1073741824	@ 0x40000000
    LCD_DrawCircle(CAL_POINT1_X, CAL_POINT1_Y, 2, LCD_COLOR_WHITE);
 80020e8:	f7ff f87c 	bl	80011e4 <LCD_DrawCircle>
	return (HAL_GPIO_ReadPin(TOUCH_PEN_PORT, TOUCH_PEN_PIN) == GPIO_PIN_RESET);
 80020ec:	f504 3402 	add.w	r4, r4, #133120	@ 0x20800

    // Wait for touch and release
    while (!Touch_Is_Pressed()) HAL_Delay(10);
 80020f0:	e001      	b.n	80020f6 <Touch_Calibrate+0x66>
 80020f2:	f000 fad9 	bl	80026a8 <HAL_Delay>
	return (HAL_GPIO_ReadPin(TOUCH_PEN_PORT, TOUCH_PEN_PIN) == GPIO_PIN_RESET);
 80020f6:	2120      	movs	r1, #32
 80020f8:	4620      	mov	r0, r4
 80020fa:	f001 fa0d 	bl	8003518 <HAL_GPIO_ReadPin>
 80020fe:	4603      	mov	r3, r0
    while (!Touch_Is_Pressed()) HAL_Delay(10);
 8002100:	200a      	movs	r0, #10
 8002102:	2b00      	cmp	r3, #0
 8002104:	d1f5      	bne.n	80020f2 <Touch_Calibrate+0x62>
    Touch_Get_Point(&p1);
 8002106:	a80e      	add	r0, sp, #56	@ 0x38
 8002108:	f7ff ff36 	bl	8001f78 <Touch_Get_Point>
	return (HAL_GPIO_ReadPin(TOUCH_PEN_PORT, TOUCH_PEN_PIN) == GPIO_PIN_RESET);
 800210c:	4c33      	ldr	r4, [pc, #204]	@ (80021dc <Touch_Calibrate+0x14c>)
    while (Touch_Is_Pressed()) HAL_Delay(10);
 800210e:	e001      	b.n	8002114 <Touch_Calibrate+0x84>
 8002110:	f000 faca 	bl	80026a8 <HAL_Delay>
	return (HAL_GPIO_ReadPin(TOUCH_PEN_PORT, TOUCH_PEN_PIN) == GPIO_PIN_RESET);
 8002114:	2120      	movs	r1, #32
 8002116:	4620      	mov	r0, r4
 8002118:	f001 f9fe 	bl	8003518 <HAL_GPIO_ReadPin>
 800211c:	4603      	mov	r3, r0
    while (Touch_Is_Pressed()) HAL_Delay(10);
 800211e:	200a      	movs	r0, #10
 8002120:	2b00      	cmp	r3, #0
 8002122:	d0f5      	beq.n	8002110 <Touch_Calibrate+0x80>
    HAL_Delay(500);
 8002124:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002128:	f000 fabe 	bl	80026a8 <HAL_Delay>

    // Point 2 (top-right)
    LCD_Fill(LCD_COLOR_BLACK);
 800212c:	2000      	movs	r0, #0
 800212e:	f7fe ff9d 	bl	800106c <LCD_Fill>
    LCD_DrawCircle(CAL_POINT2_X, CAL_POINT2_Y, 5, LCD_COLOR_RED);
 8002132:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002136:	2205      	movs	r2, #5
 8002138:	2114      	movs	r1, #20
 800213a:	20dc      	movs	r0, #220	@ 0xdc
 800213c:	f7ff f852 	bl	80011e4 <LCD_DrawCircle>
    LCD_DrawCircle(CAL_POINT2_X, CAL_POINT2_Y, 2, LCD_COLOR_WHITE);
 8002140:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002144:	2202      	movs	r2, #2
 8002146:	2114      	movs	r1, #20
 8002148:	20dc      	movs	r0, #220	@ 0xdc
 800214a:	f7ff f84b 	bl	80011e4 <LCD_DrawCircle>
	return (HAL_GPIO_ReadPin(TOUCH_PEN_PORT, TOUCH_PEN_PIN) == GPIO_PIN_RESET);
 800214e:	4c23      	ldr	r4, [pc, #140]	@ (80021dc <Touch_Calibrate+0x14c>)

    while (!Touch_Is_Pressed()) HAL_Delay(10);
 8002150:	e001      	b.n	8002156 <Touch_Calibrate+0xc6>
 8002152:	f000 faa9 	bl	80026a8 <HAL_Delay>
	return (HAL_GPIO_ReadPin(TOUCH_PEN_PORT, TOUCH_PEN_PIN) == GPIO_PIN_RESET);
 8002156:	2120      	movs	r1, #32
 8002158:	4620      	mov	r0, r4
 800215a:	f001 f9dd 	bl	8003518 <HAL_GPIO_ReadPin>
 800215e:	4603      	mov	r3, r0
    while (!Touch_Is_Pressed()) HAL_Delay(10);
 8002160:	200a      	movs	r0, #10
 8002162:	2b00      	cmp	r3, #0
 8002164:	d1f5      	bne.n	8002152 <Touch_Calibrate+0xc2>
    Touch_Get_Point(&p2);
 8002166:	a810      	add	r0, sp, #64	@ 0x40
 8002168:	f7ff ff06 	bl	8001f78 <Touch_Get_Point>
	return (HAL_GPIO_ReadPin(TOUCH_PEN_PORT, TOUCH_PEN_PIN) == GPIO_PIN_RESET);
 800216c:	4c1b      	ldr	r4, [pc, #108]	@ (80021dc <Touch_Calibrate+0x14c>)
    while (Touch_Is_Pressed()) HAL_Delay(10);
 800216e:	e001      	b.n	8002174 <Touch_Calibrate+0xe4>
 8002170:	f000 fa9a 	bl	80026a8 <HAL_Delay>
	return (HAL_GPIO_ReadPin(TOUCH_PEN_PORT, TOUCH_PEN_PIN) == GPIO_PIN_RESET);
 8002174:	2120      	movs	r1, #32
 8002176:	4620      	mov	r0, r4
 8002178:	f001 f9ce 	bl	8003518 <HAL_GPIO_ReadPin>
 800217c:	4603      	mov	r3, r0
    while (Touch_Is_Pressed()) HAL_Delay(10);
 800217e:	200a      	movs	r0, #10
 8002180:	2b00      	cmp	r3, #0
 8002182:	d0f5      	beq.n	8002170 <Touch_Calibrate+0xe0>
    HAL_Delay(500);
 8002184:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002188:	f000 fa8e 	bl	80026a8 <HAL_Delay>

    // Point 3 (bottom-middle)
    LCD_Fill(LCD_COLOR_BLACK);
 800218c:	2000      	movs	r0, #0
 800218e:	f7fe ff6d 	bl	800106c <LCD_Fill>
    LCD_DrawCircle(CAL_POINT3_X, CAL_POINT3_Y, 5, LCD_COLOR_RED);
 8002192:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002196:	2205      	movs	r2, #5
 8002198:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 800219c:	2078      	movs	r0, #120	@ 0x78
 800219e:	f7ff f821 	bl	80011e4 <LCD_DrawCircle>
    LCD_DrawCircle(CAL_POINT3_X, CAL_POINT3_Y, 2, LCD_COLOR_WHITE);
 80021a2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80021a6:	2202      	movs	r2, #2
 80021a8:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 80021ac:	2078      	movs	r0, #120	@ 0x78
 80021ae:	f7ff f819 	bl	80011e4 <LCD_DrawCircle>
	return (HAL_GPIO_ReadPin(TOUCH_PEN_PORT, TOUCH_PEN_PIN) == GPIO_PIN_RESET);
 80021b2:	4d0a      	ldr	r5, [pc, #40]	@ (80021dc <Touch_Calibrate+0x14c>)

    while (!Touch_Is_Pressed()) HAL_Delay(10);
 80021b4:	e001      	b.n	80021ba <Touch_Calibrate+0x12a>
 80021b6:	f000 fa77 	bl	80026a8 <HAL_Delay>
	return (HAL_GPIO_ReadPin(TOUCH_PEN_PORT, TOUCH_PEN_PIN) == GPIO_PIN_RESET);
 80021ba:	2120      	movs	r1, #32
 80021bc:	4628      	mov	r0, r5
 80021be:	f001 f9ab 	bl	8003518 <HAL_GPIO_ReadPin>
 80021c2:	4604      	mov	r4, r0
    while (!Touch_Is_Pressed()) HAL_Delay(10);
 80021c4:	200a      	movs	r0, #10
 80021c6:	2c00      	cmp	r4, #0
 80021c8:	d1f5      	bne.n	80021b6 <Touch_Calibrate+0x126>
    Touch_Get_Point(&p3);
 80021ca:	a812      	add	r0, sp, #72	@ 0x48
 80021cc:	f7ff fed4 	bl	8001f78 <Touch_Get_Point>
	return (HAL_GPIO_ReadPin(TOUCH_PEN_PORT, TOUCH_PEN_PIN) == GPIO_PIN_RESET);
 80021d0:	4d02      	ldr	r5, [pc, #8]	@ (80021dc <Touch_Calibrate+0x14c>)
    while (Touch_Is_Pressed()) HAL_Delay(10);
 80021d2:	e007      	b.n	80021e4 <Touch_Calibrate+0x154>
 80021d4:	08008f54 	.word	0x08008f54
 80021d8:	08008f6c 	.word	0x08008f6c
 80021dc:	40020800 	.word	0x40020800
 80021e0:	f000 fa62 	bl	80026a8 <HAL_Delay>
	return (HAL_GPIO_ReadPin(TOUCH_PEN_PORT, TOUCH_PEN_PIN) == GPIO_PIN_RESET);
 80021e4:	2120      	movs	r1, #32
 80021e6:	4628      	mov	r0, r5
 80021e8:	f001 f996 	bl	8003518 <HAL_GPIO_ReadPin>
 80021ec:	4603      	mov	r3, r0
    while (Touch_Is_Pressed()) HAL_Delay(10);
 80021ee:	200a      	movs	r0, #10
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d0f5      	beq.n	80021e0 <Touch_Calibrate+0x150>
    tx2 = CAL_POINT2_X;
    ty2 = CAL_POINT2_Y;
    tx3 = CAL_POINT3_X;
    ty3 = CAL_POINT3_Y;

    dx1 = p1.x;
 80021f4:	f8bd 3038 	ldrh.w	r3, [sp, #56]	@ 0x38
    dy1 = p1.y;
    dx2 = p2.x;
    dy2 = p2.y;
    dx3 = p3.x;
 80021f8:	f8bd b048 	ldrh.w	fp, [sp, #72]	@ 0x48
    dy2 = p2.y;
 80021fc:	f8bd 0042 	ldrh.w	r0, [sp, #66]	@ 0x42
    dy3 = p3.y;
 8002200:	f8bd a04a 	ldrh.w	sl, [sp, #74]	@ 0x4a
    dx2 = p2.x;
 8002204:	f8bd 2040 	ldrh.w	r2, [sp, #64]	@ 0x40
    dy1 = p1.y;
 8002208:	f8bd 503a 	ldrh.w	r5, [sp, #58]	@ 0x3a
    dx1 = p1.x;
 800220c:	9303      	str	r3, [sp, #12]

    // Calculate matrix coefficients using int64_t to avoid overflow
    calibration.div = (dx1 - dx3) * (dy2 - dy3) - (dx2 - dx3) * (dy1 - dy3);
 800220e:	ebb3 010b 	subs.w	r1, r3, fp
 8002212:	eb68 0808 	sbc.w	r8, r8, r8
 8002216:	ebb0 0e0a 	subs.w	lr, r0, sl
 800221a:	eb69 0909 	sbc.w	r9, r9, r9
 800221e:	ebb2 0c0b 	subs.w	ip, r2, fp
 8002222:	eb63 0303 	sbc.w	r3, r3, r3
    dy2 = p2.y;
 8002226:	9002      	str	r0, [sp, #8]
    calibration.div = (dx1 - dx3) * (dy2 - dy3) - (dx2 - dx3) * (dy1 - dy3);
 8002228:	ebb5 000a 	subs.w	r0, r5, sl
 800222c:	eb67 0707 	sbc.w	r7, r7, r7
    dx2 = p2.x;
 8002230:	9204      	str	r2, [sp, #16]
    calibration.div = (dx1 - dx3) * (dy2 - dy3) - (dx2 - dx3) * (dy1 - dy3);
 8002232:	fb0c f607 	mul.w	r6, ip, r7
 8002236:	fb01 f209 	mul.w	r2, r1, r9
 800223a:	fb0e 2208 	mla	r2, lr, r8, r2
 800223e:	fb00 6603 	mla	r6, r0, r3, r6
    dy1 = p1.y;
 8002242:	9505      	str	r5, [sp, #20]
    calibration.div = (dx1 - dx3) * (dy2 - dy3) - (dx2 - dx3) * (dy1 - dy3);
 8002244:	9307      	str	r3, [sp, #28]
 8002246:	fba1 530e 	umull	r5, r3, r1, lr
 800224a:	18d3      	adds	r3, r2, r3
 800224c:	9306      	str	r3, [sp, #24]
 800224e:	fbac 2300 	umull	r2, r3, ip, r0
 8002252:	441e      	add	r6, r3
 8002254:	9b06      	ldr	r3, [sp, #24]
 8002256:	1aad      	subs	r5, r5, r2
 8002258:	eb63 0206 	sbc.w	r2, r3, r6
 800225c:	4bbb      	ldr	r3, [pc, #748]	@ (800254c <Touch_Calibrate+0x4bc>)
 800225e:	e9c3 520c 	strd	r5, r2, [r3, #48]	@ 0x30

    // Check if valid (non-zero determinant)
    if (calibration.div == 0) {
 8002262:	432a      	orrs	r2, r5
 8002264:	f000 8155 	beq.w	8002512 <Touch_Calibrate+0x482>
        LCD_DrawString(LCD_WIDTH/2 - 70, LCD_HEIGHT/2 + 20, "Please try again.", LCD_COLOR_WHITE, LCD_COLOR_BLACK);
        HAL_Delay(2000);
        return 0;
    }

    calibration.A = ((tx1 - tx3) * (dy2 - dy3) - (tx2 - tx3) * (dy1 - dy3));
 8002268:	ea4f 0289 	mov.w	r2, r9, lsl #2
 800226c:	ea4f 048e 	mov.w	r4, lr, lsl #2
 8002270:	ebbe 0404 	subs.w	r4, lr, r4
 8002274:	ea42 729e 	orr.w	r2, r2, lr, lsr #30
 8002278:	eb69 0202 	sbc.w	r2, r9, r2
 800227c:	00d2      	lsls	r2, r2, #3
 800227e:	ea42 7254 	orr.w	r2, r2, r4, lsr #29
 8002282:	00e4      	lsls	r4, r4, #3
 8002284:	ebb4 040e 	subs.w	r4, r4, lr
 8002288:	eb62 0209 	sbc.w	r2, r2, r9
 800228c:	1805      	adds	r5, r0, r0
 800228e:	eb47 0607 	adc.w	r6, r7, r7
 8002292:	182d      	adds	r5, r5, r0
 8002294:	eb47 0606 	adc.w	r6, r7, r6
 8002298:	ea4f 1e46 	mov.w	lr, r6, lsl #5
 800229c:	ea4f 1945 	mov.w	r9, r5, lsl #5
 80022a0:	ea4e 6ed5 	orr.w	lr, lr, r5, lsr #27
 80022a4:	0092      	lsls	r2, r2, #2
 80022a6:	eb15 0509 	adds.w	r5, r5, r9
 80022aa:	eb46 060e 	adc.w	r6, r6, lr
 80022ae:	ea42 7294 	orr.w	r2, r2, r4, lsr #30
 80022b2:	182d      	adds	r5, r5, r0
 80022b4:	ea4f 0484 	mov.w	r4, r4, lsl #2
 80022b8:	eb47 0706 	adc.w	r7, r7, r6
 80022bc:	1b64      	subs	r4, r4, r5
 80022be:	4ea3      	ldr	r6, [pc, #652]	@ (800254c <Touch_Calibrate+0x4bc>)
 80022c0:	eb62 0207 	sbc.w	r2, r2, r7
 80022c4:	e9c6 4200 	strd	r4, r2, [r6]
    calibration.B = ((dx1 - dx3) * (tx2 - tx3) - (dx2 - dx3) * (tx1 - tx3));
 80022c8:	184a      	adds	r2, r1, r1
 80022ca:	eb48 0408 	adc.w	r4, r8, r8
 80022ce:	1852      	adds	r2, r2, r1
 80022d0:	eb48 0404 	adc.w	r4, r8, r4
}

// Save calibration data to flash
void Touch_Save_Calibration(void) {
    FLASH_EraseInitTypeDef EraseInitStruct;
    uint32_t SectorError = 0;
 80022d4:	2300      	movs	r3, #0
 80022d6:	930d      	str	r3, [sp, #52]	@ 0x34
    calibration.B = ((dx1 - dx3) * (tx2 - tx3) - (dx2 - dx3) * (tx1 - tx3));
 80022d8:	0160      	lsls	r0, r4, #5
 80022da:	9b07      	ldr	r3, [sp, #28]
 80022dc:	0155      	lsls	r5, r2, #5
 80022de:	ea40 60d2 	orr.w	r0, r0, r2, lsr #27
 80022e2:	1952      	adds	r2, r2, r5
 80022e4:	eb44 0000 	adc.w	r0, r4, r0
 80022e8:	1852      	adds	r2, r2, r1
 80022ea:	ea4f 048c 	mov.w	r4, ip, lsl #2
 80022ee:	ea4f 0183 	mov.w	r1, r3, lsl #2
 80022f2:	eb48 0000 	adc.w	r0, r8, r0
 80022f6:	ea41 719c 	orr.w	r1, r1, ip, lsr #30
 80022fa:	ebbc 0404 	subs.w	r4, ip, r4
 80022fe:	eb63 0101 	sbc.w	r1, r3, r1
 8002302:	00c9      	lsls	r1, r1, #3
 8002304:	ea41 7154 	orr.w	r1, r1, r4, lsr #29
 8002308:	00e4      	lsls	r4, r4, #3
 800230a:	ebb4 040c 	subs.w	r4, r4, ip
 800230e:	eb61 0103 	sbc.w	r1, r1, r3
 8002312:	0089      	lsls	r1, r1, #2
 8002314:	ea41 7194 	orr.w	r1, r1, r4, lsr #30
 8002318:	00a4      	lsls	r4, r4, #2
 800231a:	1b12      	subs	r2, r2, r4
    calibration.F = (dx1 * (ty3 * dy2 - ty2 * dy3) + dx2 * (ty1 * dy3 - ty3 * dy1) + dx3 * (ty2 * dy1 - ty1 * dy2));
 800231c:	9c02      	ldr	r4, [sp, #8]
    calibration.B = ((dx1 - dx3) * (tx2 - tx3) - (dx2 - dx3) * (tx1 - tx3));
 800231e:	eb60 0001 	sbc.w	r0, r0, r1
    calibration.F = (dx1 * (ty3 * dy2 - ty2 * dy3) + dx2 * (ty1 * dy3 - ty3 * dy1) + dx3 * (ty2 * dy1 - ty1 * dy2));
 8002322:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 8002326:	fba4 1301 	umull	r1, r3, r4, r1
 800232a:	e9cd 1309 	strd	r1, r3, [sp, #36]	@ 0x24
 800232e:	9b05      	ldr	r3, [sp, #20]
 8002330:	21b4      	movs	r1, #180	@ 0xb4
    calibration.B = ((dx1 - dx3) * (tx2 - tx3) - (dx2 - dx3) * (tx1 - tx3));
 8002332:	e9c6 2002 	strd	r2, r0, [r6, #8]
    calibration.F = (dx1 * (ty3 * dy2 - ty2 * dy3) + dx2 * (ty1 * dy3 - ty3 * dy1) + dx3 * (ty2 * dy1 - ty1 * dy2));
 8002336:	fba3 6501 	umull	r6, r5, r3, r1
    is_calibrated = 1;
 800233a:	4985      	ldr	r1, [pc, #532]	@ (8002550 <Touch_Calibrate+0x4c0>)
    calibration.F = (dx1 * (ty3 * dy2 - ty2 * dy3) + dx2 * (ty1 * dy3 - ty3 * dy1) + dx3 * (ty2 * dy1 - ty1 * dy2));
 800233c:	950b      	str	r5, [sp, #44]	@ 0x2c
 800233e:	4634      	mov	r4, r6
    calibration.C = (dx1 * (tx3 * dy2 - tx2 * dy3) + dx2 * (tx1 * dy3 - tx3 * dy1) + dx3 * (tx2 * dy1 - tx1 * dy2));
 8002340:	2014      	movs	r0, #20
    uint32_t data[sizeof(Touch_Calibration_t)/4 + 1]; // +1 for validation

    // Prepare data array
    memcpy(data, &calibration, sizeof(Touch_Calibration_t));
 8002342:	f10d 0c64 	add.w	ip, sp, #100	@ 0x64
    is_calibrated = 1;
 8002346:	2601      	movs	r6, #1
 8002348:	700e      	strb	r6, [r1, #0]
    memcpy(data, &calibration, sizeof(Touch_Calibration_t));
 800234a:	f8cd c01c 	str.w	ip, [sp, #28]
    calibration.C = (dx1 * (tx3 * dy2 - tx2 * dy3) + dx2 * (tx1 * dy3 - tx3 * dy1) + dx3 * (tx2 * dy1 - tx1 * dy2));
 800234e:	fbaa 1c00 	umull	r1, ip, sl, r0
 8002352:	9106      	str	r1, [sp, #24]
 8002354:	2278      	movs	r2, #120	@ 0x78
 8002356:	27dc      	movs	r7, #220	@ 0xdc
 8002358:	fbaa 1807 	umull	r1, r8, sl, r7
 800235c:	fba3 e902 	umull	lr, r9, r3, r2
 8002360:	fba3 6707 	umull	r6, r7, r3, r7
 8002364:	9b06      	ldr	r3, [sp, #24]
 8002366:	9608      	str	r6, [sp, #32]
 8002368:	ebb3 0a0e 	subs.w	sl, r3, lr
 800236c:	9b02      	ldr	r3, [sp, #8]
 800236e:	9e02      	ldr	r6, [sp, #8]
    memcpy(data, &calibration, sizeof(Touch_Calibration_t));
 8002370:	4d76      	ldr	r5, [pc, #472]	@ (800254c <Touch_Calibrate+0x4bc>)
    calibration.C = (dx1 * (tx3 * dy2 - tx2 * dy3) + dx2 * (tx1 * dy3 - tx3 * dy1) + dx3 * (tx2 * dy1 - tx1 * dy2));
 8002372:	fba3 2e02 	umull	r2, lr, r3, r2
 8002376:	eb6c 0909 	sbc.w	r9, ip, r9
 800237a:	1a52      	subs	r2, r2, r1
 800237c:	9903      	ldr	r1, [sp, #12]
 800237e:	9b04      	ldr	r3, [sp, #16]
 8002380:	eb6e 0e08 	sbc.w	lr, lr, r8
 8002384:	fba2 8201 	umull	r8, r2, r2, r1
 8002388:	fb01 220e 	mla	r2, r1, lr, r2
 800238c:	fbaa 1e03 	umull	r1, lr, sl, r3
 8002390:	fb03 ee09 	mla	lr, r3, r9, lr
 8002394:	9b08      	ldr	r3, [sp, #32]
 8002396:	eb18 0101 	adds.w	r1, r8, r1
 800239a:	fba6 6000 	umull	r6, r0, r6, r0
 800239e:	eb42 020e 	adc.w	r2, r2, lr
 80023a2:	1b9e      	subs	r6, r3, r6
 80023a4:	eb67 0000 	sbc.w	r0, r7, r0
 80023a8:	fba6 670b 	umull	r6, r7, r6, fp
 80023ac:	1989      	adds	r1, r1, r6
 80023ae:	fb0b 7700 	mla	r7, fp, r0, r7
    calibration.D = ((ty1 - ty3) * (dy2 - dy3) - (ty2 - ty3) * (dy1 - dy3));
 80023b2:	9b05      	ldr	r3, [sp, #20]
    calibration.C = (dx1 * (tx3 * dy2 - tx2 * dy3) + dx2 * (tx1 * dy3 - tx3 * dy1) + dx3 * (tx2 * dy1 - tx1 * dy2));
 80023b4:	6129      	str	r1, [r5, #16]
 80023b6:	eb47 0702 	adc.w	r7, r7, r2
    calibration.D = ((ty1 - ty3) * (dy2 - dy3) - (ty2 - ty3) * (dy1 - dy3));
 80023ba:	9a02      	ldr	r2, [sp, #8]
    calibration.C = (dx1 * (tx3 * dy2 - tx2 * dy3) + dx2 * (tx1 * dy3 - tx3 * dy1) + dx3 * (tx2 * dy1 - tx1 * dy2));
 80023bc:	616f      	str	r7, [r5, #20]
    calibration.D = ((ty1 - ty3) * (dy2 - dy3) - (ty2 - ty3) * (dy1 - dy3));
 80023be:	1ad6      	subs	r6, r2, r3
 80023c0:	eb60 0000 	sbc.w	r0, r0, r0
 80023c4:	4272      	negs	r2, r6
 80023c6:	eb60 0140 	sbc.w	r1, r0, r0, lsl #1
 80023ca:	00c9      	lsls	r1, r1, #3
 80023cc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80023d0:	00d2      	lsls	r2, r2, #3
 80023d2:	1b92      	subs	r2, r2, r6
 80023d4:	eb61 0100 	sbc.w	r1, r1, r0
 80023d8:	0089      	lsls	r1, r1, #2
 80023da:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 80023de:	0092      	lsls	r2, r2, #2
 80023e0:	1992      	adds	r2, r2, r6
 80023e2:	eb40 0001 	adc.w	r0, r0, r1
    calibration.E = ((dx1 - dx3) * (ty2 - ty3) - (dx2 - dx3) * (ty1 - ty3));
 80023e6:	e9dd 1603 	ldrd	r1, r6, [sp, #12]
    calibration.D = ((ty1 - ty3) * (dy2 - dy3) - (ty2 - ty3) * (dy1 - dy3));
 80023ea:	00c0      	lsls	r0, r0, #3
 80023ec:	ea40 7052 	orr.w	r0, r0, r2, lsr #29
 80023f0:	61e8      	str	r0, [r5, #28]
 80023f2:	00d2      	lsls	r2, r2, #3
    calibration.E = ((dx1 - dx3) * (ty2 - ty3) - (dx2 - dx3) * (ty1 - ty3));
 80023f4:	1b88      	subs	r0, r1, r6
 80023f6:	eb66 0606 	sbc.w	r6, r6, r6
    calibration.D = ((ty1 - ty3) * (dy2 - dy3) - (ty2 - ty3) * (dy1 - dy3));
 80023fa:	61aa      	str	r2, [r5, #24]
    calibration.E = ((dx1 - dx3) * (ty2 - ty3) - (dx2 - dx3) * (ty1 - ty3));
 80023fc:	4242      	negs	r2, r0
 80023fe:	eb66 0146 	sbc.w	r1, r6, r6, lsl #1
 8002402:	00c9      	lsls	r1, r1, #3
 8002404:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002408:	00d2      	lsls	r2, r2, #3
 800240a:	1a12      	subs	r2, r2, r0
 800240c:	eb61 0106 	sbc.w	r1, r1, r6
 8002410:	0089      	lsls	r1, r1, #2
 8002412:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8002416:	0092      	lsls	r2, r2, #2
 8002418:	1812      	adds	r2, r2, r0
    calibration.F = (dx1 * (ty3 * dy2 - ty2 * dy3) + dx2 * (ty1 * dy3 - ty3 * dy1) + dx3 * (ty2 * dy1 - ty1 * dy2));
 800241a:	9f09      	ldr	r7, [sp, #36]	@ 0x24
 800241c:	9806      	ldr	r0, [sp, #24]
    calibration.E = ((dx1 - dx3) * (ty2 - ty3) - (dx2 - dx3) * (ty1 - ty3));
 800241e:	eb46 0101 	adc.w	r1, r6, r1
 8002422:	00c9      	lsls	r1, r1, #3
    calibration.F = (dx1 * (ty3 * dy2 - ty2 * dy3) + dx2 * (ty1 * dy3 - ty3 * dy1) + dx3 * (ty2 * dy1 - ty1 * dy2));
 8002424:	1a38      	subs	r0, r7, r0
 8002426:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
    calibration.E = ((dx1 - dx3) * (ty2 - ty3) - (dx2 - dx3) * (ty1 - ty3));
 8002428:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
    calibration.F = (dx1 * (ty3 * dy2 - ty2 * dy3) + dx2 * (ty1 * dy3 - ty3 * dy1) + dx3 * (ty2 * dy1 - ty1 * dy2));
 800242c:	eb67 060c 	sbc.w	r6, r7, ip
 8002430:	ebba 0704 	subs.w	r7, sl, r4
 8002434:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
    calibration.E = ((dx1 - dx3) * (ty2 - ty3) - (dx2 - dx3) * (ty1 - ty3));
 8002436:	6269      	str	r1, [r5, #36]	@ 0x24
    calibration.F = (dx1 * (ty3 * dy2 - ty2 * dy3) + dx2 * (ty1 * dy3 - ty3 * dy1) + dx3 * (ty2 * dy1 - ty1 * dy2));
 8002438:	9903      	ldr	r1, [sp, #12]
    calibration.E = ((dx1 - dx3) * (ty2 - ty3) - (dx2 - dx3) * (ty1 - ty3));
 800243a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800243e:	622a      	str	r2, [r5, #32]
    calibration.F = (dx1 * (ty3 * dy2 - ty2 * dy3) + dx2 * (ty1 * dy3 - ty3 * dy1) + dx3 * (ty2 * dy1 - ty1 * dy2));
 8002440:	fba0 0201 	umull	r0, r2, r0, r1
 8002444:	fb01 2206 	mla	r2, r1, r6, r2
 8002448:	9e04      	ldr	r6, [sp, #16]
 800244a:	eb69 0c04 	sbc.w	ip, r9, r4
 800244e:	fba7 7106 	umull	r7, r1, r7, r6
 8002452:	19c7      	adds	r7, r0, r7
 8002454:	fb06 110c 	mla	r1, r6, ip, r1
 8002458:	eb42 0101 	adc.w	r1, r2, r1
 800245c:	9a02      	ldr	r2, [sp, #8]
    memcpy(data, &calibration, sizeof(Touch_Calibration_t));
 800245e:	9c07      	ldr	r4, [sp, #28]
    calibration.F = (dx1 * (ty3 * dy2 - ty2 * dy3) + dx2 * (ty1 * dy3 - ty3 * dy1) + dx3 * (ty2 * dy1 - ty1 * dy2));
 8002460:	1a9a      	subs	r2, r3, r2
 8002462:	fba2 620b 	umull	r6, r2, r2, fp
 8002466:	eb60 0000 	sbc.w	r0, r0, r0
 800246a:	fb0b 2200 	mla	r2, fp, r0, r2
 800246e:	ea4f 0c82 	mov.w	ip, r2, lsl #2
 8002472:	00b0      	lsls	r0, r6, #2
 8002474:	1980      	adds	r0, r0, r6
 8002476:	ea4c 7c96 	orr.w	ip, ip, r6, lsr #30
 800247a:	eb42 020c 	adc.w	r2, r2, ip
 800247e:	0092      	lsls	r2, r2, #2
 8002480:	ea42 7290 	orr.w	r2, r2, r0, lsr #30
 8002484:	0080      	lsls	r0, r0, #2
 8002486:	183f      	adds	r7, r7, r0
 8002488:	eb41 0102 	adc.w	r1, r1, r2
 800248c:	e9c5 710a 	strd	r7, r1, [r5, #40]	@ 0x28
    memcpy(data, &calibration, sizeof(Touch_Calibration_t));
 8002490:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002492:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002494:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002496:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002498:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800249a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800249c:	e895 0003 	ldmia.w	r5, {r0, r1}
    data[sizeof(Touch_Calibration_t)/4] = 0xA5A5A5A5; // Validation pattern
 80024a0:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
    memcpy(data, &calibration, sizeof(Touch_Calibration_t));
 80024a4:	e9c4 0100 	strd	r0, r1, [r4]
    data[sizeof(Touch_Calibration_t)/4] = 0xA5A5A5A5; // Validation pattern
 80024a8:	9327      	str	r3, [sp, #156]	@ 0x9c

    // Unlock flash
    HAL_FLASH_Unlock();
 80024aa:	f000 fd57 	bl	8002f5c <HAL_FLASH_Unlock>

    // Erase sector
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
    EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
    EraseInitStruct.Sector = CALIBRATION_SECTOR;
 80024ae:	200b      	movs	r0, #11
 80024b0:	2101      	movs	r1, #1
 80024b2:	e9cd 0116 	strd	r0, r1, [sp, #88]	@ 0x58
    EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 80024b6:	2302      	movs	r3, #2
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 80024b8:	2200      	movs	r2, #0
    EraseInitStruct.NbSectors = 1;

    if (HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError) == HAL_OK) {
 80024ba:	a90d      	add	r1, sp, #52	@ 0x34
 80024bc:	a814      	add	r0, sp, #80	@ 0x50
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 80024be:	9214      	str	r2, [sp, #80]	@ 0x50
    EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 80024c0:	9318      	str	r3, [sp, #96]	@ 0x60
    if (HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError) == HAL_OK) {
 80024c2:	f000 fdc7 	bl	8003054 <HAL_FLASHEx_Erase>
 80024c6:	b968      	cbnz	r0, 80024e4 <Touch_Calibrate+0x454>
 80024c8:	4d22      	ldr	r5, [pc, #136]	@ (8002554 <Touch_Calibrate+0x4c4>)
 80024ca:	ab19      	add	r3, sp, #100	@ 0x64
 80024cc:	ac18      	add	r4, sp, #96	@ 0x60
 80024ce:	ae27      	add	r6, sp, #156	@ 0x9c
 80024d0:	1aed      	subs	r5, r5, r3
        // Write data
        for (uint32_t i = 0; i < (sizeof(Touch_Calibration_t)/4 + 1); i++) {
            HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, CALIBRATION_ADDRESS + (i*4), data[i]);
 80024d2:	1929      	adds	r1, r5, r4
 80024d4:	f854 2f04 	ldr.w	r2, [r4, #4]!
 80024d8:	2300      	movs	r3, #0
 80024da:	2002      	movs	r0, #2
 80024dc:	f000 fc9c 	bl	8002e18 <HAL_FLASH_Program>
        for (uint32_t i = 0; i < (sizeof(Touch_Calibration_t)/4 + 1); i++) {
 80024e0:	42b4      	cmp	r4, r6
 80024e2:	d1f6      	bne.n	80024d2 <Touch_Calibrate+0x442>
        }
    }

    // Lock flash
    HAL_FLASH_Lock();
 80024e4:	f000 fd4e 	bl	8002f84 <HAL_FLASH_Lock>
    LCD_Fill(LCD_COLOR_BLACK);
 80024e8:	2000      	movs	r0, #0
 80024ea:	f7fe fdbf 	bl	800106c <LCD_Fill>
    LCD_DrawString(LCD_WIDTH/2 - 60, LCD_HEIGHT/2, "Calibration Successful!", LCD_COLOR_GREEN, LCD_COLOR_BLACK);
 80024ee:	2300      	movs	r3, #0
 80024f0:	4a19      	ldr	r2, [pc, #100]	@ (8002558 <Touch_Calibrate+0x4c8>)
 80024f2:	9300      	str	r3, [sp, #0]
 80024f4:	21a0      	movs	r1, #160	@ 0xa0
 80024f6:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80024fa:	203c      	movs	r0, #60	@ 0x3c
 80024fc:	f7fe fe4c 	bl	8001198 <LCD_DrawString>
    HAL_Delay(500);
 8002500:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002504:	f000 f8d0 	bl	80026a8 <HAL_Delay>
    return 1;
 8002508:	2401      	movs	r4, #1
}
 800250a:	4620      	mov	r0, r4
 800250c:	b029      	add	sp, #164	@ 0xa4
 800250e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        LCD_Fill(LCD_COLOR_BLACK);
 8002512:	2000      	movs	r0, #0
 8002514:	f7fe fdaa 	bl	800106c <LCD_Fill>
        LCD_DrawString(LCD_WIDTH/2 - 60, LCD_HEIGHT/2, "Calibration Failed!", LCD_COLOR_RED, LCD_COLOR_BLACK);
 8002518:	2100      	movs	r1, #0
 800251a:	9100      	str	r1, [sp, #0]
 800251c:	4a0f      	ldr	r2, [pc, #60]	@ (800255c <Touch_Calibrate+0x4cc>)
 800251e:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002522:	21a0      	movs	r1, #160	@ 0xa0
 8002524:	203c      	movs	r0, #60	@ 0x3c
 8002526:	f7fe fe37 	bl	8001198 <LCD_DrawString>
        LCD_DrawString(LCD_WIDTH/2 - 70, LCD_HEIGHT/2 + 20, "Please try again.", LCD_COLOR_WHITE, LCD_COLOR_BLACK);
 800252a:	2100      	movs	r1, #0
 800252c:	4a0c      	ldr	r2, [pc, #48]	@ (8002560 <Touch_Calibrate+0x4d0>)
 800252e:	9100      	str	r1, [sp, #0]
 8002530:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002534:	21b4      	movs	r1, #180	@ 0xb4
 8002536:	2032      	movs	r0, #50	@ 0x32
 8002538:	f7fe fe2e 	bl	8001198 <LCD_DrawString>
        HAL_Delay(2000);
 800253c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002540:	f000 f8b2 	bl	80026a8 <HAL_Delay>
}
 8002544:	4620      	mov	r0, r4
 8002546:	b029      	add	sp, #164	@ 0xa4
 8002548:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800254c:	20000898 	.word	0x20000898
 8002550:	20000891 	.word	0x20000891
 8002554:	080e0004 	.word	0x080e0004
 8002558:	08008fb4 	.word	0x08008fb4
 800255c:	08008f8c 	.word	0x08008f8c
 8002560:	08008fa0 	.word	0x08008fa0

08002564 <Touch_Load_Calibration>:
}

// Load calibration data from flash
uint8_t Touch_Load_Calibration(void) {
    uint32_t* flash_data = (uint32_t*)CALIBRATION_ADDRESS;
    uint32_t validation = *(uint32_t*)(CALIBRATION_ADDRESS + sizeof(Touch_Calibration_t));
 8002564:	4b11      	ldr	r3, [pc, #68]	@ (80025ac <Touch_Load_Calibration+0x48>)

    // Check validation pattern
    if (validation == 0xA5A5A5A5) {
 8002566:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002568:	f1b2 3fa5 	cmp.w	r2, #2779096485	@ 0xa5a5a5a5
uint8_t Touch_Load_Calibration(void) {
 800256c:	b510      	push	{r4, lr}
    if (validation == 0xA5A5A5A5) {
 800256e:	d006      	beq.n	800257e <Touch_Load_Calibration+0x1a>
 8002570:	4b0f      	ldr	r3, [pc, #60]	@ (80025b0 <Touch_Load_Calibration+0x4c>)
        return 1;
    }

    // No valid calibration data
    is_calibrated = 0;
    return 0;
 8002572:	f04f 0e00 	mov.w	lr, #0
 8002576:	f883 e000 	strb.w	lr, [r3]
}
 800257a:	4670      	mov	r0, lr
 800257c:	bd10      	pop	{r4, pc}
        memcpy(&calibration, flash_data, sizeof(Touch_Calibration_t));
 800257e:	469c      	mov	ip, r3
 8002580:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8002584:	4c0b      	ldr	r4, [pc, #44]	@ (80025b4 <Touch_Load_Calibration+0x50>)
 8002586:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002588:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800258c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800258e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8002592:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002594:	e89c 0003 	ldmia.w	ip, {r0, r1}
 8002598:	4b05      	ldr	r3, [pc, #20]	@ (80025b0 <Touch_Load_Calibration+0x4c>)
 800259a:	e884 0003 	stmia.w	r4, {r0, r1}
        return 1;
 800259e:	f04f 0e01 	mov.w	lr, #1
 80025a2:	f883 e000 	strb.w	lr, [r3]
}
 80025a6:	4670      	mov	r0, lr
 80025a8:	bd10      	pop	{r4, pc}
 80025aa:	bf00      	nop
 80025ac:	080e0000 	.word	0x080e0000
 80025b0:	20000891 	.word	0x20000891
 80025b4:	20000898 	.word	0x20000898

080025b8 <HAL_GPIO_EXTI_Callback>:

volatile uint32_t last_touch_time = 0;
#define DEBOUNCE_MS 30
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
    if (GPIO_Pin == TOUCH_PEN_PIN)
 80025b8:	2820      	cmp	r0, #32
 80025ba:	d000      	beq.n	80025be <HAL_GPIO_EXTI_Callback+0x6>
 80025bc:	4770      	bx	lr
{
 80025be:	b508      	push	{r3, lr}
    {
        uint32_t now = HAL_GetTick();
 80025c0:	f000 f86c 	bl	800269c <HAL_GetTick>
        if (now - last_touch_time > DEBOUNCE_MS)
 80025c4:	4a04      	ldr	r2, [pc, #16]	@ (80025d8 <HAL_GPIO_EXTI_Callback+0x20>)
 80025c6:	6813      	ldr	r3, [r2, #0]
 80025c8:	1ac3      	subs	r3, r0, r3
 80025ca:	2b1e      	cmp	r3, #30
 80025cc:	d903      	bls.n	80025d6 <HAL_GPIO_EXTI_Callback+0x1e>
        {
            last_touch_time = now;
            touch_pressed_flag = 1;
 80025ce:	4b03      	ldr	r3, [pc, #12]	@ (80025dc <HAL_GPIO_EXTI_Callback+0x24>)
            last_touch_time = now;
 80025d0:	6010      	str	r0, [r2, #0]
            touch_pressed_flag = 1;
 80025d2:	2101      	movs	r1, #1
 80025d4:	7019      	strb	r1, [r3, #0]
        }
    }
}
 80025d6:	bd08      	pop	{r3, pc}
 80025d8:	2000088c 	.word	0x2000088c
 80025dc:	20000890 	.word	0x20000890

080025e0 <lv_tick_inc>:
 * @param tick_period the call period of this function in milliseconds
 */
void LV_ATTRIBUTE_TICK_INC lv_tick_inc(uint32_t tick_period)
{
    tick_irq_flag = 0;
    sys_time += tick_period;
 80025e0:	4a04      	ldr	r2, [pc, #16]	@ (80025f4 <lv_tick_inc+0x14>)
    tick_irq_flag = 0;
 80025e2:	4905      	ldr	r1, [pc, #20]	@ (80025f8 <lv_tick_inc+0x18>)
    sys_time += tick_period;
 80025e4:	6813      	ldr	r3, [r2, #0]
    tick_irq_flag = 0;
 80025e6:	f04f 0c00 	mov.w	ip, #0
    sys_time += tick_period;
 80025ea:	4403      	add	r3, r0
    tick_irq_flag = 0;
 80025ec:	f881 c000 	strb.w	ip, [r1]
    sys_time += tick_period;
 80025f0:	6013      	str	r3, [r2, #0]
}
 80025f2:	4770      	bx	lr
 80025f4:	200008d4 	.word	0x200008d4
 80025f8:	200008d0 	.word	0x200008d0

080025fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
    ldr   sp, =_estack     /* set stack pointer */
 80025fc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002634 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002600:	f7ff fc82 	bl	8001f08 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002604:	480c      	ldr	r0, [pc, #48]	@ (8002638 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002606:	490d      	ldr	r1, [pc, #52]	@ (800263c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002608:	4a0d      	ldr	r2, [pc, #52]	@ (8002640 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800260a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800260c:	e002      	b.n	8002614 <LoopCopyDataInit>

0800260e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800260e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002610:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002612:	3304      	adds	r3, #4

08002614 <LoopCopyDataInit>:

LoopCopyDataInit:

  adds r4, r0, r3
 8002614:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002616:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002618:	d3f9      	bcc.n	800260e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800261a:	4a0a      	ldr	r2, [pc, #40]	@ (8002644 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800261c:	4c0a      	ldr	r4, [pc, #40]	@ (8002648 <LoopFillZerobss+0x22>)
  movs r3, #0
 800261e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002620:	e001      	b.n	8002626 <LoopFillZerobss>

08002622 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002622:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002624:	3204      	adds	r2, #4

08002626 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002626:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002628:	d3fb      	bcc.n	8002622 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800262a:	f006 f84b 	bl	80086c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800262e:	f7fe fe83 	bl	8001338 <main>
  bx  lr    
 8002632:	4770      	bx	lr
    ldr   sp, =_estack     /* set stack pointer */
 8002634:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002638:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800263c:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8002640:	08009020 	.word	0x08009020
  ldr r2, =_sbss
 8002644:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8002648:	20004b6c 	.word	0x20004b6c

0800264c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800264c:	e7fe      	b.n	800264c <ADC_IRQHandler>
	...

08002650 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002650:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002652:	4b0b      	ldr	r3, [pc, #44]	@ (8002680 <HAL_Init+0x30>)
 8002654:	681a      	ldr	r2, [r3, #0]
 8002656:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800265a:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800265c:	681a      	ldr	r2, [r3, #0]
 800265e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002662:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002664:	681a      	ldr	r2, [r3, #0]
 8002666:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800266a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800266c:	2003      	movs	r0, #3
 800266e:	f000 f981 	bl	8002974 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002672:	2005      	movs	r0, #5
 8002674:	f7ff fbc8 	bl	8001e08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002678:	f7ff f926 	bl	80018c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 800267c:	2000      	movs	r0, #0
 800267e:	bd08      	pop	{r3, pc}
 8002680:	40023c00 	.word	0x40023c00

08002684 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8002684:	4a03      	ldr	r2, [pc, #12]	@ (8002694 <HAL_IncTick+0x10>)
 8002686:	4b04      	ldr	r3, [pc, #16]	@ (8002698 <HAL_IncTick+0x14>)
 8002688:	6811      	ldr	r1, [r2, #0]
 800268a:	781b      	ldrb	r3, [r3, #0]
 800268c:	440b      	add	r3, r1
 800268e:	6013      	str	r3, [r2, #0]
}
 8002690:	4770      	bx	lr
 8002692:	bf00      	nop
 8002694:	200008d8 	.word	0x200008d8
 8002698:	20000004 	.word	0x20000004

0800269c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800269c:	4b01      	ldr	r3, [pc, #4]	@ (80026a4 <HAL_GetTick+0x8>)
 800269e:	6818      	ldr	r0, [r3, #0]
}
 80026a0:	4770      	bx	lr
 80026a2:	bf00      	nop
 80026a4:	200008d8 	.word	0x200008d8

080026a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80026a8:	b538      	push	{r3, r4, r5, lr}
 80026aa:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80026ac:	f7ff fff6 	bl	800269c <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026b0:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 80026b2:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 80026b4:	d002      	beq.n	80026bc <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 80026b6:	4b04      	ldr	r3, [pc, #16]	@ (80026c8 <HAL_Delay+0x20>)
 80026b8:	781b      	ldrb	r3, [r3, #0]
 80026ba:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 80026bc:	f7ff ffee 	bl	800269c <HAL_GetTick>
 80026c0:	1b40      	subs	r0, r0, r5
 80026c2:	42a0      	cmp	r0, r4
 80026c4:	d3fa      	bcc.n	80026bc <HAL_Delay+0x14>
  {
  }
}
 80026c6:	bd38      	pop	{r3, r4, r5, pc}
 80026c8:	20000004 	.word	0x20000004

080026cc <HAL_ADC_Init>:
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;

  /* Check ADC handle */
  if (hadc == NULL)
 80026cc:	2800      	cmp	r0, #0
 80026ce:	f000 809e 	beq.w	800280e <HAL_ADC_Init+0x142>
{
 80026d2:	b538      	push	{r3, r4, r5, lr}
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80026d4:	6c05      	ldr	r5, [r0, #64]	@ 0x40
 80026d6:	4604      	mov	r4, r0
 80026d8:	b13d      	cbz	r5, 80026ea <HAL_ADC_Init+0x1e>
    hadc->Lock = HAL_UNLOCKED;
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80026da:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80026dc:	06db      	lsls	r3, r3, #27
 80026de:	d50c      	bpl.n	80026fa <HAL_ADC_Init+0x2e>
  {
    tmp_hal_status = HAL_ERROR;
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80026e0:	2300      	movs	r3, #0
 80026e2:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    tmp_hal_status = HAL_ERROR;
 80026e6:	2001      	movs	r0, #1

  /* Return function status */
  return tmp_hal_status;
}
 80026e8:	bd38      	pop	{r3, r4, r5, pc}
    HAL_ADC_MspInit(hadc);
 80026ea:	f7ff f90d 	bl	8001908 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 80026ee:	6465      	str	r5, [r4, #68]	@ 0x44
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80026f0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
    hadc->Lock = HAL_UNLOCKED;
 80026f2:	f884 503c 	strb.w	r5, [r4, #60]	@ 0x3c
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80026f6:	06db      	lsls	r3, r3, #27
 80026f8:	d4f2      	bmi.n	80026e0 <HAL_ADC_Init+0x14>
    ADC_STATE_CLR_SET(hadc->State,
 80026fa:	6c23      	ldr	r3, [r4, #64]	@ 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80026fc:	4a47      	ldr	r2, [pc, #284]	@ (800281c <HAL_ADC_Init+0x150>)
    ADC_STATE_CLR_SET(hadc->State,
 80026fe:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002702:	f023 0302 	bic.w	r3, r3, #2
 8002706:	f043 0302 	orr.w	r3, r3, #2
 800270a:	6423      	str	r3, [r4, #64]	@ 0x40
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800270c:	6851      	ldr	r1, [r2, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800270e:	6823      	ldr	r3, [r4, #0]
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002710:	f421 3140 	bic.w	r1, r1, #196608	@ 0x30000
 8002714:	6051      	str	r1, [r2, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002716:	6851      	ldr	r1, [r2, #4]
 8002718:	6860      	ldr	r0, [r4, #4]
 800271a:	4301      	orrs	r1, r0
 800271c:	6051      	str	r1, [r2, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800271e:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002720:	6920      	ldr	r0, [r4, #16]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002722:	68a1      	ldr	r1, [r4, #8]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002724:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002728:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800272a:	685a      	ldr	r2, [r3, #4]
 800272c:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8002730:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002732:	685a      	ldr	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002734:	68e0      	ldr	r0, [r4, #12]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002736:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800273a:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800273c:	685a      	ldr	r2, [r3, #4]
 800273e:	430a      	orrs	r2, r1
 8002740:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002742:	689a      	ldr	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002744:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002746:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800274a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800274c:	689a      	ldr	r2, [r3, #8]
 800274e:	4302      	orrs	r2, r0
 8002750:	609a      	str	r2, [r3, #8]
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002752:	4a33      	ldr	r2, [pc, #204]	@ (8002820 <HAL_ADC_Init+0x154>)
 8002754:	4291      	cmp	r1, r2
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002756:	689a      	ldr	r2, [r3, #8]
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002758:	d051      	beq.n	80027fe <HAL_ADC_Init+0x132>
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800275a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800275e:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002760:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002762:	689a      	ldr	r2, [r3, #8]
 8002764:	4311      	orrs	r1, r2
 8002766:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002768:	689a      	ldr	r2, [r3, #8]
 800276a:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800276e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002770:	689a      	ldr	r2, [r3, #8]
 8002772:	4302      	orrs	r2, r0
 8002774:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002776:	689a      	ldr	r2, [r3, #8]
 8002778:	f022 0202 	bic.w	r2, r2, #2
 800277c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800277e:	689a      	ldr	r2, [r3, #8]
 8002780:	7e21      	ldrb	r1, [r4, #24]
 8002782:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8002786:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002788:	f894 2020 	ldrb.w	r2, [r4, #32]
 800278c:	2a00      	cmp	r2, #0
 800278e:	d040      	beq.n	8002812 <HAL_ADC_Init+0x146>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002790:	685a      	ldr	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002792:	6a61      	ldr	r1, [r4, #36]	@ 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002794:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002798:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800279a:	685a      	ldr	r2, [r3, #4]
 800279c:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80027a0:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80027a2:	685a      	ldr	r2, [r3, #4]
 80027a4:	3901      	subs	r1, #1
 80027a6:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 80027aa:	605a      	str	r2, [r3, #4]
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80027ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80027ae:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80027b0:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80027b4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80027b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80027b8:	3901      	subs	r1, #1
 80027ba:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 80027be:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80027c0:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80027c2:	6961      	ldr	r1, [r4, #20]
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80027c4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80027c8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80027ca:	689a      	ldr	r2, [r3, #8]
 80027cc:	f894 0030 	ldrb.w	r0, [r4, #48]	@ 0x30
 80027d0:	ea42 2240 	orr.w	r2, r2, r0, lsl #9
 80027d4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80027d6:	689a      	ldr	r2, [r3, #8]
 80027d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80027dc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80027de:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 80027e0:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80027e2:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 80027e6:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 80027e8:	6460      	str	r0, [r4, #68]	@ 0x44
    ADC_STATE_CLR_SET(hadc->State,
 80027ea:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80027ec:	f023 0303 	bic.w	r3, r3, #3
 80027f0:	f043 0301 	orr.w	r3, r3, #1
 80027f4:	6423      	str	r3, [r4, #64]	@ 0x40
  __HAL_UNLOCK(hadc);
 80027f6:	2300      	movs	r3, #0
 80027f8:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 80027fc:	bd38      	pop	{r3, r4, r5, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80027fe:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002802:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002804:	689a      	ldr	r2, [r3, #8]
 8002806:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800280a:	609a      	str	r2, [r3, #8]
 800280c:	e7b3      	b.n	8002776 <HAL_ADC_Init+0xaa>
    return HAL_ERROR;
 800280e:	2001      	movs	r0, #1
}
 8002810:	4770      	bx	lr
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002812:	685a      	ldr	r2, [r3, #4]
 8002814:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002818:	605a      	str	r2, [r3, #4]
 800281a:	e7c7      	b.n	80027ac <HAL_ADC_Init+0xe0>
 800281c:	40012300 	.word	0x40012300
 8002820:	0f000001 	.word	0x0f000001

08002824 <HAL_ADC_ConfigChannel>:
{
 8002824:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hadc);
 8002826:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
{
 800282a:	b082      	sub	sp, #8
 800282c:	4602      	mov	r2, r0
  __HAL_LOCK(hadc);
 800282e:	2b01      	cmp	r3, #1
  __IO uint32_t counter = 0U;
 8002830:	f04f 0000 	mov.w	r0, #0
 8002834:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 8002836:	f000 8093 	beq.w	8002960 <HAL_ADC_ConfigChannel+0x13c>
 800283a:	2301      	movs	r3, #1
 800283c:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002840:	680d      	ldr	r5, [r1, #0]
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002842:	6813      	ldr	r3, [r2, #0]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002844:	688c      	ldr	r4, [r1, #8]
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002846:	2d09      	cmp	r5, #9
 8002848:	b2a8      	uxth	r0, r5
 800284a:	d828      	bhi.n	800289e <HAL_ADC_ConfigChannel+0x7a>
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800284c:	691e      	ldr	r6, [r3, #16]
 800284e:	eb05 0e45 	add.w	lr, r5, r5, lsl #1
 8002852:	f04f 0c07 	mov.w	ip, #7
 8002856:	fa0c fc0e 	lsl.w	ip, ip, lr
 800285a:	ea26 060c 	bic.w	r6, r6, ip
 800285e:	611e      	str	r6, [r3, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002860:	691e      	ldr	r6, [r3, #16]
 8002862:	fa04 f40e 	lsl.w	r4, r4, lr
 8002866:	4334      	orrs	r4, r6
 8002868:	611c      	str	r4, [r3, #16]
  if (sConfig->Rank < 7U)
 800286a:	684c      	ldr	r4, [r1, #4]
 800286c:	2c06      	cmp	r4, #6
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800286e:	eb04 0184 	add.w	r1, r4, r4, lsl #2
  if (sConfig->Rank < 7U)
 8002872:	d82a      	bhi.n	80028ca <HAL_ADC_ConfigChannel+0xa6>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002874:	6b5c      	ldr	r4, [r3, #52]	@ 0x34
 8002876:	3905      	subs	r1, #5
 8002878:	f04f 0c1f 	mov.w	ip, #31
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800287c:	4088      	lsls	r0, r1
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800287e:	fa0c f101 	lsl.w	r1, ip, r1
 8002882:	ea24 0101 	bic.w	r1, r4, r1
 8002886:	6359      	str	r1, [r3, #52]	@ 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002888:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800288a:	4308      	orrs	r0, r1
 800288c:	6358      	str	r0, [r3, #52]	@ 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800288e:	4936      	ldr	r1, [pc, #216]	@ (8002968 <HAL_ADC_ConfigChannel+0x144>)
 8002890:	428b      	cmp	r3, r1
 8002892:	d02b      	beq.n	80028ec <HAL_ADC_ConfigChannel+0xc8>
  __HAL_UNLOCK(hadc);
 8002894:	2000      	movs	r0, #0
 8002896:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c
}
 800289a:	b002      	add	sp, #8
 800289c:	bd70      	pop	{r4, r5, r6, pc}
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800289e:	eb00 0c40 	add.w	ip, r0, r0, lsl #1
 80028a2:	68de      	ldr	r6, [r3, #12]
 80028a4:	f1ac 0c1e 	sub.w	ip, ip, #30
 80028a8:	f04f 0e07 	mov.w	lr, #7
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80028ac:	fa04 f40c 	lsl.w	r4, r4, ip
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80028b0:	fa0e fc0c 	lsl.w	ip, lr, ip
 80028b4:	ea26 060c 	bic.w	r6, r6, ip
 80028b8:	60de      	str	r6, [r3, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80028ba:	68de      	ldr	r6, [r3, #12]
 80028bc:	4334      	orrs	r4, r6
 80028be:	60dc      	str	r4, [r3, #12]
  if (sConfig->Rank < 7U)
 80028c0:	684c      	ldr	r4, [r1, #4]
 80028c2:	2c06      	cmp	r4, #6
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80028c4:	eb04 0184 	add.w	r1, r4, r4, lsl #2
  if (sConfig->Rank < 7U)
 80028c8:	d9d4      	bls.n	8002874 <HAL_ADC_ConfigChannel+0x50>
  else if (sConfig->Rank < 13U)
 80028ca:	2c0c      	cmp	r4, #12
 80028cc:	d834      	bhi.n	8002938 <HAL_ADC_ConfigChannel+0x114>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80028ce:	6b1c      	ldr	r4, [r3, #48]	@ 0x30
 80028d0:	3923      	subs	r1, #35	@ 0x23
 80028d2:	261f      	movs	r6, #31
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80028d4:	4088      	lsls	r0, r1
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80028d6:	fa06 f101 	lsl.w	r1, r6, r1
 80028da:	ea24 0101 	bic.w	r1, r4, r1
 80028de:	6319      	str	r1, [r3, #48]	@ 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80028e0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80028e2:	4308      	orrs	r0, r1
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80028e4:	4920      	ldr	r1, [pc, #128]	@ (8002968 <HAL_ADC_ConfigChannel+0x144>)
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80028e6:	6318      	str	r0, [r3, #48]	@ 0x30
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80028e8:	428b      	cmp	r3, r1
 80028ea:	d1d3      	bne.n	8002894 <HAL_ADC_ConfigChannel+0x70>
 80028ec:	2d12      	cmp	r5, #18
 80028ee:	d030      	beq.n	8002952 <HAL_ADC_ConfigChannel+0x12e>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80028f0:	f1a5 0310 	sub.w	r3, r5, #16
 80028f4:	2b01      	cmp	r3, #1
 80028f6:	d8cd      	bhi.n	8002894 <HAL_ADC_ConfigChannel+0x70>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80028f8:	491c      	ldr	r1, [pc, #112]	@ (800296c <HAL_ADC_ConfigChannel+0x148>)
 80028fa:	684b      	ldr	r3, [r1, #4]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80028fc:	2d10      	cmp	r5, #16
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80028fe:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002902:	604b      	str	r3, [r1, #4]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002904:	d1c6      	bne.n	8002894 <HAL_ADC_ConfigChannel+0x70>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002906:	4b1a      	ldr	r3, [pc, #104]	@ (8002970 <HAL_ADC_ConfigChannel+0x14c>)
 8002908:	f101 7146 	add.w	r1, r1, #51904512	@ 0x3180000
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f501 312e 	add.w	r1, r1, #178176	@ 0x2b800
 8002912:	f201 3183 	addw	r1, r1, #899	@ 0x383
 8002916:	fba1 1303 	umull	r1, r3, r1, r3
 800291a:	0c9b      	lsrs	r3, r3, #18
 800291c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002920:	005b      	lsls	r3, r3, #1
 8002922:	9301      	str	r3, [sp, #4]
      while (counter != 0U)
 8002924:	9b01      	ldr	r3, [sp, #4]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d0b4      	beq.n	8002894 <HAL_ADC_ConfigChannel+0x70>
        counter--;
 800292a:	9b01      	ldr	r3, [sp, #4]
 800292c:	3b01      	subs	r3, #1
 800292e:	9301      	str	r3, [sp, #4]
      while (counter != 0U)
 8002930:	9b01      	ldr	r3, [sp, #4]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d1f9      	bne.n	800292a <HAL_ADC_ConfigChannel+0x106>
 8002936:	e7ad      	b.n	8002894 <HAL_ADC_ConfigChannel+0x70>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002938:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 800293a:	3941      	subs	r1, #65	@ 0x41
 800293c:	261f      	movs	r6, #31
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800293e:	4088      	lsls	r0, r1
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002940:	fa06 f101 	lsl.w	r1, r6, r1
 8002944:	ea24 0101 	bic.w	r1, r4, r1
 8002948:	62d9      	str	r1, [r3, #44]	@ 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800294a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800294c:	4308      	orrs	r0, r1
 800294e:	62d8      	str	r0, [r3, #44]	@ 0x2c
 8002950:	e79d      	b.n	800288e <HAL_ADC_ConfigChannel+0x6a>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002952:	f8d1 3304 	ldr.w	r3, [r1, #772]	@ 0x304
 8002956:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800295a:	f8c1 3304 	str.w	r3, [r1, #772]	@ 0x304
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800295e:	e799      	b.n	8002894 <HAL_ADC_ConfigChannel+0x70>
  __HAL_LOCK(hadc);
 8002960:	2002      	movs	r0, #2
}
 8002962:	b002      	add	sp, #8
 8002964:	bd70      	pop	{r4, r5, r6, pc}
 8002966:	bf00      	nop
 8002968:	40012000 	.word	0x40012000
 800296c:	40012300 	.word	0x40012300
 8002970:	20000000 	.word	0x20000000

08002974 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002974:	4907      	ldr	r1, [pc, #28]	@ (8002994 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8002976:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002978:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800297a:	f64f 00ff 	movw	r0, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800297e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002982:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002984:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002986:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800298a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 800298e:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8002990:	4770      	bx	lr
 8002992:	bf00      	nop
 8002994:	e000ed00 	.word	0xe000ed00

08002998 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002998:	4b1b      	ldr	r3, [pc, #108]	@ (8002a08 <HAL_NVIC_SetPriority+0x70>)
 800299a:	68db      	ldr	r3, [r3, #12]
 800299c:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80029a0:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029a2:	f1c3 0e07 	rsb	lr, r3, #7
 80029a6:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029aa:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029ae:	bf28      	it	cs
 80029b0:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029b4:	f1bc 0f06 	cmp.w	ip, #6
 80029b8:	d91c      	bls.n	80029f4 <HAL_NVIC_SetPriority+0x5c>
 80029ba:	f1a3 0c03 	sub.w	ip, r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029be:	f04f 33ff 	mov.w	r3, #4294967295
 80029c2:	fa03 f30c 	lsl.w	r3, r3, ip
 80029c6:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029ca:	f04f 33ff 	mov.w	r3, #4294967295
 80029ce:	fa03 f30e 	lsl.w	r3, r3, lr
 80029d2:	ea21 0303 	bic.w	r3, r1, r3
 80029d6:	fa03 f30c 	lsl.w	r3, r3, ip
 80029da:	4313      	orrs	r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029dc:	011b      	lsls	r3, r3, #4
  if ((int32_t)(IRQn) >= 0)
 80029de:	2800      	cmp	r0, #0
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029e0:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 80029e2:	db0a      	blt.n	80029fa <HAL_NVIC_SetPriority+0x62>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029e4:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 80029e8:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 80029ec:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80029f0:	f85d fb04 	ldr.w	pc, [sp], #4
 80029f4:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029f6:	4694      	mov	ip, r2
 80029f8:	e7e7      	b.n	80029ca <HAL_NVIC_SetPriority+0x32>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029fa:	4a04      	ldr	r2, [pc, #16]	@ (8002a0c <HAL_NVIC_SetPriority+0x74>)
 80029fc:	f000 000f 	and.w	r0, r0, #15
 8002a00:	4402      	add	r2, r0
 8002a02:	7613      	strb	r3, [r2, #24]
 8002a04:	f85d fb04 	ldr.w	pc, [sp], #4
 8002a08:	e000ed00 	.word	0xe000ed00
 8002a0c:	e000ecfc 	.word	0xe000ecfc

08002a10 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002a10:	2800      	cmp	r0, #0
 8002a12:	db07      	blt.n	8002a24 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a14:	4a04      	ldr	r2, [pc, #16]	@ (8002a28 <HAL_NVIC_EnableIRQ+0x18>)
 8002a16:	0941      	lsrs	r1, r0, #5
 8002a18:	2301      	movs	r3, #1
 8002a1a:	f000 001f 	and.w	r0, r0, #31
 8002a1e:	4083      	lsls	r3, r0
 8002a20:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002a24:	4770      	bx	lr
 8002a26:	bf00      	nop
 8002a28:	e000e100 	.word	0xe000e100

08002a2c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002a2c:	b538      	push	{r3, r4, r5, lr}
 8002a2e:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 8002a30:	f7ff fe34 	bl	800269c <HAL_GetTick>
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002a34:	2c00      	cmp	r4, #0
 8002a36:	d06d      	beq.n	8002b14 <HAL_DMA_Init+0xe8>

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002a38:	6823      	ldr	r3, [r4, #0]
  __HAL_UNLOCK(hdma);
 8002a3a:	2200      	movs	r2, #0
  hdma->State = HAL_DMA_STATE_BUSY;
 8002a3c:	2102      	movs	r1, #2
 8002a3e:	f884 1035 	strb.w	r1, [r4, #53]	@ 0x35
  __HAL_UNLOCK(hdma);
 8002a42:	f884 2034 	strb.w	r2, [r4, #52]	@ 0x34
  __HAL_DMA_DISABLE(hdma);
 8002a46:	681a      	ldr	r2, [r3, #0]
 8002a48:	f022 0201 	bic.w	r2, r2, #1
 8002a4c:	4605      	mov	r5, r0
 8002a4e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a50:	e005      	b.n	8002a5e <HAL_DMA_Init+0x32>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002a52:	f7ff fe23 	bl	800269c <HAL_GetTick>
 8002a56:	1b43      	subs	r3, r0, r5
 8002a58:	2b05      	cmp	r3, #5
 8002a5a:	d837      	bhi.n	8002acc <HAL_DMA_Init+0xa0>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a5c:	6823      	ldr	r3, [r4, #0]
 8002a5e:	681a      	ldr	r2, [r3, #0]
 8002a60:	07d1      	lsls	r1, r2, #31
 8002a62:	d4f6      	bmi.n	8002a52 <HAL_DMA_Init+0x26>
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a64:	e9d4 2001 	ldrd	r2, r0, [r4, #4]
 8002a68:	68e1      	ldr	r1, [r4, #12]
 8002a6a:	4302      	orrs	r2, r0
 8002a6c:	430a      	orrs	r2, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a6e:	e9d4 5104 	ldrd	r5, r1, [r4, #16]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a72:	69a0      	ldr	r0, [r4, #24]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a74:	432a      	orrs	r2, r5
 8002a76:	430a      	orrs	r2, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a78:	69e1      	ldr	r1, [r4, #28]
  tmp = hdma->Instance->CR;
 8002a7a:	681d      	ldr	r5, [r3, #0]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a7c:	4302      	orrs	r2, r0
 8002a7e:	430a      	orrs	r2, r1
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002a80:	4931      	ldr	r1, [pc, #196]	@ (8002b48 <HAL_DMA_Init+0x11c>)
 8002a82:	4029      	ands	r1, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a84:	6a25      	ldr	r5, [r4, #32]
 8002a86:	432a      	orrs	r2, r5
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a88:	430a      	orrs	r2, r1

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002a8a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8002a8c:	2904      	cmp	r1, #4
 8002a8e:	d024      	beq.n	8002ada <HAL_DMA_Init+0xae>
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002a90:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002a92:	695a      	ldr	r2, [r3, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002a94:	f022 0207 	bic.w	r2, r2, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002a98:	4311      	orrs	r1, r2
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002a9a:	b2d8      	uxtb	r0, r3
 8002a9c:	4a2b      	ldr	r2, [pc, #172]	@ (8002b4c <HAL_DMA_Init+0x120>)
  hdma->Instance->FCR = tmp;
 8002a9e:	6159      	str	r1, [r3, #20]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002aa0:	3810      	subs	r0, #16
 8002aa2:	fba2 5200 	umull	r5, r2, r2, r0
 8002aa6:	0912      	lsrs	r2, r2, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002aa8:	4929      	ldr	r1, [pc, #164]	@ (8002b50 <HAL_DMA_Init+0x124>)
  
  if (stream_number > 3U)
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002aaa:	f36f 0309 	bfc	r3, #0, #10
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002aae:	5c89      	ldrb	r1, [r1, r2]
 8002ab0:	65e1      	str	r1, [r4, #92]	@ 0x5c
  if (stream_number > 3U)
 8002ab2:	285f      	cmp	r0, #95	@ 0x5f
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002ab4:	bf88      	it	hi
 8002ab6:	3304      	addhi	r3, #4
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ab8:	223f      	movs	r2, #63	@ 0x3f
 8002aba:	408a      	lsls	r2, r1
 8002abc:	65a3      	str	r3, [r4, #88]	@ 0x58
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002abe:	2000      	movs	r0, #0
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ac0:	609a      	str	r2, [r3, #8]
  hdma->State = HAL_DMA_STATE_READY;
 8002ac2:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ac4:	6560      	str	r0, [r4, #84]	@ 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8002ac6:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
}
 8002aca:	bd38      	pop	{r3, r4, r5, pc}
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002acc:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002ace:	2220      	movs	r2, #32
 8002ad0:	6562      	str	r2, [r4, #84]	@ 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002ad2:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      return HAL_TIMEOUT;
 8002ad6:	4618      	mov	r0, r3
}
 8002ad8:	bd38      	pop	{r3, r4, r5, pc}
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002ada:	e9d4 510b 	ldrd	r5, r1, [r4, #44]	@ 0x2c
 8002ade:	4329      	orrs	r1, r5
 8002ae0:	4311      	orrs	r1, r2
  hdma->Instance->CR = tmp;  
 8002ae2:	6019      	str	r1, [r3, #0]
  tmp = hdma->Instance->FCR;
 8002ae4:	6959      	ldr	r1, [r3, #20]
    tmp |= hdma->Init.FIFOThreshold;
 8002ae6:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002ae8:	f021 0107 	bic.w	r1, r1, #7
 8002aec:	4311      	orrs	r1, r2
    tmp |= hdma->Init.FIFOThreshold;
 8002aee:	f041 0104 	orr.w	r1, r1, #4
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002af2:	2d00      	cmp	r5, #0
 8002af4:	d0d1      	beq.n	8002a9a <HAL_DMA_Init+0x6e>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002af6:	b178      	cbz	r0, 8002b18 <HAL_DMA_Init+0xec>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002af8:	f5b0 5f00 	cmp.w	r0, #8192	@ 0x2000
 8002afc:	d016      	beq.n	8002b2c <HAL_DMA_Init+0x100>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002afe:	2a02      	cmp	r2, #2
 8002b00:	d903      	bls.n	8002b0a <HAL_DMA_Init+0xde>
 8002b02:	2a03      	cmp	r2, #3
 8002b04:	d1c9      	bne.n	8002a9a <HAL_DMA_Init+0x6e>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b06:	01ea      	lsls	r2, r5, #7
 8002b08:	d5c7      	bpl.n	8002a9a <HAL_DMA_Init+0x6e>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002b0a:	2240      	movs	r2, #64	@ 0x40
        hdma->State = HAL_DMA_STATE_READY;
 8002b0c:	2301      	movs	r3, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002b0e:	6562      	str	r2, [r4, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8002b10:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
    return HAL_ERROR;
 8002b14:	2001      	movs	r0, #1
}
 8002b16:	bd38      	pop	{r3, r4, r5, pc}
    switch (tmp)
 8002b18:	2a01      	cmp	r2, #1
 8002b1a:	d003      	beq.n	8002b24 <HAL_DMA_Init+0xf8>
 8002b1c:	f032 0202 	bics.w	r2, r2, #2
 8002b20:	d1bb      	bne.n	8002a9a <HAL_DMA_Init+0x6e>
 8002b22:	e7f0      	b.n	8002b06 <HAL_DMA_Init+0xda>
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002b24:	f1b5 7fc0 	cmp.w	r5, #25165824	@ 0x1800000
 8002b28:	d1b7      	bne.n	8002a9a <HAL_DMA_Init+0x6e>
 8002b2a:	e7ee      	b.n	8002b0a <HAL_DMA_Init+0xde>
    switch (tmp)
 8002b2c:	2a03      	cmp	r2, #3
 8002b2e:	d8b4      	bhi.n	8002a9a <HAL_DMA_Init+0x6e>
 8002b30:	a001      	add	r0, pc, #4	@ (adr r0, 8002b38 <HAL_DMA_Init+0x10c>)
 8002b32:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 8002b36:	bf00      	nop
 8002b38:	08002b0b 	.word	0x08002b0b
 8002b3c:	08002b07 	.word	0x08002b07
 8002b40:	08002b0b 	.word	0x08002b0b
 8002b44:	08002b25 	.word	0x08002b25
 8002b48:	f010803f 	.word	0xf010803f
 8002b4c:	aaaaaaab 	.word	0xaaaaaaab
 8002b50:	08008fe4 	.word	0x08008fe4

08002b54 <HAL_DMA_Start_IT>:
{
 8002b54:	b470      	push	{r4, r5, r6}
  __HAL_LOCK(hdma);
 8002b56:	f890 4034 	ldrb.w	r4, [r0, #52]	@ 0x34
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b5a:	6d85      	ldr	r5, [r0, #88]	@ 0x58
  __HAL_LOCK(hdma);
 8002b5c:	2c01      	cmp	r4, #1
 8002b5e:	d00a      	beq.n	8002b76 <HAL_DMA_Start_IT+0x22>
  if(HAL_DMA_STATE_READY == hdma->State)
 8002b60:	f890 4035 	ldrb.w	r4, [r0, #53]	@ 0x35
  __HAL_LOCK(hdma);
 8002b64:	f04f 0c01 	mov.w	ip, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8002b68:	4564      	cmp	r4, ip
  __HAL_LOCK(hdma);
 8002b6a:	f880 c034 	strb.w	ip, [r0, #52]	@ 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8002b6e:	d005      	beq.n	8002b7c <HAL_DMA_Start_IT+0x28>
    __HAL_UNLOCK(hdma);	  
 8002b70:	2300      	movs	r3, #0
 8002b72:	f880 3034 	strb.w	r3, [r0, #52]	@ 0x34
  __HAL_LOCK(hdma);
 8002b76:	2002      	movs	r0, #2
}
 8002b78:	bc70      	pop	{r4, r5, r6}
 8002b7a:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_BUSY;
 8002b7c:	2602      	movs	r6, #2
 8002b7e:	f880 6035 	strb.w	r6, [r0, #53]	@ 0x35
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002b82:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b84:	2600      	movs	r6, #0
 8002b86:	6546      	str	r6, [r0, #84]	@ 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002b88:	6826      	ldr	r6, [r4, #0]
 8002b8a:	f426 2680 	bic.w	r6, r6, #262144	@ 0x40000
 8002b8e:	6026      	str	r6, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 8002b90:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002b92:	6883      	ldr	r3, [r0, #8]
 8002b94:	2b40      	cmp	r3, #64	@ 0x40
    hdma->Instance->PAR = DstAddress;
 8002b96:	bf0e      	itee	eq
 8002b98:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->PAR = SrcAddress;
 8002b9a:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->M0AR = DstAddress;
 8002b9c:	60e2      	strne	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b9e:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
    hdma->Instance->M0AR = SrcAddress;
 8002ba0:	bf08      	it	eq
 8002ba2:	60e1      	streq	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ba4:	233f      	movs	r3, #63	@ 0x3f
 8002ba6:	4093      	lsls	r3, r2
 8002ba8:	60ab      	str	r3, [r5, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002baa:	6823      	ldr	r3, [r4, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 8002bac:	6c02      	ldr	r2, [r0, #64]	@ 0x40
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002bae:	f043 0316 	orr.w	r3, r3, #22
 8002bb2:	6023      	str	r3, [r4, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 8002bb4:	b11a      	cbz	r2, 8002bbe <HAL_DMA_Start_IT+0x6a>
      hdma->Instance->CR  |= DMA_IT_HT;
 8002bb6:	6823      	ldr	r3, [r4, #0]
 8002bb8:	f043 0308 	orr.w	r3, r3, #8
 8002bbc:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8002bbe:	6823      	ldr	r3, [r4, #0]
 8002bc0:	f043 0301 	orr.w	r3, r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 8002bc4:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8002bc6:	6023      	str	r3, [r4, #0]
}
 8002bc8:	bc70      	pop	{r4, r5, r6}
 8002bca:	4770      	bx	lr

08002bcc <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002bcc:	f890 3035 	ldrb.w	r3, [r0, #53]	@ 0x35
 8002bd0:	2b02      	cmp	r3, #2
 8002bd2:	d003      	beq.n	8002bdc <HAL_DMA_Abort_IT+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002bd4:	2380      	movs	r3, #128	@ 0x80
 8002bd6:	6543      	str	r3, [r0, #84]	@ 0x54
    return HAL_ERROR;
 8002bd8:	2001      	movs	r0, #1
 8002bda:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 8002bdc:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8002bde:	2305      	movs	r3, #5
 8002be0:	f880 3035 	strb.w	r3, [r0, #53]	@ 0x35
    __HAL_DMA_DISABLE(hdma);
 8002be4:	6813      	ldr	r3, [r2, #0]
 8002be6:	f023 0301 	bic.w	r3, r3, #1
  return HAL_OK;
 8002bea:	2000      	movs	r0, #0
    __HAL_DMA_DISABLE(hdma);
 8002bec:	6013      	str	r3, [r2, #0]
}
 8002bee:	4770      	bx	lr

08002bf0 <HAL_DMA_IRQHandler>:
{
 8002bf0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002bf2:	b083      	sub	sp, #12
  uint32_t timeout = SystemCoreClock / 9600U;
 8002bf4:	4a67      	ldr	r2, [pc, #412]	@ (8002d94 <HAL_DMA_IRQHandler+0x1a4>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002bf6:	6d87      	ldr	r7, [r0, #88]	@ 0x58
  uint32_t timeout = SystemCoreClock / 9600U;
 8002bf8:	6816      	ldr	r6, [r2, #0]
  __IO uint32_t count = 0U;
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	9301      	str	r3, [sp, #4]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002bfe:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
  tmpisr = regs->ISR;
 8002c00:	683d      	ldr	r5, [r7, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c02:	2208      	movs	r2, #8
 8002c04:	409a      	lsls	r2, r3
 8002c06:	422a      	tst	r2, r5
{
 8002c08:	4604      	mov	r4, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c0a:	d003      	beq.n	8002c14 <HAL_DMA_IRQHandler+0x24>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002c0c:	6801      	ldr	r1, [r0, #0]
 8002c0e:	6808      	ldr	r0, [r1, #0]
 8002c10:	0740      	lsls	r0, r0, #29
 8002c12:	d478      	bmi.n	8002d06 <HAL_DMA_IRQHandler+0x116>
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c14:	2201      	movs	r2, #1
 8002c16:	409a      	lsls	r2, r3
 8002c18:	422a      	tst	r2, r5
 8002c1a:	d003      	beq.n	8002c24 <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002c1c:	6821      	ldr	r1, [r4, #0]
 8002c1e:	6949      	ldr	r1, [r1, #20]
 8002c20:	0608      	lsls	r0, r1, #24
 8002c22:	d46a      	bmi.n	8002cfa <HAL_DMA_IRQHandler+0x10a>
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c24:	2204      	movs	r2, #4
 8002c26:	409a      	lsls	r2, r3
 8002c28:	422a      	tst	r2, r5
 8002c2a:	d003      	beq.n	8002c34 <HAL_DMA_IRQHandler+0x44>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002c2c:	6821      	ldr	r1, [r4, #0]
 8002c2e:	6809      	ldr	r1, [r1, #0]
 8002c30:	0789      	lsls	r1, r1, #30
 8002c32:	d45c      	bmi.n	8002cee <HAL_DMA_IRQHandler+0xfe>
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002c34:	2210      	movs	r2, #16
 8002c36:	409a      	lsls	r2, r3
 8002c38:	422a      	tst	r2, r5
 8002c3a:	d003      	beq.n	8002c44 <HAL_DMA_IRQHandler+0x54>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002c3c:	6821      	ldr	r1, [r4, #0]
 8002c3e:	6808      	ldr	r0, [r1, #0]
 8002c40:	0700      	lsls	r0, r0, #28
 8002c42:	d441      	bmi.n	8002cc8 <HAL_DMA_IRQHandler+0xd8>
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002c44:	2220      	movs	r2, #32
 8002c46:	409a      	lsls	r2, r3
 8002c48:	422a      	tst	r2, r5
 8002c4a:	d014      	beq.n	8002c76 <HAL_DMA_IRQHandler+0x86>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002c4c:	6821      	ldr	r1, [r4, #0]
 8002c4e:	6808      	ldr	r0, [r1, #0]
 8002c50:	06c0      	lsls	r0, r0, #27
 8002c52:	d510      	bpl.n	8002c76 <HAL_DMA_IRQHandler+0x86>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002c54:	60ba      	str	r2, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002c56:	f894 2035 	ldrb.w	r2, [r4, #53]	@ 0x35
 8002c5a:	2a05      	cmp	r2, #5
 8002c5c:	d063      	beq.n	8002d26 <HAL_DMA_IRQHandler+0x136>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002c5e:	680b      	ldr	r3, [r1, #0]
 8002c60:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002c64:	680b      	ldr	r3, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002c66:	d07e      	beq.n	8002d66 <HAL_DMA_IRQHandler+0x176>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002c68:	0319      	lsls	r1, r3, #12
 8002c6a:	f140 8089 	bpl.w	8002d80 <HAL_DMA_IRQHandler+0x190>
        if(hdma->XferCpltCallback != NULL)
 8002c6e:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8002c70:	b10b      	cbz	r3, 8002c76 <HAL_DMA_IRQHandler+0x86>
          hdma->XferCpltCallback(hdma);
 8002c72:	4620      	mov	r0, r4
 8002c74:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002c76:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8002c78:	b323      	cbz	r3, 8002cc4 <HAL_DMA_IRQHandler+0xd4>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002c7a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8002c7c:	07da      	lsls	r2, r3, #31
 8002c7e:	d51a      	bpl.n	8002cb6 <HAL_DMA_IRQHandler+0xc6>
      __HAL_DMA_DISABLE(hdma);
 8002c80:	6822      	ldr	r2, [r4, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002c82:	4945      	ldr	r1, [pc, #276]	@ (8002d98 <HAL_DMA_IRQHandler+0x1a8>)
      hdma->State = HAL_DMA_STATE_ABORT;
 8002c84:	2305      	movs	r3, #5
 8002c86:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      __HAL_DMA_DISABLE(hdma);
 8002c8a:	6813      	ldr	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002c8c:	fba1 1606 	umull	r1, r6, r1, r6
      __HAL_DMA_DISABLE(hdma);
 8002c90:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600U;
 8002c94:	0ab6      	lsrs	r6, r6, #10
      __HAL_DMA_DISABLE(hdma);
 8002c96:	6013      	str	r3, [r2, #0]
 8002c98:	e002      	b.n	8002ca0 <HAL_DMA_IRQHandler+0xb0>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002c9a:	6813      	ldr	r3, [r2, #0]
 8002c9c:	07db      	lsls	r3, r3, #31
 8002c9e:	d504      	bpl.n	8002caa <HAL_DMA_IRQHandler+0xba>
        if (++count > timeout)
 8002ca0:	9b01      	ldr	r3, [sp, #4]
 8002ca2:	3301      	adds	r3, #1
 8002ca4:	42b3      	cmp	r3, r6
 8002ca6:	9301      	str	r3, [sp, #4]
 8002ca8:	d9f7      	bls.n	8002c9a <HAL_DMA_IRQHandler+0xaa>
      hdma->State = HAL_DMA_STATE_READY;
 8002caa:	2201      	movs	r2, #1
      __HAL_UNLOCK(hdma);
 8002cac:	2300      	movs	r3, #0
      hdma->State = HAL_DMA_STATE_READY;
 8002cae:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
      __HAL_UNLOCK(hdma);
 8002cb2:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    if(hdma->XferErrorCallback != NULL)
 8002cb6:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8002cb8:	b123      	cbz	r3, 8002cc4 <HAL_DMA_IRQHandler+0xd4>
      hdma->XferErrorCallback(hdma);
 8002cba:	4620      	mov	r0, r4
}
 8002cbc:	b003      	add	sp, #12
 8002cbe:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
      hdma->XferErrorCallback(hdma);
 8002cc2:	4718      	bx	r3
}
 8002cc4:	b003      	add	sp, #12
 8002cc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002cc8:	60ba      	str	r2, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002cca:	680a      	ldr	r2, [r1, #0]
 8002ccc:	f412 2f80 	tst.w	r2, #262144	@ 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002cd0:	680a      	ldr	r2, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002cd2:	d122      	bne.n	8002d1a <HAL_DMA_IRQHandler+0x12a>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002cd4:	05d2      	lsls	r2, r2, #23
 8002cd6:	d403      	bmi.n	8002ce0 <HAL_DMA_IRQHandler+0xf0>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002cd8:	680a      	ldr	r2, [r1, #0]
 8002cda:	f022 0208 	bic.w	r2, r2, #8
 8002cde:	600a      	str	r2, [r1, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 8002ce0:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8002ce2:	2a00      	cmp	r2, #0
 8002ce4:	d0ae      	beq.n	8002c44 <HAL_DMA_IRQHandler+0x54>
          hdma->XferHalfCpltCallback(hdma);
 8002ce6:	4620      	mov	r0, r4
 8002ce8:	4790      	blx	r2
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002cea:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002cec:	e7aa      	b.n	8002c44 <HAL_DMA_IRQHandler+0x54>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002cee:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002cf0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002cf2:	f042 0204 	orr.w	r2, r2, #4
 8002cf6:	6562      	str	r2, [r4, #84]	@ 0x54
 8002cf8:	e79c      	b.n	8002c34 <HAL_DMA_IRQHandler+0x44>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002cfa:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002cfc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002cfe:	f042 0202 	orr.w	r2, r2, #2
 8002d02:	6562      	str	r2, [r4, #84]	@ 0x54
 8002d04:	e78e      	b.n	8002c24 <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002d06:	6808      	ldr	r0, [r1, #0]
 8002d08:	f020 0004 	bic.w	r0, r0, #4
 8002d0c:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002d0e:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002d10:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002d12:	f042 0201 	orr.w	r2, r2, #1
 8002d16:	6562      	str	r2, [r4, #84]	@ 0x54
 8002d18:	e77c      	b.n	8002c14 <HAL_DMA_IRQHandler+0x24>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002d1a:	0311      	lsls	r1, r2, #12
 8002d1c:	d5e0      	bpl.n	8002ce0 <HAL_DMA_IRQHandler+0xf0>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002d1e:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8002d20:	2a00      	cmp	r2, #0
 8002d22:	d1e0      	bne.n	8002ce6 <HAL_DMA_IRQHandler+0xf6>
 8002d24:	e78e      	b.n	8002c44 <HAL_DMA_IRQHandler+0x54>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002d26:	680a      	ldr	r2, [r1, #0]
 8002d28:	f022 0216 	bic.w	r2, r2, #22
 8002d2c:	600a      	str	r2, [r1, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002d2e:	694a      	ldr	r2, [r1, #20]
 8002d30:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002d34:	614a      	str	r2, [r1, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002d36:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8002d38:	b33a      	cbz	r2, 8002d8a <HAL_DMA_IRQHandler+0x19a>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d3a:	680a      	ldr	r2, [r1, #0]
 8002d3c:	f022 0208 	bic.w	r2, r2, #8
 8002d40:	600a      	str	r2, [r1, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d42:	223f      	movs	r2, #63	@ 0x3f
 8002d44:	fa02 f303 	lsl.w	r3, r2, r3
        if(hdma->XferAbortCallback != NULL)
 8002d48:	6d21      	ldr	r1, [r4, #80]	@ 0x50
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d4a:	60bb      	str	r3, [r7, #8]
        hdma->State = HAL_DMA_STATE_READY;
 8002d4c:	2201      	movs	r2, #1
        __HAL_UNLOCK(hdma);
 8002d4e:	2300      	movs	r3, #0
        hdma->State = HAL_DMA_STATE_READY;
 8002d50:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
        __HAL_UNLOCK(hdma);
 8002d54:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
        if(hdma->XferAbortCallback != NULL)
 8002d58:	2900      	cmp	r1, #0
 8002d5a:	d0b3      	beq.n	8002cc4 <HAL_DMA_IRQHandler+0xd4>
          hdma->XferAbortCallback(hdma);
 8002d5c:	4620      	mov	r0, r4
}
 8002d5e:	b003      	add	sp, #12
 8002d60:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
          hdma->XferAbortCallback(hdma);
 8002d64:	4708      	bx	r1
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002d66:	f413 7380 	ands.w	r3, r3, #256	@ 0x100
 8002d6a:	d180      	bne.n	8002c6e <HAL_DMA_IRQHandler+0x7e>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002d6c:	680a      	ldr	r2, [r1, #0]
 8002d6e:	f022 0210 	bic.w	r2, r2, #16
 8002d72:	600a      	str	r2, [r1, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8002d74:	2201      	movs	r2, #1
 8002d76:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 8002d7a:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
 8002d7e:	e776      	b.n	8002c6e <HAL_DMA_IRQHandler+0x7e>
          if(hdma->XferM1CpltCallback != NULL)
 8002d80:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	f47f af75 	bne.w	8002c72 <HAL_DMA_IRQHandler+0x82>
 8002d88:	e775      	b.n	8002c76 <HAL_DMA_IRQHandler+0x86>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002d8a:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8002d8c:	2a00      	cmp	r2, #0
 8002d8e:	d1d4      	bne.n	8002d3a <HAL_DMA_IRQHandler+0x14a>
 8002d90:	e7d7      	b.n	8002d42 <HAL_DMA_IRQHandler+0x152>
 8002d92:	bf00      	nop
 8002d94:	20000000 	.word	0x20000000
 8002d98:	1b4e81b5 	.word	0x1b4e81b5

08002d9c <HAL_DMA_GetError>:
  return hdma->ErrorCode;
 8002d9c:	6d40      	ldr	r0, [r0, #84]	@ 0x54
}
 8002d9e:	4770      	bx	lr

08002da0 <FLASH_SetErrorCode>:
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8002da0:	4b1b      	ldr	r3, [pc, #108]	@ (8002e10 <FLASH_SetErrorCode+0x70>)
 8002da2:	68da      	ldr	r2, [r3, #12]
 8002da4:	06d1      	lsls	r1, r2, #27
 8002da6:	d505      	bpl.n	8002db4 <FLASH_SetErrorCode+0x14>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8002da8:	491a      	ldr	r1, [pc, #104]	@ (8002e14 <FLASH_SetErrorCode+0x74>)
 8002daa:	69ca      	ldr	r2, [r1, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8002dac:	2010      	movs	r0, #16
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8002dae:	4302      	orrs	r2, r0
 8002db0:	61ca      	str	r2, [r1, #28]
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8002db2:	60d8      	str	r0, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8002db4:	4b16      	ldr	r3, [pc, #88]	@ (8002e10 <FLASH_SetErrorCode+0x70>)
 8002db6:	68da      	ldr	r2, [r3, #12]
 8002db8:	0692      	lsls	r2, r2, #26
 8002dba:	d506      	bpl.n	8002dca <FLASH_SetErrorCode+0x2a>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8002dbc:	4915      	ldr	r1, [pc, #84]	@ (8002e14 <FLASH_SetErrorCode+0x74>)
 8002dbe:	69ca      	ldr	r2, [r1, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8002dc0:	2020      	movs	r0, #32
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8002dc2:	f042 0208 	orr.w	r2, r2, #8
 8002dc6:	61ca      	str	r2, [r1, #28]
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8002dc8:	60d8      	str	r0, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8002dca:	4b11      	ldr	r3, [pc, #68]	@ (8002e10 <FLASH_SetErrorCode+0x70>)
 8002dcc:	68da      	ldr	r2, [r3, #12]
 8002dce:	0650      	lsls	r0, r2, #25
 8002dd0:	d506      	bpl.n	8002de0 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8002dd2:	4910      	ldr	r1, [pc, #64]	@ (8002e14 <FLASH_SetErrorCode+0x74>)
 8002dd4:	69ca      	ldr	r2, [r1, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8002dd6:	2040      	movs	r0, #64	@ 0x40
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8002dd8:	f042 0204 	orr.w	r2, r2, #4
 8002ddc:	61ca      	str	r2, [r1, #28]
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8002dde:	60d8      	str	r0, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8002de0:	4b0b      	ldr	r3, [pc, #44]	@ (8002e10 <FLASH_SetErrorCode+0x70>)
 8002de2:	68da      	ldr	r2, [r3, #12]
 8002de4:	0611      	lsls	r1, r2, #24
 8002de6:	d506      	bpl.n	8002df6 <FLASH_SetErrorCode+0x56>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8002de8:	490a      	ldr	r1, [pc, #40]	@ (8002e14 <FLASH_SetErrorCode+0x74>)
 8002dea:	69ca      	ldr	r2, [r1, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8002dec:	2080      	movs	r0, #128	@ 0x80
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8002dee:	f042 0202 	orr.w	r2, r2, #2
 8002df2:	61ca      	str	r2, [r1, #28]
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8002df4:	60d8      	str	r0, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8002df6:	4b06      	ldr	r3, [pc, #24]	@ (8002e10 <FLASH_SetErrorCode+0x70>)
 8002df8:	68da      	ldr	r2, [r3, #12]
 8002dfa:	0792      	lsls	r2, r2, #30
 8002dfc:	d506      	bpl.n	8002e0c <FLASH_SetErrorCode+0x6c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8002dfe:	4905      	ldr	r1, [pc, #20]	@ (8002e14 <FLASH_SetErrorCode+0x74>)
 8002e00:	69ca      	ldr	r2, [r1, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8002e02:	2002      	movs	r0, #2
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8002e04:	f042 0220 	orr.w	r2, r2, #32
 8002e08:	61ca      	str	r2, [r1, #28]
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8002e0a:	60d8      	str	r0, [r3, #12]
  }
}
 8002e0c:	4770      	bx	lr
 8002e0e:	bf00      	nop
 8002e10:	40023c00 	.word	0x40023c00
 8002e14:	200008dc 	.word	0x200008dc

08002e18 <HAL_FLASH_Program>:
{
 8002e18:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  __HAL_LOCK(&pFlash);
 8002e1c:	4f4d      	ldr	r7, [pc, #308]	@ (8002f54 <HAL_FLASH_Program+0x13c>)
{
 8002e1e:	469b      	mov	fp, r3
  __HAL_LOCK(&pFlash);
 8002e20:	7e3b      	ldrb	r3, [r7, #24]
 8002e22:	2b01      	cmp	r3, #1
 8002e24:	d060      	beq.n	8002ee8 <HAL_FLASH_Program+0xd0>
 8002e26:	2301      	movs	r3, #1
 8002e28:	763b      	strb	r3, [r7, #24]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	4681      	mov	r9, r0
 8002e2e:	468a      	mov	sl, r1
 8002e30:	4690      	mov	r8, r2
 8002e32:	61fb      	str	r3, [r7, #28]
  tickstart = HAL_GetTick();
 8002e34:	f7ff fc32 	bl	800269c <HAL_GetTick>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8002e38:	4d47      	ldr	r5, [pc, #284]	@ (8002f58 <HAL_FLASH_Program+0x140>)
  tickstart = HAL_GetTick();
 8002e3a:	4604      	mov	r4, r0
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8002e3c:	f24c 3650 	movw	r6, #50000	@ 0xc350
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8002e40:	e004      	b.n	8002e4c <HAL_FLASH_Program+0x34>
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8002e42:	f7ff fc2b 	bl	800269c <HAL_GetTick>
 8002e46:	1b00      	subs	r0, r0, r4
 8002e48:	42b0      	cmp	r0, r6
 8002e4a:	d848      	bhi.n	8002ede <HAL_FLASH_Program+0xc6>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8002e4c:	68eb      	ldr	r3, [r5, #12]
 8002e4e:	03d8      	lsls	r0, r3, #15
 8002e50:	d4f7      	bmi.n	8002e42 <HAL_FLASH_Program+0x2a>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8002e52:	68eb      	ldr	r3, [r5, #12]
 8002e54:	07d9      	lsls	r1, r3, #31
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002e56:	bf44      	itt	mi
 8002e58:	2301      	movmi	r3, #1
 8002e5a:	60eb      	strmi	r3, [r5, #12]
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8002e5c:	4b3e      	ldr	r3, [pc, #248]	@ (8002f58 <HAL_FLASH_Program+0x140>)
 8002e5e:	68da      	ldr	r2, [r3, #12]
 8002e60:	f012 0ff2 	tst.w	r2, #242	@ 0xf2
 8002e64:	d154      	bne.n	8002f10 <HAL_FLASH_Program+0xf8>
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8002e66:	f1b9 0f00 	cmp.w	r9, #0
 8002e6a:	d040      	beq.n	8002eee <HAL_FLASH_Program+0xd6>
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8002e6c:	f1b9 0f01 	cmp.w	r9, #1
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002e70:	691a      	ldr	r2, [r3, #16]
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8002e72:	d051      	beq.n	8002f18 <HAL_FLASH_Program+0x100>
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002e74:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8002e78:	611a      	str	r2, [r3, #16]
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8002e7a:	f1b9 0f02 	cmp.w	r9, #2
  FLASH->CR |= FLASH_PSIZE_WORD;
 8002e7e:	691a      	ldr	r2, [r3, #16]
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8002e80:	d05e      	beq.n	8002f40 <HAL_FLASH_Program+0x128>
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8002e82:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8002e86:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002e88:	691a      	ldr	r2, [r3, #16]
 8002e8a:	f042 0201 	orr.w	r2, r2, #1
 8002e8e:	611a      	str	r2, [r3, #16]
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8002e90:	f8ca 8000 	str.w	r8, [sl]
  __ASM volatile ("isb 0xF":::"memory");
 8002e94:	f3bf 8f6f 	isb	sy
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8002e98:	f8ca b004 	str.w	fp, [sl, #4]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	61fb      	str	r3, [r7, #28]
  tickstart = HAL_GetTick();
 8002ea0:	f7ff fbfc 	bl	800269c <HAL_GetTick>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8002ea4:	4d2c      	ldr	r5, [pc, #176]	@ (8002f58 <HAL_FLASH_Program+0x140>)
  tickstart = HAL_GetTick();
 8002ea6:	4604      	mov	r4, r0
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8002ea8:	f24c 3650 	movw	r6, #50000	@ 0xc350
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8002eac:	e004      	b.n	8002eb8 <HAL_FLASH_Program+0xa0>
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8002eae:	f7ff fbf5 	bl	800269c <HAL_GetTick>
 8002eb2:	1b00      	subs	r0, r0, r4
 8002eb4:	42b0      	cmp	r0, r6
 8002eb6:	d829      	bhi.n	8002f0c <HAL_FLASH_Program+0xf4>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8002eb8:	68eb      	ldr	r3, [r5, #12]
 8002eba:	03da      	lsls	r2, r3, #15
 8002ebc:	d4f7      	bmi.n	8002eae <HAL_FLASH_Program+0x96>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8002ebe:	68eb      	ldr	r3, [r5, #12]
 8002ec0:	07db      	lsls	r3, r3, #31
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002ec2:	bf44      	itt	mi
 8002ec4:	2301      	movmi	r3, #1
 8002ec6:	60eb      	strmi	r3, [r5, #12]
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8002ec8:	4b23      	ldr	r3, [pc, #140]	@ (8002f58 <HAL_FLASH_Program+0x140>)
 8002eca:	68d8      	ldr	r0, [r3, #12]
 8002ecc:	f010 00f2 	ands.w	r0, r0, #242	@ 0xf2
 8002ed0:	d132      	bne.n	8002f38 <HAL_FLASH_Program+0x120>
    FLASH->CR &= (~FLASH_CR_PG);  
 8002ed2:	4a21      	ldr	r2, [pc, #132]	@ (8002f58 <HAL_FLASH_Program+0x140>)
 8002ed4:	6913      	ldr	r3, [r2, #16]
 8002ed6:	f023 0301 	bic.w	r3, r3, #1
 8002eda:	6113      	str	r3, [r2, #16]
 8002edc:	e000      	b.n	8002ee0 <HAL_FLASH_Program+0xc8>
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002ede:	2003      	movs	r0, #3
  __HAL_UNLOCK(&pFlash);
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	763b      	strb	r3, [r7, #24]
}
 8002ee4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  __HAL_LOCK(&pFlash);
 8002ee8:	2002      	movs	r0, #2
}
 8002eea:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002eee:	691a      	ldr	r2, [r3, #16]
 8002ef0:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8002ef4:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8002ef6:	691a      	ldr	r2, [r3, #16]
 8002ef8:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002efa:	691a      	ldr	r2, [r3, #16]
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8002efc:	fa5f f888 	uxtb.w	r8, r8
  FLASH->CR |= FLASH_CR_PG;
 8002f00:	f042 0201 	orr.w	r2, r2, #1
 8002f04:	611a      	str	r2, [r3, #16]
  *(__IO uint8_t*)Address = Data;
 8002f06:	f88a 8000 	strb.w	r8, [sl]
}
 8002f0a:	e7c7      	b.n	8002e9c <HAL_FLASH_Program+0x84>
        return HAL_TIMEOUT;
 8002f0c:	2003      	movs	r0, #3
 8002f0e:	e7e0      	b.n	8002ed2 <HAL_FLASH_Program+0xba>
    FLASH_SetErrorCode();
 8002f10:	f7ff ff46 	bl	8002da0 <FLASH_SetErrorCode>
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002f14:	2001      	movs	r0, #1
 8002f16:	e7e3      	b.n	8002ee0 <HAL_FLASH_Program+0xc8>
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002f18:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8002f1c:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8002f1e:	691a      	ldr	r2, [r3, #16]
 8002f20:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002f24:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002f26:	691a      	ldr	r2, [r3, #16]
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8002f28:	fa1f f888 	uxth.w	r8, r8
  FLASH->CR |= FLASH_CR_PG;
 8002f2c:	f042 0201 	orr.w	r2, r2, #1
 8002f30:	611a      	str	r2, [r3, #16]
  *(__IO uint16_t*)Address = Data;
 8002f32:	f8aa 8000 	strh.w	r8, [sl]
}
 8002f36:	e7b1      	b.n	8002e9c <HAL_FLASH_Program+0x84>
    FLASH_SetErrorCode();
 8002f38:	f7ff ff32 	bl	8002da0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8002f3c:	2001      	movs	r0, #1
 8002f3e:	e7c8      	b.n	8002ed2 <HAL_FLASH_Program+0xba>
  FLASH->CR |= FLASH_PSIZE_WORD;
 8002f40:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f44:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002f46:	691a      	ldr	r2, [r3, #16]
 8002f48:	f042 0201 	orr.w	r2, r2, #1
 8002f4c:	611a      	str	r2, [r3, #16]
  *(__IO uint32_t*)Address = Data;
 8002f4e:	f8ca 8000 	str.w	r8, [sl]
}
 8002f52:	e7a3      	b.n	8002e9c <HAL_FLASH_Program+0x84>
 8002f54:	200008dc 	.word	0x200008dc
 8002f58:	40023c00 	.word	0x40023c00

08002f5c <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002f5c:	4b06      	ldr	r3, [pc, #24]	@ (8002f78 <HAL_FLASH_Unlock+0x1c>)
 8002f5e:	691a      	ldr	r2, [r3, #16]
 8002f60:	2a00      	cmp	r2, #0
 8002f62:	db01      	blt.n	8002f68 <HAL_FLASH_Unlock+0xc>
  HAL_StatusTypeDef status = HAL_OK;
 8002f64:	2000      	movs	r0, #0
}
 8002f66:	4770      	bx	lr
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8002f68:	4904      	ldr	r1, [pc, #16]	@ (8002f7c <HAL_FLASH_Unlock+0x20>)
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002f6a:	4a05      	ldr	r2, [pc, #20]	@ (8002f80 <HAL_FLASH_Unlock+0x24>)
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8002f6c:	6059      	str	r1, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002f6e:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002f70:	6918      	ldr	r0, [r3, #16]
 8002f72:	0fc0      	lsrs	r0, r0, #31
 8002f74:	4770      	bx	lr
 8002f76:	bf00      	nop
 8002f78:	40023c00 	.word	0x40023c00
 8002f7c:	45670123 	.word	0x45670123
 8002f80:	cdef89ab 	.word	0xcdef89ab

08002f84 <HAL_FLASH_Lock>:
  FLASH->CR |= FLASH_CR_LOCK;
 8002f84:	4a03      	ldr	r2, [pc, #12]	@ (8002f94 <HAL_FLASH_Lock+0x10>)
 8002f86:	6913      	ldr	r3, [r2, #16]
 8002f88:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
}
 8002f8c:	2000      	movs	r0, #0
  FLASH->CR |= FLASH_CR_LOCK;
 8002f8e:	6113      	str	r3, [r2, #16]
}
 8002f90:	4770      	bx	lr
 8002f92:	bf00      	nop
 8002f94:	40023c00 	.word	0x40023c00

08002f98 <FLASH_WaitForLastOperation>:
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002f98:	4b16      	ldr	r3, [pc, #88]	@ (8002ff4 <FLASH_WaitForLastOperation+0x5c>)
{ 
 8002f9a:	b570      	push	{r4, r5, r6, lr}
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002f9c:	2200      	movs	r2, #0
{ 
 8002f9e:	4604      	mov	r4, r0
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002fa0:	61da      	str	r2, [r3, #28]
  tickstart = HAL_GetTick();
 8002fa2:	f7ff fb7b 	bl	800269c <HAL_GetTick>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8002fa6:	1c65      	adds	r5, r4, #1
 8002fa8:	d113      	bne.n	8002fd2 <FLASH_WaitForLastOperation+0x3a>
 8002faa:	4a13      	ldr	r2, [pc, #76]	@ (8002ff8 <FLASH_WaitForLastOperation+0x60>)
 8002fac:	68d3      	ldr	r3, [r2, #12]
 8002fae:	03dc      	lsls	r4, r3, #15
 8002fb0:	d4fc      	bmi.n	8002fac <FLASH_WaitForLastOperation+0x14>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8002fb2:	4b11      	ldr	r3, [pc, #68]	@ (8002ff8 <FLASH_WaitForLastOperation+0x60>)
 8002fb4:	68da      	ldr	r2, [r3, #12]
 8002fb6:	07d2      	lsls	r2, r2, #31
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002fb8:	bf44      	itt	mi
 8002fba:	2201      	movmi	r2, #1
 8002fbc:	60da      	strmi	r2, [r3, #12]
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8002fbe:	4b0e      	ldr	r3, [pc, #56]	@ (8002ff8 <FLASH_WaitForLastOperation+0x60>)
 8002fc0:	68d8      	ldr	r0, [r3, #12]
 8002fc2:	f010 00f2 	ands.w	r0, r0, #242	@ 0xf2
 8002fc6:	d100      	bne.n	8002fca <FLASH_WaitForLastOperation+0x32>
}  
 8002fc8:	bd70      	pop	{r4, r5, r6, pc}
    FLASH_SetErrorCode();
 8002fca:	f7ff fee9 	bl	8002da0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8002fce:	2001      	movs	r0, #1
}  
 8002fd0:	bd70      	pop	{r4, r5, r6, pc}
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8002fd2:	4e09      	ldr	r6, [pc, #36]	@ (8002ff8 <FLASH_WaitForLastOperation+0x60>)
 8002fd4:	68f3      	ldr	r3, [r6, #12]
 8002fd6:	03d9      	lsls	r1, r3, #15
 8002fd8:	d5eb      	bpl.n	8002fb2 <FLASH_WaitForLastOperation+0x1a>
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8002fda:	4605      	mov	r5, r0
 8002fdc:	b144      	cbz	r4, 8002ff0 <FLASH_WaitForLastOperation+0x58>
 8002fde:	f7ff fb5d 	bl	800269c <HAL_GetTick>
 8002fe2:	1b43      	subs	r3, r0, r5
 8002fe4:	42a3      	cmp	r3, r4
 8002fe6:	d803      	bhi.n	8002ff0 <FLASH_WaitForLastOperation+0x58>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8002fe8:	68f3      	ldr	r3, [r6, #12]
 8002fea:	03d8      	lsls	r0, r3, #15
 8002fec:	d4f7      	bmi.n	8002fde <FLASH_WaitForLastOperation+0x46>
 8002fee:	e7e0      	b.n	8002fb2 <FLASH_WaitForLastOperation+0x1a>
        return HAL_TIMEOUT;
 8002ff0:	2003      	movs	r0, #3
}  
 8002ff2:	bd70      	pop	{r4, r5, r6, pc}
 8002ff4:	200008dc 	.word	0x200008dc
 8002ff8:	40023c00 	.word	0x40023c00

08002ffc <FLASH_FlushCaches>:
  * @retval None
  */
void FLASH_FlushCaches(void)
{
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8002ffc:	4b14      	ldr	r3, [pc, #80]	@ (8003050 <FLASH_FlushCaches+0x54>)
 8002ffe:	681a      	ldr	r2, [r3, #0]
 8003000:	0591      	lsls	r1, r2, #22
 8003002:	d50f      	bpl.n	8003024 <FLASH_FlushCaches+0x28>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8003004:	681a      	ldr	r2, [r3, #0]
 8003006:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800300a:	601a      	str	r2, [r3, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800300c:	681a      	ldr	r2, [r3, #0]
 800300e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003012:	601a      	str	r2, [r3, #0]
 8003014:	681a      	ldr	r2, [r3, #0]
 8003016:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800301a:	601a      	str	r2, [r3, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800301c:	681a      	ldr	r2, [r3, #0]
 800301e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003022:	601a      	str	r2, [r3, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8003024:	4b0a      	ldr	r3, [pc, #40]	@ (8003050 <FLASH_FlushCaches+0x54>)
 8003026:	681a      	ldr	r2, [r3, #0]
 8003028:	0552      	lsls	r2, r2, #21
 800302a:	d50f      	bpl.n	800304c <FLASH_FlushCaches+0x50>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 800302c:	681a      	ldr	r2, [r3, #0]
 800302e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003032:	601a      	str	r2, [r3, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8003034:	681a      	ldr	r2, [r3, #0]
 8003036:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800303a:	601a      	str	r2, [r3, #0]
 800303c:	681a      	ldr	r2, [r3, #0]
 800303e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003042:	601a      	str	r2, [r3, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8003044:	681a      	ldr	r2, [r3, #0]
 8003046:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800304a:	601a      	str	r2, [r3, #0]
  }
}
 800304c:	4770      	bx	lr
 800304e:	bf00      	nop
 8003050:	40023c00 	.word	0x40023c00

08003054 <HAL_FLASHEx_Erase>:
{
 8003054:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  __HAL_LOCK(&pFlash);
 8003058:	4f38      	ldr	r7, [pc, #224]	@ (800313c <HAL_FLASHEx_Erase+0xe8>)
 800305a:	7e3b      	ldrb	r3, [r7, #24]
 800305c:	2b01      	cmp	r3, #1
 800305e:	d04e      	beq.n	80030fe <HAL_FLASHEx_Erase+0xaa>
 8003060:	2301      	movs	r3, #1
 8003062:	4605      	mov	r5, r0
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003064:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8003068:	4688      	mov	r8, r1
  __HAL_LOCK(&pFlash);
 800306a:	763b      	strb	r3, [r7, #24]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800306c:	f7ff ff94 	bl	8002f98 <FLASH_WaitForLastOperation>
  if (status == HAL_OK)
 8003070:	4606      	mov	r6, r0
 8003072:	2800      	cmp	r0, #0
 8003074:	d13e      	bne.n	80030f4 <HAL_FLASHEx_Erase+0xa0>
    *SectorError = 0xFFFFFFFFU;
 8003076:	f04f 33ff 	mov.w	r3, #4294967295
 800307a:	f8c8 3000 	str.w	r3, [r8]
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800307e:	682b      	ldr	r3, [r5, #0]
 8003080:	2b01      	cmp	r3, #1
 8003082:	d040      	beq.n	8003106 <HAL_FLASHEx_Erase+0xb2>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8003084:	e9d5 9302 	ldrd	r9, r3, [r5, #8]
 8003088:	444b      	add	r3, r9
 800308a:	454b      	cmp	r3, r9
 800308c:	d930      	bls.n	80030f0 <HAL_FLASHEx_Erase+0x9c>
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800308e:	4c2c      	ldr	r4, [pc, #176]	@ (8003140 <HAL_FLASHEx_Erase+0xec>)
 8003090:	e006      	b.n	80030a0 <HAL_FLASHEx_Erase+0x4c>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8003092:	e9d5 2302 	ldrd	r2, r3, [r5, #8]
 8003096:	f109 0901 	add.w	r9, r9, #1
 800309a:	4413      	add	r3, r2
 800309c:	454b      	cmp	r3, r9
 800309e:	d927      	bls.n	80030f0 <HAL_FLASHEx_Erase+0x9c>
  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 80030a0:	7c2b      	ldrb	r3, [r5, #16]
 80030a2:	2b02      	cmp	r3, #2
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 80030a4:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80030a8:	bf98      	it	ls
 80030aa:	021a      	lslls	r2, r3, #8
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80030ac:	6923      	ldr	r3, [r4, #16]
 80030ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80030b2:	6123      	str	r3, [r4, #16]
  FLASH->CR |= tmp_psize;
 80030b4:	6923      	ldr	r3, [r4, #16]
 80030b6:	4313      	orrs	r3, r2
 80030b8:	6123      	str	r3, [r4, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 80030ba:	6923      	ldr	r3, [r4, #16]
 80030bc:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80030c0:	6123      	str	r3, [r4, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 80030c2:	6923      	ldr	r3, [r4, #16]
 80030c4:	ea43 03c9 	orr.w	r3, r3, r9, lsl #3
 80030c8:	f043 0302 	orr.w	r3, r3, #2
 80030cc:	6123      	str	r3, [r4, #16]
  FLASH->CR |= FLASH_CR_STRT;
 80030ce:	6923      	ldr	r3, [r4, #16]
 80030d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030d4:	6123      	str	r3, [r4, #16]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80030d6:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80030da:	f7ff ff5d 	bl	8002f98 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 80030de:	6923      	ldr	r3, [r4, #16]
 80030e0:	f023 03fa 	bic.w	r3, r3, #250	@ 0xfa
 80030e4:	6123      	str	r3, [r4, #16]
        if (status != HAL_OK)
 80030e6:	2800      	cmp	r0, #0
 80030e8:	d0d3      	beq.n	8003092 <HAL_FLASHEx_Erase+0x3e>
          *SectorError = index;
 80030ea:	f8c8 9000 	str.w	r9, [r8]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80030ee:	4606      	mov	r6, r0
    FLASH_FlushCaches();
 80030f0:	f7ff ff84 	bl	8002ffc <FLASH_FlushCaches>
  __HAL_UNLOCK(&pFlash);
 80030f4:	2300      	movs	r3, #0
 80030f6:	763b      	strb	r3, [r7, #24]
}
 80030f8:	4630      	mov	r0, r6
 80030fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  __HAL_LOCK(&pFlash);
 80030fe:	2602      	movs	r6, #2
}
 8003100:	4630      	mov	r0, r6
 8003102:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003106:	4c0e      	ldr	r4, [pc, #56]	@ (8003140 <HAL_FLASHEx_Erase+0xec>)
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8003108:	692b      	ldr	r3, [r5, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800310a:	6922      	ldr	r2, [r4, #16]
 800310c:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003110:	6122      	str	r2, [r4, #16]
  FLASH->CR |= FLASH_CR_MER;
 8003112:	6922      	ldr	r2, [r4, #16]
 8003114:	f042 0204 	orr.w	r2, r2, #4
 8003118:	6122      	str	r2, [r4, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 800311a:	6922      	ldr	r2, [r4, #16]
 800311c:	021b      	lsls	r3, r3, #8
 800311e:	b29b      	uxth	r3, r3
 8003120:	4313      	orrs	r3, r2
 8003122:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003126:	6123      	str	r3, [r4, #16]
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003128:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800312c:	f7ff ff34 	bl	8002f98 <FLASH_WaitForLastOperation>
      FLASH->CR &= (~FLASH_MER_BIT);
 8003130:	6923      	ldr	r3, [r4, #16]
 8003132:	f023 0304 	bic.w	r3, r3, #4
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003136:	4606      	mov	r6, r0
      FLASH->CR &= (~FLASH_MER_BIT);
 8003138:	6123      	str	r3, [r4, #16]
 800313a:	e7d9      	b.n	80030f0 <HAL_FLASHEx_Erase+0x9c>
 800313c:	200008dc 	.word	0x200008dc
 8003140:	40023c00 	.word	0x40023c00

08003144 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003144:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003148:	4aa4      	ldr	r2, [pc, #656]	@ (80033dc <HAL_GPIO_Init+0x298>)
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800314a:	680b      	ldr	r3, [r1, #0]
 800314c:	4290      	cmp	r0, r2
{
 800314e:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003150:	f04f 0200 	mov.w	r2, #0
 8003154:	f000 80d4 	beq.w	8003300 <HAL_GPIO_Init+0x1bc>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003158:	f8df 8290 	ldr.w	r8, [pc, #656]	@ 80033ec <HAL_GPIO_Init+0x2a8>
    ioposition = 0x01U << position;
 800315c:	f04f 0b01 	mov.w	fp, #1
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003160:	468a      	mov	sl, r1
 8003162:	e003      	b.n	800316c <HAL_GPIO_Init+0x28>
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003164:	3201      	adds	r2, #1
 8003166:	2a10      	cmp	r2, #16
 8003168:	f000 809e 	beq.w	80032a8 <HAL_GPIO_Init+0x164>
    ioposition = 0x01U << position;
 800316c:	fa0b f102 	lsl.w	r1, fp, r2
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003170:	ea01 0603 	and.w	r6, r1, r3
    if(iocurrent == ioposition)
 8003174:	4399      	bics	r1, r3
 8003176:	d1f5      	bne.n	8003164 <HAL_GPIO_Init+0x20>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003178:	f8da 4004 	ldr.w	r4, [sl, #4]
 800317c:	f004 0c03 	and.w	ip, r4, #3
 8003180:	0051      	lsls	r1, r2, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003182:	2503      	movs	r5, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003184:	f10c 37ff 	add.w	r7, ip, #4294967295
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003188:	408d      	lsls	r5, r1
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800318a:	2f01      	cmp	r7, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800318c:	ea6f 0505 	mvn.w	r5, r5
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003190:	d950      	bls.n	8003234 <HAL_GPIO_Init+0xf0>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003192:	f1bc 0f03 	cmp.w	ip, #3
 8003196:	f040 81a5 	bne.w	80034e4 <HAL_GPIO_Init+0x3a0>
      temp = GPIOx->MODER;
 800319a:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800319c:	fa0c f101 	lsl.w	r1, ip, r1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80031a0:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80031a2:	4329      	orrs	r1, r5
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80031a4:	f414 3f40 	tst.w	r4, #196608	@ 0x30000
      GPIOx->MODER = temp;
 80031a8:	6001      	str	r1, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80031aa:	d0db      	beq.n	8003164 <HAL_GPIO_Init+0x20>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031ac:	4d8c      	ldr	r5, [pc, #560]	@ (80033e0 <HAL_GPIO_Init+0x29c>)
 80031ae:	2100      	movs	r1, #0
 80031b0:	9103      	str	r1, [sp, #12]
 80031b2:	6c69      	ldr	r1, [r5, #68]	@ 0x44
 80031b4:	f441 4180 	orr.w	r1, r1, #16384	@ 0x4000
 80031b8:	6469      	str	r1, [r5, #68]	@ 0x44
 80031ba:	6c69      	ldr	r1, [r5, #68]	@ 0x44
 80031bc:	f401 4180 	and.w	r1, r1, #16384	@ 0x4000
 80031c0:	9103      	str	r1, [sp, #12]
 80031c2:	9903      	ldr	r1, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 80031c4:	f022 0103 	bic.w	r1, r2, #3
 80031c8:	f101 4180 	add.w	r1, r1, #1073741824	@ 0x40000000
 80031cc:	f501 319c 	add.w	r1, r1, #79872	@ 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80031d0:	f002 0703 	and.w	r7, r2, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 80031d4:	688d      	ldr	r5, [r1, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80031d6:	00bf      	lsls	r7, r7, #2
 80031d8:	f04f 0c0f 	mov.w	ip, #15
 80031dc:	fa0c fc07 	lsl.w	ip, ip, r7
 80031e0:	ea25 0e0c 	bic.w	lr, r5, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80031e4:	4d7f      	ldr	r5, [pc, #508]	@ (80033e4 <HAL_GPIO_Init+0x2a0>)
 80031e6:	42a8      	cmp	r0, r5
 80031e8:	d061      	beq.n	80032ae <HAL_GPIO_Init+0x16a>
 80031ea:	4d7f      	ldr	r5, [pc, #508]	@ (80033e8 <HAL_GPIO_Init+0x2a4>)
 80031ec:	42a8      	cmp	r0, r5
 80031ee:	f000 8156 	beq.w	800349e <HAL_GPIO_Init+0x35a>
 80031f2:	f8df c1fc 	ldr.w	ip, [pc, #508]	@ 80033f0 <HAL_GPIO_Init+0x2ac>
 80031f6:	4560      	cmp	r0, ip
 80031f8:	f000 8158 	beq.w	80034ac <HAL_GPIO_Init+0x368>
 80031fc:	f8df c1f4 	ldr.w	ip, [pc, #500]	@ 80033f4 <HAL_GPIO_Init+0x2b0>
 8003200:	4560      	cmp	r0, ip
 8003202:	f000 8161 	beq.w	80034c8 <HAL_GPIO_Init+0x384>
 8003206:	f8df c1f0 	ldr.w	ip, [pc, #496]	@ 80033f8 <HAL_GPIO_Init+0x2b4>
 800320a:	4560      	cmp	r0, ip
 800320c:	f000 8163 	beq.w	80034d6 <HAL_GPIO_Init+0x392>
 8003210:	f8df c1e8 	ldr.w	ip, [pc, #488]	@ 80033fc <HAL_GPIO_Init+0x2b8>
 8003214:	4560      	cmp	r0, ip
 8003216:	f000 8150 	beq.w	80034ba <HAL_GPIO_Init+0x376>
 800321a:	f8df c1e4 	ldr.w	ip, [pc, #484]	@ 8003400 <HAL_GPIO_Init+0x2bc>
 800321e:	4560      	cmp	r0, ip
 8003220:	bf0c      	ite	eq
 8003222:	f04f 0c07 	moveq.w	ip, #7
 8003226:	f04f 0c08 	movne.w	ip, #8
 800322a:	fa0c f707 	lsl.w	r7, ip, r7
 800322e:	ea4e 0507 	orr.w	r5, lr, r7
 8003232:	e042      	b.n	80032ba <HAL_GPIO_Init+0x176>
        temp = GPIOx->OSPEEDR; 
 8003234:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003236:	ea07 0e05 	and.w	lr, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 800323a:	f8da 700c 	ldr.w	r7, [sl, #12]
 800323e:	408f      	lsls	r7, r1
 8003240:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OSPEEDR = temp;
 8003244:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8003246:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003248:	ea27 0e06 	bic.w	lr, r7, r6
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800324c:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8003250:	4097      	lsls	r7, r2
 8003252:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8003256:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 8003258:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800325a:	ea07 0e05 	and.w	lr, r7, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800325e:	f8da 7008 	ldr.w	r7, [sl, #8]
 8003262:	408f      	lsls	r7, r1
 8003264:	ea47 070e 	orr.w	r7, r7, lr
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003268:	f1bc 0f02 	cmp.w	ip, #2
        GPIOx->PUPDR = temp;
 800326c:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800326e:	d194      	bne.n	800319a <HAL_GPIO_Init+0x56>
        temp = GPIOx->AFR[position >> 3U];
 8003270:	ea4f 09d2 	mov.w	r9, r2, lsr #3
 8003274:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003278:	f002 0e07 	and.w	lr, r2, #7
        temp = GPIOx->AFR[position >> 3U];
 800327c:	f8d9 7020 	ldr.w	r7, [r9, #32]
 8003280:	9700      	str	r7, [sp, #0]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003282:	f8da 7010 	ldr.w	r7, [sl, #16]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003286:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800328a:	fa07 f70e 	lsl.w	r7, r7, lr
 800328e:	9701      	str	r7, [sp, #4]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003290:	270f      	movs	r7, #15
 8003292:	fa07 fe0e 	lsl.w	lr, r7, lr
 8003296:	9f00      	ldr	r7, [sp, #0]
 8003298:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800329c:	9f01      	ldr	r7, [sp, #4]
 800329e:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->AFR[position >> 3U] = temp;
 80032a2:	f8c9 7020 	str.w	r7, [r9, #32]
 80032a6:	e778      	b.n	800319a <HAL_GPIO_Init+0x56>
        }
        EXTI->IMR = temp;
      }
    }
  }
}
 80032a8:	b005      	add	sp, #20
 80032aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80032ae:	f04f 0c01 	mov.w	ip, #1
 80032b2:	fa0c f707 	lsl.w	r7, ip, r7
 80032b6:	ea4e 0507 	orr.w	r5, lr, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 80032ba:	608d      	str	r5, [r1, #8]
        temp = EXTI->RTSR;
 80032bc:	f8d8 1008 	ldr.w	r1, [r8, #8]
        temp &= ~((uint32_t)iocurrent);
 80032c0:	43f5      	mvns	r5, r6
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80032c2:	02e7      	lsls	r7, r4, #11
        temp &= ~((uint32_t)iocurrent);
 80032c4:	bf54      	ite	pl
 80032c6:	4029      	andpl	r1, r5
          temp |= iocurrent;
 80032c8:	4331      	orrmi	r1, r6
        EXTI->RTSR = temp;
 80032ca:	f8c8 1008 	str.w	r1, [r8, #8]
        temp = EXTI->FTSR;
 80032ce:	f8d8 100c 	ldr.w	r1, [r8, #12]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80032d2:	02a7      	lsls	r7, r4, #10
        temp &= ~((uint32_t)iocurrent);
 80032d4:	bf54      	ite	pl
 80032d6:	4029      	andpl	r1, r5
          temp |= iocurrent;
 80032d8:	4331      	orrmi	r1, r6
        EXTI->FTSR = temp;
 80032da:	f8c8 100c 	str.w	r1, [r8, #12]
        temp = EXTI->EMR;
 80032de:	f8d8 1004 	ldr.w	r1, [r8, #4]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80032e2:	03a7      	lsls	r7, r4, #14
        temp &= ~((uint32_t)iocurrent);
 80032e4:	bf54      	ite	pl
 80032e6:	4029      	andpl	r1, r5
          temp |= iocurrent;
 80032e8:	4331      	orrmi	r1, r6
        EXTI->EMR = temp;
 80032ea:	f8c8 1004 	str.w	r1, [r8, #4]
        temp = EXTI->IMR;
 80032ee:	f8d8 1000 	ldr.w	r1, [r8]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80032f2:	03e4      	lsls	r4, r4, #15
        temp &= ~((uint32_t)iocurrent);
 80032f4:	bf54      	ite	pl
 80032f6:	4029      	andpl	r1, r5
          temp |= iocurrent;
 80032f8:	4331      	orrmi	r1, r6
        EXTI->IMR = temp;
 80032fa:	f8c8 1000 	str.w	r1, [r8]
 80032fe:	e731      	b.n	8003164 <HAL_GPIO_Init+0x20>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003300:	f8df b0dc 	ldr.w	fp, [pc, #220]	@ 80033e0 <HAL_GPIO_Init+0x29c>
    ioposition = 0x01U << position;
 8003304:	f04f 0a01 	mov.w	sl, #1
 8003308:	e002      	b.n	8003310 <HAL_GPIO_Init+0x1cc>
  for(position = 0U; position < GPIO_NUMBER; position++)
 800330a:	3201      	adds	r2, #1
 800330c:	2a10      	cmp	r2, #16
 800330e:	d0cb      	beq.n	80032a8 <HAL_GPIO_Init+0x164>
    ioposition = 0x01U << position;
 8003310:	fa0a f402 	lsl.w	r4, sl, r2
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003314:	ea03 0604 	and.w	r6, r3, r4
    if(iocurrent == ioposition)
 8003318:	439c      	bics	r4, r3
 800331a:	d1f6      	bne.n	800330a <HAL_GPIO_Init+0x1c6>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800331c:	684d      	ldr	r5, [r1, #4]
 800331e:	0054      	lsls	r4, r2, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003320:	2703      	movs	r7, #3
 8003322:	fa07 fc04 	lsl.w	ip, r7, r4
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003326:	f005 0803 	and.w	r8, r5, #3
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800332a:	ea6f 090c 	mvn.w	r9, ip
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800332e:	f108 3cff 	add.w	ip, r8, #4294967295
 8003332:	f1bc 0f01 	cmp.w	ip, #1
 8003336:	d965      	bls.n	8003404 <HAL_GPIO_Init+0x2c0>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003338:	f1b8 0f03 	cmp.w	r8, #3
 800333c:	f040 80dc 	bne.w	80034f8 <HAL_GPIO_Init+0x3b4>
      temp = GPIOx->MODER;
 8003340:	f8d0 c000 	ldr.w	ip, [r0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003344:	fa08 f404 	lsl.w	r4, r8, r4
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003348:	ea0c 0c09 	and.w	ip, ip, r9
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800334c:	ea44 040c 	orr.w	r4, r4, ip
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003350:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      GPIOx->MODER = temp;
 8003354:	6004      	str	r4, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003356:	d0d8      	beq.n	800330a <HAL_GPIO_Init+0x1c6>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003358:	2400      	movs	r4, #0
 800335a:	9403      	str	r4, [sp, #12]
 800335c:	f8db 4044 	ldr.w	r4, [fp, #68]	@ 0x44
 8003360:	f444 4480 	orr.w	r4, r4, #16384	@ 0x4000
 8003364:	f8cb 4044 	str.w	r4, [fp, #68]	@ 0x44
 8003368:	f8db 4044 	ldr.w	r4, [fp, #68]	@ 0x44
 800336c:	f404 4480 	and.w	r4, r4, #16384	@ 0x4000
 8003370:	9403      	str	r4, [sp, #12]
 8003372:	9c03      	ldr	r4, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 8003374:	f022 0403 	bic.w	r4, r2, #3
 8003378:	f104 4480 	add.w	r4, r4, #1073741824	@ 0x40000000
 800337c:	f504 349c 	add.w	r4, r4, #79872	@ 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003380:	f002 0c03 	and.w	ip, r2, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8003384:	f8d4 e008 	ldr.w	lr, [r4, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003388:	270f      	movs	r7, #15
 800338a:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 800338e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8003392:	ea2e 0c0c 	bic.w	ip, lr, ip
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003396:	f8c4 c008 	str.w	ip, [r4, #8]
        temp = EXTI->RTSR;
 800339a:	4c14      	ldr	r4, [pc, #80]	@ (80033ec <HAL_GPIO_Init+0x2a8>)
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800339c:	02ef      	lsls	r7, r5, #11
        temp = EXTI->RTSR;
 800339e:	68a4      	ldr	r4, [r4, #8]
        temp &= ~((uint32_t)iocurrent);
 80033a0:	ea6f 0c06 	mvn.w	ip, r6
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80033a4:	d479      	bmi.n	800349a <HAL_GPIO_Init+0x356>
        temp &= ~((uint32_t)iocurrent);
 80033a6:	ea04 040c 	and.w	r4, r4, ip
        EXTI->RTSR = temp;
 80033aa:	4f10      	ldr	r7, [pc, #64]	@ (80033ec <HAL_GPIO_Init+0x2a8>)
 80033ac:	60bc      	str	r4, [r7, #8]
        temp = EXTI->FTSR;
 80033ae:	68fc      	ldr	r4, [r7, #12]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80033b0:	02af      	lsls	r7, r5, #10
 80033b2:	d470      	bmi.n	8003496 <HAL_GPIO_Init+0x352>
        temp &= ~((uint32_t)iocurrent);
 80033b4:	ea04 040c 	and.w	r4, r4, ip
        EXTI->FTSR = temp;
 80033b8:	4f0c      	ldr	r7, [pc, #48]	@ (80033ec <HAL_GPIO_Init+0x2a8>)
 80033ba:	60fc      	str	r4, [r7, #12]
        temp = EXTI->EMR;
 80033bc:	687c      	ldr	r4, [r7, #4]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80033be:	03af      	lsls	r7, r5, #14
 80033c0:	d467      	bmi.n	8003492 <HAL_GPIO_Init+0x34e>
        temp &= ~((uint32_t)iocurrent);
 80033c2:	ea0c 0404 	and.w	r4, ip, r4
        EXTI->EMR = temp;
 80033c6:	4f09      	ldr	r7, [pc, #36]	@ (80033ec <HAL_GPIO_Init+0x2a8>)
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80033c8:	03ed      	lsls	r5, r5, #15
        EXTI->EMR = temp;
 80033ca:	607c      	str	r4, [r7, #4]
        temp = EXTI->IMR;
 80033cc:	683c      	ldr	r4, [r7, #0]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80033ce:	d45e      	bmi.n	800348e <HAL_GPIO_Init+0x34a>
        temp &= ~((uint32_t)iocurrent);
 80033d0:	ea0c 0404 	and.w	r4, ip, r4
        EXTI->IMR = temp;
 80033d4:	4d05      	ldr	r5, [pc, #20]	@ (80033ec <HAL_GPIO_Init+0x2a8>)
 80033d6:	602c      	str	r4, [r5, #0]
 80033d8:	e797      	b.n	800330a <HAL_GPIO_Init+0x1c6>
 80033da:	bf00      	nop
 80033dc:	40020000 	.word	0x40020000
 80033e0:	40023800 	.word	0x40023800
 80033e4:	40020400 	.word	0x40020400
 80033e8:	40020800 	.word	0x40020800
 80033ec:	40013c00 	.word	0x40013c00
 80033f0:	40020c00 	.word	0x40020c00
 80033f4:	40021000 	.word	0x40021000
 80033f8:	40021400 	.word	0x40021400
 80033fc:	40021800 	.word	0x40021800
 8003400:	40021c00 	.word	0x40021c00
        temp = GPIOx->OSPEEDR; 
 8003404:	f8d0 e008 	ldr.w	lr, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003408:	68cf      	ldr	r7, [r1, #12]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800340a:	ea09 0e0e 	and.w	lr, r9, lr
        temp |= (GPIO_Init->Speed << (position * 2U));
 800340e:	fa07 fc04 	lsl.w	ip, r7, r4
 8003412:	ea4c 0c0e 	orr.w	ip, ip, lr
        GPIOx->OSPEEDR = temp;
 8003416:	f8c0 c008 	str.w	ip, [r0, #8]
        temp = GPIOx->OTYPER;
 800341a:	f8d0 e004 	ldr.w	lr, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800341e:	f3c5 1c00 	ubfx	ip, r5, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003422:	ea2e 0e06 	bic.w	lr, lr, r6
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003426:	fa0c fc02 	lsl.w	ip, ip, r2
 800342a:	ea4c 0c0e 	orr.w	ip, ip, lr
        GPIOx->OTYPER = temp;
 800342e:	f8c0 c004 	str.w	ip, [r0, #4]
        temp = GPIOx->PUPDR;
 8003432:	f8d0 e00c 	ldr.w	lr, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003436:	688f      	ldr	r7, [r1, #8]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003438:	ea09 0e0e 	and.w	lr, r9, lr
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800343c:	fa07 fc04 	lsl.w	ip, r7, r4
 8003440:	ea4c 0c0e 	orr.w	ip, ip, lr
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003444:	f1b8 0f02 	cmp.w	r8, #2
        GPIOx->PUPDR = temp;
 8003448:	f8c0 c00c 	str.w	ip, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800344c:	f47f af78 	bne.w	8003340 <HAL_GPIO_Init+0x1fc>
        temp = GPIOx->AFR[position >> 3U];
 8003450:	ea4f 0cd2 	mov.w	ip, r2, lsr #3
 8003454:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8003458:	f10c 4c80 	add.w	ip, ip, #1073741824	@ 0x40000000
 800345c:	f50c 3c00 	add.w	ip, ip, #131072	@ 0x20000
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003460:	f002 0e07 	and.w	lr, r2, #7
        temp = GPIOx->AFR[position >> 3U];
 8003464:	f8dc 7020 	ldr.w	r7, [ip, #32]
 8003468:	9700      	str	r7, [sp, #0]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800346a:	690f      	ldr	r7, [r1, #16]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800346c:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003470:	fa07 f70e 	lsl.w	r7, r7, lr
 8003474:	9701      	str	r7, [sp, #4]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003476:	270f      	movs	r7, #15
 8003478:	fa07 fe0e 	lsl.w	lr, r7, lr
 800347c:	9f00      	ldr	r7, [sp, #0]
 800347e:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003482:	9f01      	ldr	r7, [sp, #4]
 8003484:	ea47 0e0e 	orr.w	lr, r7, lr
        GPIOx->AFR[position >> 3U] = temp;
 8003488:	f8cc e020 	str.w	lr, [ip, #32]
 800348c:	e758      	b.n	8003340 <HAL_GPIO_Init+0x1fc>
          temp |= iocurrent;
 800348e:	4334      	orrs	r4, r6
 8003490:	e7a0      	b.n	80033d4 <HAL_GPIO_Init+0x290>
          temp |= iocurrent;
 8003492:	4334      	orrs	r4, r6
 8003494:	e797      	b.n	80033c6 <HAL_GPIO_Init+0x282>
          temp |= iocurrent;
 8003496:	4334      	orrs	r4, r6
 8003498:	e78e      	b.n	80033b8 <HAL_GPIO_Init+0x274>
          temp |= iocurrent;
 800349a:	4334      	orrs	r4, r6
 800349c:	e785      	b.n	80033aa <HAL_GPIO_Init+0x266>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800349e:	f04f 0c02 	mov.w	ip, #2
 80034a2:	fa0c f707 	lsl.w	r7, ip, r7
 80034a6:	ea4e 0507 	orr.w	r5, lr, r7
 80034aa:	e706      	b.n	80032ba <HAL_GPIO_Init+0x176>
 80034ac:	f04f 0c03 	mov.w	ip, #3
 80034b0:	fa0c f707 	lsl.w	r7, ip, r7
 80034b4:	ea4e 0507 	orr.w	r5, lr, r7
 80034b8:	e6ff      	b.n	80032ba <HAL_GPIO_Init+0x176>
 80034ba:	f04f 0c06 	mov.w	ip, #6
 80034be:	fa0c f707 	lsl.w	r7, ip, r7
 80034c2:	ea4e 0507 	orr.w	r5, lr, r7
 80034c6:	e6f8      	b.n	80032ba <HAL_GPIO_Init+0x176>
 80034c8:	f04f 0c04 	mov.w	ip, #4
 80034cc:	fa0c f707 	lsl.w	r7, ip, r7
 80034d0:	ea4e 0507 	orr.w	r5, lr, r7
 80034d4:	e6f1      	b.n	80032ba <HAL_GPIO_Init+0x176>
 80034d6:	f04f 0c05 	mov.w	ip, #5
 80034da:	fa0c f707 	lsl.w	r7, ip, r7
 80034de:	ea4e 0507 	orr.w	r5, lr, r7
 80034e2:	e6ea      	b.n	80032ba <HAL_GPIO_Init+0x176>
        temp = GPIOx->PUPDR;
 80034e4:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80034e6:	ea07 0e05 	and.w	lr, r7, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80034ea:	f8da 7008 	ldr.w	r7, [sl, #8]
 80034ee:	408f      	lsls	r7, r1
 80034f0:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->PUPDR = temp;
 80034f4:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034f6:	e650      	b.n	800319a <HAL_GPIO_Init+0x56>
        temp = GPIOx->PUPDR;
 80034f8:	f8df c018 	ldr.w	ip, [pc, #24]	@ 8003514 <HAL_GPIO_Init+0x3d0>
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80034fc:	688f      	ldr	r7, [r1, #8]
        temp = GPIOx->PUPDR;
 80034fe:	f8dc e00c 	ldr.w	lr, [ip, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003502:	40a7      	lsls	r7, r4
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003504:	ea09 0e0e 	and.w	lr, r9, lr
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003508:	ea47 0e0e 	orr.w	lr, r7, lr
        GPIOx->PUPDR = temp;
 800350c:	f8cc e00c 	str.w	lr, [ip, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003510:	e716      	b.n	8003340 <HAL_GPIO_Init+0x1fc>
 8003512:	bf00      	nop
 8003514:	40020000 	.word	0x40020000

08003518 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003518:	6903      	ldr	r3, [r0, #16]
 800351a:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 800351c:	bf14      	ite	ne
 800351e:	2001      	movne	r0, #1
 8003520:	2000      	moveq	r0, #0
 8003522:	4770      	bx	lr

08003524 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003524:	b902      	cbnz	r2, 8003528 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003526:	0409      	lsls	r1, r1, #16
 8003528:	6181      	str	r1, [r0, #24]
  }
}
 800352a:	4770      	bx	lr

0800352c <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800352c:	4a04      	ldr	r2, [pc, #16]	@ (8003540 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 800352e:	6951      	ldr	r1, [r2, #20]
 8003530:	4201      	tst	r1, r0
 8003532:	d100      	bne.n	8003536 <HAL_GPIO_EXTI_IRQHandler+0xa>
 8003534:	4770      	bx	lr
{
 8003536:	b508      	push	{r3, lr}
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003538:	6150      	str	r0, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800353a:	f7ff f83d 	bl	80025b8 <HAL_GPIO_EXTI_Callback>
  }
}
 800353e:	bd08      	pop	{r3, pc}
 8003540:	40013c00 	.word	0x40013c00

08003544 <HAL_I2S_Init>:
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003544:	2800      	cmp	r0, #0
 8003546:	f000 809b 	beq.w	8003680 <HAL_I2S_Init+0x13c>
{
 800354a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800354c:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8003550:	4604      	mov	r4, r0
 8003552:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8003556:	2b00      	cmp	r3, #0
 8003558:	d076      	beq.n	8003648 <HAL_I2S_Init+0x104>

  hi2s->State = HAL_I2S_STATE_BUSY;

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800355a:	6821      	ldr	r1, [r4, #0]
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800355c:	6960      	ldr	r0, [r4, #20]
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800355e:	68e5      	ldr	r5, [r4, #12]
  hi2s->State = HAL_I2S_STATE_BUSY;
 8003560:	2202      	movs	r2, #2
 8003562:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003566:	69cb      	ldr	r3, [r1, #28]
 8003568:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 800356c:	f023 030f 	bic.w	r3, r3, #15
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003570:	4290      	cmp	r0, r2
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003572:	61cb      	str	r3, [r1, #28]
  hi2s->Instance->I2SPR = 0x0002U;
 8003574:	620a      	str	r2, [r1, #32]
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003576:	d065      	beq.n	8003644 <HAL_I2S_Init+0x100>
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8003578:	2d00      	cmp	r5, #0
      /* Packet length is 32 bits */
      packetlength = 32U;
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 800357a:	68a2      	ldr	r2, [r4, #8]
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800357c:	bf15      	itete	ne
 800357e:	2640      	movne	r6, #64	@ 0x40
 8003580:	2620      	moveq	r6, #32
 8003582:	2320      	movne	r3, #32
 8003584:	2310      	moveq	r3, #16
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8003586:	2001      	movs	r0, #1
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003588:	2a20      	cmp	r2, #32
 800358a:	bf88      	it	hi
 800358c:	461e      	movhi	r6, r3
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800358e:	f000 fdb3 	bl	80040f8 <HAL_RCCEx_GetPeriphCLKFreq>
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003592:	6922      	ldr	r2, [r4, #16]
 8003594:	f5b2 7f00 	cmp.w	r2, #512	@ 0x200
 8003598:	d05d      	beq.n	8003656 <HAL_I2S_Init+0x112>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800359a:	fbb0 f0f6 	udiv	r0, r0, r6
 800359e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80035a2:	6961      	ldr	r1, [r4, #20]
 80035a4:	0043      	lsls	r3, r0, #1
 80035a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80035aa:	3305      	adds	r3, #5
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80035ac:	4935      	ldr	r1, [pc, #212]	@ (8003684 <HAL_I2S_Init+0x140>)
 80035ae:	fba1 1303 	umull	r1, r3, r1, r3

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80035b2:	0918      	lsrs	r0, r3, #4
    i2sdiv = 2U;
    i2sodd = 0U;
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80035b4:	1e81      	subs	r1, r0, #2
 80035b6:	29fd      	cmp	r1, #253	@ 0xfd
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80035b8:	f3c3 03c0 	ubfx	r3, r3, #3, #1
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80035bc:	d858      	bhi.n	8003670 <HAL_I2S_Init+0x12c>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80035be:	6821      	ldr	r1, [r4, #0]
 80035c0:	68e5      	ldr	r5, [r4, #12]
 80035c2:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 80035c6:	4302      	orrs	r2, r0
 80035c8:	620a      	str	r2, [r1, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80035ca:	e9d4 2001 	ldrd	r2, r0, [r4, #4]
 80035ce:	69cb      	ldr	r3, [r1, #28]
 80035d0:	f8df c0c4 	ldr.w	ip, [pc, #196]	@ 8003698 <HAL_I2S_Init+0x154>
 80035d4:	69a7      	ldr	r7, [r4, #24]
 80035d6:	ea03 030c 	and.w	r3, r3, ip
 80035da:	ea42 0600 	orr.w	r6, r2, r0
 80035de:	4333      	orrs	r3, r6
 80035e0:	432b      	orrs	r3, r5
 80035e2:	433b      	orrs	r3, r7
 80035e4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80035e8:	61cb      	str	r3, [r1, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80035ea:	6a23      	ldr	r3, [r4, #32]
 80035ec:	2b01      	cmp	r3, #1
 80035ee:	d123      	bne.n	8003638 <HAL_I2S_Init+0xf4>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80035f0:	4b25      	ldr	r3, [pc, #148]	@ (8003688 <HAL_I2S_Init+0x144>)
 80035f2:	4e26      	ldr	r6, [pc, #152]	@ (800368c <HAL_I2S_Init+0x148>)
 80035f4:	4299      	cmp	r1, r3
 80035f6:	bf18      	it	ne
 80035f8:	f04f 2640 	movne.w	r6, #1073758208	@ 0x40004000
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80035fc:	4b24      	ldr	r3, [pc, #144]	@ (8003690 <HAL_I2S_Init+0x14c>)
 80035fe:	6363      	str	r3, [r4, #52]	@ 0x34
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003600:	69f3      	ldr	r3, [r6, #28]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003602:	f5b2 7f00 	cmp.w	r2, #512	@ 0x200
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003606:	ea03 030c 	and.w	r3, r3, ip
 800360a:	61f3      	str	r3, [r6, #28]
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800360c:	bf18      	it	ne
 800360e:	fab2 f282 	clzne	r2, r2
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8003612:	f04f 0302 	mov.w	r3, #2
 8003616:	6233      	str	r3, [r6, #32]
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003618:	bf18      	it	ne
 800361a:	0952      	lsrne	r2, r2, #5
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 800361c:	69f3      	ldr	r3, [r6, #28]
      tmp = I2S_MODE_SLAVE_TX;
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 800361e:	bf14      	ite	ne
 8003620:	0212      	lslne	r2, r2, #8
 8003622:	f44f 7280 	moveq.w	r2, #256	@ 0x100
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003626:	4328      	orrs	r0, r5
 8003628:	4302      	orrs	r2, r0
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 800362a:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800362c:	433a      	orrs	r2, r7
 800362e:	4313      	orrs	r3, r2
 8003630:	b29b      	uxth	r3, r3
                         (uint16_t)hi2s->Init.Standard   | \
                         (uint16_t)hi2s->Init.DataFormat | \
                         (uint16_t)hi2s->Init.CPOL);

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8003632:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003636:	61f3      	str	r3, [r6, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003638:	2000      	movs	r0, #0
  hi2s->State     = HAL_I2S_STATE_READY;
 800363a:	2301      	movs	r3, #1
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800363c:	6460      	str	r0, [r4, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800363e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41

  return HAL_OK;
}
 8003642:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003644:	6922      	ldr	r2, [r4, #16]
 8003646:	e7be      	b.n	80035c6 <HAL_I2S_Init+0x82>
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8003648:	4b12      	ldr	r3, [pc, #72]	@ (8003694 <HAL_I2S_Init+0x150>)
    hi2s->Lock = HAL_UNLOCKED;
 800364a:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800364e:	6343      	str	r3, [r0, #52]	@ 0x34
    HAL_I2S_MspInit(hi2s);
 8003650:	f7fe f992 	bl	8001978 <HAL_I2S_MspInit>
 8003654:	e781      	b.n	800355a <HAL_I2S_Init+0x16>
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003656:	68e5      	ldr	r5, [r4, #12]
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003658:	6961      	ldr	r1, [r4, #20]
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 800365a:	b17d      	cbz	r5, 800367c <HAL_I2S_Init+0x138>
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800365c:	00b6      	lsls	r6, r6, #2
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800365e:	fbb0 f0f6 	udiv	r0, r0, r6
 8003662:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003666:	0043      	lsls	r3, r0, #1
 8003668:	fbb3 f3f1 	udiv	r3, r3, r1
 800366c:	3305      	adds	r3, #5
 800366e:	e79d      	b.n	80035ac <HAL_I2S_Init+0x68>
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003670:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8003672:	f043 0310 	orr.w	r3, r3, #16
 8003676:	6463      	str	r3, [r4, #68]	@ 0x44
    return HAL_ERROR;
 8003678:	2001      	movs	r0, #1
}
 800367a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800367c:	00f6      	lsls	r6, r6, #3
 800367e:	e7ee      	b.n	800365e <HAL_I2S_Init+0x11a>
    return HAL_ERROR;
 8003680:	2001      	movs	r0, #1
}
 8003682:	4770      	bx	lr
 8003684:	cccccccd 	.word	0xcccccccd
 8003688:	40003800 	.word	0x40003800
 800368c:	40003400 	.word	0x40003400
 8003690:	080037b1 	.word	0x080037b1
 8003694:	080036a5 	.word	0x080036a5
 8003698:	fffff040 	.word	0xfffff040

0800369c <HAL_I2S_RxCpltCallback>:
  * @brief  Rx Transfer completed callbacks
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
 800369c:	4770      	bx	lr
 800369e:	bf00      	nop

080036a0 <HAL_I2S_ErrorCallback>:
  * @brief  I2S error callbacks
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
 80036a0:	4770      	bx	lr
 80036a2:	bf00      	nop

080036a4 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80036a4:	b510      	push	{r4, lr}
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80036a6:	6803      	ldr	r3, [r0, #0]
{
 80036a8:	b084      	sub	sp, #16
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80036aa:	689a      	ldr	r2, [r3, #8]
 80036ac:	9201      	str	r2, [sp, #4]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80036ae:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 80036b2:	2a04      	cmp	r2, #4
{
 80036b4:	4604      	mov	r4, r0
  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80036b6:	d005      	beq.n	80036c4 <I2S_IRQHandler+0x20>
      HAL_I2S_ErrorCallback(hi2s);
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80036b8:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 80036bc:	2b03      	cmp	r3, #3
 80036be:	d031      	beq.n	8003724 <I2S_IRQHandler+0x80>
#else
      HAL_I2S_ErrorCallback(hi2s);
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80036c0:	b004      	add	sp, #16
 80036c2:	bd10      	pop	{r4, pc}
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80036c4:	9a01      	ldr	r2, [sp, #4]
 80036c6:	07d1      	lsls	r1, r2, #31
 80036c8:	d50f      	bpl.n	80036ea <I2S_IRQHandler+0x46>
 80036ca:	685a      	ldr	r2, [r3, #4]
 80036cc:	0652      	lsls	r2, r2, #25
 80036ce:	d50c      	bpl.n	80036ea <I2S_IRQHandler+0x46>
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80036d0:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 80036d2:	68da      	ldr	r2, [r3, #12]
 80036d4:	f821 2b02 	strh.w	r2, [r1], #2
  hi2s->RxXferCount--;
 80036d8:	8e42      	ldrh	r2, [r0, #50]	@ 0x32
  hi2s->pRxBuffPtr++;
 80036da:	62c1      	str	r1, [r0, #44]	@ 0x2c
  hi2s->RxXferCount--;
 80036dc:	3a01      	subs	r2, #1
 80036de:	b292      	uxth	r2, r2
 80036e0:	8642      	strh	r2, [r0, #50]	@ 0x32
  if (hi2s->RxXferCount == 0U)
 80036e2:	8e42      	ldrh	r2, [r0, #50]	@ 0x32
 80036e4:	b292      	uxth	r2, r2
 80036e6:	2a00      	cmp	r2, #0
 80036e8:	d04a      	beq.n	8003780 <I2S_IRQHandler+0xdc>
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80036ea:	9b01      	ldr	r3, [sp, #4]
 80036ec:	0659      	lsls	r1, r3, #25
 80036ee:	d5e3      	bpl.n	80036b8 <I2S_IRQHandler+0x14>
 80036f0:	6823      	ldr	r3, [r4, #0]
 80036f2:	685a      	ldr	r2, [r3, #4]
 80036f4:	0692      	lsls	r2, r2, #26
 80036f6:	d5df      	bpl.n	80036b8 <I2S_IRQHandler+0x14>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80036f8:	685a      	ldr	r2, [r3, #4]
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80036fa:	2100      	movs	r1, #0
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80036fc:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003700:	605a      	str	r2, [r3, #4]
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003702:	9102      	str	r1, [sp, #8]
 8003704:	68da      	ldr	r2, [r3, #12]
 8003706:	9202      	str	r2, [sp, #8]
 8003708:	689b      	ldr	r3, [r3, #8]
 800370a:	9302      	str	r3, [sp, #8]
      hi2s->State = HAL_I2S_STATE_READY;
 800370c:	2301      	movs	r3, #1
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800370e:	9a02      	ldr	r2, [sp, #8]
      hi2s->State = HAL_I2S_STATE_READY;
 8003710:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003714:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8003716:	f043 0302 	orr.w	r3, r3, #2
      HAL_I2S_ErrorCallback(hi2s);
 800371a:	4620      	mov	r0, r4
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800371c:	6463      	str	r3, [r4, #68]	@ 0x44
      HAL_I2S_ErrorCallback(hi2s);
 800371e:	f7ff ffbf 	bl	80036a0 <HAL_I2S_ErrorCallback>
 8003722:	e7c9      	b.n	80036b8 <I2S_IRQHandler+0x14>
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8003724:	9b01      	ldr	r3, [sp, #4]
 8003726:	079b      	lsls	r3, r3, #30
 8003728:	d50f      	bpl.n	800374a <I2S_IRQHandler+0xa6>
 800372a:	6823      	ldr	r3, [r4, #0]
 800372c:	685a      	ldr	r2, [r3, #4]
 800372e:	0610      	lsls	r0, r2, #24
 8003730:	d50b      	bpl.n	800374a <I2S_IRQHandler+0xa6>
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003732:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8003734:	f831 2b02 	ldrh.w	r2, [r1], #2
 8003738:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800373a:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
  hi2s->pTxBuffPtr++;
 800373c:	6261      	str	r1, [r4, #36]	@ 0x24
  hi2s->TxXferCount--;
 800373e:	3a01      	subs	r2, #1
 8003740:	b292      	uxth	r2, r2
 8003742:	8562      	strh	r2, [r4, #42]	@ 0x2a
  if (hi2s->TxXferCount == 0U)
 8003744:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8003746:	b292      	uxth	r2, r2
 8003748:	b322      	cbz	r2, 8003794 <I2S_IRQHandler+0xf0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800374a:	9b01      	ldr	r3, [sp, #4]
 800374c:	0719      	lsls	r1, r3, #28
 800374e:	d5b7      	bpl.n	80036c0 <I2S_IRQHandler+0x1c>
 8003750:	6823      	ldr	r3, [r4, #0]
 8003752:	685a      	ldr	r2, [r3, #4]
 8003754:	0692      	lsls	r2, r2, #26
 8003756:	d5b3      	bpl.n	80036c0 <I2S_IRQHandler+0x1c>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003758:	685a      	ldr	r2, [r3, #4]
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800375a:	2100      	movs	r1, #0
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800375c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003760:	605a      	str	r2, [r3, #4]
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003762:	9103      	str	r1, [sp, #12]
 8003764:	689b      	ldr	r3, [r3, #8]
 8003766:	9303      	str	r3, [sp, #12]
      hi2s->State = HAL_I2S_STATE_READY;
 8003768:	2301      	movs	r3, #1
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800376a:	9a03      	ldr	r2, [sp, #12]
      hi2s->State = HAL_I2S_STATE_READY;
 800376c:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003770:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8003772:	f043 0304 	orr.w	r3, r3, #4
      HAL_I2S_ErrorCallback(hi2s);
 8003776:	4620      	mov	r0, r4
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003778:	6463      	str	r3, [r4, #68]	@ 0x44
      HAL_I2S_ErrorCallback(hi2s);
 800377a:	f7ff ff91 	bl	80036a0 <HAL_I2S_ErrorCallback>
}
 800377e:	e79f      	b.n	80036c0 <I2S_IRQHandler+0x1c>
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003780:	685a      	ldr	r2, [r3, #4]
    hi2s->State = HAL_I2S_STATE_READY;
 8003782:	2101      	movs	r1, #1
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003784:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003788:	605a      	str	r2, [r3, #4]
    hi2s->State = HAL_I2S_STATE_READY;
 800378a:	f880 1041 	strb.w	r1, [r0, #65]	@ 0x41
    HAL_I2S_RxCpltCallback(hi2s);
 800378e:	f7ff ff85 	bl	800369c <HAL_I2S_RxCpltCallback>
 8003792:	e7aa      	b.n	80036ea <I2S_IRQHandler+0x46>
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003794:	685a      	ldr	r2, [r3, #4]
    hi2s->State = HAL_I2S_STATE_READY;
 8003796:	2101      	movs	r1, #1
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003798:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800379c:	605a      	str	r2, [r3, #4]
    HAL_I2S_TxCpltCallback(hi2s);
 800379e:	4620      	mov	r0, r4
    hi2s->State = HAL_I2S_STATE_READY;
 80037a0:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
    HAL_I2S_TxCpltCallback(hi2s);
 80037a4:	f7fd fd6c 	bl	8001280 <HAL_I2S_TxCpltCallback>
 80037a8:	e7cf      	b.n	800374a <I2S_IRQHandler+0xa6>
 80037aa:	bf00      	nop

080037ac <HAL_I2SEx_TxRxCpltCallback>:
/**
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
 80037ac:	4770      	bx	lr
 80037ae:	bf00      	nop

080037b0 <HAL_I2SEx_FullDuplex_IRQHandler>:
{
 80037b0:	b510      	push	{r4, lr}
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80037b2:	6801      	ldr	r1, [r0, #0]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80037b4:	4a93      	ldr	r2, [pc, #588]	@ (8003a04 <HAL_I2SEx_FullDuplex_IRQHandler+0x254>)
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80037b6:	688b      	ldr	r3, [r1, #8]
{
 80037b8:	b086      	sub	sp, #24
 80037ba:	4604      	mov	r4, r0
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80037bc:	9300      	str	r3, [sp, #0]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80037be:	4b92      	ldr	r3, [pc, #584]	@ (8003a08 <HAL_I2SEx_FullDuplex_IRQHandler+0x258>)
 80037c0:	4291      	cmp	r1, r2
 80037c2:	bf18      	it	ne
 80037c4:	f04f 2340 	movne.w	r3, #1073758208	@ 0x40004000
 80037c8:	689a      	ldr	r2, [r3, #8]
 80037ca:	9201      	str	r2, [sp, #4]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80037cc:	684a      	ldr	r2, [r1, #4]
 80037ce:	9202      	str	r2, [sp, #8]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80037d0:	685a      	ldr	r2, [r3, #4]
 80037d2:	9203      	str	r2, [sp, #12]
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80037d4:	6842      	ldr	r2, [r0, #4]
 80037d6:	f432 7200 	bics.w	r2, r2, #512	@ 0x200
 80037da:	d078      	beq.n	80038ce <HAL_I2SEx_FullDuplex_IRQHandler+0x11e>
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 80037dc:	9a01      	ldr	r2, [sp, #4]
 80037de:	0792      	lsls	r2, r2, #30
 80037e0:	d51a      	bpl.n	8003818 <HAL_I2SEx_FullDuplex_IRQHandler+0x68>
 80037e2:	9a03      	ldr	r2, [sp, #12]
 80037e4:	0611      	lsls	r1, r2, #24
 80037e6:	d517      	bpl.n	8003818 <HAL_I2SEx_FullDuplex_IRQHandler+0x68>
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80037e8:	6a42      	ldr	r2, [r0, #36]	@ 0x24
 80037ea:	1c91      	adds	r1, r2, #2
 80037ec:	8812      	ldrh	r2, [r2, #0]
 80037ee:	6241      	str	r1, [r0, #36]	@ 0x24
 80037f0:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80037f2:	8d42      	ldrh	r2, [r0, #42]	@ 0x2a
 80037f4:	3a01      	subs	r2, #1
 80037f6:	b292      	uxth	r2, r2
 80037f8:	8542      	strh	r2, [r0, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80037fa:	8d42      	ldrh	r2, [r0, #42]	@ 0x2a
 80037fc:	b292      	uxth	r2, r2
 80037fe:	b95a      	cbnz	r2, 8003818 <HAL_I2SEx_FullDuplex_IRQHandler+0x68>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003800:	685a      	ldr	r2, [r3, #4]
 8003802:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003806:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003808:	8e43      	ldrh	r3, [r0, #50]	@ 0x32
 800380a:	b29b      	uxth	r3, r3
 800380c:	b923      	cbnz	r3, 8003818 <HAL_I2SEx_FullDuplex_IRQHandler+0x68>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800380e:	2301      	movs	r3, #1
 8003810:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003814:	f7ff ffca 	bl	80037ac <HAL_I2SEx_TxRxCpltCallback>
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8003818:	9b00      	ldr	r3, [sp, #0]
 800381a:	07da      	lsls	r2, r3, #31
 800381c:	d51c      	bpl.n	8003858 <HAL_I2SEx_FullDuplex_IRQHandler+0xa8>
 800381e:	9b02      	ldr	r3, [sp, #8]
 8003820:	065b      	lsls	r3, r3, #25
 8003822:	d519      	bpl.n	8003858 <HAL_I2SEx_FullDuplex_IRQHandler+0xa8>
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8003824:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8003826:	6822      	ldr	r2, [r4, #0]
 8003828:	1c98      	adds	r0, r3, #2
 800382a:	68d1      	ldr	r1, [r2, #12]
 800382c:	62e0      	str	r0, [r4, #44]	@ 0x2c
 800382e:	8019      	strh	r1, [r3, #0]
  hi2s->RxXferCount--;
 8003830:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 8003832:	3b01      	subs	r3, #1
 8003834:	b29b      	uxth	r3, r3
 8003836:	8663      	strh	r3, [r4, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003838:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 800383a:	b29b      	uxth	r3, r3
 800383c:	b963      	cbnz	r3, 8003858 <HAL_I2SEx_FullDuplex_IRQHandler+0xa8>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800383e:	6853      	ldr	r3, [r2, #4]
 8003840:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 8003844:	6053      	str	r3, [r2, #4]

    if (hi2s->TxXferCount == 0U)
 8003846:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8003848:	b29b      	uxth	r3, r3
 800384a:	b92b      	cbnz	r3, 8003858 <HAL_I2SEx_FullDuplex_IRQHandler+0xa8>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800384c:	2301      	movs	r3, #1
 800384e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003852:	4620      	mov	r0, r4
 8003854:	f7ff ffaa 	bl	80037ac <HAL_I2SEx_TxRxCpltCallback>
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003858:	9b00      	ldr	r3, [sp, #0]
 800385a:	0658      	lsls	r0, r3, #25
 800385c:	d51b      	bpl.n	8003896 <HAL_I2SEx_FullDuplex_IRQHandler+0xe6>
 800385e:	9b02      	ldr	r3, [sp, #8]
 8003860:	0699      	lsls	r1, r3, #26
 8003862:	d518      	bpl.n	8003896 <HAL_I2SEx_FullDuplex_IRQHandler+0xe6>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003864:	6822      	ldr	r2, [r4, #0]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003866:	4867      	ldr	r0, [pc, #412]	@ (8003a04 <HAL_I2SEx_FullDuplex_IRQHandler+0x254>)
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003868:	6851      	ldr	r1, [r2, #4]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800386a:	4b67      	ldr	r3, [pc, #412]	@ (8003a08 <HAL_I2SEx_FullDuplex_IRQHandler+0x258>)
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800386c:	f021 0160 	bic.w	r1, r1, #96	@ 0x60
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003870:	4282      	cmp	r2, r0
 8003872:	bf18      	it	ne
 8003874:	f04f 2340 	movne.w	r3, #1073758208	@ 0x40004000
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003878:	6051      	str	r1, [r2, #4]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800387a:	685a      	ldr	r2, [r3, #4]
      hi2s->State = HAL_I2S_STATE_READY;
 800387c:	2101      	movs	r1, #1
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800387e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003882:	605a      	str	r2, [r3, #4]
      hi2s->State = HAL_I2S_STATE_READY;
 8003884:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003888:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800388a:	f043 0302 	orr.w	r3, r3, #2
      HAL_I2S_ErrorCallback(hi2s);
 800388e:	4620      	mov	r0, r4
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003890:	6463      	str	r3, [r4, #68]	@ 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8003892:	f7ff ff05 	bl	80036a0 <HAL_I2S_ErrorCallback>
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003896:	9b01      	ldr	r3, [sp, #4]
 8003898:	071a      	lsls	r2, r3, #28
 800389a:	d571      	bpl.n	8003980 <HAL_I2SEx_FullDuplex_IRQHandler+0x1d0>
 800389c:	9b03      	ldr	r3, [sp, #12]
 800389e:	069b      	lsls	r3, r3, #26
 80038a0:	d56e      	bpl.n	8003980 <HAL_I2SEx_FullDuplex_IRQHandler+0x1d0>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80038a2:	6822      	ldr	r2, [r4, #0]
 80038a4:	4957      	ldr	r1, [pc, #348]	@ (8003a04 <HAL_I2SEx_FullDuplex_IRQHandler+0x254>)
 80038a6:	4b58      	ldr	r3, [pc, #352]	@ (8003a08 <HAL_I2SEx_FullDuplex_IRQHandler+0x258>)
 80038a8:	428a      	cmp	r2, r1
 80038aa:	bf18      	it	ne
 80038ac:	f04f 2340 	movne.w	r3, #1073758208	@ 0x40004000
      hi2s->State = HAL_I2S_STATE_READY;
 80038b0:	f04f 0c01 	mov.w	ip, #1
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80038b4:	6859      	ldr	r1, [r3, #4]
 80038b6:	f021 01a0 	bic.w	r1, r1, #160	@ 0xa0
 80038ba:	6059      	str	r1, [r3, #4]
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80038bc:	6853      	ldr	r3, [r2, #4]
 80038be:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 80038c2:	6053      	str	r3, [r2, #4]
      hi2s->State = HAL_I2S_STATE_READY;
 80038c4:	f884 c041 	strb.w	ip, [r4, #65]	@ 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80038c8:	6c63      	ldr	r3, [r4, #68]	@ 0x44
      HAL_I2S_ErrorCallback(hi2s);
 80038ca:	4620      	mov	r0, r4
 80038cc:	e050      	b.n	8003970 <HAL_I2SEx_FullDuplex_IRQHandler+0x1c0>
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80038ce:	9b00      	ldr	r3, [sp, #0]
 80038d0:	079a      	lsls	r2, r3, #30
 80038d2:	d502      	bpl.n	80038da <HAL_I2SEx_FullDuplex_IRQHandler+0x12a>
 80038d4:	9b02      	ldr	r3, [sp, #8]
 80038d6:	061b      	lsls	r3, r3, #24
 80038d8:	d454      	bmi.n	8003984 <HAL_I2SEx_FullDuplex_IRQHandler+0x1d4>
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 80038da:	9b01      	ldr	r3, [sp, #4]
 80038dc:	07d8      	lsls	r0, r3, #31
 80038de:	d502      	bpl.n	80038e6 <HAL_I2SEx_FullDuplex_IRQHandler+0x136>
 80038e0:	9b03      	ldr	r3, [sp, #12]
 80038e2:	0659      	lsls	r1, r3, #25
 80038e4:	d469      	bmi.n	80039ba <HAL_I2SEx_FullDuplex_IRQHandler+0x20a>
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80038e6:	9b01      	ldr	r3, [sp, #4]
 80038e8:	065a      	lsls	r2, r3, #25
 80038ea:	d522      	bpl.n	8003932 <HAL_I2SEx_FullDuplex_IRQHandler+0x182>
 80038ec:	9b03      	ldr	r3, [sp, #12]
 80038ee:	069b      	lsls	r3, r3, #26
 80038f0:	d51f      	bpl.n	8003932 <HAL_I2SEx_FullDuplex_IRQHandler+0x182>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80038f2:	6823      	ldr	r3, [r4, #0]
 80038f4:	4943      	ldr	r1, [pc, #268]	@ (8003a04 <HAL_I2SEx_FullDuplex_IRQHandler+0x254>)
 80038f6:	4a44      	ldr	r2, [pc, #272]	@ (8003a08 <HAL_I2SEx_FullDuplex_IRQHandler+0x258>)
 80038f8:	428b      	cmp	r3, r1
 80038fa:	bf18      	it	ne
 80038fc:	f04f 2240 	movne.w	r2, #1073758208	@ 0x40004000
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003900:	2000      	movs	r0, #0
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003902:	6851      	ldr	r1, [r2, #4]
 8003904:	f021 0160 	bic.w	r1, r1, #96	@ 0x60
 8003908:	6051      	str	r1, [r2, #4]
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800390a:	685a      	ldr	r2, [r3, #4]
 800390c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003910:	605a      	str	r2, [r3, #4]
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003912:	9004      	str	r0, [sp, #16]
 8003914:	68da      	ldr	r2, [r3, #12]
 8003916:	9204      	str	r2, [sp, #16]
 8003918:	689b      	ldr	r3, [r3, #8]
 800391a:	9304      	str	r3, [sp, #16]
      hi2s->State = HAL_I2S_STATE_READY;
 800391c:	2101      	movs	r1, #1
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800391e:	9b04      	ldr	r3, [sp, #16]
      hi2s->State = HAL_I2S_STATE_READY;
 8003920:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003924:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8003926:	f043 0302 	orr.w	r3, r3, #2
      HAL_I2S_ErrorCallback(hi2s);
 800392a:	4620      	mov	r0, r4
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800392c:	6463      	str	r3, [r4, #68]	@ 0x44
      HAL_I2S_ErrorCallback(hi2s);
 800392e:	f7ff feb7 	bl	80036a0 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003932:	9b00      	ldr	r3, [sp, #0]
 8003934:	0718      	lsls	r0, r3, #28
 8003936:	d523      	bpl.n	8003980 <HAL_I2SEx_FullDuplex_IRQHandler+0x1d0>
 8003938:	9b02      	ldr	r3, [sp, #8]
 800393a:	0699      	lsls	r1, r3, #26
 800393c:	d520      	bpl.n	8003980 <HAL_I2SEx_FullDuplex_IRQHandler+0x1d0>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800393e:	6823      	ldr	r3, [r4, #0]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003940:	4830      	ldr	r0, [pc, #192]	@ (8003a04 <HAL_I2SEx_FullDuplex_IRQHandler+0x254>)
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003942:	6859      	ldr	r1, [r3, #4]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003944:	4a30      	ldr	r2, [pc, #192]	@ (8003a08 <HAL_I2SEx_FullDuplex_IRQHandler+0x258>)
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003946:	f021 01a0 	bic.w	r1, r1, #160	@ 0xa0
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800394a:	4283      	cmp	r3, r0
 800394c:	bf18      	it	ne
 800394e:	f04f 2240 	movne.w	r2, #1073758208	@ 0x40004000
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003952:	6059      	str	r1, [r3, #4]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003954:	6851      	ldr	r1, [r2, #4]
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003956:	2000      	movs	r0, #0
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003958:	f021 0160 	bic.w	r1, r1, #96	@ 0x60
 800395c:	6051      	str	r1, [r2, #4]
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800395e:	9005      	str	r0, [sp, #20]
 8003960:	689b      	ldr	r3, [r3, #8]
 8003962:	9305      	str	r3, [sp, #20]
      hi2s->State = HAL_I2S_STATE_READY;
 8003964:	2301      	movs	r3, #1
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003966:	9a05      	ldr	r2, [sp, #20]
      hi2s->State = HAL_I2S_STATE_READY;
 8003968:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800396c:	6c63      	ldr	r3, [r4, #68]	@ 0x44
      HAL_I2S_ErrorCallback(hi2s);
 800396e:	4620      	mov	r0, r4
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003970:	f043 0304 	orr.w	r3, r3, #4
 8003974:	6463      	str	r3, [r4, #68]	@ 0x44
}
 8003976:	b006      	add	sp, #24
 8003978:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_I2S_ErrorCallback(hi2s);
 800397c:	f7ff be90 	b.w	80036a0 <HAL_I2S_ErrorCallback>
}
 8003980:	b006      	add	sp, #24
 8003982:	bd10      	pop	{r4, pc}
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8003984:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8003986:	1c9a      	adds	r2, r3, #2
 8003988:	881b      	ldrh	r3, [r3, #0]
 800398a:	6242      	str	r2, [r0, #36]	@ 0x24
 800398c:	60cb      	str	r3, [r1, #12]
  hi2s->TxXferCount--;
 800398e:	8d43      	ldrh	r3, [r0, #42]	@ 0x2a
 8003990:	3b01      	subs	r3, #1
 8003992:	b29b      	uxth	r3, r3
 8003994:	8543      	strh	r3, [r0, #42]	@ 0x2a
  if (hi2s->TxXferCount == 0U)
 8003996:	8d43      	ldrh	r3, [r0, #42]	@ 0x2a
 8003998:	b29b      	uxth	r3, r3
 800399a:	2b00      	cmp	r3, #0
 800399c:	d19d      	bne.n	80038da <HAL_I2SEx_FullDuplex_IRQHandler+0x12a>
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800399e:	684b      	ldr	r3, [r1, #4]
 80039a0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80039a4:	604b      	str	r3, [r1, #4]
    if (hi2s->RxXferCount == 0U)
 80039a6:	8e43      	ldrh	r3, [r0, #50]	@ 0x32
 80039a8:	b29b      	uxth	r3, r3
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d195      	bne.n	80038da <HAL_I2SEx_FullDuplex_IRQHandler+0x12a>
      hi2s->State = HAL_I2S_STATE_READY;
 80039ae:	2301      	movs	r3, #1
 80039b0:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80039b4:	f7ff fefa 	bl	80037ac <HAL_I2SEx_TxRxCpltCallback>
 80039b8:	e78f      	b.n	80038da <HAL_I2SEx_FullDuplex_IRQHandler+0x12a>
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80039ba:	6820      	ldr	r0, [r4, #0]
 80039bc:	4911      	ldr	r1, [pc, #68]	@ (8003a04 <HAL_I2SEx_FullDuplex_IRQHandler+0x254>)
 80039be:	4a12      	ldr	r2, [pc, #72]	@ (8003a08 <HAL_I2SEx_FullDuplex_IRQHandler+0x258>)
 80039c0:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80039c2:	4288      	cmp	r0, r1
 80039c4:	bf18      	it	ne
 80039c6:	f04f 2240 	movne.w	r2, #1073758208	@ 0x40004000
 80039ca:	1c98      	adds	r0, r3, #2
 80039cc:	68d1      	ldr	r1, [r2, #12]
 80039ce:	62e0      	str	r0, [r4, #44]	@ 0x2c
 80039d0:	8019      	strh	r1, [r3, #0]
  hi2s->RxXferCount--;
 80039d2:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 80039d4:	3b01      	subs	r3, #1
 80039d6:	b29b      	uxth	r3, r3
 80039d8:	8663      	strh	r3, [r4, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80039da:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 80039dc:	b29b      	uxth	r3, r3
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d181      	bne.n	80038e6 <HAL_I2SEx_FullDuplex_IRQHandler+0x136>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80039e2:	6853      	ldr	r3, [r2, #4]
 80039e4:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 80039e8:	6053      	str	r3, [r2, #4]

    if (hi2s->TxXferCount == 0U)
 80039ea:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80039ec:	b29b      	uxth	r3, r3
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	f47f af79 	bne.w	80038e6 <HAL_I2SEx_FullDuplex_IRQHandler+0x136>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80039f4:	2301      	movs	r3, #1
 80039f6:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80039fa:	4620      	mov	r0, r4
 80039fc:	f7ff fed6 	bl	80037ac <HAL_I2SEx_TxRxCpltCallback>
 8003a00:	e771      	b.n	80038e6 <HAL_I2SEx_FullDuplex_IRQHandler+0x136>
 8003a02:	bf00      	nop
 8003a04:	40003800 	.word	0x40003800
 8003a08:	40003400 	.word	0x40003400

08003a0c <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003a0c:	2800      	cmp	r0, #0
 8003a0e:	f000 81d8 	beq.w	8003dc2 <HAL_RCC_OscConfig+0x3b6>
{
 8003a12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a16:	6803      	ldr	r3, [r0, #0]
 8003a18:	07dd      	lsls	r5, r3, #31
{
 8003a1a:	b082      	sub	sp, #8
 8003a1c:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a1e:	d52f      	bpl.n	8003a80 <HAL_RCC_OscConfig+0x74>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003a20:	499d      	ldr	r1, [pc, #628]	@ (8003c98 <HAL_RCC_OscConfig+0x28c>)
 8003a22:	688a      	ldr	r2, [r1, #8]
 8003a24:	f002 020c 	and.w	r2, r2, #12
 8003a28:	2a04      	cmp	r2, #4
 8003a2a:	f000 80ec 	beq.w	8003c06 <HAL_RCC_OscConfig+0x1fa>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a2e:	688a      	ldr	r2, [r1, #8]
 8003a30:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003a34:	2a08      	cmp	r2, #8
 8003a36:	f000 80e2 	beq.w	8003bfe <HAL_RCC_OscConfig+0x1f2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a3a:	6863      	ldr	r3, [r4, #4]
 8003a3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a40:	f000 80eb 	beq.w	8003c1a <HAL_RCC_OscConfig+0x20e>
 8003a44:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003a48:	f000 8173 	beq.w	8003d32 <HAL_RCC_OscConfig+0x326>
 8003a4c:	4d92      	ldr	r5, [pc, #584]	@ (8003c98 <HAL_RCC_OscConfig+0x28c>)
 8003a4e:	682a      	ldr	r2, [r5, #0]
 8003a50:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8003a54:	602a      	str	r2, [r5, #0]
 8003a56:	682a      	ldr	r2, [r5, #0]
 8003a58:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003a5c:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	f040 80e0 	bne.w	8003c24 <HAL_RCC_OscConfig+0x218>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a64:	f7fe fe1a 	bl	800269c <HAL_GetTick>
 8003a68:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a6a:	e005      	b.n	8003a78 <HAL_RCC_OscConfig+0x6c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a6c:	f7fe fe16 	bl	800269c <HAL_GetTick>
 8003a70:	1b80      	subs	r0, r0, r6
 8003a72:	2864      	cmp	r0, #100	@ 0x64
 8003a74:	f200 8100 	bhi.w	8003c78 <HAL_RCC_OscConfig+0x26c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a78:	682b      	ldr	r3, [r5, #0]
 8003a7a:	039f      	lsls	r7, r3, #14
 8003a7c:	d4f6      	bmi.n	8003a6c <HAL_RCC_OscConfig+0x60>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a7e:	6823      	ldr	r3, [r4, #0]
 8003a80:	079d      	lsls	r5, r3, #30
 8003a82:	d528      	bpl.n	8003ad6 <HAL_RCC_OscConfig+0xca>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003a84:	4a84      	ldr	r2, [pc, #528]	@ (8003c98 <HAL_RCC_OscConfig+0x28c>)
 8003a86:	6891      	ldr	r1, [r2, #8]
 8003a88:	f011 0f0c 	tst.w	r1, #12
 8003a8c:	f000 809b 	beq.w	8003bc6 <HAL_RCC_OscConfig+0x1ba>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a90:	6891      	ldr	r1, [r2, #8]
 8003a92:	f001 010c 	and.w	r1, r1, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003a96:	2908      	cmp	r1, #8
 8003a98:	f000 8091 	beq.w	8003bbe <HAL_RCC_OscConfig+0x1b2>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003a9c:	68e3      	ldr	r3, [r4, #12]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	f000 810c 	beq.w	8003cbc <HAL_RCC_OscConfig+0x2b0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003aa4:	4b7d      	ldr	r3, [pc, #500]	@ (8003c9c <HAL_RCC_OscConfig+0x290>)

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003aa6:	4e7c      	ldr	r6, [pc, #496]	@ (8003c98 <HAL_RCC_OscConfig+0x28c>)
        __HAL_RCC_HSI_ENABLE();
 8003aa8:	2201      	movs	r2, #1
 8003aaa:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8003aac:	f7fe fdf6 	bl	800269c <HAL_GetTick>
 8003ab0:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ab2:	e005      	b.n	8003ac0 <HAL_RCC_OscConfig+0xb4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ab4:	f7fe fdf2 	bl	800269c <HAL_GetTick>
 8003ab8:	1b40      	subs	r0, r0, r5
 8003aba:	2802      	cmp	r0, #2
 8003abc:	f200 80dc 	bhi.w	8003c78 <HAL_RCC_OscConfig+0x26c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ac0:	6833      	ldr	r3, [r6, #0]
 8003ac2:	079f      	lsls	r7, r3, #30
 8003ac4:	d5f6      	bpl.n	8003ab4 <HAL_RCC_OscConfig+0xa8>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ac6:	6833      	ldr	r3, [r6, #0]
 8003ac8:	6922      	ldr	r2, [r4, #16]
 8003aca:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8003ace:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8003ad2:	6033      	str	r3, [r6, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ad4:	6823      	ldr	r3, [r4, #0]
 8003ad6:	071a      	lsls	r2, r3, #28
 8003ad8:	d45c      	bmi.n	8003b94 <HAL_RCC_OscConfig+0x188>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ada:	075d      	lsls	r5, r3, #29
 8003adc:	d53a      	bpl.n	8003b54 <HAL_RCC_OscConfig+0x148>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ade:	4a6e      	ldr	r2, [pc, #440]	@ (8003c98 <HAL_RCC_OscConfig+0x28c>)
 8003ae0:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8003ae2:	f013 5380 	ands.w	r3, r3, #268435456	@ 0x10000000
 8003ae6:	f040 8088 	bne.w	8003bfa <HAL_RCC_OscConfig+0x1ee>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003aea:	9301      	str	r3, [sp, #4]
 8003aec:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8003aee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003af2:	6413      	str	r3, [r2, #64]	@ 0x40
 8003af4:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8003af6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003afa:	9301      	str	r3, [sp, #4]
 8003afc:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8003afe:	2501      	movs	r5, #1
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b00:	4e67      	ldr	r6, [pc, #412]	@ (8003ca0 <HAL_RCC_OscConfig+0x294>)
 8003b02:	6833      	ldr	r3, [r6, #0]
 8003b04:	05d8      	lsls	r0, r3, #23
 8003b06:	f140 80a7 	bpl.w	8003c58 <HAL_RCC_OscConfig+0x24c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b0a:	68a3      	ldr	r3, [r4, #8]
 8003b0c:	2b01      	cmp	r3, #1
 8003b0e:	f000 80b7 	beq.w	8003c80 <HAL_RCC_OscConfig+0x274>
 8003b12:	2b05      	cmp	r3, #5
 8003b14:	f000 811d 	beq.w	8003d52 <HAL_RCC_OscConfig+0x346>
 8003b18:	4e5f      	ldr	r6, [pc, #380]	@ (8003c98 <HAL_RCC_OscConfig+0x28c>)
 8003b1a:	6f32      	ldr	r2, [r6, #112]	@ 0x70
 8003b1c:	f022 0201 	bic.w	r2, r2, #1
 8003b20:	6732      	str	r2, [r6, #112]	@ 0x70
 8003b22:	6f32      	ldr	r2, [r6, #112]	@ 0x70
 8003b24:	f022 0204 	bic.w	r2, r2, #4
 8003b28:	6732      	str	r2, [r6, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	f040 80ad 	bne.w	8003c8a <HAL_RCC_OscConfig+0x27e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b30:	f7fe fdb4 	bl	800269c <HAL_GetTick>

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b34:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8003b38:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b3a:	e005      	b.n	8003b48 <HAL_RCC_OscConfig+0x13c>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b3c:	f7fe fdae 	bl	800269c <HAL_GetTick>
 8003b40:	1bc0      	subs	r0, r0, r7
 8003b42:	4540      	cmp	r0, r8
 8003b44:	f200 8098 	bhi.w	8003c78 <HAL_RCC_OscConfig+0x26c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b48:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 8003b4a:	079b      	lsls	r3, r3, #30
 8003b4c:	d4f6      	bmi.n	8003b3c <HAL_RCC_OscConfig+0x130>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003b4e:	2d00      	cmp	r5, #0
 8003b50:	f040 80f9 	bne.w	8003d46 <HAL_RCC_OscConfig+0x33a>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b54:	69a3      	ldr	r3, [r4, #24]
 8003b56:	b1cb      	cbz	r3, 8003b8c <HAL_RCC_OscConfig+0x180>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003b58:	4d4f      	ldr	r5, [pc, #316]	@ (8003c98 <HAL_RCC_OscConfig+0x28c>)
 8003b5a:	68aa      	ldr	r2, [r5, #8]
 8003b5c:	f002 020c 	and.w	r2, r2, #12
 8003b60:	2a08      	cmp	r2, #8
 8003b62:	f000 80bc 	beq.w	8003cde <HAL_RCC_OscConfig+0x2d2>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003b66:	2b02      	cmp	r3, #2
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b68:	4b4c      	ldr	r3, [pc, #304]	@ (8003c9c <HAL_RCC_OscConfig+0x290>)
 8003b6a:	f04f 0200 	mov.w	r2, #0
 8003b6e:	661a      	str	r2, [r3, #96]	@ 0x60
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003b70:	f000 80f9 	beq.w	8003d66 <HAL_RCC_OscConfig+0x35a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b74:	f7fe fd92 	bl	800269c <HAL_GetTick>
 8003b78:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b7a:	e004      	b.n	8003b86 <HAL_RCC_OscConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b7c:	f7fe fd8e 	bl	800269c <HAL_GetTick>
 8003b80:	1b00      	subs	r0, r0, r4
 8003b82:	2802      	cmp	r0, #2
 8003b84:	d878      	bhi.n	8003c78 <HAL_RCC_OscConfig+0x26c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b86:	682b      	ldr	r3, [r5, #0]
 8003b88:	019b      	lsls	r3, r3, #6
 8003b8a:	d4f7      	bmi.n	8003b7c <HAL_RCC_OscConfig+0x170>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8003b8c:	2000      	movs	r0, #0
}
 8003b8e:	b002      	add	sp, #8
 8003b90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003b94:	6963      	ldr	r3, [r4, #20]
 8003b96:	b1fb      	cbz	r3, 8003bd8 <HAL_RCC_OscConfig+0x1cc>
      __HAL_RCC_LSI_ENABLE();
 8003b98:	4b40      	ldr	r3, [pc, #256]	@ (8003c9c <HAL_RCC_OscConfig+0x290>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b9a:	4e3f      	ldr	r6, [pc, #252]	@ (8003c98 <HAL_RCC_OscConfig+0x28c>)
      __HAL_RCC_LSI_ENABLE();
 8003b9c:	2201      	movs	r2, #1
 8003b9e:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80
      tickstart = HAL_GetTick();
 8003ba2:	f7fe fd7b 	bl	800269c <HAL_GetTick>
 8003ba6:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ba8:	e004      	b.n	8003bb4 <HAL_RCC_OscConfig+0x1a8>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003baa:	f7fe fd77 	bl	800269c <HAL_GetTick>
 8003bae:	1b40      	subs	r0, r0, r5
 8003bb0:	2802      	cmp	r0, #2
 8003bb2:	d861      	bhi.n	8003c78 <HAL_RCC_OscConfig+0x26c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003bb4:	6f73      	ldr	r3, [r6, #116]	@ 0x74
 8003bb6:	079b      	lsls	r3, r3, #30
 8003bb8:	d5f7      	bpl.n	8003baa <HAL_RCC_OscConfig+0x19e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003bba:	6823      	ldr	r3, [r4, #0]
 8003bbc:	e78d      	b.n	8003ada <HAL_RCC_OscConfig+0xce>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003bbe:	6852      	ldr	r2, [r2, #4]
 8003bc0:	0251      	lsls	r1, r2, #9
 8003bc2:	f53f af6b 	bmi.w	8003a9c <HAL_RCC_OscConfig+0x90>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003bc6:	4a34      	ldr	r2, [pc, #208]	@ (8003c98 <HAL_RCC_OscConfig+0x28c>)
 8003bc8:	6812      	ldr	r2, [r2, #0]
 8003bca:	0792      	lsls	r2, r2, #30
 8003bcc:	d538      	bpl.n	8003c40 <HAL_RCC_OscConfig+0x234>
 8003bce:	68e2      	ldr	r2, [r4, #12]
 8003bd0:	2a01      	cmp	r2, #1
 8003bd2:	d035      	beq.n	8003c40 <HAL_RCC_OscConfig+0x234>
    return HAL_ERROR;
 8003bd4:	2001      	movs	r0, #1
 8003bd6:	e7da      	b.n	8003b8e <HAL_RCC_OscConfig+0x182>
      __HAL_RCC_LSI_DISABLE();
 8003bd8:	4a30      	ldr	r2, [pc, #192]	@ (8003c9c <HAL_RCC_OscConfig+0x290>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bda:	4e2f      	ldr	r6, [pc, #188]	@ (8003c98 <HAL_RCC_OscConfig+0x28c>)
      __HAL_RCC_LSI_DISABLE();
 8003bdc:	f8c2 3e80 	str.w	r3, [r2, #3712]	@ 0xe80
      tickstart = HAL_GetTick();
 8003be0:	f7fe fd5c 	bl	800269c <HAL_GetTick>
 8003be4:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003be6:	e004      	b.n	8003bf2 <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003be8:	f7fe fd58 	bl	800269c <HAL_GetTick>
 8003bec:	1b40      	subs	r0, r0, r5
 8003bee:	2802      	cmp	r0, #2
 8003bf0:	d842      	bhi.n	8003c78 <HAL_RCC_OscConfig+0x26c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bf2:	6f73      	ldr	r3, [r6, #116]	@ 0x74
 8003bf4:	079f      	lsls	r7, r3, #30
 8003bf6:	d4f7      	bmi.n	8003be8 <HAL_RCC_OscConfig+0x1dc>
 8003bf8:	e7df      	b.n	8003bba <HAL_RCC_OscConfig+0x1ae>
    FlagStatus       pwrclkchanged = RESET;
 8003bfa:	2500      	movs	r5, #0
 8003bfc:	e780      	b.n	8003b00 <HAL_RCC_OscConfig+0xf4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003bfe:	684a      	ldr	r2, [r1, #4]
 8003c00:	0251      	lsls	r1, r2, #9
 8003c02:	f57f af1a 	bpl.w	8003a3a <HAL_RCC_OscConfig+0x2e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c06:	4a24      	ldr	r2, [pc, #144]	@ (8003c98 <HAL_RCC_OscConfig+0x28c>)
 8003c08:	6812      	ldr	r2, [r2, #0]
 8003c0a:	0392      	lsls	r2, r2, #14
 8003c0c:	f57f af38 	bpl.w	8003a80 <HAL_RCC_OscConfig+0x74>
 8003c10:	6862      	ldr	r2, [r4, #4]
 8003c12:	2a00      	cmp	r2, #0
 8003c14:	f47f af34 	bne.w	8003a80 <HAL_RCC_OscConfig+0x74>
 8003c18:	e7dc      	b.n	8003bd4 <HAL_RCC_OscConfig+0x1c8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c1a:	4a1f      	ldr	r2, [pc, #124]	@ (8003c98 <HAL_RCC_OscConfig+0x28c>)
 8003c1c:	6813      	ldr	r3, [r2, #0]
 8003c1e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c22:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003c24:	f7fe fd3a 	bl	800269c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c28:	4e1b      	ldr	r6, [pc, #108]	@ (8003c98 <HAL_RCC_OscConfig+0x28c>)
        tickstart = HAL_GetTick();
 8003c2a:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c2c:	e004      	b.n	8003c38 <HAL_RCC_OscConfig+0x22c>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003c2e:	f7fe fd35 	bl	800269c <HAL_GetTick>
 8003c32:	1b40      	subs	r0, r0, r5
 8003c34:	2864      	cmp	r0, #100	@ 0x64
 8003c36:	d81f      	bhi.n	8003c78 <HAL_RCC_OscConfig+0x26c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c38:	6833      	ldr	r3, [r6, #0]
 8003c3a:	039b      	lsls	r3, r3, #14
 8003c3c:	d5f7      	bpl.n	8003c2e <HAL_RCC_OscConfig+0x222>
 8003c3e:	e71e      	b.n	8003a7e <HAL_RCC_OscConfig+0x72>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c40:	4915      	ldr	r1, [pc, #84]	@ (8003c98 <HAL_RCC_OscConfig+0x28c>)
 8003c42:	6920      	ldr	r0, [r4, #16]
 8003c44:	680a      	ldr	r2, [r1, #0]
 8003c46:	f022 02f8 	bic.w	r2, r2, #248	@ 0xf8
 8003c4a:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 8003c4e:	600a      	str	r2, [r1, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c50:	071a      	lsls	r2, r3, #28
 8003c52:	f57f af42 	bpl.w	8003ada <HAL_RCC_OscConfig+0xce>
 8003c56:	e79d      	b.n	8003b94 <HAL_RCC_OscConfig+0x188>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c58:	6833      	ldr	r3, [r6, #0]
 8003c5a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c5e:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8003c60:	f7fe fd1c 	bl	800269c <HAL_GetTick>
 8003c64:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c66:	6833      	ldr	r3, [r6, #0]
 8003c68:	05d9      	lsls	r1, r3, #23
 8003c6a:	f53f af4e 	bmi.w	8003b0a <HAL_RCC_OscConfig+0xfe>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c6e:	f7fe fd15 	bl	800269c <HAL_GetTick>
 8003c72:	1bc0      	subs	r0, r0, r7
 8003c74:	2802      	cmp	r0, #2
 8003c76:	d9f6      	bls.n	8003c66 <HAL_RCC_OscConfig+0x25a>
            return HAL_TIMEOUT;
 8003c78:	2003      	movs	r0, #3
}
 8003c7a:	b002      	add	sp, #8
 8003c7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c80:	4a05      	ldr	r2, [pc, #20]	@ (8003c98 <HAL_RCC_OscConfig+0x28c>)
 8003c82:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8003c84:	f043 0301 	orr.w	r3, r3, #1
 8003c88:	6713      	str	r3, [r2, #112]	@ 0x70
      tickstart = HAL_GetTick();
 8003c8a:	f7fe fd07 	bl	800269c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c8e:	4f02      	ldr	r7, [pc, #8]	@ (8003c98 <HAL_RCC_OscConfig+0x28c>)
      tickstart = HAL_GetTick();
 8003c90:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c92:	f241 3888 	movw	r8, #5000	@ 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c96:	e00a      	b.n	8003cae <HAL_RCC_OscConfig+0x2a2>
 8003c98:	40023800 	.word	0x40023800
 8003c9c:	42470000 	.word	0x42470000
 8003ca0:	40007000 	.word	0x40007000
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ca4:	f7fe fcfa 	bl	800269c <HAL_GetTick>
 8003ca8:	1b80      	subs	r0, r0, r6
 8003caa:	4540      	cmp	r0, r8
 8003cac:	d8e4      	bhi.n	8003c78 <HAL_RCC_OscConfig+0x26c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003cb0:	079a      	lsls	r2, r3, #30
 8003cb2:	d5f7      	bpl.n	8003ca4 <HAL_RCC_OscConfig+0x298>
    if(pwrclkchanged == SET)
 8003cb4:	2d00      	cmp	r5, #0
 8003cb6:	f43f af4d 	beq.w	8003b54 <HAL_RCC_OscConfig+0x148>
 8003cba:	e044      	b.n	8003d46 <HAL_RCC_OscConfig+0x33a>
        __HAL_RCC_HSI_DISABLE();
 8003cbc:	4a42      	ldr	r2, [pc, #264]	@ (8003dc8 <HAL_RCC_OscConfig+0x3bc>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cbe:	4e43      	ldr	r6, [pc, #268]	@ (8003dcc <HAL_RCC_OscConfig+0x3c0>)
        __HAL_RCC_HSI_DISABLE();
 8003cc0:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003cc2:	f7fe fceb 	bl	800269c <HAL_GetTick>
 8003cc6:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cc8:	e004      	b.n	8003cd4 <HAL_RCC_OscConfig+0x2c8>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003cca:	f7fe fce7 	bl	800269c <HAL_GetTick>
 8003cce:	1b40      	subs	r0, r0, r5
 8003cd0:	2802      	cmp	r0, #2
 8003cd2:	d8d1      	bhi.n	8003c78 <HAL_RCC_OscConfig+0x26c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cd4:	6833      	ldr	r3, [r6, #0]
 8003cd6:	0799      	lsls	r1, r3, #30
 8003cd8:	d4f7      	bmi.n	8003cca <HAL_RCC_OscConfig+0x2be>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003cda:	6823      	ldr	r3, [r4, #0]
 8003cdc:	e6fb      	b.n	8003ad6 <HAL_RCC_OscConfig+0xca>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003cde:	2b01      	cmp	r3, #1
 8003ce0:	f43f af78 	beq.w	8003bd4 <HAL_RCC_OscConfig+0x1c8>
        pll_config = RCC->PLLCFGR;
 8003ce4:	686b      	ldr	r3, [r5, #4]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ce6:	69e2      	ldr	r2, [r4, #28]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ce8:	f403 0180 	and.w	r1, r3, #4194304	@ 0x400000
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003cec:	4291      	cmp	r1, r2
 8003cee:	f47f af71 	bne.w	8003bd4 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cf2:	6a22      	ldr	r2, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003cf4:	f003 013f 	and.w	r1, r3, #63	@ 0x3f
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cf8:	4291      	cmp	r1, r2
 8003cfa:	f47f af6b 	bne.w	8003bd4 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003cfe:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8003d00:	f647 72c0 	movw	r2, #32704	@ 0x7fc0
 8003d04:	401a      	ands	r2, r3
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d06:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 8003d0a:	f47f af63 	bne.w	8003bd4 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d0e:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8003d10:	0852      	lsrs	r2, r2, #1
 8003d12:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 8003d16:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d18:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 8003d1c:	f47f af5a 	bne.w	8003bd4 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003d20:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8003d22:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d26:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 8003d2a:	bf14      	ite	ne
 8003d2c:	2001      	movne	r0, #1
 8003d2e:	2000      	moveq	r0, #0
 8003d30:	e72d      	b.n	8003b8e <HAL_RCC_OscConfig+0x182>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d32:	4b26      	ldr	r3, [pc, #152]	@ (8003dcc <HAL_RCC_OscConfig+0x3c0>)
 8003d34:	681a      	ldr	r2, [r3, #0]
 8003d36:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8003d3a:	601a      	str	r2, [r3, #0]
 8003d3c:	681a      	ldr	r2, [r3, #0]
 8003d3e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003d42:	601a      	str	r2, [r3, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003d44:	e76e      	b.n	8003c24 <HAL_RCC_OscConfig+0x218>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d46:	4a21      	ldr	r2, [pc, #132]	@ (8003dcc <HAL_RCC_OscConfig+0x3c0>)
 8003d48:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8003d4a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d4e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d50:	e700      	b.n	8003b54 <HAL_RCC_OscConfig+0x148>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d52:	4b1e      	ldr	r3, [pc, #120]	@ (8003dcc <HAL_RCC_OscConfig+0x3c0>)
 8003d54:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003d56:	f042 0204 	orr.w	r2, r2, #4
 8003d5a:	671a      	str	r2, [r3, #112]	@ 0x70
 8003d5c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003d5e:	f042 0201 	orr.w	r2, r2, #1
 8003d62:	671a      	str	r2, [r3, #112]	@ 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003d64:	e791      	b.n	8003c8a <HAL_RCC_OscConfig+0x27e>
        tickstart = HAL_GetTick();
 8003d66:	f7fe fc99 	bl	800269c <HAL_GetTick>
 8003d6a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d6c:	e005      	b.n	8003d7a <HAL_RCC_OscConfig+0x36e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d6e:	f7fe fc95 	bl	800269c <HAL_GetTick>
 8003d72:	1b80      	subs	r0, r0, r6
 8003d74:	2802      	cmp	r0, #2
 8003d76:	f63f af7f 	bhi.w	8003c78 <HAL_RCC_OscConfig+0x26c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d7a:	682b      	ldr	r3, [r5, #0]
 8003d7c:	0199      	lsls	r1, r3, #6
 8003d7e:	d4f6      	bmi.n	8003d6e <HAL_RCC_OscConfig+0x362>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003d80:	e9d4 3107 	ldrd	r3, r1, [r4, #28]
 8003d84:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8003d86:	430b      	orrs	r3, r1
 8003d88:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8003d8c:	e9d4 200a 	ldrd	r2, r0, [r4, #40]	@ 0x28
 8003d90:	0852      	lsrs	r2, r2, #1
        __HAL_RCC_PLL_ENABLE();
 8003d92:	490d      	ldr	r1, [pc, #52]	@ (8003dc8 <HAL_RCC_OscConfig+0x3bc>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003d94:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8003d98:	3a01      	subs	r2, #1
 8003d9a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
        __HAL_RCC_PLL_ENABLE();
 8003d9e:	2201      	movs	r2, #1
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003da0:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8003da2:	660a      	str	r2, [r1, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8003da4:	f7fe fc7a 	bl	800269c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003da8:	4d08      	ldr	r5, [pc, #32]	@ (8003dcc <HAL_RCC_OscConfig+0x3c0>)
        tickstart = HAL_GetTick();
 8003daa:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003dac:	e005      	b.n	8003dba <HAL_RCC_OscConfig+0x3ae>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003dae:	f7fe fc75 	bl	800269c <HAL_GetTick>
 8003db2:	1b00      	subs	r0, r0, r4
 8003db4:	2802      	cmp	r0, #2
 8003db6:	f63f af5f 	bhi.w	8003c78 <HAL_RCC_OscConfig+0x26c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003dba:	682b      	ldr	r3, [r5, #0]
 8003dbc:	019a      	lsls	r2, r3, #6
 8003dbe:	d5f6      	bpl.n	8003dae <HAL_RCC_OscConfig+0x3a2>
 8003dc0:	e6e4      	b.n	8003b8c <HAL_RCC_OscConfig+0x180>
    return HAL_ERROR;
 8003dc2:	2001      	movs	r0, #1
}
 8003dc4:	4770      	bx	lr
 8003dc6:	bf00      	nop
 8003dc8:	42470000 	.word	0x42470000
 8003dcc:	40023800 	.word	0x40023800

08003dd0 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003dd0:	4910      	ldr	r1, [pc, #64]	@ (8003e14 <HAL_RCC_GetSysClockFreq+0x44>)
{
 8003dd2:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003dd4:	688b      	ldr	r3, [r1, #8]
 8003dd6:	f003 030c 	and.w	r3, r3, #12
 8003dda:	2b08      	cmp	r3, #8
 8003ddc:	d001      	beq.n	8003de2 <HAL_RCC_GetSysClockFreq+0x12>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003dde:	480e      	ldr	r0, [pc, #56]	@ (8003e18 <HAL_RCC_GetSysClockFreq+0x48>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8003de0:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003de2:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003de4:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003de6:	6849      	ldr	r1, [r1, #4]
 8003de8:	480b      	ldr	r0, [pc, #44]	@ (8003e18 <HAL_RCC_GetSysClockFreq+0x48>)
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003dea:	f413 0380 	ands.w	r3, r3, #4194304	@ 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003dee:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8003df2:	bf18      	it	ne
 8003df4:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003df6:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003dfa:	fba1 0100 	umull	r0, r1, r1, r0
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003dfe:	f7fc fe7b 	bl	8000af8 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003e02:	4b04      	ldr	r3, [pc, #16]	@ (8003e14 <HAL_RCC_GetSysClockFreq+0x44>)
 8003e04:	685b      	ldr	r3, [r3, #4]
 8003e06:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8003e0a:	3301      	adds	r3, #1
 8003e0c:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8003e0e:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8003e12:	bd08      	pop	{r3, pc}
 8003e14:	40023800 	.word	0x40023800
 8003e18:	00f42400 	.word	0x00f42400

08003e1c <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8003e1c:	2800      	cmp	r0, #0
 8003e1e:	f000 8087 	beq.w	8003f30 <HAL_RCC_ClockConfig+0x114>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003e22:	4a48      	ldr	r2, [pc, #288]	@ (8003f44 <HAL_RCC_ClockConfig+0x128>)
 8003e24:	6813      	ldr	r3, [r2, #0]
 8003e26:	f003 0307 	and.w	r3, r3, #7
 8003e2a:	428b      	cmp	r3, r1
{
 8003e2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003e30:	460d      	mov	r5, r1
 8003e32:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003e34:	d209      	bcs.n	8003e4a <HAL_RCC_ClockConfig+0x2e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e36:	b2cb      	uxtb	r3, r1
 8003e38:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e3a:	6813      	ldr	r3, [r2, #0]
 8003e3c:	f003 0307 	and.w	r3, r3, #7
 8003e40:	428b      	cmp	r3, r1
 8003e42:	d002      	beq.n	8003e4a <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8003e44:	2001      	movs	r0, #1
}
 8003e46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e4a:	6823      	ldr	r3, [r4, #0]
 8003e4c:	0798      	lsls	r0, r3, #30
 8003e4e:	d514      	bpl.n	8003e7a <HAL_RCC_ClockConfig+0x5e>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e50:	0759      	lsls	r1, r3, #29
 8003e52:	d504      	bpl.n	8003e5e <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003e54:	493c      	ldr	r1, [pc, #240]	@ (8003f48 <HAL_RCC_ClockConfig+0x12c>)
 8003e56:	688a      	ldr	r2, [r1, #8]
 8003e58:	f442 52e0 	orr.w	r2, r2, #7168	@ 0x1c00
 8003e5c:	608a      	str	r2, [r1, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e5e:	071a      	lsls	r2, r3, #28
 8003e60:	d504      	bpl.n	8003e6c <HAL_RCC_ClockConfig+0x50>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003e62:	4939      	ldr	r1, [pc, #228]	@ (8003f48 <HAL_RCC_ClockConfig+0x12c>)
 8003e64:	688a      	ldr	r2, [r1, #8]
 8003e66:	f442 4260 	orr.w	r2, r2, #57344	@ 0xe000
 8003e6a:	608a      	str	r2, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e6c:	4936      	ldr	r1, [pc, #216]	@ (8003f48 <HAL_RCC_ClockConfig+0x12c>)
 8003e6e:	68a0      	ldr	r0, [r4, #8]
 8003e70:	688a      	ldr	r2, [r1, #8]
 8003e72:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8003e76:	4302      	orrs	r2, r0
 8003e78:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e7a:	07df      	lsls	r7, r3, #31
 8003e7c:	d521      	bpl.n	8003ec2 <HAL_RCC_ClockConfig+0xa6>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e7e:	6862      	ldr	r2, [r4, #4]
 8003e80:	2a01      	cmp	r2, #1
 8003e82:	d057      	beq.n	8003f34 <HAL_RCC_ClockConfig+0x118>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e84:	1e93      	subs	r3, r2, #2
 8003e86:	2b01      	cmp	r3, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e88:	4b2f      	ldr	r3, [pc, #188]	@ (8003f48 <HAL_RCC_ClockConfig+0x12c>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e8c:	d94d      	bls.n	8003f2a <HAL_RCC_ClockConfig+0x10e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e8e:	0799      	lsls	r1, r3, #30
 8003e90:	d5d8      	bpl.n	8003e44 <HAL_RCC_ClockConfig+0x28>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e92:	4e2d      	ldr	r6, [pc, #180]	@ (8003f48 <HAL_RCC_ClockConfig+0x12c>)
 8003e94:	68b3      	ldr	r3, [r6, #8]
 8003e96:	f023 0303 	bic.w	r3, r3, #3
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8003e9e:	f7fe fbfd 	bl	800269c <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ea2:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 8003ea6:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ea8:	e004      	b.n	8003eb4 <HAL_RCC_ClockConfig+0x98>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003eaa:	f7fe fbf7 	bl	800269c <HAL_GetTick>
 8003eae:	1bc0      	subs	r0, r0, r7
 8003eb0:	4540      	cmp	r0, r8
 8003eb2:	d844      	bhi.n	8003f3e <HAL_RCC_ClockConfig+0x122>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003eb4:	68b3      	ldr	r3, [r6, #8]
 8003eb6:	6862      	ldr	r2, [r4, #4]
 8003eb8:	f003 030c 	and.w	r3, r3, #12
 8003ebc:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8003ec0:	d1f3      	bne.n	8003eaa <HAL_RCC_ClockConfig+0x8e>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003ec2:	4a20      	ldr	r2, [pc, #128]	@ (8003f44 <HAL_RCC_ClockConfig+0x128>)
 8003ec4:	6813      	ldr	r3, [r2, #0]
 8003ec6:	f003 0307 	and.w	r3, r3, #7
 8003eca:	42ab      	cmp	r3, r5
 8003ecc:	d906      	bls.n	8003edc <HAL_RCC_ClockConfig+0xc0>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ece:	b2eb      	uxtb	r3, r5
 8003ed0:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ed2:	6813      	ldr	r3, [r2, #0]
 8003ed4:	f003 0307 	and.w	r3, r3, #7
 8003ed8:	42ab      	cmp	r3, r5
 8003eda:	d1b3      	bne.n	8003e44 <HAL_RCC_ClockConfig+0x28>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003edc:	6823      	ldr	r3, [r4, #0]
 8003ede:	075a      	lsls	r2, r3, #29
 8003ee0:	d506      	bpl.n	8003ef0 <HAL_RCC_ClockConfig+0xd4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ee2:	4919      	ldr	r1, [pc, #100]	@ (8003f48 <HAL_RCC_ClockConfig+0x12c>)
 8003ee4:	68e0      	ldr	r0, [r4, #12]
 8003ee6:	688a      	ldr	r2, [r1, #8]
 8003ee8:	f422 52e0 	bic.w	r2, r2, #7168	@ 0x1c00
 8003eec:	4302      	orrs	r2, r0
 8003eee:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ef0:	071b      	lsls	r3, r3, #28
 8003ef2:	d507      	bpl.n	8003f04 <HAL_RCC_ClockConfig+0xe8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003ef4:	4a14      	ldr	r2, [pc, #80]	@ (8003f48 <HAL_RCC_ClockConfig+0x12c>)
 8003ef6:	6921      	ldr	r1, [r4, #16]
 8003ef8:	6893      	ldr	r3, [r2, #8]
 8003efa:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8003efe:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8003f02:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003f04:	f7ff ff64 	bl	8003dd0 <HAL_RCC_GetSysClockFreq>
 8003f08:	4a0f      	ldr	r2, [pc, #60]	@ (8003f48 <HAL_RCC_ClockConfig+0x12c>)
 8003f0a:	4c10      	ldr	r4, [pc, #64]	@ (8003f4c <HAL_RCC_ClockConfig+0x130>)
 8003f0c:	6892      	ldr	r2, [r2, #8]
 8003f0e:	4910      	ldr	r1, [pc, #64]	@ (8003f50 <HAL_RCC_ClockConfig+0x134>)
 8003f10:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8003f14:	4603      	mov	r3, r0
 8003f16:	5ca2      	ldrb	r2, [r4, r2]
  HAL_InitTick (uwTickPrio);
 8003f18:	480e      	ldr	r0, [pc, #56]	@ (8003f54 <HAL_RCC_ClockConfig+0x138>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003f1a:	40d3      	lsrs	r3, r2
  HAL_InitTick (uwTickPrio);
 8003f1c:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003f1e:	600b      	str	r3, [r1, #0]
  HAL_InitTick (uwTickPrio);
 8003f20:	f7fd ff72 	bl	8001e08 <HAL_InitTick>
  return HAL_OK;
 8003f24:	2000      	movs	r0, #0
}
 8003f26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f2a:	0198      	lsls	r0, r3, #6
 8003f2c:	d4b1      	bmi.n	8003e92 <HAL_RCC_ClockConfig+0x76>
 8003f2e:	e789      	b.n	8003e44 <HAL_RCC_ClockConfig+0x28>
    return HAL_ERROR;
 8003f30:	2001      	movs	r0, #1
}
 8003f32:	4770      	bx	lr
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f34:	4b04      	ldr	r3, [pc, #16]	@ (8003f48 <HAL_RCC_ClockConfig+0x12c>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	039e      	lsls	r6, r3, #14
 8003f3a:	d4aa      	bmi.n	8003e92 <HAL_RCC_ClockConfig+0x76>
 8003f3c:	e782      	b.n	8003e44 <HAL_RCC_ClockConfig+0x28>
        return HAL_TIMEOUT;
 8003f3e:	2003      	movs	r0, #3
 8003f40:	e781      	b.n	8003e46 <HAL_RCC_ClockConfig+0x2a>
 8003f42:	bf00      	nop
 8003f44:	40023c00 	.word	0x40023c00
 8003f48:	40023800 	.word	0x40023800
 8003f4c:	08008fd4 	.word	0x08008fd4
 8003f50:	20000000 	.word	0x20000000
 8003f54:	20000008 	.word	0x20000008

08003f58 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003f58:	4b04      	ldr	r3, [pc, #16]	@ (8003f6c <HAL_RCC_GetPCLK2Freq+0x14>)
  return SystemCoreClock;
 8003f5a:	4905      	ldr	r1, [pc, #20]	@ (8003f70 <HAL_RCC_GetPCLK2Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003f5c:	689b      	ldr	r3, [r3, #8]
 8003f5e:	4a05      	ldr	r2, [pc, #20]	@ (8003f74 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8003f60:	6808      	ldr	r0, [r1, #0]
 8003f62:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8003f66:	5cd3      	ldrb	r3, [r2, r3]
}
 8003f68:	40d8      	lsrs	r0, r3
 8003f6a:	4770      	bx	lr
 8003f6c:	40023800 	.word	0x40023800
 8003f70:	20000000 	.word	0x20000000
 8003f74:	08008fcc 	.word	0x08008fcc

08003f78 <HAL_RCC_GetClockConfig>:
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003f78:	4b0e      	ldr	r3, [pc, #56]	@ (8003fb4 <HAL_RCC_GetClockConfig+0x3c>)
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003f7a:	220f      	movs	r2, #15
{
 8003f7c:	b410      	push	{r4}
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003f7e:	6002      	str	r2, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003f80:	689a      	ldr	r2, [r3, #8]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003f82:	4c0d      	ldr	r4, [pc, #52]	@ (8003fb8 <HAL_RCC_GetClockConfig+0x40>)
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003f84:	f002 0203 	and.w	r2, r2, #3
 8003f88:	6042      	str	r2, [r0, #4]
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003f8a:	689a      	ldr	r2, [r3, #8]
 8003f8c:	f002 02f0 	and.w	r2, r2, #240	@ 0xf0
 8003f90:	6082      	str	r2, [r0, #8]
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003f92:	689a      	ldr	r2, [r3, #8]
 8003f94:	f402 52e0 	and.w	r2, r2, #7168	@ 0x1c00
 8003f98:	60c2      	str	r2, [r0, #12]
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003f9a:	689b      	ldr	r3, [r3, #8]
 8003f9c:	08db      	lsrs	r3, r3, #3
 8003f9e:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8003fa2:	6103      	str	r3, [r0, #16]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003fa4:	6823      	ldr	r3, [r4, #0]
}
 8003fa6:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003faa:	f003 0307 	and.w	r3, r3, #7
 8003fae:	600b      	str	r3, [r1, #0]
}
 8003fb0:	4770      	bx	lr
 8003fb2:	bf00      	nop
 8003fb4:	40023800 	.word	0x40023800
 8003fb8:	40023c00 	.word	0x40023c00

08003fbc <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003fbc:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003fbe:	6803      	ldr	r3, [r0, #0]
 8003fc0:	f013 0f05 	tst.w	r3, #5
{
 8003fc4:	b083      	sub	sp, #12
 8003fc6:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003fc8:	d104      	bne.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x18>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003fca:	0798      	lsls	r0, r3, #30
 8003fcc:	d43b      	bmi.n	8004046 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8003fce:	2000      	movs	r0, #0
}
 8003fd0:	b003      	add	sp, #12
 8003fd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_PLLI2S_DISABLE();
 8003fd4:	4b45      	ldr	r3, [pc, #276]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003fd6:	4e46      	ldr	r6, [pc, #280]	@ (80040f0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
    __HAL_RCC_PLLI2S_DISABLE();
 8003fd8:	2200      	movs	r2, #0
 8003fda:	669a      	str	r2, [r3, #104]	@ 0x68
    tickstart = HAL_GetTick();
 8003fdc:	f7fe fb5e 	bl	800269c <HAL_GetTick>
 8003fe0:	4605      	mov	r5, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003fe2:	e004      	b.n	8003fee <HAL_RCCEx_PeriphCLKConfig+0x32>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003fe4:	f7fe fb5a 	bl	800269c <HAL_GetTick>
 8003fe8:	1b43      	subs	r3, r0, r5
 8003fea:	2b02      	cmp	r3, #2
 8003fec:	d828      	bhi.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x84>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003fee:	6833      	ldr	r3, [r6, #0]
 8003ff0:	011b      	lsls	r3, r3, #4
 8003ff2:	d4f7      	bmi.n	8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x28>
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8003ff4:	e9d4 1301 	ldrd	r1, r3, [r4, #4]
 8003ff8:	071b      	lsls	r3, r3, #28
 8003ffa:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
    __HAL_RCC_PLLI2S_ENABLE();
 8003ffe:	4a3b      	ldr	r2, [pc, #236]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8004000:	f8c6 3084 	str.w	r3, [r6, #132]	@ 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 8004004:	2301      	movs	r3, #1
 8004006:	6693      	str	r3, [r2, #104]	@ 0x68
    tickstart = HAL_GetTick();
 8004008:	f7fe fb48 	bl	800269c <HAL_GetTick>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800400c:	4e38      	ldr	r6, [pc, #224]	@ (80040f0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
    tickstart = HAL_GetTick();
 800400e:	4605      	mov	r5, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004010:	e004      	b.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x60>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004012:	f7fe fb43 	bl	800269c <HAL_GetTick>
 8004016:	1b43      	subs	r3, r0, r5
 8004018:	2b02      	cmp	r3, #2
 800401a:	d811      	bhi.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x84>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800401c:	6833      	ldr	r3, [r6, #0]
 800401e:	011f      	lsls	r7, r3, #4
 8004020:	d5f7      	bpl.n	8004012 <HAL_RCCEx_PeriphCLKConfig+0x56>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004022:	6823      	ldr	r3, [r4, #0]
 8004024:	e7d1      	b.n	8003fca <HAL_RCCEx_PeriphCLKConfig+0xe>
        tickstart = HAL_GetTick();
 8004026:	f7fe fb39 	bl	800269c <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800402a:	f241 3788 	movw	r7, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 800402e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004030:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8004032:	079b      	lsls	r3, r3, #30
 8004034:	d43c      	bmi.n	80040b0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004036:	f7fe fb31 	bl	800269c <HAL_GetTick>
 800403a:	1b80      	subs	r0, r0, r6
 800403c:	42b8      	cmp	r0, r7
 800403e:	d9f7      	bls.n	8004030 <HAL_RCCEx_PeriphCLKConfig+0x74>
        return HAL_TIMEOUT;
 8004040:	2003      	movs	r0, #3
}
 8004042:	b003      	add	sp, #12
 8004044:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 8004046:	4b2a      	ldr	r3, [pc, #168]	@ (80040f0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
    PWR->CR |= PWR_CR_DBP;
 8004048:	4d2a      	ldr	r5, [pc, #168]	@ (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x138>)
    __HAL_RCC_PWR_CLK_ENABLE();
 800404a:	2200      	movs	r2, #0
 800404c:	9201      	str	r2, [sp, #4]
 800404e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004050:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8004054:	641a      	str	r2, [r3, #64]	@ 0x40
 8004056:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004058:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800405c:	9301      	str	r3, [sp, #4]
 800405e:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 8004060:	682b      	ldr	r3, [r5, #0]
 8004062:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004066:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8004068:	f7fe fb18 	bl	800269c <HAL_GetTick>
 800406c:	4606      	mov	r6, r0
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800406e:	e004      	b.n	800407a <HAL_RCCEx_PeriphCLKConfig+0xbe>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004070:	f7fe fb14 	bl	800269c <HAL_GetTick>
 8004074:	1b83      	subs	r3, r0, r6
 8004076:	2b02      	cmp	r3, #2
 8004078:	d8e2      	bhi.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x84>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800407a:	682b      	ldr	r3, [r5, #0]
 800407c:	05d9      	lsls	r1, r3, #23
 800407e:	d5f7      	bpl.n	8004070 <HAL_RCCEx_PeriphCLKConfig+0xb4>
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004080:	4d1b      	ldr	r5, [pc, #108]	@ (80040f0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004082:	68e3      	ldr	r3, [r4, #12]
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004084:	6f2a      	ldr	r2, [r5, #112]	@ 0x70
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004086:	f412 7240 	ands.w	r2, r2, #768	@ 0x300
 800408a:	f403 7140 	and.w	r1, r3, #768	@ 0x300
 800408e:	d012      	beq.n	80040b6 <HAL_RCCEx_PeriphCLKConfig+0xfa>
 8004090:	428a      	cmp	r2, r1
 8004092:	d010      	beq.n	80040b6 <HAL_RCCEx_PeriphCLKConfig+0xfa>
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004094:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 8004096:	4a15      	ldr	r2, [pc, #84]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004098:	2101      	movs	r1, #1
 800409a:	f8c2 1e40 	str.w	r1, [r2, #3648]	@ 0xe40
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800409e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 80040a2:	2100      	movs	r1, #0
 80040a4:	f8c2 1e40 	str.w	r1, [r2, #3648]	@ 0xe40
      RCC->BDCR = tmpreg1;
 80040a8:	672b      	str	r3, [r5, #112]	@ 0x70
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80040aa:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 80040ac:	07da      	lsls	r2, r3, #31
 80040ae:	d4ba      	bmi.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0x6a>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80040b0:	68e3      	ldr	r3, [r4, #12]
 80040b2:	f403 7140 	and.w	r1, r3, #768	@ 0x300
 80040b6:	f5b1 7f40 	cmp.w	r1, #768	@ 0x300
 80040ba:	d00b      	beq.n	80040d4 <HAL_RCCEx_PeriphCLKConfig+0x118>
 80040bc:	490c      	ldr	r1, [pc, #48]	@ (80040f0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80040be:	688a      	ldr	r2, [r1, #8]
 80040c0:	f422 12f8 	bic.w	r2, r2, #2031616	@ 0x1f0000
 80040c4:	608a      	str	r2, [r1, #8]
 80040c6:	4a0a      	ldr	r2, [pc, #40]	@ (80040f0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80040c8:	6f11      	ldr	r1, [r2, #112]	@ 0x70
 80040ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040ce:	430b      	orrs	r3, r1
 80040d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80040d2:	e77c      	b.n	8003fce <HAL_RCCEx_PeriphCLKConfig+0x12>
 80040d4:	4806      	ldr	r0, [pc, #24]	@ (80040f0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80040d6:	6882      	ldr	r2, [r0, #8]
 80040d8:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 80040dc:	f421 7140 	bic.w	r1, r1, #768	@ 0x300
 80040e0:	f422 12f8 	bic.w	r2, r2, #2031616	@ 0x1f0000
 80040e4:	430a      	orrs	r2, r1
 80040e6:	6082      	str	r2, [r0, #8]
 80040e8:	e7ed      	b.n	80040c6 <HAL_RCCEx_PeriphCLKConfig+0x10a>
 80040ea:	bf00      	nop
 80040ec:	42470000 	.word	0x42470000
 80040f0:	40023800 	.word	0x40023800
 80040f4:	40007000 	.word	0x40007000

080040f8 <HAL_RCCEx_GetPeriphCLKFreq>:
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
  uint32_t srcclk = 0U;
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
  switch (PeriphClk)
 80040f8:	2801      	cmp	r0, #1
 80040fa:	d001      	beq.n	8004100 <HAL_RCCEx_GetPeriphCLKFreq+0x8>
  uint32_t frequency = 0U;
 80040fc:	2000      	movs	r0, #0
 80040fe:	4770      	bx	lr
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8004100:	4b0d      	ldr	r3, [pc, #52]	@ (8004138 <HAL_RCCEx_GetPeriphCLKFreq+0x40>)
 8004102:	689a      	ldr	r2, [r3, #8]
      switch (srcclk)
 8004104:	0212      	lsls	r2, r2, #8
 8004106:	d501      	bpl.n	800410c <HAL_RCCEx_GetPeriphCLKFreq+0x14>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004108:	480c      	ldr	r0, [pc, #48]	@ (800413c <HAL_RCCEx_GetPeriphCLKFreq+0x44>)
    {
       break;
    }
  }
  return frequency;
}
 800410a:	4770      	bx	lr
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800410c:	685a      	ldr	r2, [r3, #4]
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800410e:	685b      	ldr	r3, [r3, #4]
 8004110:	4a0b      	ldr	r2, [pc, #44]	@ (8004140 <HAL_RCCEx_GetPeriphCLKFreq+0x48>)
 8004112:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004116:	fbb2 f2f3 	udiv	r2, r2, r3
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800411a:	4b07      	ldr	r3, [pc, #28]	@ (8004138 <HAL_RCCEx_GetPeriphCLKFreq+0x40>)
 800411c:	f8d3 0084 	ldr.w	r0, [r3, #132]	@ 0x84
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004120:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004124:	f3c0 1088 	ubfx	r0, r0, #6, #9
 8004128:	fb02 f000 	mul.w	r0, r2, r0
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800412c:	f3c3 7302 	ubfx	r3, r3, #28, #3
 8004130:	fbb0 f0f3 	udiv	r0, r0, r3
          break;
 8004134:	4770      	bx	lr
 8004136:	bf00      	nop
 8004138:	40023800 	.word	0x40023800
 800413c:	00bb8000 	.word	0x00bb8000
 8004140:	00f42400 	.word	0x00f42400

08004144 <SD_DMATransmitCplt>:
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 8004144:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8004146:	681a      	ldr	r2, [r3, #0]
 8004148:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 800414a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800414e:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8004150:	4770      	bx	lr
 8004152:	bf00      	nop

08004154 <SD_FindSCR.constprop.0>:
  * @brief  Finds the SD card SCR register value.
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
 8004154:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004156:	b089      	sub	sp, #36	@ 0x24
 8004158:	4605      	mov	r5, r0
 800415a:	460f      	mov	r7, r1
{
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800415c:	f7fe fa9e 	bl	800269c <HAL_GetTick>
  uint32_t index = 0U;
  uint32_t tempscr[2U] = {0U, 0U};
 8004160:	2200      	movs	r2, #0
 8004162:	2300      	movs	r3, #0
  uint32_t tickstart = HAL_GetTick();
 8004164:	4606      	mov	r6, r0
  uint32_t *scr = pSCR;

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8004166:	2108      	movs	r1, #8
 8004168:	6828      	ldr	r0, [r5, #0]
  uint32_t tempscr[2U] = {0U, 0U};
 800416a:	e9cd 2300 	strd	r2, r3, [sp]
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800416e:	f001 fec5 	bl	8005efc <SDMMC_CmdBlockLength>
  if(errorstate != HAL_SD_ERROR_NONE)
 8004172:	4604      	mov	r4, r0
 8004174:	b110      	cbz	r0, 800417c <SD_FindSCR.constprop.0+0x28>
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));

  }

  return HAL_SD_ERROR_NONE;
}
 8004176:	4620      	mov	r0, r4
 8004178:	b009      	add	sp, #36	@ 0x24
 800417a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800417c:	6d29      	ldr	r1, [r5, #80]	@ 0x50
 800417e:	6828      	ldr	r0, [r5, #0]
 8004180:	0409      	lsls	r1, r1, #16
 8004182:	f002 fb4f 	bl	8006824 <SDMMC_CmdAppCommand>
  if(errorstate != HAL_SD_ERROR_NONE)
 8004186:	4604      	mov	r4, r0
 8004188:	2800      	cmp	r0, #0
 800418a:	d1f4      	bne.n	8004176 <SD_FindSCR.constprop.0+0x22>
  config.DataLength    = 8U;
 800418c:	f04f 32ff 	mov.w	r2, #4294967295
 8004190:	2308      	movs	r3, #8
 8004192:	e9cd 2302 	strd	r2, r3, [sp, #8]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8004196:	2230      	movs	r2, #48	@ 0x30
 8004198:	2302      	movs	r3, #2
 800419a:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_ConfigData(hsd->Instance, &config);
 800419e:	a902      	add	r1, sp, #8
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80041a0:	2200      	movs	r2, #0
 80041a2:	2301      	movs	r3, #1
  (void)SDIO_ConfigData(hsd->Instance, &config);
 80041a4:	6828      	ldr	r0, [r5, #0]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80041a6:	e9cd 2306 	strd	r2, r3, [sp, #24]
  (void)SDIO_ConfigData(hsd->Instance, &config);
 80041aa:	f001 fe91 	bl	8005ed0 <SDIO_ConfigData>
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 80041ae:	6828      	ldr	r0, [r5, #0]
 80041b0:	f002 fca2 	bl	8006af8 <SDMMC_CmdSendSCR>
  if(errorstate != HAL_SD_ERROR_NONE)
 80041b4:	4604      	mov	r4, r0
 80041b6:	b140      	cbz	r0, 80041ca <SD_FindSCR.constprop.0+0x76>
 80041b8:	e7dd      	b.n	8004176 <SD_FindSCR.constprop.0+0x22>
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 80041ba:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80041bc:	049b      	lsls	r3, r3, #18
 80041be:	d515      	bpl.n	80041ec <SD_FindSCR.constprop.0+0x98>
    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 80041c0:	f7fe fa6c 	bl	800269c <HAL_GetTick>
 80041c4:	1b83      	subs	r3, r0, r6
 80041c6:	3301      	adds	r3, #1
 80041c8:	d027      	beq.n	800421a <SD_FindSCR.constprop.0+0xc6>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 80041ca:	6828      	ldr	r0, [r5, #0]
 80041cc:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80041ce:	f013 0f2a 	tst.w	r3, #42	@ 0x2a
 80041d2:	d10b      	bne.n	80041ec <SD_FindSCR.constprop.0+0x98>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 80041d4:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80041d6:	029a      	lsls	r2, r3, #10
 80041d8:	d5ef      	bpl.n	80041ba <SD_FindSCR.constprop.0+0x66>
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 80041da:	f001 fe63 	bl	8005ea4 <SDIO_ReadFIFO>
 80041de:	ab08      	add	r3, sp, #32
 80041e0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80041e4:	3401      	adds	r4, #1
 80041e6:	f843 0c20 	str.w	r0, [r3, #-32]
 80041ea:	e7e9      	b.n	80041c0 <SD_FindSCR.constprop.0+0x6c>
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
 80041ec:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80041ee:	0719      	lsls	r1, r3, #28
 80041f0:	d419      	bmi.n	8004226 <SD_FindSCR.constprop.0+0xd2>
 80041f2:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80041f4:	059a      	lsls	r2, r3, #22
 80041f6:	d416      	bmi.n	8004226 <SD_FindSCR.constprop.0+0xd2>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80041f8:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80041fa:	079b      	lsls	r3, r3, #30
 80041fc:	d410      	bmi.n	8004220 <SD_FindSCR.constprop.0+0xcc>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80041fe:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8004200:	f014 0420 	ands.w	r4, r4, #32
 8004204:	d112      	bne.n	800422c <SD_FindSCR.constprop.0+0xd8>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004206:	e9dd 3200 	ldrd	r3, r2, [sp]
 800420a:	f240 513a 	movw	r1, #1338	@ 0x53a
 800420e:	ba12      	rev	r2, r2
 8004210:	ba1b      	rev	r3, r3
 8004212:	6381      	str	r1, [r0, #56]	@ 0x38
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8004214:	e9c7 2300 	strd	r2, r3, [r7]
  return HAL_SD_ERROR_NONE;
 8004218:	e7ad      	b.n	8004176 <SD_FindSCR.constprop.0+0x22>
      return HAL_SD_ERROR_TIMEOUT;
 800421a:	f04f 4400 	mov.w	r4, #2147483648	@ 0x80000000
 800421e:	e7aa      	b.n	8004176 <SD_FindSCR.constprop.0+0x22>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8004220:	2402      	movs	r4, #2
 8004222:	6384      	str	r4, [r0, #56]	@ 0x38
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8004224:	e7a7      	b.n	8004176 <SD_FindSCR.constprop.0+0x22>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8004226:	2408      	movs	r4, #8
 8004228:	6384      	str	r4, [r0, #56]	@ 0x38
    return HAL_SD_ERROR_DATA_TIMEOUT;
 800422a:	e7a4      	b.n	8004176 <SD_FindSCR.constprop.0+0x22>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 800422c:	2420      	movs	r4, #32
 800422e:	6384      	str	r4, [r0, #56]	@ 0x38
    return HAL_SD_ERROR_RX_OVERRUN;
 8004230:	e7a1      	b.n	8004176 <SD_FindSCR.constprop.0+0x22>
 8004232:	bf00      	nop

08004234 <HAL_SD_ReadBlocks_DMA>:
{
 8004234:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004238:	4604      	mov	r4, r0
 800423a:	b087      	sub	sp, #28
  if(NULL == pData)
 800423c:	2900      	cmp	r1, #0
 800423e:	d07f      	beq.n	8004340 <HAL_SD_ReadBlocks_DMA+0x10c>
  if(hsd->State == HAL_SD_STATE_READY)
 8004240:	f890 0034 	ldrb.w	r0, [r0, #52]	@ 0x34
 8004244:	2801      	cmp	r0, #1
 8004246:	fa5f f880 	uxtb.w	r8, r0
 800424a:	d166      	bne.n	800431a <HAL_SD_ReadBlocks_DMA+0xe6>
 800424c:	461e      	mov	r6, r3
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800424e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004250:	4617      	mov	r7, r2
 8004252:	4432      	add	r2, r6
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004254:	2500      	movs	r5, #0
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8004256:	429a      	cmp	r2, r3
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004258:	63a5      	str	r5, [r4, #56]	@ 0x38
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800425a:	d908      	bls.n	800426e <HAL_SD_ReadBlocks_DMA+0x3a>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800425c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800425e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004262:	63a3      	str	r3, [r4, #56]	@ 0x38
    return HAL_ERROR;
 8004264:	2501      	movs	r5, #1
}
 8004266:	4628      	mov	r0, r5
 8004268:	b007      	add	sp, #28
 800426a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800426e:	460a      	mov	r2, r1
    hsd->Instance->DCTRL = 0U;
 8004270:	6821      	ldr	r1, [r4, #0]
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8004272:	6c20      	ldr	r0, [r4, #64]	@ 0x40
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8004274:	f8df c0ec 	ldr.w	ip, [pc, #236]	@ 8004364 <HAL_SD_ReadBlocks_DMA+0x130>
    hsd->State = HAL_SD_STATE_BUSY;
 8004278:	2303      	movs	r3, #3
 800427a:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    hsd->Instance->DCTRL = 0U;
 800427e:	62cd      	str	r5, [r1, #44]	@ 0x2c
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 8004280:	6bcb      	ldr	r3, [r1, #60]	@ 0x3c
 8004282:	f443 734a 	orr.w	r3, r3, #808	@ 0x328
 8004286:	f043 0302 	orr.w	r3, r3, #2
 800428a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    hsd->hdmarx->XferAbortCallback = NULL;
 800428c:	6505      	str	r5, [r0, #80]	@ 0x50
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 800428e:	6085      	str	r5, [r0, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 8004290:	6805      	ldr	r5, [r0, #0]
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8004292:	4b31      	ldr	r3, [pc, #196]	@ (8004358 <HAL_SD_ReadBlocks_DMA+0x124>)
 8004294:	63c3      	str	r3, [r0, #60]	@ 0x3c
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 8004296:	682b      	ldr	r3, [r5, #0]
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8004298:	f8c0 c04c 	str.w	ip, [r0, #76]	@ 0x4c
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 800429c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80042a0:	ea4f 2946 	mov.w	r9, r6, lsl #9
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 80042a4:	602b      	str	r3, [r5, #0]
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80042a6:	3180      	adds	r1, #128	@ 0x80
 80042a8:	ea4f 0399 	mov.w	r3, r9, lsr #2
 80042ac:	f7fe fc52 	bl	8002b54 <HAL_DMA_Start_IT>
 80042b0:	4605      	mov	r5, r0
 80042b2:	2800      	cmp	r0, #0
 80042b4:	d136      	bne.n	8004324 <HAL_SD_ReadBlocks_DMA+0xf0>
      __HAL_SD_DMA_ENABLE(hsd);
 80042b6:	4b29      	ldr	r3, [pc, #164]	@ (800435c <HAL_SD_ReadBlocks_DMA+0x128>)
      (void)SDIO_ConfigData(hsd->Instance, &config);
 80042b8:	6820      	ldr	r0, [r4, #0]
      __HAL_SD_DMA_ENABLE(hsd);
 80042ba:	f8c3 858c 	str.w	r8, [r3, #1420]	@ 0x58c
      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80042be:	6c63      	ldr	r3, [r4, #68]	@ 0x44
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 80042c0:	f8cd 9004 	str.w	r9, [sp, #4]
      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80042c4:	2b01      	cmp	r3, #1
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80042c6:	f04f 0290 	mov.w	r2, #144	@ 0x90
 80042ca:	f04f 0302 	mov.w	r3, #2
 80042ce:	e9cd 2302 	strd	r2, r3, [sp, #8]
      config.DPSM          = SDIO_DPSM_ENABLE;
 80042d2:	f04f 0100 	mov.w	r1, #0
 80042d6:	f04f 0301 	mov.w	r3, #1
 80042da:	e9cd 1304 	strd	r1, r3, [sp, #16]
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80042de:	f04f 33ff 	mov.w	r3, #4294967295
      (void)SDIO_ConfigData(hsd->Instance, &config);
 80042e2:	4669      	mov	r1, sp
        add *= 512U;
 80042e4:	bf18      	it	ne
 80042e6:	027f      	lslne	r7, r7, #9
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80042e8:	9300      	str	r3, [sp, #0]
      (void)SDIO_ConfigData(hsd->Instance, &config);
 80042ea:	f001 fdf1 	bl	8005ed0 <SDIO_ConfigData>
      if(NumberOfBlocks > 1U)
 80042ee:	2e01      	cmp	r6, #1
 80042f0:	d92b      	bls.n	800434a <HAL_SD_ReadBlocks_DMA+0x116>
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 80042f2:	2382      	movs	r3, #130	@ 0x82
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 80042f4:	6820      	ldr	r0, [r4, #0]
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 80042f6:	6323      	str	r3, [r4, #48]	@ 0x30
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 80042f8:	4639      	mov	r1, r7
 80042fa:	f001 ff31 	bl	8006160 <SDMMC_CmdReadMultiBlock>
      if(errorstate != HAL_SD_ERROR_NONE)
 80042fe:	2800      	cmp	r0, #0
 8004300:	d0b1      	beq.n	8004266 <HAL_SD_ReadBlocks_DMA+0x32>
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004302:	6823      	ldr	r3, [r4, #0]
 8004304:	4a16      	ldr	r2, [pc, #88]	@ (8004360 <HAL_SD_ReadBlocks_DMA+0x12c>)
 8004306:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 8004308:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 800430a:	2101      	movs	r1, #1
        hsd->ErrorCode |= errorstate;
 800430c:	4303      	orrs	r3, r0
        hsd->Context = SD_CONTEXT_NONE;
 800430e:	2200      	movs	r2, #0
        hsd->ErrorCode |= errorstate;
 8004310:	63a3      	str	r3, [r4, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8004312:	f884 1034 	strb.w	r1, [r4, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8004316:	6322      	str	r2, [r4, #48]	@ 0x30
        return HAL_ERROR;
 8004318:	e7a4      	b.n	8004264 <HAL_SD_ReadBlocks_DMA+0x30>
    return HAL_BUSY;
 800431a:	2502      	movs	r5, #2
}
 800431c:	4628      	mov	r0, r5
 800431e:	b007      	add	sp, #28
 8004320:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8004324:	6823      	ldr	r3, [r4, #0]
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004326:	490e      	ldr	r1, [pc, #56]	@ (8004360 <HAL_SD_ReadBlocks_DMA+0x12c>)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8004328:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800432a:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 800432e:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004330:	6399      	str	r1, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8004332:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8004334:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004338:	63a3      	str	r3, [r4, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800433a:	f884 8034 	strb.w	r8, [r4, #52]	@ 0x34
      return HAL_ERROR;
 800433e:	e791      	b.n	8004264 <HAL_SD_ReadBlocks_DMA+0x30>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004340:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8004342:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004346:	6383      	str	r3, [r0, #56]	@ 0x38
    return HAL_ERROR;
 8004348:	e78c      	b.n	8004264 <HAL_SD_ReadBlocks_DMA+0x30>
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800434a:	2381      	movs	r3, #129	@ 0x81
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800434c:	6820      	ldr	r0, [r4, #0]
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800434e:	6323      	str	r3, [r4, #48]	@ 0x30
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8004350:	4639      	mov	r1, r7
 8004352:	f001 fe6b 	bl	800602c <SDMMC_CmdReadSingleBlock>
 8004356:	e7d2      	b.n	80042fe <HAL_SD_ReadBlocks_DMA+0xca>
 8004358:	08004499 	.word	0x08004499
 800435c:	42258000 	.word	0x42258000
 8004360:	004005ff 	.word	0x004005ff
 8004364:	080044e1 	.word	0x080044e1

08004368 <HAL_SD_WriteBlocks_DMA>:
{
 8004368:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800436c:	4604      	mov	r4, r0
 800436e:	b086      	sub	sp, #24
  if(NULL == pData)
 8004370:	2900      	cmp	r1, #0
 8004372:	d06d      	beq.n	8004450 <HAL_SD_WriteBlocks_DMA+0xe8>
  if(hsd->State == HAL_SD_STATE_READY)
 8004374:	461d      	mov	r5, r3
 8004376:	f890 3034 	ldrb.w	r3, [r0, #52]	@ 0x34
 800437a:	2b01      	cmp	r3, #1
 800437c:	d130      	bne.n	80043e0 <HAL_SD_WriteBlocks_DMA+0x78>
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800437e:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 8004380:	460e      	mov	r6, r1
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004382:	2100      	movs	r1, #0
 8004384:	6381      	str	r1, [r0, #56]	@ 0x38
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8004386:	1950      	adds	r0, r2, r5
 8004388:	4298      	cmp	r0, r3
 800438a:	d82e      	bhi.n	80043ea <HAL_SD_WriteBlocks_DMA+0x82>
    hsd->Instance->DCTRL = 0U;
 800438c:	6820      	ldr	r0, [r4, #0]
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800438e:	4f3d      	ldr	r7, [pc, #244]	@ (8004484 <HAL_SD_WriteBlocks_DMA+0x11c>)
    hsd->State = HAL_SD_STATE_BUSY;
 8004390:	2303      	movs	r3, #3
 8004392:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    hsd->Instance->DCTRL = 0U;
 8004396:	62c1      	str	r1, [r0, #44]	@ 0x2c
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8004398:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800439a:	f443 7306 	orr.w	r3, r3, #536	@ 0x218
 800439e:	f043 0302 	orr.w	r3, r3, #2
 80043a2:	63c3      	str	r3, [r0, #60]	@ 0x3c
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 80043a4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
    hsd->hdmatx->XferAbortCallback = NULL;
 80043a6:	6519      	str	r1, [r3, #80]	@ 0x50
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80043a8:	6c61      	ldr	r1, [r4, #68]	@ 0x44
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 80043aa:	63df      	str	r7, [r3, #60]	@ 0x3c
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80043ac:	2901      	cmp	r1, #1
      add *= 512U;
 80043ae:	bf18      	it	ne
 80043b0:	0252      	lslne	r2, r2, #9
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 80043b2:	4f35      	ldr	r7, [pc, #212]	@ (8004488 <HAL_SD_WriteBlocks_DMA+0x120>)
 80043b4:	64df      	str	r7, [r3, #76]	@ 0x4c
    if(NumberOfBlocks > 1U)
 80043b6:	2d01      	cmp	r5, #1
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80043b8:	4611      	mov	r1, r2
    if(NumberOfBlocks > 1U)
 80043ba:	d94e      	bls.n	800445a <HAL_SD_WriteBlocks_DMA+0xf2>
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 80043bc:	23a0      	movs	r3, #160	@ 0xa0
 80043be:	6323      	str	r3, [r4, #48]	@ 0x30
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80043c0:	f002 f800 	bl	80063c4 <SDMMC_CmdWriteMultiBlock>
 80043c4:	4607      	mov	r7, r0
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80043c6:	6822      	ldr	r2, [r4, #0]
    if(errorstate != HAL_SD_ERROR_NONE)
 80043c8:	b1c7      	cbz	r7, 80043fc <HAL_SD_WriteBlocks_DMA+0x94>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80043ca:	4b30      	ldr	r3, [pc, #192]	@ (800448c <HAL_SD_WriteBlocks_DMA+0x124>)
 80043cc:	6393      	str	r3, [r2, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 80043ce:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80043d0:	2101      	movs	r1, #1
      hsd->ErrorCode |= errorstate;
 80043d2:	433b      	orrs	r3, r7
      hsd->Context = SD_CONTEXT_NONE;
 80043d4:	2200      	movs	r2, #0
      hsd->ErrorCode |= errorstate;
 80043d6:	63a3      	str	r3, [r4, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80043d8:	f884 1034 	strb.w	r1, [r4, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80043dc:	6322      	str	r2, [r4, #48]	@ 0x30
      return HAL_ERROR;
 80043de:	e008      	b.n	80043f2 <HAL_SD_WriteBlocks_DMA+0x8a>
    return HAL_BUSY;
 80043e0:	2602      	movs	r6, #2
}
 80043e2:	4630      	mov	r0, r6
 80043e4:	b006      	add	sp, #24
 80043e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80043ea:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80043ec:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80043f0:	63a3      	str	r3, [r4, #56]	@ 0x38
    return HAL_ERROR;
 80043f2:	2601      	movs	r6, #1
}
 80043f4:	4630      	mov	r0, r6
 80043f6:	b006      	add	sp, #24
 80043f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 80043fc:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
    __HAL_SD_DMA_ENABLE(hsd);
 80043fe:	4b24      	ldr	r3, [pc, #144]	@ (8004490 <HAL_SD_WriteBlocks_DMA+0x128>)
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8004400:	4631      	mov	r1, r6
    __HAL_SD_DMA_ENABLE(hsd);
 8004402:	f04f 0801 	mov.w	r8, #1
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 8004406:	6806      	ldr	r6, [r0, #0]
    __HAL_SD_DMA_ENABLE(hsd);
 8004408:	f8c3 858c 	str.w	r8, [r3, #1420]	@ 0x58c
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 800440c:	6833      	ldr	r3, [r6, #0]
 800440e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004412:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004416:	f04f 0c40 	mov.w	ip, #64	@ 0x40
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800441a:	026d      	lsls	r5, r5, #9
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 800441c:	f8c0 c008 	str.w	ip, [r0, #8]
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8004420:	3280      	adds	r2, #128	@ 0x80
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 8004422:	6033      	str	r3, [r6, #0]
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8004424:	08ab      	lsrs	r3, r5, #2
 8004426:	f7fe fb95 	bl	8002b54 <HAL_DMA_Start_IT>
 800442a:	4606      	mov	r6, r0
 800442c:	b1d8      	cbz	r0, 8004466 <HAL_SD_WriteBlocks_DMA+0xfe>
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 800442e:	6822      	ldr	r2, [r4, #0]
 8004430:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 8004432:	f423 7306 	bic.w	r3, r3, #536	@ 0x218
 8004436:	f023 0302 	bic.w	r3, r3, #2
 800443a:	63d3      	str	r3, [r2, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800443c:	4b13      	ldr	r3, [pc, #76]	@ (800448c <HAL_SD_WriteBlocks_DMA+0x124>)
 800443e:	6393      	str	r3, [r2, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8004440:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8004442:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004446:	63a3      	str	r3, [r4, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004448:	f884 8034 	strb.w	r8, [r4, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800444c:	6327      	str	r7, [r4, #48]	@ 0x30
      return HAL_ERROR;
 800444e:	e7d0      	b.n	80043f2 <HAL_SD_WriteBlocks_DMA+0x8a>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004450:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8004452:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004456:	6383      	str	r3, [r0, #56]	@ 0x38
    return HAL_ERROR;
 8004458:	e7cb      	b.n	80043f2 <HAL_SD_WriteBlocks_DMA+0x8a>
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800445a:	2390      	movs	r3, #144	@ 0x90
 800445c:	6323      	str	r3, [r4, #48]	@ 0x30
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800445e:	f001 ff19 	bl	8006294 <SDMMC_CmdWriteSingleBlock>
 8004462:	4607      	mov	r7, r0
 8004464:	e7af      	b.n	80043c6 <HAL_SD_WriteBlocks_DMA+0x5e>
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8004466:	2390      	movs	r3, #144	@ 0x90
 8004468:	9302      	str	r3, [sp, #8]
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800446a:	6820      	ldr	r0, [r4, #0]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800446c:	9501      	str	r5, [sp, #4]
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800446e:	f04f 33ff 	mov.w	r3, #4294967295
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8004472:	4669      	mov	r1, sp
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8004474:	e9cd 7703 	strd	r7, r7, [sp, #12]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8004478:	f8cd 8014 	str.w	r8, [sp, #20]
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800447c:	9300      	str	r3, [sp, #0]
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800447e:	f001 fd27 	bl	8005ed0 <SDIO_ConfigData>
      return HAL_OK;
 8004482:	e7ae      	b.n	80043e2 <HAL_SD_WriteBlocks_DMA+0x7a>
 8004484:	08004145 	.word	0x08004145
 8004488:	080044e1 	.word	0x080044e1
 800448c:	004005ff 	.word	0x004005ff
 8004490:	42258000 	.word	0x42258000

08004494 <HAL_SD_ErrorCallback>:
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
 8004494:	4770      	bx	lr
 8004496:	bf00      	nop

08004498 <SD_DMAReceiveCplt>:
{
 8004498:	b510      	push	{r4, lr}
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800449a:	6b84      	ldr	r4, [r0, #56]	@ 0x38
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800449c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800449e:	6820      	ldr	r0, [r4, #0]
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 80044a0:	2b82      	cmp	r3, #130	@ 0x82
 80044a2:	d00f      	beq.n	80044c4 <SD_DMAReceiveCplt+0x2c>
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 80044a4:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 80044a6:	f023 0308 	bic.w	r3, r3, #8
 80044aa:	62c3      	str	r3, [r0, #44]	@ 0x2c
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80044ac:	f240 513a 	movw	r1, #1338	@ 0x53a
  hsd->State = HAL_SD_STATE_READY;
 80044b0:	2201      	movs	r2, #1
  hsd->Context = SD_CONTEXT_NONE;
 80044b2:	2300      	movs	r3, #0
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80044b4:	6381      	str	r1, [r0, #56]	@ 0x38
  hsd->State = HAL_SD_STATE_READY;
 80044b6:	f884 2034 	strb.w	r2, [r4, #52]	@ 0x34
  HAL_SD_RxCpltCallback(hsd);
 80044ba:	4620      	mov	r0, r4
  hsd->Context = SD_CONTEXT_NONE;
 80044bc:	6323      	str	r3, [r4, #48]	@ 0x30
  HAL_SD_RxCpltCallback(hsd);
 80044be:	f002 fd4f 	bl	8006f60 <HAL_SD_RxCpltCallback>
}
 80044c2:	bd10      	pop	{r4, pc}
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80044c4:	f002 f818 	bl	80064f8 <SDMMC_CmdStopTransfer>
    if(errorstate != HAL_SD_ERROR_NONE)
 80044c8:	4603      	mov	r3, r0
 80044ca:	b908      	cbnz	r0, 80044d0 <SD_DMAReceiveCplt+0x38>
 80044cc:	6820      	ldr	r0, [r4, #0]
 80044ce:	e7e9      	b.n	80044a4 <SD_DMAReceiveCplt+0xc>
      hsd->ErrorCode |= errorstate;
 80044d0:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80044d2:	4313      	orrs	r3, r2
      HAL_SD_ErrorCallback(hsd);
 80044d4:	4620      	mov	r0, r4
      hsd->ErrorCode |= errorstate;
 80044d6:	63a3      	str	r3, [r4, #56]	@ 0x38
      HAL_SD_ErrorCallback(hsd);
 80044d8:	f7ff ffdc 	bl	8004494 <HAL_SD_ErrorCallback>
 80044dc:	e7f6      	b.n	80044cc <SD_DMAReceiveCplt+0x34>
 80044de:	bf00      	nop

080044e0 <SD_DMAError>:
{
 80044e0:	b510      	push	{r4, lr}
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80044e2:	6b84      	ldr	r4, [r0, #56]	@ 0x38
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 80044e4:	f7fe fc5a 	bl	8002d9c <HAL_DMA_GetError>
 80044e8:	2802      	cmp	r0, #2
 80044ea:	d00a      	beq.n	8004502 <SD_DMAError+0x22>
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 80044ec:	e9d4 230f 	ldrd	r2, r3, [r4, #60]	@ 0x3c
    RxErrorCode = hsd->hdmarx->ErrorCode;
 80044f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 80044f2:	6d52      	ldr	r2, [r2, #84]	@ 0x54
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 80044f4:	2b01      	cmp	r3, #1
 80044f6:	d005      	beq.n	8004504 <SD_DMAError+0x24>
 80044f8:	2a01      	cmp	r2, #1
 80044fa:	d003      	beq.n	8004504 <SD_DMAError+0x24>
    HAL_SD_ErrorCallback(hsd);
 80044fc:	4620      	mov	r0, r4
 80044fe:	f7ff ffc9 	bl	8004494 <HAL_SD_ErrorCallback>
}
 8004502:	bd10      	pop	{r4, pc}
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004504:	6820      	ldr	r0, [r4, #0]
 8004506:	4b15      	ldr	r3, [pc, #84]	@ (800455c <SD_DMAError+0x7c>)
 8004508:	6383      	str	r3, [r0, #56]	@ 0x38
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800450a:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800450c:	6d21      	ldr	r1, [r4, #80]	@ 0x50
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800450e:	f423 739d 	bic.w	r3, r3, #314	@ 0x13a
 8004512:	63c3      	str	r3, [r0, #60]	@ 0x3c
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8004514:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8004516:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800451a:	0409      	lsls	r1, r1, #16
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800451c:	63a3      	str	r3, [r4, #56]	@ 0x38
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800451e:	f002 fc41 	bl	8006da4 <SDMMC_CmdSendStatus>
  if(errorstate != HAL_SD_ERROR_NONE)
 8004522:	4601      	mov	r1, r0
 8004524:	b158      	cbz	r0, 800453e <SD_DMAError+0x5e>
    hsd->ErrorCode |= errorstate;
 8004526:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8004528:	4303      	orrs	r3, r0
 800452a:	63a3      	str	r3, [r4, #56]	@ 0x38
      hsd->State= HAL_SD_STATE_READY;
 800452c:	2201      	movs	r2, #1
      hsd->Context = SD_CONTEXT_NONE;
 800452e:	2300      	movs	r3, #0
      hsd->State= HAL_SD_STATE_READY;
 8004530:	f884 2034 	strb.w	r2, [r4, #52]	@ 0x34
    HAL_SD_ErrorCallback(hsd);
 8004534:	4620      	mov	r0, r4
      hsd->Context = SD_CONTEXT_NONE;
 8004536:	6323      	str	r3, [r4, #48]	@ 0x30
    HAL_SD_ErrorCallback(hsd);
 8004538:	f7ff ffac 	bl	8004494 <HAL_SD_ErrorCallback>
 800453c:	e7e1      	b.n	8004502 <SD_DMAError+0x22>
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800453e:	6820      	ldr	r0, [r4, #0]
 8004540:	f001 fcc2 	bl	8005ec8 <SDIO_GetResponse>
  cardstate = ((resp1 >> 9U) & 0x0FU);
 8004544:	f3c0 2043 	ubfx	r0, r0, #9, #4
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8004548:	3805      	subs	r0, #5
 800454a:	2801      	cmp	r0, #1
 800454c:	d8ee      	bhi.n	800452c <SD_DMAError+0x4c>
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800454e:	6820      	ldr	r0, [r4, #0]
 8004550:	f001 ffd2 	bl	80064f8 <SDMMC_CmdStopTransfer>
 8004554:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8004556:	4303      	orrs	r3, r0
 8004558:	63a3      	str	r3, [r4, #56]	@ 0x38
 800455a:	e7e7      	b.n	800452c <SD_DMAError+0x4c>
 800455c:	004005ff 	.word	0x004005ff

08004560 <SD_DMATxAbort>:
{
 8004560:	b538      	push	{r3, r4, r5, lr}
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004562:	6b84      	ldr	r4, [r0, #56]	@ 0x38
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004564:	6d21      	ldr	r1, [r4, #80]	@ 0x50
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004566:	6820      	ldr	r0, [r4, #0]
 8004568:	f240 533a 	movw	r3, #1338	@ 0x53a
 800456c:	6383      	str	r3, [r0, #56]	@ 0x38
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800456e:	0409      	lsls	r1, r1, #16
 8004570:	f002 fc18 	bl	8006da4 <SDMMC_CmdSendStatus>
  if(errorstate != HAL_SD_ERROR_NONE)
 8004574:	4605      	mov	r5, r0
 8004576:	b180      	cbz	r0, 800459a <SD_DMATxAbort+0x3a>
    hsd->ErrorCode |= errorstate;
 8004578:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
  hsd->State = HAL_SD_STATE_READY;
 800457a:	2101      	movs	r1, #1
    hsd->ErrorCode |= errorstate;
 800457c:	4303      	orrs	r3, r0
  hsd->Context = SD_CONTEXT_NONE;
 800457e:	2200      	movs	r2, #0
    hsd->ErrorCode |= errorstate;
 8004580:	63a3      	str	r3, [r4, #56]	@ 0x38
  hsd->State = HAL_SD_STATE_READY;
 8004582:	f884 1034 	strb.w	r1, [r4, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8004586:	6322      	str	r2, [r4, #48]	@ 0x30
  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8004588:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
    HAL_SD_AbortCallback(hsd);
 800458a:	4620      	mov	r0, r4
  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800458c:	b913      	cbnz	r3, 8004594 <SD_DMATxAbort+0x34>
    HAL_SD_AbortCallback(hsd);
 800458e:	f002 fcdf 	bl	8006f50 <HAL_SD_AbortCallback>
}
 8004592:	bd38      	pop	{r3, r4, r5, pc}
    HAL_SD_ErrorCallback(hsd);
 8004594:	f7ff ff7e 	bl	8004494 <HAL_SD_ErrorCallback>
}
 8004598:	bd38      	pop	{r3, r4, r5, pc}
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800459a:	6820      	ldr	r0, [r4, #0]
 800459c:	4629      	mov	r1, r5
 800459e:	f001 fc93 	bl	8005ec8 <SDIO_GetResponse>
  cardstate = ((resp1 >> 9U) & 0x0FU);
 80045a2:	f3c0 2043 	ubfx	r0, r0, #9, #4
  hsd->State = HAL_SD_STATE_READY;
 80045a6:	2301      	movs	r3, #1
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80045a8:	3805      	subs	r0, #5
 80045aa:	4298      	cmp	r0, r3
  hsd->State = HAL_SD_STATE_READY;
 80045ac:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80045b0:	6325      	str	r5, [r4, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80045b2:	d8e9      	bhi.n	8004588 <SD_DMATxAbort+0x28>
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80045b4:	6820      	ldr	r0, [r4, #0]
 80045b6:	f001 ff9f 	bl	80064f8 <SDMMC_CmdStopTransfer>
 80045ba:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80045bc:	4303      	orrs	r3, r0
 80045be:	63a3      	str	r3, [r4, #56]	@ 0x38
 80045c0:	e7e2      	b.n	8004588 <SD_DMATxAbort+0x28>
 80045c2:	bf00      	nop

080045c4 <HAL_SD_IRQHandler>:
{
 80045c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80045c8:	4604      	mov	r4, r0
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80045ca:	6800      	ldr	r0, [r0, #0]
  uint32_t context = hsd->Context;
 80045cc:	6b25      	ldr	r5, [r4, #48]	@ 0x30
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80045ce:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80045d0:	041a      	lsls	r2, r3, #16
{
 80045d2:	b082      	sub	sp, #8
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80045d4:	d51d      	bpl.n	8004612 <HAL_SD_IRQHandler+0x4e>
 80045d6:	072b      	lsls	r3, r5, #28
 80045d8:	f100 80c0 	bmi.w	800475c <HAL_SD_IRQHandler+0x198>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 80045dc:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80045de:	05db      	lsls	r3, r3, #23
 80045e0:	d56b      	bpl.n	80046ba <HAL_SD_IRQHandler+0xf6>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 80045e2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80045e6:	6383      	str	r3, [r0, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80045e8:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 80045ea:	f423 4343 	bic.w	r3, r3, #49920	@ 0xc300
 80045ee:	f023 033a 	bic.w	r3, r3, #58	@ 0x3a
 80045f2:	63c3      	str	r3, [r0, #60]	@ 0x3c
    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 80045f4:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 80045f6:	f023 0301 	bic.w	r3, r3, #1
 80045fa:	62c3      	str	r3, [r0, #44]	@ 0x2c
    else if((context & SD_CONTEXT_DMA) != 0U)
 80045fc:	0629      	lsls	r1, r5, #24
 80045fe:	d505      	bpl.n	800460c <HAL_SD_IRQHandler+0x48>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8004600:	06aa      	lsls	r2, r5, #26
 8004602:	f100 80ec 	bmi.w	80047de <HAL_SD_IRQHandler+0x21a>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8004606:	07ab      	lsls	r3, r5, #30
 8004608:	f000 80bb 	beq.w	8004782 <HAL_SD_IRQHandler+0x1be>
}
 800460c:	b002      	add	sp, #8
 800460e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8004612:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8004614:	05df      	lsls	r7, r3, #23
 8004616:	d523      	bpl.n	8004660 <HAL_SD_IRQHandler+0x9c>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8004618:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800461c:	6383      	str	r3, [r0, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800461e:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8004620:	f423 4343 	bic.w	r3, r3, #49920	@ 0xc300
 8004624:	f023 033a 	bic.w	r3, r3, #58	@ 0x3a
 8004628:	63c3      	str	r3, [r0, #60]	@ 0x3c
    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 800462a:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    if((context & SD_CONTEXT_IT) != 0U)
 800462c:	072e      	lsls	r6, r5, #28
    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 800462e:	f023 0301 	bic.w	r3, r3, #1
 8004632:	62c3      	str	r3, [r0, #44]	@ 0x2c
    if((context & SD_CONTEXT_IT) != 0U)
 8004634:	d5e2      	bpl.n	80045fc <HAL_SD_IRQHandler+0x38>
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8004636:	f015 0f22 	tst.w	r5, #34	@ 0x22
 800463a:	f040 80b0 	bne.w	800479e <HAL_SD_IRQHandler+0x1da>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800463e:	f240 533a 	movw	r3, #1338	@ 0x53a
 8004642:	6383      	str	r3, [r0, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004644:	2201      	movs	r2, #1
      hsd->Context = SD_CONTEXT_NONE;
 8004646:	2300      	movs	r3, #0
      hsd->State = HAL_SD_STATE_READY;
 8004648:	f884 2034 	strb.w	r2, [r4, #52]	@ 0x34
        HAL_SD_RxCpltCallback(hsd);
 800464c:	4620      	mov	r0, r4
      hsd->Context = SD_CONTEXT_NONE;
 800464e:	6323      	str	r3, [r4, #48]	@ 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8004650:	07ac      	lsls	r4, r5, #30
 8004652:	f000 809f 	beq.w	8004794 <HAL_SD_IRQHandler+0x1d0>
        HAL_SD_RxCpltCallback(hsd);
 8004656:	f002 fc83 	bl	8006f60 <HAL_SD_RxCpltCallback>
}
 800465a:	b002      	add	sp, #8
 800465c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8004660:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8004662:	045f      	lsls	r7, r3, #17
 8004664:	d52a      	bpl.n	80046bc <HAL_SD_IRQHandler+0xf8>
 8004666:	072e      	lsls	r6, r5, #28
 8004668:	d528      	bpl.n	80046bc <HAL_SD_IRQHandler+0xf8>
{
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
  dataremaining = hsd->TxXferSize;
 800466a:	6a66      	ldr	r6, [r4, #36]	@ 0x24

  if (dataremaining > 0U)
 800466c:	2e00      	cmp	r6, #0
 800466e:	d0cd      	beq.n	800460c <HAL_SD_IRQHandler+0x48>
  tmp = hsd->pTxBuffPtr;
 8004670:	6a27      	ldr	r7, [r4, #32]
 8004672:	f107 0804 	add.w	r8, r7, #4
 8004676:	f107 0524 	add.w	r5, r7, #36	@ 0x24
 800467a:	e000      	b.n	800467e <HAL_SD_IRQHandler+0xba>
      tmp++;
      dataremaining--;
      data |= ((uint32_t)(*tmp) << 24U);
      tmp++;
      dataremaining--;
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 800467c:	6820      	ldr	r0, [r4, #0]
      data = (uint32_t)(*tmp);
 800467e:	f818 3c04 	ldrb.w	r3, [r8, #-4]
 8004682:	9301      	str	r3, [sp, #4]
      data |= ((uint32_t)(*tmp) << 8U);
 8004684:	f818 2c03 	ldrb.w	r2, [r8, #-3]
 8004688:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800468c:	9301      	str	r3, [sp, #4]
      data |= ((uint32_t)(*tmp) << 16U);
 800468e:	f818 2c02 	ldrb.w	r2, [r8, #-2]
 8004692:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004696:	9301      	str	r3, [sp, #4]
      data |= ((uint32_t)(*tmp) << 24U);
 8004698:	f818 2c01 	ldrb.w	r2, [r8, #-1]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 800469c:	a901      	add	r1, sp, #4
      data |= ((uint32_t)(*tmp) << 24U);
 800469e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
    for(count = 0U; count < 8U; count++)
 80046a2:	f108 0804 	add.w	r8, r8, #4
      data |= ((uint32_t)(*tmp) << 24U);
 80046a6:	9301      	str	r3, [sp, #4]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 80046a8:	f001 fc00 	bl	8005eac <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 80046ac:	45a8      	cmp	r8, r5
 80046ae:	d1e5      	bne.n	800467c <HAL_SD_IRQHandler+0xb8>
    }

    hsd->pTxBuffPtr = tmp;
 80046b0:	3720      	adds	r7, #32
    hsd->TxXferSize = dataremaining;
 80046b2:	3e20      	subs	r6, #32
 80046b4:	e9c4 7608 	strd	r7, r6, [r4, #32]
  }
}
 80046b8:	e7a8      	b.n	800460c <HAL_SD_IRQHandler+0x48>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80046ba:	6b43      	ldr	r3, [r0, #52]	@ 0x34
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 80046bc:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 80046be:	f240 233a 	movw	r3, #570	@ 0x23a
 80046c2:	421a      	tst	r2, r3
 80046c4:	d0a2      	beq.n	800460c <HAL_SD_IRQHandler+0x48>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 80046c6:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80046c8:	0799      	lsls	r1, r3, #30
 80046ca:	d503      	bpl.n	80046d4 <HAL_SD_IRQHandler+0x110>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80046cc:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80046ce:	f043 0302 	orr.w	r3, r3, #2
 80046d2:	63a3      	str	r3, [r4, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 80046d4:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80046d6:	071a      	lsls	r2, r3, #28
 80046d8:	d503      	bpl.n	80046e2 <HAL_SD_IRQHandler+0x11e>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80046da:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80046dc:	f043 0308 	orr.w	r3, r3, #8
 80046e0:	63a3      	str	r3, [r4, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 80046e2:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80046e4:	069b      	lsls	r3, r3, #26
 80046e6:	d503      	bpl.n	80046f0 <HAL_SD_IRQHandler+0x12c>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80046e8:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80046ea:	f043 0320 	orr.w	r3, r3, #32
 80046ee:	63a3      	str	r3, [r4, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 80046f0:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80046f2:	06df      	lsls	r7, r3, #27
 80046f4:	d503      	bpl.n	80046fe <HAL_SD_IRQHandler+0x13a>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80046f6:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80046f8:	f043 0310 	orr.w	r3, r3, #16
 80046fc:	63a3      	str	r3, [r4, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 80046fe:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8004700:	059e      	lsls	r6, r3, #22
 8004702:	d503      	bpl.n	800470c <HAL_SD_IRQHandler+0x148>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8004704:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8004706:	f043 0308 	orr.w	r3, r3, #8
 800470a:	63a3      	str	r3, [r4, #56]	@ 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 800470c:	f240 733a 	movw	r3, #1850	@ 0x73a
 8004710:	6383      	str	r3, [r0, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8004712:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8004714:	f423 734e 	bic.w	r3, r3, #824	@ 0x338
 8004718:	f023 0302 	bic.w	r3, r3, #2
 800471c:	63c3      	str	r3, [r0, #60]	@ 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800471e:	f001 feeb 	bl	80064f8 <SDMMC_CmdStopTransfer>
 8004722:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8004724:	0729      	lsls	r1, r5, #28
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004726:	ea43 0300 	orr.w	r3, r3, r0
 800472a:	63a3      	str	r3, [r4, #56]	@ 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 800472c:	d43d      	bmi.n	80047aa <HAL_SD_IRQHandler+0x1e6>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800472e:	062a      	lsls	r2, r5, #24
 8004730:	f57f af6c 	bpl.w	800460c <HAL_SD_IRQHandler+0x48>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8004734:	f015 0f30 	tst.w	r5, #48	@ 0x30
 8004738:	d147      	bne.n	80047ca <HAL_SD_IRQHandler+0x206>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800473a:	f015 0503 	ands.w	r5, r5, #3
 800473e:	d05b      	beq.n	80047f8 <HAL_SD_IRQHandler+0x234>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8004740:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 8004742:	4b32      	ldr	r3, [pc, #200]	@ (800480c <HAL_SD_IRQHandler+0x248>)
 8004744:	6503      	str	r3, [r0, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8004746:	f7fe fa41 	bl	8002bcc <HAL_DMA_Abort_IT>
 800474a:	2800      	cmp	r0, #0
 800474c:	f43f af5e 	beq.w	800460c <HAL_SD_IRQHandler+0x48>
          SD_DMARxAbort(hsd->hdmarx);
 8004750:	6c20      	ldr	r0, [r4, #64]	@ 0x40
}
 8004752:	b002      	add	sp, #8
 8004754:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
          SD_DMARxAbort(hsd->hdmarx);
 8004758:	f7ff bf02 	b.w	8004560 <SD_DMATxAbort>
  tmp = hsd->pRxBuffPtr;
 800475c:	e9d4 570a 	ldrd	r5, r7, [r4, #40]	@ 0x28
  if (dataremaining > 0U)
 8004760:	2f00      	cmp	r7, #0
 8004762:	f43f af53 	beq.w	800460c <HAL_SD_IRQHandler+0x48>
 8004766:	f105 0620 	add.w	r6, r5, #32
 800476a:	e000      	b.n	800476e <HAL_SD_IRQHandler+0x1aa>
      data = SDIO_ReadFIFO(hsd->Instance);
 800476c:	6820      	ldr	r0, [r4, #0]
 800476e:	f001 fb99 	bl	8005ea4 <SDIO_ReadFIFO>
      *tmp = (uint8_t)(data & 0xFFU);
 8004772:	f845 0b04 	str.w	r0, [r5], #4
    for(count = 0U; count < 8U; count++)
 8004776:	42ae      	cmp	r6, r5
 8004778:	d1f8      	bne.n	800476c <HAL_SD_IRQHandler+0x1a8>
    hsd->RxXferSize = dataremaining;
 800477a:	3f20      	subs	r7, #32
 800477c:	e9c4 670a 	strd	r6, r7, [r4, #40]	@ 0x28
 8004780:	e744      	b.n	800460c <HAL_SD_IRQHandler+0x48>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8004782:	6822      	ldr	r2, [r4, #0]
 8004784:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8004786:	2101      	movs	r1, #1
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8004788:	f023 0308 	bic.w	r3, r3, #8
 800478c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        HAL_SD_TxCpltCallback(hsd);
 800478e:	4620      	mov	r0, r4
        hsd->State = HAL_SD_STATE_READY;
 8004790:	f884 1034 	strb.w	r1, [r4, #52]	@ 0x34
        HAL_SD_TxCpltCallback(hsd);
 8004794:	f002 fbe0 	bl	8006f58 <HAL_SD_TxCpltCallback>
}
 8004798:	b002      	add	sp, #8
 800479a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800479e:	f001 feab 	bl	80064f8 <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 80047a2:	4603      	mov	r3, r0
 80047a4:	b950      	cbnz	r0, 80047bc <HAL_SD_IRQHandler+0x1f8>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80047a6:	6820      	ldr	r0, [r4, #0]
 80047a8:	e749      	b.n	800463e <HAL_SD_IRQHandler+0x7a>
      hsd->State = HAL_SD_STATE_READY;
 80047aa:	2201      	movs	r2, #1
      hsd->Context = SD_CONTEXT_NONE;
 80047ac:	2300      	movs	r3, #0
      hsd->State = HAL_SD_STATE_READY;
 80047ae:	f884 2034 	strb.w	r2, [r4, #52]	@ 0x34
      HAL_SD_ErrorCallback(hsd);
 80047b2:	4620      	mov	r0, r4
      hsd->Context = SD_CONTEXT_NONE;
 80047b4:	6323      	str	r3, [r4, #48]	@ 0x30
      HAL_SD_ErrorCallback(hsd);
 80047b6:	f7ff fe6d 	bl	8004494 <HAL_SD_ErrorCallback>
 80047ba:	e727      	b.n	800460c <HAL_SD_IRQHandler+0x48>
          hsd->ErrorCode |= errorstate;
 80047bc:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80047be:	4313      	orrs	r3, r2
          HAL_SD_ErrorCallback(hsd);
 80047c0:	4620      	mov	r0, r4
          hsd->ErrorCode |= errorstate;
 80047c2:	63a3      	str	r3, [r4, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 80047c4:	f7ff fe66 	bl	8004494 <HAL_SD_ErrorCallback>
 80047c8:	e7ed      	b.n	80047a6 <HAL_SD_IRQHandler+0x1e2>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 80047ca:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 80047cc:	4b10      	ldr	r3, [pc, #64]	@ (8004810 <HAL_SD_IRQHandler+0x24c>)
 80047ce:	6503      	str	r3, [r0, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80047d0:	f7fe f9fc 	bl	8002bcc <HAL_DMA_Abort_IT>
 80047d4:	2800      	cmp	r0, #0
 80047d6:	f43f af19 	beq.w	800460c <HAL_SD_IRQHandler+0x48>
          SD_DMATxAbort(hsd->hdmatx);
 80047da:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 80047dc:	e7b9      	b.n	8004752 <HAL_SD_IRQHandler+0x18e>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80047de:	f001 fe8b 	bl	80064f8 <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 80047e2:	4603      	mov	r3, r0
 80047e4:	2800      	cmp	r0, #0
 80047e6:	f43f af0e 	beq.w	8004606 <HAL_SD_IRQHandler+0x42>
          hsd->ErrorCode |= errorstate;
 80047ea:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80047ec:	4313      	orrs	r3, r2
          HAL_SD_ErrorCallback(hsd);
 80047ee:	4620      	mov	r0, r4
          hsd->ErrorCode |= errorstate;
 80047f0:	63a3      	str	r3, [r4, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 80047f2:	f7ff fe4f 	bl	8004494 <HAL_SD_ErrorCallback>
 80047f6:	e706      	b.n	8004606 <HAL_SD_IRQHandler+0x42>
        hsd->State = HAL_SD_STATE_READY;
 80047f8:	2301      	movs	r3, #1
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80047fa:	63a5      	str	r5, [r4, #56]	@ 0x38
        HAL_SD_AbortCallback(hsd);
 80047fc:	4620      	mov	r0, r4
        hsd->State = HAL_SD_STATE_READY;
 80047fe:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8004802:	6325      	str	r5, [r4, #48]	@ 0x30
        HAL_SD_AbortCallback(hsd);
 8004804:	f002 fba4 	bl	8006f50 <HAL_SD_AbortCallback>
}
 8004808:	e700      	b.n	800460c <HAL_SD_IRQHandler+0x48>
 800480a:	bf00      	nop
 800480c:	08004815 	.word	0x08004815
 8004810:	08004561 	.word	0x08004561

08004814 <SD_DMARxAbort>:
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
 8004814:	b538      	push	{r3, r4, r5, lr}
 8004816:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8004818:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 800481a:	6820      	ldr	r0, [r4, #0]
 800481c:	f240 533a 	movw	r3, #1338	@ 0x53a
 8004820:	6383      	str	r3, [r0, #56]	@ 0x38
 8004822:	0409      	lsls	r1, r1, #16
 8004824:	f002 fabe 	bl	8006da4 <SDMMC_CmdSendStatus>
 8004828:	4605      	mov	r5, r0
 800482a:	b180      	cbz	r0, 800484e <SD_DMARxAbort+0x3a>
 800482c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800482e:	2101      	movs	r1, #1
 8004830:	4303      	orrs	r3, r0
 8004832:	2200      	movs	r2, #0
 8004834:	63a3      	str	r3, [r4, #56]	@ 0x38
 8004836:	f884 1034 	strb.w	r1, [r4, #52]	@ 0x34
 800483a:	6322      	str	r2, [r4, #48]	@ 0x30
 800483c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800483e:	4620      	mov	r0, r4
 8004840:	b913      	cbnz	r3, 8004848 <SD_DMARxAbort+0x34>
 8004842:	f002 fb85 	bl	8006f50 <HAL_SD_AbortCallback>
 8004846:	bd38      	pop	{r3, r4, r5, pc}
 8004848:	f7ff fe24 	bl	8004494 <HAL_SD_ErrorCallback>
 800484c:	bd38      	pop	{r3, r4, r5, pc}
 800484e:	6820      	ldr	r0, [r4, #0]
 8004850:	4629      	mov	r1, r5
 8004852:	f001 fb39 	bl	8005ec8 <SDIO_GetResponse>
 8004856:	f3c0 2043 	ubfx	r0, r0, #9, #4
 800485a:	2301      	movs	r3, #1
 800485c:	3805      	subs	r0, #5
 800485e:	4298      	cmp	r0, r3
 8004860:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
 8004864:	6325      	str	r5, [r4, #48]	@ 0x30
 8004866:	d8e9      	bhi.n	800483c <SD_DMARxAbort+0x28>
 8004868:	6820      	ldr	r0, [r4, #0]
 800486a:	f001 fe45 	bl	80064f8 <SDMMC_CmdStopTransfer>
 800486e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8004870:	4318      	orrs	r0, r3
 8004872:	63a0      	str	r0, [r4, #56]	@ 0x38
 8004874:	e7e2      	b.n	800483c <SD_DMARxAbort+0x28>
 8004876:	bf00      	nop

08004878 <HAL_SD_GetCardCSD>:
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8004878:	6e42      	ldr	r2, [r0, #100]	@ 0x64
{
 800487a:	b410      	push	{r4}
 800487c:	4603      	mov	r3, r0
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800487e:	0f94      	lsrs	r4, r2, #30
  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8004880:	f3c2 6083 	ubfx	r0, r2, #26, #4
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8004884:	700c      	strb	r4, [r1, #0]
  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8004886:	7048      	strb	r0, [r1, #1]
  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8004888:	f3c2 6401 	ubfx	r4, r2, #24, #2
  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800488c:	f3c2 4007 	ubfx	r0, r2, #16, #8
  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8004890:	708c      	strb	r4, [r1, #2]
  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8004892:	70c8      	strb	r0, [r1, #3]
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8004894:	f3c2 2007 	ubfx	r0, r2, #8, #8
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8004898:	b2d2      	uxtb	r2, r2
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800489a:	7108      	strb	r0, [r1, #4]
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800489c:	714a      	strb	r2, [r1, #5]
  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800489e:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80048a0:	0d14      	lsrs	r4, r2, #20
 80048a2:	80cc      	strh	r4, [r1, #6]
  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 80048a4:	f3c2 4403 	ubfx	r4, r2, #16, #4
 80048a8:	720c      	strb	r4, [r1, #8]
  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 80048aa:	f3c2 34c0 	ubfx	r4, r2, #15, #1
 80048ae:	724c      	strb	r4, [r1, #9]
  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 80048b0:	f3c2 3480 	ubfx	r4, r2, #14, #1
 80048b4:	728c      	strb	r4, [r1, #10]
  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 80048b6:	f3c2 3440 	ubfx	r4, r2, #13, #1
 80048ba:	72cc      	strb	r4, [r1, #11]
  pCSD->Reserved2 = 0U; /*!< Reserved */
 80048bc:	2000      	movs	r0, #0
  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80048be:	f3c2 3400 	ubfx	r4, r2, #12, #1
 80048c2:	730c      	strb	r4, [r1, #12]
  pCSD->Reserved2 = 0U; /*!< Reserved */
 80048c4:	7348      	strb	r0, [r1, #13]
  if(hsd->SdCard.CardType == CARD_SDSC)
 80048c6:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 80048c8:	2800      	cmp	r0, #0
 80048ca:	d16f      	bne.n	80049ac <HAL_SD_GetCardCSD+0x134>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80048cc:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 80048ce:	f640 74fc 	movw	r4, #4092	@ 0xffc
 80048d2:	ea04 0282 	and.w	r2, r4, r2, lsl #2
 80048d6:	ea42 7290 	orr.w	r2, r2, r0, lsr #30
    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80048da:	f3c0 64c2 	ubfx	r4, r0, #27, #3
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80048de:	610a      	str	r2, [r1, #16]
    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80048e0:	750c      	strb	r4, [r1, #20]
    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 80048e2:	f3c0 5242 	ubfx	r2, r0, #21, #3
    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 80048e6:	f3c0 6402 	ubfx	r4, r0, #24, #3
 80048ea:	754c      	strb	r4, [r1, #21]
    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 80048ec:	758a      	strb	r2, [r1, #22]
    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 80048ee:	f3c0 4482 	ubfx	r4, r0, #18, #3
    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80048f2:	f3c0 32c2 	ubfx	r2, r0, #15, #3
    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 80048f6:	75cc      	strb	r4, [r1, #23]
    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80048f8:	760a      	strb	r2, [r1, #24]
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80048fa:	690c      	ldr	r4, [r1, #16]
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 80048fc:	7e0a      	ldrb	r2, [r1, #24]
 80048fe:	f002 0207 	and.w	r2, r2, #7
 8004902:	3202      	adds	r2, #2
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8004904:	3401      	adds	r4, #1
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8004906:	4094      	lsls	r4, r2
 8004908:	655c      	str	r4, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800490a:	f891 c008 	ldrb.w	ip, [r1, #8]
 800490e:	2201      	movs	r2, #1
 8004910:	f00c 0c0f 	and.w	ip, ip, #15
 8004914:	fa02 f20c 	lsl.w	r2, r2, ip
 8004918:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800491a:	0a52      	lsrs	r2, r2, #9
 800491c:	fb04 f202 	mul.w	r2, r4, r2
 8004920:	65da      	str	r2, [r3, #92]	@ 0x5c
  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8004922:	f3c0 3280 	ubfx	r2, r0, #14, #1
    hsd->SdCard.LogBlockSize = 512U;
 8004926:	f44f 7400 	mov.w	r4, #512	@ 0x200
 800492a:	661c      	str	r4, [r3, #96]	@ 0x60
  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800492c:	764a      	strb	r2, [r1, #25]
  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800492e:	f3c0 12c6 	ubfx	r2, r0, #7, #7
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8004932:	f000 007f 	and.w	r0, r0, #127	@ 0x7f
  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8004936:	768a      	strb	r2, [r1, #26]
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8004938:	76c8      	strb	r0, [r1, #27]
  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800493a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800493c:	0fdc      	lsrs	r4, r3, #31
  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800493e:	f3c3 7241 	ubfx	r2, r3, #29, #2
  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8004942:	770c      	strb	r4, [r1, #28]
  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8004944:	774a      	strb	r2, [r1, #29]
  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8004946:	f3c3 6482 	ubfx	r4, r3, #26, #3
  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800494a:	f3c3 5283 	ubfx	r2, r3, #22, #4
  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800494e:	778c      	strb	r4, [r1, #30]
  pCSD->Reserved3 = 0;
 8004950:	2000      	movs	r0, #0
  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8004952:	77ca      	strb	r2, [r1, #31]
  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8004954:	f3c3 5440 	ubfx	r4, r3, #21, #1
  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8004958:	f3c3 4200 	ubfx	r2, r3, #16, #1
  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800495c:	f881 4020 	strb.w	r4, [r1, #32]
  pCSD->Reserved3 = 0;
 8004960:	f881 0021 	strb.w	r0, [r1, #33]	@ 0x21
  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8004964:	f3c3 34c0 	ubfx	r4, r3, #15, #1
  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8004968:	f881 2022 	strb.w	r2, [r1, #34]	@ 0x22
  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800496c:	f3c3 3280 	ubfx	r2, r3, #14, #1
  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8004970:	f881 4023 	strb.w	r4, [r1, #35]	@ 0x23
  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8004974:	f881 2024 	strb.w	r2, [r1, #36]	@ 0x24
  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8004978:	f3c3 3440 	ubfx	r4, r3, #13, #1
  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800497c:	f3c3 3200 	ubfx	r2, r3, #12, #1
  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8004980:	f881 4025 	strb.w	r4, [r1, #37]	@ 0x25
  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8004984:	f881 2026 	strb.w	r2, [r1, #38]	@ 0x26
  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8004988:	f3c3 2481 	ubfx	r4, r3, #10, #2
  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800498c:	f3c3 2201 	ubfx	r2, r3, #8, #2
  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8004990:	f881 4027 	strb.w	r4, [r1, #39]	@ 0x27
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8004994:	f3c3 0346 	ubfx	r3, r3, #1, #7
  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8004998:	f881 2028 	strb.w	r2, [r1, #40]	@ 0x28
  pCSD->Reserved4 = 1;
 800499c:	2201      	movs	r2, #1
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800499e:	f881 3029 	strb.w	r3, [r1, #41]	@ 0x29
  pCSD->Reserved4 = 1;
 80049a2:	f881 202a 	strb.w	r2, [r1, #42]	@ 0x2a
}
 80049a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80049aa:	4770      	bx	lr
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80049ac:	2801      	cmp	r0, #1
 80049ae:	d10f      	bne.n	80049d0 <HAL_SD_GetCardCSD+0x158>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 80049b0:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 80049b2:	0412      	lsls	r2, r2, #16
 80049b4:	f402 127c 	and.w	r2, r2, #4128768	@ 0x3f0000
 80049b8:	ea42 4210 	orr.w	r2, r2, r0, lsr #16
 80049bc:	610a      	str	r2, [r1, #16]
    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80049be:	690a      	ldr	r2, [r1, #16]
 80049c0:	3201      	adds	r2, #1
 80049c2:	0292      	lsls	r2, r2, #10
    hsd->SdCard.BlockSize = 512U;
 80049c4:	f44f 7400 	mov.w	r4, #512	@ 0x200
 80049c8:	e9c3 4216 	strd	r4, r2, [r3, #88]	@ 0x58
    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80049cc:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80049ce:	e7a8      	b.n	8004922 <HAL_SD_GetCardCSD+0xaa>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80049d0:	681a      	ldr	r2, [r3, #0]
 80049d2:	4906      	ldr	r1, [pc, #24]	@ (80049ec <HAL_SD_GetCardCSD+0x174>)
 80049d4:	6391      	str	r1, [r2, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80049d6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 80049d8:	2101      	movs	r1, #1
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80049da:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80049de:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 80049e0:	f883 1034 	strb.w	r1, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80049e4:	4608      	mov	r0, r1
}
 80049e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80049ea:	4770      	bx	lr
 80049ec:	004005ff 	.word	0x004005ff

080049f0 <HAL_SD_InitCard>:
{
 80049f0:	b5f0      	push	{r4, r5, r6, r7, lr}
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80049f2:	2200      	movs	r2, #0
{
 80049f4:	b099      	sub	sp, #100	@ 0x64
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80049f6:	2376      	movs	r3, #118	@ 0x76
 80049f8:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 80049fc:	2300      	movs	r3, #0
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 80049fe:	9309      	str	r3, [sp, #36]	@ 0x24
  status = SDIO_Init(hsd->Instance, Init);
 8004a00:	aa09      	add	r2, sp, #36	@ 0x24
{
 8004a02:	4605      	mov	r5, r0
  status = SDIO_Init(hsd->Instance, Init);
 8004a04:	ca07      	ldmia	r2, {r0, r1, r2}
 8004a06:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8004a0a:	e9cd 3306 	strd	r3, r3, [sp, #24]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8004a0e:	9308      	str	r3, [sp, #32]
  status = SDIO_Init(hsd->Instance, Init);
 8004a10:	ab06      	add	r3, sp, #24
 8004a12:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004a14:	6828      	ldr	r0, [r5, #0]
 8004a16:	f001 fa29 	bl	8005e6c <SDIO_Init>
  if(status != HAL_OK)
 8004a1a:	b118      	cbz	r0, 8004a24 <HAL_SD_InitCard+0x34>
    return HAL_ERROR;
 8004a1c:	2401      	movs	r4, #1
}
 8004a1e:	4620      	mov	r0, r4
 8004a20:	b019      	add	sp, #100	@ 0x64
 8004a22:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_SD_DISABLE(hsd);
 8004a24:	4e7b      	ldr	r6, [pc, #492]	@ (8004c14 <HAL_SD_InitCard+0x224>)
 8004a26:	4604      	mov	r4, r0
  __HAL_SD_ENABLE(hsd);
 8004a28:	2701      	movs	r7, #1
  (void)SDIO_PowerState_ON(hsd->Instance);
 8004a2a:	6828      	ldr	r0, [r5, #0]
  __HAL_SD_DISABLE(hsd);
 8004a2c:	f8c6 40a0 	str.w	r4, [r6, #160]	@ 0xa0
  (void)SDIO_PowerState_ON(hsd->Instance);
 8004a30:	f001 fa42 	bl	8005eb8 <SDIO_PowerState_ON>
  HAL_Delay(2);
 8004a34:	2002      	movs	r0, #2
  __HAL_SD_ENABLE(hsd);
 8004a36:	f8c6 70a0 	str.w	r7, [r6, #160]	@ 0xa0
  HAL_Delay(2);
 8004a3a:	f7fd fe35 	bl	80026a8 <HAL_Delay>
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8004a3e:	6828      	ldr	r0, [r5, #0]
  __IO uint32_t count = 0U;
 8004a40:	9405      	str	r4, [sp, #20]
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8004a42:	f001 fe93 	bl	800676c <SDMMC_CmdGoIdleState>
  if(errorstate != HAL_SD_ERROR_NONE)
 8004a46:	4604      	mov	r4, r0
 8004a48:	b958      	cbnz	r0, 8004a62 <HAL_SD_InitCard+0x72>
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8004a4a:	6828      	ldr	r0, [r5, #0]
 8004a4c:	f001 feb2 	bl	80067b4 <SDMMC_CmdOperCond>
  if(errorstate != HAL_SD_ERROR_NONE)
 8004a50:	b970      	cbnz	r0, 8004a70 <HAL_SD_InitCard+0x80>
    hsd->SdCard.CardVersion = CARD_V2_X;
 8004a52:	64af      	str	r7, [r5, #72]	@ 0x48
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8004a54:	6828      	ldr	r0, [r5, #0]
 8004a56:	2100      	movs	r1, #0
 8004a58:	f001 fee4 	bl	8006824 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 8004a5c:	b190      	cbz	r0, 8004a84 <HAL_SD_InitCard+0x94>
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004a5e:	f04f 5480 	mov.w	r4, #268435456	@ 0x10000000
    hsd->State = HAL_SD_STATE_READY;
 8004a62:	2301      	movs	r3, #1
 8004a64:	f885 3034 	strb.w	r3, [r5, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8004a68:	6bab      	ldr	r3, [r5, #56]	@ 0x38
 8004a6a:	4323      	orrs	r3, r4
 8004a6c:	63ab      	str	r3, [r5, #56]	@ 0x38
    return HAL_ERROR;
 8004a6e:	e7d5      	b.n	8004a1c <HAL_SD_InitCard+0x2c>
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8004a70:	6828      	ldr	r0, [r5, #0]
    hsd->SdCard.CardVersion = CARD_V1_X;
 8004a72:	64ac      	str	r4, [r5, #72]	@ 0x48
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8004a74:	f001 fe7a 	bl	800676c <SDMMC_CmdGoIdleState>
    if(errorstate != HAL_SD_ERROR_NONE)
 8004a78:	2800      	cmp	r0, #0
 8004a7a:	f040 80c6 	bne.w	8004c0a <HAL_SD_InitCard+0x21a>
  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8004a7e:	6cab      	ldr	r3, [r5, #72]	@ 0x48
 8004a80:	2b01      	cmp	r3, #1
 8004a82:	d0e7      	beq.n	8004a54 <HAL_SD_InitCard+0x64>
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8004a84:	9b05      	ldr	r3, [sp, #20]
 8004a86:	f64f 76fe 	movw	r6, #65534	@ 0xfffe
 8004a8a:	42b3      	cmp	r3, r6
 8004a8c:	d81d      	bhi.n	8004aca <HAL_SD_InitCard+0xda>
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8004a8e:	4f62      	ldr	r7, [pc, #392]	@ (8004c18 <HAL_SD_InitCard+0x228>)
 8004a90:	e012      	b.n	8004ab8 <HAL_SD_InitCard+0xc8>
 8004a92:	6828      	ldr	r0, [r5, #0]
 8004a94:	f001 ff60 	bl	8006958 <SDMMC_CmdAppOperCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 8004a98:	2800      	cmp	r0, #0
 8004a9a:	d1e0      	bne.n	8004a5e <HAL_SD_InitCard+0x6e>
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004a9c:	4621      	mov	r1, r4
 8004a9e:	6828      	ldr	r0, [r5, #0]
 8004aa0:	f001 fa12 	bl	8005ec8 <SDIO_GetResponse>
    count++;
 8004aa4:	9b05      	ldr	r3, [sp, #20]
 8004aa6:	3301      	adds	r3, #1
 8004aa8:	9305      	str	r3, [sp, #20]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8004aaa:	9b05      	ldr	r3, [sp, #20]
 8004aac:	42b3      	cmp	r3, r6
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004aae:	4604      	mov	r4, r0
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8004ab0:	ea4f 72d0 	mov.w	r2, r0, lsr #31
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8004ab4:	d809      	bhi.n	8004aca <HAL_SD_InitCard+0xda>
 8004ab6:	b942      	cbnz	r2, 8004aca <HAL_SD_InitCard+0xda>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8004ab8:	2100      	movs	r1, #0
 8004aba:	6828      	ldr	r0, [r5, #0]
 8004abc:	f001 feb2 	bl	8006824 <SDMMC_CmdAppCommand>
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8004ac0:	4639      	mov	r1, r7
    if(errorstate != HAL_SD_ERROR_NONE)
 8004ac2:	4604      	mov	r4, r0
 8004ac4:	2800      	cmp	r0, #0
 8004ac6:	d0e4      	beq.n	8004a92 <HAL_SD_InitCard+0xa2>
 8004ac8:	e7cb      	b.n	8004a62 <HAL_SD_InitCard+0x72>
  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8004aca:	9a05      	ldr	r2, [sp, #20]
 8004acc:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 8004ad0:	429a      	cmp	r2, r3
 8004ad2:	f200 809c 	bhi.w	8004c0e <HAL_SD_InitCard+0x21e>
  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8004ad6:	f3c4 7480 	ubfx	r4, r4, #30, #1
  uint16_t sd_rca = 1U;
 8004ada:	2301      	movs	r3, #1
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8004adc:	6828      	ldr	r0, [r5, #0]
 8004ade:	646c      	str	r4, [r5, #68]	@ 0x44
  uint16_t sd_rca = 1U;
 8004ae0:	f8ad 3012 	strh.w	r3, [sp, #18]
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8004ae4:	f001 f9ec 	bl	8005ec0 <SDIO_GetPowerState>
 8004ae8:	2800      	cmp	r0, #0
 8004aea:	f000 8088 	beq.w	8004bfe <HAL_SD_InitCard+0x20e>
  if(hsd->SdCard.CardType != CARD_SECURED)
 8004aee:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8004af0:	6828      	ldr	r0, [r5, #0]
  if(hsd->SdCard.CardType != CARD_SECURED)
 8004af2:	2b03      	cmp	r3, #3
 8004af4:	d130      	bne.n	8004b58 <HAL_SD_InitCard+0x168>
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8004af6:	2104      	movs	r1, #4
 8004af8:	f001 f9e6 	bl	8005ec8 <SDIO_GetResponse>
 8004afc:	0d00      	lsrs	r0, r0, #20
 8004afe:	64e8      	str	r0, [r5, #76]	@ 0x4c
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8004b00:	a90d      	add	r1, sp, #52	@ 0x34
 8004b02:	4628      	mov	r0, r5
 8004b04:	f7ff feb8 	bl	8004878 <HAL_SD_GetCardCSD>
 8004b08:	4604      	mov	r4, r0
 8004b0a:	2800      	cmp	r0, #0
 8004b0c:	d17a      	bne.n	8004c04 <HAL_SD_InitCard+0x214>
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8004b0e:	6d2a      	ldr	r2, [r5, #80]	@ 0x50
 8004b10:	6828      	ldr	r0, [r5, #0]
 8004b12:	0412      	lsls	r2, r2, #16
 8004b14:	4623      	mov	r3, r4
 8004b16:	f001 fd8f 	bl	8006638 <SDMMC_CmdSelDesel>
  if(errorstate != HAL_SD_ERROR_NONE)
 8004b1a:	4601      	mov	r1, r0
 8004b1c:	bb00      	cbnz	r0, 8004b60 <HAL_SD_InitCard+0x170>
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8004b1e:	462a      	mov	r2, r5
 8004b20:	1d2b      	adds	r3, r5, #4
 8004b22:	f852 6b10 	ldr.w	r6, [r2], #16
 8004b26:	ca07      	ldmia	r2, {r0, r1, r2}
 8004b28:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8004b2c:	4630      	mov	r0, r6
 8004b2e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004b30:	f001 f99c 	bl	8005e6c <SDIO_Init>
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8004b34:	6828      	ldr	r0, [r5, #0]
 8004b36:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004b3a:	f001 f9df 	bl	8005efc <SDMMC_CmdBlockLength>
  if(errorstate != HAL_SD_ERROR_NONE)
 8004b3e:	2800      	cmp	r0, #0
 8004b40:	f43f af6d 	beq.w	8004a1e <HAL_SD_InitCard+0x2e>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004b44:	682b      	ldr	r3, [r5, #0]
 8004b46:	4a35      	ldr	r2, [pc, #212]	@ (8004c1c <HAL_SD_InitCard+0x22c>)
 8004b48:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8004b4a:	6bab      	ldr	r3, [r5, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8004b4c:	2201      	movs	r2, #1
    hsd->ErrorCode |= errorstate;
 8004b4e:	4303      	orrs	r3, r0
 8004b50:	63ab      	str	r3, [r5, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8004b52:	f885 2034 	strb.w	r2, [r5, #52]	@ 0x34
    return HAL_ERROR;
 8004b56:	e761      	b.n	8004a1c <HAL_SD_InitCard+0x2c>
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8004b58:	f002 f868 	bl	8006c2c <SDMMC_CmdSendCID>
    if(errorstate != HAL_SD_ERROR_NONE)
 8004b5c:	4601      	mov	r1, r0
 8004b5e:	b130      	cbz	r0, 8004b6e <HAL_SD_InitCard+0x17e>
    hsd->State = HAL_SD_STATE_READY;
 8004b60:	2301      	movs	r3, #1
 8004b62:	f885 3034 	strb.w	r3, [r5, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8004b66:	6bab      	ldr	r3, [r5, #56]	@ 0x38
 8004b68:	430b      	orrs	r3, r1
 8004b6a:	63ab      	str	r3, [r5, #56]	@ 0x38
    return HAL_ERROR;
 8004b6c:	e756      	b.n	8004a1c <HAL_SD_InitCard+0x2c>
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004b6e:	6828      	ldr	r0, [r5, #0]
 8004b70:	f001 f9aa 	bl	8005ec8 <SDIO_GetResponse>
 8004b74:	4603      	mov	r3, r0
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8004b76:	2104      	movs	r1, #4
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004b78:	676b      	str	r3, [r5, #116]	@ 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8004b7a:	6828      	ldr	r0, [r5, #0]
 8004b7c:	f001 f9a4 	bl	8005ec8 <SDIO_GetResponse>
 8004b80:	4603      	mov	r3, r0
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8004b82:	2108      	movs	r1, #8
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8004b84:	67ab      	str	r3, [r5, #120]	@ 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8004b86:	6828      	ldr	r0, [r5, #0]
 8004b88:	f001 f99e 	bl	8005ec8 <SDIO_GetResponse>
 8004b8c:	4603      	mov	r3, r0
 8004b8e:	67eb      	str	r3, [r5, #124]	@ 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8004b90:	6828      	ldr	r0, [r5, #0]
 8004b92:	210c      	movs	r1, #12
 8004b94:	f001 f998 	bl	8005ec8 <SDIO_GetResponse>
  if(hsd->SdCard.CardType != CARD_SECURED)
 8004b98:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8004b9a:	f8c5 0080 	str.w	r0, [r5, #128]	@ 0x80
  if(hsd->SdCard.CardType != CARD_SECURED)
 8004b9e:	2b03      	cmp	r3, #3
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8004ba0:	6828      	ldr	r0, [r5, #0]
  if(hsd->SdCard.CardType != CARD_SECURED)
 8004ba2:	d0a8      	beq.n	8004af6 <HAL_SD_InitCard+0x106>
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8004ba4:	f10d 0112 	add.w	r1, sp, #18
 8004ba8:	f002 f8ac 	bl	8006d04 <SDMMC_CmdSetRelAdd>
    if(errorstate != HAL_SD_ERROR_NONE)
 8004bac:	4601      	mov	r1, r0
 8004bae:	2800      	cmp	r0, #0
 8004bb0:	d1d6      	bne.n	8004b60 <HAL_SD_InitCard+0x170>
  if(hsd->SdCard.CardType != CARD_SECURED)
 8004bb2:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004bb4:	6828      	ldr	r0, [r5, #0]
  if(hsd->SdCard.CardType != CARD_SECURED)
 8004bb6:	2b03      	cmp	r3, #3
 8004bb8:	d09d      	beq.n	8004af6 <HAL_SD_InitCard+0x106>
    hsd->SdCard.RelCardAdd = sd_rca;
 8004bba:	f8bd 1012 	ldrh.w	r1, [sp, #18]
 8004bbe:	6529      	str	r1, [r5, #80]	@ 0x50
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004bc0:	0409      	lsls	r1, r1, #16
 8004bc2:	f002 f867 	bl	8006c94 <SDMMC_CmdSendCSD>
    if(errorstate != HAL_SD_ERROR_NONE)
 8004bc6:	4601      	mov	r1, r0
 8004bc8:	2800      	cmp	r0, #0
 8004bca:	d1c9      	bne.n	8004b60 <HAL_SD_InitCard+0x170>
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004bcc:	6828      	ldr	r0, [r5, #0]
 8004bce:	f001 f97b 	bl	8005ec8 <SDIO_GetResponse>
 8004bd2:	4603      	mov	r3, r0
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8004bd4:	2104      	movs	r1, #4
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004bd6:	666b      	str	r3, [r5, #100]	@ 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8004bd8:	6828      	ldr	r0, [r5, #0]
 8004bda:	f001 f975 	bl	8005ec8 <SDIO_GetResponse>
 8004bde:	4603      	mov	r3, r0
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8004be0:	2108      	movs	r1, #8
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8004be2:	66ab      	str	r3, [r5, #104]	@ 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8004be4:	6828      	ldr	r0, [r5, #0]
 8004be6:	f001 f96f 	bl	8005ec8 <SDIO_GetResponse>
 8004bea:	4603      	mov	r3, r0
 8004bec:	66eb      	str	r3, [r5, #108]	@ 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8004bee:	6828      	ldr	r0, [r5, #0]
 8004bf0:	210c      	movs	r1, #12
 8004bf2:	f001 f969 	bl	8005ec8 <SDIO_GetResponse>
 8004bf6:	4603      	mov	r3, r0
 8004bf8:	672b      	str	r3, [r5, #112]	@ 0x70
 8004bfa:	6828      	ldr	r0, [r5, #0]
 8004bfc:	e77b      	b.n	8004af6 <HAL_SD_InitCard+0x106>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004bfe:	f04f 6180 	mov.w	r1, #67108864	@ 0x4000000
 8004c02:	e7ad      	b.n	8004b60 <HAL_SD_InitCard+0x170>
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004c04:	f04f 5180 	mov.w	r1, #268435456	@ 0x10000000
 8004c08:	e7aa      	b.n	8004b60 <HAL_SD_InitCard+0x170>
      return errorstate;
 8004c0a:	4604      	mov	r4, r0
 8004c0c:	e729      	b.n	8004a62 <HAL_SD_InitCard+0x72>
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8004c0e:	f04f 7480 	mov.w	r4, #16777216	@ 0x1000000
 8004c12:	e726      	b.n	8004a62 <HAL_SD_InitCard+0x72>
 8004c14:	42258000 	.word	0x42258000
 8004c18:	c1100000 	.word	0xc1100000
 8004c1c:	004005ff 	.word	0x004005ff

08004c20 <HAL_SD_Init>:
  if(hsd == NULL)
 8004c20:	b1c8      	cbz	r0, 8004c56 <HAL_SD_Init+0x36>
{
 8004c22:	b510      	push	{r4, lr}
  if(hsd->State == HAL_SD_STATE_RESET)
 8004c24:	f890 3034 	ldrb.w	r3, [r0, #52]	@ 0x34
 8004c28:	4604      	mov	r4, r0
 8004c2a:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8004c2e:	b173      	cbz	r3, 8004c4e <HAL_SD_Init+0x2e>
  hsd->State = HAL_SD_STATE_BUSY;
 8004c30:	2303      	movs	r3, #3
 8004c32:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8004c36:	4620      	mov	r0, r4
 8004c38:	f7ff feda 	bl	80049f0 <HAL_SD_InitCard>
 8004c3c:	b928      	cbnz	r0, 8004c4a <HAL_SD_Init+0x2a>
  hsd->State = HAL_SD_STATE_READY;
 8004c3e:	2301      	movs	r3, #1
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004c40:	63a0      	str	r0, [r4, #56]	@ 0x38
  hsd->Context = SD_CONTEXT_NONE;
 8004c42:	6320      	str	r0, [r4, #48]	@ 0x30
  hsd->State = HAL_SD_STATE_READY;
 8004c44:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
}
 8004c48:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8004c4a:	2001      	movs	r0, #1
}
 8004c4c:	bd10      	pop	{r4, pc}
    hsd->Lock = HAL_UNLOCKED;
 8004c4e:	7702      	strb	r2, [r0, #28]
    HAL_SD_MspInit(hsd);
 8004c50:	f7fc ff14 	bl	8001a7c <HAL_SD_MspInit>
 8004c54:	e7ec      	b.n	8004c30 <HAL_SD_Init+0x10>
    return HAL_ERROR;
 8004c56:	2001      	movs	r0, #1
}
 8004c58:	4770      	bx	lr
 8004c5a:	bf00      	nop

08004c5c <HAL_SD_GetCardInfo>:
{
 8004c5c:	b4f0      	push	{r4, r5, r6, r7}
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8004c5e:	e9d0 c711 	ldrd	ip, r7, [r0, #68]	@ 0x44
 8004c62:	e9d0 6513 	ldrd	r6, r5, [r0, #76]	@ 0x4c
 8004c66:	e9d0 4215 	ldrd	r4, r2, [r0, #84]	@ 0x54
 8004c6a:	e9d0 3017 	ldrd	r3, r0, [r0, #92]	@ 0x5c
 8004c6e:	e9c1 c700 	strd	ip, r7, [r1]
 8004c72:	e9c1 6502 	strd	r6, r5, [r1, #8]
 8004c76:	e9c1 4204 	strd	r4, r2, [r1, #16]
 8004c7a:	61c8      	str	r0, [r1, #28]
}
 8004c7c:	bcf0      	pop	{r4, r5, r6, r7}
 8004c7e:	2000      	movs	r0, #0
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8004c80:	618b      	str	r3, [r1, #24]
}
 8004c82:	4770      	bx	lr
 8004c84:	0000      	movs	r0, r0
	...

08004c88 <HAL_SD_ConfigWideBusOperation>:
{
 8004c88:	b570      	push	{r4, r5, r6, lr}
  if(hsd->SdCard.CardType != CARD_SECURED)
 8004c8a:	6c42      	ldr	r2, [r0, #68]	@ 0x44
  hsd->State = HAL_SD_STATE_BUSY;
 8004c8c:	2303      	movs	r3, #3
  if(hsd->SdCard.CardType != CARD_SECURED)
 8004c8e:	2a03      	cmp	r2, #3
{
 8004c90:	b08a      	sub	sp, #40	@ 0x28
 8004c92:	4604      	mov	r4, r0
  hsd->State = HAL_SD_STATE_BUSY;
 8004c94:	f880 3034 	strb.w	r3, [r0, #52]	@ 0x34
{
 8004c98:	460e      	mov	r6, r1
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8004c9a:	6803      	ldr	r3, [r0, #0]
  if(hsd->SdCard.CardType != CARD_SECURED)
 8004c9c:	d025      	beq.n	8004cea <HAL_SD_ConfigWideBusOperation+0x62>
    if(WideMode == SDIO_BUS_WIDE_8B)
 8004c9e:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8004ca2:	d022      	beq.n	8004cea <HAL_SD_ConfigWideBusOperation+0x62>
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8004ca4:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 8004ca8:	d061      	beq.n	8004d6e <HAL_SD_ConfigWideBusOperation+0xe6>
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8004caa:	2900      	cmp	r1, #0
 8004cac:	d03d      	beq.n	8004d2a <HAL_SD_ConfigWideBusOperation+0xa2>
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004cae:	6b82      	ldr	r2, [r0, #56]	@ 0x38
 8004cb0:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 8004cb4:	6382      	str	r2, [r0, #56]	@ 0x38
  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8004cb6:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 8004cb8:	b9f5      	cbnz	r5, 8004cf8 <HAL_SD_ConfigWideBusOperation+0x70>
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8004cba:	e9d4 1205 	ldrd	r1, r2, [r4, #20]
 8004cbe:	e9cd 1208 	strd	r1, r2, [sp, #32]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8004cc2:	e9d4 1201 	ldrd	r1, r2, [r4, #4]
 8004cc6:	e9cd 1204 	strd	r1, r2, [sp, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8004cca:	68e2      	ldr	r2, [r4, #12]
    Init.BusWide             = WideMode;
 8004ccc:	9607      	str	r6, [sp, #28]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8004cce:	9206      	str	r2, [sp, #24]
    (void)SDIO_Init(hsd->Instance, Init);
 8004cd0:	aa0a      	add	r2, sp, #40	@ 0x28
 8004cd2:	e912 0007 	ldmdb	r2, {r0, r1, r2}
 8004cd6:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8004cda:	ae04      	add	r6, sp, #16
 8004cdc:	4618      	mov	r0, r3
 8004cde:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8004ce2:	f001 f8c3 	bl	8005e6c <SDIO_Init>
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8004ce6:	6823      	ldr	r3, [r4, #0]
 8004ce8:	e00c      	b.n	8004d04 <HAL_SD_ConfigWideBusOperation+0x7c>
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004cea:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8004cec:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8004cf0:	63a2      	str	r2, [r4, #56]	@ 0x38
  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8004cf2:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 8004cf4:	2d00      	cmp	r5, #0
 8004cf6:	d0e0      	beq.n	8004cba <HAL_SD_ConfigWideBusOperation+0x32>
    hsd->State = HAL_SD_STATE_READY;
 8004cf8:	2201      	movs	r2, #1
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004cfa:	4935      	ldr	r1, [pc, #212]	@ (8004dd0 <HAL_SD_ConfigWideBusOperation+0x148>)
 8004cfc:	6399      	str	r1, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 8004cfe:	4615      	mov	r5, r2
    hsd->State = HAL_SD_STATE_READY;
 8004d00:	f884 2034 	strb.w	r2, [r4, #52]	@ 0x34
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8004d04:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004d08:	4618      	mov	r0, r3
 8004d0a:	f001 f8f7 	bl	8005efc <SDMMC_CmdBlockLength>
  if(errorstate != HAL_SD_ERROR_NONE)
 8004d0e:	b130      	cbz	r0, 8004d1e <HAL_SD_ConfigWideBusOperation+0x96>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004d10:	6823      	ldr	r3, [r4, #0]
 8004d12:	4a2f      	ldr	r2, [pc, #188]	@ (8004dd0 <HAL_SD_ConfigWideBusOperation+0x148>)
 8004d14:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8004d16:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8004d18:	4303      	orrs	r3, r0
    status = HAL_ERROR;
 8004d1a:	2501      	movs	r5, #1
    hsd->ErrorCode |= errorstate;
 8004d1c:	63a3      	str	r3, [r4, #56]	@ 0x38
  hsd->State = HAL_SD_STATE_READY;
 8004d1e:	2301      	movs	r3, #1
}
 8004d20:	4628      	mov	r0, r5
  hsd->State = HAL_SD_STATE_READY;
 8004d22:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
}
 8004d26:	b00a      	add	sp, #40	@ 0x28
 8004d28:	bd70      	pop	{r4, r5, r6, pc}
  uint32_t scr[2U] = {0U, 0U};
 8004d2a:	2200      	movs	r2, #0
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8004d2c:	4618      	mov	r0, r3
  uint32_t scr[2U] = {0U, 0U};
 8004d2e:	2300      	movs	r3, #0
 8004d30:	e9cd 2304 	strd	r2, r3, [sp, #16]
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8004d34:	f001 f8c8 	bl	8005ec8 <SDIO_GetResponse>
 8004d38:	0182      	lsls	r2, r0, #6
 8004d3a:	d439      	bmi.n	8004db0 <HAL_SD_ConfigWideBusOperation+0x128>
  errorstate = SD_FindSCR(hsd, scr);
 8004d3c:	a904      	add	r1, sp, #16
 8004d3e:	4620      	mov	r0, r4
 8004d40:	f7ff fa08 	bl	8004154 <SD_FindSCR.constprop.0>
  if(errorstate != HAL_SD_ERROR_NONE)
 8004d44:	4601      	mov	r1, r0
 8004d46:	b968      	cbnz	r0, 8004d64 <HAL_SD_ConfigWideBusOperation+0xdc>
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8004d48:	9b05      	ldr	r3, [sp, #20]
 8004d4a:	03db      	lsls	r3, r3, #15
 8004d4c:	d535      	bpl.n	8004dba <HAL_SD_ConfigWideBusOperation+0x132>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004d4e:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 8004d50:	6820      	ldr	r0, [r4, #0]
 8004d52:	0409      	lsls	r1, r1, #16
 8004d54:	f001 fd66 	bl	8006824 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 8004d58:	4601      	mov	r1, r0
 8004d5a:	b918      	cbnz	r0, 8004d64 <HAL_SD_ConfigWideBusOperation+0xdc>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8004d5c:	6820      	ldr	r0, [r4, #0]
 8004d5e:	f001 fe31 	bl	80069c4 <SDMMC_CmdBusWidth>
 8004d62:	4601      	mov	r1, r0
      hsd->ErrorCode |= errorstate;
 8004d64:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8004d66:	6823      	ldr	r3, [r4, #0]
 8004d68:	430a      	orrs	r2, r1
 8004d6a:	63a2      	str	r2, [r4, #56]	@ 0x38
 8004d6c:	e7c1      	b.n	8004cf2 <HAL_SD_ConfigWideBusOperation+0x6a>
  uint32_t scr[2U] = {0U, 0U};
 8004d6e:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 8004dc8 <HAL_SD_ConfigWideBusOperation+0x140>
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8004d72:	4618      	mov	r0, r3
 8004d74:	2100      	movs	r1, #0
  uint32_t scr[2U] = {0U, 0U};
 8004d76:	ed8d 7b04 	vstr	d7, [sp, #16]
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8004d7a:	f001 f8a5 	bl	8005ec8 <SDIO_GetResponse>
 8004d7e:	0180      	lsls	r0, r0, #6
 8004d80:	d419      	bmi.n	8004db6 <HAL_SD_ConfigWideBusOperation+0x12e>
  errorstate = SD_FindSCR(hsd, scr);
 8004d82:	a904      	add	r1, sp, #16
 8004d84:	4620      	mov	r0, r4
 8004d86:	f7ff f9e5 	bl	8004154 <SD_FindSCR.constprop.0>
  if(errorstate != HAL_SD_ERROR_NONE)
 8004d8a:	b960      	cbnz	r0, 8004da6 <HAL_SD_ConfigWideBusOperation+0x11e>
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8004d8c:	9b05      	ldr	r3, [sp, #20]
 8004d8e:	0359      	lsls	r1, r3, #13
 8004d90:	d516      	bpl.n	8004dc0 <HAL_SD_ConfigWideBusOperation+0x138>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004d92:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 8004d94:	6820      	ldr	r0, [r4, #0]
 8004d96:	0409      	lsls	r1, r1, #16
 8004d98:	f001 fd44 	bl	8006824 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 8004d9c:	b918      	cbnz	r0, 8004da6 <HAL_SD_ConfigWideBusOperation+0x11e>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8004d9e:	6820      	ldr	r0, [r4, #0]
 8004da0:	2102      	movs	r1, #2
 8004da2:	f001 fe0f 	bl	80069c4 <SDMMC_CmdBusWidth>
      hsd->ErrorCode |= errorstate;
 8004da6:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8004da8:	6823      	ldr	r3, [r4, #0]
 8004daa:	4302      	orrs	r2, r0
 8004dac:	63a2      	str	r2, [r4, #56]	@ 0x38
 8004dae:	e7a0      	b.n	8004cf2 <HAL_SD_ConfigWideBusOperation+0x6a>
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8004db0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8004db4:	e7d6      	b.n	8004d64 <HAL_SD_ConfigWideBusOperation+0xdc>
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8004db6:	4630      	mov	r0, r6
 8004db8:	e7f5      	b.n	8004da6 <HAL_SD_ConfigWideBusOperation+0x11e>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004dba:	f04f 6180 	mov.w	r1, #67108864	@ 0x4000000
 8004dbe:	e7d1      	b.n	8004d64 <HAL_SD_ConfigWideBusOperation+0xdc>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004dc0:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 8004dc4:	e7ef      	b.n	8004da6 <HAL_SD_ConfigWideBusOperation+0x11e>
 8004dc6:	bf00      	nop
	...
 8004dd0:	004005ff 	.word	0x004005ff

08004dd4 <HAL_SD_GetCardState>:
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004dd4:	6d01      	ldr	r1, [r0, #80]	@ 0x50
{
 8004dd6:	b510      	push	{r4, lr}
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004dd8:	0409      	lsls	r1, r1, #16
{
 8004dda:	4604      	mov	r4, r0
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004ddc:	6800      	ldr	r0, [r0, #0]
 8004dde:	f001 ffe1 	bl	8006da4 <SDMMC_CmdSendStatus>
  if(errorstate != HAL_SD_ERROR_NONE)
 8004de2:	4601      	mov	r1, r0
 8004de4:	b120      	cbz	r0, 8004df0 <HAL_SD_GetCardState+0x1c>
    hsd->ErrorCode |= errorstate;
 8004de6:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8004de8:	430b      	orrs	r3, r1
 8004dea:	2000      	movs	r0, #0
 8004dec:	63a3      	str	r3, [r4, #56]	@ 0x38
}
 8004dee:	bd10      	pop	{r4, pc}
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004df0:	6820      	ldr	r0, [r4, #0]
 8004df2:	f001 f869 	bl	8005ec8 <SDIO_GetResponse>
  cardstate = ((resp1 >> 9U) & 0x0FU);
 8004df6:	f3c0 2043 	ubfx	r0, r0, #9, #4
}
 8004dfa:	bd10      	pop	{r4, pc}

08004dfc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004dfc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004e00:	b083      	sub	sp, #12
 8004e02:	461f      	mov	r7, r3
 8004e04:	4615      	mov	r5, r2
 8004e06:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8004e08:	460c      	mov	r4, r1
 8004e0a:	4680      	mov	r8, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004e0c:	f7fd fc46 	bl	800269c <HAL_GetTick>
 8004e10:	443e      	add	r6, r7
 8004e12:	1a36      	subs	r6, r6, r0
  tmp_tickstart = HAL_GetTick();
 8004e14:	f7fd fc42 	bl	800269c <HAL_GetTick>

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004e18:	4b2d      	ldr	r3, [pc, #180]	@ (8004ed0 <SPI_WaitFlagStateUntilTimeout+0xd4>)
 8004e1a:	681a      	ldr	r2, [r3, #0]
 8004e1c:	f3c2 32cb 	ubfx	r2, r2, #15, #12
 8004e20:	fb06 f202 	mul.w	r2, r6, r2
 8004e24:	3701      	adds	r7, #1
 8004e26:	9201      	str	r2, [sp, #4]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004e28:	d10d      	bne.n	8004e46 <SPI_WaitFlagStateUntilTimeout+0x4a>
 8004e2a:	f8d8 2000 	ldr.w	r2, [r8]
 8004e2e:	6893      	ldr	r3, [r2, #8]
 8004e30:	ea34 0303 	bics.w	r3, r4, r3
 8004e34:	bf0c      	ite	eq
 8004e36:	2301      	moveq	r3, #1
 8004e38:	2300      	movne	r3, #0
 8004e3a:	429d      	cmp	r5, r3
 8004e3c:	d1f7      	bne.n	8004e2e <SPI_WaitFlagStateUntilTimeout+0x32>
      }
      count--;
    }
  }

  return HAL_OK;
 8004e3e:	2000      	movs	r0, #0
}
 8004e40:	b003      	add	sp, #12
 8004e42:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004e46:	4681      	mov	r9, r0
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004e48:	f8d8 3000 	ldr.w	r3, [r8]
 8004e4c:	689b      	ldr	r3, [r3, #8]
 8004e4e:	ea34 0303 	bics.w	r3, r4, r3
 8004e52:	bf0c      	ite	eq
 8004e54:	2301      	moveq	r3, #1
 8004e56:	2300      	movne	r3, #0
 8004e58:	42ab      	cmp	r3, r5
 8004e5a:	d0f0      	beq.n	8004e3e <SPI_WaitFlagStateUntilTimeout+0x42>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004e5c:	f7fd fc1e 	bl	800269c <HAL_GetTick>
 8004e60:	eba0 0309 	sub.w	r3, r0, r9
 8004e64:	42b3      	cmp	r3, r6
 8004e66:	d208      	bcs.n	8004e7a <SPI_WaitFlagStateUntilTimeout+0x7e>
      if (count == 0U)
 8004e68:	9b01      	ldr	r3, [sp, #4]
        tmp_timeout = 0U;
 8004e6a:	2b00      	cmp	r3, #0
      count--;
 8004e6c:	9b01      	ldr	r3, [sp, #4]
 8004e6e:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 8004e72:	bf08      	it	eq
 8004e74:	2600      	moveq	r6, #0
      count--;
 8004e76:	9301      	str	r3, [sp, #4]
 8004e78:	e7e6      	b.n	8004e48 <SPI_WaitFlagStateUntilTimeout+0x4c>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e7a:	e9d8 3100 	ldrd	r3, r1, [r8]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004e7e:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e80:	f5b1 7f82 	cmp.w	r1, #260	@ 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004e84:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004e88:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e8a:	d014      	beq.n	8004eb6 <SPI_WaitFlagStateUntilTimeout+0xba>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004e8c:	f8d8 2028 	ldr.w	r2, [r8, #40]	@ 0x28
 8004e90:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 8004e94:	d107      	bne.n	8004ea6 <SPI_WaitFlagStateUntilTimeout+0xaa>
          SPI_RESET_CRC(hspi);
 8004e96:	681a      	ldr	r2, [r3, #0]
 8004e98:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004e9c:	601a      	str	r2, [r3, #0]
 8004e9e:	681a      	ldr	r2, [r3, #0]
 8004ea0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004ea4:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8004ea6:	2201      	movs	r2, #1
        __HAL_UNLOCK(hspi);
 8004ea8:	2300      	movs	r3, #0
        hspi->State = HAL_SPI_STATE_READY;
 8004eaa:	f888 2051 	strb.w	r2, [r8, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004eae:	f888 3050 	strb.w	r3, [r8, #80]	@ 0x50
 8004eb2:	2003      	movs	r0, #3
 8004eb4:	e7c4      	b.n	8004e40 <SPI_WaitFlagStateUntilTimeout+0x44>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004eb6:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8004eba:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 8004ebe:	d002      	beq.n	8004ec6 <SPI_WaitFlagStateUntilTimeout+0xca>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004ec0:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 8004ec4:	d1e2      	bne.n	8004e8c <SPI_WaitFlagStateUntilTimeout+0x90>
          __HAL_SPI_DISABLE(hspi);
 8004ec6:	681a      	ldr	r2, [r3, #0]
 8004ec8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004ecc:	601a      	str	r2, [r3, #0]
 8004ece:	e7dd      	b.n	8004e8c <SPI_WaitFlagStateUntilTimeout+0x90>
 8004ed0:	20000000 	.word	0x20000000

08004ed4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004ed4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ed8:	b084      	sub	sp, #16
 8004eda:	460f      	mov	r7, r1
 8004edc:	4690      	mov	r8, r2
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004ede:	9200      	str	r2, [sp, #0]
 8004ee0:	460b      	mov	r3, r1
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	2102      	movs	r1, #2
{
 8004ee6:	4604      	mov	r4, r0
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004ee8:	f7ff ff88 	bl	8004dfc <SPI_WaitFlagStateUntilTimeout>
 8004eec:	bb40      	cbnz	r0, 8004f40 <SPI_EndRxTxTransaction+0x6c>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004eee:	4b19      	ldr	r3, [pc, #100]	@ (8004f54 <SPI_EndRxTxTransaction+0x80>)
 8004ef0:	681d      	ldr	r5, [r3, #0]
 8004ef2:	4b19      	ldr	r3, [pc, #100]	@ (8004f58 <SPI_EndRxTxTransaction+0x84>)
 8004ef4:	fba3 3505 	umull	r3, r5, r3, r5
 8004ef8:	0d6d      	lsrs	r5, r5, #21
 8004efa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004efe:	fb03 f505 	mul.w	r5, r3, r5
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004f02:	6863      	ldr	r3, [r4, #4]
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004f04:	9503      	str	r5, [sp, #12]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004f06:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004f0a:	4606      	mov	r6, r0
 8004f0c:	d107      	bne.n	8004f1e <SPI_EndRxTxTransaction+0x4a>
 8004f0e:	e00d      	b.n	8004f2c <SPI_EndRxTxTransaction+0x58>
    {
      if (count == 0U)
      {
        break;
      }
      count--;
 8004f10:	9b03      	ldr	r3, [sp, #12]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004f12:	6821      	ldr	r1, [r4, #0]
      count--;
 8004f14:	3b01      	subs	r3, #1
 8004f16:	9303      	str	r3, [sp, #12]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004f18:	688b      	ldr	r3, [r1, #8]
 8004f1a:	061b      	lsls	r3, r3, #24
 8004f1c:	d502      	bpl.n	8004f24 <SPI_EndRxTxTransaction+0x50>
      if (count == 0U)
 8004f1e:	9b03      	ldr	r3, [sp, #12]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d1f5      	bne.n	8004f10 <SPI_EndRxTxTransaction+0x3c>
  }

  return HAL_OK;
}
 8004f24:	4630      	mov	r0, r6
 8004f26:	b004      	add	sp, #16
 8004f28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004f2c:	4602      	mov	r2, r0
 8004f2e:	f8cd 8000 	str.w	r8, [sp]
 8004f32:	463b      	mov	r3, r7
 8004f34:	2180      	movs	r1, #128	@ 0x80
 8004f36:	4620      	mov	r0, r4
 8004f38:	f7ff ff60 	bl	8004dfc <SPI_WaitFlagStateUntilTimeout>
 8004f3c:	2800      	cmp	r0, #0
 8004f3e:	d0f1      	beq.n	8004f24 <SPI_EndRxTxTransaction+0x50>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f40:	6d63      	ldr	r3, [r4, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004f42:	2603      	movs	r6, #3
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f44:	f043 0320 	orr.w	r3, r3, #32
}
 8004f48:	4630      	mov	r0, r6
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f4a:	6563      	str	r3, [r4, #84]	@ 0x54
}
 8004f4c:	b004      	add	sp, #16
 8004f4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004f52:	bf00      	nop
 8004f54:	20000000 	.word	0x20000000
 8004f58:	165e9f81 	.word	0x165e9f81

08004f5c <HAL_SPI_Init>:
  if (hspi == NULL)
 8004f5c:	2800      	cmp	r0, #0
 8004f5e:	d05c      	beq.n	800501a <HAL_SPI_Init+0xbe>
{
 8004f60:	b570      	push	{r4, r5, r6, lr}
 8004f62:	4604      	mov	r4, r0
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004f64:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8004f66:	2800      	cmp	r0, #0
 8004f68:	d047      	beq.n	8004ffa <HAL_SPI_Init+0x9e>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	e9c4 3304 	strd	r3, r3, [r4, #16]
  if (hspi->State == HAL_SPI_STATE_RESET)
 8004f70:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004f74:	2200      	movs	r2, #0
 8004f76:	62a2      	str	r2, [r4, #40]	@ 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8004f78:	f003 01ff 	and.w	r1, r3, #255	@ 0xff
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d042      	beq.n	8005006 <HAL_SPI_Init+0xaa>
 8004f80:	4694      	mov	ip, r2
  __HAL_SPI_DISABLE(hspi);
 8004f82:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004f84:	68a5      	ldr	r5, [r4, #8]
 8004f86:	69a2      	ldr	r2, [r4, #24]
 8004f88:	6a26      	ldr	r6, [r4, #32]
  hspi->State = HAL_SPI_STATE_BUSY;
 8004f8a:	2302      	movs	r3, #2
 8004f8c:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  __HAL_SPI_DISABLE(hspi);
 8004f90:	680b      	ldr	r3, [r1, #0]
 8004f92:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004f96:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004f98:	6863      	ldr	r3, [r4, #4]
 8004f9a:	f405 4504 	and.w	r5, r5, #33792	@ 0x8400
 8004f9e:	f403 7382 	and.w	r3, r3, #260	@ 0x104
 8004fa2:	432b      	orrs	r3, r5
 8004fa4:	68e5      	ldr	r5, [r4, #12]
 8004fa6:	f405 6500 	and.w	r5, r5, #2048	@ 0x800
 8004faa:	432b      	orrs	r3, r5
 8004fac:	6925      	ldr	r5, [r4, #16]
 8004fae:	f005 0502 	and.w	r5, r5, #2
 8004fb2:	432b      	orrs	r3, r5
 8004fb4:	6965      	ldr	r5, [r4, #20]
 8004fb6:	f005 0501 	and.w	r5, r5, #1
 8004fba:	432b      	orrs	r3, r5
 8004fbc:	69e5      	ldr	r5, [r4, #28]
 8004fbe:	f006 0e80 	and.w	lr, r6, #128	@ 0x80
 8004fc2:	f402 7600 	and.w	r6, r2, #512	@ 0x200
 8004fc6:	f005 0538 	and.w	r5, r5, #56	@ 0x38
 8004fca:	4333      	orrs	r3, r6
 8004fcc:	432b      	orrs	r3, r5
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004fce:	0c12      	lsrs	r2, r2, #16
 8004fd0:	f000 0010 	and.w	r0, r0, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004fd4:	ea43 030e 	orr.w	r3, r3, lr
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004fd8:	f002 0204 	and.w	r2, r2, #4
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004fdc:	ea43 030c 	orr.w	r3, r3, ip
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004fe0:	4302      	orrs	r2, r0
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004fe2:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004fe4:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004fe6:	69cb      	ldr	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004fe8:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004fea:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
  hspi->State     = HAL_SPI_STATE_READY;
 8004fee:	2201      	movs	r2, #1
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004ff0:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004ff2:	6560      	str	r0, [r4, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004ff4:	f884 2051 	strb.w	r2, [r4, #81]	@ 0x51
}
 8004ff8:	bd70      	pop	{r4, r5, r6, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004ffa:	6863      	ldr	r3, [r4, #4]
 8004ffc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005000:	d0b6      	beq.n	8004f70 <HAL_SPI_Init+0x14>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005002:	61e0      	str	r0, [r4, #28]
 8005004:	e7b4      	b.n	8004f70 <HAL_SPI_Init+0x14>
    HAL_SPI_MspInit(hspi);
 8005006:	4620      	mov	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 8005008:	f884 1050 	strb.w	r1, [r4, #80]	@ 0x50
    HAL_SPI_MspInit(hspi);
 800500c:	f7fc fde8 	bl	8001be0 <HAL_SPI_MspInit>
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005010:	e9d4 0309 	ldrd	r0, r3, [r4, #36]	@ 0x24
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005014:	f403 5c00 	and.w	ip, r3, #8192	@ 0x2000
 8005018:	e7b3      	b.n	8004f82 <HAL_SPI_Init+0x26>
    return HAL_ERROR;
 800501a:	2001      	movs	r0, #1
}
 800501c:	4770      	bx	lr
 800501e:	bf00      	nop

08005020 <HAL_SPI_TransmitReceive>:
{
 8005020:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005024:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8005026:	f890 0050 	ldrb.w	r0, [r0, #80]	@ 0x50
 800502a:	2801      	cmp	r0, #1
{
 800502c:	b082      	sub	sp, #8
  __HAL_LOCK(hspi);
 800502e:	f000 8096 	beq.w	800515e <HAL_SPI_TransmitReceive+0x13e>
 8005032:	461e      	mov	r6, r3
 8005034:	2301      	movs	r3, #1
 8005036:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  tickstart = HAL_GetTick();
 800503a:	4690      	mov	r8, r2
 800503c:	460f      	mov	r7, r1
 800503e:	f7fd fb2d 	bl	800269c <HAL_GetTick>
 8005042:	4605      	mov	r5, r0
  tmp_state           = hspi->State;
 8005044:	f894 0051 	ldrb.w	r0, [r4, #81]	@ 0x51
  tmp_mode            = hspi->Init.Mode;
 8005048:	6863      	ldr	r3, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800504a:	2801      	cmp	r0, #1
  tmp_state           = hspi->State;
 800504c:	b2c2      	uxtb	r2, r0
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800504e:	d00e      	beq.n	800506e <HAL_SPI_TransmitReceive+0x4e>
 8005050:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005054:	d006      	beq.n	8005064 <HAL_SPI_TransmitReceive+0x44>
    errorcode = HAL_BUSY;
 8005056:	2002      	movs	r0, #2
  __HAL_UNLOCK(hspi);
 8005058:	2300      	movs	r3, #0
 800505a:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
}
 800505e:	b002      	add	sp, #8
 8005060:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005064:	68a1      	ldr	r1, [r4, #8]
 8005066:	2900      	cmp	r1, #0
 8005068:	d1f5      	bne.n	8005056 <HAL_SPI_TransmitReceive+0x36>
 800506a:	2a04      	cmp	r2, #4
 800506c:	d1f3      	bne.n	8005056 <HAL_SPI_TransmitReceive+0x36>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800506e:	2f00      	cmp	r7, #0
 8005070:	d073      	beq.n	800515a <HAL_SPI_TransmitReceive+0x13a>
 8005072:	f1b8 0f00 	cmp.w	r8, #0
 8005076:	d070      	beq.n	800515a <HAL_SPI_TransmitReceive+0x13a>
 8005078:	2e00      	cmp	r6, #0
 800507a:	d06e      	beq.n	800515a <HAL_SPI_TransmitReceive+0x13a>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800507c:	f894 2051 	ldrb.w	r2, [r4, #81]	@ 0x51
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005080:	f8c4 8038 	str.w	r8, [r4, #56]	@ 0x38
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005084:	2a04      	cmp	r2, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005086:	bf1c      	itt	ne
 8005088:	2205      	movne	r2, #5
 800508a:	f884 2051 	strbne.w	r2, [r4, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800508e:	2200      	movs	r2, #0
 8005090:	6562      	str	r2, [r4, #84]	@ 0x54
  hspi->RxISR       = NULL;
 8005092:	e9c4 2210 	strd	r2, r2, [r4, #64]	@ 0x40
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005096:	6822      	ldr	r2, [r4, #0]
  hspi->RxXferCount = Size;
 8005098:	87e6      	strh	r6, [r4, #62]	@ 0x3e
  hspi->TxXferCount = Size;
 800509a:	86e6      	strh	r6, [r4, #54]	@ 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800509c:	6811      	ldr	r1, [r2, #0]
  hspi->RxXferSize  = Size;
 800509e:	87a6      	strh	r6, [r4, #60]	@ 0x3c
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80050a0:	0649      	lsls	r1, r1, #25
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80050a2:	6327      	str	r7, [r4, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80050a4:	86a6      	strh	r6, [r4, #52]	@ 0x34
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80050a6:	d403      	bmi.n	80050b0 <HAL_SPI_TransmitReceive+0x90>
    __HAL_SPI_ENABLE(hspi);
 80050a8:	6811      	ldr	r1, [r2, #0]
 80050aa:	f041 0140 	orr.w	r1, r1, #64	@ 0x40
 80050ae:	6011      	str	r1, [r2, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80050b0:	68e1      	ldr	r1, [r4, #12]
 80050b2:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 80050b6:	f000 808f 	beq.w	80051d8 <HAL_SPI_TransmitReceive+0x1b8>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	f000 8082 	beq.w	80051c4 <HAL_SPI_TransmitReceive+0x1a4>
 80050c0:	2e01      	cmp	r6, #1
 80050c2:	d07f      	beq.n	80051c4 <HAL_SPI_TransmitReceive+0x1a4>
 80050c4:	9b08      	ldr	r3, [sp, #32]
 80050c6:	3301      	adds	r3, #1
        txallowed = 1U;
 80050c8:	f04f 0601 	mov.w	r6, #1
 80050cc:	d028      	beq.n	8005120 <HAL_SPI_TransmitReceive+0x100>
 80050ce:	e04a      	b.n	8005166 <HAL_SPI_TransmitReceive+0x146>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80050d0:	6821      	ldr	r1, [r4, #0]
 80050d2:	688b      	ldr	r3, [r1, #8]
 80050d4:	079a      	lsls	r2, r3, #30
 80050d6:	d50f      	bpl.n	80050f8 <HAL_SPI_TransmitReceive+0xd8>
 80050d8:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 80050da:	b29b      	uxth	r3, r3
 80050dc:	b163      	cbz	r3, 80050f8 <HAL_SPI_TransmitReceive+0xd8>
 80050de:	b15e      	cbz	r6, 80050f8 <HAL_SPI_TransmitReceive+0xd8>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80050e0:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80050e2:	781b      	ldrb	r3, [r3, #0]
 80050e4:	730b      	strb	r3, [r1, #12]
        hspi->TxXferCount--;
 80050e6:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
        hspi->pTxBuffPtr++;
 80050e8:	6b22      	ldr	r2, [r4, #48]	@ 0x30
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80050ea:	6821      	ldr	r1, [r4, #0]
        hspi->TxXferCount--;
 80050ec:	3b01      	subs	r3, #1
        hspi->pTxBuffPtr++;
 80050ee:	3201      	adds	r2, #1
        hspi->TxXferCount--;
 80050f0:	b29b      	uxth	r3, r3
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80050f2:	2600      	movs	r6, #0
        hspi->TxXferCount--;
 80050f4:	86e3      	strh	r3, [r4, #54]	@ 0x36
        hspi->pTxBuffPtr++;
 80050f6:	6322      	str	r2, [r4, #48]	@ 0x30
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80050f8:	688b      	ldr	r3, [r1, #8]
 80050fa:	f013 0301 	ands.w	r3, r3, #1
 80050fe:	d00d      	beq.n	800511c <HAL_SPI_TransmitReceive+0xfc>
 8005100:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
 8005102:	b292      	uxth	r2, r2
 8005104:	b152      	cbz	r2, 800511c <HAL_SPI_TransmitReceive+0xfc>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005106:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8005108:	68c9      	ldr	r1, [r1, #12]
 800510a:	7011      	strb	r1, [r2, #0]
        hspi->RxXferCount--;
 800510c:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
        hspi->pRxBuffPtr++;
 800510e:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
        hspi->RxXferCount--;
 8005110:	3a01      	subs	r2, #1
        hspi->pRxBuffPtr++;
 8005112:	3101      	adds	r1, #1
        hspi->RxXferCount--;
 8005114:	b292      	uxth	r2, r2
        hspi->pRxBuffPtr++;
 8005116:	63a1      	str	r1, [r4, #56]	@ 0x38
        hspi->RxXferCount--;
 8005118:	87e2      	strh	r2, [r4, #62]	@ 0x3e
        txallowed = 1U;
 800511a:	461e      	mov	r6, r3
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800511c:	f7fd fabe 	bl	800269c <HAL_GetTick>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005120:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8005122:	b29b      	uxth	r3, r3
 8005124:	2b00      	cmp	r3, #0
 8005126:	d1d3      	bne.n	80050d0 <HAL_SPI_TransmitReceive+0xb0>
 8005128:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 800512a:	b29b      	uxth	r3, r3
 800512c:	2b00      	cmp	r3, #0
 800512e:	d1cf      	bne.n	80050d0 <HAL_SPI_TransmitReceive+0xb0>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005130:	9908      	ldr	r1, [sp, #32]
 8005132:	462a      	mov	r2, r5
 8005134:	4620      	mov	r0, r4
 8005136:	f7ff fecd 	bl	8004ed4 <SPI_EndRxTxTransaction>
 800513a:	2800      	cmp	r0, #0
 800513c:	f040 80cf 	bne.w	80052de <HAL_SPI_TransmitReceive+0x2be>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005140:	68a3      	ldr	r3, [r4, #8]
 8005142:	b933      	cbnz	r3, 8005152 <HAL_SPI_TransmitReceive+0x132>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005144:	6823      	ldr	r3, [r4, #0]
 8005146:	9001      	str	r0, [sp, #4]
 8005148:	68da      	ldr	r2, [r3, #12]
 800514a:	9201      	str	r2, [sp, #4]
 800514c:	689b      	ldr	r3, [r3, #8]
 800514e:	9301      	str	r3, [sp, #4]
 8005150:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005152:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8005154:	2b00      	cmp	r3, #0
 8005156:	f000 80b2 	beq.w	80052be <HAL_SPI_TransmitReceive+0x29e>
    errorcode = HAL_ERROR;
 800515a:	2001      	movs	r0, #1
 800515c:	e77c      	b.n	8005058 <HAL_SPI_TransmitReceive+0x38>
  __HAL_LOCK(hspi);
 800515e:	2002      	movs	r0, #2
}
 8005160:	b002      	add	sp, #8
 8005162:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005166:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8005168:	b29b      	uxth	r3, r3
 800516a:	b91b      	cbnz	r3, 8005174 <HAL_SPI_TransmitReceive+0x154>
 800516c:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 800516e:	b29b      	uxth	r3, r3
 8005170:	2b00      	cmp	r3, #0
 8005172:	d0dd      	beq.n	8005130 <HAL_SPI_TransmitReceive+0x110>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005174:	6822      	ldr	r2, [r4, #0]
 8005176:	6893      	ldr	r3, [r2, #8]
 8005178:	079b      	lsls	r3, r3, #30
 800517a:	d50f      	bpl.n	800519c <HAL_SPI_TransmitReceive+0x17c>
 800517c:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 800517e:	b29b      	uxth	r3, r3
 8005180:	b163      	cbz	r3, 800519c <HAL_SPI_TransmitReceive+0x17c>
 8005182:	b15e      	cbz	r6, 800519c <HAL_SPI_TransmitReceive+0x17c>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005184:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8005186:	781b      	ldrb	r3, [r3, #0]
 8005188:	7313      	strb	r3, [r2, #12]
        hspi->TxXferCount--;
 800518a:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
        hspi->pTxBuffPtr++;
 800518c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800518e:	6822      	ldr	r2, [r4, #0]
        hspi->TxXferCount--;
 8005190:	3b01      	subs	r3, #1
        hspi->pTxBuffPtr++;
 8005192:	3101      	adds	r1, #1
        hspi->TxXferCount--;
 8005194:	b29b      	uxth	r3, r3
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005196:	2600      	movs	r6, #0
        hspi->TxXferCount--;
 8005198:	86e3      	strh	r3, [r4, #54]	@ 0x36
        hspi->pTxBuffPtr++;
 800519a:	6321      	str	r1, [r4, #48]	@ 0x30
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800519c:	6893      	ldr	r3, [r2, #8]
 800519e:	f013 0301 	ands.w	r3, r3, #1
 80051a2:	d004      	beq.n	80051ae <HAL_SPI_TransmitReceive+0x18e>
 80051a4:	8fe1      	ldrh	r1, [r4, #62]	@ 0x3e
 80051a6:	b289      	uxth	r1, r1
 80051a8:	2900      	cmp	r1, #0
 80051aa:	f040 808c 	bne.w	80052c6 <HAL_SPI_TransmitReceive+0x2a6>
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80051ae:	f7fd fa75 	bl	800269c <HAL_GetTick>
 80051b2:	9b08      	ldr	r3, [sp, #32]
 80051b4:	1b40      	subs	r0, r0, r5
 80051b6:	4298      	cmp	r0, r3
 80051b8:	d3d5      	bcc.n	8005166 <HAL_SPI_TransmitReceive+0x146>
        hspi->State = HAL_SPI_STATE_READY;
 80051ba:	2301      	movs	r3, #1
 80051bc:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
        errorcode = HAL_TIMEOUT;
 80051c0:	2003      	movs	r0, #3
 80051c2:	e749      	b.n	8005058 <HAL_SPI_TransmitReceive+0x38>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80051c4:	783b      	ldrb	r3, [r7, #0]
 80051c6:	7313      	strb	r3, [r2, #12]
      hspi->TxXferCount--;
 80051c8:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80051ca:	6b22      	ldr	r2, [r4, #48]	@ 0x30
      hspi->TxXferCount--;
 80051cc:	3b01      	subs	r3, #1
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80051ce:	3201      	adds	r2, #1
      hspi->TxXferCount--;
 80051d0:	b29b      	uxth	r3, r3
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80051d2:	6322      	str	r2, [r4, #48]	@ 0x30
      hspi->TxXferCount--;
 80051d4:	86e3      	strh	r3, [r4, #54]	@ 0x36
 80051d6:	e775      	b.n	80050c4 <HAL_SPI_TransmitReceive+0xa4>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d13b      	bne.n	8005254 <HAL_SPI_TransmitReceive+0x234>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80051dc:	f837 3b02 	ldrh.w	r3, [r7], #2
 80051e0:	60d3      	str	r3, [r2, #12]
      hspi->TxXferCount--;
 80051e2:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80051e4:	6327      	str	r7, [r4, #48]	@ 0x30
      hspi->TxXferCount--;
 80051e6:	3b01      	subs	r3, #1
 80051e8:	b29b      	uxth	r3, r3
 80051ea:	86e3      	strh	r3, [r4, #54]	@ 0x36
 80051ec:	9b08      	ldr	r3, [sp, #32]
 80051ee:	3301      	adds	r3, #1
{
 80051f0:	f04f 0601 	mov.w	r6, #1
 80051f4:	d025      	beq.n	8005242 <HAL_SPI_TransmitReceive+0x222>
 80051f6:	e030      	b.n	800525a <HAL_SPI_TransmitReceive+0x23a>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80051f8:	6822      	ldr	r2, [r4, #0]
 80051fa:	6893      	ldr	r3, [r2, #8]
 80051fc:	0798      	lsls	r0, r3, #30
 80051fe:	d50d      	bpl.n	800521c <HAL_SPI_TransmitReceive+0x1fc>
 8005200:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8005202:	b29b      	uxth	r3, r3
 8005204:	b153      	cbz	r3, 800521c <HAL_SPI_TransmitReceive+0x1fc>
 8005206:	b146      	cbz	r6, 800521a <HAL_SPI_TransmitReceive+0x1fa>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005208:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800520a:	f831 3b02 	ldrh.w	r3, [r1], #2
 800520e:	60d3      	str	r3, [r2, #12]
        hspi->TxXferCount--;
 8005210:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005212:	6321      	str	r1, [r4, #48]	@ 0x30
        hspi->TxXferCount--;
 8005214:	3b01      	subs	r3, #1
 8005216:	b29b      	uxth	r3, r3
 8005218:	86e3      	strh	r3, [r4, #54]	@ 0x36
{
 800521a:	2600      	movs	r6, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800521c:	6893      	ldr	r3, [r2, #8]
 800521e:	f013 0301 	ands.w	r3, r3, #1
 8005222:	d00c      	beq.n	800523e <HAL_SPI_TransmitReceive+0x21e>
 8005224:	8fe1      	ldrh	r1, [r4, #62]	@ 0x3e
 8005226:	b289      	uxth	r1, r1
 8005228:	b149      	cbz	r1, 800523e <HAL_SPI_TransmitReceive+0x21e>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800522a:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800522c:	68d2      	ldr	r2, [r2, #12]
 800522e:	f821 2b02 	strh.w	r2, [r1], #2
        txallowed = 1U;
 8005232:	461e      	mov	r6, r3
        hspi->RxXferCount--;
 8005234:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005236:	63a1      	str	r1, [r4, #56]	@ 0x38
        hspi->RxXferCount--;
 8005238:	3b01      	subs	r3, #1
 800523a:	b29b      	uxth	r3, r3
 800523c:	87e3      	strh	r3, [r4, #62]	@ 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800523e:	f7fd fa2d 	bl	800269c <HAL_GetTick>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005242:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8005244:	b29b      	uxth	r3, r3
 8005246:	2b00      	cmp	r3, #0
 8005248:	d1d6      	bne.n	80051f8 <HAL_SPI_TransmitReceive+0x1d8>
 800524a:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 800524c:	b29b      	uxth	r3, r3
 800524e:	2b00      	cmp	r3, #0
 8005250:	d1d2      	bne.n	80051f8 <HAL_SPI_TransmitReceive+0x1d8>
 8005252:	e76d      	b.n	8005130 <HAL_SPI_TransmitReceive+0x110>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005254:	2e01      	cmp	r6, #1
 8005256:	d1c9      	bne.n	80051ec <HAL_SPI_TransmitReceive+0x1cc>
 8005258:	e7c0      	b.n	80051dc <HAL_SPI_TransmitReceive+0x1bc>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800525a:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 800525c:	b29b      	uxth	r3, r3
 800525e:	b923      	cbnz	r3, 800526a <HAL_SPI_TransmitReceive+0x24a>
 8005260:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8005262:	b29b      	uxth	r3, r3
 8005264:	2b00      	cmp	r3, #0
 8005266:	f43f af63 	beq.w	8005130 <HAL_SPI_TransmitReceive+0x110>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800526a:	6822      	ldr	r2, [r4, #0]
 800526c:	6893      	ldr	r3, [r2, #8]
 800526e:	0799      	lsls	r1, r3, #30
 8005270:	d50d      	bpl.n	800528e <HAL_SPI_TransmitReceive+0x26e>
 8005272:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8005274:	b29b      	uxth	r3, r3
 8005276:	b153      	cbz	r3, 800528e <HAL_SPI_TransmitReceive+0x26e>
 8005278:	b146      	cbz	r6, 800528c <HAL_SPI_TransmitReceive+0x26c>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800527a:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800527c:	f831 3b02 	ldrh.w	r3, [r1], #2
 8005280:	60d3      	str	r3, [r2, #12]
        hspi->TxXferCount--;
 8005282:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005284:	6321      	str	r1, [r4, #48]	@ 0x30
        hspi->TxXferCount--;
 8005286:	3b01      	subs	r3, #1
 8005288:	b29b      	uxth	r3, r3
 800528a:	86e3      	strh	r3, [r4, #54]	@ 0x36
        txallowed = 1U;
 800528c:	2600      	movs	r6, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800528e:	6893      	ldr	r3, [r2, #8]
 8005290:	f013 0301 	ands.w	r3, r3, #1
 8005294:	d00c      	beq.n	80052b0 <HAL_SPI_TransmitReceive+0x290>
 8005296:	8fe1      	ldrh	r1, [r4, #62]	@ 0x3e
 8005298:	b289      	uxth	r1, r1
 800529a:	b149      	cbz	r1, 80052b0 <HAL_SPI_TransmitReceive+0x290>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800529c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800529e:	68d2      	ldr	r2, [r2, #12]
 80052a0:	f821 2b02 	strh.w	r2, [r1], #2
        txallowed = 1U;
 80052a4:	461e      	mov	r6, r3
        hspi->RxXferCount--;
 80052a6:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80052a8:	63a1      	str	r1, [r4, #56]	@ 0x38
        hspi->RxXferCount--;
 80052aa:	3b01      	subs	r3, #1
 80052ac:	b29b      	uxth	r3, r3
 80052ae:	87e3      	strh	r3, [r4, #62]	@ 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80052b0:	f7fd f9f4 	bl	800269c <HAL_GetTick>
 80052b4:	9b08      	ldr	r3, [sp, #32]
 80052b6:	1b40      	subs	r0, r0, r5
 80052b8:	4298      	cmp	r0, r3
 80052ba:	d3ce      	bcc.n	800525a <HAL_SPI_TransmitReceive+0x23a>
 80052bc:	e77d      	b.n	80051ba <HAL_SPI_TransmitReceive+0x19a>
    hspi->State = HAL_SPI_STATE_READY;
 80052be:	2301      	movs	r3, #1
 80052c0:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
 80052c4:	e6c8      	b.n	8005058 <HAL_SPI_TransmitReceive+0x38>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80052c6:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80052c8:	68d2      	ldr	r2, [r2, #12]
 80052ca:	700a      	strb	r2, [r1, #0]
        hspi->RxXferCount--;
 80052cc:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
        hspi->pRxBuffPtr++;
 80052ce:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
        hspi->RxXferCount--;
 80052d0:	3a01      	subs	r2, #1
        hspi->pRxBuffPtr++;
 80052d2:	3101      	adds	r1, #1
        hspi->RxXferCount--;
 80052d4:	b292      	uxth	r2, r2
        hspi->pRxBuffPtr++;
 80052d6:	63a1      	str	r1, [r4, #56]	@ 0x38
        hspi->RxXferCount--;
 80052d8:	87e2      	strh	r2, [r4, #62]	@ 0x3e
        txallowed = 1U;
 80052da:	461e      	mov	r6, r3
 80052dc:	e767      	b.n	80051ae <HAL_SPI_TransmitReceive+0x18e>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80052de:	2320      	movs	r3, #32
 80052e0:	6563      	str	r3, [r4, #84]	@ 0x54
    goto error;
 80052e2:	e73a      	b.n	800515a <HAL_SPI_TransmitReceive+0x13a>

080052e4 <HAL_SRAM_Init>:
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 80052e4:	b348      	cbz	r0, 800533a <HAL_SRAM_Init+0x56>
{
 80052e6:	b570      	push	{r4, r5, r6, lr}
  {
    return HAL_ERROR;
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 80052e8:	f890 3049 	ldrb.w	r3, [r0, #73]	@ 0x49
 80052ec:	4615      	mov	r5, r2
 80052ee:	460e      	mov	r6, r1
 80052f0:	4604      	mov	r4, r0
 80052f2:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80052f6:	b1db      	cbz	r3, 8005330 <HAL_SRAM_Init+0x4c>
    HAL_SRAM_MspInit(hsram);
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 80052f8:	4621      	mov	r1, r4
 80052fa:	f851 0b08 	ldr.w	r0, [r1], #8
 80052fe:	f000 fd3b 	bl	8005d78 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8005302:	68a2      	ldr	r2, [r4, #8]
 8005304:	6820      	ldr	r0, [r4, #0]
 8005306:	4631      	mov	r1, r6
 8005308:	f000 fd6c 	bl	8005de4 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 800530c:	e9d4 0201 	ldrd	r0, r2, [r4, #4]
 8005310:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8005312:	4629      	mov	r1, r5
 8005314:	f000 fd88 	bl	8005e28 <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8005318:	6822      	ldr	r2, [r4, #0]
 800531a:	68a1      	ldr	r1, [r4, #8]
 800531c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8005320:	2501      	movs	r5, #1
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8005322:	432b      	orrs	r3, r5
 8005324:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  hsram->State = HAL_SRAM_STATE_READY;
 8005328:	f884 5049 	strb.w	r5, [r4, #73]	@ 0x49

  return HAL_OK;
 800532c:	2000      	movs	r0, #0
}
 800532e:	bd70      	pop	{r4, r5, r6, pc}
    hsram->Lock = HAL_UNLOCKED;
 8005330:	f880 2048 	strb.w	r2, [r0, #72]	@ 0x48
    HAL_SRAM_MspInit(hsram);
 8005334:	f7fc fd32 	bl	8001d9c <HAL_SRAM_MspInit>
 8005338:	e7de      	b.n	80052f8 <HAL_SRAM_Init+0x14>
    return HAL_ERROR;
 800533a:	2001      	movs	r0, #1
}
 800533c:	4770      	bx	lr
 800533e:	bf00      	nop

08005340 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005340:	2800      	cmp	r0, #0
 8005342:	f000 808f 	beq.w	8005464 <HAL_TIM_Base_Init+0x124>
{
 8005346:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005348:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800534c:	4604      	mov	r4, r0
 800534e:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8005352:	2b00      	cmp	r3, #0
 8005354:	f000 8081 	beq.w	800545a <HAL_TIM_Base_Init+0x11a>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005358:	6822      	ldr	r2, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800535a:	4943      	ldr	r1, [pc, #268]	@ (8005468 <HAL_TIM_Base_Init+0x128>)
  htim->State = HAL_TIM_STATE_BUSY;
 800535c:	2302      	movs	r3, #2
 800535e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005362:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8005364:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005366:	d064      	beq.n	8005432 <HAL_TIM_Base_Init+0xf2>
 8005368:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 800536c:	d030      	beq.n	80053d0 <HAL_TIM_Base_Init+0x90>
 800536e:	f5a1 417c 	sub.w	r1, r1, #64512	@ 0xfc00
 8005372:	428a      	cmp	r2, r1
 8005374:	d02c      	beq.n	80053d0 <HAL_TIM_Base_Init+0x90>
 8005376:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800537a:	428a      	cmp	r2, r1
 800537c:	d028      	beq.n	80053d0 <HAL_TIM_Base_Init+0x90>
 800537e:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8005382:	428a      	cmp	r2, r1
 8005384:	d024      	beq.n	80053d0 <HAL_TIM_Base_Init+0x90>
 8005386:	f501 4178 	add.w	r1, r1, #63488	@ 0xf800
 800538a:	428a      	cmp	r2, r1
 800538c:	d051      	beq.n	8005432 <HAL_TIM_Base_Init+0xf2>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800538e:	4937      	ldr	r1, [pc, #220]	@ (800546c <HAL_TIM_Base_Init+0x12c>)
 8005390:	428a      	cmp	r2, r1
 8005392:	d021      	beq.n	80053d8 <HAL_TIM_Base_Init+0x98>
 8005394:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8005398:	428a      	cmp	r2, r1
 800539a:	d01d      	beq.n	80053d8 <HAL_TIM_Base_Init+0x98>
 800539c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80053a0:	428a      	cmp	r2, r1
 80053a2:	d019      	beq.n	80053d8 <HAL_TIM_Base_Init+0x98>
 80053a4:	f5a1 3198 	sub.w	r1, r1, #77824	@ 0x13000
 80053a8:	428a      	cmp	r2, r1
 80053aa:	d015      	beq.n	80053d8 <HAL_TIM_Base_Init+0x98>
 80053ac:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80053b0:	428a      	cmp	r2, r1
 80053b2:	d011      	beq.n	80053d8 <HAL_TIM_Base_Init+0x98>
 80053b4:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80053b8:	428a      	cmp	r2, r1
 80053ba:	d00d      	beq.n	80053d8 <HAL_TIM_Base_Init+0x98>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80053bc:	69a5      	ldr	r5, [r4, #24]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80053be:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80053c0:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80053c2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80053c6:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 80053c8:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80053ca:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80053cc:	6291      	str	r1, [r2, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80053ce:	e010      	b.n	80053f2 <HAL_TIM_Base_Init+0xb2>
    tmpcr1 |= Structure->CounterMode;
 80053d0:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80053d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 80053d6:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80053d8:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80053da:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 80053dc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80053e0:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80053e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 80053e6:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80053e8:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 80053ea:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 80053ec:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80053ee:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80053f0:	6291      	str	r1, [r2, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80053f2:	2301      	movs	r3, #1
 80053f4:	6153      	str	r3, [r2, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80053f6:	6913      	ldr	r3, [r2, #16]
 80053f8:	07db      	lsls	r3, r3, #31
 80053fa:	d503      	bpl.n	8005404 <HAL_TIM_Base_Init+0xc4>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80053fc:	6913      	ldr	r3, [r2, #16]
 80053fe:	f023 0301 	bic.w	r3, r3, #1
 8005402:	6113      	str	r3, [r2, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005404:	2301      	movs	r3, #1
 8005406:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800540a:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 800540e:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8005412:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8005416:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800541a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800541e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005422:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8005426:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 800542a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 800542e:	2000      	movs	r0, #0
}
 8005430:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 8005432:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005434:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005436:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 800543a:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 800543c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005440:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005442:	69a1      	ldr	r1, [r4, #24]
 8005444:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005448:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 800544a:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800544c:	68e3      	ldr	r3, [r4, #12]
 800544e:	62d3      	str	r3, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005450:	6863      	ldr	r3, [r4, #4]
 8005452:	6293      	str	r3, [r2, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8005454:	6963      	ldr	r3, [r4, #20]
 8005456:	6313      	str	r3, [r2, #48]	@ 0x30
 8005458:	e7cb      	b.n	80053f2 <HAL_TIM_Base_Init+0xb2>
    htim->Lock = HAL_UNLOCKED;
 800545a:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 800545e:	f7fc fbfb 	bl	8001c58 <HAL_TIM_Base_MspInit>
 8005462:	e779      	b.n	8005358 <HAL_TIM_Base_Init+0x18>
    return HAL_ERROR;
 8005464:	2001      	movs	r0, #1
}
 8005466:	4770      	bx	lr
 8005468:	40010000 	.word	0x40010000
 800546c:	40014000 	.word	0x40014000

08005470 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8005470:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8005474:	2b01      	cmp	r3, #1
 8005476:	d12c      	bne.n	80054d2 <HAL_TIM_Base_Start+0x62>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005478:	6803      	ldr	r3, [r0, #0]
 800547a:	4a17      	ldr	r2, [pc, #92]	@ (80054d8 <HAL_TIM_Base_Start+0x68>)
  htim->State = HAL_TIM_STATE_BUSY;
 800547c:	2102      	movs	r1, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800547e:	4293      	cmp	r3, r2
  htim->State = HAL_TIM_STATE_BUSY;
 8005480:	f880 103d 	strb.w	r1, [r0, #61]	@ 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005484:	d01a      	beq.n	80054bc <HAL_TIM_Base_Start+0x4c>
 8005486:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800548a:	d017      	beq.n	80054bc <HAL_TIM_Base_Start+0x4c>
 800548c:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8005490:	4293      	cmp	r3, r2
 8005492:	d013      	beq.n	80054bc <HAL_TIM_Base_Start+0x4c>
 8005494:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005498:	4293      	cmp	r3, r2
 800549a:	d00f      	beq.n	80054bc <HAL_TIM_Base_Start+0x4c>
 800549c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80054a0:	4293      	cmp	r3, r2
 80054a2:	d00b      	beq.n	80054bc <HAL_TIM_Base_Start+0x4c>
 80054a4:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 80054a8:	4293      	cmp	r3, r2
 80054aa:	d007      	beq.n	80054bc <HAL_TIM_Base_Start+0x4c>
 80054ac:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d003      	beq.n	80054bc <HAL_TIM_Base_Start+0x4c>
 80054b4:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 80054b8:	4293      	cmp	r3, r2
 80054ba:	d104      	bne.n	80054c6 <HAL_TIM_Base_Start+0x56>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80054bc:	689a      	ldr	r2, [r3, #8]
 80054be:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054c2:	2a06      	cmp	r2, #6
 80054c4:	d003      	beq.n	80054ce <HAL_TIM_Base_Start+0x5e>
      __HAL_TIM_ENABLE(htim);
 80054c6:	681a      	ldr	r2, [r3, #0]
 80054c8:	f042 0201 	orr.w	r2, r2, #1
 80054cc:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80054ce:	2000      	movs	r0, #0
 80054d0:	4770      	bx	lr
    return HAL_ERROR;
 80054d2:	2001      	movs	r0, #1
}
 80054d4:	4770      	bx	lr
 80054d6:	bf00      	nop
 80054d8:	40010000 	.word	0x40010000

080054dc <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 80054dc:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80054e0:	2b01      	cmp	r3, #1
 80054e2:	d12f      	bne.n	8005544 <HAL_TIM_Base_Start_IT+0x68>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80054e4:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054e6:	4918      	ldr	r1, [pc, #96]	@ (8005548 <HAL_TIM_Base_Start_IT+0x6c>)
  htim->State = HAL_TIM_STATE_BUSY;
 80054e8:	2202      	movs	r2, #2
 80054ea:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80054ee:	68da      	ldr	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054f0:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80054f2:	f042 0201 	orr.w	r2, r2, #1
 80054f6:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054f8:	d019      	beq.n	800552e <HAL_TIM_Base_Start_IT+0x52>
 80054fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054fe:	d016      	beq.n	800552e <HAL_TIM_Base_Start_IT+0x52>
 8005500:	4a12      	ldr	r2, [pc, #72]	@ (800554c <HAL_TIM_Base_Start_IT+0x70>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d013      	beq.n	800552e <HAL_TIM_Base_Start_IT+0x52>
 8005506:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800550a:	4293      	cmp	r3, r2
 800550c:	d00f      	beq.n	800552e <HAL_TIM_Base_Start_IT+0x52>
 800550e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005512:	4293      	cmp	r3, r2
 8005514:	d00b      	beq.n	800552e <HAL_TIM_Base_Start_IT+0x52>
 8005516:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 800551a:	4293      	cmp	r3, r2
 800551c:	d007      	beq.n	800552e <HAL_TIM_Base_Start_IT+0x52>
 800551e:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 8005522:	4293      	cmp	r3, r2
 8005524:	d003      	beq.n	800552e <HAL_TIM_Base_Start_IT+0x52>
 8005526:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 800552a:	4293      	cmp	r3, r2
 800552c:	d104      	bne.n	8005538 <HAL_TIM_Base_Start_IT+0x5c>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800552e:	689a      	ldr	r2, [r3, #8]
 8005530:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005534:	2a06      	cmp	r2, #6
 8005536:	d003      	beq.n	8005540 <HAL_TIM_Base_Start_IT+0x64>
      __HAL_TIM_ENABLE(htim);
 8005538:	681a      	ldr	r2, [r3, #0]
 800553a:	f042 0201 	orr.w	r2, r2, #1
 800553e:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8005540:	2000      	movs	r0, #0
 8005542:	4770      	bx	lr
    return HAL_ERROR;
 8005544:	2001      	movs	r0, #1
}
 8005546:	4770      	bx	lr
 8005548:	40010000 	.word	0x40010000
 800554c:	40000400 	.word	0x40000400

08005550 <HAL_TIM_PWM_MspInit>:
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
 8005550:	4770      	bx	lr
 8005552:	bf00      	nop

08005554 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8005554:	2800      	cmp	r0, #0
 8005556:	f000 808f 	beq.w	8005678 <HAL_TIM_PWM_Init+0x124>
{
 800555a:	b538      	push	{r3, r4, r5, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 800555c:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8005560:	4604      	mov	r4, r0
 8005562:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8005566:	2b00      	cmp	r3, #0
 8005568:	f000 8081 	beq.w	800566e <HAL_TIM_PWM_Init+0x11a>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800556c:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800556e:	4943      	ldr	r1, [pc, #268]	@ (800567c <HAL_TIM_PWM_Init+0x128>)
  htim->State = HAL_TIM_STATE_BUSY;
 8005570:	2302      	movs	r3, #2
 8005572:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005576:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8005578:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800557a:	d064      	beq.n	8005646 <HAL_TIM_PWM_Init+0xf2>
 800557c:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8005580:	d030      	beq.n	80055e4 <HAL_TIM_PWM_Init+0x90>
 8005582:	f5a1 417c 	sub.w	r1, r1, #64512	@ 0xfc00
 8005586:	428a      	cmp	r2, r1
 8005588:	d02c      	beq.n	80055e4 <HAL_TIM_PWM_Init+0x90>
 800558a:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800558e:	428a      	cmp	r2, r1
 8005590:	d028      	beq.n	80055e4 <HAL_TIM_PWM_Init+0x90>
 8005592:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8005596:	428a      	cmp	r2, r1
 8005598:	d024      	beq.n	80055e4 <HAL_TIM_PWM_Init+0x90>
 800559a:	f501 4178 	add.w	r1, r1, #63488	@ 0xf800
 800559e:	428a      	cmp	r2, r1
 80055a0:	d051      	beq.n	8005646 <HAL_TIM_PWM_Init+0xf2>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80055a2:	4937      	ldr	r1, [pc, #220]	@ (8005680 <HAL_TIM_PWM_Init+0x12c>)
 80055a4:	428a      	cmp	r2, r1
 80055a6:	d021      	beq.n	80055ec <HAL_TIM_PWM_Init+0x98>
 80055a8:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80055ac:	428a      	cmp	r2, r1
 80055ae:	d01d      	beq.n	80055ec <HAL_TIM_PWM_Init+0x98>
 80055b0:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80055b4:	428a      	cmp	r2, r1
 80055b6:	d019      	beq.n	80055ec <HAL_TIM_PWM_Init+0x98>
 80055b8:	f5a1 3198 	sub.w	r1, r1, #77824	@ 0x13000
 80055bc:	428a      	cmp	r2, r1
 80055be:	d015      	beq.n	80055ec <HAL_TIM_PWM_Init+0x98>
 80055c0:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80055c4:	428a      	cmp	r2, r1
 80055c6:	d011      	beq.n	80055ec <HAL_TIM_PWM_Init+0x98>
 80055c8:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80055cc:	428a      	cmp	r2, r1
 80055ce:	d00d      	beq.n	80055ec <HAL_TIM_PWM_Init+0x98>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80055d0:	69a5      	ldr	r5, [r4, #24]
  TIMx->PSC = Structure->Prescaler;
 80055d2:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80055d4:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80055d6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80055da:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 80055dc:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80055de:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80055e0:	6291      	str	r1, [r2, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80055e2:	e010      	b.n	8005606 <HAL_TIM_PWM_Init+0xb2>
    tmpcr1 |= Structure->CounterMode;
 80055e4:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80055e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 80055ea:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80055ec:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80055ee:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 80055f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80055f4:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80055f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 80055fa:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80055fc:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 80055fe:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8005600:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005602:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005604:	6291      	str	r1, [r2, #40]	@ 0x28
  TIMx->EGR = TIM_EGR_UG;
 8005606:	2301      	movs	r3, #1
 8005608:	6153      	str	r3, [r2, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800560a:	6913      	ldr	r3, [r2, #16]
 800560c:	07db      	lsls	r3, r3, #31
 800560e:	d503      	bpl.n	8005618 <HAL_TIM_PWM_Init+0xc4>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005610:	6913      	ldr	r3, [r2, #16]
 8005612:	f023 0301 	bic.w	r3, r3, #1
 8005616:	6113      	str	r3, [r2, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005618:	2301      	movs	r3, #1
 800561a:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800561e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8005622:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8005626:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800562a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800562e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005632:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005636:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800563a:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 800563e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8005642:	2000      	movs	r0, #0
}
 8005644:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 8005646:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005648:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800564a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 800564e:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 8005650:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005654:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005656:	69a1      	ldr	r1, [r4, #24]
 8005658:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800565c:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 800565e:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005660:	68e3      	ldr	r3, [r4, #12]
 8005662:	62d3      	str	r3, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005664:	6863      	ldr	r3, [r4, #4]
 8005666:	6293      	str	r3, [r2, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8005668:	6963      	ldr	r3, [r4, #20]
 800566a:	6313      	str	r3, [r2, #48]	@ 0x30
 800566c:	e7cb      	b.n	8005606 <HAL_TIM_PWM_Init+0xb2>
    htim->Lock = HAL_UNLOCKED;
 800566e:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8005672:	f7ff ff6d 	bl	8005550 <HAL_TIM_PWM_MspInit>
 8005676:	e779      	b.n	800556c <HAL_TIM_PWM_Init+0x18>
    return HAL_ERROR;
 8005678:	2001      	movs	r0, #1
}
 800567a:	4770      	bx	lr
 800567c:	40010000 	.word	0x40010000
 8005680:	40014000 	.word	0x40014000

08005684 <HAL_TIM_PWM_Start>:
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
 8005684:	bb69      	cbnz	r1, 80056e2 <HAL_TIM_PWM_Start+0x5e>
 8005686:	f890 303e 	ldrb.w	r3, [r0, #62]	@ 0x3e
 800568a:	2b01      	cmp	r3, #1
 800568c:	d135      	bne.n	80056fa <HAL_TIM_PWM_Start+0x76>
 800568e:	2302      	movs	r3, #2
 8005690:	f880 303e 	strb.w	r3, [r0, #62]	@ 0x3e
 8005694:	6803      	ldr	r3, [r0, #0]
 8005696:	f001 011f 	and.w	r1, r1, #31
 800569a:	6a18      	ldr	r0, [r3, #32]
 800569c:	2201      	movs	r2, #1
 800569e:	408a      	lsls	r2, r1
 80056a0:	ea20 0002 	bic.w	r0, r0, r2
 80056a4:	6218      	str	r0, [r3, #32]
 80056a6:	6a18      	ldr	r0, [r3, #32]
 80056a8:	4925      	ldr	r1, [pc, #148]	@ (8005740 <HAL_TIM_PWM_Start+0xbc>)
 80056aa:	4302      	orrs	r2, r0
 80056ac:	428b      	cmp	r3, r1
 80056ae:	621a      	str	r2, [r3, #32]
 80056b0:	d025      	beq.n	80056fe <HAL_TIM_PWM_Start+0x7a>
 80056b2:	4a24      	ldr	r2, [pc, #144]	@ (8005744 <HAL_TIM_PWM_Start+0xc0>)
 80056b4:	4293      	cmp	r3, r2
 80056b6:	d022      	beq.n	80056fe <HAL_TIM_PWM_Start+0x7a>
 80056b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056bc:	d006      	beq.n	80056cc <HAL_TIM_PWM_Start+0x48>
 80056be:	4a22      	ldr	r2, [pc, #136]	@ (8005748 <HAL_TIM_PWM_Start+0xc4>)
 80056c0:	4293      	cmp	r3, r2
 80056c2:	d003      	beq.n	80056cc <HAL_TIM_PWM_Start+0x48>
 80056c4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80056c8:	4293      	cmp	r3, r2
 80056ca:	d12d      	bne.n	8005728 <HAL_TIM_PWM_Start+0xa4>
 80056cc:	689a      	ldr	r2, [r3, #8]
 80056ce:	f002 0207 	and.w	r2, r2, #7
 80056d2:	2a06      	cmp	r2, #6
 80056d4:	d003      	beq.n	80056de <HAL_TIM_PWM_Start+0x5a>
 80056d6:	681a      	ldr	r2, [r3, #0]
 80056d8:	f042 0201 	orr.w	r2, r2, #1
 80056dc:	601a      	str	r2, [r3, #0]
 80056de:	2000      	movs	r0, #0
 80056e0:	4770      	bx	lr
 80056e2:	2904      	cmp	r1, #4
 80056e4:	d010      	beq.n	8005708 <HAL_TIM_PWM_Start+0x84>
 80056e6:	2908      	cmp	r1, #8
 80056e8:	d016      	beq.n	8005718 <HAL_TIM_PWM_Start+0x94>
 80056ea:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 80056ee:	2b01      	cmp	r3, #1
 80056f0:	d103      	bne.n	80056fa <HAL_TIM_PWM_Start+0x76>
 80056f2:	2302      	movs	r3, #2
 80056f4:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
 80056f8:	e7cc      	b.n	8005694 <HAL_TIM_PWM_Start+0x10>
 80056fa:	2001      	movs	r0, #1
 80056fc:	4770      	bx	lr
 80056fe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005700:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005704:	645a      	str	r2, [r3, #68]	@ 0x44
 8005706:	e7e1      	b.n	80056cc <HAL_TIM_PWM_Start+0x48>
 8005708:	f890 303f 	ldrb.w	r3, [r0, #63]	@ 0x3f
 800570c:	2b01      	cmp	r3, #1
 800570e:	d1f4      	bne.n	80056fa <HAL_TIM_PWM_Start+0x76>
 8005710:	2302      	movs	r3, #2
 8005712:	f880 303f 	strb.w	r3, [r0, #63]	@ 0x3f
 8005716:	e7bd      	b.n	8005694 <HAL_TIM_PWM_Start+0x10>
 8005718:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800571c:	2b01      	cmp	r3, #1
 800571e:	d1ec      	bne.n	80056fa <HAL_TIM_PWM_Start+0x76>
 8005720:	2302      	movs	r3, #2
 8005722:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
 8005726:	e7b5      	b.n	8005694 <HAL_TIM_PWM_Start+0x10>
 8005728:	4a08      	ldr	r2, [pc, #32]	@ (800574c <HAL_TIM_PWM_Start+0xc8>)
 800572a:	4293      	cmp	r3, r2
 800572c:	d0ce      	beq.n	80056cc <HAL_TIM_PWM_Start+0x48>
 800572e:	4a08      	ldr	r2, [pc, #32]	@ (8005750 <HAL_TIM_PWM_Start+0xcc>)
 8005730:	4293      	cmp	r3, r2
 8005732:	d0cb      	beq.n	80056cc <HAL_TIM_PWM_Start+0x48>
 8005734:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8005738:	4293      	cmp	r3, r2
 800573a:	d1cc      	bne.n	80056d6 <HAL_TIM_PWM_Start+0x52>
 800573c:	e7c6      	b.n	80056cc <HAL_TIM_PWM_Start+0x48>
 800573e:	bf00      	nop
 8005740:	40010000 	.word	0x40010000
 8005744:	40010400 	.word	0x40010400
 8005748:	40000400 	.word	0x40000400
 800574c:	40000c00 	.word	0x40000c00
 8005750:	40014000 	.word	0x40014000

08005754 <HAL_TIM_PWM_Stop>:
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
 8005754:	6803      	ldr	r3, [r0, #0]
 8005756:	b410      	push	{r4}
 8005758:	6a1a      	ldr	r2, [r3, #32]
 800575a:	f001 041f 	and.w	r4, r1, #31
 800575e:	f04f 0c01 	mov.w	ip, #1
 8005762:	fa0c fc04 	lsl.w	ip, ip, r4
 8005766:	ea22 020c 	bic.w	r2, r2, ip
 800576a:	621a      	str	r2, [r3, #32]
 800576c:	4a20      	ldr	r2, [pc, #128]	@ (80057f0 <HAL_TIM_PWM_Stop+0x9c>)
 800576e:	6a1c      	ldr	r4, [r3, #32]
 8005770:	621c      	str	r4, [r3, #32]
 8005772:	4293      	cmp	r3, r2
 8005774:	d015      	beq.n	80057a2 <HAL_TIM_PWM_Stop+0x4e>
 8005776:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800577a:	4293      	cmp	r3, r2
 800577c:	d011      	beq.n	80057a2 <HAL_TIM_PWM_Stop+0x4e>
 800577e:	6a1c      	ldr	r4, [r3, #32]
 8005780:	f241 1211 	movw	r2, #4369	@ 0x1111
 8005784:	4214      	tst	r4, r2
 8005786:	d104      	bne.n	8005792 <HAL_TIM_PWM_Stop+0x3e>
 8005788:	6a1c      	ldr	r4, [r3, #32]
 800578a:	f240 4244 	movw	r2, #1092	@ 0x444
 800578e:	4214      	tst	r4, r2
 8005790:	d022      	beq.n	80057d8 <HAL_TIM_PWM_Stop+0x84>
 8005792:	2301      	movs	r3, #1
 8005794:	b9a1      	cbnz	r1, 80057c0 <HAL_TIM_PWM_Stop+0x6c>
 8005796:	f880 303e 	strb.w	r3, [r0, #62]	@ 0x3e
 800579a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800579e:	2000      	movs	r0, #0
 80057a0:	4770      	bx	lr
 80057a2:	6a1c      	ldr	r4, [r3, #32]
 80057a4:	f241 1211 	movw	r2, #4369	@ 0x1111
 80057a8:	4214      	tst	r4, r2
 80057aa:	d1e8      	bne.n	800577e <HAL_TIM_PWM_Stop+0x2a>
 80057ac:	6a1c      	ldr	r4, [r3, #32]
 80057ae:	f240 4244 	movw	r2, #1092	@ 0x444
 80057b2:	4214      	tst	r4, r2
 80057b4:	d1e3      	bne.n	800577e <HAL_TIM_PWM_Stop+0x2a>
 80057b6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80057b8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80057bc:	645a      	str	r2, [r3, #68]	@ 0x44
 80057be:	e7de      	b.n	800577e <HAL_TIM_PWM_Stop+0x2a>
 80057c0:	2904      	cmp	r1, #4
 80057c2:	d00e      	beq.n	80057e2 <HAL_TIM_PWM_Stop+0x8e>
 80057c4:	2908      	cmp	r1, #8
 80057c6:	bf0c      	ite	eq
 80057c8:	f880 3040 	strbeq.w	r3, [r0, #64]	@ 0x40
 80057cc:	f880 3041 	strbne.w	r3, [r0, #65]	@ 0x41
 80057d0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80057d4:	2000      	movs	r0, #0
 80057d6:	4770      	bx	lr
 80057d8:	681a      	ldr	r2, [r3, #0]
 80057da:	f022 0201 	bic.w	r2, r2, #1
 80057de:	601a      	str	r2, [r3, #0]
 80057e0:	e7d7      	b.n	8005792 <HAL_TIM_PWM_Stop+0x3e>
 80057e2:	f880 303f 	strb.w	r3, [r0, #63]	@ 0x3f
 80057e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80057ea:	2000      	movs	r0, #0
 80057ec:	4770      	bx	lr
 80057ee:	bf00      	nop
 80057f0:	40010000 	.word	0x40010000

080057f4 <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 80057f4:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80057f8:	2b01      	cmp	r3, #1
 80057fa:	f000 80c7 	beq.w	800598c <HAL_TIM_PWM_ConfigChannel+0x198>
 80057fe:	2301      	movs	r3, #1
{
 8005800:	b570      	push	{r4, r5, r6, lr}
 8005802:	4684      	mov	ip, r0
  __HAL_LOCK(htim);
 8005804:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 8005808:	2a0c      	cmp	r2, #12
 800580a:	d808      	bhi.n	800581e <HAL_TIM_PWM_ConfigChannel+0x2a>
 800580c:	e8df f002 	tbb	[pc, r2]
 8005810:	0707073e 	.word	0x0707073e
 8005814:	07070768 	.word	0x07070768
 8005818:	07070794 	.word	0x07070794
 800581c:	0c          	.byte	0x0c
 800581d:	00          	.byte	0x00
  __HAL_UNLOCK(htim);
 800581e:	2300      	movs	r3, #0
 8005820:	f88c 303c 	strb.w	r3, [ip, #60]	@ 0x3c
  switch (Channel)
 8005824:	2001      	movs	r0, #1
}
 8005826:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005828:	6803      	ldr	r3, [r0, #0]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800582a:	680d      	ldr	r5, [r1, #0]
  tmpccer = TIMx->CCER;
 800582c:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800582e:	6a18      	ldr	r0, [r3, #32]
 8005830:	f420 5080 	bic.w	r0, r0, #4096	@ 0x1000
 8005834:	6218      	str	r0, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8005836:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8005838:	69d8      	ldr	r0, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800583a:	f420 40e6 	bic.w	r0, r0, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800583e:	ea40 2005 	orr.w	r0, r0, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005842:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8005844:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005848:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800584c:	4d6b      	ldr	r5, [pc, #428]	@ (80059fc <HAL_TIM_PWM_ConfigChannel+0x208>)
 800584e:	42ab      	cmp	r3, r5
 8005850:	f000 80ae 	beq.w	80059b0 <HAL_TIM_PWM_ConfigChannel+0x1bc>
 8005854:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005858:	42ab      	cmp	r3, r5
 800585a:	f000 80a9 	beq.w	80059b0 <HAL_TIM_PWM_ConfigChannel+0x1bc>
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800585e:	605c      	str	r4, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005860:	61d8      	str	r0, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005862:	6848      	ldr	r0, [r1, #4]
 8005864:	6418      	str	r0, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005866:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005868:	69da      	ldr	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800586a:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800586c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005870:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005872:	69da      	ldr	r2, [r3, #28]
 8005874:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005878:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800587a:	69da      	ldr	r2, [r3, #28]
 800587c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8005880:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 8005882:	2300      	movs	r3, #0
 8005884:	f88c 303c 	strb.w	r3, [ip, #60]	@ 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8005888:	2000      	movs	r0, #0
}
 800588a:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800588c:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 800588e:	680d      	ldr	r5, [r1, #0]
  tmpccer = TIMx->CCER;
 8005890:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005892:	6a18      	ldr	r0, [r3, #32]
 8005894:	f020 0001 	bic.w	r0, r0, #1
 8005898:	6218      	str	r0, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 800589a:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 800589c:	6998      	ldr	r0, [r3, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800589e:	f020 0073 	bic.w	r0, r0, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 80058a2:	4328      	orrs	r0, r5
  tmpccer |= OC_Config->OCPolarity;
 80058a4:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 80058a6:	f022 0202 	bic.w	r2, r2, #2
  tmpccer |= OC_Config->OCPolarity;
 80058aa:	432a      	orrs	r2, r5
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80058ac:	4d53      	ldr	r5, [pc, #332]	@ (80059fc <HAL_TIM_PWM_ConfigChannel+0x208>)
 80058ae:	42ab      	cmp	r3, r5
 80058b0:	f000 8084 	beq.w	80059bc <HAL_TIM_PWM_ConfigChannel+0x1c8>
 80058b4:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80058b8:	42ab      	cmp	r3, r5
 80058ba:	d07f      	beq.n	80059bc <HAL_TIM_PWM_ConfigChannel+0x1c8>
  TIMx->CR2 = tmpcr2;
 80058bc:	605c      	str	r4, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 80058be:	6198      	str	r0, [r3, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 80058c0:	6848      	ldr	r0, [r1, #4]
 80058c2:	6358      	str	r0, [r3, #52]	@ 0x34
  TIMx->CCER = tmpccer;
 80058c4:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80058c6:	699a      	ldr	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80058c8:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80058ca:	f042 0208 	orr.w	r2, r2, #8
 80058ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80058d0:	699a      	ldr	r2, [r3, #24]
 80058d2:	f022 0204 	bic.w	r2, r2, #4
 80058d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80058d8:	699a      	ldr	r2, [r3, #24]
 80058da:	430a      	orrs	r2, r1
 80058dc:	619a      	str	r2, [r3, #24]
      break;
 80058de:	e7d0      	b.n	8005882 <HAL_TIM_PWM_ConfigChannel+0x8e>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80058e0:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80058e2:	680d      	ldr	r5, [r1, #0]
  tmpccer = TIMx->CCER;
 80058e4:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80058e6:	6a18      	ldr	r0, [r3, #32]
 80058e8:	f020 0010 	bic.w	r0, r0, #16
 80058ec:	6218      	str	r0, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80058ee:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 80058f0:	6998      	ldr	r0, [r3, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80058f2:	f420 40e6 	bic.w	r0, r0, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80058f6:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80058fa:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 80058fc:	f022 0220 	bic.w	r2, r2, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005900:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005904:	4d3d      	ldr	r5, [pc, #244]	@ (80059fc <HAL_TIM_PWM_ConfigChannel+0x208>)
 8005906:	42ab      	cmp	r3, r5
 8005908:	d067      	beq.n	80059da <HAL_TIM_PWM_ConfigChannel+0x1e6>
 800590a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800590e:	42ab      	cmp	r3, r5
 8005910:	d063      	beq.n	80059da <HAL_TIM_PWM_ConfigChannel+0x1e6>
  TIMx->CR2 = tmpcr2;
 8005912:	605c      	str	r4, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 8005914:	6198      	str	r0, [r3, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8005916:	6848      	ldr	r0, [r1, #4]
 8005918:	6398      	str	r0, [r3, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 800591a:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800591c:	699a      	ldr	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800591e:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005920:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005924:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005926:	699a      	ldr	r2, [r3, #24]
 8005928:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800592c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800592e:	699a      	ldr	r2, [r3, #24]
 8005930:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8005934:	619a      	str	r2, [r3, #24]
      break;
 8005936:	e7a4      	b.n	8005882 <HAL_TIM_PWM_ConfigChannel+0x8e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005938:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 800593a:	680d      	ldr	r5, [r1, #0]
  tmpccer = TIMx->CCER;
 800593c:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800593e:	6a18      	ldr	r0, [r3, #32]
 8005940:	f420 7080 	bic.w	r0, r0, #256	@ 0x100
 8005944:	6218      	str	r0, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8005946:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8005948:	69d8      	ldr	r0, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800594a:	f020 0073 	bic.w	r0, r0, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 800594e:	4328      	orrs	r0, r5
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005950:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8005952:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005956:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800595a:	4d28      	ldr	r5, [pc, #160]	@ (80059fc <HAL_TIM_PWM_ConfigChannel+0x208>)
 800595c:	42ab      	cmp	r3, r5
 800595e:	d017      	beq.n	8005990 <HAL_TIM_PWM_ConfigChannel+0x19c>
 8005960:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005964:	42ab      	cmp	r3, r5
 8005966:	d013      	beq.n	8005990 <HAL_TIM_PWM_ConfigChannel+0x19c>
  TIMx->CR2 = tmpcr2;
 8005968:	605c      	str	r4, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 800596a:	61d8      	str	r0, [r3, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 800596c:	6848      	ldr	r0, [r1, #4]
 800596e:	63d8      	str	r0, [r3, #60]	@ 0x3c
  TIMx->CCER = tmpccer;
 8005970:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005972:	69da      	ldr	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005974:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005976:	f042 0208 	orr.w	r2, r2, #8
 800597a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800597c:	69da      	ldr	r2, [r3, #28]
 800597e:	f022 0204 	bic.w	r2, r2, #4
 8005982:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005984:	69da      	ldr	r2, [r3, #28]
 8005986:	430a      	orrs	r2, r1
 8005988:	61da      	str	r2, [r3, #28]
      break;
 800598a:	e77a      	b.n	8005882 <HAL_TIM_PWM_ConfigChannel+0x8e>
  __HAL_LOCK(htim);
 800598c:	2002      	movs	r0, #2
}
 800598e:	4770      	bx	lr
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005990:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8005992:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005996:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800599a:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800599e:	f424 5440 	bic.w	r4, r4, #12288	@ 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80059a2:	ea46 0e05 	orr.w	lr, r6, r5
    tmpccer &= ~TIM_CCER_CC3NE;
 80059a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80059aa:	ea44 140e 	orr.w	r4, r4, lr, lsl #4
 80059ae:	e7db      	b.n	8005968 <HAL_TIM_PWM_ConfigChannel+0x174>
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80059b0:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 80059b2:	f424 4480 	bic.w	r4, r4, #16384	@ 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80059b6:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 80059ba:	e750      	b.n	800585e <HAL_TIM_PWM_ConfigChannel+0x6a>
    tmpccer |= OC_Config->OCNPolarity;
 80059bc:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 80059be:	f022 0208 	bic.w	r2, r2, #8
    tmpccer |= OC_Config->OCNPolarity;
 80059c2:	432a      	orrs	r2, r5
    tmpcr2 |= OC_Config->OCNIdleState;
 80059c4:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80059c8:	f424 7440 	bic.w	r4, r4, #768	@ 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 80059cc:	ea46 0e05 	orr.w	lr, r6, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 80059d0:	f022 0204 	bic.w	r2, r2, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 80059d4:	ea4e 0404 	orr.w	r4, lr, r4
 80059d8:	e770      	b.n	80058bc <HAL_TIM_PWM_ConfigChannel+0xc8>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80059da:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 80059dc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80059e0:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80059e4:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80059e8:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80059ec:	ea46 0e05 	orr.w	lr, r6, r5
    tmpccer &= ~TIM_CCER_CC2NE;
 80059f0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80059f4:	ea44 048e 	orr.w	r4, r4, lr, lsl #2
 80059f8:	e78b      	b.n	8005912 <HAL_TIM_PWM_ConfigChannel+0x11e>
 80059fa:	bf00      	nop
 80059fc:	40010000 	.word	0x40010000

08005a00 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8005a00:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8005a04:	2a01      	cmp	r2, #1
 8005a06:	d06e      	beq.n	8005ae6 <HAL_TIM_ConfigClockSource+0xe6>
 8005a08:	4603      	mov	r3, r0
  tmpsmcr = htim->Instance->SMCR;
 8005a0a:	6802      	ldr	r2, [r0, #0]
{
 8005a0c:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 8005a0e:	2001      	movs	r0, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8005a10:	2402      	movs	r4, #2
  __HAL_LOCK(htim);
 8005a12:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8005a16:	f883 403d 	strb.w	r4, [r3, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8005a1a:	6894      	ldr	r4, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a1c:	f424 447f 	bic.w	r4, r4, #65280	@ 0xff00
 8005a20:	f024 0477 	bic.w	r4, r4, #119	@ 0x77
  htim->Instance->SMCR = tmpsmcr;
 8005a24:	6094      	str	r4, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8005a26:	680c      	ldr	r4, [r1, #0]
 8005a28:	2c60      	cmp	r4, #96	@ 0x60
 8005a2a:	d076      	beq.n	8005b1a <HAL_TIM_ConfigClockSource+0x11a>
 8005a2c:	d811      	bhi.n	8005a52 <HAL_TIM_ConfigClockSource+0x52>
 8005a2e:	2c40      	cmp	r4, #64	@ 0x40
 8005a30:	d05b      	beq.n	8005aea <HAL_TIM_ConfigClockSource+0xea>
 8005a32:	d82e      	bhi.n	8005a92 <HAL_TIM_ConfigClockSource+0x92>
 8005a34:	2c20      	cmp	r4, #32
 8005a36:	d004      	beq.n	8005a42 <HAL_TIM_ConfigClockSource+0x42>
 8005a38:	f200 8088 	bhi.w	8005b4c <HAL_TIM_ConfigClockSource+0x14c>
 8005a3c:	f034 0110 	bics.w	r1, r4, #16
 8005a40:	d11f      	bne.n	8005a82 <HAL_TIM_ConfigClockSource+0x82>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005a42:	6891      	ldr	r1, [r2, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005a44:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005a48:	4321      	orrs	r1, r4
 8005a4a:	f041 0107 	orr.w	r1, r1, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005a4e:	6091      	str	r1, [r2, #8]
}
 8005a50:	e016      	b.n	8005a80 <HAL_TIM_ConfigClockSource+0x80>
  switch (sClockSourceConfig->ClockSource)
 8005a52:	f5b4 5f80 	cmp.w	r4, #4096	@ 0x1000
 8005a56:	d013      	beq.n	8005a80 <HAL_TIM_ConfigClockSource+0x80>
 8005a58:	f5b4 5f00 	cmp.w	r4, #8192	@ 0x2000
 8005a5c:	d033      	beq.n	8005ac6 <HAL_TIM_ConfigClockSource+0xc6>
 8005a5e:	2c70      	cmp	r4, #112	@ 0x70
 8005a60:	d10f      	bne.n	8005a82 <HAL_TIM_ConfigClockSource+0x82>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005a62:	e9d1 5001 	ldrd	r5, r0, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8005a66:	6894      	ldr	r4, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005a68:	4328      	orrs	r0, r5
 8005a6a:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a6c:	f424 417f 	bic.w	r1, r4, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005a70:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
 8005a74:	4308      	orrs	r0, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005a76:	6090      	str	r0, [r2, #8]
      tmpsmcr = htim->Instance->SMCR;
 8005a78:	6891      	ldr	r1, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005a7a:	f041 0177 	orr.w	r1, r1, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 8005a7e:	6091      	str	r1, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005a80:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8005a82:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 8005a84:	2200      	movs	r2, #0
  htim->State = HAL_TIM_STATE_READY;
 8005a86:	f883 103d 	strb.w	r1, [r3, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8005a8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8005a8e:	bc30      	pop	{r4, r5}
 8005a90:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 8005a92:	2c50      	cmp	r4, #80	@ 0x50
 8005a94:	d1f5      	bne.n	8005a82 <HAL_TIM_ConfigClockSource+0x82>
                               sClockSourceConfig->ClockPolarity,
 8005a96:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8005a98:	68cc      	ldr	r4, [r1, #12]
  tmpccer = TIMx->CCER;
 8005a9a:	6a11      	ldr	r1, [r2, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005a9c:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8005aa0:	4308      	orrs	r0, r1
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005aa2:	6a11      	ldr	r1, [r2, #32]
 8005aa4:	f021 0101 	bic.w	r1, r1, #1
 8005aa8:	6211      	str	r1, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005aaa:	6991      	ldr	r1, [r2, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005aac:	f021 01f0 	bic.w	r1, r1, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005ab0:	ea41 1104 	orr.w	r1, r1, r4, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8005ab4:	6191      	str	r1, [r2, #24]
  TIMx->CCER = tmpccer;
 8005ab6:	6210      	str	r0, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 8005ab8:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005aba:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005abe:	f041 0157 	orr.w	r1, r1, #87	@ 0x57
  TIMx->SMCR = tmpsmcr;
 8005ac2:	6091      	str	r1, [r2, #8]
}
 8005ac4:	e7dc      	b.n	8005a80 <HAL_TIM_ConfigClockSource+0x80>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005ac6:	e9d1 5001 	ldrd	r5, r0, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8005aca:	6894      	ldr	r4, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005acc:	4328      	orrs	r0, r5
 8005ace:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ad0:	f424 417f 	bic.w	r1, r4, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005ad4:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
 8005ad8:	4308      	orrs	r0, r1
  TIMx->SMCR = tmpsmcr;
 8005ada:	6090      	str	r0, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005adc:	6891      	ldr	r1, [r2, #8]
 8005ade:	f441 4180 	orr.w	r1, r1, #16384	@ 0x4000
 8005ae2:	6091      	str	r1, [r2, #8]
      break;
 8005ae4:	e7cc      	b.n	8005a80 <HAL_TIM_ConfigClockSource+0x80>
  __HAL_LOCK(htim);
 8005ae6:	2002      	movs	r0, #2
}
 8005ae8:	4770      	bx	lr
                               sClockSourceConfig->ClockPolarity,
 8005aea:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8005aec:	68cc      	ldr	r4, [r1, #12]
  tmpccer = TIMx->CCER;
 8005aee:	6a11      	ldr	r1, [r2, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005af0:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8005af4:	4308      	orrs	r0, r1
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005af6:	6a11      	ldr	r1, [r2, #32]
 8005af8:	f021 0101 	bic.w	r1, r1, #1
 8005afc:	6211      	str	r1, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005afe:	6991      	ldr	r1, [r2, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005b00:	f021 01f0 	bic.w	r1, r1, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005b04:	ea41 1104 	orr.w	r1, r1, r4, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8005b08:	6191      	str	r1, [r2, #24]
  TIMx->CCER = tmpccer;
 8005b0a:	6210      	str	r0, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 8005b0c:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005b0e:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005b12:	f041 0147 	orr.w	r1, r1, #71	@ 0x47
  TIMx->SMCR = tmpsmcr;
 8005b16:	6091      	str	r1, [r2, #8]
}
 8005b18:	e7b2      	b.n	8005a80 <HAL_TIM_ConfigClockSource+0x80>
                               sClockSourceConfig->ClockPolarity,
 8005b1a:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8005b1c:	68cc      	ldr	r4, [r1, #12]
  tmpccer = TIMx->CCER;
 8005b1e:	6a11      	ldr	r1, [r2, #32]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005b20:	f021 01a0 	bic.w	r1, r1, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8005b24:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b28:	6a10      	ldr	r0, [r2, #32]
 8005b2a:	f020 0010 	bic.w	r0, r0, #16
 8005b2e:	6210      	str	r0, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b30:	6990      	ldr	r0, [r2, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005b32:	f420 4070 	bic.w	r0, r0, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005b36:	ea40 3004 	orr.w	r0, r0, r4, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8005b3a:	6190      	str	r0, [r2, #24]
  TIMx->CCER = tmpccer;
 8005b3c:	6211      	str	r1, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 8005b3e:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005b40:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005b44:	f041 0167 	orr.w	r1, r1, #103	@ 0x67
  TIMx->SMCR = tmpsmcr;
 8005b48:	6091      	str	r1, [r2, #8]
}
 8005b4a:	e799      	b.n	8005a80 <HAL_TIM_ConfigClockSource+0x80>
  switch (sClockSourceConfig->ClockSource)
 8005b4c:	2c30      	cmp	r4, #48	@ 0x30
 8005b4e:	f43f af78 	beq.w	8005a42 <HAL_TIM_ConfigClockSource+0x42>
 8005b52:	e796      	b.n	8005a82 <HAL_TIM_ConfigClockSource+0x82>

08005b54 <HAL_TIM_OC_DelayElapsedCallback>:
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 8005b54:	4770      	bx	lr
 8005b56:	bf00      	nop

08005b58 <HAL_TIM_IC_CaptureCallback>:
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 8005b58:	4770      	bx	lr
 8005b5a:	bf00      	nop

08005b5c <HAL_TIM_PWM_PulseFinishedCallback>:
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 8005b5c:	4770      	bx	lr
 8005b5e:	bf00      	nop

08005b60 <HAL_TIM_TriggerCallback>:
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 8005b60:	4770      	bx	lr
 8005b62:	bf00      	nop

08005b64 <HAL_TIM_IRQHandler>:
  uint32_t itsource = htim->Instance->DIER;
 8005b64:	6803      	ldr	r3, [r0, #0]
{
 8005b66:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = htim->Instance->DIER;
 8005b68:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005b6a:	691d      	ldr	r5, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005b6c:	07a9      	lsls	r1, r5, #30
{
 8005b6e:	4604      	mov	r4, r0
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005b70:	d501      	bpl.n	8005b76 <HAL_TIM_IRQHandler+0x12>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005b72:	07b2      	lsls	r2, r6, #30
 8005b74:	d451      	bmi.n	8005c1a <HAL_TIM_IRQHandler+0xb6>
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005b76:	0769      	lsls	r1, r5, #29
 8005b78:	d501      	bpl.n	8005b7e <HAL_TIM_IRQHandler+0x1a>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005b7a:	0772      	lsls	r2, r6, #29
 8005b7c:	d43a      	bmi.n	8005bf4 <HAL_TIM_IRQHandler+0x90>
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005b7e:	072b      	lsls	r3, r5, #28
 8005b80:	d501      	bpl.n	8005b86 <HAL_TIM_IRQHandler+0x22>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005b82:	0730      	lsls	r0, r6, #28
 8005b84:	d424      	bmi.n	8005bd0 <HAL_TIM_IRQHandler+0x6c>
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005b86:	06ea      	lsls	r2, r5, #27
 8005b88:	d501      	bpl.n	8005b8e <HAL_TIM_IRQHandler+0x2a>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005b8a:	06f3      	lsls	r3, r6, #27
 8005b8c:	d410      	bmi.n	8005bb0 <HAL_TIM_IRQHandler+0x4c>
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005b8e:	07e8      	lsls	r0, r5, #31
 8005b90:	d501      	bpl.n	8005b96 <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005b92:	07f1      	lsls	r1, r6, #31
 8005b94:	d457      	bmi.n	8005c46 <HAL_TIM_IRQHandler+0xe2>
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005b96:	062a      	lsls	r2, r5, #24
 8005b98:	d501      	bpl.n	8005b9e <HAL_TIM_IRQHandler+0x3a>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005b9a:	0633      	lsls	r3, r6, #24
 8005b9c:	d45b      	bmi.n	8005c56 <HAL_TIM_IRQHandler+0xf2>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005b9e:	0668      	lsls	r0, r5, #25
 8005ba0:	d501      	bpl.n	8005ba6 <HAL_TIM_IRQHandler+0x42>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005ba2:	0671      	lsls	r1, r6, #25
 8005ba4:	d45f      	bmi.n	8005c66 <HAL_TIM_IRQHandler+0x102>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005ba6:	06aa      	lsls	r2, r5, #26
 8005ba8:	d501      	bpl.n	8005bae <HAL_TIM_IRQHandler+0x4a>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005baa:	06b3      	lsls	r3, r6, #26
 8005bac:	d442      	bmi.n	8005c34 <HAL_TIM_IRQHandler+0xd0>
}
 8005bae:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005bb0:	6823      	ldr	r3, [r4, #0]
 8005bb2:	f06f 0210 	mvn.w	r2, #16
 8005bb6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005bb8:	2208      	movs	r2, #8
 8005bba:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005bbc:	69db      	ldr	r3, [r3, #28]
 8005bbe:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8005bc2:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005bc4:	d063      	beq.n	8005c8e <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8005bc6:	f7ff ffc7 	bl	8005b58 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bca:	2300      	movs	r3, #0
 8005bcc:	7723      	strb	r3, [r4, #28]
 8005bce:	e7de      	b.n	8005b8e <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005bd0:	6823      	ldr	r3, [r4, #0]
 8005bd2:	f06f 0208 	mvn.w	r2, #8
 8005bd6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005bd8:	2204      	movs	r2, #4
 8005bda:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005bdc:	69db      	ldr	r3, [r3, #28]
 8005bde:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8005be0:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005be2:	d151      	bne.n	8005c88 <HAL_TIM_IRQHandler+0x124>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005be4:	f7ff ffb6 	bl	8005b54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005be8:	4620      	mov	r0, r4
 8005bea:	f7ff ffb7 	bl	8005b5c <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bee:	2300      	movs	r3, #0
 8005bf0:	7723      	strb	r3, [r4, #28]
 8005bf2:	e7c8      	b.n	8005b86 <HAL_TIM_IRQHandler+0x22>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005bf4:	6823      	ldr	r3, [r4, #0]
 8005bf6:	f06f 0204 	mvn.w	r2, #4
 8005bfa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005bfc:	2202      	movs	r2, #2
 8005bfe:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005c00:	699b      	ldr	r3, [r3, #24]
 8005c02:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8005c06:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005c08:	d13b      	bne.n	8005c82 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c0a:	f7ff ffa3 	bl	8005b54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c0e:	4620      	mov	r0, r4
 8005c10:	f7ff ffa4 	bl	8005b5c <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c14:	2300      	movs	r3, #0
 8005c16:	7723      	strb	r3, [r4, #28]
 8005c18:	e7b1      	b.n	8005b7e <HAL_TIM_IRQHandler+0x1a>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005c1a:	f06f 0202 	mvn.w	r2, #2
 8005c1e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005c20:	2201      	movs	r2, #1
 8005c22:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005c24:	699b      	ldr	r3, [r3, #24]
 8005c26:	079b      	lsls	r3, r3, #30
 8005c28:	d025      	beq.n	8005c76 <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 8005c2a:	f7ff ff95 	bl	8005b58 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c2e:	2300      	movs	r3, #0
 8005c30:	7723      	strb	r3, [r4, #28]
 8005c32:	e7a0      	b.n	8005b76 <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005c34:	6823      	ldr	r3, [r4, #0]
 8005c36:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 8005c3a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005c3c:	611a      	str	r2, [r3, #16]
}
 8005c3e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      HAL_TIMEx_CommutCallback(htim);
 8005c42:	f000 b895 	b.w	8005d70 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005c46:	6823      	ldr	r3, [r4, #0]
 8005c48:	f06f 0201 	mvn.w	r2, #1
 8005c4c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8005c4e:	4620      	mov	r0, r4
 8005c50:	f7fb fdf8 	bl	8001844 <HAL_TIM_PeriodElapsedCallback>
 8005c54:	e79f      	b.n	8005b96 <HAL_TIM_IRQHandler+0x32>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005c56:	6823      	ldr	r3, [r4, #0]
 8005c58:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005c5c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8005c5e:	4620      	mov	r0, r4
 8005c60:	f000 f888 	bl	8005d74 <HAL_TIMEx_BreakCallback>
 8005c64:	e79b      	b.n	8005b9e <HAL_TIM_IRQHandler+0x3a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005c66:	6823      	ldr	r3, [r4, #0]
 8005c68:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005c6c:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8005c6e:	4620      	mov	r0, r4
 8005c70:	f7ff ff76 	bl	8005b60 <HAL_TIM_TriggerCallback>
 8005c74:	e797      	b.n	8005ba6 <HAL_TIM_IRQHandler+0x42>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c76:	f7ff ff6d 	bl	8005b54 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c7a:	4620      	mov	r0, r4
 8005c7c:	f7ff ff6e 	bl	8005b5c <HAL_TIM_PWM_PulseFinishedCallback>
 8005c80:	e7d5      	b.n	8005c2e <HAL_TIM_IRQHandler+0xca>
        HAL_TIM_IC_CaptureCallback(htim);
 8005c82:	f7ff ff69 	bl	8005b58 <HAL_TIM_IC_CaptureCallback>
 8005c86:	e7c5      	b.n	8005c14 <HAL_TIM_IRQHandler+0xb0>
        HAL_TIM_IC_CaptureCallback(htim);
 8005c88:	f7ff ff66 	bl	8005b58 <HAL_TIM_IC_CaptureCallback>
 8005c8c:	e7af      	b.n	8005bee <HAL_TIM_IRQHandler+0x8a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c8e:	f7ff ff61 	bl	8005b54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c92:	4620      	mov	r0, r4
 8005c94:	f7ff ff62 	bl	8005b5c <HAL_TIM_PWM_PulseFinishedCallback>
 8005c98:	e797      	b.n	8005bca <HAL_TIM_IRQHandler+0x66>
 8005c9a:	bf00      	nop

08005c9c <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c9c:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8005ca0:	2a01      	cmp	r2, #1
 8005ca2:	d037      	beq.n	8005d14 <HAL_TIMEx_MasterConfigSynchronization+0x78>
 8005ca4:	4603      	mov	r3, r0

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005ca6:	6802      	ldr	r2, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8005ca8:	2002      	movs	r0, #2
{
 8005caa:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 8005cac:	f883 003d 	strb.w	r0, [r3, #61]	@ 0x3d
  tmpcr2 = htim->Instance->CR2;
 8005cb0:	6850      	ldr	r0, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005cb2:	680d      	ldr	r5, [r1, #0]
  tmpsmcr = htim->Instance->SMCR;
 8005cb4:	6894      	ldr	r4, [r2, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8005cb6:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005cba:	4328      	orrs	r0, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005cbc:	6050      	str	r0, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005cbe:	4816      	ldr	r0, [pc, #88]	@ (8005d18 <HAL_TIMEx_MasterConfigSynchronization+0x7c>)
 8005cc0:	4282      	cmp	r2, r0
 8005cc2:	d01a      	beq.n	8005cfa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 8005cc4:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8005cc8:	d017      	beq.n	8005cfa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 8005cca:	f5a0 407c 	sub.w	r0, r0, #64512	@ 0xfc00
 8005cce:	4282      	cmp	r2, r0
 8005cd0:	d013      	beq.n	8005cfa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 8005cd2:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8005cd6:	4282      	cmp	r2, r0
 8005cd8:	d00f      	beq.n	8005cfa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 8005cda:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8005cde:	4282      	cmp	r2, r0
 8005ce0:	d00b      	beq.n	8005cfa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 8005ce2:	f500 4078 	add.w	r0, r0, #63488	@ 0xf800
 8005ce6:	4282      	cmp	r2, r0
 8005ce8:	d007      	beq.n	8005cfa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 8005cea:	f500 5070 	add.w	r0, r0, #15360	@ 0x3c00
 8005cee:	4282      	cmp	r2, r0
 8005cf0:	d003      	beq.n	8005cfa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 8005cf2:	f5a0 3094 	sub.w	r0, r0, #75776	@ 0x12800
 8005cf6:	4282      	cmp	r2, r0
 8005cf8:	d104      	bne.n	8005d04 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005cfa:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005cfc:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005d00:	430c      	orrs	r4, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005d02:	6094      	str	r4, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8005d04:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8005d06:	2201      	movs	r2, #1
 8005d08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8005d0c:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 8005d10:	bc30      	pop	{r4, r5}
 8005d12:	4770      	bx	lr
  __HAL_LOCK(htim);
 8005d14:	2002      	movs	r0, #2
}
 8005d16:	4770      	bx	lr
 8005d18:	40010000 	.word	0x40010000

08005d1c <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d1c:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8005d20:	2b01      	cmp	r3, #1
 8005d22:	d023      	beq.n	8005d6c <HAL_TIMEx_ConfigBreakDeadTime+0x50>
{
 8005d24:	b410      	push	{r4}
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005d26:	e9d1 4302 	ldrd	r4, r3, [r1, #8]
 8005d2a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d2e:	4602      	mov	r2, r0
 8005d30:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005d32:	6848      	ldr	r0, [r1, #4]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005d34:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005d36:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005d3a:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005d3c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005d40:	6908      	ldr	r0, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005d42:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005d44:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005d48:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005d4a:	6948      	ldr	r0, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005d4c:	69cc      	ldr	r4, [r1, #28]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005d4e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005d52:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005d54:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005d58:	6810      	ldr	r0, [r2, #0]

  __HAL_UNLOCK(htim);
 8005d5a:	2100      	movs	r1, #0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005d5c:	4323      	orrs	r3, r4
  htim->Instance->BDTR = tmpbdtr;
 8005d5e:	6443      	str	r3, [r0, #68]	@ 0x44
  __HAL_UNLOCK(htim);
 8005d60:	f882 103c 	strb.w	r1, [r2, #60]	@ 0x3c

  return HAL_OK;
 8005d64:	4608      	mov	r0, r1
}
 8005d66:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005d6a:	4770      	bx	lr
  __HAL_LOCK(htim);
 8005d6c:	2002      	movs	r0, #2
}
 8005d6e:	4770      	bx	lr

08005d70 <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 8005d70:	4770      	bx	lr
 8005d72:	bf00      	nop

08005d74 <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 8005d74:	4770      	bx	lr
 8005d76:	bf00      	nop

08005d78 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                    FSMC_NORSRAM_InitTypeDef *Init)
{
 8005d78:	b430      	push	{r4, r5}
#if defined(FSMC_BCR1_WFDIS)
  mask |= FSMC_BCR1_WFDIS;
#endif /* FSMC_BCR1_WFDIS */
  mask |= FSMC_BCR1_CPSIZE;

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8005d7a:	e9d1 3401 	ldrd	r3, r4, [r1, #4]
 8005d7e:	68ca      	ldr	r2, [r1, #12]
 8005d80:	690d      	ldr	r5, [r1, #16]
 8005d82:	4323      	orrs	r3, r4
 8005d84:	4313      	orrs	r3, r2
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8005d86:	f1a4 0c08 	sub.w	ip, r4, #8
  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8005d8a:	694c      	ldr	r4, [r1, #20]
 8005d8c:	680a      	ldr	r2, [r1, #0]
 8005d8e:	432b      	orrs	r3, r5
 8005d90:	4323      	orrs	r3, r4
 8005d92:	69cc      	ldr	r4, [r1, #28]
 8005d94:	4323      	orrs	r3, r4
 8005d96:	6a0c      	ldr	r4, [r1, #32]
 8005d98:	4323      	orrs	r3, r4
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8005d9a:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
 8005d9e:	f024 0401 	bic.w	r4, r4, #1
 8005da2:	f840 4022 	str.w	r4, [r0, r2, lsl #2]
  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8005da6:	6a4c      	ldr	r4, [r1, #36]	@ 0x24
 8005da8:	4323      	orrs	r3, r4
 8005daa:	6a8c      	ldr	r4, [r1, #40]	@ 0x28
 8005dac:	4323      	orrs	r3, r4
 8005dae:	6acc      	ldr	r4, [r1, #44]	@ 0x2c
 8005db0:	4323      	orrs	r3, r4
 8005db2:	6b0c      	ldr	r4, [r1, #48]	@ 0x30
 8005db4:	4323      	orrs	r3, r4
 8005db6:	698c      	ldr	r4, [r1, #24]
 8005db8:	6bc9      	ldr	r1, [r1, #60]	@ 0x3c
 8005dba:	4323      	orrs	r3, r4
 8005dbc:	430b      	orrs	r3, r1
 8005dbe:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
 8005dc2:	4907      	ldr	r1, [pc, #28]	@ (8005de0 <FSMC_NORSRAM_Init+0x68>)
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8005dc4:	fabc fc8c 	clz	ip, ip
  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8005dc8:	4021      	ands	r1, r4
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8005dca:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8005dce:	430b      	orrs	r3, r1
 8005dd0:	ea43 138c 	orr.w	r3, r3, ip, lsl #6
 8005dd4:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
    SET_BIT(Device->BTCR[FSMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
  }
#endif /* FSMC_BCR1_WFDIS */

  return HAL_OK;
}
 8005dd8:	bc30      	pop	{r4, r5}
 8005dda:	2000      	movs	r0, #0
 8005ddc:	4770      	bx	lr
 8005dde:	bf00      	nop
 8005de0:	fff00080 	.word	0xfff00080

08005de4 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                          FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8005de4:	b410      	push	{r4}
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 8005de6:	680b      	ldr	r3, [r1, #0]
 8005de8:	698c      	ldr	r4, [r1, #24]
 8005dea:	4323      	orrs	r3, r4
 8005dec:	684c      	ldr	r4, [r1, #4]
 8005dee:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8005df2:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
 8005df6:	e9d1 0402 	ldrd	r0, r4, [r1, #8]
 8005dfa:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8005dfe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8005e02:	e9d1 4104 	ldrd	r4, r1, [r1, #16]
 8005e06:	6850      	ldr	r0, [r2, #4]
 8005e08:	f104 3cff 	add.w	ip, r4, #4294967295
 8005e0c:	3902      	subs	r1, #2
 8005e0e:	ea43 530c 	orr.w	r3, r3, ip, lsl #20
 8005e12:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8005e16:	f000 4140 	and.w	r1, r0, #3221225472	@ 0xc0000000
 8005e1a:	430b      	orrs	r3, r1
    MODIFY_REG(Device->BTCR[FSMC_NORSRAM_BANK1 + 1U], FSMC_BTR1_CLKDIV, tmpr);
  }

#endif
  return HAL_OK;
}
 8005e1c:	2000      	movs	r0, #0
 8005e1e:	f85d 4b04 	ldr.w	r4, [sp], #4
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 8005e22:	6053      	str	r3, [r2, #4]
}
 8005e24:	4770      	bx	lr
 8005e26:	bf00      	nop

08005e28 <FSMC_NORSRAM_Extended_Timing_Init>:
{
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8005e28:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005e2c:	d005      	beq.n	8005e3a <FSMC_NORSRAM_Extended_Timing_Init+0x12>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FSMC_BWTR1_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8005e2e:	f06f 4370 	mvn.w	r3, #4026531840	@ 0xf0000000
 8005e32:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
  }

  return HAL_OK;
}
 8005e36:	2000      	movs	r0, #0
 8005e38:	4770      	bx	lr
{
 8005e3a:	b430      	push	{r4, r5}
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8005e3c:	680b      	ldr	r3, [r1, #0]
 8005e3e:	698d      	ldr	r5, [r1, #24]
 8005e40:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
 8005e44:	432b      	orrs	r3, r5
 8005e46:	684d      	ldr	r5, [r1, #4]
 8005e48:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
 8005e4c:	688d      	ldr	r5, [r1, #8]
 8005e4e:	68c9      	ldr	r1, [r1, #12]
 8005e50:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 8005e54:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8005e58:	4903      	ldr	r1, [pc, #12]	@ (8005e68 <FSMC_NORSRAM_Extended_Timing_Init+0x40>)
 8005e5a:	4021      	ands	r1, r4
 8005e5c:	430b      	orrs	r3, r1
 8005e5e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
}
 8005e62:	bc30      	pop	{r4, r5}
 8005e64:	2000      	movs	r0, #0
 8005e66:	4770      	bx	lr
 8005e68:	cff00000 	.word	0xcff00000

08005e6c <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8005e6c:	b084      	sub	sp, #16
 8005e6e:	b410      	push	{r4}
 8005e70:	f10d 0c08 	add.w	ip, sp, #8
 8005e74:	e88c 000e 	stmia.w	ip, {r1, r2, r3}
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8005e78:	460b      	mov	r3, r1
             Init.ClockBypass         |\
 8005e7a:	9904      	ldr	r1, [sp, #16]
  tmpreg |= (Init.ClockEdge           |\
 8005e7c:	4313      	orrs	r3, r2
             Init.ClockBypass         |\
 8005e7e:	430b      	orrs	r3, r1
             Init.ClockPowerSave      |\
 8005e80:	e9dd 4105 	ldrd	r4, r1, [sp, #20]
             Init.HardwareFlowControl |\
             Init.ClockDiv
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8005e84:	6842      	ldr	r2, [r0, #4]
             Init.ClockPowerSave      |\
 8005e86:	4323      	orrs	r3, r4
             Init.BusWide             |\
 8005e88:	430b      	orrs	r3, r1
             Init.HardwareFlowControl |\
 8005e8a:	9907      	ldr	r1, [sp, #28]

  return HAL_OK;
}
 8005e8c:	f85d 4b04 	ldr.w	r4, [sp], #4
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8005e90:	f422 42fd 	bic.w	r2, r2, #32384	@ 0x7e80
             Init.HardwareFlowControl |\
 8005e94:	430b      	orrs	r3, r1
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8005e96:	f022 027f 	bic.w	r2, r2, #127	@ 0x7f
 8005e9a:	4313      	orrs	r3, r2
 8005e9c:	6043      	str	r3, [r0, #4]
}
 8005e9e:	b004      	add	sp, #16
 8005ea0:	2000      	movs	r0, #0
 8005ea2:	4770      	bx	lr

08005ea4 <SDIO_ReadFIFO>:
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8005ea4:	f8d0 0080 	ldr.w	r0, [r0, #128]	@ 0x80
}
 8005ea8:	4770      	bx	lr
 8005eaa:	bf00      	nop

08005eac <SDIO_WriteFIFO>:
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8005eac:	680b      	ldr	r3, [r1, #0]
 8005eae:	f8c0 3080 	str.w	r3, [r0, #128]	@ 0x80

  return HAL_OK;
}
 8005eb2:	2000      	movs	r0, #0
 8005eb4:	4770      	bx	lr
 8005eb6:	bf00      	nop

08005eb8 <SDIO_PowerState_ON>:
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8005eb8:	2303      	movs	r3, #3
 8005eba:	6003      	str	r3, [r0, #0]

  return HAL_OK;
}
 8005ebc:	2000      	movs	r0, #0
 8005ebe:	4770      	bx	lr

08005ec0 <SDIO_GetPowerState>:
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8005ec0:	6800      	ldr	r0, [r0, #0]
}
 8005ec2:	f000 0003 	and.w	r0, r0, #3
 8005ec6:	4770      	bx	lr

08005ec8 <SDIO_GetResponse>:

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8005ec8:	3014      	adds	r0, #20
  
  return (*(__IO uint32_t *) tmp);
 8005eca:	5840      	ldr	r0, [r0, r1]
}  
 8005ecc:	4770      	bx	lr
 8005ece:	bf00      	nop

08005ed0 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8005ed0:	b410      	push	{r4}

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8005ed2:	e9d1 4200 	ldrd	r4, r2, [r1]

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8005ed6:	688b      	ldr	r3, [r1, #8]
  SDIOx->DTIMER = Data->DataTimeOut;
 8005ed8:	6244      	str	r4, [r0, #36]	@ 0x24
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8005eda:	68cc      	ldr	r4, [r1, #12]
  SDIOx->DLEN = Data->DataLength;
 8005edc:	6282      	str	r2, [r0, #40]	@ 0x28
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8005ede:	4323      	orrs	r3, r4
                       Data->TransferDir   |\
                       Data->TransferMode  |\
 8005ee0:	e9d1 4104 	ldrd	r4, r1, [r1, #16]
                       Data->DPSM);
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8005ee4:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
                       Data->TransferDir   |\
 8005ee6:	4323      	orrs	r3, r4
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8005ee8:	f022 02f7 	bic.w	r2, r2, #247	@ 0xf7
                       Data->TransferMode  |\
 8005eec:	430b      	orrs	r3, r1
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8005eee:	4313      	orrs	r3, r2
 8005ef0:	62c3      	str	r3, [r0, #44]	@ 0x2c

  return HAL_OK;

}
 8005ef2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005ef6:	2000      	movs	r0, #0
 8005ef8:	4770      	bx	lr
 8005efa:	bf00      	nop

08005efc <SDMMC_CmdBlockLength>:
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8005efc:	4b48      	ldr	r3, [pc, #288]	@ (8006020 <SDMMC_CmdBlockLength+0x124>)
  SDIOx->ARG = Command->Argument;
 8005efe:	6081      	str	r1, [r0, #8]
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	4948      	ldr	r1, [pc, #288]	@ (8006024 <SDMMC_CmdBlockLength+0x128>)
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8005f04:	68c2      	ldr	r2, [r0, #12]
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8005f06:	fba1 1303 	umull	r1, r3, r1, r3
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8005f0a:	f36f 020b 	bfc	r2, #0, #12
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8005f0e:	0a5b      	lsrs	r3, r3, #9
 8005f10:	f241 3188 	movw	r1, #5000	@ 0x1388
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8005f14:	f442 628a 	orr.w	r2, r2, #1104	@ 0x450
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8005f18:	fb01 f303 	mul.w	r3, r1, r3
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8005f1c:	60c2      	str	r2, [r0, #12]
  
  do
  {
    if (count-- == 0U)
 8005f1e:	b13b      	cbz	r3, 8005f30 <SDMMC_CmdBlockLength+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    sta_reg = SDIOx->STA;
 8005f20:	6b42      	ldr	r2, [r0, #52]	@ 0x34
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005f22:	f012 0f45 	tst.w	r2, #69	@ 0x45
 8005f26:	d001      	beq.n	8005f2c <SDMMC_CmdBlockLength+0x30>
 8005f28:	0511      	lsls	r1, r2, #20
 8005f2a:	d504      	bpl.n	8005f36 <SDMMC_CmdBlockLength+0x3a>
    if (count-- == 0U)
 8005f2c:	3b01      	subs	r3, #1
 8005f2e:	d1f7      	bne.n	8005f20 <SDMMC_CmdBlockLength+0x24>
      return SDMMC_ERROR_TIMEOUT;
 8005f30:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8005f34:	4770      	bx	lr
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8005f36:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8005f38:	075a      	lsls	r2, r3, #29
 8005f3a:	d43e      	bmi.n	8005fba <SDMMC_CmdBlockLength+0xbe>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8005f3c:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8005f3e:	07db      	lsls	r3, r3, #31
 8005f40:	d407      	bmi.n	8005f52 <SDMMC_CmdBlockLength+0x56>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8005f42:	23c5      	movs	r3, #197	@ 0xc5
 8005f44:	6383      	str	r3, [r0, #56]	@ 0x38
  return (uint8_t)(SDIOx->RESPCMD);
 8005f46:	6903      	ldr	r3, [r0, #16]
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8005f48:	b2db      	uxtb	r3, r3
 8005f4a:	2b10      	cmp	r3, #16
 8005f4c:	d004      	beq.n	8005f58 <SDMMC_CmdBlockLength+0x5c>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005f4e:	2001      	movs	r0, #1
 8005f50:	4770      	bx	lr
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8005f52:	2301      	movs	r3, #1
 8005f54:	6383      	str	r3, [r0, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005f56:	e7fa      	b.n	8005f4e <SDMMC_CmdBlockLength+0x52>
  return (*(__IO uint32_t *) tmp);
 8005f58:	6943      	ldr	r3, [r0, #20]
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8005f5a:	4833      	ldr	r0, [pc, #204]	@ (8006028 <SDMMC_CmdBlockLength+0x12c>)
 8005f5c:	4018      	ands	r0, r3
 8005f5e:	b358      	cbz	r0, 8005fb8 <SDMMC_CmdBlockLength+0xbc>
  {
    return SDMMC_ERROR_NONE;
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	db2e      	blt.n	8005fc2 <SDMMC_CmdBlockLength+0xc6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8005f64:	0059      	lsls	r1, r3, #1
 8005f66:	d42f      	bmi.n	8005fc8 <SDMMC_CmdBlockLength+0xcc>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8005f68:	009a      	lsls	r2, r3, #2
 8005f6a:	d42f      	bmi.n	8005fcc <SDMMC_CmdBlockLength+0xd0>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8005f6c:	00d9      	lsls	r1, r3, #3
 8005f6e:	d42f      	bmi.n	8005fd0 <SDMMC_CmdBlockLength+0xd4>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8005f70:	011a      	lsls	r2, r3, #4
 8005f72:	d430      	bmi.n	8005fd6 <SDMMC_CmdBlockLength+0xda>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8005f74:	0159      	lsls	r1, r3, #5
 8005f76:	d431      	bmi.n	8005fdc <SDMMC_CmdBlockLength+0xe0>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8005f78:	01da      	lsls	r2, r3, #7
 8005f7a:	d432      	bmi.n	8005fe2 <SDMMC_CmdBlockLength+0xe6>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8005f7c:	0219      	lsls	r1, r3, #8
 8005f7e:	d433      	bmi.n	8005fe8 <SDMMC_CmdBlockLength+0xec>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8005f80:	025a      	lsls	r2, r3, #9
 8005f82:	d434      	bmi.n	8005fee <SDMMC_CmdBlockLength+0xf2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8005f84:	0299      	lsls	r1, r3, #10
 8005f86:	d43e      	bmi.n	8006006 <SDMMC_CmdBlockLength+0x10a>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8005f88:	02da      	lsls	r2, r3, #11
 8005f8a:	d439      	bmi.n	8006000 <SDMMC_CmdBlockLength+0x104>
  {
    return SDMMC_ERROR_CC_ERR;
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8005f8c:	0359      	lsls	r1, r3, #13
 8005f8e:	d434      	bmi.n	8005ffa <SDMMC_CmdBlockLength+0xfe>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8005f90:	039a      	lsls	r2, r3, #14
 8005f92:	d42f      	bmi.n	8005ff4 <SDMMC_CmdBlockLength+0xf8>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8005f94:	03d9      	lsls	r1, r3, #15
 8005f96:	d43f      	bmi.n	8006018 <SDMMC_CmdBlockLength+0x11c>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8005f98:	041a      	lsls	r2, r3, #16
 8005f9a:	d43a      	bmi.n	8006012 <SDMMC_CmdBlockLength+0x116>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8005f9c:	0459      	lsls	r1, r3, #17
 8005f9e:	d435      	bmi.n	800600c <SDMMC_CmdBlockLength+0x110>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8005fa0:	049a      	lsls	r2, r3, #18
 8005fa2:	d407      	bmi.n	8005fb4 <SDMMC_CmdBlockLength+0xb8>
  {
    return SDMMC_ERROR_ERASE_RESET;
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8005fa4:	f013 0f08 	tst.w	r3, #8
 8005fa8:	bf0c      	ite	eq
 8005faa:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 8005fae:	f44f 0000 	movne.w	r0, #8388608	@ 0x800000
 8005fb2:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_RESET;
 8005fb4:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
}
 8005fb8:	4770      	bx	lr
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8005fba:	2304      	movs	r3, #4
 8005fbc:	6383      	str	r3, [r0, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8005fc2:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 8005fc6:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8005fc8:	2040      	movs	r0, #64	@ 0x40
 8005fca:	4770      	bx	lr
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8005fcc:	2080      	movs	r0, #128	@ 0x80
 8005fce:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8005fd0:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8005fd4:	4770      	bx	lr
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8005fd6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8005fda:	4770      	bx	lr
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8005fdc:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8005fe0:	4770      	bx	lr
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8005fe2:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8005fe6:	4770      	bx	lr
    return SDMMC_ERROR_COM_CRC_FAILED;
 8005fe8:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8005fec:	4770      	bx	lr
    return SDMMC_ERROR_ILLEGAL_CMD;
 8005fee:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8005ff2:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8005ff4:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 8005ff8:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8005ffa:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8005ffe:	4770      	bx	lr
    return SDMMC_ERROR_CC_ERR;
 8006000:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8006004:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8006006:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800600a:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800600c:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8006010:	4770      	bx	lr
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8006012:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8006016:	4770      	bx	lr
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8006018:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800601c:	4770      	bx	lr
 800601e:	bf00      	nop
 8006020:	20000000 	.word	0x20000000
 8006024:	10624dd3 	.word	0x10624dd3
 8006028:	fdffe008 	.word	0xfdffe008

0800602c <SDMMC_CmdReadSingleBlock>:
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800602c:	4b49      	ldr	r3, [pc, #292]	@ (8006154 <SDMMC_CmdReadSingleBlock+0x128>)
  SDIOx->ARG = Command->Argument;
 800602e:	6081      	str	r1, [r0, #8]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006030:	68c2      	ldr	r2, [r0, #12]
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006032:	4949      	ldr	r1, [pc, #292]	@ (8006158 <SDMMC_CmdReadSingleBlock+0x12c>)
 8006034:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006036:	f36f 020b 	bfc	r2, #0, #12
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800603a:	fba1 1303 	umull	r1, r3, r1, r3
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800603e:	f442 628a 	orr.w	r2, r2, #1104	@ 0x450
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006042:	0a5b      	lsrs	r3, r3, #9
 8006044:	f241 3188 	movw	r1, #5000	@ 0x1388
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006048:	f042 0201 	orr.w	r2, r2, #1
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800604c:	fb01 f303 	mul.w	r3, r1, r3
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006050:	60c2      	str	r2, [r0, #12]
    if (count-- == 0U)
 8006052:	b13b      	cbz	r3, 8006064 <SDMMC_CmdReadSingleBlock+0x38>
    sta_reg = SDIOx->STA;
 8006054:	6b42      	ldr	r2, [r0, #52]	@ 0x34
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006056:	f012 0f45 	tst.w	r2, #69	@ 0x45
 800605a:	d001      	beq.n	8006060 <SDMMC_CmdReadSingleBlock+0x34>
 800605c:	0511      	lsls	r1, r2, #20
 800605e:	d504      	bpl.n	800606a <SDMMC_CmdReadSingleBlock+0x3e>
    if (count-- == 0U)
 8006060:	3b01      	subs	r3, #1
 8006062:	d1f7      	bne.n	8006054 <SDMMC_CmdReadSingleBlock+0x28>
      return SDMMC_ERROR_TIMEOUT;
 8006064:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8006068:	4770      	bx	lr
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800606a:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800606c:	075a      	lsls	r2, r3, #29
 800606e:	d43e      	bmi.n	80060ee <SDMMC_CmdReadSingleBlock+0xc2>
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8006070:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8006072:	07db      	lsls	r3, r3, #31
 8006074:	d407      	bmi.n	8006086 <SDMMC_CmdReadSingleBlock+0x5a>
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8006076:	23c5      	movs	r3, #197	@ 0xc5
 8006078:	6383      	str	r3, [r0, #56]	@ 0x38
  return (uint8_t)(SDIOx->RESPCMD);
 800607a:	6903      	ldr	r3, [r0, #16]
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800607c:	b2db      	uxtb	r3, r3
 800607e:	2b11      	cmp	r3, #17
 8006080:	d004      	beq.n	800608c <SDMMC_CmdReadSingleBlock+0x60>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006082:	2001      	movs	r0, #1
 8006084:	4770      	bx	lr
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8006086:	2301      	movs	r3, #1
 8006088:	6383      	str	r3, [r0, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800608a:	e7fa      	b.n	8006082 <SDMMC_CmdReadSingleBlock+0x56>
  return (*(__IO uint32_t *) tmp);
 800608c:	6943      	ldr	r3, [r0, #20]
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800608e:	4833      	ldr	r0, [pc, #204]	@ (800615c <SDMMC_CmdReadSingleBlock+0x130>)
 8006090:	4018      	ands	r0, r3
 8006092:	b358      	cbz	r0, 80060ec <SDMMC_CmdReadSingleBlock+0xc0>
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8006094:	2b00      	cmp	r3, #0
 8006096:	db2e      	blt.n	80060f6 <SDMMC_CmdReadSingleBlock+0xca>
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8006098:	0059      	lsls	r1, r3, #1
 800609a:	d42f      	bmi.n	80060fc <SDMMC_CmdReadSingleBlock+0xd0>
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800609c:	009a      	lsls	r2, r3, #2
 800609e:	d42f      	bmi.n	8006100 <SDMMC_CmdReadSingleBlock+0xd4>
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 80060a0:	00d9      	lsls	r1, r3, #3
 80060a2:	d42f      	bmi.n	8006104 <SDMMC_CmdReadSingleBlock+0xd8>
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 80060a4:	011a      	lsls	r2, r3, #4
 80060a6:	d430      	bmi.n	800610a <SDMMC_CmdReadSingleBlock+0xde>
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80060a8:	0159      	lsls	r1, r3, #5
 80060aa:	d431      	bmi.n	8006110 <SDMMC_CmdReadSingleBlock+0xe4>
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80060ac:	01da      	lsls	r2, r3, #7
 80060ae:	d432      	bmi.n	8006116 <SDMMC_CmdReadSingleBlock+0xea>
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 80060b0:	0219      	lsls	r1, r3, #8
 80060b2:	d433      	bmi.n	800611c <SDMMC_CmdReadSingleBlock+0xf0>
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80060b4:	025a      	lsls	r2, r3, #9
 80060b6:	d434      	bmi.n	8006122 <SDMMC_CmdReadSingleBlock+0xf6>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80060b8:	0299      	lsls	r1, r3, #10
 80060ba:	d43e      	bmi.n	800613a <SDMMC_CmdReadSingleBlock+0x10e>
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80060bc:	02da      	lsls	r2, r3, #11
 80060be:	d439      	bmi.n	8006134 <SDMMC_CmdReadSingleBlock+0x108>
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80060c0:	0359      	lsls	r1, r3, #13
 80060c2:	d434      	bmi.n	800612e <SDMMC_CmdReadSingleBlock+0x102>
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 80060c4:	039a      	lsls	r2, r3, #14
 80060c6:	d42f      	bmi.n	8006128 <SDMMC_CmdReadSingleBlock+0xfc>
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 80060c8:	03d9      	lsls	r1, r3, #15
 80060ca:	d43f      	bmi.n	800614c <SDMMC_CmdReadSingleBlock+0x120>
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 80060cc:	041a      	lsls	r2, r3, #16
 80060ce:	d43a      	bmi.n	8006146 <SDMMC_CmdReadSingleBlock+0x11a>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 80060d0:	0459      	lsls	r1, r3, #17
 80060d2:	d435      	bmi.n	8006140 <SDMMC_CmdReadSingleBlock+0x114>
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 80060d4:	049a      	lsls	r2, r3, #18
 80060d6:	d407      	bmi.n	80060e8 <SDMMC_CmdReadSingleBlock+0xbc>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 80060d8:	f013 0f08 	tst.w	r3, #8
 80060dc:	bf0c      	ite	eq
 80060de:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 80060e2:	f44f 0000 	movne.w	r0, #8388608	@ 0x800000
 80060e6:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_RESET;
 80060e8:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
}
 80060ec:	4770      	bx	lr
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80060ee:	2304      	movs	r3, #4
 80060f0:	6383      	str	r3, [r0, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80060f2:	4618      	mov	r0, r3
 80060f4:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80060f6:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 80060fa:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80060fc:	2040      	movs	r0, #64	@ 0x40
 80060fe:	4770      	bx	lr
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8006100:	2080      	movs	r0, #128	@ 0x80
 8006102:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8006104:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8006108:	4770      	bx	lr
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800610a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800610e:	4770      	bx	lr
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8006110:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8006114:	4770      	bx	lr
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8006116:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800611a:	4770      	bx	lr
    return SDMMC_ERROR_COM_CRC_FAILED;
 800611c:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8006120:	4770      	bx	lr
    return SDMMC_ERROR_ILLEGAL_CMD;
 8006122:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8006126:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8006128:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 800612c:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800612e:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8006132:	4770      	bx	lr
    return SDMMC_ERROR_CC_ERR;
 8006134:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8006138:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800613a:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800613e:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8006140:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8006144:	4770      	bx	lr
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8006146:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800614a:	4770      	bx	lr
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800614c:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8006150:	4770      	bx	lr
 8006152:	bf00      	nop
 8006154:	20000000 	.word	0x20000000
 8006158:	10624dd3 	.word	0x10624dd3
 800615c:	fdffe008 	.word	0xfdffe008

08006160 <SDMMC_CmdReadMultiBlock>:
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006160:	4b49      	ldr	r3, [pc, #292]	@ (8006288 <SDMMC_CmdReadMultiBlock+0x128>)
  SDIOx->ARG = Command->Argument;
 8006162:	6081      	str	r1, [r0, #8]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006164:	68c2      	ldr	r2, [r0, #12]
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006166:	4949      	ldr	r1, [pc, #292]	@ (800628c <SDMMC_CmdReadMultiBlock+0x12c>)
 8006168:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800616a:	f36f 020b 	bfc	r2, #0, #12
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800616e:	fba1 1303 	umull	r1, r3, r1, r3
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006172:	f442 628a 	orr.w	r2, r2, #1104	@ 0x450
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006176:	0a5b      	lsrs	r3, r3, #9
 8006178:	f241 3188 	movw	r1, #5000	@ 0x1388
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800617c:	f042 0202 	orr.w	r2, r2, #2
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006180:	fb01 f303 	mul.w	r3, r1, r3
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006184:	60c2      	str	r2, [r0, #12]
    if (count-- == 0U)
 8006186:	b13b      	cbz	r3, 8006198 <SDMMC_CmdReadMultiBlock+0x38>
    sta_reg = SDIOx->STA;
 8006188:	6b42      	ldr	r2, [r0, #52]	@ 0x34
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800618a:	f012 0f45 	tst.w	r2, #69	@ 0x45
 800618e:	d001      	beq.n	8006194 <SDMMC_CmdReadMultiBlock+0x34>
 8006190:	0511      	lsls	r1, r2, #20
 8006192:	d504      	bpl.n	800619e <SDMMC_CmdReadMultiBlock+0x3e>
    if (count-- == 0U)
 8006194:	3b01      	subs	r3, #1
 8006196:	d1f7      	bne.n	8006188 <SDMMC_CmdReadMultiBlock+0x28>
      return SDMMC_ERROR_TIMEOUT;
 8006198:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800619c:	4770      	bx	lr
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800619e:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80061a0:	075a      	lsls	r2, r3, #29
 80061a2:	d43e      	bmi.n	8006222 <SDMMC_CmdReadMultiBlock+0xc2>
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80061a4:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80061a6:	07db      	lsls	r3, r3, #31
 80061a8:	d407      	bmi.n	80061ba <SDMMC_CmdReadMultiBlock+0x5a>
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80061aa:	23c5      	movs	r3, #197	@ 0xc5
 80061ac:	6383      	str	r3, [r0, #56]	@ 0x38
  return (uint8_t)(SDIOx->RESPCMD);
 80061ae:	6903      	ldr	r3, [r0, #16]
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 80061b0:	b2db      	uxtb	r3, r3
 80061b2:	2b12      	cmp	r3, #18
 80061b4:	d004      	beq.n	80061c0 <SDMMC_CmdReadMultiBlock+0x60>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80061b6:	2001      	movs	r0, #1
 80061b8:	4770      	bx	lr
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80061ba:	2301      	movs	r3, #1
 80061bc:	6383      	str	r3, [r0, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80061be:	e7fa      	b.n	80061b6 <SDMMC_CmdReadMultiBlock+0x56>
  return (*(__IO uint32_t *) tmp);
 80061c0:	6943      	ldr	r3, [r0, #20]
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 80061c2:	4833      	ldr	r0, [pc, #204]	@ (8006290 <SDMMC_CmdReadMultiBlock+0x130>)
 80061c4:	4018      	ands	r0, r3
 80061c6:	b358      	cbz	r0, 8006220 <SDMMC_CmdReadMultiBlock+0xc0>
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	db2e      	blt.n	800622a <SDMMC_CmdReadMultiBlock+0xca>
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 80061cc:	0059      	lsls	r1, r3, #1
 80061ce:	d42f      	bmi.n	8006230 <SDMMC_CmdReadMultiBlock+0xd0>
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 80061d0:	009a      	lsls	r2, r3, #2
 80061d2:	d42f      	bmi.n	8006234 <SDMMC_CmdReadMultiBlock+0xd4>
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 80061d4:	00d9      	lsls	r1, r3, #3
 80061d6:	d42f      	bmi.n	8006238 <SDMMC_CmdReadMultiBlock+0xd8>
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 80061d8:	011a      	lsls	r2, r3, #4
 80061da:	d430      	bmi.n	800623e <SDMMC_CmdReadMultiBlock+0xde>
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80061dc:	0159      	lsls	r1, r3, #5
 80061de:	d431      	bmi.n	8006244 <SDMMC_CmdReadMultiBlock+0xe4>
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80061e0:	01da      	lsls	r2, r3, #7
 80061e2:	d432      	bmi.n	800624a <SDMMC_CmdReadMultiBlock+0xea>
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 80061e4:	0219      	lsls	r1, r3, #8
 80061e6:	d433      	bmi.n	8006250 <SDMMC_CmdReadMultiBlock+0xf0>
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80061e8:	025a      	lsls	r2, r3, #9
 80061ea:	d434      	bmi.n	8006256 <SDMMC_CmdReadMultiBlock+0xf6>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80061ec:	0299      	lsls	r1, r3, #10
 80061ee:	d43e      	bmi.n	800626e <SDMMC_CmdReadMultiBlock+0x10e>
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80061f0:	02da      	lsls	r2, r3, #11
 80061f2:	d439      	bmi.n	8006268 <SDMMC_CmdReadMultiBlock+0x108>
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80061f4:	0359      	lsls	r1, r3, #13
 80061f6:	d434      	bmi.n	8006262 <SDMMC_CmdReadMultiBlock+0x102>
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 80061f8:	039a      	lsls	r2, r3, #14
 80061fa:	d42f      	bmi.n	800625c <SDMMC_CmdReadMultiBlock+0xfc>
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 80061fc:	03d9      	lsls	r1, r3, #15
 80061fe:	d43f      	bmi.n	8006280 <SDMMC_CmdReadMultiBlock+0x120>
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8006200:	041a      	lsls	r2, r3, #16
 8006202:	d43a      	bmi.n	800627a <SDMMC_CmdReadMultiBlock+0x11a>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8006204:	0459      	lsls	r1, r3, #17
 8006206:	d435      	bmi.n	8006274 <SDMMC_CmdReadMultiBlock+0x114>
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8006208:	049a      	lsls	r2, r3, #18
 800620a:	d407      	bmi.n	800621c <SDMMC_CmdReadMultiBlock+0xbc>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800620c:	f013 0f08 	tst.w	r3, #8
 8006210:	bf0c      	ite	eq
 8006212:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 8006216:	f44f 0000 	movne.w	r0, #8388608	@ 0x800000
 800621a:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_RESET;
 800621c:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
}
 8006220:	4770      	bx	lr
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006222:	2304      	movs	r3, #4
 8006224:	6383      	str	r3, [r0, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006226:	4618      	mov	r0, r3
 8006228:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800622a:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 800622e:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8006230:	2040      	movs	r0, #64	@ 0x40
 8006232:	4770      	bx	lr
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8006234:	2080      	movs	r0, #128	@ 0x80
 8006236:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8006238:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800623c:	4770      	bx	lr
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800623e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8006242:	4770      	bx	lr
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8006244:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8006248:	4770      	bx	lr
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800624a:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800624e:	4770      	bx	lr
    return SDMMC_ERROR_COM_CRC_FAILED;
 8006250:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8006254:	4770      	bx	lr
    return SDMMC_ERROR_ILLEGAL_CMD;
 8006256:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800625a:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800625c:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 8006260:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8006262:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8006266:	4770      	bx	lr
    return SDMMC_ERROR_CC_ERR;
 8006268:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800626c:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800626e:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8006272:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8006274:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8006278:	4770      	bx	lr
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800627a:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800627e:	4770      	bx	lr
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8006280:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8006284:	4770      	bx	lr
 8006286:	bf00      	nop
 8006288:	20000000 	.word	0x20000000
 800628c:	10624dd3 	.word	0x10624dd3
 8006290:	fdffe008 	.word	0xfdffe008

08006294 <SDMMC_CmdWriteSingleBlock>:
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006294:	4b48      	ldr	r3, [pc, #288]	@ (80063b8 <SDMMC_CmdWriteSingleBlock+0x124>)
  SDIOx->ARG = Command->Argument;
 8006296:	6081      	str	r1, [r0, #8]
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	4948      	ldr	r1, [pc, #288]	@ (80063bc <SDMMC_CmdWriteSingleBlock+0x128>)
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800629c:	68c2      	ldr	r2, [r0, #12]
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800629e:	fba1 1303 	umull	r1, r3, r1, r3
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80062a2:	f36f 020b 	bfc	r2, #0, #12
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80062a6:	0a5b      	lsrs	r3, r3, #9
 80062a8:	f241 3188 	movw	r1, #5000	@ 0x1388
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80062ac:	f442 628b 	orr.w	r2, r2, #1112	@ 0x458
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80062b0:	fb01 f303 	mul.w	r3, r1, r3
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80062b4:	60c2      	str	r2, [r0, #12]
    if (count-- == 0U)
 80062b6:	b13b      	cbz	r3, 80062c8 <SDMMC_CmdWriteSingleBlock+0x34>
    sta_reg = SDIOx->STA;
 80062b8:	6b42      	ldr	r2, [r0, #52]	@ 0x34
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80062ba:	f012 0f45 	tst.w	r2, #69	@ 0x45
 80062be:	d001      	beq.n	80062c4 <SDMMC_CmdWriteSingleBlock+0x30>
 80062c0:	0511      	lsls	r1, r2, #20
 80062c2:	d504      	bpl.n	80062ce <SDMMC_CmdWriteSingleBlock+0x3a>
    if (count-- == 0U)
 80062c4:	3b01      	subs	r3, #1
 80062c6:	d1f7      	bne.n	80062b8 <SDMMC_CmdWriteSingleBlock+0x24>
      return SDMMC_ERROR_TIMEOUT;
 80062c8:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 80062cc:	4770      	bx	lr
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80062ce:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80062d0:	075a      	lsls	r2, r3, #29
 80062d2:	d43e      	bmi.n	8006352 <SDMMC_CmdWriteSingleBlock+0xbe>
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80062d4:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80062d6:	07db      	lsls	r3, r3, #31
 80062d8:	d407      	bmi.n	80062ea <SDMMC_CmdWriteSingleBlock+0x56>
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80062da:	23c5      	movs	r3, #197	@ 0xc5
 80062dc:	6383      	str	r3, [r0, #56]	@ 0x38
  return (uint8_t)(SDIOx->RESPCMD);
 80062de:	6903      	ldr	r3, [r0, #16]
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 80062e0:	b2db      	uxtb	r3, r3
 80062e2:	2b18      	cmp	r3, #24
 80062e4:	d004      	beq.n	80062f0 <SDMMC_CmdWriteSingleBlock+0x5c>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80062e6:	2001      	movs	r0, #1
 80062e8:	4770      	bx	lr
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80062ea:	2301      	movs	r3, #1
 80062ec:	6383      	str	r3, [r0, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80062ee:	e7fa      	b.n	80062e6 <SDMMC_CmdWriteSingleBlock+0x52>
  return (*(__IO uint32_t *) tmp);
 80062f0:	6943      	ldr	r3, [r0, #20]
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 80062f2:	4833      	ldr	r0, [pc, #204]	@ (80063c0 <SDMMC_CmdWriteSingleBlock+0x12c>)
 80062f4:	4018      	ands	r0, r3
 80062f6:	b358      	cbz	r0, 8006350 <SDMMC_CmdWriteSingleBlock+0xbc>
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	db2e      	blt.n	800635a <SDMMC_CmdWriteSingleBlock+0xc6>
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 80062fc:	0059      	lsls	r1, r3, #1
 80062fe:	d42f      	bmi.n	8006360 <SDMMC_CmdWriteSingleBlock+0xcc>
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8006300:	009a      	lsls	r2, r3, #2
 8006302:	d42f      	bmi.n	8006364 <SDMMC_CmdWriteSingleBlock+0xd0>
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8006304:	00d9      	lsls	r1, r3, #3
 8006306:	d42f      	bmi.n	8006368 <SDMMC_CmdWriteSingleBlock+0xd4>
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8006308:	011a      	lsls	r2, r3, #4
 800630a:	d430      	bmi.n	800636e <SDMMC_CmdWriteSingleBlock+0xda>
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800630c:	0159      	lsls	r1, r3, #5
 800630e:	d431      	bmi.n	8006374 <SDMMC_CmdWriteSingleBlock+0xe0>
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8006310:	01da      	lsls	r2, r3, #7
 8006312:	d432      	bmi.n	800637a <SDMMC_CmdWriteSingleBlock+0xe6>
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8006314:	0219      	lsls	r1, r3, #8
 8006316:	d433      	bmi.n	8006380 <SDMMC_CmdWriteSingleBlock+0xec>
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8006318:	025a      	lsls	r2, r3, #9
 800631a:	d434      	bmi.n	8006386 <SDMMC_CmdWriteSingleBlock+0xf2>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800631c:	0299      	lsls	r1, r3, #10
 800631e:	d43e      	bmi.n	800639e <SDMMC_CmdWriteSingleBlock+0x10a>
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8006320:	02da      	lsls	r2, r3, #11
 8006322:	d439      	bmi.n	8006398 <SDMMC_CmdWriteSingleBlock+0x104>
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8006324:	0359      	lsls	r1, r3, #13
 8006326:	d434      	bmi.n	8006392 <SDMMC_CmdWriteSingleBlock+0xfe>
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8006328:	039a      	lsls	r2, r3, #14
 800632a:	d42f      	bmi.n	800638c <SDMMC_CmdWriteSingleBlock+0xf8>
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800632c:	03d9      	lsls	r1, r3, #15
 800632e:	d43f      	bmi.n	80063b0 <SDMMC_CmdWriteSingleBlock+0x11c>
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8006330:	041a      	lsls	r2, r3, #16
 8006332:	d43a      	bmi.n	80063aa <SDMMC_CmdWriteSingleBlock+0x116>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8006334:	0459      	lsls	r1, r3, #17
 8006336:	d435      	bmi.n	80063a4 <SDMMC_CmdWriteSingleBlock+0x110>
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8006338:	049a      	lsls	r2, r3, #18
 800633a:	d407      	bmi.n	800634c <SDMMC_CmdWriteSingleBlock+0xb8>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800633c:	f013 0f08 	tst.w	r3, #8
 8006340:	bf0c      	ite	eq
 8006342:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 8006346:	f44f 0000 	movne.w	r0, #8388608	@ 0x800000
 800634a:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_RESET;
 800634c:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
}
 8006350:	4770      	bx	lr
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006352:	2304      	movs	r3, #4
 8006354:	6383      	str	r3, [r0, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006356:	4618      	mov	r0, r3
 8006358:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800635a:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 800635e:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8006360:	2040      	movs	r0, #64	@ 0x40
 8006362:	4770      	bx	lr
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8006364:	2080      	movs	r0, #128	@ 0x80
 8006366:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8006368:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800636c:	4770      	bx	lr
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800636e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8006372:	4770      	bx	lr
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8006374:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8006378:	4770      	bx	lr
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800637a:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800637e:	4770      	bx	lr
    return SDMMC_ERROR_COM_CRC_FAILED;
 8006380:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8006384:	4770      	bx	lr
    return SDMMC_ERROR_ILLEGAL_CMD;
 8006386:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800638a:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800638c:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 8006390:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8006392:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8006396:	4770      	bx	lr
    return SDMMC_ERROR_CC_ERR;
 8006398:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800639c:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800639e:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80063a2:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 80063a4:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 80063a8:	4770      	bx	lr
    return SDMMC_ERROR_WP_ERASE_SKIP;
 80063aa:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80063ae:	4770      	bx	lr
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 80063b0:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80063b4:	4770      	bx	lr
 80063b6:	bf00      	nop
 80063b8:	20000000 	.word	0x20000000
 80063bc:	10624dd3 	.word	0x10624dd3
 80063c0:	fdffe008 	.word	0xfdffe008

080063c4 <SDMMC_CmdWriteMultiBlock>:
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80063c4:	4b49      	ldr	r3, [pc, #292]	@ (80064ec <SDMMC_CmdWriteMultiBlock+0x128>)
  SDIOx->ARG = Command->Argument;
 80063c6:	6081      	str	r1, [r0, #8]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80063c8:	68c2      	ldr	r2, [r0, #12]
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80063ca:	4949      	ldr	r1, [pc, #292]	@ (80064f0 <SDMMC_CmdWriteMultiBlock+0x12c>)
 80063cc:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80063ce:	f36f 020b 	bfc	r2, #0, #12
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80063d2:	fba1 1303 	umull	r1, r3, r1, r3
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80063d6:	f442 628b 	orr.w	r2, r2, #1112	@ 0x458
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80063da:	0a5b      	lsrs	r3, r3, #9
 80063dc:	f241 3188 	movw	r1, #5000	@ 0x1388
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80063e0:	f042 0201 	orr.w	r2, r2, #1
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80063e4:	fb01 f303 	mul.w	r3, r1, r3
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80063e8:	60c2      	str	r2, [r0, #12]
    if (count-- == 0U)
 80063ea:	b13b      	cbz	r3, 80063fc <SDMMC_CmdWriteMultiBlock+0x38>
    sta_reg = SDIOx->STA;
 80063ec:	6b42      	ldr	r2, [r0, #52]	@ 0x34
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80063ee:	f012 0f45 	tst.w	r2, #69	@ 0x45
 80063f2:	d001      	beq.n	80063f8 <SDMMC_CmdWriteMultiBlock+0x34>
 80063f4:	0511      	lsls	r1, r2, #20
 80063f6:	d504      	bpl.n	8006402 <SDMMC_CmdWriteMultiBlock+0x3e>
    if (count-- == 0U)
 80063f8:	3b01      	subs	r3, #1
 80063fa:	d1f7      	bne.n	80063ec <SDMMC_CmdWriteMultiBlock+0x28>
      return SDMMC_ERROR_TIMEOUT;
 80063fc:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8006400:	4770      	bx	lr
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8006402:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8006404:	075a      	lsls	r2, r3, #29
 8006406:	d43e      	bmi.n	8006486 <SDMMC_CmdWriteMultiBlock+0xc2>
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8006408:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800640a:	07db      	lsls	r3, r3, #31
 800640c:	d407      	bmi.n	800641e <SDMMC_CmdWriteMultiBlock+0x5a>
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800640e:	23c5      	movs	r3, #197	@ 0xc5
 8006410:	6383      	str	r3, [r0, #56]	@ 0x38
  return (uint8_t)(SDIOx->RESPCMD);
 8006412:	6903      	ldr	r3, [r0, #16]
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8006414:	b2db      	uxtb	r3, r3
 8006416:	2b19      	cmp	r3, #25
 8006418:	d004      	beq.n	8006424 <SDMMC_CmdWriteMultiBlock+0x60>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800641a:	2001      	movs	r0, #1
 800641c:	4770      	bx	lr
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800641e:	2301      	movs	r3, #1
 8006420:	6383      	str	r3, [r0, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006422:	e7fa      	b.n	800641a <SDMMC_CmdWriteMultiBlock+0x56>
  return (*(__IO uint32_t *) tmp);
 8006424:	6943      	ldr	r3, [r0, #20]
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8006426:	4833      	ldr	r0, [pc, #204]	@ (80064f4 <SDMMC_CmdWriteMultiBlock+0x130>)
 8006428:	4018      	ands	r0, r3
 800642a:	b358      	cbz	r0, 8006484 <SDMMC_CmdWriteMultiBlock+0xc0>
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800642c:	2b00      	cmp	r3, #0
 800642e:	db2e      	blt.n	800648e <SDMMC_CmdWriteMultiBlock+0xca>
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8006430:	0059      	lsls	r1, r3, #1
 8006432:	d42f      	bmi.n	8006494 <SDMMC_CmdWriteMultiBlock+0xd0>
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8006434:	009a      	lsls	r2, r3, #2
 8006436:	d42f      	bmi.n	8006498 <SDMMC_CmdWriteMultiBlock+0xd4>
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8006438:	00d9      	lsls	r1, r3, #3
 800643a:	d42f      	bmi.n	800649c <SDMMC_CmdWriteMultiBlock+0xd8>
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800643c:	011a      	lsls	r2, r3, #4
 800643e:	d430      	bmi.n	80064a2 <SDMMC_CmdWriteMultiBlock+0xde>
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8006440:	0159      	lsls	r1, r3, #5
 8006442:	d431      	bmi.n	80064a8 <SDMMC_CmdWriteMultiBlock+0xe4>
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8006444:	01da      	lsls	r2, r3, #7
 8006446:	d432      	bmi.n	80064ae <SDMMC_CmdWriteMultiBlock+0xea>
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8006448:	0219      	lsls	r1, r3, #8
 800644a:	d433      	bmi.n	80064b4 <SDMMC_CmdWriteMultiBlock+0xf0>
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800644c:	025a      	lsls	r2, r3, #9
 800644e:	d434      	bmi.n	80064ba <SDMMC_CmdWriteMultiBlock+0xf6>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8006450:	0299      	lsls	r1, r3, #10
 8006452:	d43e      	bmi.n	80064d2 <SDMMC_CmdWriteMultiBlock+0x10e>
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8006454:	02da      	lsls	r2, r3, #11
 8006456:	d439      	bmi.n	80064cc <SDMMC_CmdWriteMultiBlock+0x108>
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8006458:	0359      	lsls	r1, r3, #13
 800645a:	d434      	bmi.n	80064c6 <SDMMC_CmdWriteMultiBlock+0x102>
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800645c:	039a      	lsls	r2, r3, #14
 800645e:	d42f      	bmi.n	80064c0 <SDMMC_CmdWriteMultiBlock+0xfc>
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8006460:	03d9      	lsls	r1, r3, #15
 8006462:	d43f      	bmi.n	80064e4 <SDMMC_CmdWriteMultiBlock+0x120>
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8006464:	041a      	lsls	r2, r3, #16
 8006466:	d43a      	bmi.n	80064de <SDMMC_CmdWriteMultiBlock+0x11a>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8006468:	0459      	lsls	r1, r3, #17
 800646a:	d435      	bmi.n	80064d8 <SDMMC_CmdWriteMultiBlock+0x114>
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800646c:	049a      	lsls	r2, r3, #18
 800646e:	d407      	bmi.n	8006480 <SDMMC_CmdWriteMultiBlock+0xbc>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8006470:	f013 0f08 	tst.w	r3, #8
 8006474:	bf0c      	ite	eq
 8006476:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 800647a:	f44f 0000 	movne.w	r0, #8388608	@ 0x800000
 800647e:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_RESET;
 8006480:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
}
 8006484:	4770      	bx	lr
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006486:	2304      	movs	r3, #4
 8006488:	6383      	str	r3, [r0, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800648a:	4618      	mov	r0, r3
 800648c:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800648e:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 8006492:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8006494:	2040      	movs	r0, #64	@ 0x40
 8006496:	4770      	bx	lr
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8006498:	2080      	movs	r0, #128	@ 0x80
 800649a:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800649c:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80064a0:	4770      	bx	lr
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80064a2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80064a6:	4770      	bx	lr
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80064a8:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80064ac:	4770      	bx	lr
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80064ae:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80064b2:	4770      	bx	lr
    return SDMMC_ERROR_COM_CRC_FAILED;
 80064b4:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80064b8:	4770      	bx	lr
    return SDMMC_ERROR_ILLEGAL_CMD;
 80064ba:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80064be:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 80064c0:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 80064c4:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 80064c6:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 80064ca:	4770      	bx	lr
    return SDMMC_ERROR_CC_ERR;
 80064cc:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80064d0:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80064d2:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80064d6:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 80064d8:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 80064dc:	4770      	bx	lr
    return SDMMC_ERROR_WP_ERASE_SKIP;
 80064de:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80064e2:	4770      	bx	lr
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 80064e4:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80064e8:	4770      	bx	lr
 80064ea:	bf00      	nop
 80064ec:	20000000 	.word	0x20000000
 80064f0:	10624dd3 	.word	0x10624dd3
 80064f4:	fdffe008 	.word	0xfdffe008

080064f8 <SDMMC_CmdStopTransfer>:
  SDIOx->ARG = Command->Argument;
 80064f8:	2200      	movs	r2, #0
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80064fa:	4b4b      	ldr	r3, [pc, #300]	@ (8006628 <SDMMC_CmdStopTransfer+0x130>)
 80064fc:	494b      	ldr	r1, [pc, #300]	@ (800662c <SDMMC_CmdStopTransfer+0x134>)
 80064fe:	681b      	ldr	r3, [r3, #0]
{
 8006500:	b410      	push	{r4}
  SDIOx->ARG = Command->Argument;
 8006502:	6082      	str	r2, [r0, #8]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006504:	68c2      	ldr	r2, [r0, #12]
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006506:	4c4a      	ldr	r4, [pc, #296]	@ (8006630 <SDMMC_CmdStopTransfer+0x138>)
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006508:	f36f 020b 	bfc	r2, #0, #12
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800650c:	fba1 1303 	umull	r1, r3, r1, r3
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006510:	f442 6289 	orr.w	r2, r2, #1096	@ 0x448
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006514:	0a5b      	lsrs	r3, r3, #9
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006516:	f042 0204 	orr.w	r2, r2, #4
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800651a:	fb04 f303 	mul.w	r3, r4, r3
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800651e:	60c2      	str	r2, [r0, #12]
    if (count-- == 0U)
 8006520:	b13b      	cbz	r3, 8006532 <SDMMC_CmdStopTransfer+0x3a>
    sta_reg = SDIOx->STA;
 8006522:	6b42      	ldr	r2, [r0, #52]	@ 0x34
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006524:	f012 0f45 	tst.w	r2, #69	@ 0x45
 8006528:	d001      	beq.n	800652e <SDMMC_CmdStopTransfer+0x36>
 800652a:	0512      	lsls	r2, r2, #20
 800652c:	d506      	bpl.n	800653c <SDMMC_CmdStopTransfer+0x44>
    if (count-- == 0U)
 800652e:	3b01      	subs	r3, #1
 8006530:	d1f7      	bne.n	8006522 <SDMMC_CmdStopTransfer+0x2a>
      return SDMMC_ERROR_TIMEOUT;
 8006532:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 8006536:	f85d 4b04 	ldr.w	r4, [sp], #4
 800653a:	4770      	bx	lr
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800653c:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800653e:	075c      	lsls	r4, r3, #29
 8006540:	d43c      	bmi.n	80065bc <SDMMC_CmdStopTransfer+0xc4>
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8006542:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8006544:	07d9      	lsls	r1, r3, #31
 8006546:	d407      	bmi.n	8006558 <SDMMC_CmdStopTransfer+0x60>
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8006548:	23c5      	movs	r3, #197	@ 0xc5
 800654a:	6383      	str	r3, [r0, #56]	@ 0x38
  return (uint8_t)(SDIOx->RESPCMD);
 800654c:	6903      	ldr	r3, [r0, #16]
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800654e:	b2db      	uxtb	r3, r3
 8006550:	2b0c      	cmp	r3, #12
 8006552:	d004      	beq.n	800655e <SDMMC_CmdStopTransfer+0x66>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006554:	2001      	movs	r0, #1
 8006556:	e7ee      	b.n	8006536 <SDMMC_CmdStopTransfer+0x3e>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8006558:	2301      	movs	r3, #1
 800655a:	6383      	str	r3, [r0, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800655c:	e7fa      	b.n	8006554 <SDMMC_CmdStopTransfer+0x5c>
  return (*(__IO uint32_t *) tmp);
 800655e:	6943      	ldr	r3, [r0, #20]
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8006560:	4834      	ldr	r0, [pc, #208]	@ (8006634 <SDMMC_CmdStopTransfer+0x13c>)
 8006562:	4018      	ands	r0, r3
 8006564:	2800      	cmp	r0, #0
 8006566:	d0e6      	beq.n	8006536 <SDMMC_CmdStopTransfer+0x3e>
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8006568:	2b00      	cmp	r3, #0
 800656a:	db2b      	blt.n	80065c4 <SDMMC_CmdStopTransfer+0xcc>
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800656c:	005a      	lsls	r2, r3, #1
 800656e:	d42c      	bmi.n	80065ca <SDMMC_CmdStopTransfer+0xd2>
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8006570:	009c      	lsls	r4, r3, #2
 8006572:	d42c      	bmi.n	80065ce <SDMMC_CmdStopTransfer+0xd6>
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8006574:	00d9      	lsls	r1, r3, #3
 8006576:	d42c      	bmi.n	80065d2 <SDMMC_CmdStopTransfer+0xda>
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8006578:	011a      	lsls	r2, r3, #4
 800657a:	d42d      	bmi.n	80065d8 <SDMMC_CmdStopTransfer+0xe0>
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800657c:	015c      	lsls	r4, r3, #5
 800657e:	d42e      	bmi.n	80065de <SDMMC_CmdStopTransfer+0xe6>
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8006580:	01d9      	lsls	r1, r3, #7
 8006582:	d42f      	bmi.n	80065e4 <SDMMC_CmdStopTransfer+0xec>
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8006584:	021a      	lsls	r2, r3, #8
 8006586:	d430      	bmi.n	80065ea <SDMMC_CmdStopTransfer+0xf2>
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8006588:	025c      	lsls	r4, r3, #9
 800658a:	d431      	bmi.n	80065f0 <SDMMC_CmdStopTransfer+0xf8>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800658c:	0299      	lsls	r1, r3, #10
 800658e:	d43b      	bmi.n	8006608 <SDMMC_CmdStopTransfer+0x110>
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8006590:	02da      	lsls	r2, r3, #11
 8006592:	d436      	bmi.n	8006602 <SDMMC_CmdStopTransfer+0x10a>
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8006594:	035c      	lsls	r4, r3, #13
 8006596:	d431      	bmi.n	80065fc <SDMMC_CmdStopTransfer+0x104>
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8006598:	0399      	lsls	r1, r3, #14
 800659a:	d42c      	bmi.n	80065f6 <SDMMC_CmdStopTransfer+0xfe>
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800659c:	03da      	lsls	r2, r3, #15
 800659e:	d43f      	bmi.n	8006620 <SDMMC_CmdStopTransfer+0x128>
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 80065a0:	041c      	lsls	r4, r3, #16
 80065a2:	d43a      	bmi.n	800661a <SDMMC_CmdStopTransfer+0x122>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 80065a4:	0459      	lsls	r1, r3, #17
 80065a6:	d435      	bmi.n	8006614 <SDMMC_CmdStopTransfer+0x11c>
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 80065a8:	049a      	lsls	r2, r3, #18
 80065aa:	d430      	bmi.n	800660e <SDMMC_CmdStopTransfer+0x116>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 80065ac:	f013 0f08 	tst.w	r3, #8
 80065b0:	bf0c      	ite	eq
 80065b2:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 80065b6:	f44f 0000 	movne.w	r0, #8388608	@ 0x800000
 80065ba:	e7bc      	b.n	8006536 <SDMMC_CmdStopTransfer+0x3e>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80065bc:	2304      	movs	r3, #4
 80065be:	6383      	str	r3, [r0, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80065c0:	4618      	mov	r0, r3
 80065c2:	e7b8      	b.n	8006536 <SDMMC_CmdStopTransfer+0x3e>
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80065c4:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 80065c8:	e7b5      	b.n	8006536 <SDMMC_CmdStopTransfer+0x3e>
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80065ca:	2040      	movs	r0, #64	@ 0x40
 80065cc:	e7b3      	b.n	8006536 <SDMMC_CmdStopTransfer+0x3e>
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80065ce:	2080      	movs	r0, #128	@ 0x80
 80065d0:	e7b1      	b.n	8006536 <SDMMC_CmdStopTransfer+0x3e>
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80065d2:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80065d6:	e7ae      	b.n	8006536 <SDMMC_CmdStopTransfer+0x3e>
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80065d8:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80065dc:	e7ab      	b.n	8006536 <SDMMC_CmdStopTransfer+0x3e>
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80065de:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80065e2:	e7a8      	b.n	8006536 <SDMMC_CmdStopTransfer+0x3e>
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80065e4:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80065e8:	e7a5      	b.n	8006536 <SDMMC_CmdStopTransfer+0x3e>
    return SDMMC_ERROR_COM_CRC_FAILED;
 80065ea:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80065ee:	e7a2      	b.n	8006536 <SDMMC_CmdStopTransfer+0x3e>
    return SDMMC_ERROR_ILLEGAL_CMD;
 80065f0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80065f4:	e79f      	b.n	8006536 <SDMMC_CmdStopTransfer+0x3e>
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 80065f6:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 80065fa:	e79c      	b.n	8006536 <SDMMC_CmdStopTransfer+0x3e>
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 80065fc:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8006600:	e799      	b.n	8006536 <SDMMC_CmdStopTransfer+0x3e>
    return SDMMC_ERROR_CC_ERR;
 8006602:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8006606:	e796      	b.n	8006536 <SDMMC_CmdStopTransfer+0x3e>
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8006608:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800660c:	e793      	b.n	8006536 <SDMMC_CmdStopTransfer+0x3e>
    return SDMMC_ERROR_ERASE_RESET;
 800660e:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
 8006612:	e790      	b.n	8006536 <SDMMC_CmdStopTransfer+0x3e>
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8006614:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8006618:	e78d      	b.n	8006536 <SDMMC_CmdStopTransfer+0x3e>
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800661a:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800661e:	e78a      	b.n	8006536 <SDMMC_CmdStopTransfer+0x3e>
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8006620:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8006624:	e787      	b.n	8006536 <SDMMC_CmdStopTransfer+0x3e>
 8006626:	bf00      	nop
 8006628:	20000000 	.word	0x20000000
 800662c:	10624dd3 	.word	0x10624dd3
 8006630:	05f5e100 	.word	0x05f5e100
 8006634:	fdffe008 	.word	0xfdffe008

08006638 <SDMMC_CmdSelDesel>:
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006638:	4b49      	ldr	r3, [pc, #292]	@ (8006760 <SDMMC_CmdSelDesel+0x128>)
  SDIOx->ARG = Command->Argument;
 800663a:	6082      	str	r2, [r0, #8]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800663c:	68c2      	ldr	r2, [r0, #12]
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800663e:	4949      	ldr	r1, [pc, #292]	@ (8006764 <SDMMC_CmdSelDesel+0x12c>)
 8006640:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006642:	f36f 020b 	bfc	r2, #0, #12
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006646:	fba1 1303 	umull	r1, r3, r1, r3
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800664a:	f442 6288 	orr.w	r2, r2, #1088	@ 0x440
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800664e:	0a5b      	lsrs	r3, r3, #9
 8006650:	f241 3188 	movw	r1, #5000	@ 0x1388
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006654:	f042 0207 	orr.w	r2, r2, #7
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006658:	fb01 f303 	mul.w	r3, r1, r3
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800665c:	60c2      	str	r2, [r0, #12]
    if (count-- == 0U)
 800665e:	b13b      	cbz	r3, 8006670 <SDMMC_CmdSelDesel+0x38>
    sta_reg = SDIOx->STA;
 8006660:	6b42      	ldr	r2, [r0, #52]	@ 0x34
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006662:	f012 0f45 	tst.w	r2, #69	@ 0x45
 8006666:	d001      	beq.n	800666c <SDMMC_CmdSelDesel+0x34>
 8006668:	0511      	lsls	r1, r2, #20
 800666a:	d504      	bpl.n	8006676 <SDMMC_CmdSelDesel+0x3e>
    if (count-- == 0U)
 800666c:	3b01      	subs	r3, #1
 800666e:	d1f7      	bne.n	8006660 <SDMMC_CmdSelDesel+0x28>
      return SDMMC_ERROR_TIMEOUT;
 8006670:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8006674:	4770      	bx	lr
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8006676:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8006678:	075a      	lsls	r2, r3, #29
 800667a:	d43e      	bmi.n	80066fa <SDMMC_CmdSelDesel+0xc2>
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800667c:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800667e:	07db      	lsls	r3, r3, #31
 8006680:	d407      	bmi.n	8006692 <SDMMC_CmdSelDesel+0x5a>
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8006682:	23c5      	movs	r3, #197	@ 0xc5
 8006684:	6383      	str	r3, [r0, #56]	@ 0x38
  return (uint8_t)(SDIOx->RESPCMD);
 8006686:	6903      	ldr	r3, [r0, #16]
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8006688:	b2db      	uxtb	r3, r3
 800668a:	2b07      	cmp	r3, #7
 800668c:	d004      	beq.n	8006698 <SDMMC_CmdSelDesel+0x60>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800668e:	2001      	movs	r0, #1
 8006690:	4770      	bx	lr
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8006692:	2301      	movs	r3, #1
 8006694:	6383      	str	r3, [r0, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006696:	e7fa      	b.n	800668e <SDMMC_CmdSelDesel+0x56>
  return (*(__IO uint32_t *) tmp);
 8006698:	6943      	ldr	r3, [r0, #20]
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800669a:	4833      	ldr	r0, [pc, #204]	@ (8006768 <SDMMC_CmdSelDesel+0x130>)
 800669c:	4018      	ands	r0, r3
 800669e:	b358      	cbz	r0, 80066f8 <SDMMC_CmdSelDesel+0xc0>
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	db2e      	blt.n	8006702 <SDMMC_CmdSelDesel+0xca>
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 80066a4:	0059      	lsls	r1, r3, #1
 80066a6:	d42f      	bmi.n	8006708 <SDMMC_CmdSelDesel+0xd0>
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 80066a8:	009a      	lsls	r2, r3, #2
 80066aa:	d42f      	bmi.n	800670c <SDMMC_CmdSelDesel+0xd4>
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 80066ac:	00d9      	lsls	r1, r3, #3
 80066ae:	d42f      	bmi.n	8006710 <SDMMC_CmdSelDesel+0xd8>
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 80066b0:	011a      	lsls	r2, r3, #4
 80066b2:	d430      	bmi.n	8006716 <SDMMC_CmdSelDesel+0xde>
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80066b4:	0159      	lsls	r1, r3, #5
 80066b6:	d431      	bmi.n	800671c <SDMMC_CmdSelDesel+0xe4>
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80066b8:	01da      	lsls	r2, r3, #7
 80066ba:	d432      	bmi.n	8006722 <SDMMC_CmdSelDesel+0xea>
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 80066bc:	0219      	lsls	r1, r3, #8
 80066be:	d433      	bmi.n	8006728 <SDMMC_CmdSelDesel+0xf0>
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80066c0:	025a      	lsls	r2, r3, #9
 80066c2:	d434      	bmi.n	800672e <SDMMC_CmdSelDesel+0xf6>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80066c4:	0299      	lsls	r1, r3, #10
 80066c6:	d43e      	bmi.n	8006746 <SDMMC_CmdSelDesel+0x10e>
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80066c8:	02da      	lsls	r2, r3, #11
 80066ca:	d439      	bmi.n	8006740 <SDMMC_CmdSelDesel+0x108>
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80066cc:	0359      	lsls	r1, r3, #13
 80066ce:	d434      	bmi.n	800673a <SDMMC_CmdSelDesel+0x102>
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 80066d0:	039a      	lsls	r2, r3, #14
 80066d2:	d42f      	bmi.n	8006734 <SDMMC_CmdSelDesel+0xfc>
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 80066d4:	03d9      	lsls	r1, r3, #15
 80066d6:	d43f      	bmi.n	8006758 <SDMMC_CmdSelDesel+0x120>
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 80066d8:	041a      	lsls	r2, r3, #16
 80066da:	d43a      	bmi.n	8006752 <SDMMC_CmdSelDesel+0x11a>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 80066dc:	0459      	lsls	r1, r3, #17
 80066de:	d435      	bmi.n	800674c <SDMMC_CmdSelDesel+0x114>
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 80066e0:	049a      	lsls	r2, r3, #18
 80066e2:	d407      	bmi.n	80066f4 <SDMMC_CmdSelDesel+0xbc>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 80066e4:	f013 0f08 	tst.w	r3, #8
 80066e8:	bf0c      	ite	eq
 80066ea:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 80066ee:	f44f 0000 	movne.w	r0, #8388608	@ 0x800000
 80066f2:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_RESET;
 80066f4:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
}
 80066f8:	4770      	bx	lr
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80066fa:	2304      	movs	r3, #4
 80066fc:	6383      	str	r3, [r0, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80066fe:	4618      	mov	r0, r3
 8006700:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8006702:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 8006706:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8006708:	2040      	movs	r0, #64	@ 0x40
 800670a:	4770      	bx	lr
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800670c:	2080      	movs	r0, #128	@ 0x80
 800670e:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8006710:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8006714:	4770      	bx	lr
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8006716:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800671a:	4770      	bx	lr
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800671c:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8006720:	4770      	bx	lr
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8006722:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8006726:	4770      	bx	lr
    return SDMMC_ERROR_COM_CRC_FAILED;
 8006728:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800672c:	4770      	bx	lr
    return SDMMC_ERROR_ILLEGAL_CMD;
 800672e:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8006732:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8006734:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 8006738:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800673a:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800673e:	4770      	bx	lr
    return SDMMC_ERROR_CC_ERR;
 8006740:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8006744:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8006746:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800674a:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800674c:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8006750:	4770      	bx	lr
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8006752:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8006756:	4770      	bx	lr
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8006758:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800675c:	4770      	bx	lr
 800675e:	bf00      	nop
 8006760:	20000000 	.word	0x20000000
 8006764:	10624dd3 	.word	0x10624dd3
 8006768:	fdffe008 	.word	0xfdffe008

0800676c <SDMMC_CmdGoIdleState>:
  SDIOx->ARG = Command->Argument;
 800676c:	2200      	movs	r2, #0
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800676e:	4b0f      	ldr	r3, [pc, #60]	@ (80067ac <SDMMC_CmdGoIdleState+0x40>)
  SDIOx->ARG = Command->Argument;
 8006770:	6082      	str	r2, [r0, #8]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006772:	68c2      	ldr	r2, [r0, #12]
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006774:	490e      	ldr	r1, [pc, #56]	@ (80067b0 <SDMMC_CmdGoIdleState+0x44>)
 8006776:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006778:	f36f 020b 	bfc	r2, #0, #12
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800677c:	fba1 1303 	umull	r1, r3, r1, r3
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006780:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006784:	0a5b      	lsrs	r3, r3, #9
 8006786:	f241 3188 	movw	r1, #5000	@ 0x1388
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800678a:	60c2      	str	r2, [r0, #12]
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800678c:	fb01 f303 	mul.w	r3, r1, r3
  
  do
  {
    if (count-- == 0U)
 8006790:	b143      	cbz	r3, 80067a4 <SDMMC_CmdGoIdleState+0x38>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8006792:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 8006794:	0612      	lsls	r2, r2, #24
 8006796:	f103 33ff 	add.w	r3, r3, #4294967295
 800679a:	d5f9      	bpl.n	8006790 <SDMMC_CmdGoIdleState+0x24>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800679c:	23c5      	movs	r3, #197	@ 0xc5
 800679e:	6383      	str	r3, [r0, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 80067a0:	2000      	movs	r0, #0
 80067a2:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 80067a4:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 80067a8:	4770      	bx	lr
 80067aa:	bf00      	nop
 80067ac:	20000000 	.word	0x20000000
 80067b0:	10624dd3 	.word	0x10624dd3

080067b4 <SDMMC_CmdOperCond>:
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80067b4:	4b19      	ldr	r3, [pc, #100]	@ (800681c <SDMMC_CmdOperCond+0x68>)
{
 80067b6:	4601      	mov	r1, r0
  SDIOx->ARG = Command->Argument;
 80067b8:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 80067bc:	6082      	str	r2, [r0, #8]
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	4817      	ldr	r0, [pc, #92]	@ (8006820 <SDMMC_CmdOperCond+0x6c>)
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80067c2:	68ca      	ldr	r2, [r1, #12]
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80067c4:	fba0 0303 	umull	r0, r3, r0, r3
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80067c8:	f36f 020b 	bfc	r2, #0, #12
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80067cc:	0a5b      	lsrs	r3, r3, #9
 80067ce:	f241 3088 	movw	r0, #5000	@ 0x1388
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80067d2:	f442 6289 	orr.w	r2, r2, #1096	@ 0x448
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80067d6:	fb00 f303 	mul.w	r3, r0, r3
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80067da:	60ca      	str	r2, [r1, #12]
    if (count-- == 0U)
 80067dc:	b13b      	cbz	r3, 80067ee <SDMMC_CmdOperCond+0x3a>
    sta_reg = SDIOx->STA;
 80067de:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80067e0:	f012 0f45 	tst.w	r2, #69	@ 0x45
 80067e4:	d001      	beq.n	80067ea <SDMMC_CmdOperCond+0x36>
 80067e6:	0510      	lsls	r0, r2, #20
 80067e8:	d504      	bpl.n	80067f4 <SDMMC_CmdOperCond+0x40>
    if (count-- == 0U)
 80067ea:	3b01      	subs	r3, #1
 80067ec:	d1f7      	bne.n	80067de <SDMMC_CmdOperCond+0x2a>
      return SDMMC_ERROR_TIMEOUT;
 80067ee:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 80067f2:	4770      	bx	lr
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80067f4:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 80067f6:	075a      	lsls	r2, r3, #29
 80067f8:	d40c      	bmi.n	8006814 <SDMMC_CmdOperCond+0x60>
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80067fa:	6b48      	ldr	r0, [r1, #52]	@ 0x34
 80067fc:	f010 0001 	ands.w	r0, r0, #1
 8006800:	d105      	bne.n	800680e <SDMMC_CmdOperCond+0x5a>
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8006802:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 8006804:	065b      	lsls	r3, r3, #25
 8006806:	d5f4      	bpl.n	80067f2 <SDMMC_CmdOperCond+0x3e>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8006808:	2340      	movs	r3, #64	@ 0x40
 800680a:	638b      	str	r3, [r1, #56]	@ 0x38
 800680c:	4770      	bx	lr
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800680e:	2301      	movs	r3, #1
 8006810:	638b      	str	r3, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006812:	4770      	bx	lr
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006814:	2004      	movs	r0, #4
 8006816:	6388      	str	r0, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006818:	4770      	bx	lr
 800681a:	bf00      	nop
 800681c:	20000000 	.word	0x20000000
 8006820:	10624dd3 	.word	0x10624dd3

08006824 <SDMMC_CmdAppCommand>:
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006824:	4b49      	ldr	r3, [pc, #292]	@ (800694c <SDMMC_CmdAppCommand+0x128>)
  SDIOx->ARG = Command->Argument;
 8006826:	6081      	str	r1, [r0, #8]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006828:	68c2      	ldr	r2, [r0, #12]
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800682a:	4949      	ldr	r1, [pc, #292]	@ (8006950 <SDMMC_CmdAppCommand+0x12c>)
 800682c:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800682e:	f36f 020b 	bfc	r2, #0, #12
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006832:	fba1 1303 	umull	r1, r3, r1, r3
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006836:	f442 628e 	orr.w	r2, r2, #1136	@ 0x470
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800683a:	0a5b      	lsrs	r3, r3, #9
 800683c:	f241 3188 	movw	r1, #5000	@ 0x1388
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006840:	f042 0207 	orr.w	r2, r2, #7
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006844:	fb01 f303 	mul.w	r3, r1, r3
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006848:	60c2      	str	r2, [r0, #12]
    if (count-- == 0U)
 800684a:	b13b      	cbz	r3, 800685c <SDMMC_CmdAppCommand+0x38>
    sta_reg = SDIOx->STA;
 800684c:	6b42      	ldr	r2, [r0, #52]	@ 0x34
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800684e:	f012 0f45 	tst.w	r2, #69	@ 0x45
 8006852:	d001      	beq.n	8006858 <SDMMC_CmdAppCommand+0x34>
 8006854:	0511      	lsls	r1, r2, #20
 8006856:	d504      	bpl.n	8006862 <SDMMC_CmdAppCommand+0x3e>
    if (count-- == 0U)
 8006858:	3b01      	subs	r3, #1
 800685a:	d1f7      	bne.n	800684c <SDMMC_CmdAppCommand+0x28>
      return SDMMC_ERROR_TIMEOUT;
 800685c:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8006860:	4770      	bx	lr
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8006862:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8006864:	075a      	lsls	r2, r3, #29
 8006866:	d43e      	bmi.n	80068e6 <SDMMC_CmdAppCommand+0xc2>
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8006868:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800686a:	07db      	lsls	r3, r3, #31
 800686c:	d407      	bmi.n	800687e <SDMMC_CmdAppCommand+0x5a>
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800686e:	23c5      	movs	r3, #197	@ 0xc5
 8006870:	6383      	str	r3, [r0, #56]	@ 0x38
  return (uint8_t)(SDIOx->RESPCMD);
 8006872:	6903      	ldr	r3, [r0, #16]
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8006874:	b2db      	uxtb	r3, r3
 8006876:	2b37      	cmp	r3, #55	@ 0x37
 8006878:	d004      	beq.n	8006884 <SDMMC_CmdAppCommand+0x60>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800687a:	2001      	movs	r0, #1
 800687c:	4770      	bx	lr
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800687e:	2301      	movs	r3, #1
 8006880:	6383      	str	r3, [r0, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006882:	e7fa      	b.n	800687a <SDMMC_CmdAppCommand+0x56>
  return (*(__IO uint32_t *) tmp);
 8006884:	6943      	ldr	r3, [r0, #20]
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8006886:	4833      	ldr	r0, [pc, #204]	@ (8006954 <SDMMC_CmdAppCommand+0x130>)
 8006888:	4018      	ands	r0, r3
 800688a:	b358      	cbz	r0, 80068e4 <SDMMC_CmdAppCommand+0xc0>
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800688c:	2b00      	cmp	r3, #0
 800688e:	db2e      	blt.n	80068ee <SDMMC_CmdAppCommand+0xca>
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8006890:	0059      	lsls	r1, r3, #1
 8006892:	d42f      	bmi.n	80068f4 <SDMMC_CmdAppCommand+0xd0>
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8006894:	009a      	lsls	r2, r3, #2
 8006896:	d42f      	bmi.n	80068f8 <SDMMC_CmdAppCommand+0xd4>
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8006898:	00d9      	lsls	r1, r3, #3
 800689a:	d42f      	bmi.n	80068fc <SDMMC_CmdAppCommand+0xd8>
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800689c:	011a      	lsls	r2, r3, #4
 800689e:	d430      	bmi.n	8006902 <SDMMC_CmdAppCommand+0xde>
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80068a0:	0159      	lsls	r1, r3, #5
 80068a2:	d431      	bmi.n	8006908 <SDMMC_CmdAppCommand+0xe4>
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80068a4:	01da      	lsls	r2, r3, #7
 80068a6:	d432      	bmi.n	800690e <SDMMC_CmdAppCommand+0xea>
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 80068a8:	0219      	lsls	r1, r3, #8
 80068aa:	d433      	bmi.n	8006914 <SDMMC_CmdAppCommand+0xf0>
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80068ac:	025a      	lsls	r2, r3, #9
 80068ae:	d434      	bmi.n	800691a <SDMMC_CmdAppCommand+0xf6>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80068b0:	0299      	lsls	r1, r3, #10
 80068b2:	d43e      	bmi.n	8006932 <SDMMC_CmdAppCommand+0x10e>
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80068b4:	02da      	lsls	r2, r3, #11
 80068b6:	d439      	bmi.n	800692c <SDMMC_CmdAppCommand+0x108>
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80068b8:	0359      	lsls	r1, r3, #13
 80068ba:	d434      	bmi.n	8006926 <SDMMC_CmdAppCommand+0x102>
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 80068bc:	039a      	lsls	r2, r3, #14
 80068be:	d42f      	bmi.n	8006920 <SDMMC_CmdAppCommand+0xfc>
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 80068c0:	03d9      	lsls	r1, r3, #15
 80068c2:	d43f      	bmi.n	8006944 <SDMMC_CmdAppCommand+0x120>
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 80068c4:	041a      	lsls	r2, r3, #16
 80068c6:	d43a      	bmi.n	800693e <SDMMC_CmdAppCommand+0x11a>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 80068c8:	0459      	lsls	r1, r3, #17
 80068ca:	d435      	bmi.n	8006938 <SDMMC_CmdAppCommand+0x114>
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 80068cc:	049a      	lsls	r2, r3, #18
 80068ce:	d407      	bmi.n	80068e0 <SDMMC_CmdAppCommand+0xbc>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 80068d0:	f013 0f08 	tst.w	r3, #8
 80068d4:	bf0c      	ite	eq
 80068d6:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 80068da:	f44f 0000 	movne.w	r0, #8388608	@ 0x800000
 80068de:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_RESET;
 80068e0:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
}
 80068e4:	4770      	bx	lr
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80068e6:	2304      	movs	r3, #4
 80068e8:	6383      	str	r3, [r0, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80068ea:	4618      	mov	r0, r3
 80068ec:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80068ee:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 80068f2:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80068f4:	2040      	movs	r0, #64	@ 0x40
 80068f6:	4770      	bx	lr
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80068f8:	2080      	movs	r0, #128	@ 0x80
 80068fa:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80068fc:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8006900:	4770      	bx	lr
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8006902:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8006906:	4770      	bx	lr
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8006908:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800690c:	4770      	bx	lr
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800690e:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8006912:	4770      	bx	lr
    return SDMMC_ERROR_COM_CRC_FAILED;
 8006914:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8006918:	4770      	bx	lr
    return SDMMC_ERROR_ILLEGAL_CMD;
 800691a:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800691e:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8006920:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 8006924:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8006926:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800692a:	4770      	bx	lr
    return SDMMC_ERROR_CC_ERR;
 800692c:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8006930:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8006932:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8006936:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8006938:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800693c:	4770      	bx	lr
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800693e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8006942:	4770      	bx	lr
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8006944:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8006948:	4770      	bx	lr
 800694a:	bf00      	nop
 800694c:	20000000 	.word	0x20000000
 8006950:	10624dd3 	.word	0x10624dd3
 8006954:	fdffe008 	.word	0xfdffe008

08006958 <SDMMC_CmdAppOperCommand>:
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8006958:	f041 4100 	orr.w	r1, r1, #2147483648	@ 0x80000000
 800695c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006960:	4b16      	ldr	r3, [pc, #88]	@ (80069bc <SDMMC_CmdAppOperCommand+0x64>)
  SDIOx->ARG = Command->Argument;
 8006962:	6081      	str	r1, [r0, #8]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006964:	68c2      	ldr	r2, [r0, #12]
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006966:	4916      	ldr	r1, [pc, #88]	@ (80069c0 <SDMMC_CmdAppOperCommand+0x68>)
 8006968:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800696a:	f36f 020b 	bfc	r2, #0, #12
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800696e:	fba1 1303 	umull	r1, r3, r1, r3
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006972:	f442 628d 	orr.w	r2, r2, #1128	@ 0x468
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006976:	0a5b      	lsrs	r3, r3, #9
 8006978:	f241 3188 	movw	r1, #5000	@ 0x1388
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800697c:	f042 0201 	orr.w	r2, r2, #1
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006980:	fb01 f303 	mul.w	r3, r1, r3
{
 8006984:	4684      	mov	ip, r0
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006986:	60c2      	str	r2, [r0, #12]
    if (count-- == 0U)
 8006988:	b143      	cbz	r3, 800699c <SDMMC_CmdAppOperCommand+0x44>
    sta_reg = SDIOx->STA;
 800698a:	f8dc 2034 	ldr.w	r2, [ip, #52]	@ 0x34
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800698e:	f012 0f45 	tst.w	r2, #69	@ 0x45
 8006992:	d001      	beq.n	8006998 <SDMMC_CmdAppOperCommand+0x40>
 8006994:	0512      	lsls	r2, r2, #20
 8006996:	d504      	bpl.n	80069a2 <SDMMC_CmdAppOperCommand+0x4a>
    if (count-- == 0U)
 8006998:	3b01      	subs	r3, #1
 800699a:	d1f6      	bne.n	800698a <SDMMC_CmdAppOperCommand+0x32>
      return SDMMC_ERROR_TIMEOUT;
 800699c:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 80069a0:	4770      	bx	lr
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80069a2:	f8dc 0034 	ldr.w	r0, [ip, #52]	@ 0x34
 80069a6:	f010 0004 	ands.w	r0, r0, #4
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80069aa:	bf15      	itete	ne
 80069ac:	2004      	movne	r0, #4
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80069ae:	23c5      	moveq	r3, #197	@ 0xc5
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80069b0:	f8cc 0038 	strne.w	r0, [ip, #56]	@ 0x38
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80069b4:	f8cc 3038 	streq.w	r3, [ip, #56]	@ 0x38
  return SDMMC_ERROR_NONE;
 80069b8:	4770      	bx	lr
 80069ba:	bf00      	nop
 80069bc:	20000000 	.word	0x20000000
 80069c0:	10624dd3 	.word	0x10624dd3

080069c4 <SDMMC_CmdBusWidth>:
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80069c4:	4b49      	ldr	r3, [pc, #292]	@ (8006aec <SDMMC_CmdBusWidth+0x128>)
  SDIOx->ARG = Command->Argument;
 80069c6:	6081      	str	r1, [r0, #8]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80069c8:	68c2      	ldr	r2, [r0, #12]
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80069ca:	4949      	ldr	r1, [pc, #292]	@ (8006af0 <SDMMC_CmdBusWidth+0x12c>)
 80069cc:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80069ce:	f36f 020b 	bfc	r2, #0, #12
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80069d2:	fba1 1303 	umull	r1, r3, r1, r3
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80069d6:	f442 6288 	orr.w	r2, r2, #1088	@ 0x440
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80069da:	0a5b      	lsrs	r3, r3, #9
 80069dc:	f241 3188 	movw	r1, #5000	@ 0x1388
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80069e0:	f042 0206 	orr.w	r2, r2, #6
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80069e4:	fb01 f303 	mul.w	r3, r1, r3
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80069e8:	60c2      	str	r2, [r0, #12]
    if (count-- == 0U)
 80069ea:	b13b      	cbz	r3, 80069fc <SDMMC_CmdBusWidth+0x38>
    sta_reg = SDIOx->STA;
 80069ec:	6b42      	ldr	r2, [r0, #52]	@ 0x34
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80069ee:	f012 0f45 	tst.w	r2, #69	@ 0x45
 80069f2:	d001      	beq.n	80069f8 <SDMMC_CmdBusWidth+0x34>
 80069f4:	0511      	lsls	r1, r2, #20
 80069f6:	d504      	bpl.n	8006a02 <SDMMC_CmdBusWidth+0x3e>
    if (count-- == 0U)
 80069f8:	3b01      	subs	r3, #1
 80069fa:	d1f7      	bne.n	80069ec <SDMMC_CmdBusWidth+0x28>
      return SDMMC_ERROR_TIMEOUT;
 80069fc:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8006a00:	4770      	bx	lr
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8006a02:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8006a04:	075a      	lsls	r2, r3, #29
 8006a06:	d43e      	bmi.n	8006a86 <SDMMC_CmdBusWidth+0xc2>
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8006a08:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8006a0a:	07db      	lsls	r3, r3, #31
 8006a0c:	d407      	bmi.n	8006a1e <SDMMC_CmdBusWidth+0x5a>
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8006a0e:	23c5      	movs	r3, #197	@ 0xc5
 8006a10:	6383      	str	r3, [r0, #56]	@ 0x38
  return (uint8_t)(SDIOx->RESPCMD);
 8006a12:	6903      	ldr	r3, [r0, #16]
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8006a14:	b2db      	uxtb	r3, r3
 8006a16:	2b06      	cmp	r3, #6
 8006a18:	d004      	beq.n	8006a24 <SDMMC_CmdBusWidth+0x60>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006a1a:	2001      	movs	r0, #1
 8006a1c:	4770      	bx	lr
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8006a1e:	2301      	movs	r3, #1
 8006a20:	6383      	str	r3, [r0, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006a22:	e7fa      	b.n	8006a1a <SDMMC_CmdBusWidth+0x56>
  return (*(__IO uint32_t *) tmp);
 8006a24:	6943      	ldr	r3, [r0, #20]
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8006a26:	4833      	ldr	r0, [pc, #204]	@ (8006af4 <SDMMC_CmdBusWidth+0x130>)
 8006a28:	4018      	ands	r0, r3
 8006a2a:	b358      	cbz	r0, 8006a84 <SDMMC_CmdBusWidth+0xc0>
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	db2e      	blt.n	8006a8e <SDMMC_CmdBusWidth+0xca>
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8006a30:	0059      	lsls	r1, r3, #1
 8006a32:	d42f      	bmi.n	8006a94 <SDMMC_CmdBusWidth+0xd0>
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8006a34:	009a      	lsls	r2, r3, #2
 8006a36:	d42f      	bmi.n	8006a98 <SDMMC_CmdBusWidth+0xd4>
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8006a38:	00d9      	lsls	r1, r3, #3
 8006a3a:	d42f      	bmi.n	8006a9c <SDMMC_CmdBusWidth+0xd8>
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8006a3c:	011a      	lsls	r2, r3, #4
 8006a3e:	d430      	bmi.n	8006aa2 <SDMMC_CmdBusWidth+0xde>
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8006a40:	0159      	lsls	r1, r3, #5
 8006a42:	d431      	bmi.n	8006aa8 <SDMMC_CmdBusWidth+0xe4>
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8006a44:	01da      	lsls	r2, r3, #7
 8006a46:	d432      	bmi.n	8006aae <SDMMC_CmdBusWidth+0xea>
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8006a48:	0219      	lsls	r1, r3, #8
 8006a4a:	d433      	bmi.n	8006ab4 <SDMMC_CmdBusWidth+0xf0>
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8006a4c:	025a      	lsls	r2, r3, #9
 8006a4e:	d434      	bmi.n	8006aba <SDMMC_CmdBusWidth+0xf6>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8006a50:	0299      	lsls	r1, r3, #10
 8006a52:	d43e      	bmi.n	8006ad2 <SDMMC_CmdBusWidth+0x10e>
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8006a54:	02da      	lsls	r2, r3, #11
 8006a56:	d439      	bmi.n	8006acc <SDMMC_CmdBusWidth+0x108>
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8006a58:	0359      	lsls	r1, r3, #13
 8006a5a:	d434      	bmi.n	8006ac6 <SDMMC_CmdBusWidth+0x102>
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8006a5c:	039a      	lsls	r2, r3, #14
 8006a5e:	d42f      	bmi.n	8006ac0 <SDMMC_CmdBusWidth+0xfc>
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8006a60:	03d9      	lsls	r1, r3, #15
 8006a62:	d43f      	bmi.n	8006ae4 <SDMMC_CmdBusWidth+0x120>
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8006a64:	041a      	lsls	r2, r3, #16
 8006a66:	d43a      	bmi.n	8006ade <SDMMC_CmdBusWidth+0x11a>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8006a68:	0459      	lsls	r1, r3, #17
 8006a6a:	d435      	bmi.n	8006ad8 <SDMMC_CmdBusWidth+0x114>
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8006a6c:	049a      	lsls	r2, r3, #18
 8006a6e:	d407      	bmi.n	8006a80 <SDMMC_CmdBusWidth+0xbc>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8006a70:	f013 0f08 	tst.w	r3, #8
 8006a74:	bf0c      	ite	eq
 8006a76:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 8006a7a:	f44f 0000 	movne.w	r0, #8388608	@ 0x800000
 8006a7e:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_RESET;
 8006a80:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
}
 8006a84:	4770      	bx	lr
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006a86:	2304      	movs	r3, #4
 8006a88:	6383      	str	r3, [r0, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006a8a:	4618      	mov	r0, r3
 8006a8c:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8006a8e:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 8006a92:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8006a94:	2040      	movs	r0, #64	@ 0x40
 8006a96:	4770      	bx	lr
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8006a98:	2080      	movs	r0, #128	@ 0x80
 8006a9a:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8006a9c:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8006aa0:	4770      	bx	lr
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8006aa2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8006aa6:	4770      	bx	lr
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8006aa8:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8006aac:	4770      	bx	lr
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8006aae:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8006ab2:	4770      	bx	lr
    return SDMMC_ERROR_COM_CRC_FAILED;
 8006ab4:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8006ab8:	4770      	bx	lr
    return SDMMC_ERROR_ILLEGAL_CMD;
 8006aba:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8006abe:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8006ac0:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 8006ac4:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8006ac6:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8006aca:	4770      	bx	lr
    return SDMMC_ERROR_CC_ERR;
 8006acc:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8006ad0:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8006ad2:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8006ad6:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8006ad8:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8006adc:	4770      	bx	lr
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8006ade:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8006ae2:	4770      	bx	lr
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8006ae4:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8006ae8:	4770      	bx	lr
 8006aea:	bf00      	nop
 8006aec:	20000000 	.word	0x20000000
 8006af0:	10624dd3 	.word	0x10624dd3
 8006af4:	fdffe008 	.word	0xfdffe008

08006af8 <SDMMC_CmdSendSCR>:
  SDIOx->ARG = Command->Argument;
 8006af8:	2200      	movs	r2, #0
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006afa:	4b49      	ldr	r3, [pc, #292]	@ (8006c20 <SDMMC_CmdSendSCR+0x128>)
  SDIOx->ARG = Command->Argument;
 8006afc:	6082      	str	r2, [r0, #8]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006afe:	68c2      	ldr	r2, [r0, #12]
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006b00:	4948      	ldr	r1, [pc, #288]	@ (8006c24 <SDMMC_CmdSendSCR+0x12c>)
 8006b02:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006b04:	f36f 020b 	bfc	r2, #0, #12
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006b08:	fba1 1303 	umull	r1, r3, r1, r3
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006b0c:	f442 628e 	orr.w	r2, r2, #1136	@ 0x470
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006b10:	0a5b      	lsrs	r3, r3, #9
 8006b12:	f241 3188 	movw	r1, #5000	@ 0x1388
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006b16:	f042 0203 	orr.w	r2, r2, #3
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006b1a:	fb01 f303 	mul.w	r3, r1, r3
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006b1e:	60c2      	str	r2, [r0, #12]
    if (count-- == 0U)
 8006b20:	b13b      	cbz	r3, 8006b32 <SDMMC_CmdSendSCR+0x3a>
    sta_reg = SDIOx->STA;
 8006b22:	6b42      	ldr	r2, [r0, #52]	@ 0x34
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006b24:	f012 0f45 	tst.w	r2, #69	@ 0x45
 8006b28:	d001      	beq.n	8006b2e <SDMMC_CmdSendSCR+0x36>
 8006b2a:	0511      	lsls	r1, r2, #20
 8006b2c:	d504      	bpl.n	8006b38 <SDMMC_CmdSendSCR+0x40>
    if (count-- == 0U)
 8006b2e:	3b01      	subs	r3, #1
 8006b30:	d1f7      	bne.n	8006b22 <SDMMC_CmdSendSCR+0x2a>
      return SDMMC_ERROR_TIMEOUT;
 8006b32:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8006b36:	4770      	bx	lr
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8006b38:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8006b3a:	075a      	lsls	r2, r3, #29
 8006b3c:	d43e      	bmi.n	8006bbc <SDMMC_CmdSendSCR+0xc4>
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8006b3e:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8006b40:	07db      	lsls	r3, r3, #31
 8006b42:	d407      	bmi.n	8006b54 <SDMMC_CmdSendSCR+0x5c>
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8006b44:	23c5      	movs	r3, #197	@ 0xc5
 8006b46:	6383      	str	r3, [r0, #56]	@ 0x38
  return (uint8_t)(SDIOx->RESPCMD);
 8006b48:	6903      	ldr	r3, [r0, #16]
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8006b4a:	b2db      	uxtb	r3, r3
 8006b4c:	2b33      	cmp	r3, #51	@ 0x33
 8006b4e:	d004      	beq.n	8006b5a <SDMMC_CmdSendSCR+0x62>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006b50:	2001      	movs	r0, #1
 8006b52:	4770      	bx	lr
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8006b54:	2301      	movs	r3, #1
 8006b56:	6383      	str	r3, [r0, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006b58:	e7fa      	b.n	8006b50 <SDMMC_CmdSendSCR+0x58>
  return (*(__IO uint32_t *) tmp);
 8006b5a:	6943      	ldr	r3, [r0, #20]
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8006b5c:	4832      	ldr	r0, [pc, #200]	@ (8006c28 <SDMMC_CmdSendSCR+0x130>)
 8006b5e:	4018      	ands	r0, r3
 8006b60:	b358      	cbz	r0, 8006bba <SDMMC_CmdSendSCR+0xc2>
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	db2e      	blt.n	8006bc4 <SDMMC_CmdSendSCR+0xcc>
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8006b66:	0059      	lsls	r1, r3, #1
 8006b68:	d42f      	bmi.n	8006bca <SDMMC_CmdSendSCR+0xd2>
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8006b6a:	009a      	lsls	r2, r3, #2
 8006b6c:	d42f      	bmi.n	8006bce <SDMMC_CmdSendSCR+0xd6>
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8006b6e:	00d9      	lsls	r1, r3, #3
 8006b70:	d42f      	bmi.n	8006bd2 <SDMMC_CmdSendSCR+0xda>
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8006b72:	011a      	lsls	r2, r3, #4
 8006b74:	d430      	bmi.n	8006bd8 <SDMMC_CmdSendSCR+0xe0>
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8006b76:	0159      	lsls	r1, r3, #5
 8006b78:	d431      	bmi.n	8006bde <SDMMC_CmdSendSCR+0xe6>
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8006b7a:	01da      	lsls	r2, r3, #7
 8006b7c:	d432      	bmi.n	8006be4 <SDMMC_CmdSendSCR+0xec>
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8006b7e:	0219      	lsls	r1, r3, #8
 8006b80:	d433      	bmi.n	8006bea <SDMMC_CmdSendSCR+0xf2>
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8006b82:	025a      	lsls	r2, r3, #9
 8006b84:	d434      	bmi.n	8006bf0 <SDMMC_CmdSendSCR+0xf8>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8006b86:	0299      	lsls	r1, r3, #10
 8006b88:	d43e      	bmi.n	8006c08 <SDMMC_CmdSendSCR+0x110>
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8006b8a:	02da      	lsls	r2, r3, #11
 8006b8c:	d439      	bmi.n	8006c02 <SDMMC_CmdSendSCR+0x10a>
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8006b8e:	0359      	lsls	r1, r3, #13
 8006b90:	d434      	bmi.n	8006bfc <SDMMC_CmdSendSCR+0x104>
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8006b92:	039a      	lsls	r2, r3, #14
 8006b94:	d42f      	bmi.n	8006bf6 <SDMMC_CmdSendSCR+0xfe>
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8006b96:	03d9      	lsls	r1, r3, #15
 8006b98:	d43f      	bmi.n	8006c1a <SDMMC_CmdSendSCR+0x122>
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8006b9a:	041a      	lsls	r2, r3, #16
 8006b9c:	d43a      	bmi.n	8006c14 <SDMMC_CmdSendSCR+0x11c>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8006b9e:	0459      	lsls	r1, r3, #17
 8006ba0:	d435      	bmi.n	8006c0e <SDMMC_CmdSendSCR+0x116>
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8006ba2:	049a      	lsls	r2, r3, #18
 8006ba4:	d407      	bmi.n	8006bb6 <SDMMC_CmdSendSCR+0xbe>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8006ba6:	f013 0f08 	tst.w	r3, #8
 8006baa:	bf0c      	ite	eq
 8006bac:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 8006bb0:	f44f 0000 	movne.w	r0, #8388608	@ 0x800000
 8006bb4:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_RESET;
 8006bb6:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
}
 8006bba:	4770      	bx	lr
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006bbc:	2304      	movs	r3, #4
 8006bbe:	6383      	str	r3, [r0, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006bc0:	4618      	mov	r0, r3
 8006bc2:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8006bc4:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 8006bc8:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8006bca:	2040      	movs	r0, #64	@ 0x40
 8006bcc:	4770      	bx	lr
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8006bce:	2080      	movs	r0, #128	@ 0x80
 8006bd0:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8006bd2:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8006bd6:	4770      	bx	lr
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8006bd8:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8006bdc:	4770      	bx	lr
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8006bde:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8006be2:	4770      	bx	lr
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8006be4:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8006be8:	4770      	bx	lr
    return SDMMC_ERROR_COM_CRC_FAILED;
 8006bea:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8006bee:	4770      	bx	lr
    return SDMMC_ERROR_ILLEGAL_CMD;
 8006bf0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8006bf4:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8006bf6:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 8006bfa:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8006bfc:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8006c00:	4770      	bx	lr
    return SDMMC_ERROR_CC_ERR;
 8006c02:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8006c06:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8006c08:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8006c0c:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8006c0e:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8006c12:	4770      	bx	lr
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8006c14:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8006c18:	4770      	bx	lr
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8006c1a:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8006c1e:	4770      	bx	lr
 8006c20:	20000000 	.word	0x20000000
 8006c24:	10624dd3 	.word	0x10624dd3
 8006c28:	fdffe008 	.word	0xfdffe008

08006c2c <SDMMC_CmdSendCID>:
  SDIOx->ARG = Command->Argument;
 8006c2c:	2200      	movs	r2, #0
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006c2e:	4b17      	ldr	r3, [pc, #92]	@ (8006c8c <SDMMC_CmdSendCID+0x60>)
  SDIOx->ARG = Command->Argument;
 8006c30:	6082      	str	r2, [r0, #8]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006c32:	68c2      	ldr	r2, [r0, #12]
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006c34:	681b      	ldr	r3, [r3, #0]
{
 8006c36:	4601      	mov	r1, r0
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006c38:	4815      	ldr	r0, [pc, #84]	@ (8006c90 <SDMMC_CmdSendCID+0x64>)
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006c3a:	f36f 020b 	bfc	r2, #0, #12
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006c3e:	fba0 0303 	umull	r0, r3, r0, r3
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006c42:	f442 6298 	orr.w	r2, r2, #1216	@ 0x4c0
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006c46:	0a5b      	lsrs	r3, r3, #9
 8006c48:	f241 3088 	movw	r0, #5000	@ 0x1388
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006c4c:	f042 0202 	orr.w	r2, r2, #2
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006c50:	fb00 f303 	mul.w	r3, r0, r3
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006c54:	60ca      	str	r2, [r1, #12]
    if (count-- == 0U)
 8006c56:	b13b      	cbz	r3, 8006c68 <SDMMC_CmdSendCID+0x3c>
    sta_reg = SDIOx->STA;
 8006c58:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006c5a:	f012 0f45 	tst.w	r2, #69	@ 0x45
 8006c5e:	d001      	beq.n	8006c64 <SDMMC_CmdSendCID+0x38>
 8006c60:	0512      	lsls	r2, r2, #20
 8006c62:	d504      	bpl.n	8006c6e <SDMMC_CmdSendCID+0x42>
    if (count-- == 0U)
 8006c64:	3b01      	subs	r3, #1
 8006c66:	d1f7      	bne.n	8006c58 <SDMMC_CmdSendCID+0x2c>
      return SDMMC_ERROR_TIMEOUT;
 8006c68:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 8006c6c:	4770      	bx	lr
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8006c6e:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 8006c70:	075b      	lsls	r3, r3, #29
 8006c72:	d407      	bmi.n	8006c84 <SDMMC_CmdSendCID+0x58>
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8006c74:	6b48      	ldr	r0, [r1, #52]	@ 0x34
 8006c76:	f010 0001 	ands.w	r0, r0, #1
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8006c7a:	bf14      	ite	ne
 8006c7c:	2301      	movne	r3, #1
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8006c7e:	23c5      	moveq	r3, #197	@ 0xc5
 8006c80:	638b      	str	r3, [r1, #56]	@ 0x38
  return SDMMC_ERROR_NONE;
 8006c82:	4770      	bx	lr
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006c84:	2004      	movs	r0, #4
 8006c86:	6388      	str	r0, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006c88:	4770      	bx	lr
 8006c8a:	bf00      	nop
 8006c8c:	20000000 	.word	0x20000000
 8006c90:	10624dd3 	.word	0x10624dd3

08006c94 <SDMMC_CmdSendCSD>:
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006c94:	4b19      	ldr	r3, [pc, #100]	@ (8006cfc <SDMMC_CmdSendCSD+0x68>)
  SDIOx->ARG = Command->Argument;
 8006c96:	6081      	str	r1, [r0, #8]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006c98:	68c2      	ldr	r2, [r0, #12]
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006c9a:	4919      	ldr	r1, [pc, #100]	@ (8006d00 <SDMMC_CmdSendCSD+0x6c>)
 8006c9c:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006c9e:	f36f 020b 	bfc	r2, #0, #12
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006ca2:	fba1 1303 	umull	r1, r3, r1, r3
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006ca6:	f442 6299 	orr.w	r2, r2, #1224	@ 0x4c8
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006caa:	0a5b      	lsrs	r3, r3, #9
 8006cac:	f241 3188 	movw	r1, #5000	@ 0x1388
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006cb0:	f042 0201 	orr.w	r2, r2, #1
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006cb4:	fb01 f303 	mul.w	r3, r1, r3
{
 8006cb8:	4684      	mov	ip, r0
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006cba:	60c2      	str	r2, [r0, #12]
    if (count-- == 0U)
 8006cbc:	b143      	cbz	r3, 8006cd0 <SDMMC_CmdSendCSD+0x3c>
    sta_reg = SDIOx->STA;
 8006cbe:	f8dc 2034 	ldr.w	r2, [ip, #52]	@ 0x34
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006cc2:	f012 0f45 	tst.w	r2, #69	@ 0x45
 8006cc6:	d001      	beq.n	8006ccc <SDMMC_CmdSendCSD+0x38>
 8006cc8:	0512      	lsls	r2, r2, #20
 8006cca:	d504      	bpl.n	8006cd6 <SDMMC_CmdSendCSD+0x42>
    if (count-- == 0U)
 8006ccc:	3b01      	subs	r3, #1
 8006cce:	d1f6      	bne.n	8006cbe <SDMMC_CmdSendCSD+0x2a>
      return SDMMC_ERROR_TIMEOUT;
 8006cd0:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 8006cd4:	4770      	bx	lr
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8006cd6:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 8006cda:	075b      	lsls	r3, r3, #29
 8006cdc:	d409      	bmi.n	8006cf2 <SDMMC_CmdSendCSD+0x5e>
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8006cde:	f8dc 0034 	ldr.w	r0, [ip, #52]	@ 0x34
 8006ce2:	f010 0001 	ands.w	r0, r0, #1
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8006ce6:	bf14      	ite	ne
 8006ce8:	2301      	movne	r3, #1
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8006cea:	23c5      	moveq	r3, #197	@ 0xc5
 8006cec:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
  return SDMMC_ERROR_NONE;
 8006cf0:	4770      	bx	lr
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006cf2:	2004      	movs	r0, #4
 8006cf4:	f8cc 0038 	str.w	r0, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006cf8:	4770      	bx	lr
 8006cfa:	bf00      	nop
 8006cfc:	20000000 	.word	0x20000000
 8006d00:	10624dd3 	.word	0x10624dd3

08006d04 <SDMMC_CmdSetRelAdd>:
  SDIOx->ARG = Command->Argument;
 8006d04:	2200      	movs	r2, #0
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006d06:	4b25      	ldr	r3, [pc, #148]	@ (8006d9c <SDMMC_CmdSetRelAdd+0x98>)
{
 8006d08:	b410      	push	{r4}
  SDIOx->ARG = Command->Argument;
 8006d0a:	6082      	str	r2, [r0, #8]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006d0c:	68c2      	ldr	r2, [r0, #12]
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006d0e:	4c24      	ldr	r4, [pc, #144]	@ (8006da0 <SDMMC_CmdSetRelAdd+0x9c>)
 8006d10:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006d12:	f36f 020b 	bfc	r2, #0, #12
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006d16:	fba4 4303 	umull	r4, r3, r4, r3
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006d1a:	f442 6288 	orr.w	r2, r2, #1088	@ 0x440
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006d1e:	0a5b      	lsrs	r3, r3, #9
 8006d20:	f241 3488 	movw	r4, #5000	@ 0x1388
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006d24:	f042 0203 	orr.w	r2, r2, #3
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006d28:	fb04 f303 	mul.w	r3, r4, r3
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006d2c:	60c2      	str	r2, [r0, #12]
    if (count-- == 0U)
 8006d2e:	b13b      	cbz	r3, 8006d40 <SDMMC_CmdSetRelAdd+0x3c>
    sta_reg = SDIOx->STA;
 8006d30:	6b42      	ldr	r2, [r0, #52]	@ 0x34
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006d32:	f012 0f45 	tst.w	r2, #69	@ 0x45
 8006d36:	d001      	beq.n	8006d3c <SDMMC_CmdSetRelAdd+0x38>
 8006d38:	0512      	lsls	r2, r2, #20
 8006d3a:	d506      	bpl.n	8006d4a <SDMMC_CmdSetRelAdd+0x46>
    if (count-- == 0U)
 8006d3c:	3b01      	subs	r3, #1
 8006d3e:	d1f7      	bne.n	8006d30 <SDMMC_CmdSetRelAdd+0x2c>
      return SDMMC_ERROR_TIMEOUT;
 8006d40:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 8006d44:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006d48:	4770      	bx	lr
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8006d4a:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8006d4c:	075b      	lsls	r3, r3, #29
 8006d4e:	d41b      	bmi.n	8006d88 <SDMMC_CmdSetRelAdd+0x84>
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8006d50:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8006d52:	07dc      	lsls	r4, r3, #31
 8006d54:	d405      	bmi.n	8006d62 <SDMMC_CmdSetRelAdd+0x5e>
  return (uint8_t)(SDIOx->RESPCMD);
 8006d56:	6903      	ldr	r3, [r0, #16]
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8006d58:	b2db      	uxtb	r3, r3
 8006d5a:	2b03      	cmp	r3, #3
 8006d5c:	d004      	beq.n	8006d68 <SDMMC_CmdSetRelAdd+0x64>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006d5e:	2001      	movs	r0, #1
 8006d60:	e7f0      	b.n	8006d44 <SDMMC_CmdSetRelAdd+0x40>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8006d62:	2301      	movs	r3, #1
 8006d64:	6383      	str	r3, [r0, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006d66:	e7fa      	b.n	8006d5e <SDMMC_CmdSetRelAdd+0x5a>
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8006d68:	23c5      	movs	r3, #197	@ 0xc5
 8006d6a:	6383      	str	r3, [r0, #56]	@ 0x38
  return (*(__IO uint32_t *) tmp);
 8006d6c:	6943      	ldr	r3, [r0, #20]
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8006d6e:	f413 4060 	ands.w	r0, r3, #57344	@ 0xe000
 8006d72:	d010      	beq.n	8006d96 <SDMMC_CmdSetRelAdd+0x92>
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8006d74:	045a      	lsls	r2, r3, #17
 8006d76:	d40b      	bmi.n	8006d90 <SDMMC_CmdSetRelAdd+0x8c>
    return SDMMC_ERROR_COM_CRC_FAILED;
 8006d78:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8006d7c:	bf0c      	ite	eq
 8006d7e:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 8006d82:	f44f 5080 	movne.w	r0, #4096	@ 0x1000
 8006d86:	e7dd      	b.n	8006d44 <SDMMC_CmdSetRelAdd+0x40>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006d88:	2304      	movs	r3, #4
 8006d8a:	6383      	str	r3, [r0, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	e7d9      	b.n	8006d44 <SDMMC_CmdSetRelAdd+0x40>
    return SDMMC_ERROR_ILLEGAL_CMD;
 8006d90:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8006d94:	e7d6      	b.n	8006d44 <SDMMC_CmdSetRelAdd+0x40>
    *pRCA = (uint16_t) (response_r1 >> 16);
 8006d96:	0c1b      	lsrs	r3, r3, #16
 8006d98:	800b      	strh	r3, [r1, #0]
    return SDMMC_ERROR_NONE;
 8006d9a:	e7d3      	b.n	8006d44 <SDMMC_CmdSetRelAdd+0x40>
 8006d9c:	20000000 	.word	0x20000000
 8006da0:	10624dd3 	.word	0x10624dd3

08006da4 <SDMMC_CmdSendStatus>:
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006da4:	4b49      	ldr	r3, [pc, #292]	@ (8006ecc <SDMMC_CmdSendStatus+0x128>)
  SDIOx->ARG = Command->Argument;
 8006da6:	6081      	str	r1, [r0, #8]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006da8:	68c2      	ldr	r2, [r0, #12]
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006daa:	4949      	ldr	r1, [pc, #292]	@ (8006ed0 <SDMMC_CmdSendStatus+0x12c>)
 8006dac:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006dae:	f36f 020b 	bfc	r2, #0, #12
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006db2:	fba1 1303 	umull	r1, r3, r1, r3
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006db6:	f442 6289 	orr.w	r2, r2, #1096	@ 0x448
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006dba:	0a5b      	lsrs	r3, r3, #9
 8006dbc:	f241 3188 	movw	r1, #5000	@ 0x1388
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006dc0:	f042 0205 	orr.w	r2, r2, #5
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006dc4:	fb01 f303 	mul.w	r3, r1, r3
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006dc8:	60c2      	str	r2, [r0, #12]
    if (count-- == 0U)
 8006dca:	b13b      	cbz	r3, 8006ddc <SDMMC_CmdSendStatus+0x38>
    sta_reg = SDIOx->STA;
 8006dcc:	6b42      	ldr	r2, [r0, #52]	@ 0x34
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006dce:	f012 0f45 	tst.w	r2, #69	@ 0x45
 8006dd2:	d001      	beq.n	8006dd8 <SDMMC_CmdSendStatus+0x34>
 8006dd4:	0511      	lsls	r1, r2, #20
 8006dd6:	d504      	bpl.n	8006de2 <SDMMC_CmdSendStatus+0x3e>
    if (count-- == 0U)
 8006dd8:	3b01      	subs	r3, #1
 8006dda:	d1f7      	bne.n	8006dcc <SDMMC_CmdSendStatus+0x28>
      return SDMMC_ERROR_TIMEOUT;
 8006ddc:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8006de0:	4770      	bx	lr
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8006de2:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8006de4:	075a      	lsls	r2, r3, #29
 8006de6:	d43e      	bmi.n	8006e66 <SDMMC_CmdSendStatus+0xc2>
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8006de8:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8006dea:	07db      	lsls	r3, r3, #31
 8006dec:	d407      	bmi.n	8006dfe <SDMMC_CmdSendStatus+0x5a>
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8006dee:	23c5      	movs	r3, #197	@ 0xc5
 8006df0:	6383      	str	r3, [r0, #56]	@ 0x38
  return (uint8_t)(SDIOx->RESPCMD);
 8006df2:	6903      	ldr	r3, [r0, #16]
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8006df4:	b2db      	uxtb	r3, r3
 8006df6:	2b0d      	cmp	r3, #13
 8006df8:	d004      	beq.n	8006e04 <SDMMC_CmdSendStatus+0x60>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006dfa:	2001      	movs	r0, #1
 8006dfc:	4770      	bx	lr
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8006dfe:	2301      	movs	r3, #1
 8006e00:	6383      	str	r3, [r0, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006e02:	e7fa      	b.n	8006dfa <SDMMC_CmdSendStatus+0x56>
  return (*(__IO uint32_t *) tmp);
 8006e04:	6943      	ldr	r3, [r0, #20]
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8006e06:	4833      	ldr	r0, [pc, #204]	@ (8006ed4 <SDMMC_CmdSendStatus+0x130>)
 8006e08:	4018      	ands	r0, r3
 8006e0a:	b358      	cbz	r0, 8006e64 <SDMMC_CmdSendStatus+0xc0>
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	db2e      	blt.n	8006e6e <SDMMC_CmdSendStatus+0xca>
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8006e10:	0059      	lsls	r1, r3, #1
 8006e12:	d42f      	bmi.n	8006e74 <SDMMC_CmdSendStatus+0xd0>
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8006e14:	009a      	lsls	r2, r3, #2
 8006e16:	d42f      	bmi.n	8006e78 <SDMMC_CmdSendStatus+0xd4>
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8006e18:	00d9      	lsls	r1, r3, #3
 8006e1a:	d42f      	bmi.n	8006e7c <SDMMC_CmdSendStatus+0xd8>
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8006e1c:	011a      	lsls	r2, r3, #4
 8006e1e:	d430      	bmi.n	8006e82 <SDMMC_CmdSendStatus+0xde>
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8006e20:	0159      	lsls	r1, r3, #5
 8006e22:	d431      	bmi.n	8006e88 <SDMMC_CmdSendStatus+0xe4>
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8006e24:	01da      	lsls	r2, r3, #7
 8006e26:	d432      	bmi.n	8006e8e <SDMMC_CmdSendStatus+0xea>
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8006e28:	0219      	lsls	r1, r3, #8
 8006e2a:	d433      	bmi.n	8006e94 <SDMMC_CmdSendStatus+0xf0>
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8006e2c:	025a      	lsls	r2, r3, #9
 8006e2e:	d434      	bmi.n	8006e9a <SDMMC_CmdSendStatus+0xf6>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8006e30:	0299      	lsls	r1, r3, #10
 8006e32:	d43e      	bmi.n	8006eb2 <SDMMC_CmdSendStatus+0x10e>
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8006e34:	02da      	lsls	r2, r3, #11
 8006e36:	d439      	bmi.n	8006eac <SDMMC_CmdSendStatus+0x108>
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8006e38:	0359      	lsls	r1, r3, #13
 8006e3a:	d434      	bmi.n	8006ea6 <SDMMC_CmdSendStatus+0x102>
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8006e3c:	039a      	lsls	r2, r3, #14
 8006e3e:	d42f      	bmi.n	8006ea0 <SDMMC_CmdSendStatus+0xfc>
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8006e40:	03d9      	lsls	r1, r3, #15
 8006e42:	d43f      	bmi.n	8006ec4 <SDMMC_CmdSendStatus+0x120>
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8006e44:	041a      	lsls	r2, r3, #16
 8006e46:	d43a      	bmi.n	8006ebe <SDMMC_CmdSendStatus+0x11a>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8006e48:	0459      	lsls	r1, r3, #17
 8006e4a:	d435      	bmi.n	8006eb8 <SDMMC_CmdSendStatus+0x114>
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8006e4c:	049a      	lsls	r2, r3, #18
 8006e4e:	d407      	bmi.n	8006e60 <SDMMC_CmdSendStatus+0xbc>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8006e50:	f013 0f08 	tst.w	r3, #8
 8006e54:	bf0c      	ite	eq
 8006e56:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 8006e5a:	f44f 0000 	movne.w	r0, #8388608	@ 0x800000
 8006e5e:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_RESET;
 8006e60:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
}
 8006e64:	4770      	bx	lr
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006e66:	2304      	movs	r3, #4
 8006e68:	6383      	str	r3, [r0, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8006e6e:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 8006e72:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8006e74:	2040      	movs	r0, #64	@ 0x40
 8006e76:	4770      	bx	lr
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8006e78:	2080      	movs	r0, #128	@ 0x80
 8006e7a:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8006e7c:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8006e80:	4770      	bx	lr
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8006e82:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8006e86:	4770      	bx	lr
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8006e88:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8006e8c:	4770      	bx	lr
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8006e8e:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8006e92:	4770      	bx	lr
    return SDMMC_ERROR_COM_CRC_FAILED;
 8006e94:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8006e98:	4770      	bx	lr
    return SDMMC_ERROR_ILLEGAL_CMD;
 8006e9a:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8006e9e:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8006ea0:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 8006ea4:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8006ea6:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8006eaa:	4770      	bx	lr
    return SDMMC_ERROR_CC_ERR;
 8006eac:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8006eb0:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8006eb2:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8006eb6:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8006eb8:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8006ebc:	4770      	bx	lr
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8006ebe:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8006ec2:	4770      	bx	lr
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8006ec4:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8006ec8:	4770      	bx	lr
 8006eca:	bf00      	nop
 8006ecc:	20000000 	.word	0x20000000
 8006ed0:	10624dd3 	.word	0x10624dd3
 8006ed4:	fdffe008 	.word	0xfdffe008

08006ed8 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8006ed8:	b508      	push	{r3, lr}
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8006eda:	4903      	ldr	r1, [pc, #12]	@ (8006ee8 <MX_FATFS_Init+0x10>)
 8006edc:	4803      	ldr	r0, [pc, #12]	@ (8006eec <MX_FATFS_Init+0x14>)
 8006ede:	f000 f97b 	bl	80071d8 <FATFS_LinkDriver>
 8006ee2:	4b03      	ldr	r3, [pc, #12]	@ (8006ef0 <MX_FATFS_Init+0x18>)
 8006ee4:	7018      	strb	r0, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8006ee6:	bd08      	pop	{r3, pc}
 8006ee8:	200008fc 	.word	0x200008fc
 8006eec:	08008fec 	.word	0x08008fec
 8006ef0:	20000900 	.word	0x20000900

08006ef4 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8006ef4:	4684      	mov	ip, r0
 8006ef6:	b508      	push	{r3, lr}
  uint8_t sd_state = MSD_OK;

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8006ef8:	4804      	ldr	r0, [pc, #16]	@ (8006f0c <BSP_SD_ReadBlocks_DMA+0x18>)
{
 8006efa:	4613      	mov	r3, r2
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8006efc:	460a      	mov	r2, r1
 8006efe:	4661      	mov	r1, ip
 8006f00:	f7fd f998 	bl	8004234 <HAL_SD_ReadBlocks_DMA>
  {
    sd_state = MSD_ERROR;
  }

  return sd_state;
}
 8006f04:	3800      	subs	r0, #0
 8006f06:	bf18      	it	ne
 8006f08:	2001      	movne	r0, #1
 8006f0a:	bd08      	pop	{r3, pc}
 8006f0c:	200006c8 	.word	0x200006c8

08006f10 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8006f10:	4684      	mov	ip, r0
 8006f12:	b508      	push	{r3, lr}
  uint8_t sd_state = MSD_OK;

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8006f14:	4804      	ldr	r0, [pc, #16]	@ (8006f28 <BSP_SD_WriteBlocks_DMA+0x18>)
{
 8006f16:	4613      	mov	r3, r2
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8006f18:	460a      	mov	r2, r1
 8006f1a:	4661      	mov	r1, ip
 8006f1c:	f7fd fa24 	bl	8004368 <HAL_SD_WriteBlocks_DMA>
  {
    sd_state = MSD_ERROR;
  }

  return sd_state;
}
 8006f20:	3800      	subs	r0, #0
 8006f22:	bf18      	it	ne
 8006f24:	2001      	movne	r0, #1
 8006f26:	bd08      	pop	{r3, pc}
 8006f28:	200006c8 	.word	0x200006c8

08006f2c <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8006f2c:	b508      	push	{r3, lr}
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8006f2e:	4803      	ldr	r0, [pc, #12]	@ (8006f3c <BSP_SD_GetCardState+0x10>)
 8006f30:	f7fd ff50 	bl	8004dd4 <HAL_SD_GetCardState>
}
 8006f34:	3804      	subs	r0, #4
 8006f36:	bf18      	it	ne
 8006f38:	2001      	movne	r0, #1
 8006f3a:	bd08      	pop	{r3, pc}
 8006f3c:	200006c8 	.word	0x200006c8

08006f40 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8006f40:	4601      	mov	r1, r0
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 8006f42:	4801      	ldr	r0, [pc, #4]	@ (8006f48 <BSP_SD_GetCardInfo+0x8>)
 8006f44:	f7fd be8a 	b.w	8004c5c <HAL_SD_GetCardInfo>
 8006f48:	200006c8 	.word	0x200006c8

08006f4c <BSP_SD_AbortCallback>:
/**
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
 8006f4c:	4770      	bx	lr
 8006f4e:	bf00      	nop

08006f50 <HAL_SD_AbortCallback>:
{
 8006f50:	b508      	push	{r3, lr}
  BSP_SD_AbortCallback();
 8006f52:	f7ff fffb 	bl	8006f4c <BSP_SD_AbortCallback>
}
 8006f56:	bd08      	pop	{r3, pc}

08006f58 <HAL_SD_TxCpltCallback>:
{
 8006f58:	b508      	push	{r3, lr}
  BSP_SD_WriteCpltCallback();
 8006f5a:	f000 f915 	bl	8007188 <BSP_SD_WriteCpltCallback>
}
 8006f5e:	bd08      	pop	{r3, pc}

08006f60 <HAL_SD_RxCpltCallback>:
{
 8006f60:	b508      	push	{r3, lr}
  BSP_SD_ReadCpltCallback();
 8006f62:	f000 f925 	bl	80071b0 <BSP_SD_ReadCpltCallback>
}
 8006f66:	bd08      	pop	{r3, pc}

08006f68 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8006f68:	b082      	sub	sp, #8
  __IO uint8_t status = SD_PRESENT;
 8006f6a:	2301      	movs	r3, #1
 8006f6c:	f88d 3007 	strb.w	r3, [sp, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 8006f70:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8006f74:	b002      	add	sp, #8
 8006f76:	4770      	bx	lr

08006f78 <BSP_SD_Init>:
{
 8006f78:	b508      	push	{r3, lr}
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8006f7a:	f7ff fff5 	bl	8006f68 <BSP_SD_IsDetected>
 8006f7e:	2801      	cmp	r0, #1
 8006f80:	d001      	beq.n	8006f86 <BSP_SD_Init+0xe>
    return MSD_ERROR;
 8006f82:	2001      	movs	r0, #1
}
 8006f84:	bd08      	pop	{r3, pc}
  sd_state = HAL_SD_Init(&hsd);
 8006f86:	4807      	ldr	r0, [pc, #28]	@ (8006fa4 <BSP_SD_Init+0x2c>)
 8006f88:	f7fd fe4a 	bl	8004c20 <HAL_SD_Init>
  if (sd_state == MSD_OK)
 8006f8c:	2800      	cmp	r0, #0
 8006f8e:	d1f9      	bne.n	8006f84 <BSP_SD_Init+0xc>
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 8006f90:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8006f94:	4803      	ldr	r0, [pc, #12]	@ (8006fa4 <BSP_SD_Init+0x2c>)
 8006f96:	f7fd fe77 	bl	8004c88 <HAL_SD_ConfigWideBusOperation>
 8006f9a:	3800      	subs	r0, #0
 8006f9c:	bf18      	it	ne
 8006f9e:	2001      	movne	r0, #1
}
 8006fa0:	bd08      	pop	{r3, pc}
 8006fa2:	bf00      	nop
 8006fa4:	200006c8 	.word	0x200006c8

08006fa8 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8006fa8:	b538      	push	{r3, r4, r5, lr}
Stat = STA_NOINIT;
 8006faa:	4c15      	ldr	r4, [pc, #84]	@ (8007000 <SD_initialize+0x58>)
 8006fac:	2501      	movs	r5, #1
 8006fae:	7025      	strb	r5, [r4, #0]
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
#else
  if(osKernelGetState() == osKernelRunning)
 8006fb0:	f000 f944 	bl	800723c <osKernelGetState>
 8006fb4:	2802      	cmp	r0, #2
 8006fb6:	d001      	beq.n	8006fbc <SD_initialize+0x14>
        Stat |= STA_NOINIT;
      }
    }
  }

  return Stat;
 8006fb8:	7820      	ldrb	r0, [r4, #0]
}
 8006fba:	bd38      	pop	{r3, r4, r5, pc}
    if(BSP_SD_Init() == MSD_OK)
 8006fbc:	f7ff ffdc 	bl	8006f78 <BSP_SD_Init>
 8006fc0:	b190      	cbz	r0, 8006fe8 <SD_initialize+0x40>
    if (Stat != STA_NOINIT)
 8006fc2:	7823      	ldrb	r3, [r4, #0]
 8006fc4:	2b01      	cmp	r3, #1
 8006fc6:	d0f7      	beq.n	8006fb8 <SD_initialize+0x10>
      if (SDQueueID == NULL)
 8006fc8:	4d0e      	ldr	r5, [pc, #56]	@ (8007004 <SD_initialize+0x5c>)
 8006fca:	682a      	ldr	r2, [r5, #0]
 8006fcc:	2a00      	cmp	r2, #0
 8006fce:	d1f3      	bne.n	8006fb8 <SD_initialize+0x10>
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
 8006fd0:	2102      	movs	r1, #2
 8006fd2:	200a      	movs	r0, #10
 8006fd4:	f000 f94c 	bl	8007270 <osMessageQueueNew>
 8006fd8:	6028      	str	r0, [r5, #0]
      if (SDQueueID == NULL)
 8006fda:	2800      	cmp	r0, #0
 8006fdc:	d1ec      	bne.n	8006fb8 <SD_initialize+0x10>
        Stat |= STA_NOINIT;
 8006fde:	7823      	ldrb	r3, [r4, #0]
 8006fe0:	f043 0301 	orr.w	r3, r3, #1
 8006fe4:	7023      	strb	r3, [r4, #0]
 8006fe6:	e7e7      	b.n	8006fb8 <SD_initialize+0x10>
  Stat = STA_NOINIT;
 8006fe8:	7025      	strb	r5, [r4, #0]
  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8006fea:	f7ff ff9f 	bl	8006f2c <BSP_SD_GetCardState>
 8006fee:	b918      	cbnz	r0, 8006ff8 <SD_initialize+0x50>
    Stat &= ~STA_NOINIT;
 8006ff0:	7823      	ldrb	r3, [r4, #0]
 8006ff2:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8006ff6:	7023      	strb	r3, [r4, #0]
  return Stat;
 8006ff8:	7823      	ldrb	r3, [r4, #0]
 8006ffa:	b2db      	uxtb	r3, r3
      Stat = SD_CheckStatus(lun);
 8006ffc:	7023      	strb	r3, [r4, #0]
 8006ffe:	e7e0      	b.n	8006fc2 <SD_initialize+0x1a>
 8007000:	2000000c 	.word	0x2000000c
 8007004:	20000904 	.word	0x20000904

08007008 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8007008:	b510      	push	{r4, lr}
  Stat = STA_NOINIT;
 800700a:	4c06      	ldr	r4, [pc, #24]	@ (8007024 <SD_status+0x1c>)
 800700c:	2301      	movs	r3, #1
 800700e:	7023      	strb	r3, [r4, #0]
  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8007010:	f7ff ff8c 	bl	8006f2c <BSP_SD_GetCardState>
 8007014:	b918      	cbnz	r0, 800701e <SD_status+0x16>
    Stat &= ~STA_NOINIT;
 8007016:	7823      	ldrb	r3, [r4, #0]
 8007018:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800701c:	7023      	strb	r3, [r4, #0]
  return Stat;
 800701e:	7820      	ldrb	r0, [r4, #0]
  return SD_CheckStatus(lun);
}
 8007020:	bd10      	pop	{r4, pc}
 8007022:	bf00      	nop
 8007024:	2000000c 	.word	0x2000000c

08007028 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8007028:	b530      	push	{r4, r5, lr}
  DRESULT res = RES_ERROR;
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800702a:	4b16      	ldr	r3, [pc, #88]	@ (8007084 <SD_ioctl+0x5c>)
 800702c:	7818      	ldrb	r0, [r3, #0]
 800702e:	f010 0401 	ands.w	r4, r0, #1
{
 8007032:	b089      	sub	sp, #36	@ 0x24
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8007034:	d106      	bne.n	8007044 <SD_ioctl+0x1c>
 8007036:	4615      	mov	r5, r2

  switch (cmd)
 8007038:	2903      	cmp	r1, #3
 800703a:	d820      	bhi.n	800707e <SD_ioctl+0x56>
 800703c:	e8df f001 	tbb	[pc, r1]
 8007040:	06170f03 	.word	0x06170f03
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8007044:	2403      	movs	r4, #3
  default:
    res = RES_PARERR;
  }

  return res;
}
 8007046:	4620      	mov	r0, r4
 8007048:	b009      	add	sp, #36	@ 0x24
 800704a:	bd30      	pop	{r4, r5, pc}
    BSP_SD_GetCardInfo(&CardInfo);
 800704c:	4668      	mov	r0, sp
 800704e:	f7ff ff77 	bl	8006f40 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8007052:	9b07      	ldr	r3, [sp, #28]
}
 8007054:	4620      	mov	r0, r4
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8007056:	0a5b      	lsrs	r3, r3, #9
 8007058:	602b      	str	r3, [r5, #0]
}
 800705a:	b009      	add	sp, #36	@ 0x24
 800705c:	bd30      	pop	{r4, r5, pc}
    BSP_SD_GetCardInfo(&CardInfo);
 800705e:	4668      	mov	r0, sp
 8007060:	f7ff ff6e 	bl	8006f40 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8007064:	9b06      	ldr	r3, [sp, #24]
 8007066:	602b      	str	r3, [r5, #0]
}
 8007068:	4620      	mov	r0, r4
 800706a:	b009      	add	sp, #36	@ 0x24
 800706c:	bd30      	pop	{r4, r5, pc}
    BSP_SD_GetCardInfo(&CardInfo);
 800706e:	4668      	mov	r0, sp
 8007070:	f7ff ff66 	bl	8006f40 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8007074:	9b07      	ldr	r3, [sp, #28]
 8007076:	802b      	strh	r3, [r5, #0]
}
 8007078:	4620      	mov	r0, r4
 800707a:	b009      	add	sp, #36	@ 0x24
 800707c:	bd30      	pop	{r4, r5, pc}
    res = RES_PARERR;
 800707e:	2404      	movs	r4, #4
 8007080:	e7e1      	b.n	8007046 <SD_ioctl+0x1e>
 8007082:	bf00      	nop
 8007084:	2000000c 	.word	0x2000000c

08007088 <SD_read>:
{
 8007088:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800708c:	b082      	sub	sp, #8
 800708e:	460d      	mov	r5, r1
 8007090:	4616      	mov	r6, r2
 8007092:	461f      	mov	r7, r3
  timer = osKernelGetTickCount();
 8007094:	f000 f8e4 	bl	8007260 <osKernelGetTickCount>
  while( osKernelGetTickCount() - timer < timeout)
 8007098:	f247 582f 	movw	r8, #29999	@ 0x752f
  timer = osKernelGetTickCount();
 800709c:	4604      	mov	r4, r0
  while( osKernelGetTickCount() - timer < timeout)
 800709e:	e002      	b.n	80070a6 <SD_read+0x1e>
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 80070a0:	f7ff ff44 	bl	8006f2c <BSP_SD_GetCardState>
 80070a4:	b140      	cbz	r0, 80070b8 <SD_read+0x30>
  while( osKernelGetTickCount() - timer < timeout)
 80070a6:	f000 f8db 	bl	8007260 <osKernelGetTickCount>
 80070aa:	1b00      	subs	r0, r0, r4
 80070ac:	4540      	cmp	r0, r8
 80070ae:	d9f7      	bls.n	80070a0 <SD_read+0x18>
    return res;
 80070b0:	2001      	movs	r0, #1
}
 80070b2:	b002      	add	sp, #8
 80070b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 80070b8:	463a      	mov	r2, r7
 80070ba:	4631      	mov	r1, r6
 80070bc:	4628      	mov	r0, r5
 80070be:	f7ff ff19 	bl	8006ef4 <BSP_SD_ReadBlocks_DMA>
    if (ret == MSD_OK) {
 80070c2:	4602      	mov	r2, r0
 80070c4:	2800      	cmp	r0, #0
 80070c6:	d1f3      	bne.n	80070b0 <SD_read+0x28>
          status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 80070c8:	490e      	ldr	r1, [pc, #56]	@ (8007104 <SD_read+0x7c>)
 80070ca:	f247 5330 	movw	r3, #30000	@ 0x7530
 80070ce:	6808      	ldr	r0, [r1, #0]
 80070d0:	f10d 0106 	add.w	r1, sp, #6
 80070d4:	f000 f936 	bl	8007344 <osMessageQueueGet>
          if ((status == osOK) && (event == READ_CPLT_MSG))
 80070d8:	2800      	cmp	r0, #0
 80070da:	d1e9      	bne.n	80070b0 <SD_read+0x28>
 80070dc:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80070e0:	2b01      	cmp	r3, #1
 80070e2:	d1e5      	bne.n	80070b0 <SD_read+0x28>
            timer = osKernelGetTickCount();
 80070e4:	f000 f8bc 	bl	8007260 <osKernelGetTickCount>
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 80070e8:	f247 552f 	movw	r5, #29999	@ 0x752f
            timer = osKernelGetTickCount();
 80070ec:	4604      	mov	r4, r0
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 80070ee:	e003      	b.n	80070f8 <SD_read+0x70>
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 80070f0:	f7ff ff1c 	bl	8006f2c <BSP_SD_GetCardState>
 80070f4:	2800      	cmp	r0, #0
 80070f6:	d0dc      	beq.n	80070b2 <SD_read+0x2a>
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 80070f8:	f000 f8b2 	bl	8007260 <osKernelGetTickCount>
 80070fc:	1b00      	subs	r0, r0, r4
 80070fe:	42a8      	cmp	r0, r5
 8007100:	d9f6      	bls.n	80070f0 <SD_read+0x68>
 8007102:	e7d5      	b.n	80070b0 <SD_read+0x28>
 8007104:	20000904 	.word	0x20000904

08007108 <SD_write>:
{
 8007108:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800710c:	b082      	sub	sp, #8
 800710e:	460d      	mov	r5, r1
 8007110:	4616      	mov	r6, r2
 8007112:	461f      	mov	r7, r3
  timer = osKernelGetTickCount();
 8007114:	f000 f8a4 	bl	8007260 <osKernelGetTickCount>
  while( osKernelGetTickCount() - timer < timeout)
 8007118:	f247 582f 	movw	r8, #29999	@ 0x752f
  timer = osKernelGetTickCount();
 800711c:	4604      	mov	r4, r0
  while( osKernelGetTickCount() - timer < timeout)
 800711e:	e002      	b.n	8007126 <SD_write+0x1e>
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8007120:	f7ff ff04 	bl	8006f2c <BSP_SD_GetCardState>
 8007124:	b140      	cbz	r0, 8007138 <SD_write+0x30>
  while( osKernelGetTickCount() - timer < timeout)
 8007126:	f000 f89b 	bl	8007260 <osKernelGetTickCount>
 800712a:	1b00      	subs	r0, r0, r4
 800712c:	4540      	cmp	r0, r8
 800712e:	d9f7      	bls.n	8007120 <SD_write+0x18>
    return res;
 8007130:	2001      	movs	r0, #1
}
 8007132:	b002      	add	sp, #8
 8007134:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8007138:	463a      	mov	r2, r7
 800713a:	4631      	mov	r1, r6
 800713c:	4628      	mov	r0, r5
 800713e:	f7ff fee7 	bl	8006f10 <BSP_SD_WriteBlocks_DMA>
 8007142:	4602      	mov	r2, r0
 8007144:	2800      	cmp	r0, #0
 8007146:	d1f3      	bne.n	8007130 <SD_write+0x28>
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 8007148:	490e      	ldr	r1, [pc, #56]	@ (8007184 <SD_write+0x7c>)
 800714a:	f247 5330 	movw	r3, #30000	@ 0x7530
 800714e:	6808      	ldr	r0, [r1, #0]
 8007150:	f10d 0106 	add.w	r1, sp, #6
 8007154:	f000 f8f6 	bl	8007344 <osMessageQueueGet>
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
 8007158:	2800      	cmp	r0, #0
 800715a:	d1e9      	bne.n	8007130 <SD_write+0x28>
 800715c:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8007160:	2b02      	cmp	r3, #2
 8007162:	d1e5      	bne.n	8007130 <SD_write+0x28>
        timer = osKernelGetTickCount();
 8007164:	f000 f87c 	bl	8007260 <osKernelGetTickCount>
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 8007168:	f247 552f 	movw	r5, #29999	@ 0x752f
        timer = osKernelGetTickCount();
 800716c:	4604      	mov	r4, r0
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 800716e:	e003      	b.n	8007178 <SD_write+0x70>
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8007170:	f7ff fedc 	bl	8006f2c <BSP_SD_GetCardState>
 8007174:	2800      	cmp	r0, #0
 8007176:	d0dc      	beq.n	8007132 <SD_write+0x2a>
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 8007178:	f000 f872 	bl	8007260 <osKernelGetTickCount>
 800717c:	1b00      	subs	r0, r0, r4
 800717e:	42a8      	cmp	r0, r5
 8007180:	d9f6      	bls.n	8007170 <SD_write+0x68>
 8007182:	e7d5      	b.n	8007130 <SD_write+0x28>
 8007184:	20000904 	.word	0x20000904

08007188 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 8007188:	b500      	push	{lr}
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, WRITE_CPLT_MSG, 0);
#else
   const uint16_t msg = WRITE_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
 800718a:	4a08      	ldr	r2, [pc, #32]	@ (80071ac <BSP_SD_WriteCpltCallback+0x24>)
{
 800718c:	b083      	sub	sp, #12
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
 800718e:	2300      	movs	r3, #0
   const uint16_t msg = WRITE_CPLT_MSG;
 8007190:	f04f 0c02 	mov.w	ip, #2
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
 8007194:	6810      	ldr	r0, [r2, #0]
   const uint16_t msg = WRITE_CPLT_MSG;
 8007196:	f8ad c006 	strh.w	ip, [sp, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
 800719a:	461a      	mov	r2, r3
 800719c:	f10d 0106 	add.w	r1, sp, #6
 80071a0:	f000 f89e 	bl	80072e0 <osMessageQueuePut>
#endif
}
 80071a4:	b003      	add	sp, #12
 80071a6:	f85d fb04 	ldr.w	pc, [sp], #4
 80071aa:	bf00      	nop
 80071ac:	20000904 	.word	0x20000904

080071b0 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 80071b0:	b500      	push	{lr}
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
#else
   const uint16_t msg = READ_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
 80071b2:	4a08      	ldr	r2, [pc, #32]	@ (80071d4 <BSP_SD_ReadCpltCallback+0x24>)
{
 80071b4:	b083      	sub	sp, #12
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
 80071b6:	2300      	movs	r3, #0
   const uint16_t msg = READ_CPLT_MSG;
 80071b8:	f04f 0c01 	mov.w	ip, #1
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
 80071bc:	6810      	ldr	r0, [r2, #0]
   const uint16_t msg = READ_CPLT_MSG;
 80071be:	f8ad c006 	strh.w	ip, [sp, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
 80071c2:	461a      	mov	r2, r3
 80071c4:	f10d 0106 	add.w	r1, sp, #6
 80071c8:	f000 f88a 	bl	80072e0 <osMessageQueuePut>
#endif
}
 80071cc:	b003      	add	sp, #12
 80071ce:	f85d fb04 	ldr.w	pc, [sp], #4
 80071d2:	bf00      	nop
 80071d4:	20000904 	.word	0x20000904

080071d8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80071d8:	b410      	push	{r4}
  if(disk.nbr < _VOLUMES)
 80071da:	4b10      	ldr	r3, [pc, #64]	@ (800721c <FATFS_LinkDriver+0x44>)
 80071dc:	7a5c      	ldrb	r4, [r3, #9]
 80071de:	b9cc      	cbnz	r4, 8007214 <FATFS_LinkDriver+0x3c>
 80071e0:	4602      	mov	r2, r0
    disk.is_initialized[disk.nbr] = 0;
 80071e2:	f004 00ff 	and.w	r0, r4, #255	@ 0xff
 80071e6:	7a5c      	ldrb	r4, [r3, #9]
 80071e8:	5518      	strb	r0, [r3, r4]
    disk.drv[disk.nbr] = drv;
 80071ea:	7a5c      	ldrb	r4, [r3, #9]
 80071ec:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80071f0:	6062      	str	r2, [r4, #4]
    disk.lun[disk.nbr] = lun;
 80071f2:	7a5c      	ldrb	r4, [r3, #9]
    DiskNum = disk.nbr++;
 80071f4:	7a5a      	ldrb	r2, [r3, #9]
    disk.lun[disk.nbr] = lun;
 80071f6:	441c      	add	r4, r3
 80071f8:	7220      	strb	r0, [r4, #8]
    DiskNum = disk.nbr++;
 80071fa:	1c54      	adds	r4, r2, #1
 80071fc:	b2e4      	uxtb	r4, r4
 80071fe:	725c      	strb	r4, [r3, #9]
    path[0] = DiskNum + '0';
 8007200:	3230      	adds	r2, #48	@ 0x30
    path[1] = ':';
 8007202:	243a      	movs	r4, #58	@ 0x3a
    path[2] = '/';
 8007204:	232f      	movs	r3, #47	@ 0x2f
    path[1] = ':';
 8007206:	704c      	strb	r4, [r1, #1]
    path[0] = DiskNum + '0';
 8007208:	700a      	strb	r2, [r1, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
}
 800720a:	f85d 4b04 	ldr.w	r4, [sp], #4
    path[2] = '/';
 800720e:	708b      	strb	r3, [r1, #2]
    path[3] = 0;
 8007210:	70c8      	strb	r0, [r1, #3]
}
 8007212:	4770      	bx	lr
  uint8_t ret = 1;
 8007214:	2001      	movs	r0, #1
}
 8007216:	f85d 4b04 	ldr.w	r4, [sp], #4
 800721a:	4770      	bx	lr
 800721c:	20000908 	.word	0x20000908

08007220 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8007220:	b508      	push	{r3, lr}
  /* Clear overflow flag */
  SysTick->CTRL;
 8007222:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007226:	691b      	ldr	r3, [r3, #16]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8007228:	f001 f86a 	bl	8008300 <xTaskGetSchedulerState>
 800722c:	2801      	cmp	r0, #1
 800722e:	d100      	bne.n	8007232 <SysTick_Handler+0x12>
    /* Call tick handler */
    xPortSysTickHandler();
  }
}
 8007230:	bd08      	pop	{r3, pc}
 8007232:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    xPortSysTickHandler();
 8007236:	f001 b935 	b.w	80084a4 <xPortSysTickHandler>
 800723a:	bf00      	nop

0800723c <osKernelGetState>:
  }

  return (osOK);
}

osKernelState_t osKernelGetState (void) {
 800723c:	b508      	push	{r3, lr}
  osKernelState_t state;

  switch (xTaskGetSchedulerState()) {
 800723e:	f001 f85f 	bl	8008300 <xTaskGetSchedulerState>
 8007242:	b148      	cbz	r0, 8007258 <osKernelGetState+0x1c>
 8007244:	2802      	cmp	r0, #2
 8007246:	d006      	beq.n	8007256 <osKernelGetState+0x1a>
      state = osKernelLocked;
      break;

    case taskSCHEDULER_NOT_STARTED:
    default:
      if (KernelState == osKernelReady) {
 8007248:	4b04      	ldr	r3, [pc, #16]	@ (800725c <osKernelGetState+0x20>)
 800724a:	6818      	ldr	r0, [r3, #0]
 800724c:	f1a0 0001 	sub.w	r0, r0, #1
 8007250:	fab0 f080 	clz	r0, r0
 8007254:	0940      	lsrs	r0, r0, #5
      }
      break;
  }

  return (state);
}
 8007256:	bd08      	pop	{r3, pc}
  switch (xTaskGetSchedulerState()) {
 8007258:	2003      	movs	r0, #3
}
 800725a:	bd08      	pop	{r3, pc}
 800725c:	20000914 	.word	0x20000914

08007260 <osKernelGetTickCount>:
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007260:	f3ef 8305 	mrs	r3, IPSR
}

uint32_t osKernelGetTickCount (void) {
  TickType_t ticks;

  if (IS_IRQ()) {
 8007264:	b10b      	cbz	r3, 800726a <osKernelGetTickCount+0xa>
    ticks = xTaskGetTickCountFromISR();
 8007266:	f000 bf11 	b.w	800808c <xTaskGetTickCountFromISR>
  } else {
    ticks = xTaskGetTickCount();
 800726a:	f000 bf09 	b.w	8008080 <xTaskGetTickCount>
 800726e:	bf00      	nop

08007270 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8007270:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007272:	b085      	sub	sp, #20
 8007274:	f3ef 8705 	mrs	r7, IPSR
  const char *name;
  #endif

  hQueue = NULL;

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8007278:	b987      	cbnz	r7, 800729c <osMessageQueueNew+0x2c>
 800727a:	4605      	mov	r5, r0
 800727c:	b170      	cbz	r0, 800729c <osMessageQueueNew+0x2c>
 800727e:	b169      	cbz	r1, 800729c <osMessageQueueNew+0x2c>
    mem = -1;

    if (attr != NULL) {
 8007280:	4614      	mov	r4, r2
 8007282:	b1e2      	cbz	r2, 80072be <osMessageQueueNew+0x4e>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8007284:	e9d2 3202 	ldrd	r3, r2, [r2, #8]
 8007288:	b15b      	cbz	r3, 80072a2 <osMessageQueueNew+0x32>
 800728a:	2a4f      	cmp	r2, #79	@ 0x4f
 800728c:	d906      	bls.n	800729c <osMessageQueueNew+0x2c>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800728e:	6922      	ldr	r2, [r4, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8007290:	b122      	cbz	r2, 800729c <osMessageQueueNew+0x2c>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8007292:	6966      	ldr	r6, [r4, #20]
 8007294:	fb01 f505 	mul.w	r5, r1, r5
 8007298:	42ae      	cmp	r6, r5
 800729a:	d21b      	bcs.n	80072d4 <osMessageQueueNew+0x64>
  hQueue = NULL;
 800729c:	2000      	movs	r0, #0
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
}
 800729e:	b005      	add	sp, #20
 80072a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80072a2:	2a00      	cmp	r2, #0
 80072a4:	d1fa      	bne.n	800729c <osMessageQueueNew+0x2c>
 80072a6:	6923      	ldr	r3, [r4, #16]
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d1f7      	bne.n	800729c <osMessageQueueNew+0x2c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80072ac:	6962      	ldr	r2, [r4, #20]
 80072ae:	2a00      	cmp	r2, #0
 80072b0:	d1f4      	bne.n	800729c <osMessageQueueNew+0x2c>
          hQueue = xQueueCreate (msg_count, msg_size);
 80072b2:	f000 f96b 	bl	800758c <xQueueGenericCreate>
    if (hQueue != NULL) {
 80072b6:	2800      	cmp	r0, #0
 80072b8:	d0f0      	beq.n	800729c <osMessageQueueNew+0x2c>
        name = attr->name;
 80072ba:	6824      	ldr	r4, [r4, #0]
 80072bc:	e003      	b.n	80072c6 <osMessageQueueNew+0x56>
          hQueue = xQueueCreate (msg_count, msg_size);
 80072be:	f000 f965 	bl	800758c <xQueueGenericCreate>
    if (hQueue != NULL) {
 80072c2:	2800      	cmp	r0, #0
 80072c4:	d0ea      	beq.n	800729c <osMessageQueueNew+0x2c>
      vQueueAddToRegistry (hQueue, name);
 80072c6:	4621      	mov	r1, r4
 80072c8:	9003      	str	r0, [sp, #12]
 80072ca:	f000 fd5b 	bl	8007d84 <vQueueAddToRegistry>
 80072ce:	9803      	ldr	r0, [sp, #12]
}
 80072d0:	b005      	add	sp, #20
 80072d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80072d4:	9700      	str	r7, [sp, #0]
 80072d6:	f000 f8e9 	bl	80074ac <xQueueGenericCreateStatic>
    if (hQueue != NULL) {
 80072da:	2800      	cmp	r0, #0
 80072dc:	d1ed      	bne.n	80072ba <osMessageQueueNew+0x4a>
 80072de:	e7dd      	b.n	800729c <osMessageQueueNew+0x2c>

080072e0 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 80072e0:	b570      	push	{r4, r5, r6, lr}
 80072e2:	461c      	mov	r4, r3
 80072e4:	b082      	sub	sp, #8
 80072e6:	f3ef 8605 	mrs	r6, IPSR

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;

  if (IS_IRQ()) {
 80072ea:	b1be      	cbz	r6, 800731c <osMessageQueuePut+0x3c>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80072ec:	b338      	cbz	r0, 800733e <osMessageQueuePut+0x5e>
 80072ee:	b331      	cbz	r1, 800733e <osMessageQueuePut+0x5e>
 80072f0:	bb2b      	cbnz	r3, 800733e <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
    }
    else {
      yield = pdFALSE;

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80072f2:	aa01      	add	r2, sp, #4
      yield = pdFALSE;
 80072f4:	9301      	str	r3, [sp, #4]
      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80072f6:	f000 fb0b 	bl	8007910 <xQueueGenericSendFromISR>
 80072fa:	2801      	cmp	r0, #1
 80072fc:	d11b      	bne.n	8007336 <osMessageQueuePut+0x56>
        stat = osErrorResource;
      } else {
        portYIELD_FROM_ISR (yield);
 80072fe:	9b01      	ldr	r3, [sp, #4]
 8007300:	b14b      	cbz	r3, 8007316 <osMessageQueuePut+0x36>
 8007302:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007306:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800730a:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800730e:	f3bf 8f4f 	dsb	sy
 8007312:	f3bf 8f6f 	isb	sy
  stat = osOK;
 8007316:	2000      	movs	r0, #0
      }
    }
  }

  return (stat);
}
 8007318:	b002      	add	sp, #8
 800731a:	bd70      	pop	{r4, r5, r6, pc}
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800731c:	b178      	cbz	r0, 800733e <osMessageQueuePut+0x5e>
 800731e:	b171      	cbz	r1, 800733e <osMessageQueuePut+0x5e>
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8007320:	4633      	mov	r3, r6
 8007322:	4622      	mov	r2, r4
 8007324:	f000 f974 	bl	8007610 <xQueueGenericSend>
 8007328:	2801      	cmp	r0, #1
 800732a:	d0f4      	beq.n	8007316 <osMessageQueuePut+0x36>
        if (timeout != 0U) {
 800732c:	b11c      	cbz	r4, 8007336 <osMessageQueuePut+0x56>
          stat = osErrorTimeout;
 800732e:	f06f 0001 	mvn.w	r0, #1
}
 8007332:	b002      	add	sp, #8
 8007334:	bd70      	pop	{r4, r5, r6, pc}
        stat = osErrorResource;
 8007336:	f06f 0002 	mvn.w	r0, #2
}
 800733a:	b002      	add	sp, #8
 800733c:	bd70      	pop	{r4, r5, r6, pc}
      stat = osErrorParameter;
 800733e:	f06f 0003 	mvn.w	r0, #3
  return (stat);
 8007342:	e7e9      	b.n	8007318 <osMessageQueuePut+0x38>

08007344 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8007344:	b530      	push	{r4, r5, lr}
 8007346:	461c      	mov	r4, r3
 8007348:	b083      	sub	sp, #12
 800734a:	f3ef 8305 	mrs	r3, IPSR

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;

  if (IS_IRQ()) {
 800734e:	b1bb      	cbz	r3, 8007380 <osMessageQueueGet+0x3c>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007350:	b330      	cbz	r0, 80073a0 <osMessageQueueGet+0x5c>
 8007352:	b329      	cbz	r1, 80073a0 <osMessageQueueGet+0x5c>
 8007354:	bb24      	cbnz	r4, 80073a0 <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
    }
    else {
      yield = pdFALSE;

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8007356:	aa01      	add	r2, sp, #4
      yield = pdFALSE;
 8007358:	9401      	str	r4, [sp, #4]
      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800735a:	f000 fcb9 	bl	8007cd0 <xQueueReceiveFromISR>
 800735e:	2801      	cmp	r0, #1
 8007360:	d11a      	bne.n	8007398 <osMessageQueueGet+0x54>
        stat = osErrorResource;
      } else {
        portYIELD_FROM_ISR (yield);
 8007362:	9b01      	ldr	r3, [sp, #4]
 8007364:	b14b      	cbz	r3, 800737a <osMessageQueueGet+0x36>
 8007366:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800736a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800736e:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8007372:	f3bf 8f4f 	dsb	sy
 8007376:	f3bf 8f6f 	isb	sy
  stat = osOK;
 800737a:	2000      	movs	r0, #0
      }
    }
  }

  return (stat);
}
 800737c:	b003      	add	sp, #12
 800737e:	bd30      	pop	{r4, r5, pc}
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8007380:	b170      	cbz	r0, 80073a0 <osMessageQueueGet+0x5c>
 8007382:	b169      	cbz	r1, 80073a0 <osMessageQueueGet+0x5c>
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8007384:	4622      	mov	r2, r4
 8007386:	f000 fb25 	bl	80079d4 <xQueueReceive>
 800738a:	2801      	cmp	r0, #1
 800738c:	d0f5      	beq.n	800737a <osMessageQueueGet+0x36>
        if (timeout != 0U) {
 800738e:	b11c      	cbz	r4, 8007398 <osMessageQueueGet+0x54>
          stat = osErrorTimeout;
 8007390:	f06f 0001 	mvn.w	r0, #1
}
 8007394:	b003      	add	sp, #12
 8007396:	bd30      	pop	{r4, r5, pc}
        stat = osErrorResource;
 8007398:	f06f 0002 	mvn.w	r0, #2
}
 800739c:	b003      	add	sp, #12
 800739e:	bd30      	pop	{r4, r5, pc}
      stat = osErrorParameter;
 80073a0:	f06f 0003 	mvn.w	r0, #3
  return (stat);
 80073a4:	e7ea      	b.n	800737c <osMessageQueueGet+0x38>
 80073a6:	bf00      	nop

080073a8 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80073a8:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80073ac:	f04f 31ff 	mov.w	r1, #4294967295
	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80073b0:	2200      	movs	r2, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80073b2:	e9c0 3101 	strd	r3, r1, [r0, #4]
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80073b6:	e9c0 3303 	strd	r3, r3, [r0, #12]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80073ba:	6002      	str	r2, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80073bc:	4770      	bx	lr
 80073be:	bf00      	nop

080073c0 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 80073c0:	6842      	ldr	r2, [r0, #4]
	pxIndex->pxPrevious = pxNewListItem;

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 80073c2:	6803      	ldr	r3, [r0, #0]
{
 80073c4:	b410      	push	{r4}
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80073c6:	6894      	ldr	r4, [r2, #8]
	( pxList->uxNumberOfItems )++;
 80073c8:	3301      	adds	r3, #1
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80073ca:	e9c1 2401 	strd	r2, r4, [r1, #4]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80073ce:	6061      	str	r1, [r4, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80073d0:	6091      	str	r1, [r2, #8]
}
 80073d2:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxNewListItem->pxContainer = pxList;
 80073d6:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80073d8:	6003      	str	r3, [r0, #0]
}
 80073da:	4770      	bx	lr

080073dc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80073dc:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80073de:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80073e0:	1c6b      	adds	r3, r5, #1
 80073e2:	d010      	beq.n	8007406 <vListInsert+0x2a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80073e4:	f100 0308 	add.w	r3, r0, #8
 80073e8:	461c      	mov	r4, r3
 80073ea:	685b      	ldr	r3, [r3, #4]
 80073ec:	681a      	ldr	r2, [r3, #0]
 80073ee:	42aa      	cmp	r2, r5
 80073f0:	d9fa      	bls.n	80073e8 <vListInsert+0xc>

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 80073f2:	6802      	ldr	r2, [r0, #0]
	pxNewListItem->pxNext = pxIterator->pxNext;
 80073f4:	604b      	str	r3, [r1, #4]
	( pxList->uxNumberOfItems )++;
 80073f6:	3201      	adds	r2, #1
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80073f8:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80073fa:	608c      	str	r4, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 80073fc:	6061      	str	r1, [r4, #4]
	pxNewListItem->pxContainer = pxList;
 80073fe:	6108      	str	r0, [r1, #16]
}
 8007400:	bc30      	pop	{r4, r5}
	( pxList->uxNumberOfItems )++;
 8007402:	6002      	str	r2, [r0, #0]
}
 8007404:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 8007406:	6904      	ldr	r4, [r0, #16]
	pxNewListItem->pxNext = pxIterator->pxNext;
 8007408:	6863      	ldr	r3, [r4, #4]
 800740a:	e7f2      	b.n	80073f2 <vListInsert+0x16>

0800740c <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800740c:	6903      	ldr	r3, [r0, #16]
{
 800740e:	b410      	push	{r4}

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007410:	e9d0 1201 	ldrd	r1, r2, [r0, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007414:	685c      	ldr	r4, [r3, #4]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007416:	608a      	str	r2, [r1, #8]
	if( pxList->pxIndex == pxItemToRemove )
 8007418:	4284      	cmp	r4, r0
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800741a:	6051      	str	r1, [r2, #4]
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800741c:	bf08      	it	eq
 800741e:	605a      	streq	r2, [r3, #4]
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
	( pxList->uxNumberOfItems )--;
 8007420:	681a      	ldr	r2, [r3, #0]

	return pxList->uxNumberOfItems;
}
 8007422:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxItemToRemove->pxContainer = NULL;
 8007426:	2100      	movs	r1, #0
	( pxList->uxNumberOfItems )--;
 8007428:	3a01      	subs	r2, #1
	pxItemToRemove->pxContainer = NULL;
 800742a:	6101      	str	r1, [r0, #16]
	( pxList->uxNumberOfItems )--;
 800742c:	601a      	str	r2, [r3, #0]
	return pxList->uxNumberOfItems;
 800742e:	6818      	ldr	r0, [r3, #0]
}
 8007430:	4770      	bx	lr
 8007432:	bf00      	nop

08007434 <prvCopyDataToQueue>:

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007434:	6c03      	ldr	r3, [r0, #64]	@ 0x40
{
 8007436:	b570      	push	{r4, r5, r6, lr}
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007438:	6b85      	ldr	r5, [r0, #56]	@ 0x38
{
 800743a:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800743c:	b92b      	cbnz	r3, 800744a <prvCopyDataToQueue+0x16>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800743e:	6806      	ldr	r6, [r0, #0]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007440:	3501      	adds	r5, #1
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007442:	b346      	cbz	r6, 8007496 <prvCopyDataToQueue+0x62>
BaseType_t xReturn = pdFALSE;
 8007444:	4618      	mov	r0, r3
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007446:	63a5      	str	r5, [r4, #56]	@ 0x38

	return xReturn;
}
 8007448:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 800744a:	4616      	mov	r6, r2
 800744c:	b982      	cbnz	r2, 8007470 <prvCopyDataToQueue+0x3c>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800744e:	461a      	mov	r2, r3
 8007450:	6840      	ldr	r0, [r0, #4]
 8007452:	f001 f95b 	bl	800870c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007456:	6863      	ldr	r3, [r4, #4]
 8007458:	6c21      	ldr	r1, [r4, #64]	@ 0x40
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800745a:	68a2      	ldr	r2, [r4, #8]
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800745c:	440b      	add	r3, r1
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800745e:	4293      	cmp	r3, r2
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007460:	6063      	str	r3, [r4, #4]
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007462:	bf24      	itt	cs
 8007464:	6823      	ldrcs	r3, [r4, #0]
 8007466:	6063      	strcs	r3, [r4, #4]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007468:	3501      	adds	r5, #1
BaseType_t xReturn = pdFALSE;
 800746a:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800746c:	63a5      	str	r5, [r4, #56]	@ 0x38
}
 800746e:	bd70      	pop	{r4, r5, r6, pc}
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007470:	461a      	mov	r2, r3
 8007472:	68c0      	ldr	r0, [r0, #12]
 8007474:	f001 f94a 	bl	800870c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007478:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 800747a:	68e3      	ldr	r3, [r4, #12]
 800747c:	4251      	negs	r1, r2
 800747e:	1a9b      	subs	r3, r3, r2
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007480:	6822      	ldr	r2, [r4, #0]
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007482:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007484:	4293      	cmp	r3, r2
 8007486:	d202      	bcs.n	800748e <prvCopyDataToQueue+0x5a>
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007488:	68a3      	ldr	r3, [r4, #8]
 800748a:	440b      	add	r3, r1
 800748c:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 800748e:	2e02      	cmp	r6, #2
 8007490:	d006      	beq.n	80074a0 <prvCopyDataToQueue+0x6c>
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007492:	3501      	adds	r5, #1
 8007494:	e7e9      	b.n	800746a <prvCopyDataToQueue+0x36>
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007496:	6880      	ldr	r0, [r0, #8]
 8007498:	f000 ff42 	bl	8008320 <xTaskPriorityDisinherit>
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800749c:	60a6      	str	r6, [r4, #8]
 800749e:	e7d2      	b.n	8007446 <prvCopyDataToQueue+0x12>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80074a0:	2d01      	cmp	r5, #1
 80074a2:	bf38      	it	cc
 80074a4:	2501      	movcc	r5, #1
BaseType_t xReturn = pdFALSE;
 80074a6:	2000      	movs	r0, #0
 80074a8:	e7cd      	b.n	8007446 <prvCopyDataToQueue+0x12>
 80074aa:	bf00      	nop

080074ac <xQueueGenericCreateStatic>:
	{
 80074ac:	b530      	push	{r4, r5, lr}
 80074ae:	b083      	sub	sp, #12
 80074b0:	f89d 5018 	ldrb.w	r5, [sp, #24]
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80074b4:	b940      	cbnz	r0, 80074c8 <xQueueGenericCreateStatic+0x1c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80074b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074ba:	f383 8811 	msr	BASEPRI, r3
 80074be:	f3bf 8f6f 	isb	sy
 80074c2:	f3bf 8f4f 	dsb	sy
 80074c6:	e7fe      	b.n	80074c6 <xQueueGenericCreateStatic+0x1a>
		configASSERT( pxStaticQueue != NULL );
 80074c8:	461c      	mov	r4, r3
 80074ca:	b183      	cbz	r3, 80074ee <xQueueGenericCreateStatic+0x42>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80074cc:	2a00      	cmp	r2, #0
 80074ce:	d04a      	beq.n	8007566 <xQueueGenericCreateStatic+0xba>
 80074d0:	b1b1      	cbz	r1, 8007500 <xQueueGenericCreateStatic+0x54>
			volatile size_t xSize = sizeof( StaticQueue_t );
 80074d2:	2350      	movs	r3, #80	@ 0x50
 80074d4:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 80074d6:	9b01      	ldr	r3, [sp, #4]
 80074d8:	2b50      	cmp	r3, #80	@ 0x50
 80074da:	d01a      	beq.n	8007512 <xQueueGenericCreateStatic+0x66>
 80074dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074e0:	f383 8811 	msr	BASEPRI, r3
 80074e4:	f3bf 8f6f 	isb	sy
 80074e8:	f3bf 8f4f 	dsb	sy
 80074ec:	e7fe      	b.n	80074ec <xQueueGenericCreateStatic+0x40>
 80074ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074f2:	f383 8811 	msr	BASEPRI, r3
 80074f6:	f3bf 8f6f 	isb	sy
 80074fa:	f3bf 8f4f 	dsb	sy
		configASSERT( pxStaticQueue != NULL );
 80074fe:	e7fe      	b.n	80074fe <xQueueGenericCreateStatic+0x52>
 8007500:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007504:	f383 8811 	msr	BASEPRI, r3
 8007508:	f3bf 8f6f 	isb	sy
 800750c:	f3bf 8f4f 	dsb	sy
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007510:	e7fe      	b.n	8007510 <xQueueGenericCreateStatic+0x64>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007512:	9b01      	ldr	r3, [sp, #4]
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007514:	6022      	str	r2, [r4, #0]
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007516:	2301      	movs	r3, #1
	pxNewQueue->uxItemSize = uxItemSize;
 8007518:	e9c4 010f 	strd	r0, r1, [r4, #60]	@ 0x3c
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800751c:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
	taskENTER_CRITICAL();
 8007520:	f000 ff58 	bl	80083d4 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007524:	e9d4 230f 	ldrd	r2, r3, [r4, #60]	@ 0x3c
 8007528:	6821      	ldr	r1, [r4, #0]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800752a:	6061      	str	r1, [r4, #4]
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800752c:	fb03 f202 	mul.w	r2, r3, r2
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007530:	1ad3      	subs	r3, r2, r3
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007532:	440a      	add	r2, r1
 8007534:	60a2      	str	r2, [r4, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007536:	2200      	movs	r2, #0
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007538:	440b      	add	r3, r1
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800753a:	63a2      	str	r2, [r4, #56]	@ 0x38
		pxQueue->cRxLock = queueUNLOCKED;
 800753c:	22ff      	movs	r2, #255	@ 0xff
 800753e:	f884 2044 	strb.w	r2, [r4, #68]	@ 0x44
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007542:	60e3      	str	r3, [r4, #12]
		pxQueue->cTxLock = queueUNLOCKED;
 8007544:	f884 2045 	strb.w	r2, [r4, #69]	@ 0x45
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007548:	f104 0010 	add.w	r0, r4, #16
 800754c:	f7ff ff2c 	bl	80073a8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007550:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8007554:	f7ff ff28 	bl	80073a8 <vListInitialise>
	taskEXIT_CRITICAL();
 8007558:	f000 ff5e 	bl	8008418 <vPortExitCritical>
	}
 800755c:	4620      	mov	r0, r4
		pxNewQueue->ucQueueType = ucQueueType;
 800755e:	f884 504c 	strb.w	r5, [r4, #76]	@ 0x4c
	}
 8007562:	b003      	add	sp, #12
 8007564:	bd30      	pop	{r4, r5, pc}
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007566:	b939      	cbnz	r1, 8007578 <xQueueGenericCreateStatic+0xcc>
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007568:	2350      	movs	r3, #80	@ 0x50
 800756a:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 800756c:	9b01      	ldr	r3, [sp, #4]
 800756e:	2b50      	cmp	r3, #80	@ 0x50
 8007570:	d1b4      	bne.n	80074dc <xQueueGenericCreateStatic+0x30>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007572:	9b01      	ldr	r3, [sp, #4]
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007574:	4622      	mov	r2, r4
 8007576:	e7cd      	b.n	8007514 <xQueueGenericCreateStatic+0x68>
 8007578:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800757c:	f383 8811 	msr	BASEPRI, r3
 8007580:	f3bf 8f6f 	isb	sy
 8007584:	f3bf 8f4f 	dsb	sy
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007588:	e7fe      	b.n	8007588 <xQueueGenericCreateStatic+0xdc>
 800758a:	bf00      	nop

0800758c <xQueueGenericCreate>:
	{
 800758c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800758e:	b940      	cbnz	r0, 80075a2 <xQueueGenericCreate+0x16>
 8007590:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007594:	f383 8811 	msr	BASEPRI, r3
 8007598:	f3bf 8f6f 	isb	sy
 800759c:	f3bf 8f4f 	dsb	sy
 80075a0:	e7fe      	b.n	80075a0 <xQueueGenericCreate+0x14>
 80075a2:	4605      	mov	r5, r0
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80075a4:	fb01 f000 	mul.w	r0, r1, r0
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80075a8:	3050      	adds	r0, #80	@ 0x50
 80075aa:	460e      	mov	r6, r1
 80075ac:	4617      	mov	r7, r2
 80075ae:	f000 ffbd 	bl	800852c <pvPortMalloc>
		if( pxNewQueue != NULL )
 80075b2:	4604      	mov	r4, r0
 80075b4:	b340      	cbz	r0, 8007608 <xQueueGenericCreate+0x7c>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80075b6:	2300      	movs	r3, #0
 80075b8:	f880 3046 	strb.w	r3, [r0, #70]	@ 0x46
	if( uxItemSize == ( UBaseType_t ) 0 )
 80075bc:	b336      	cbz	r6, 800760c <xQueueGenericCreate+0x80>
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80075be:	f100 0350 	add.w	r3, r0, #80	@ 0x50
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80075c2:	6023      	str	r3, [r4, #0]
	pxNewQueue->uxItemSize = uxItemSize;
 80075c4:	e9c4 560f 	strd	r5, r6, [r4, #60]	@ 0x3c
	taskENTER_CRITICAL();
 80075c8:	f000 ff04 	bl	80083d4 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80075cc:	e9d4 230f 	ldrd	r2, r3, [r4, #60]	@ 0x3c
 80075d0:	6821      	ldr	r1, [r4, #0]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80075d2:	6061      	str	r1, [r4, #4]
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80075d4:	fb03 f202 	mul.w	r2, r3, r2
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80075d8:	1ad3      	subs	r3, r2, r3
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80075da:	440a      	add	r2, r1
 80075dc:	60a2      	str	r2, [r4, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80075de:	2200      	movs	r2, #0
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80075e0:	440b      	add	r3, r1
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80075e2:	63a2      	str	r2, [r4, #56]	@ 0x38
		pxQueue->cRxLock = queueUNLOCKED;
 80075e4:	22ff      	movs	r2, #255	@ 0xff
 80075e6:	f884 2044 	strb.w	r2, [r4, #68]	@ 0x44
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80075ea:	60e3      	str	r3, [r4, #12]
		pxQueue->cTxLock = queueUNLOCKED;
 80075ec:	f884 2045 	strb.w	r2, [r4, #69]	@ 0x45
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80075f0:	f104 0010 	add.w	r0, r4, #16
 80075f4:	f7ff fed8 	bl	80073a8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80075f8:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 80075fc:	f7ff fed4 	bl	80073a8 <vListInitialise>
	taskEXIT_CRITICAL();
 8007600:	f000 ff0a 	bl	8008418 <vPortExitCritical>
		pxNewQueue->ucQueueType = ucQueueType;
 8007604:	f884 704c 	strb.w	r7, [r4, #76]	@ 0x4c
	}
 8007608:	4620      	mov	r0, r4
 800760a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800760c:	4603      	mov	r3, r0
 800760e:	e7d8      	b.n	80075c2 <xQueueGenericCreate+0x36>

08007610 <xQueueGenericSend>:
{
 8007610:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007614:	b085      	sub	sp, #20
 8007616:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 8007618:	2800      	cmp	r0, #0
 800761a:	f000 811a 	beq.w	8007852 <xQueueGenericSend+0x242>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800761e:	4688      	mov	r8, r1
 8007620:	461f      	mov	r7, r3
 8007622:	4604      	mov	r4, r0
 8007624:	2900      	cmp	r1, #0
 8007626:	f000 80ae 	beq.w	8007786 <xQueueGenericSend+0x176>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800762a:	2f02      	cmp	r7, #2
 800762c:	d10b      	bne.n	8007646 <xQueueGenericSend+0x36>
 800762e:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8007630:	2b01      	cmp	r3, #1
 8007632:	d008      	beq.n	8007646 <xQueueGenericSend+0x36>
 8007634:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007638:	f383 8811 	msr	BASEPRI, r3
 800763c:	f3bf 8f6f 	isb	sy
 8007640:	f3bf 8f4f 	dsb	sy
 8007644:	e7fe      	b.n	8007644 <xQueueGenericSend+0x34>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007646:	f000 fe5b 	bl	8008300 <xTaskGetSchedulerState>
 800764a:	2800      	cmp	r0, #0
 800764c:	f000 810a 	beq.w	8007864 <xQueueGenericSend+0x254>
		taskENTER_CRITICAL();
 8007650:	f000 fec0 	bl	80083d4 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007654:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8007656:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8007658:	429a      	cmp	r2, r3
 800765a:	d37a      	bcc.n	8007752 <xQueueGenericSend+0x142>
 800765c:	2f02      	cmp	r7, #2
 800765e:	d078      	beq.n	8007752 <xQueueGenericSend+0x142>
 8007660:	2300      	movs	r3, #0
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007662:	f104 0624 	add.w	r6, r4, #36	@ 0x24
				if( xTicksToWait == ( TickType_t ) 0 )
 8007666:	9a01      	ldr	r2, [sp, #4]
 8007668:	2a00      	cmp	r2, #0
 800766a:	f000 8108 	beq.w	800787e <xQueueGenericSend+0x26e>
				else if( xEntryTimeSet == pdFALSE )
 800766e:	2b00      	cmp	r3, #0
 8007670:	f000 80eb 	beq.w	800784a <xQueueGenericSend+0x23a>
		taskEXIT_CRITICAL();
 8007674:	f000 fed0 	bl	8008418 <vPortExitCritical>
		vTaskSuspendAll();
 8007678:	f000 fcea 	bl	8008050 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800767c:	f000 feaa 	bl	80083d4 <vPortEnterCritical>
 8007680:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8007684:	2bff      	cmp	r3, #255	@ 0xff
 8007686:	bf04      	itt	eq
 8007688:	2300      	moveq	r3, #0
 800768a:	f884 3044 	strbeq.w	r3, [r4, #68]	@ 0x44
 800768e:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8007692:	2bff      	cmp	r3, #255	@ 0xff
 8007694:	bf04      	itt	eq
 8007696:	2300      	moveq	r3, #0
 8007698:	f884 3045 	strbeq.w	r3, [r4, #69]	@ 0x45
 800769c:	f000 febc 	bl	8008418 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80076a0:	a901      	add	r1, sp, #4
 80076a2:	a802      	add	r0, sp, #8
 80076a4:	f000 fde4 	bl	8008270 <xTaskCheckForTimeOut>
 80076a8:	2800      	cmp	r0, #0
 80076aa:	f040 80ec 	bne.w	8007886 <xQueueGenericSend+0x276>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80076ae:	f000 fe91 	bl	80083d4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80076b2:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80076b4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80076b6:	429a      	cmp	r2, r3
 80076b8:	d072      	beq.n	80077a0 <xQueueGenericSend+0x190>
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 80076ba:	f000 fead 	bl	8008418 <vPortExitCritical>
	taskENTER_CRITICAL();
 80076be:	f000 fe89 	bl	80083d4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 80076c2:	f894 2045 	ldrb.w	r2, [r4, #69]	@ 0x45
 80076c6:	b255      	sxtb	r5, r2
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80076c8:	2d00      	cmp	r5, #0
 80076ca:	dc04      	bgt.n	80076d6 <xQueueGenericSend+0xc6>
 80076cc:	e011      	b.n	80076f2 <xQueueGenericSend+0xe2>
			--cTxLock;
 80076ce:	1e6a      	subs	r2, r5, #1
 80076d0:	b2d3      	uxtb	r3, r2
 80076d2:	b255      	sxtb	r5, r2
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80076d4:	b16b      	cbz	r3, 80076f2 <xQueueGenericSend+0xe2>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80076d6:	6a63      	ldr	r3, [r4, #36]	@ 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80076d8:	4630      	mov	r0, r6
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80076da:	b153      	cbz	r3, 80076f2 <xQueueGenericSend+0xe2>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80076dc:	f000 fd78 	bl	80081d0 <xTaskRemoveFromEventList>
 80076e0:	2800      	cmp	r0, #0
 80076e2:	d0f4      	beq.n	80076ce <xQueueGenericSend+0xbe>
						vTaskMissedYield();
 80076e4:	f000 fe06 	bl	80082f4 <vTaskMissedYield>
			--cTxLock;
 80076e8:	1e6a      	subs	r2, r5, #1
 80076ea:	b2d3      	uxtb	r3, r2
 80076ec:	b255      	sxtb	r5, r2
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d1f1      	bne.n	80076d6 <xQueueGenericSend+0xc6>
		pxQueue->cTxLock = queueUNLOCKED;
 80076f2:	23ff      	movs	r3, #255	@ 0xff
 80076f4:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
	taskEXIT_CRITICAL();
 80076f8:	f000 fe8e 	bl	8008418 <vPortExitCritical>
	taskENTER_CRITICAL();
 80076fc:	f000 fe6a 	bl	80083d4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8007700:	f894 2044 	ldrb.w	r2, [r4, #68]	@ 0x44
 8007704:	b255      	sxtb	r5, r2
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007706:	2d00      	cmp	r5, #0
 8007708:	dd14      	ble.n	8007734 <xQueueGenericSend+0x124>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800770a:	f104 0910 	add.w	r9, r4, #16
 800770e:	e003      	b.n	8007718 <xQueueGenericSend+0x108>
				--cRxLock;
 8007710:	1e6a      	subs	r2, r5, #1
 8007712:	b2d3      	uxtb	r3, r2
 8007714:	b255      	sxtb	r5, r2
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007716:	b16b      	cbz	r3, 8007734 <xQueueGenericSend+0x124>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007718:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800771a:	4648      	mov	r0, r9
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800771c:	b153      	cbz	r3, 8007734 <xQueueGenericSend+0x124>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800771e:	f000 fd57 	bl	80081d0 <xTaskRemoveFromEventList>
 8007722:	2800      	cmp	r0, #0
 8007724:	d0f4      	beq.n	8007710 <xQueueGenericSend+0x100>
					vTaskMissedYield();
 8007726:	f000 fde5 	bl	80082f4 <vTaskMissedYield>
				--cRxLock;
 800772a:	1e6a      	subs	r2, r5, #1
 800772c:	b2d3      	uxtb	r3, r2
 800772e:	b255      	sxtb	r5, r2
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007730:	2b00      	cmp	r3, #0
 8007732:	d1f1      	bne.n	8007718 <xQueueGenericSend+0x108>
		pxQueue->cRxLock = queueUNLOCKED;
 8007734:	23ff      	movs	r3, #255	@ 0xff
 8007736:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
	taskEXIT_CRITICAL();
 800773a:	f000 fe6d 	bl	8008418 <vPortExitCritical>
				( void ) xTaskResumeAll();
 800773e:	f000 fc8f 	bl	8008060 <xTaskResumeAll>
		taskENTER_CRITICAL();
 8007742:	f000 fe47 	bl	80083d4 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007746:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8007748:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 800774a:	4291      	cmp	r1, r2
 800774c:	f04f 0301 	mov.w	r3, #1
 8007750:	d289      	bcs.n	8007666 <xQueueGenericSend+0x56>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007752:	463a      	mov	r2, r7
 8007754:	4641      	mov	r1, r8
 8007756:	4620      	mov	r0, r4
 8007758:	f7ff fe6c 	bl	8007434 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800775c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800775e:	2b00      	cmp	r3, #0
 8007760:	f040 80ce 	bne.w	8007900 <xQueueGenericSend+0x2f0>
					else if( xYieldRequired != pdFALSE )
 8007764:	b148      	cbz	r0, 800777a <xQueueGenericSend+0x16a>
						queueYIELD_IF_USING_PREEMPTION();
 8007766:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800776a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800776e:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8007772:	f3bf 8f4f 	dsb	sy
 8007776:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 800777a:	f000 fe4d 	bl	8008418 <vPortExitCritical>
				return pdPASS;
 800777e:	2001      	movs	r0, #1
}
 8007780:	b005      	add	sp, #20
 8007782:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007786:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8007788:	2b00      	cmp	r3, #0
 800778a:	f43f af4e 	beq.w	800762a <xQueueGenericSend+0x1a>
 800778e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007792:	f383 8811 	msr	BASEPRI, r3
 8007796:	f3bf 8f6f 	isb	sy
 800779a:	f3bf 8f4f 	dsb	sy
 800779e:	e7fe      	b.n	800779e <xQueueGenericSend+0x18e>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80077a0:	f104 0910 	add.w	r9, r4, #16
	taskEXIT_CRITICAL();
 80077a4:	f000 fe38 	bl	8008418 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80077a8:	9901      	ldr	r1, [sp, #4]
 80077aa:	4648      	mov	r0, r9
 80077ac:	f000 fccc 	bl	8008148 <vTaskPlaceOnEventList>
	taskENTER_CRITICAL();
 80077b0:	f000 fe10 	bl	80083d4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 80077b4:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 80077b8:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80077ba:	2d00      	cmp	r5, #0
 80077bc:	dc04      	bgt.n	80077c8 <xQueueGenericSend+0x1b8>
 80077be:	e011      	b.n	80077e4 <xQueueGenericSend+0x1d4>
			--cTxLock;
 80077c0:	1e6b      	subs	r3, r5, #1
 80077c2:	b2da      	uxtb	r2, r3
 80077c4:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80077c6:	b16a      	cbz	r2, 80077e4 <xQueueGenericSend+0x1d4>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80077c8:	6a63      	ldr	r3, [r4, #36]	@ 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80077ca:	4630      	mov	r0, r6
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80077cc:	b153      	cbz	r3, 80077e4 <xQueueGenericSend+0x1d4>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80077ce:	f000 fcff 	bl	80081d0 <xTaskRemoveFromEventList>
 80077d2:	2800      	cmp	r0, #0
 80077d4:	d0f4      	beq.n	80077c0 <xQueueGenericSend+0x1b0>
						vTaskMissedYield();
 80077d6:	f000 fd8d 	bl	80082f4 <vTaskMissedYield>
			--cTxLock;
 80077da:	1e6b      	subs	r3, r5, #1
 80077dc:	b2da      	uxtb	r2, r3
 80077de:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80077e0:	2a00      	cmp	r2, #0
 80077e2:	d1f1      	bne.n	80077c8 <xQueueGenericSend+0x1b8>
		pxQueue->cTxLock = queueUNLOCKED;
 80077e4:	23ff      	movs	r3, #255	@ 0xff
 80077e6:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
	taskEXIT_CRITICAL();
 80077ea:	f000 fe15 	bl	8008418 <vPortExitCritical>
	taskENTER_CRITICAL();
 80077ee:	f000 fdf1 	bl	80083d4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 80077f2:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80077f6:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80077f8:	2d00      	cmp	r5, #0
 80077fa:	dc04      	bgt.n	8007806 <xQueueGenericSend+0x1f6>
 80077fc:	e011      	b.n	8007822 <xQueueGenericSend+0x212>
				--cRxLock;
 80077fe:	1e6b      	subs	r3, r5, #1
 8007800:	b2da      	uxtb	r2, r3
 8007802:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007804:	b16a      	cbz	r2, 8007822 <xQueueGenericSend+0x212>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007806:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007808:	4648      	mov	r0, r9
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800780a:	b153      	cbz	r3, 8007822 <xQueueGenericSend+0x212>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800780c:	f000 fce0 	bl	80081d0 <xTaskRemoveFromEventList>
 8007810:	2800      	cmp	r0, #0
 8007812:	d0f4      	beq.n	80077fe <xQueueGenericSend+0x1ee>
					vTaskMissedYield();
 8007814:	f000 fd6e 	bl	80082f4 <vTaskMissedYield>
				--cRxLock;
 8007818:	1e6b      	subs	r3, r5, #1
 800781a:	b2da      	uxtb	r2, r3
 800781c:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800781e:	2a00      	cmp	r2, #0
 8007820:	d1f1      	bne.n	8007806 <xQueueGenericSend+0x1f6>
		pxQueue->cRxLock = queueUNLOCKED;
 8007822:	23ff      	movs	r3, #255	@ 0xff
 8007824:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
	taskEXIT_CRITICAL();
 8007828:	f000 fdf6 	bl	8008418 <vPortExitCritical>
				if( xTaskResumeAll() == pdFALSE )
 800782c:	f000 fc18 	bl	8008060 <xTaskResumeAll>
 8007830:	2800      	cmp	r0, #0
 8007832:	d186      	bne.n	8007742 <xQueueGenericSend+0x132>
					portYIELD_WITHIN_API();
 8007834:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007838:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800783c:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8007840:	f3bf 8f4f 	dsb	sy
 8007844:	f3bf 8f6f 	isb	sy
 8007848:	e77b      	b.n	8007742 <xQueueGenericSend+0x132>
					vTaskInternalSetTimeOutState( &xTimeOut );
 800784a:	a802      	add	r0, sp, #8
 800784c:	f000 fd04 	bl	8008258 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007850:	e710      	b.n	8007674 <xQueueGenericSend+0x64>
 8007852:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007856:	f383 8811 	msr	BASEPRI, r3
 800785a:	f3bf 8f6f 	isb	sy
 800785e:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8007862:	e7fe      	b.n	8007862 <xQueueGenericSend+0x252>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007864:	9b01      	ldr	r3, [sp, #4]
 8007866:	2b00      	cmp	r3, #0
 8007868:	f43f aef2 	beq.w	8007650 <xQueueGenericSend+0x40>
 800786c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007870:	f383 8811 	msr	BASEPRI, r3
 8007874:	f3bf 8f6f 	isb	sy
 8007878:	f3bf 8f4f 	dsb	sy
 800787c:	e7fe      	b.n	800787c <xQueueGenericSend+0x26c>
					taskEXIT_CRITICAL();
 800787e:	f000 fdcb 	bl	8008418 <vPortExitCritical>
					return errQUEUE_FULL;
 8007882:	2000      	movs	r0, #0
 8007884:	e77c      	b.n	8007780 <xQueueGenericSend+0x170>
	taskENTER_CRITICAL();
 8007886:	f000 fda5 	bl	80083d4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 800788a:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800788e:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007890:	2d00      	cmp	r5, #0
 8007892:	dd10      	ble.n	80078b6 <xQueueGenericSend+0x2a6>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007894:	f104 0624 	add.w	r6, r4, #36	@ 0x24
 8007898:	e003      	b.n	80078a2 <xQueueGenericSend+0x292>
			--cTxLock;
 800789a:	1e6b      	subs	r3, r5, #1
 800789c:	b2da      	uxtb	r2, r3
 800789e:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80078a0:	b14a      	cbz	r2, 80078b6 <xQueueGenericSend+0x2a6>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80078a2:	6a63      	ldr	r3, [r4, #36]	@ 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80078a4:	4630      	mov	r0, r6
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80078a6:	b133      	cbz	r3, 80078b6 <xQueueGenericSend+0x2a6>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80078a8:	f000 fc92 	bl	80081d0 <xTaskRemoveFromEventList>
 80078ac:	2800      	cmp	r0, #0
 80078ae:	d0f4      	beq.n	800789a <xQueueGenericSend+0x28a>
						vTaskMissedYield();
 80078b0:	f000 fd20 	bl	80082f4 <vTaskMissedYield>
 80078b4:	e7f1      	b.n	800789a <xQueueGenericSend+0x28a>
		pxQueue->cTxLock = queueUNLOCKED;
 80078b6:	23ff      	movs	r3, #255	@ 0xff
 80078b8:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
	taskEXIT_CRITICAL();
 80078bc:	f000 fdac 	bl	8008418 <vPortExitCritical>
	taskENTER_CRITICAL();
 80078c0:	f000 fd88 	bl	80083d4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 80078c4:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80078c8:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80078ca:	2d00      	cmp	r5, #0
 80078cc:	dd10      	ble.n	80078f0 <xQueueGenericSend+0x2e0>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80078ce:	f104 0610 	add.w	r6, r4, #16
 80078d2:	e003      	b.n	80078dc <xQueueGenericSend+0x2cc>
				--cRxLock;
 80078d4:	1e6b      	subs	r3, r5, #1
 80078d6:	b2da      	uxtb	r2, r3
 80078d8:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80078da:	b14a      	cbz	r2, 80078f0 <xQueueGenericSend+0x2e0>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80078dc:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80078de:	4630      	mov	r0, r6
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80078e0:	b133      	cbz	r3, 80078f0 <xQueueGenericSend+0x2e0>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80078e2:	f000 fc75 	bl	80081d0 <xTaskRemoveFromEventList>
 80078e6:	2800      	cmp	r0, #0
 80078e8:	d0f4      	beq.n	80078d4 <xQueueGenericSend+0x2c4>
					vTaskMissedYield();
 80078ea:	f000 fd03 	bl	80082f4 <vTaskMissedYield>
 80078ee:	e7f1      	b.n	80078d4 <xQueueGenericSend+0x2c4>
		pxQueue->cRxLock = queueUNLOCKED;
 80078f0:	23ff      	movs	r3, #255	@ 0xff
 80078f2:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
	taskEXIT_CRITICAL();
 80078f6:	f000 fd8f 	bl	8008418 <vPortExitCritical>
			( void ) xTaskResumeAll();
 80078fa:	f000 fbb1 	bl	8008060 <xTaskResumeAll>
			return errQUEUE_FULL;
 80078fe:	e7c0      	b.n	8007882 <xQueueGenericSend+0x272>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007900:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8007904:	f000 fc64 	bl	80081d0 <xTaskRemoveFromEventList>
 8007908:	2800      	cmp	r0, #0
 800790a:	f43f af36 	beq.w	800777a <xQueueGenericSend+0x16a>
 800790e:	e72a      	b.n	8007766 <xQueueGenericSend+0x156>

08007910 <xQueueGenericSendFromISR>:
	configASSERT( pxQueue );
 8007910:	2800      	cmp	r0, #0
 8007912:	d048      	beq.n	80079a6 <xQueueGenericSendFromISR+0x96>
{
 8007914:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007918:	460e      	mov	r6, r1
 800791a:	4617      	mov	r7, r2
 800791c:	461d      	mov	r5, r3
 800791e:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007920:	b321      	cbz	r1, 800796c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007922:	2d02      	cmp	r5, #2
 8007924:	d10b      	bne.n	800793e <xQueueGenericSendFromISR+0x2e>
 8007926:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8007928:	2b01      	cmp	r3, #1
 800792a:	d008      	beq.n	800793e <xQueueGenericSendFromISR+0x2e>
 800792c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007930:	f383 8811 	msr	BASEPRI, r3
 8007934:	f3bf 8f6f 	isb	sy
 8007938:	f3bf 8f4f 	dsb	sy
 800793c:	e7fe      	b.n	800793c <xQueueGenericSendFromISR+0x2c>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800793e:	f000 fdc7 	bl	80084d0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007942:	f3ef 8811 	mrs	r8, BASEPRI
 8007946:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800794a:	f383 8811 	msr	BASEPRI, r3
 800794e:	f3bf 8f6f 	isb	sy
 8007952:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007956:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8007958:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800795a:	429a      	cmp	r2, r3
 800795c:	d312      	bcc.n	8007984 <xQueueGenericSendFromISR+0x74>
 800795e:	2d02      	cmp	r5, #2
 8007960:	d010      	beq.n	8007984 <xQueueGenericSendFromISR+0x74>
			xReturn = errQUEUE_FULL;
 8007962:	2000      	movs	r0, #0
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007964:	f388 8811 	msr	BASEPRI, r8
}
 8007968:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800796c:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800796e:	2b00      	cmp	r3, #0
 8007970:	d0d7      	beq.n	8007922 <xQueueGenericSendFromISR+0x12>
	__asm volatile
 8007972:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007976:	f383 8811 	msr	BASEPRI, r3
 800797a:	f3bf 8f6f 	isb	sy
 800797e:	f3bf 8f4f 	dsb	sy
 8007982:	e7fe      	b.n	8007982 <xQueueGenericSendFromISR+0x72>
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007984:	462a      	mov	r2, r5
			const int8_t cTxLock = pxQueue->cTxLock;
 8007986:	f894 5045 	ldrb.w	r5, [r4, #69]	@ 0x45
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800798a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800798c:	4631      	mov	r1, r6
			const int8_t cTxLock = pxQueue->cTxLock;
 800798e:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007990:	4620      	mov	r0, r4
 8007992:	f7ff fd4f 	bl	8007434 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8007996:	1c6b      	adds	r3, r5, #1
 8007998:	d00e      	beq.n	80079b8 <xQueueGenericSendFromISR+0xa8>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800799a:	1c6b      	adds	r3, r5, #1
 800799c:	b25b      	sxtb	r3, r3
 800799e:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
			xReturn = pdPASS;
 80079a2:	2001      	movs	r0, #1
 80079a4:	e7de      	b.n	8007964 <xQueueGenericSendFromISR+0x54>
 80079a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079aa:	f383 8811 	msr	BASEPRI, r3
 80079ae:	f3bf 8f6f 	isb	sy
 80079b2:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 80079b6:	e7fe      	b.n	80079b6 <xQueueGenericSendFromISR+0xa6>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80079b8:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d0f1      	beq.n	80079a2 <xQueueGenericSendFromISR+0x92>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80079be:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 80079c2:	f000 fc05 	bl	80081d0 <xTaskRemoveFromEventList>
 80079c6:	2800      	cmp	r0, #0
 80079c8:	d0eb      	beq.n	80079a2 <xQueueGenericSendFromISR+0x92>
							if( pxHigherPriorityTaskWoken != NULL )
 80079ca:	2f00      	cmp	r7, #0
 80079cc:	d0e9      	beq.n	80079a2 <xQueueGenericSendFromISR+0x92>
								*pxHigherPriorityTaskWoken = pdTRUE;
 80079ce:	2301      	movs	r3, #1
 80079d0:	603b      	str	r3, [r7, #0]
 80079d2:	e7e6      	b.n	80079a2 <xQueueGenericSendFromISR+0x92>

080079d4 <xQueueReceive>:
{
 80079d4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80079d8:	b085      	sub	sp, #20
 80079da:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 80079dc:	2800      	cmp	r0, #0
 80079de:	f000 8147 	beq.w	8007c70 <xQueueReceive+0x29c>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80079e2:	460f      	mov	r7, r1
 80079e4:	4604      	mov	r4, r0
 80079e6:	2900      	cmp	r1, #0
 80079e8:	d07b      	beq.n	8007ae2 <xQueueReceive+0x10e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80079ea:	f000 fc89 	bl	8008300 <xTaskGetSchedulerState>
 80079ee:	2800      	cmp	r0, #0
 80079f0:	f000 8083 	beq.w	8007afa <xQueueReceive+0x126>
		taskENTER_CRITICAL();
 80079f4:	f000 fcee 	bl	80083d4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80079f8:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80079fa:	2d00      	cmp	r5, #0
 80079fc:	f040 8141 	bne.w	8007c82 <xQueueReceive+0x2ae>
				if( xTicksToWait == ( TickType_t ) 0 )
 8007a00:	9b01      	ldr	r3, [sp, #4]
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	f000 80d7 	beq.w	8007bb6 <xQueueReceive+0x1e2>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007a08:	a802      	add	r0, sp, #8
 8007a0a:	f000 fc25 	bl	8008258 <vTaskInternalSetTimeOutState>
		prvLockQueue( pxQueue );
 8007a0e:	46a8      	mov	r8, r5
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007a10:	f104 0624 	add.w	r6, r4, #36	@ 0x24
		taskEXIT_CRITICAL();
 8007a14:	f000 fd00 	bl	8008418 <vPortExitCritical>
		vTaskSuspendAll();
 8007a18:	f000 fb1a 	bl	8008050 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007a1c:	f000 fcda 	bl	80083d4 <vPortEnterCritical>
 8007a20:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8007a24:	2bff      	cmp	r3, #255	@ 0xff
 8007a26:	bf08      	it	eq
 8007a28:	f884 8044 	strbeq.w	r8, [r4, #68]	@ 0x44
 8007a2c:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8007a30:	2bff      	cmp	r3, #255	@ 0xff
 8007a32:	bf08      	it	eq
 8007a34:	f884 8045 	strbeq.w	r8, [r4, #69]	@ 0x45
 8007a38:	f000 fcee 	bl	8008418 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007a3c:	a901      	add	r1, sp, #4
 8007a3e:	a802      	add	r0, sp, #8
 8007a40:	f000 fc16 	bl	8008270 <xTaskCheckForTimeOut>
 8007a44:	2800      	cmp	r0, #0
 8007a46:	d165      	bne.n	8007b14 <xQueueReceive+0x140>
	taskENTER_CRITICAL();
 8007a48:	f000 fcc4 	bl	80083d4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007a4c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	f000 80b7 	beq.w	8007bc2 <xQueueReceive+0x1ee>
	taskEXIT_CRITICAL();
 8007a54:	f000 fce0 	bl	8008418 <vPortExitCritical>
	taskENTER_CRITICAL();
 8007a58:	f000 fcbc 	bl	80083d4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8007a5c:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8007a60:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007a62:	2d00      	cmp	r5, #0
 8007a64:	dd14      	ble.n	8007a90 <xQueueReceive+0xbc>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007a66:	f104 0924 	add.w	r9, r4, #36	@ 0x24
 8007a6a:	e003      	b.n	8007a74 <xQueueReceive+0xa0>
			--cTxLock;
 8007a6c:	1e6b      	subs	r3, r5, #1
 8007a6e:	b2da      	uxtb	r2, r3
 8007a70:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007a72:	b16a      	cbz	r2, 8007a90 <xQueueReceive+0xbc>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007a74:	6a63      	ldr	r3, [r4, #36]	@ 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007a76:	4648      	mov	r0, r9
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007a78:	b153      	cbz	r3, 8007a90 <xQueueReceive+0xbc>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007a7a:	f000 fba9 	bl	80081d0 <xTaskRemoveFromEventList>
 8007a7e:	2800      	cmp	r0, #0
 8007a80:	d0f4      	beq.n	8007a6c <xQueueReceive+0x98>
						vTaskMissedYield();
 8007a82:	f000 fc37 	bl	80082f4 <vTaskMissedYield>
			--cTxLock;
 8007a86:	1e6b      	subs	r3, r5, #1
 8007a88:	b2da      	uxtb	r2, r3
 8007a8a:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007a8c:	2a00      	cmp	r2, #0
 8007a8e:	d1f1      	bne.n	8007a74 <xQueueReceive+0xa0>
		pxQueue->cTxLock = queueUNLOCKED;
 8007a90:	23ff      	movs	r3, #255	@ 0xff
 8007a92:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
	taskEXIT_CRITICAL();
 8007a96:	f000 fcbf 	bl	8008418 <vPortExitCritical>
	taskENTER_CRITICAL();
 8007a9a:	f000 fc9b 	bl	80083d4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8007a9e:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8007aa2:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007aa4:	2d00      	cmp	r5, #0
 8007aa6:	dd14      	ble.n	8007ad2 <xQueueReceive+0xfe>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007aa8:	f104 0910 	add.w	r9, r4, #16
 8007aac:	e003      	b.n	8007ab6 <xQueueReceive+0xe2>
				--cRxLock;
 8007aae:	1e6b      	subs	r3, r5, #1
 8007ab0:	b2da      	uxtb	r2, r3
 8007ab2:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007ab4:	b16a      	cbz	r2, 8007ad2 <xQueueReceive+0xfe>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007ab6:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007ab8:	4648      	mov	r0, r9
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007aba:	b153      	cbz	r3, 8007ad2 <xQueueReceive+0xfe>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007abc:	f000 fb88 	bl	80081d0 <xTaskRemoveFromEventList>
 8007ac0:	2800      	cmp	r0, #0
 8007ac2:	d0f4      	beq.n	8007aae <xQueueReceive+0xda>
					vTaskMissedYield();
 8007ac4:	f000 fc16 	bl	80082f4 <vTaskMissedYield>
				--cRxLock;
 8007ac8:	1e6b      	subs	r3, r5, #1
 8007aca:	b2da      	uxtb	r2, r3
 8007acc:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007ace:	2a00      	cmp	r2, #0
 8007ad0:	d1f1      	bne.n	8007ab6 <xQueueReceive+0xe2>
		pxQueue->cRxLock = queueUNLOCKED;
 8007ad2:	23ff      	movs	r3, #255	@ 0xff
 8007ad4:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
	taskEXIT_CRITICAL();
 8007ad8:	f000 fc9e 	bl	8008418 <vPortExitCritical>
				( void ) xTaskResumeAll();
 8007adc:	f000 fac0 	bl	8008060 <xTaskResumeAll>
 8007ae0:	e060      	b.n	8007ba4 <xQueueReceive+0x1d0>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007ae2:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d080      	beq.n	80079ea <xQueueReceive+0x16>
 8007ae8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007aec:	f383 8811 	msr	BASEPRI, r3
 8007af0:	f3bf 8f6f 	isb	sy
 8007af4:	f3bf 8f4f 	dsb	sy
 8007af8:	e7fe      	b.n	8007af8 <xQueueReceive+0x124>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007afa:	9b01      	ldr	r3, [sp, #4]
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	f43f af79 	beq.w	80079f4 <xQueueReceive+0x20>
 8007b02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b06:	f383 8811 	msr	BASEPRI, r3
 8007b0a:	f3bf 8f6f 	isb	sy
 8007b0e:	f3bf 8f4f 	dsb	sy
 8007b12:	e7fe      	b.n	8007b12 <xQueueReceive+0x13e>
	taskENTER_CRITICAL();
 8007b14:	f000 fc5e 	bl	80083d4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8007b18:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8007b1c:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007b1e:	2d00      	cmp	r5, #0
 8007b20:	dc04      	bgt.n	8007b2c <xQueueReceive+0x158>
 8007b22:	e011      	b.n	8007b48 <xQueueReceive+0x174>
			--cTxLock;
 8007b24:	1e6b      	subs	r3, r5, #1
 8007b26:	b2da      	uxtb	r2, r3
 8007b28:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007b2a:	b16a      	cbz	r2, 8007b48 <xQueueReceive+0x174>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007b2c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007b2e:	4630      	mov	r0, r6
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007b30:	b153      	cbz	r3, 8007b48 <xQueueReceive+0x174>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007b32:	f000 fb4d 	bl	80081d0 <xTaskRemoveFromEventList>
 8007b36:	2800      	cmp	r0, #0
 8007b38:	d0f4      	beq.n	8007b24 <xQueueReceive+0x150>
						vTaskMissedYield();
 8007b3a:	f000 fbdb 	bl	80082f4 <vTaskMissedYield>
			--cTxLock;
 8007b3e:	1e6b      	subs	r3, r5, #1
 8007b40:	b2da      	uxtb	r2, r3
 8007b42:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007b44:	2a00      	cmp	r2, #0
 8007b46:	d1f1      	bne.n	8007b2c <xQueueReceive+0x158>
		pxQueue->cTxLock = queueUNLOCKED;
 8007b48:	23ff      	movs	r3, #255	@ 0xff
 8007b4a:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
	taskEXIT_CRITICAL();
 8007b4e:	f000 fc63 	bl	8008418 <vPortExitCritical>
	taskENTER_CRITICAL();
 8007b52:	f000 fc3f 	bl	80083d4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8007b56:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8007b5a:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007b5c:	2d00      	cmp	r5, #0
 8007b5e:	dd14      	ble.n	8007b8a <xQueueReceive+0x1b6>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007b60:	f104 0910 	add.w	r9, r4, #16
 8007b64:	e003      	b.n	8007b6e <xQueueReceive+0x19a>
				--cRxLock;
 8007b66:	1e6b      	subs	r3, r5, #1
 8007b68:	b2da      	uxtb	r2, r3
 8007b6a:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007b6c:	b16a      	cbz	r2, 8007b8a <xQueueReceive+0x1b6>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007b6e:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007b70:	4648      	mov	r0, r9
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007b72:	b153      	cbz	r3, 8007b8a <xQueueReceive+0x1b6>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007b74:	f000 fb2c 	bl	80081d0 <xTaskRemoveFromEventList>
 8007b78:	2800      	cmp	r0, #0
 8007b7a:	d0f4      	beq.n	8007b66 <xQueueReceive+0x192>
					vTaskMissedYield();
 8007b7c:	f000 fbba 	bl	80082f4 <vTaskMissedYield>
				--cRxLock;
 8007b80:	1e6b      	subs	r3, r5, #1
 8007b82:	b2da      	uxtb	r2, r3
 8007b84:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007b86:	2a00      	cmp	r2, #0
 8007b88:	d1f1      	bne.n	8007b6e <xQueueReceive+0x19a>
		pxQueue->cRxLock = queueUNLOCKED;
 8007b8a:	23ff      	movs	r3, #255	@ 0xff
 8007b8c:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
	taskEXIT_CRITICAL();
 8007b90:	f000 fc42 	bl	8008418 <vPortExitCritical>
			( void ) xTaskResumeAll();
 8007b94:	f000 fa64 	bl	8008060 <xTaskResumeAll>
	taskENTER_CRITICAL();
 8007b98:	f000 fc1c 	bl	80083d4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007b9c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8007b9e:	b153      	cbz	r3, 8007bb6 <xQueueReceive+0x1e2>
	taskEXIT_CRITICAL();
 8007ba0:	f000 fc3a 	bl	8008418 <vPortExitCritical>
		taskENTER_CRITICAL();
 8007ba4:	f000 fc16 	bl	80083d4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007ba8:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007baa:	2d00      	cmp	r5, #0
 8007bac:	d169      	bne.n	8007c82 <xQueueReceive+0x2ae>
				if( xTicksToWait == ( TickType_t ) 0 )
 8007bae:	9b01      	ldr	r3, [sp, #4]
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	f47f af2f 	bne.w	8007a14 <xQueueReceive+0x40>
					taskEXIT_CRITICAL();
 8007bb6:	f000 fc2f 	bl	8008418 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8007bba:	2000      	movs	r0, #0
}
 8007bbc:	b005      	add	sp, #20
 8007bbe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007bc2:	f104 0924 	add.w	r9, r4, #36	@ 0x24
	taskEXIT_CRITICAL();
 8007bc6:	f000 fc27 	bl	8008418 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007bca:	9901      	ldr	r1, [sp, #4]
 8007bcc:	4648      	mov	r0, r9
 8007bce:	f000 fabb 	bl	8008148 <vTaskPlaceOnEventList>
	taskENTER_CRITICAL();
 8007bd2:	f000 fbff 	bl	80083d4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8007bd6:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8007bda:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007bdc:	2d00      	cmp	r5, #0
 8007bde:	dc04      	bgt.n	8007bea <xQueueReceive+0x216>
 8007be0:	e011      	b.n	8007c06 <xQueueReceive+0x232>
			--cTxLock;
 8007be2:	1e6b      	subs	r3, r5, #1
 8007be4:	b2da      	uxtb	r2, r3
 8007be6:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007be8:	b16a      	cbz	r2, 8007c06 <xQueueReceive+0x232>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007bea:	6a63      	ldr	r3, [r4, #36]	@ 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007bec:	4648      	mov	r0, r9
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007bee:	b153      	cbz	r3, 8007c06 <xQueueReceive+0x232>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007bf0:	f000 faee 	bl	80081d0 <xTaskRemoveFromEventList>
 8007bf4:	2800      	cmp	r0, #0
 8007bf6:	d0f4      	beq.n	8007be2 <xQueueReceive+0x20e>
						vTaskMissedYield();
 8007bf8:	f000 fb7c 	bl	80082f4 <vTaskMissedYield>
			--cTxLock;
 8007bfc:	1e6b      	subs	r3, r5, #1
 8007bfe:	b2da      	uxtb	r2, r3
 8007c00:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007c02:	2a00      	cmp	r2, #0
 8007c04:	d1f1      	bne.n	8007bea <xQueueReceive+0x216>
		pxQueue->cTxLock = queueUNLOCKED;
 8007c06:	23ff      	movs	r3, #255	@ 0xff
 8007c08:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
	taskEXIT_CRITICAL();
 8007c0c:	f000 fc04 	bl	8008418 <vPortExitCritical>
	taskENTER_CRITICAL();
 8007c10:	f000 fbe0 	bl	80083d4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8007c14:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8007c18:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007c1a:	2d00      	cmp	r5, #0
 8007c1c:	dd14      	ble.n	8007c48 <xQueueReceive+0x274>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007c1e:	f104 0910 	add.w	r9, r4, #16
 8007c22:	e003      	b.n	8007c2c <xQueueReceive+0x258>
				--cRxLock;
 8007c24:	1e6b      	subs	r3, r5, #1
 8007c26:	b2da      	uxtb	r2, r3
 8007c28:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007c2a:	b16a      	cbz	r2, 8007c48 <xQueueReceive+0x274>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007c2c:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007c2e:	4648      	mov	r0, r9
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007c30:	b153      	cbz	r3, 8007c48 <xQueueReceive+0x274>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007c32:	f000 facd 	bl	80081d0 <xTaskRemoveFromEventList>
 8007c36:	2800      	cmp	r0, #0
 8007c38:	d0f4      	beq.n	8007c24 <xQueueReceive+0x250>
					vTaskMissedYield();
 8007c3a:	f000 fb5b 	bl	80082f4 <vTaskMissedYield>
				--cRxLock;
 8007c3e:	1e6b      	subs	r3, r5, #1
 8007c40:	b2da      	uxtb	r2, r3
 8007c42:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007c44:	2a00      	cmp	r2, #0
 8007c46:	d1f1      	bne.n	8007c2c <xQueueReceive+0x258>
		pxQueue->cRxLock = queueUNLOCKED;
 8007c48:	23ff      	movs	r3, #255	@ 0xff
 8007c4a:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
	taskEXIT_CRITICAL();
 8007c4e:	f000 fbe3 	bl	8008418 <vPortExitCritical>
				if( xTaskResumeAll() == pdFALSE )
 8007c52:	f000 fa05 	bl	8008060 <xTaskResumeAll>
 8007c56:	2800      	cmp	r0, #0
 8007c58:	d1a4      	bne.n	8007ba4 <xQueueReceive+0x1d0>
					portYIELD_WITHIN_API();
 8007c5a:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007c5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007c62:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8007c66:	f3bf 8f4f 	dsb	sy
 8007c6a:	f3bf 8f6f 	isb	sy
 8007c6e:	e799      	b.n	8007ba4 <xQueueReceive+0x1d0>
 8007c70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c74:	f383 8811 	msr	BASEPRI, r3
 8007c78:	f3bf 8f6f 	isb	sy
 8007c7c:	f3bf 8f4f 	dsb	sy
	configASSERT( ( pxQueue ) );
 8007c80:	e7fe      	b.n	8007c80 <xQueueReceive+0x2ac>
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007c82:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8007c84:	b152      	cbz	r2, 8007c9c <xQueueReceive+0x2c8>
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007c86:	68e1      	ldr	r1, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007c88:	68a3      	ldr	r3, [r4, #8]
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007c8a:	4411      	add	r1, r2
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007c8c:	4299      	cmp	r1, r3
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007c8e:	60e1      	str	r1, [r4, #12]
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007c90:	bf24      	itt	cs
 8007c92:	6821      	ldrcs	r1, [r4, #0]
 8007c94:	60e1      	strcs	r1, [r4, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007c96:	4638      	mov	r0, r7
 8007c98:	f000 fd38 	bl	800870c <memcpy>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007c9c:	3d01      	subs	r5, #1
 8007c9e:	63a5      	str	r5, [r4, #56]	@ 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007ca0:	6923      	ldr	r3, [r4, #16]
 8007ca2:	b91b      	cbnz	r3, 8007cac <xQueueReceive+0x2d8>
				taskEXIT_CRITICAL();
 8007ca4:	f000 fbb8 	bl	8008418 <vPortExitCritical>
				return pdPASS;
 8007ca8:	2001      	movs	r0, #1
 8007caa:	e787      	b.n	8007bbc <xQueueReceive+0x1e8>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007cac:	f104 0010 	add.w	r0, r4, #16
 8007cb0:	f000 fa8e 	bl	80081d0 <xTaskRemoveFromEventList>
 8007cb4:	2800      	cmp	r0, #0
 8007cb6:	d0f5      	beq.n	8007ca4 <xQueueReceive+0x2d0>
						queueYIELD_IF_USING_PREEMPTION();
 8007cb8:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007cbc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007cc0:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8007cc4:	f3bf 8f4f 	dsb	sy
 8007cc8:	f3bf 8f6f 	isb	sy
 8007ccc:	e7ea      	b.n	8007ca4 <xQueueReceive+0x2d0>
 8007cce:	bf00      	nop

08007cd0 <xQueueReceiveFromISR>:
{
 8007cd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 8007cd4:	b310      	cbz	r0, 8007d1c <xQueueReceiveFromISR+0x4c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007cd6:	460e      	mov	r6, r1
 8007cd8:	4617      	mov	r7, r2
 8007cda:	4604      	mov	r4, r0
 8007cdc:	b191      	cbz	r1, 8007d04 <xQueueReceiveFromISR+0x34>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007cde:	f000 fbf7 	bl	80084d0 <vPortValidateInterruptPriority>
	__asm volatile
 8007ce2:	f3ef 8911 	mrs	r9, BASEPRI
 8007ce6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cea:	f383 8811 	msr	BASEPRI, r3
 8007cee:	f3bf 8f6f 	isb	sy
 8007cf2:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007cf6:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007cf8:	b9cd      	cbnz	r5, 8007d2e <xQueueReceiveFromISR+0x5e>
			xReturn = pdFAIL;
 8007cfa:	4628      	mov	r0, r5
	__asm volatile
 8007cfc:	f389 8811 	msr	BASEPRI, r9
}
 8007d00:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007d04:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d0e9      	beq.n	8007cde <xQueueReceiveFromISR+0xe>
	__asm volatile
 8007d0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d0e:	f383 8811 	msr	BASEPRI, r3
 8007d12:	f3bf 8f6f 	isb	sy
 8007d16:	f3bf 8f4f 	dsb	sy
 8007d1a:	e7fe      	b.n	8007d1a <xQueueReceiveFromISR+0x4a>
 8007d1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d20:	f383 8811 	msr	BASEPRI, r3
 8007d24:	f3bf 8f6f 	isb	sy
 8007d28:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8007d2c:	e7fe      	b.n	8007d2c <xQueueReceiveFromISR+0x5c>
			const int8_t cRxLock = pxQueue->cRxLock;
 8007d2e:	f894 8044 	ldrb.w	r8, [r4, #68]	@ 0x44
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007d32:	6c22      	ldr	r2, [r4, #64]	@ 0x40
			const int8_t cRxLock = pxQueue->cRxLock;
 8007d34:	fa4f f888 	sxtb.w	r8, r8
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007d38:	b152      	cbz	r2, 8007d50 <xQueueReceiveFromISR+0x80>
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007d3a:	68e1      	ldr	r1, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007d3c:	68a3      	ldr	r3, [r4, #8]
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007d3e:	4411      	add	r1, r2
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007d40:	4299      	cmp	r1, r3
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007d42:	60e1      	str	r1, [r4, #12]
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007d44:	bf24      	itt	cs
 8007d46:	6821      	ldrcs	r1, [r4, #0]
 8007d48:	60e1      	strcs	r1, [r4, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007d4a:	4630      	mov	r0, r6
 8007d4c:	f000 fcde 	bl	800870c <memcpy>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007d50:	3d01      	subs	r5, #1
			if( cRxLock == queueUNLOCKED )
 8007d52:	f1b8 3fff 	cmp.w	r8, #4294967295
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007d56:	63a5      	str	r5, [r4, #56]	@ 0x38
			if( cRxLock == queueUNLOCKED )
 8007d58:	d006      	beq.n	8007d68 <xQueueReceiveFromISR+0x98>
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8007d5a:	f108 0301 	add.w	r3, r8, #1
 8007d5e:	b25b      	sxtb	r3, r3
 8007d60:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
			xReturn = pdPASS;
 8007d64:	2001      	movs	r0, #1
 8007d66:	e7c9      	b.n	8007cfc <xQueueReceiveFromISR+0x2c>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007d68:	6923      	ldr	r3, [r4, #16]
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d0fa      	beq.n	8007d64 <xQueueReceiveFromISR+0x94>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007d6e:	f104 0010 	add.w	r0, r4, #16
 8007d72:	f000 fa2d 	bl	80081d0 <xTaskRemoveFromEventList>
 8007d76:	2800      	cmp	r0, #0
 8007d78:	d0f4      	beq.n	8007d64 <xQueueReceiveFromISR+0x94>
						if( pxHigherPriorityTaskWoken != NULL )
 8007d7a:	2f00      	cmp	r7, #0
 8007d7c:	d0f2      	beq.n	8007d64 <xQueueReceiveFromISR+0x94>
							*pxHigherPriorityTaskWoken = pdTRUE;
 8007d7e:	2301      	movs	r3, #1
 8007d80:	603b      	str	r3, [r7, #0]
 8007d82:	e7ef      	b.n	8007d64 <xQueueReceiveFromISR+0x94>

08007d84 <vQueueAddToRegistry>:

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007d84:	4b12      	ldr	r3, [pc, #72]	@ (8007dd0 <vQueueAddToRegistry+0x4c>)
 8007d86:	681a      	ldr	r2, [r3, #0]
 8007d88:	b17a      	cbz	r2, 8007daa <vQueueAddToRegistry+0x26>
 8007d8a:	689a      	ldr	r2, [r3, #8]
 8007d8c:	b162      	cbz	r2, 8007da8 <vQueueAddToRegistry+0x24>
 8007d8e:	691a      	ldr	r2, [r3, #16]
 8007d90:	b192      	cbz	r2, 8007db8 <vQueueAddToRegistry+0x34>
 8007d92:	699a      	ldr	r2, [r3, #24]
 8007d94:	b192      	cbz	r2, 8007dbc <vQueueAddToRegistry+0x38>
 8007d96:	6a1a      	ldr	r2, [r3, #32]
 8007d98:	b192      	cbz	r2, 8007dc0 <vQueueAddToRegistry+0x3c>
 8007d9a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007d9c:	b192      	cbz	r2, 8007dc4 <vQueueAddToRegistry+0x40>
 8007d9e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007da0:	b192      	cbz	r2, 8007dc8 <vQueueAddToRegistry+0x44>
 8007da2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007da4:	b192      	cbz	r2, 8007dcc <vQueueAddToRegistry+0x48>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007da6:	4770      	bx	lr
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007da8:	2201      	movs	r2, #1
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007daa:	eb03 0cc2 	add.w	ip, r3, r2, lsl #3
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007dae:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007db2:	f8cc 0004 	str.w	r0, [ip, #4]
	}
 8007db6:	4770      	bx	lr
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007db8:	2202      	movs	r2, #2
 8007dba:	e7f6      	b.n	8007daa <vQueueAddToRegistry+0x26>
 8007dbc:	2203      	movs	r2, #3
 8007dbe:	e7f4      	b.n	8007daa <vQueueAddToRegistry+0x26>
 8007dc0:	2204      	movs	r2, #4
 8007dc2:	e7f2      	b.n	8007daa <vQueueAddToRegistry+0x26>
 8007dc4:	2205      	movs	r2, #5
 8007dc6:	e7f0      	b.n	8007daa <vQueueAddToRegistry+0x26>
 8007dc8:	2206      	movs	r2, #6
 8007dca:	e7ee      	b.n	8007daa <vQueueAddToRegistry+0x26>
 8007dcc:	2207      	movs	r2, #7
 8007dce:	e7ec      	b.n	8007daa <vQueueAddToRegistry+0x26>
 8007dd0:	20000918 	.word	0x20000918

08007dd4 <xTaskIncrementTick.part.0>:
	}

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
 8007dd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007dd8:	4b46      	ldr	r3, [pc, #280]	@ (8007ef4 <xTaskIncrementTick.part.0+0x120>)
 8007dda:	681e      	ldr	r6, [r3, #0]
 8007ddc:	3601      	adds	r6, #1
BaseType_t xTaskIncrementTick( void )
 8007dde:	b083      	sub	sp, #12

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007de0:	601e      	str	r6, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007de2:	2e00      	cmp	r6, #0
 8007de4:	d03e      	beq.n	8007e64 <xTaskIncrementTick.part.0+0x90>
 8007de6:	4b44      	ldr	r3, [pc, #272]	@ (8007ef8 <xTaskIncrementTick.part.0+0x124>)
 8007de8:	9301      	str	r3, [sp, #4]

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	429e      	cmp	r6, r3
 8007dee:	d346      	bcc.n	8007e7e <xTaskIncrementTick.part.0+0xaa>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007df0:	4f42      	ldr	r7, [pc, #264]	@ (8007efc <xTaskIncrementTick.part.0+0x128>)
 8007df2:	f8df 9118 	ldr.w	r9, [pc, #280]	@ 8007f0c <xTaskIncrementTick.part.0+0x138>
 8007df6:	683b      	ldr	r3, [r7, #0]
 8007df8:	f8df a114 	ldr.w	sl, [pc, #276]	@ 8007f10 <xTaskIncrementTick.part.0+0x13c>
 8007dfc:	681d      	ldr	r5, [r3, #0]
 8007dfe:	2d00      	cmp	r5, #0
 8007e00:	d073      	beq.n	8007eea <xTaskIncrementTick.part.0+0x116>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007e02:	f8df 8110 	ldr.w	r8, [pc, #272]	@ 8007f14 <xTaskIncrementTick.part.0+0x140>
BaseType_t xSwitchRequired = pdFALSE;
 8007e06:	2500      	movs	r5, #0
 8007e08:	e020      	b.n	8007e4c <xTaskIncrementTick.part.0+0x78>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007e0a:	f7ff faff 	bl	800740c <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007e0e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007e10:	f104 0018 	add.w	r0, r4, #24
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007e14:	b10b      	cbz	r3, 8007e1a <xTaskIncrementTick.part.0+0x46>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007e16:	f7ff faf9 	bl	800740c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007e1a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8007e1c:	f8d8 2000 	ldr.w	r2, [r8]
 8007e20:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 8007e24:	4293      	cmp	r3, r2
 8007e26:	4659      	mov	r1, fp
 8007e28:	eb09 0080 	add.w	r0, r9, r0, lsl #2
 8007e2c:	bf88      	it	hi
 8007e2e:	f8c8 3000 	strhi.w	r3, [r8]
 8007e32:	f7ff fac5 	bl	80073c0 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007e36:	f8da 2000 	ldr.w	r2, [sl]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007e3a:	683b      	ldr	r3, [r7, #0]
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007e3c:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8007e3e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007e40:	681b      	ldr	r3, [r3, #0]
						{
							xSwitchRequired = pdTRUE;
 8007e42:	4291      	cmp	r1, r2
 8007e44:	bf28      	it	cs
 8007e46:	2501      	movcs	r5, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d04e      	beq.n	8007eea <xTaskIncrementTick.part.0+0x116>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007e4c:	683b      	ldr	r3, [r7, #0]
 8007e4e:	68db      	ldr	r3, [r3, #12]
 8007e50:	68dc      	ldr	r4, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007e52:	6863      	ldr	r3, [r4, #4]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007e54:	f104 0b04 	add.w	fp, r4, #4
					if( xConstTickCount < xItemValue )
 8007e58:	429e      	cmp	r6, r3
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007e5a:	4658      	mov	r0, fp
					if( xConstTickCount < xItemValue )
 8007e5c:	d2d5      	bcs.n	8007e0a <xTaskIncrementTick.part.0+0x36>
						xNextTaskUnblockTime = xItemValue;
 8007e5e:	9a01      	ldr	r2, [sp, #4]
 8007e60:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007e62:	e011      	b.n	8007e88 <xTaskIncrementTick.part.0+0xb4>
			taskSWITCH_DELAYED_LISTS();
 8007e64:	4b25      	ldr	r3, [pc, #148]	@ (8007efc <xTaskIncrementTick.part.0+0x128>)
 8007e66:	681a      	ldr	r2, [r3, #0]
 8007e68:	6812      	ldr	r2, [r2, #0]
 8007e6a:	b30a      	cbz	r2, 8007eb0 <xTaskIncrementTick.part.0+0xdc>
 8007e6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e70:	f383 8811 	msr	BASEPRI, r3
 8007e74:	f3bf 8f6f 	isb	sy
 8007e78:	f3bf 8f4f 	dsb	sy
 8007e7c:	e7fe      	b.n	8007e7c <xTaskIncrementTick.part.0+0xa8>
 8007e7e:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 8007f0c <xTaskIncrementTick.part.0+0x138>
 8007e82:	f8df a08c 	ldr.w	sl, [pc, #140]	@ 8007f10 <xTaskIncrementTick.part.0+0x13c>
BaseType_t xSwitchRequired = pdFALSE;
 8007e86:	2500      	movs	r5, #0
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007e88:	f8da 3000 	ldr.w	r3, [sl]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007e8c:	491c      	ldr	r1, [pc, #112]	@ (8007f00 <xTaskIncrementTick.part.0+0x12c>)
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007e8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e90:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8007e94:	009b      	lsls	r3, r3, #2
 8007e96:	f859 2003 	ldr.w	r2, [r9, r3]
			if( xYieldPending != pdFALSE )
 8007e9a:	680b      	ldr	r3, [r1, #0]
				xSwitchRequired = pdTRUE;
 8007e9c:	2a02      	cmp	r2, #2
 8007e9e:	bf28      	it	cs
 8007ea0:	2501      	movcs	r5, #1
			{
				xSwitchRequired = pdTRUE;
 8007ea2:	2b00      	cmp	r3, #0
		}
		#endif
	}

	return xSwitchRequired;
}
 8007ea4:	bf0c      	ite	eq
 8007ea6:	4628      	moveq	r0, r5
 8007ea8:	2001      	movne	r0, #1
 8007eaa:	b003      	add	sp, #12
 8007eac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			taskSWITCH_DELAYED_LISTS();
 8007eb0:	4a14      	ldr	r2, [pc, #80]	@ (8007f04 <xTaskIncrementTick.part.0+0x130>)
 8007eb2:	6818      	ldr	r0, [r3, #0]
 8007eb4:	6811      	ldr	r1, [r2, #0]
 8007eb6:	6019      	str	r1, [r3, #0]
 8007eb8:	4913      	ldr	r1, [pc, #76]	@ (8007f08 <xTaskIncrementTick.part.0+0x134>)
 8007eba:	6010      	str	r0, [r2, #0]
 8007ebc:	680a      	ldr	r2, [r1, #0]
 8007ebe:	3201      	adds	r2, #1
 8007ec0:	600a      	str	r2, [r1, #0]

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007ec2:	681a      	ldr	r2, [r3, #0]
 8007ec4:	6812      	ldr	r2, [r2, #0]
 8007ec6:	b93a      	cbnz	r2, 8007ed8 <xTaskIncrementTick.part.0+0x104>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007ec8:	4b0b      	ldr	r3, [pc, #44]	@ (8007ef8 <xTaskIncrementTick.part.0+0x124>)
 8007eca:	9301      	str	r3, [sp, #4]
 8007ecc:	461a      	mov	r2, r3
 8007ece:	f04f 33ff 	mov.w	r3, #4294967295
 8007ed2:	6013      	str	r3, [r2, #0]
 8007ed4:	4613      	mov	r3, r2
 8007ed6:	e788      	b.n	8007dea <xTaskIncrementTick.part.0+0x16>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007ed8:	681b      	ldr	r3, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007eda:	4a07      	ldr	r2, [pc, #28]	@ (8007ef8 <xTaskIncrementTick.part.0+0x124>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007edc:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007ede:	9201      	str	r2, [sp, #4]
 8007ee0:	68db      	ldr	r3, [r3, #12]
 8007ee2:	685b      	ldr	r3, [r3, #4]
 8007ee4:	6013      	str	r3, [r2, #0]
 8007ee6:	4613      	mov	r3, r2
	}
}
 8007ee8:	e77f      	b.n	8007dea <xTaskIncrementTick.part.0+0x16>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007eea:	9a01      	ldr	r2, [sp, #4]
 8007eec:	f04f 33ff 	mov.w	r3, #4294967295
 8007ef0:	6013      	str	r3, [r2, #0]
					break;
 8007ef2:	e7c9      	b.n	8007e88 <xTaskIncrementTick.part.0+0xb4>
 8007ef4:	20000974 	.word	0x20000974
 8007ef8:	2000095c 	.word	0x2000095c
 8007efc:	200009a8 	.word	0x200009a8
 8007f00:	20000964 	.word	0x20000964
 8007f04:	200009a4 	.word	0x200009a4
 8007f08:	20000960 	.word	0x20000960
 8007f0c:	200009ac 	.word	0x200009ac
 8007f10:	20000e0c 	.word	0x20000e0c
 8007f14:	20000970 	.word	0x20000970

08007f18 <xTaskResumeAll.part.0>:
BaseType_t xTaskResumeAll( void )
 8007f18:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
		--uxSchedulerSuspended;
 8007f1c:	4d42      	ldr	r5, [pc, #264]	@ (8008028 <xTaskResumeAll.part.0+0x110>)
	taskENTER_CRITICAL();
 8007f1e:	f000 fa59 	bl	80083d4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8007f22:	682b      	ldr	r3, [r5, #0]
 8007f24:	3b01      	subs	r3, #1
 8007f26:	602b      	str	r3, [r5, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007f28:	682b      	ldr	r3, [r5, #0]
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d165      	bne.n	8007ffa <xTaskResumeAll.part.0+0xe2>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007f2e:	4b3f      	ldr	r3, [pc, #252]	@ (800802c <xTaskResumeAll.part.0+0x114>)
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d061      	beq.n	8007ffa <xTaskResumeAll.part.0+0xe2>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007f36:	4e3e      	ldr	r6, [pc, #248]	@ (8008030 <xTaskResumeAll.part.0+0x118>)
 8007f38:	6833      	ldr	r3, [r6, #0]
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d070      	beq.n	8008020 <xTaskResumeAll.part.0+0x108>
 8007f3e:	4f3d      	ldr	r7, [pc, #244]	@ (8008034 <xTaskResumeAll.part.0+0x11c>)
 8007f40:	f8df 9100 	ldr.w	r9, [pc, #256]	@ 8008044 <xTaskResumeAll.part.0+0x12c>
 8007f44:	f8df 8100 	ldr.w	r8, [pc, #256]	@ 8008048 <xTaskResumeAll.part.0+0x130>
 8007f48:	f8df a100 	ldr.w	sl, [pc, #256]	@ 800804c <xTaskResumeAll.part.0+0x134>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007f4c:	68f3      	ldr	r3, [r6, #12]
 8007f4e:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007f50:	f104 0b04 	add.w	fp, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007f54:	f104 0018 	add.w	r0, r4, #24
 8007f58:	f7ff fa58 	bl	800740c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007f5c:	4658      	mov	r0, fp
 8007f5e:	f7ff fa55 	bl	800740c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007f62:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8007f64:	683a      	ldr	r2, [r7, #0]
 8007f66:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 8007f6a:	4293      	cmp	r3, r2
 8007f6c:	4659      	mov	r1, fp
 8007f6e:	eb09 0080 	add.w	r0, r9, r0, lsl #2
 8007f72:	bf88      	it	hi
 8007f74:	603b      	strhi	r3, [r7, #0]
 8007f76:	f7ff fa23 	bl	80073c0 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007f7a:	f8d8 3000 	ldr.w	r3, [r8]
 8007f7e:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8007f80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f82:	429a      	cmp	r2, r3
 8007f84:	d33f      	bcc.n	8008006 <xTaskResumeAll.part.0+0xee>
						xYieldPending = pdTRUE;
 8007f86:	2301      	movs	r3, #1
 8007f88:	f8ca 3000 	str.w	r3, [sl]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007f8c:	6833      	ldr	r3, [r6, #0]
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d1dc      	bne.n	8007f4c <xTaskResumeAll.part.0+0x34>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007f92:	4b29      	ldr	r3, [pc, #164]	@ (8008038 <xTaskResumeAll.part.0+0x120>)
 8007f94:	681a      	ldr	r2, [r3, #0]
 8007f96:	6812      	ldr	r2, [r2, #0]
 8007f98:	2a00      	cmp	r2, #0
 8007f9a:	d03c      	beq.n	8008016 <xTaskResumeAll.part.0+0xfe>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007f9c:	681a      	ldr	r2, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007f9e:	4b27      	ldr	r3, [pc, #156]	@ (800803c <xTaskResumeAll.part.0+0x124>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007fa0:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007fa2:	68d2      	ldr	r2, [r2, #12]
 8007fa4:	6852      	ldr	r2, [r2, #4]
 8007fa6:	601a      	str	r2, [r3, #0]
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007fa8:	4e25      	ldr	r6, [pc, #148]	@ (8008040 <xTaskResumeAll.part.0+0x128>)
 8007faa:	6834      	ldr	r4, [r6, #0]
					if( xPendedCounts > ( TickType_t ) 0U )
 8007fac:	b194      	cbz	r4, 8007fd4 <xTaskResumeAll.part.0+0xbc>
								xYieldPending = pdTRUE;
 8007fae:	2701      	movs	r7, #1
 8007fb0:	e006      	b.n	8007fc0 <xTaskResumeAll.part.0+0xa8>
 8007fb2:	f7ff ff0f 	bl	8007dd4 <xTaskIncrementTick.part.0>
							if( xTaskIncrementTick() != pdFALSE )
 8007fb6:	b108      	cbz	r0, 8007fbc <xTaskResumeAll.part.0+0xa4>
								xYieldPending = pdTRUE;
 8007fb8:	f8ca 7000 	str.w	r7, [sl]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007fbc:	3c01      	subs	r4, #1
 8007fbe:	d008      	beq.n	8007fd2 <xTaskResumeAll.part.0+0xba>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007fc0:	682b      	ldr	r3, [r5, #0]
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d0f5      	beq.n	8007fb2 <xTaskResumeAll.part.0+0x9a>
		++xPendedTicks;
 8007fc6:	6833      	ldr	r3, [r6, #0]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007fc8:	3c01      	subs	r4, #1
		++xPendedTicks;
 8007fca:	f103 0301 	add.w	r3, r3, #1
 8007fce:	6033      	str	r3, [r6, #0]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007fd0:	d1f6      	bne.n	8007fc0 <xTaskResumeAll.part.0+0xa8>
						xPendedTicks = 0;
 8007fd2:	6034      	str	r4, [r6, #0]
				if( xYieldPending != pdFALSE )
 8007fd4:	f8da 3000 	ldr.w	r3, [sl]
 8007fd8:	b17b      	cbz	r3, 8007ffa <xTaskResumeAll.part.0+0xe2>
					taskYIELD_IF_USING_PREEMPTION();
 8007fda:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007fde:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007fe2:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8007fe6:	f3bf 8f4f 	dsb	sy
 8007fea:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8007fee:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
 8007ff0:	f000 fa12 	bl	8008418 <vPortExitCritical>
}
 8007ff4:	4620      	mov	r0, r4
 8007ff6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
BaseType_t xAlreadyYielded = pdFALSE;
 8007ffa:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8007ffc:	f000 fa0c 	bl	8008418 <vPortExitCritical>
}
 8008000:	4620      	mov	r0, r4
 8008002:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008006:	6833      	ldr	r3, [r6, #0]
 8008008:	2b00      	cmp	r3, #0
 800800a:	d19f      	bne.n	8007f4c <xTaskResumeAll.part.0+0x34>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800800c:	4b0a      	ldr	r3, [pc, #40]	@ (8008038 <xTaskResumeAll.part.0+0x120>)
 800800e:	681a      	ldr	r2, [r3, #0]
 8008010:	6812      	ldr	r2, [r2, #0]
 8008012:	2a00      	cmp	r2, #0
 8008014:	d1c2      	bne.n	8007f9c <xTaskResumeAll.part.0+0x84>
		xNextTaskUnblockTime = portMAX_DELAY;
 8008016:	4b09      	ldr	r3, [pc, #36]	@ (800803c <xTaskResumeAll.part.0+0x124>)
 8008018:	f04f 32ff 	mov.w	r2, #4294967295
 800801c:	601a      	str	r2, [r3, #0]
 800801e:	e7c3      	b.n	8007fa8 <xTaskResumeAll.part.0+0x90>
 8008020:	f8df a028 	ldr.w	sl, [pc, #40]	@ 800804c <xTaskResumeAll.part.0+0x134>
 8008024:	e7c0      	b.n	8007fa8 <xTaskResumeAll.part.0+0x90>
 8008026:	bf00      	nop
 8008028:	20000958 	.word	0x20000958
 800802c:	20000978 	.word	0x20000978
 8008030:	20000990 	.word	0x20000990
 8008034:	20000970 	.word	0x20000970
 8008038:	200009a8 	.word	0x200009a8
 800803c:	2000095c 	.word	0x2000095c
 8008040:	20000968 	.word	0x20000968
 8008044:	200009ac 	.word	0x200009ac
 8008048:	20000e0c 	.word	0x20000e0c
 800804c:	20000964 	.word	0x20000964

08008050 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8008050:	4a02      	ldr	r2, [pc, #8]	@ (800805c <vTaskSuspendAll+0xc>)
 8008052:	6813      	ldr	r3, [r2, #0]
 8008054:	3301      	adds	r3, #1
 8008056:	6013      	str	r3, [r2, #0]
}
 8008058:	4770      	bx	lr
 800805a:	bf00      	nop
 800805c:	20000958 	.word	0x20000958

08008060 <xTaskResumeAll>:
	configASSERT( uxSchedulerSuspended );
 8008060:	4b06      	ldr	r3, [pc, #24]	@ (800807c <xTaskResumeAll+0x1c>)
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	b943      	cbnz	r3, 8008078 <xTaskResumeAll+0x18>
 8008066:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800806a:	f383 8811 	msr	BASEPRI, r3
 800806e:	f3bf 8f6f 	isb	sy
 8008072:	f3bf 8f4f 	dsb	sy
 8008076:	e7fe      	b.n	8008076 <xTaskResumeAll+0x16>
 8008078:	f7ff bf4e 	b.w	8007f18 <xTaskResumeAll.part.0>
 800807c:	20000958 	.word	0x20000958

08008080 <xTaskGetTickCount>:
		xTicks = xTickCount;
 8008080:	4b01      	ldr	r3, [pc, #4]	@ (8008088 <xTaskGetTickCount+0x8>)
 8008082:	6818      	ldr	r0, [r3, #0]
}
 8008084:	4770      	bx	lr
 8008086:	bf00      	nop
 8008088:	20000974 	.word	0x20000974

0800808c <xTaskGetTickCountFromISR>:
{
 800808c:	b508      	push	{r3, lr}
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800808e:	f000 fa1f 	bl	80084d0 <vPortValidateInterruptPriority>
		xReturn = xTickCount;
 8008092:	4b01      	ldr	r3, [pc, #4]	@ (8008098 <xTaskGetTickCountFromISR+0xc>)
 8008094:	6818      	ldr	r0, [r3, #0]
}
 8008096:	bd08      	pop	{r3, pc}
 8008098:	20000974 	.word	0x20000974

0800809c <xTaskIncrementTick>:
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800809c:	4b05      	ldr	r3, [pc, #20]	@ (80080b4 <xTaskIncrementTick+0x18>)
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	b90b      	cbnz	r3, 80080a6 <xTaskIncrementTick+0xa>
 80080a2:	f7ff be97 	b.w	8007dd4 <xTaskIncrementTick.part.0>
		++xPendedTicks;
 80080a6:	4a04      	ldr	r2, [pc, #16]	@ (80080b8 <xTaskIncrementTick+0x1c>)
 80080a8:	6813      	ldr	r3, [r2, #0]
 80080aa:	3301      	adds	r3, #1
}
 80080ac:	2000      	movs	r0, #0
		++xPendedTicks;
 80080ae:	6013      	str	r3, [r2, #0]
}
 80080b0:	4770      	bx	lr
 80080b2:	bf00      	nop
 80080b4:	20000958 	.word	0x20000958
 80080b8:	20000968 	.word	0x20000968

080080bc <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80080bc:	4b1d      	ldr	r3, [pc, #116]	@ (8008134 <vTaskSwitchContext+0x78>)
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	b11b      	cbz	r3, 80080ca <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
 80080c2:	4b1d      	ldr	r3, [pc, #116]	@ (8008138 <vTaskSwitchContext+0x7c>)
 80080c4:	2201      	movs	r2, #1
 80080c6:	601a      	str	r2, [r3, #0]
 80080c8:	4770      	bx	lr
		xYieldPending = pdFALSE;
 80080ca:	4a1b      	ldr	r2, [pc, #108]	@ (8008138 <vTaskSwitchContext+0x7c>)
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80080cc:	491b      	ldr	r1, [pc, #108]	@ (800813c <vTaskSwitchContext+0x80>)
{
 80080ce:	b410      	push	{r4}
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80080d0:	4c1b      	ldr	r4, [pc, #108]	@ (8008140 <vTaskSwitchContext+0x84>)
		xYieldPending = pdFALSE;
 80080d2:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80080d4:	6823      	ldr	r3, [r4, #0]
 80080d6:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 80080da:	0092      	lsls	r2, r2, #2
 80080dc:	0098      	lsls	r0, r3, #2
 80080de:	588a      	ldr	r2, [r1, r2]
 80080e0:	b942      	cbnz	r2, 80080f4 <vTaskSwitchContext+0x38>
 80080e2:	b1f3      	cbz	r3, 8008122 <vTaskSwitchContext+0x66>
 80080e4:	3b01      	subs	r3, #1
 80080e6:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 80080ea:	0098      	lsls	r0, r3, #2
 80080ec:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80080f0:	2a00      	cmp	r2, #0
 80080f2:	d0f6      	beq.n	80080e2 <vTaskSwitchContext+0x26>
 80080f4:	4418      	add	r0, r3
 80080f6:	eb01 0c80 	add.w	ip, r1, r0, lsl #2
 80080fa:	4662      	mov	r2, ip
 80080fc:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8008100:	6849      	ldr	r1, [r1, #4]
 8008102:	f8cc 1004 	str.w	r1, [ip, #4]
 8008106:	3208      	adds	r2, #8
 8008108:	4291      	cmp	r1, r2
 800810a:	bf08      	it	eq
 800810c:	6849      	ldreq	r1, [r1, #4]
 800810e:	4a0d      	ldr	r2, [pc, #52]	@ (8008144 <vTaskSwitchContext+0x88>)
 8008110:	bf08      	it	eq
 8008112:	f8cc 1004 	streq.w	r1, [ip, #4]
 8008116:	68c9      	ldr	r1, [r1, #12]
 8008118:	6011      	str	r1, [r2, #0]
 800811a:	6023      	str	r3, [r4, #0]
}
 800811c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008120:	4770      	bx	lr
 8008122:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008126:	f383 8811 	msr	BASEPRI, r3
 800812a:	f3bf 8f6f 	isb	sy
 800812e:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
 8008132:	e7fe      	b.n	8008132 <vTaskSwitchContext+0x76>
 8008134:	20000958 	.word	0x20000958
 8008138:	20000964 	.word	0x20000964
 800813c:	200009ac 	.word	0x200009ac
 8008140:	20000970 	.word	0x20000970
 8008144:	20000e0c 	.word	0x20000e0c

08008148 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 8008148:	b1d0      	cbz	r0, 8008180 <vTaskPlaceOnEventList+0x38>
{
 800814a:	b570      	push	{r4, r5, r6, lr}
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800814c:	4d1a      	ldr	r5, [pc, #104]	@ (80081b8 <vTaskPlaceOnEventList+0x70>)
 800814e:	460c      	mov	r4, r1
 8008150:	6829      	ldr	r1, [r5, #0]
 8008152:	3118      	adds	r1, #24
 8008154:	f7ff f942 	bl	80073dc <vListInsert>
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008158:	4b18      	ldr	r3, [pc, #96]	@ (80081bc <vTaskPlaceOnEventList+0x74>)
 800815a:	681e      	ldr	r6, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800815c:	6828      	ldr	r0, [r5, #0]
 800815e:	3004      	adds	r0, #4
 8008160:	f7ff f954 	bl	800740c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008164:	1c63      	adds	r3, r4, #1
 8008166:	d014      	beq.n	8008192 <vTaskPlaceOnEventList+0x4a>
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008168:	682b      	ldr	r3, [r5, #0]
 800816a:	19a4      	adds	r4, r4, r6
 800816c:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 800816e:	d317      	bcc.n	80081a0 <vTaskPlaceOnEventList+0x58>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008170:	4b13      	ldr	r3, [pc, #76]	@ (80081c0 <vTaskPlaceOnEventList+0x78>)
 8008172:	6818      	ldr	r0, [r3, #0]
 8008174:	6829      	ldr	r1, [r5, #0]
}
 8008176:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800817a:	3104      	adds	r1, #4
 800817c:	f7ff b92e 	b.w	80073dc <vListInsert>
 8008180:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008184:	f383 8811 	msr	BASEPRI, r3
 8008188:	f3bf 8f6f 	isb	sy
 800818c:	f3bf 8f4f 	dsb	sy
	configASSERT( pxEventList );
 8008190:	e7fe      	b.n	8008190 <vTaskPlaceOnEventList+0x48>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008192:	6829      	ldr	r1, [r5, #0]
 8008194:	480b      	ldr	r0, [pc, #44]	@ (80081c4 <vTaskPlaceOnEventList+0x7c>)
}
 8008196:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800819a:	3104      	adds	r1, #4
 800819c:	f7ff b910 	b.w	80073c0 <vListInsertEnd>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80081a0:	4b09      	ldr	r3, [pc, #36]	@ (80081c8 <vTaskPlaceOnEventList+0x80>)
 80081a2:	6818      	ldr	r0, [r3, #0]
 80081a4:	6829      	ldr	r1, [r5, #0]
 80081a6:	3104      	adds	r1, #4
 80081a8:	f7ff f918 	bl	80073dc <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
 80081ac:	4b07      	ldr	r3, [pc, #28]	@ (80081cc <vTaskPlaceOnEventList+0x84>)
 80081ae:	681a      	ldr	r2, [r3, #0]
 80081b0:	4294      	cmp	r4, r2
				{
					xNextTaskUnblockTime = xTimeToWake;
 80081b2:	bf38      	it	cc
 80081b4:	601c      	strcc	r4, [r3, #0]
}
 80081b6:	bd70      	pop	{r4, r5, r6, pc}
 80081b8:	20000e0c 	.word	0x20000e0c
 80081bc:	20000974 	.word	0x20000974
 80081c0:	200009a4 	.word	0x200009a4
 80081c4:	2000097c 	.word	0x2000097c
 80081c8:	200009a8 	.word	0x200009a8
 80081cc:	2000095c 	.word	0x2000095c

080081d0 <xTaskRemoveFromEventList>:
{
 80081d0:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80081d2:	68c3      	ldr	r3, [r0, #12]
 80081d4:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 80081d6:	b34c      	cbz	r4, 800822c <xTaskRemoveFromEventList+0x5c>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80081d8:	f104 0518 	add.w	r5, r4, #24
 80081dc:	4628      	mov	r0, r5
 80081de:	f7ff f915 	bl	800740c <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80081e2:	4b17      	ldr	r3, [pc, #92]	@ (8008240 <xTaskRemoveFromEventList+0x70>)
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	b173      	cbz	r3, 8008206 <xTaskRemoveFromEventList+0x36>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80081e8:	4816      	ldr	r0, [pc, #88]	@ (8008244 <xTaskRemoveFromEventList+0x74>)
 80081ea:	4629      	mov	r1, r5
 80081ec:	f7ff f8e8 	bl	80073c0 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80081f0:	4b15      	ldr	r3, [pc, #84]	@ (8008248 <xTaskRemoveFromEventList+0x78>)
 80081f2:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081f8:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
 80081fa:	bf83      	ittte	hi
 80081fc:	4b13      	ldrhi	r3, [pc, #76]	@ (800824c <xTaskRemoveFromEventList+0x7c>)
 80081fe:	2001      	movhi	r0, #1
 8008200:	6018      	strhi	r0, [r3, #0]
		xReturn = pdFALSE;
 8008202:	2000      	movls	r0, #0
}
 8008204:	bd38      	pop	{r3, r4, r5, pc}
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008206:	1d25      	adds	r5, r4, #4
 8008208:	4628      	mov	r0, r5
 800820a:	f7ff f8ff 	bl	800740c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800820e:	4a10      	ldr	r2, [pc, #64]	@ (8008250 <xTaskRemoveFromEventList+0x80>)
 8008210:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8008212:	6811      	ldr	r1, [r2, #0]
 8008214:	480f      	ldr	r0, [pc, #60]	@ (8008254 <xTaskRemoveFromEventList+0x84>)
 8008216:	428b      	cmp	r3, r1
 8008218:	bf88      	it	hi
 800821a:	6013      	strhi	r3, [r2, #0]
 800821c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8008220:	4629      	mov	r1, r5
 8008222:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8008226:	f7ff f8cb 	bl	80073c0 <vListInsertEnd>
 800822a:	e7e1      	b.n	80081f0 <xTaskRemoveFromEventList+0x20>
 800822c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008230:	f383 8811 	msr	BASEPRI, r3
 8008234:	f3bf 8f6f 	isb	sy
 8008238:	f3bf 8f4f 	dsb	sy
	configASSERT( pxUnblockedTCB );
 800823c:	e7fe      	b.n	800823c <xTaskRemoveFromEventList+0x6c>
 800823e:	bf00      	nop
 8008240:	20000958 	.word	0x20000958
 8008244:	20000990 	.word	0x20000990
 8008248:	20000e0c 	.word	0x20000e0c
 800824c:	20000964 	.word	0x20000964
 8008250:	20000970 	.word	0x20000970
 8008254:	200009ac 	.word	0x200009ac

08008258 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008258:	4a03      	ldr	r2, [pc, #12]	@ (8008268 <vTaskInternalSetTimeOutState+0x10>)
	pxTimeOut->xTimeOnEntering = xTickCount;
 800825a:	4b04      	ldr	r3, [pc, #16]	@ (800826c <vTaskInternalSetTimeOutState+0x14>)
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800825c:	6812      	ldr	r2, [r2, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	e9c0 2300 	strd	r2, r3, [r0]
}
 8008264:	4770      	bx	lr
 8008266:	bf00      	nop
 8008268:	20000960 	.word	0x20000960
 800826c:	20000974 	.word	0x20000974

08008270 <xTaskCheckForTimeOut>:
{
 8008270:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
 8008272:	b308      	cbz	r0, 80082b8 <xTaskCheckForTimeOut+0x48>
	configASSERT( pxTicksToWait );
 8008274:	460d      	mov	r5, r1
 8008276:	b1b1      	cbz	r1, 80082a6 <xTaskCheckForTimeOut+0x36>
 8008278:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 800827a:	f000 f8ab 	bl	80083d4 <vPortEnterCritical>
			if( *pxTicksToWait == portMAX_DELAY )
 800827e:	682b      	ldr	r3, [r5, #0]
		const TickType_t xConstTickCount = xTickCount;
 8008280:	4a1a      	ldr	r2, [pc, #104]	@ (80082ec <xTaskCheckForTimeOut+0x7c>)
			if( *pxTicksToWait == portMAX_DELAY )
 8008282:	1c58      	adds	r0, r3, #1
		const TickType_t xConstTickCount = xTickCount;
 8008284:	6811      	ldr	r1, [r2, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 8008286:	d02c      	beq.n	80082e2 <xTaskCheckForTimeOut+0x72>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008288:	f8df c064 	ldr.w	ip, [pc, #100]	@ 80082f0 <xTaskCheckForTimeOut+0x80>
 800828c:	e9d4 6000 	ldrd	r6, r0, [r4]
 8008290:	f8dc 7000 	ldr.w	r7, [ip]
 8008294:	42be      	cmp	r6, r7
 8008296:	d018      	beq.n	80082ca <xTaskCheckForTimeOut+0x5a>
 8008298:	4288      	cmp	r0, r1
 800829a:	d816      	bhi.n	80082ca <xTaskCheckForTimeOut+0x5a>
			xReturn = pdTRUE;
 800829c:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
 800829e:	f000 f8bb 	bl	8008418 <vPortExitCritical>
}
 80082a2:	4620      	mov	r0, r4
 80082a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80082a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082aa:	f383 8811 	msr	BASEPRI, r3
 80082ae:	f3bf 8f6f 	isb	sy
 80082b2:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTicksToWait );
 80082b6:	e7fe      	b.n	80082b6 <xTaskCheckForTimeOut+0x46>
 80082b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082bc:	f383 8811 	msr	BASEPRI, r3
 80082c0:	f3bf 8f6f 	isb	sy
 80082c4:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTimeOut );
 80082c8:	e7fe      	b.n	80082c8 <xTaskCheckForTimeOut+0x58>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80082ca:	eba1 0e00 	sub.w	lr, r1, r0
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80082ce:	4573      	cmp	r3, lr
 80082d0:	d909      	bls.n	80082e6 <xTaskCheckForTimeOut+0x76>
			*pxTicksToWait -= xElapsedTime;
 80082d2:	1a5b      	subs	r3, r3, r1
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80082d4:	f8dc 1000 	ldr.w	r1, [ip]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80082d8:	6812      	ldr	r2, [r2, #0]
			*pxTicksToWait -= xElapsedTime;
 80082da:	4403      	add	r3, r0
 80082dc:	602b      	str	r3, [r5, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80082de:	e9c4 1200 	strd	r1, r2, [r4]
				xReturn = pdFALSE;
 80082e2:	2400      	movs	r4, #0
 80082e4:	e7db      	b.n	800829e <xTaskCheckForTimeOut+0x2e>
			*pxTicksToWait = 0;
 80082e6:	2300      	movs	r3, #0
 80082e8:	602b      	str	r3, [r5, #0]
			xReturn = pdTRUE;
 80082ea:	e7d7      	b.n	800829c <xTaskCheckForTimeOut+0x2c>
 80082ec:	20000974 	.word	0x20000974
 80082f0:	20000960 	.word	0x20000960

080082f4 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 80082f4:	4b01      	ldr	r3, [pc, #4]	@ (80082fc <vTaskMissedYield+0x8>)
 80082f6:	2201      	movs	r2, #1
 80082f8:	601a      	str	r2, [r3, #0]
}
 80082fa:	4770      	bx	lr
 80082fc:	20000964 	.word	0x20000964

08008300 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8008300:	4b05      	ldr	r3, [pc, #20]	@ (8008318 <xTaskGetSchedulerState+0x18>)
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	b133      	cbz	r3, 8008314 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008306:	4b05      	ldr	r3, [pc, #20]	@ (800831c <xTaskGetSchedulerState+0x1c>)
 8008308:	6818      	ldr	r0, [r3, #0]
 800830a:	fab0 f080 	clz	r0, r0
 800830e:	0940      	lsrs	r0, r0, #5
 8008310:	0040      	lsls	r0, r0, #1
 8008312:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008314:	2001      	movs	r0, #1
	}
 8008316:	4770      	bx	lr
 8008318:	2000096c 	.word	0x2000096c
 800831c:	20000958 	.word	0x20000958

08008320 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 8008320:	b308      	cbz	r0, 8008366 <xTaskPriorityDisinherit+0x46>
	{
 8008322:	b538      	push	{r3, r4, r5, lr}
			configASSERT( pxTCB == pxCurrentTCB );
 8008324:	4b1d      	ldr	r3, [pc, #116]	@ (800839c <xTaskPriorityDisinherit+0x7c>)
 8008326:	681c      	ldr	r4, [r3, #0]
 8008328:	4284      	cmp	r4, r0
 800832a:	d008      	beq.n	800833e <xTaskPriorityDisinherit+0x1e>
 800832c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008330:	f383 8811 	msr	BASEPRI, r3
 8008334:	f3bf 8f6f 	isb	sy
 8008338:	f3bf 8f4f 	dsb	sy
 800833c:	e7fe      	b.n	800833c <xTaskPriorityDisinherit+0x1c>
			configASSERT( pxTCB->uxMutexesHeld );
 800833e:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8008340:	b143      	cbz	r3, 8008354 <xTaskPriorityDisinherit+0x34>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008342:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8008344:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
			( pxTCB->uxMutexesHeld )--;
 8008346:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008348:	4291      	cmp	r1, r2
			( pxTCB->uxMutexesHeld )--;
 800834a:	6523      	str	r3, [r4, #80]	@ 0x50
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800834c:	d000      	beq.n	8008350 <xTaskPriorityDisinherit+0x30>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800834e:	b163      	cbz	r3, 800836a <xTaskPriorityDisinherit+0x4a>
	BaseType_t xReturn = pdFALSE;
 8008350:	2000      	movs	r0, #0
	}
 8008352:	bd38      	pop	{r3, r4, r5, pc}
 8008354:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008358:	f383 8811 	msr	BASEPRI, r3
 800835c:	f3bf 8f6f 	isb	sy
 8008360:	f3bf 8f4f 	dsb	sy
			configASSERT( pxTCB->uxMutexesHeld );
 8008364:	e7fe      	b.n	8008364 <xTaskPriorityDisinherit+0x44>
	BaseType_t xReturn = pdFALSE;
 8008366:	2000      	movs	r0, #0
	}
 8008368:	4770      	bx	lr
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800836a:	1d25      	adds	r5, r4, #4
 800836c:	4628      	mov	r0, r5
 800836e:	f7ff f84d 	bl	800740c <uxListRemove>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008372:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
					prvAddTaskToReadyList( pxTCB );
 8008374:	4a0a      	ldr	r2, [pc, #40]	@ (80083a0 <xTaskPriorityDisinherit+0x80>)
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008376:	62e3      	str	r3, [r4, #44]	@ 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008378:	f1c3 0038 	rsb	r0, r3, #56	@ 0x38
 800837c:	61a0      	str	r0, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 800837e:	6810      	ldr	r0, [r2, #0]
 8008380:	4283      	cmp	r3, r0
 8008382:	4808      	ldr	r0, [pc, #32]	@ (80083a4 <xTaskPriorityDisinherit+0x84>)
 8008384:	bf88      	it	hi
 8008386:	6013      	strhi	r3, [r2, #0]
 8008388:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800838c:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8008390:	4629      	mov	r1, r5
 8008392:	f7ff f815 	bl	80073c0 <vListInsertEnd>
					xReturn = pdTRUE;
 8008396:	2001      	movs	r0, #1
	}
 8008398:	bd38      	pop	{r3, r4, r5, pc}
 800839a:	bf00      	nop
 800839c:	20000e0c 	.word	0x20000e0c
 80083a0:	20000970 	.word	0x20000970
 80083a4:	200009ac 	.word	0x200009ac
	...

080083b0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80083b0:	4b07      	ldr	r3, [pc, #28]	@ (80083d0 <pxCurrentTCBConst2>)
 80083b2:	6819      	ldr	r1, [r3, #0]
 80083b4:	6808      	ldr	r0, [r1, #0]
 80083b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083ba:	f380 8809 	msr	PSP, r0
 80083be:	f3bf 8f6f 	isb	sy
 80083c2:	f04f 0000 	mov.w	r0, #0
 80083c6:	f380 8811 	msr	BASEPRI, r0
 80083ca:	4770      	bx	lr
 80083cc:	f3af 8000 	nop.w

080083d0 <pxCurrentTCBConst2>:
 80083d0:	20000e0c 	.word	0x20000e0c

080083d4 <vPortEnterCritical>:
 80083d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083d8:	f383 8811 	msr	BASEPRI, r3
 80083dc:	f3bf 8f6f 	isb	sy
 80083e0:	f3bf 8f4f 	dsb	sy
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80083e4:	4a0b      	ldr	r2, [pc, #44]	@ (8008414 <vPortEnterCritical+0x40>)
 80083e6:	6813      	ldr	r3, [r2, #0]
 80083e8:	3301      	adds	r3, #1
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80083ea:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 80083ec:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 80083ee:	d000      	beq.n	80083f2 <vPortEnterCritical+0x1e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
	}
}
 80083f0:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80083f2:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80083f6:	f8d3 3d04 	ldr.w	r3, [r3, #3332]	@ 0xd04
 80083fa:	b2db      	uxtb	r3, r3
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d0f7      	beq.n	80083f0 <vPortEnterCritical+0x1c>
 8008400:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008404:	f383 8811 	msr	BASEPRI, r3
 8008408:	f3bf 8f6f 	isb	sy
 800840c:	f3bf 8f4f 	dsb	sy
 8008410:	e7fe      	b.n	8008410 <vPortEnterCritical+0x3c>
 8008412:	bf00      	nop
 8008414:	20000010 	.word	0x20000010

08008418 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
 8008418:	4a08      	ldr	r2, [pc, #32]	@ (800843c <vPortExitCritical+0x24>)
 800841a:	6813      	ldr	r3, [r2, #0]
 800841c:	b943      	cbnz	r3, 8008430 <vPortExitCritical+0x18>
 800841e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008422:	f383 8811 	msr	BASEPRI, r3
 8008426:	f3bf 8f6f 	isb	sy
 800842a:	f3bf 8f4f 	dsb	sy
 800842e:	e7fe      	b.n	800842e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8008430:	3b01      	subs	r3, #1
 8008432:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008434:	b90b      	cbnz	r3, 800843a <vPortExitCritical+0x22>
	__asm volatile
 8008436:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800843a:	4770      	bx	lr
 800843c:	20000010 	.word	0x20000010

08008440 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008440:	f3ef 8009 	mrs	r0, PSP
 8008444:	f3bf 8f6f 	isb	sy
 8008448:	4b15      	ldr	r3, [pc, #84]	@ (80084a0 <pxCurrentTCBConst>)
 800844a:	681a      	ldr	r2, [r3, #0]
 800844c:	f01e 0f10 	tst.w	lr, #16
 8008450:	bf08      	it	eq
 8008452:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008456:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800845a:	6010      	str	r0, [r2, #0]
 800845c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008460:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008464:	f380 8811 	msr	BASEPRI, r0
 8008468:	f3bf 8f4f 	dsb	sy
 800846c:	f3bf 8f6f 	isb	sy
 8008470:	f7ff fe24 	bl	80080bc <vTaskSwitchContext>
 8008474:	f04f 0000 	mov.w	r0, #0
 8008478:	f380 8811 	msr	BASEPRI, r0
 800847c:	bc09      	pop	{r0, r3}
 800847e:	6819      	ldr	r1, [r3, #0]
 8008480:	6808      	ldr	r0, [r1, #0]
 8008482:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008486:	f01e 0f10 	tst.w	lr, #16
 800848a:	bf08      	it	eq
 800848c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008490:	f380 8809 	msr	PSP, r0
 8008494:	f3bf 8f6f 	isb	sy
 8008498:	4770      	bx	lr
 800849a:	bf00      	nop
 800849c:	f3af 8000 	nop.w

080084a0 <pxCurrentTCBConst>:
 80084a0:	20000e0c 	.word	0x20000e0c

080084a4 <xPortSysTickHandler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80084a4:	b508      	push	{r3, lr}
	__asm volatile
 80084a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084aa:	f383 8811 	msr	BASEPRI, r3
 80084ae:	f3bf 8f6f 	isb	sy
 80084b2:	f3bf 8f4f 	dsb	sy
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80084b6:	f7ff fdf1 	bl	800809c <xTaskIncrementTick>
 80084ba:	b128      	cbz	r0, 80084c8 <xPortSysTickHandler+0x24>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80084bc:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80084c0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80084c4:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
	__asm volatile
 80084c8:	2300      	movs	r3, #0
 80084ca:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80084ce:	bd08      	pop	{r3, pc}

080084d0 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80084d0:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80084d4:	2b0f      	cmp	r3, #15
 80084d6:	d90e      	bls.n	80084f6 <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80084d8:	4911      	ldr	r1, [pc, #68]	@ (8008520 <vPortValidateInterruptPriority+0x50>)
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80084da:	4a12      	ldr	r2, [pc, #72]	@ (8008524 <vPortValidateInterruptPriority+0x54>)
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80084dc:	5c5b      	ldrb	r3, [r3, r1]
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80084de:	7812      	ldrb	r2, [r2, #0]
 80084e0:	429a      	cmp	r2, r3
 80084e2:	d908      	bls.n	80084f6 <vPortValidateInterruptPriority+0x26>
	__asm volatile
 80084e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084e8:	f383 8811 	msr	BASEPRI, r3
 80084ec:	f3bf 8f6f 	isb	sy
 80084f0:	f3bf 8f4f 	dsb	sy
 80084f4:	e7fe      	b.n	80084f4 <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80084f6:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80084fa:	4a0b      	ldr	r2, [pc, #44]	@ (8008528 <vPortValidateInterruptPriority+0x58>)
 80084fc:	f8d3 3d0c 	ldr.w	r3, [r3, #3340]	@ 0xd0c
 8008500:	6812      	ldr	r2, [r2, #0]
 8008502:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008506:	4293      	cmp	r3, r2
 8008508:	d908      	bls.n	800851c <vPortValidateInterruptPriority+0x4c>
 800850a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800850e:	f383 8811 	msr	BASEPRI, r3
 8008512:	f3bf 8f6f 	isb	sy
 8008516:	f3bf 8f4f 	dsb	sy
 800851a:	e7fe      	b.n	800851a <vPortValidateInterruptPriority+0x4a>
	}
 800851c:	4770      	bx	lr
 800851e:	bf00      	nop
 8008520:	e000e3f0 	.word	0xe000e3f0
 8008524:	20000e14 	.word	0x20000e14
 8008528:	20000e10 	.word	0x20000e10

0800852c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800852c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008530:	4605      	mov	r5, r0
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
 8008532:	f7ff fd8d 	bl	8008050 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008536:	4a54      	ldr	r2, [pc, #336]	@ (8008688 <pvPortMalloc+0x15c>)
 8008538:	6816      	ldr	r6, [r2, #0]
 800853a:	2e00      	cmp	r6, #0
 800853c:	d035      	beq.n	80085aa <pvPortMalloc+0x7e>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800853e:	4b53      	ldr	r3, [pc, #332]	@ (800868c <pvPortMalloc+0x160>)
 8008540:	681f      	ldr	r7, [r3, #0]
 8008542:	423d      	tst	r5, r7
 8008544:	d12b      	bne.n	800859e <pvPortMalloc+0x72>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008546:	b355      	cbz	r5, 800859e <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 8008548:	f105 0408 	add.w	r4, r5, #8

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800854c:	0768      	lsls	r0, r5, #29
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800854e:	bf1c      	itt	ne
 8008550:	f024 0407 	bicne.w	r4, r4, #7
 8008554:	3408      	addne	r4, #8
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008556:	b314      	cbz	r4, 800859e <pvPortMalloc+0x72>
 8008558:	f8df c144 	ldr.w	ip, [pc, #324]	@ 80086a0 <pvPortMalloc+0x174>
 800855c:	f8dc 5000 	ldr.w	r5, [ip]
 8008560:	42a5      	cmp	r5, r4
 8008562:	d31c      	bcc.n	800859e <pvPortMalloc+0x72>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
 8008564:	484a      	ldr	r0, [pc, #296]	@ (8008690 <pvPortMalloc+0x164>)
 8008566:	6803      	ldr	r3, [r0, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008568:	e003      	b.n	8008572 <pvPortMalloc+0x46>
 800856a:	681a      	ldr	r2, [r3, #0]
 800856c:	b122      	cbz	r2, 8008578 <pvPortMalloc+0x4c>
				{
					pxPreviousBlock = pxBlock;
 800856e:	4618      	mov	r0, r3
					pxBlock = pxBlock->pxNextFreeBlock;
 8008570:	4613      	mov	r3, r2
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008572:	6859      	ldr	r1, [r3, #4]
 8008574:	42a1      	cmp	r1, r4
 8008576:	d3f8      	bcc.n	800856a <pvPortMalloc+0x3e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008578:	42b3      	cmp	r3, r6
 800857a:	d010      	beq.n	800859e <pvPortMalloc+0x72>
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800857c:	681a      	ldr	r2, [r3, #0]
 800857e:	6002      	str	r2, [r0, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008580:	1b08      	subs	r0, r1, r4
 8008582:	2810      	cmp	r0, #16
 8008584:	d947      	bls.n	8008616 <pvPortMalloc+0xea>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008586:	191a      	adds	r2, r3, r4
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008588:	0751      	lsls	r1, r2, #29
 800858a:	d02c      	beq.n	80085e6 <pvPortMalloc+0xba>
 800858c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008590:	f383 8811 	msr	BASEPRI, r3
 8008594:	f3bf 8f6f 	isb	sy
 8008598:	f3bf 8f4f 	dsb	sy
 800859c:	e7fe      	b.n	800859c <pvPortMalloc+0x70>
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800859e:	f7ff fd5f 	bl	8008060 <xTaskResumeAll>
void *pvReturn = NULL;
 80085a2:	2400      	movs	r4, #0
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
	return pvReturn;
}
 80085a4:	4620      	mov	r0, r4
 80085a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80085aa:	4b3a      	ldr	r3, [pc, #232]	@ (8008694 <pvPortMalloc+0x168>)
	xStart.xBlockSize = ( size_t ) 0;

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
	uxAddress -= xHeapStructSize;
 80085ac:	4e3a      	ldr	r6, [pc, #232]	@ (8008698 <pvPortMalloc+0x16c>)
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80085ae:	4838      	ldr	r0, [pc, #224]	@ (8008690 <pvPortMalloc+0x164>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80085b0:	075c      	lsls	r4, r3, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80085b2:	bf18      	it	ne
 80085b4:	3307      	addne	r3, #7
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80085b6:	f026 0607 	bic.w	r6, r6, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80085ba:	bf18      	it	ne
 80085bc:	f023 0307 	bicne.w	r3, r3, #7
	pxEnd = ( void * ) uxAddress;
 80085c0:	6016      	str	r6, [r2, #0]
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80085c2:	4a36      	ldr	r2, [pc, #216]	@ (800869c <pvPortMalloc+0x170>)
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80085c4:	6003      	str	r3, [r0, #0]
 80085c6:	4619      	mov	r1, r3
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80085c8:	1af3      	subs	r3, r6, r3
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80085ca:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80085cc:	4a34      	ldr	r2, [pc, #208]	@ (80086a0 <pvPortMalloc+0x174>)

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80085ce:	4c2f      	ldr	r4, [pc, #188]	@ (800868c <pvPortMalloc+0x160>)
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80085d0:	6013      	str	r3, [r2, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80085d2:	f04f 4700 	mov.w	r7, #2147483648	@ 0x80000000
	xStart.xBlockSize = ( size_t ) 0;
 80085d6:	2200      	movs	r2, #0
 80085d8:	6042      	str	r2, [r0, #4]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80085da:	6027      	str	r7, [r4, #0]
	pxEnd->pxNextFreeBlock = NULL;
 80085dc:	e9c6 2200 	strd	r2, r2, [r6]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80085e0:	e9c1 6300 	strd	r6, r3, [r1]
}
 80085e4:	e7ad      	b.n	8008542 <pvPortMalloc+0x16>
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80085e6:	492a      	ldr	r1, [pc, #168]	@ (8008690 <pvPortMalloc+0x164>)
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80085e8:	6050      	str	r0, [r2, #4]
						pxBlock->xBlockSize = xWantedSize;
 80085ea:	605c      	str	r4, [r3, #4]
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80085ec:	4608      	mov	r0, r1
 80085ee:	6809      	ldr	r1, [r1, #0]
 80085f0:	428a      	cmp	r2, r1
 80085f2:	d8fb      	bhi.n	80085ec <pvPortMalloc+0xc0>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80085f4:	f8d0 e004 	ldr.w	lr, [r0, #4]
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80085f8:	f8d2 8004 	ldr.w	r8, [r2, #4]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80085fc:	eb00 090e 	add.w	r9, r0, lr
 8008600:	454a      	cmp	r2, r9
 8008602:	d027      	beq.n	8008654 <pvPortMalloc+0x128>
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008604:	eb02 0e08 	add.w	lr, r2, r8
 8008608:	4571      	cmp	r1, lr
 800860a:	d02b      	beq.n	8008664 <pvPortMalloc+0x138>
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800860c:	6011      	str	r1, [r2, #0]
 800860e:	4621      	mov	r1, r4

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008610:	4282      	cmp	r2, r0
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008612:	bf18      	it	ne
 8008614:	6002      	strne	r2, [r0, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008616:	4a21      	ldr	r2, [pc, #132]	@ (800869c <pvPortMalloc+0x170>)
 8008618:	6810      	ldr	r0, [r2, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800861a:	1a6d      	subs	r5, r5, r1
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800861c:	4285      	cmp	r5, r0
					xNumberOfSuccessfulAllocations++;
 800861e:	4821      	ldr	r0, [pc, #132]	@ (80086a4 <pvPortMalloc+0x178>)
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008620:	bf38      	it	cc
 8008622:	6015      	strcc	r5, [r2, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008624:	430f      	orrs	r7, r1
					xNumberOfSuccessfulAllocations++;
 8008626:	6801      	ldr	r1, [r0, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008628:	f8cc 5000 	str.w	r5, [ip]
					pxBlock->pxNextFreeBlock = NULL;
 800862c:	2400      	movs	r4, #0
 800862e:	e9c3 4700 	strd	r4, r7, [r3]
					xNumberOfSuccessfulAllocations++;
 8008632:	3101      	adds	r1, #1
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008634:	f103 0408 	add.w	r4, r3, #8
					xNumberOfSuccessfulAllocations++;
 8008638:	6001      	str	r1, [r0, #0]
	( void ) xTaskResumeAll();
 800863a:	f7ff fd11 	bl	8008060 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800863e:	0763      	lsls	r3, r4, #29
 8008640:	d0b0      	beq.n	80085a4 <pvPortMalloc+0x78>
 8008642:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008646:	f383 8811 	msr	BASEPRI, r3
 800864a:	f3bf 8f6f 	isb	sy
 800864e:	f3bf 8f4f 	dsb	sy
 8008652:	e7fe      	b.n	8008652 <pvPortMalloc+0x126>
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008654:	eb0e 0208 	add.w	r2, lr, r8
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008658:	1884      	adds	r4, r0, r2
 800865a:	42a1      	cmp	r1, r4
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800865c:	6042      	str	r2, [r0, #4]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800865e:	d00a      	beq.n	8008676 <pvPortMalloc+0x14a>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008660:	6859      	ldr	r1, [r3, #4]
	if( pxIterator != pxBlockToInsert )
 8008662:	e7d8      	b.n	8008616 <pvPortMalloc+0xea>
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008664:	42b1      	cmp	r1, r6
 8008666:	d0d1      	beq.n	800860c <pvPortMalloc+0xe0>
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008668:	684c      	ldr	r4, [r1, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800866a:	6809      	ldr	r1, [r1, #0]
 800866c:	6011      	str	r1, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800866e:	4444      	add	r4, r8
 8008670:	6054      	str	r4, [r2, #4]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008672:	6859      	ldr	r1, [r3, #4]
 8008674:	e7cc      	b.n	8008610 <pvPortMalloc+0xe4>
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008676:	42b1      	cmp	r1, r6
 8008678:	d0f2      	beq.n	8008660 <pvPortMalloc+0x134>
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800867a:	684c      	ldr	r4, [r1, #4]
 800867c:	4414      	add	r4, r2
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800867e:	680a      	ldr	r2, [r1, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008680:	6044      	str	r4, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008682:	6002      	str	r2, [r0, #0]
 8008684:	e7ec      	b.n	8008660 <pvPortMalloc+0x134>
 8008686:	bf00      	nop
 8008688:	20000e28 	.word	0x20000e28
 800868c:	20000e18 	.word	0x20000e18
 8008690:	20000e2c 	.word	0x20000e2c
 8008694:	20000e34 	.word	0x20000e34
 8008698:	20004a2c 	.word	0x20004a2c
 800869c:	20000e20 	.word	0x20000e20
 80086a0:	20000e24 	.word	0x20000e24
 80086a4:	20000e1c 	.word	0x20000e1c

080086a8 <memset>:
 80086a8:	4402      	add	r2, r0
 80086aa:	4603      	mov	r3, r0
 80086ac:	4293      	cmp	r3, r2
 80086ae:	d100      	bne.n	80086b2 <memset+0xa>
 80086b0:	4770      	bx	lr
 80086b2:	f803 1b01 	strb.w	r1, [r3], #1
 80086b6:	e7f9      	b.n	80086ac <memset+0x4>

080086b8 <__errno>:
 80086b8:	4b01      	ldr	r3, [pc, #4]	@ (80086c0 <__errno+0x8>)
 80086ba:	6818      	ldr	r0, [r3, #0]
 80086bc:	4770      	bx	lr
 80086be:	bf00      	nop
 80086c0:	20000014 	.word	0x20000014

080086c4 <__libc_init_array>:
 80086c4:	b570      	push	{r4, r5, r6, lr}
 80086c6:	4d0d      	ldr	r5, [pc, #52]	@ (80086fc <__libc_init_array+0x38>)
 80086c8:	4c0d      	ldr	r4, [pc, #52]	@ (8008700 <__libc_init_array+0x3c>)
 80086ca:	1b64      	subs	r4, r4, r5
 80086cc:	10a4      	asrs	r4, r4, #2
 80086ce:	2600      	movs	r6, #0
 80086d0:	42a6      	cmp	r6, r4
 80086d2:	d109      	bne.n	80086e8 <__libc_init_array+0x24>
 80086d4:	4d0b      	ldr	r5, [pc, #44]	@ (8008704 <__libc_init_array+0x40>)
 80086d6:	4c0c      	ldr	r4, [pc, #48]	@ (8008708 <__libc_init_array+0x44>)
 80086d8:	f000 f928 	bl	800892c <_init>
 80086dc:	1b64      	subs	r4, r4, r5
 80086de:	10a4      	asrs	r4, r4, #2
 80086e0:	2600      	movs	r6, #0
 80086e2:	42a6      	cmp	r6, r4
 80086e4:	d105      	bne.n	80086f2 <__libc_init_array+0x2e>
 80086e6:	bd70      	pop	{r4, r5, r6, pc}
 80086e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80086ec:	4798      	blx	r3
 80086ee:	3601      	adds	r6, #1
 80086f0:	e7ee      	b.n	80086d0 <__libc_init_array+0xc>
 80086f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80086f6:	4798      	blx	r3
 80086f8:	3601      	adds	r6, #1
 80086fa:	e7f2      	b.n	80086e2 <__libc_init_array+0x1e>
 80086fc:	08009018 	.word	0x08009018
 8008700:	08009018 	.word	0x08009018
 8008704:	08009018 	.word	0x08009018
 8008708:	0800901c 	.word	0x0800901c

0800870c <memcpy>:
 800870c:	440a      	add	r2, r1
 800870e:	4291      	cmp	r1, r2
 8008710:	f100 33ff 	add.w	r3, r0, #4294967295
 8008714:	d100      	bne.n	8008718 <memcpy+0xc>
 8008716:	4770      	bx	lr
 8008718:	b510      	push	{r4, lr}
 800871a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800871e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008722:	4291      	cmp	r1, r2
 8008724:	d1f9      	bne.n	800871a <memcpy+0xe>
 8008726:	bd10      	pop	{r4, pc}

08008728 <sqrt>:
 8008728:	b538      	push	{r3, r4, r5, lr}
 800872a:	ed2d 8b02 	vpush	{d8}
 800872e:	ec55 4b10 	vmov	r4, r5, d0
 8008732:	f000 f825 	bl	8008780 <__ieee754_sqrt>
 8008736:	4622      	mov	r2, r4
 8008738:	462b      	mov	r3, r5
 800873a:	4620      	mov	r0, r4
 800873c:	4629      	mov	r1, r5
 800873e:	eeb0 8a40 	vmov.f32	s16, s0
 8008742:	eef0 8a60 	vmov.f32	s17, s1
 8008746:	f7f8 f999 	bl	8000a7c <__aeabi_dcmpun>
 800874a:	b990      	cbnz	r0, 8008772 <sqrt+0x4a>
 800874c:	2200      	movs	r2, #0
 800874e:	2300      	movs	r3, #0
 8008750:	4620      	mov	r0, r4
 8008752:	4629      	mov	r1, r5
 8008754:	f7f8 f96a 	bl	8000a2c <__aeabi_dcmplt>
 8008758:	b158      	cbz	r0, 8008772 <sqrt+0x4a>
 800875a:	f7ff ffad 	bl	80086b8 <__errno>
 800875e:	2321      	movs	r3, #33	@ 0x21
 8008760:	6003      	str	r3, [r0, #0]
 8008762:	2200      	movs	r2, #0
 8008764:	2300      	movs	r3, #0
 8008766:	4610      	mov	r0, r2
 8008768:	4619      	mov	r1, r3
 800876a:	f7f8 f817 	bl	800079c <__aeabi_ddiv>
 800876e:	ec41 0b18 	vmov	d8, r0, r1
 8008772:	eeb0 0a48 	vmov.f32	s0, s16
 8008776:	eef0 0a68 	vmov.f32	s1, s17
 800877a:	ecbd 8b02 	vpop	{d8}
 800877e:	bd38      	pop	{r3, r4, r5, pc}

08008780 <__ieee754_sqrt>:
 8008780:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008784:	4a66      	ldr	r2, [pc, #408]	@ (8008920 <__ieee754_sqrt+0x1a0>)
 8008786:	ec55 4b10 	vmov	r4, r5, d0
 800878a:	43aa      	bics	r2, r5
 800878c:	462b      	mov	r3, r5
 800878e:	4621      	mov	r1, r4
 8008790:	d110      	bne.n	80087b4 <__ieee754_sqrt+0x34>
 8008792:	4622      	mov	r2, r4
 8008794:	4620      	mov	r0, r4
 8008796:	4629      	mov	r1, r5
 8008798:	f7f7 fed6 	bl	8000548 <__aeabi_dmul>
 800879c:	4602      	mov	r2, r0
 800879e:	460b      	mov	r3, r1
 80087a0:	4620      	mov	r0, r4
 80087a2:	4629      	mov	r1, r5
 80087a4:	f7f7 fd1a 	bl	80001dc <__adddf3>
 80087a8:	4604      	mov	r4, r0
 80087aa:	460d      	mov	r5, r1
 80087ac:	ec45 4b10 	vmov	d0, r4, r5
 80087b0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087b4:	2d00      	cmp	r5, #0
 80087b6:	dc0e      	bgt.n	80087d6 <__ieee754_sqrt+0x56>
 80087b8:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 80087bc:	4322      	orrs	r2, r4
 80087be:	d0f5      	beq.n	80087ac <__ieee754_sqrt+0x2c>
 80087c0:	b19d      	cbz	r5, 80087ea <__ieee754_sqrt+0x6a>
 80087c2:	4622      	mov	r2, r4
 80087c4:	4620      	mov	r0, r4
 80087c6:	4629      	mov	r1, r5
 80087c8:	f7f7 fd06 	bl	80001d8 <__aeabi_dsub>
 80087cc:	4602      	mov	r2, r0
 80087ce:	460b      	mov	r3, r1
 80087d0:	f7f7 ffe4 	bl	800079c <__aeabi_ddiv>
 80087d4:	e7e8      	b.n	80087a8 <__ieee754_sqrt+0x28>
 80087d6:	152a      	asrs	r2, r5, #20
 80087d8:	d115      	bne.n	8008806 <__ieee754_sqrt+0x86>
 80087da:	2000      	movs	r0, #0
 80087dc:	e009      	b.n	80087f2 <__ieee754_sqrt+0x72>
 80087de:	0acb      	lsrs	r3, r1, #11
 80087e0:	3a15      	subs	r2, #21
 80087e2:	0549      	lsls	r1, r1, #21
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d0fa      	beq.n	80087de <__ieee754_sqrt+0x5e>
 80087e8:	e7f7      	b.n	80087da <__ieee754_sqrt+0x5a>
 80087ea:	462a      	mov	r2, r5
 80087ec:	e7fa      	b.n	80087e4 <__ieee754_sqrt+0x64>
 80087ee:	005b      	lsls	r3, r3, #1
 80087f0:	3001      	adds	r0, #1
 80087f2:	02dc      	lsls	r4, r3, #11
 80087f4:	d5fb      	bpl.n	80087ee <__ieee754_sqrt+0x6e>
 80087f6:	1e44      	subs	r4, r0, #1
 80087f8:	1b12      	subs	r2, r2, r4
 80087fa:	f1c0 0420 	rsb	r4, r0, #32
 80087fe:	fa21 f404 	lsr.w	r4, r1, r4
 8008802:	4323      	orrs	r3, r4
 8008804:	4081      	lsls	r1, r0
 8008806:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800880a:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800880e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008812:	07d2      	lsls	r2, r2, #31
 8008814:	bf5c      	itt	pl
 8008816:	005b      	lslpl	r3, r3, #1
 8008818:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800881c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008820:	bf58      	it	pl
 8008822:	0049      	lslpl	r1, r1, #1
 8008824:	2600      	movs	r6, #0
 8008826:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800882a:	107f      	asrs	r7, r7, #1
 800882c:	0049      	lsls	r1, r1, #1
 800882e:	2016      	movs	r0, #22
 8008830:	4632      	mov	r2, r6
 8008832:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8008836:	1915      	adds	r5, r2, r4
 8008838:	429d      	cmp	r5, r3
 800883a:	bfde      	ittt	le
 800883c:	192a      	addle	r2, r5, r4
 800883e:	1b5b      	suble	r3, r3, r5
 8008840:	1936      	addle	r6, r6, r4
 8008842:	0fcd      	lsrs	r5, r1, #31
 8008844:	3801      	subs	r0, #1
 8008846:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800884a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800884e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8008852:	d1f0      	bne.n	8008836 <__ieee754_sqrt+0xb6>
 8008854:	4605      	mov	r5, r0
 8008856:	2420      	movs	r4, #32
 8008858:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800885c:	4293      	cmp	r3, r2
 800885e:	eb0c 0e00 	add.w	lr, ip, r0
 8008862:	dc02      	bgt.n	800886a <__ieee754_sqrt+0xea>
 8008864:	d113      	bne.n	800888e <__ieee754_sqrt+0x10e>
 8008866:	458e      	cmp	lr, r1
 8008868:	d811      	bhi.n	800888e <__ieee754_sqrt+0x10e>
 800886a:	f1be 0f00 	cmp.w	lr, #0
 800886e:	eb0e 000c 	add.w	r0, lr, ip
 8008872:	da3f      	bge.n	80088f4 <__ieee754_sqrt+0x174>
 8008874:	2800      	cmp	r0, #0
 8008876:	db3d      	blt.n	80088f4 <__ieee754_sqrt+0x174>
 8008878:	f102 0801 	add.w	r8, r2, #1
 800887c:	1a9b      	subs	r3, r3, r2
 800887e:	458e      	cmp	lr, r1
 8008880:	bf88      	it	hi
 8008882:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8008886:	eba1 010e 	sub.w	r1, r1, lr
 800888a:	4465      	add	r5, ip
 800888c:	4642      	mov	r2, r8
 800888e:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8008892:	3c01      	subs	r4, #1
 8008894:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8008898:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800889c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 80088a0:	d1dc      	bne.n	800885c <__ieee754_sqrt+0xdc>
 80088a2:	4319      	orrs	r1, r3
 80088a4:	d01b      	beq.n	80088de <__ieee754_sqrt+0x15e>
 80088a6:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 8008924 <__ieee754_sqrt+0x1a4>
 80088aa:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 8008928 <__ieee754_sqrt+0x1a8>
 80088ae:	e9da 0100 	ldrd	r0, r1, [sl]
 80088b2:	e9db 2300 	ldrd	r2, r3, [fp]
 80088b6:	f7f7 fc8f 	bl	80001d8 <__aeabi_dsub>
 80088ba:	e9da 8900 	ldrd	r8, r9, [sl]
 80088be:	4602      	mov	r2, r0
 80088c0:	460b      	mov	r3, r1
 80088c2:	4640      	mov	r0, r8
 80088c4:	4649      	mov	r1, r9
 80088c6:	f7f8 f8bb 	bl	8000a40 <__aeabi_dcmple>
 80088ca:	b140      	cbz	r0, 80088de <__ieee754_sqrt+0x15e>
 80088cc:	f1b5 3fff 	cmp.w	r5, #4294967295
 80088d0:	e9da 0100 	ldrd	r0, r1, [sl]
 80088d4:	e9db 2300 	ldrd	r2, r3, [fp]
 80088d8:	d10e      	bne.n	80088f8 <__ieee754_sqrt+0x178>
 80088da:	3601      	adds	r6, #1
 80088dc:	4625      	mov	r5, r4
 80088de:	1073      	asrs	r3, r6, #1
 80088e0:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 80088e4:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 80088e8:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 80088ec:	086b      	lsrs	r3, r5, #1
 80088ee:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 80088f2:	e759      	b.n	80087a8 <__ieee754_sqrt+0x28>
 80088f4:	4690      	mov	r8, r2
 80088f6:	e7c1      	b.n	800887c <__ieee754_sqrt+0xfc>
 80088f8:	f7f7 fc70 	bl	80001dc <__adddf3>
 80088fc:	e9da 8900 	ldrd	r8, r9, [sl]
 8008900:	4602      	mov	r2, r0
 8008902:	460b      	mov	r3, r1
 8008904:	4640      	mov	r0, r8
 8008906:	4649      	mov	r1, r9
 8008908:	f7f8 f890 	bl	8000a2c <__aeabi_dcmplt>
 800890c:	b120      	cbz	r0, 8008918 <__ieee754_sqrt+0x198>
 800890e:	1cab      	adds	r3, r5, #2
 8008910:	bf08      	it	eq
 8008912:	3601      	addeq	r6, #1
 8008914:	3502      	adds	r5, #2
 8008916:	e7e2      	b.n	80088de <__ieee754_sqrt+0x15e>
 8008918:	1c6b      	adds	r3, r5, #1
 800891a:	f023 0501 	bic.w	r5, r3, #1
 800891e:	e7de      	b.n	80088de <__ieee754_sqrt+0x15e>
 8008920:	7ff00000 	.word	0x7ff00000
 8008924:	08009008 	.word	0x08009008
 8008928:	08009000 	.word	0x08009000

0800892c <_init>:
 800892c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800892e:	bf00      	nop
 8008930:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008932:	bc08      	pop	{r3}
 8008934:	469e      	mov	lr, r3
 8008936:	4770      	bx	lr

08008938 <_fini>:
 8008938:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800893a:	bf00      	nop
 800893c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800893e:	bc08      	pop	{r3}
 8008940:	469e      	mov	lr, r3
 8008942:	4770      	bx	lr
