<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN"
  "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
<head>
<meta name="generator" content="jemdoc, see http://jemdoc.jaboc.net/" />
<meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
<link rel="stylesheet" href="jemdoc.css" type="text/css" />
<link rel="stylesheet" href="bootstrap/css/bootstrap.css" type="text/css" />
<title></title>
</head>
<body>
<div id="layout-content">
    <div class="navbar navbar-inverse" role="navigation">
      <div class="container">
          <ul class="nav navbar-nav">
            <li class="active"><a href="http://adwaitjog.github.io/index.html">Home</a></li>
            <li class="active"><a href="http://adwaitjog.github.io/pubs.html">Publications</a></li>
            <li class="active"><a href="http://adwaitjog.github.io/talks.html">Talks</a></li>
            <li class="active"><a href="http://adwaitjog.github.io/software.html">Software</a></li>
            <li class="active"><a href="http://adwaitjog.github.io/teaching.html">Teaching</a></li>
            <li class="active"><a href="http://adwaitjog.github.io/service.html">Service</a></li>
            <li class="active"><a href="http://adwaitjog.github.io/misc.html">Misc.</a></li>
            <li class="active"><a href="http://insight-archlab.github.io/index.html">Research Group</a></li>
          </ul>
      </div>
    </div>
<h2>Publications (in Reverse Chronological Order) </h2>
<h3><a href="http://scholar.google.com/citations?hl=en&amp;user=9RgqL8gAAAAJ">(Google Scholar)</a> <a href="http://www.informatik.uni-trier.de/~ley/db/indices/a-tree/j/Jog:Adwait.html">(DBLP)</a> <a href="docs/bib/adwait-pubs-bib.txt">(BibTeX)</a></h3>
<p><tt>Students are/were advised by me</tt></p>
<h3>2018</h3>
<p><b><span style="color: forestgreen">(ASPLOS 2018)</span></b>
[<a href="coming.html">PDF</a>]
[<a href="coming.html">Talk (PPTX)</a>] <br />
In the Proceedings of 23rd ACM International Conference on Architectural Support for Programming Languages
and Operating Systems (ASPLOS), Williamsburg, VA, March, 2018 <br />
(Acceptance rate: 56/319 ≈ 17%) <br /></p>
<h3></h3>
<p><b><span style="color: forestgreen">(HPCA 2018)</span></b>
[<a href="coming.html">PDF</a>]
[<a href="coming.html">Talk (PPTX)</a>] <br />
<tt>Haonan Wang</tt>, <tt>Fan Luo</tt>, <tt>Mohamed Ibrahim</tt>, Onur Kayiran, <b>Adwait Jog</b> <br />
<a href="coming.html"><i>Efficient and Fair Multi-programming in GPUs via Pattern-based Effective Bandwidth Management</i></a>, <br />
In the Proceedings of 24th IEEE Symposium on High Performance Computer Architecture (HPCA), Vienna, Austria, Feb 2018  <br />
(Acceptance rate: 54/260 ≈ 20%) <br /></p>
<h3></h3>
<p><b><span style="color: forestgreen">(HPCA 2018)</span></b>
[<a href="coming.html">PDF</a>]
[<a href="coming.html">Talk (PPTX)</a>] <br />
<tt>Gurunath Kadam</tt>, Danfeng Zhang, <b>Adwait Jog</b> <br />
<a href="coming.html"><i>RCoal: Mitigating GPU Timing Attack via Subwarp-based Randomized Coalescing Techniques</i></a>, <br />
In the Proceedings of 24th IEEE Symposium on High Performance Computer Architecture (HPCA), Vienna, Austria, Feb 2018  <br />
(Acceptance rate: 54/260 ≈ 20%) <br /></p>
<h3>2017</h3>
<p><b><span style="color: forestgreen">(ISVLSI 2017)</span></b>
[<a href="coming.html">PDF</a>]
[<a href="coming.html">Talk (PPTX)</a>] <br />
Sparsh Mittal, Rajendra Bishnoi, Fabian Oboril, <tt>Haonan Wang</tt>, Mehdi Tahoori, <b>Adwait Jog</b>, Jeffrey Vetter <br />
<a href="coming.html"><i>Architecting SOT-RAM Based GPU Register File</i></a>, <br />
In the Proceedings of IEEE Annual Symposium on VLSI (ISVLSI), Bochum, Germany, July 2017 <br />
(Acceptance rate: 67/212 ≈ 32%) <br /></p>
<h3></h3>
<p><b><span style="color: forestgreen ">(AIM@PACT 2017)</span></b> 
Hengyu Zhao, <tt>Colin Weinshenker</tt>, <tt>Mohamed Ibrahim</tt>, <b>Adwait Jog</b>, Jishen Zhao <br />
<i>Layer-wise Performance Bottleneck Analysis of Deep Neural Networks</i>, <br />
In <a href="http://aim2017.cse.psu.edu/">The 1st International Workshop on Architectures for Intelligent Machine</a>, Portland, Oregon, September 2017 <br /></p>
<h3></h3>
<p><b><span style="color: forestgreen">(HPCA 2017)</span></b>
[<a href="docs/pdf/Controlled-DP-HPCA-2017.pdf">PDF</a>]
[<a href="coming.html">Talk (PPTX)</a>] <br />
Xulong Tang, Ashutosh Pattnaik, Huaipan Jiang, Onur Kayiran, <b>Adwait Jog</b>, Sreepathi Pai, <tt>Mohamed Ibrahim</tt>, Mahmut Kandemir, Chita Das, <br />
<a href="docs/pdf/Controlled-DP-HPCA-2017.pdf"><i>Controlled Kernel Launch for Dynamic Parallelism in GPUs</i></a>, <br />
In the Proceedings of 23rd IEEE Symposium on High Performance Computer Architecture (HPCA), Austin, TX, Feb 2017  <br />
(Acceptance rate: 50/224 ≈ 22%) <br /></p>
<h3></h3>
<p><b><span style="color: forestgreen">(VLSID 2017)</span></b>
[<a href="docs/pdf/GPU-SE-VLSID-2017.pdf">PDF</a>]
[<a href="docs/pptx/GPU-SE-VLSID-2017.pptx">Talk (PPTX)</a>] <br />
Sparsh Mittal, <tt>Haonan Wang</tt>, <b>Adwait Jog</b>, Jeffrey Vetter, <br />
<a href="docs/pdf/GPU-SE-VLSID-2017.pdf"><i>Design and Analysis of Soft-Error Resilience Mechanisms for GPU Register File</i></a>, <br />
In the Proceedings of 30th International Conference on VLSI design and 16th International Conference on Embedded Systems, 
Hyderabad, India, Jan 2017 <br />
(Acceptance rate: 71/292 ≈ 24%) <br /></p>
<h3>2016</h3>
<p><b><span style="color: forestgreen">(MICRO 2016)</span></b>
[<a href="docs/pdf/zorua-micro16.pdf">PDF</a>]
[<a href="docs/pptx/zorua-micro16.pptx">Talk (PPTX)</a>] <br />
Nandita Vijaykumar, Kevin Hsieh, Gennady Pekhimenko, Samira Khan,  Ashish Shrestha, Saugata Ghose, <b>Adwait Jog</b>, Phillip B. Gibbons, Onur Mutlu, <br />
<a href="docs/pdf/zorua-micro16.pdf"><i>Zorua: A Holistic Approach to Resource Virtualization in GPUs</i></a>, <br />
In the Proceedings of 49th International Symposium on Micro Architecture (MICRO), Taipei, Taiwan, October 2016 <br />
(Acceptance rate: 61/288 ≈ 21%) <br /></p>
<h3></h3>
<p><b><span style="color: forestgreen">(IISWC 2016)</span></b>
[<a href="docs/pdf/quantum-iiswc2016.pdf">PDF</a>]
[<a href="docs/pptx/quantum-iiswc2016.pptx">Talk (PPTX)</a>] <br />
<tt>Robert Risque</tt>, <b>Adwait Jog</b>, <br />
<a href="docs/pdf/quantum-iiswc2016.pdf"><i>Characterization of Quantum Workloads on SIMD Architectures</i></a>, <br />
In the Proceedings of International Symposium on Workload Characterization, Providence, RI, September 2016 <br />
(Acceptance rate: 21/71 ≈ 29%) <br /></p>
<h3></h3>
<p><b><span style="color: forestgreen">(PACT 2016</span></b>
[<a href="docs/pdf/PIM-PACT2016.pdf">PDF</a>]
[<a href="docs/pptx/PIM-PACT2016.pptx">Talk (PPTX)</a>] <br />
Ashutosh Pattnaik, Xulong Tang, <b>Adwait Jog</b>, Onur Kayiran, Asit K. Mishra, Mahmut T. Kandemir, Onur Mutlu, Chita R. Das, <br />
<a href="docs/pdf/PIM-PACT2016.pdf"><i>Scheduling Techniques for GPU Architectures with Processing-In-Memory Capabilities</i></a>, <br />
In the Proceedings of 25th International Conference on Parallel Architectures and Compilation Techniques (PACT), Haifa, Israel, September 2016 <br />
(Acceptance rate: 31/139 ≈ 22%) <br /></p>
<h3></h3>
<p><b><span style="color: forestgreen">(PACT 2016</span></b>
[<a href="docs/pdf/uC-States-PACT2016.pdf">PDF</a>]
[<a href="docs/pptx/uC-States-PACT2016.pptx">Talk (PPTX)</a>] <br />
Onur Kayiran, <b>Adwait Jog</b>, Ashutosh Pattnaik, Rachata Ausavarungnirun, Xulong Tang, Mahmut T. Kandemir, Gabriel H. Loh, Onur Mutlu, Chita R. Das, <br />
<a href="docs/pdf/uC-States-PACT2016.pdf"><i>μC-States: Fine-grained GPU Datapath Power Management</i></a>, <br />
In the Proceedings of 25th International Conference on Parallel Architectures and Compilation Techniques (PACT), Haifa, Israel, September 2016 <br />
(Acceptance rate: 31/139 ≈ 22%) <br /></p>
<h3></h3>
<p><b><span style="color: forestgreen">(SIGMETRICS 2016)</span></b>
[<a href="docs/pdf/Clams-Sigmetrics-2016.pdf">PDF</a>]
[<a href="docs/pptx/Clams-Sigmetrics-2016.pptx">Talk (PPTX)</a>] <br />
<b>Adwait Jog</b>, Onur Kayiran, Ashutosh Pattnaik, Mahmut T. Kandemir, Onur Mutlu, Ravishankar Iyer, Chita R. Das, <br />
<a href="docs/pdf/Clams-Sigmetrics-2016.pdf"><i>Exploiting Core Criticality for Enhanced GPU Performance</i></a>, <br />
In the Proceedings of 42nd ACM International Conference on Measurement and Modeling of Computer Systems
(SIGMETRICS), Antibes Juan-Les-Pins, France, June 2016 <br />
(Acceptance rate: 28/208 ≈ 13%) <br /> </p>
<h3></h3>
<p><b><span style="color: forestgreen">(Book Chapter)</span></b> <br />
Nandita Vijaykumar, Gennady Pekhimenko, <b>Adwait Jog</b>, Saugata Ghose, Abhishek Bhowmick, Rachata Ausavarungnirun, Chita Das, Mahmut Kandemir, Todd C. Mowry, and Onur Mutlu, <br />
<a href="http://arxiv.org/abs/1602.01348"><i>A Framework for Accelerating Bottlenecks in GPU Execution with Assist Warps</i></a>, <br />
Book Chapter in Advances in GPU Research and Practice, Elsevier, to be published in 2016. <br /></p>
<h3>2015</h3>
<p><b><span style="color: forestgreen">(MEMSYS 2015)</span></b> 
[<a href="docs/pdf/Anatomy-Memsys-2015.pdf">PDF</a>] 
[<a href="docs/pptx/Anatomy-Memsys-2015.pptx">Talk (PPTX)</a>]
[<a href="https://github.com/adwaitjog/mafia">Github</a>] <br /> 
<b>Adwait Jog</b>, Onur Kayiran, Tuba Kesten, Ashutosh Pattnaik, Evgeny Bolotin, Niladrish Chatterjee, 
Stephen W. Keckler, Mahmut T. Kandemir, Chita R. Das, <br />
<a href="docs/pdf/Anatomy-Memsys-2015.pdf"><i>Anatomy of GPU Memory System for Multi-Application Execution</i></a>, <br />
In the Proceedings of 1st International Symposium on Memory Systems (MEMSYS), Washington, DC, Oct 2015 <br /></p>
<h3></h3>
<p><b><span style="color: forestgreen">(ISCA 2015)</span></b> 
[<a href="docs/pdf/CABA-ISCA-2015.pdf">PDF</a>] 
[<a href="docs/pptx/CABA-ISCA-2015.pptx">Talk (PPTX)</a>]
[<a href="docs/pptx/CABA-ISCA-2015-trailer.pptx">Lightning</a>] <br /> 
Nandita Vijaykumar, Gennady Pekhimenko, <b>Adwait Jog</b>, Abhishek Bhowmick, Rachata Ausavarungnirun, Chita Das, 
Mahmut Kandemir, Todd Mowry, Onur Mutlu, <br />
<a href="docs/pdf/CABA-ISCA-2015.pdf"><i>A Case for Core-Assisted Bottleneck Acceleration in GPUs: Enabling Flexible Data Compression with Assist Warps</i></a>, <br />
In the Proceedings of 42nd International Symposium on Computer Architecture (ISCA), Portland, OR, June 2015 <br /> 
(Acceptance rate: 58/305 ≈ 19%) <br /></p>
<h3></h3>
<p><b><span style="color: forestgreen">(US Patent App, 2015)</span></b> <br />
Evgeny Bolotin, Zvika Guz, <b>Adwait Jog</b>, Stephen W. Keckler, Mike Parker, <br />
<a href="http://www.freepatentsonline.com/y2015/0163324.html"><i>Approach to Adaptive Allocation of 
Shared Resources in Computer Systems</i></a>, <br />
United States Patent Application US20150163324 A1 <br /></p>
<h3></h3>
<p><b><span style="color: forestgreen">(Ph.D. Thesis, 2015)</span></b> <br /> 
<a href="https://etda.libraries.psu.edu/paper/26480/"><i>Design and Analysis of Scheduling Techniques for Throughput Processors.</i></a> <br />
Committee Members: <a href="http://www.cse.psu.edu/~das">Chita Das: Advisor (Penn State)</a>, <a href="http://www.cse.psu.edu/~kandemir">Mahmut Kandemir (Penn State)</a>, <a href="http://www.cse.psu.edu/~yuanxie">Yuan Xie (Penn State/UCSB)</a>, <a href="http://www.ee.psu.edu/directory/FacultyInfo/Jenkins/JenkinsProfilePage.aspx">Ken Jenkins (Penn State)</a>, <a href="http://www.ece.cmu.edu/~omutlu">Onur Mutlu (CMU)</a>, <a href="http://www.intel.com/content/www/us/en/research/people/intel-labs-bio-ravishankor-iyer.html">Ravi Iyer (Intel)</a> <br /></p>
<h3>2014</h3>
<p><b><span style="color: forestgreen">(MICRO 2014)</span></b> 
[<a href="docs/pdf/CPUGPU-MICRO-2014.pdf">PDF</a>] 
[<a href="docs/pptx/CPUGPU-MICRO-2014.pptx">Talk (PPTX)</a>]
[<a href="docs/pdf/CPUGPU-MICRO-2014-poster.pdf">Poster</a>] 
[<a href="docs/pdf/CPUGPU-MICRO-2014-trailer.pdf">Lightning</a>] <br /> 
Onur Kayiran, Nachiappan CN, <b>Adwait Jog</b>, Rachata Ausavarungnirun, Mahmut Kandemir, Gabriel Loh, Onur Mutlu, Chita Das, <br /> 
<a href="docs/pdf/CPUGPU-MICRO-2014.pdf"><i>Managing GPU Concurrency in Heterogeneous Architectures</i></a>, <br />
In the Proceedings of 47th International Symposium on Micro Architecture (MICRO), Cambridge, UK, December 2014 <br />
(Acceptance rate: 53/273 ≈ 19%) <br /></p>
<h3></h3>
<p><b><span style="color: forestgreen">(PACT 2014)</span></b> 
[<a href="docs/pdf/TradeCM-PACT-2014.pdf">PDF</a>] <br /> 
Wei Ding, Mahmut Kandemir, Diana Guttman, <b>Adwait Jog</b>, Chita Das, Praveen Yedlapalli, <br />
<a href="docs/pdf/TradeCM-PACT-2014.pdf"><i>Trading Cache Hit Rate for Memory Performance</i></a>, <br />
In the Proceedings of 23rd International Conference on Parallel Architectures and Compilation Techniques (PACT), Edmonton, Alberta, Canada, August 2014 <br />
(Acceptance rate: 37/144 ≈ 25%) <br /></p>
<h3></h3>
<p><b><span style="color: forestgreen">(GPGPU@ASPLOS 2014)</span></b> 
[<a href="docs/pdf/app-aware-memory-GPGPU7-2014.pdf">PDF</a>]
[<a href="docs/pptx/app-aware-memory-GPGPU7-2014.pptx">Talk (PPTX)</a>]
[<a href="http://dl.acm.org/citation.cfm?doid=2576779.2576780">ACM DOI</a>] <br /> 
<b>Adwait Jog</b>, Evgeny Bolotin, Zvika Guz, Mike Parker, Stephen W. Keckler, Mahmut Kandemir, Chita Das, <br />
<a href="docs/pdf/app-aware-memory-GPGPU7-2014.pdf"><i>Application-aware Memory System for Fair and Efficient Execution of Concurrent GPGPU Applications</i></a>,<br />
In the Proceedings of 7th Workshop on General Purpose Computing using GPUs (GPGPU7), co-located with 19th International Conference on 
Architectural Support for Programming Languages and Operating Systems (ASPLOS), Salt Lake City, UT, March 2014 <br />
(Acceptance rate: 12/27 ≈ 44%) <br /></p>
<h3>2013</h3>
<p><b><span style="color: forestgreen">(PACT 2013)</span></b>
[<a href="docs/pdf/NMNL-PACT-2013.pdf">PDF</a>]
[<a href="docs/pptx/NMNL-PACT-2013-Slides.pptx">Talk (PPTX)</a>] <br />
<b><span style="color: red">Best Paper Nomination:</span></b> <i>One of the four papers nominated for the Best Paper Award.</i><br />
Onur Kayiran, <b>Adwait Jog</b>, Mahmut T. Kandemir, Chita R. Das, <br />
<a href="docs/pdf/NMNL-PACT-2013.pdf"><i>Neither More Nor Less: Optimizing Thread-level Parallelism for GPGPUs</i></a>, <br />
In the Proceedings of 22nd International Conference on Parallel Architectures and Compilation Techniques (PACT), Edinburgh, Scotland, September 2013 <br />
(Acceptance rate: 36/208 ≈ 17%) <br /></p>
<h3></h3>
<p><b><span style="color: forestgreen">(ISCA 2013)</span></b> 
[<a href="docs/pdf/OSP-ISCA-2013.pdf">PDF</a>]
[<a href="docs/pptx/OSP-ISCA-2013-Slides.pptx">Talk (PPTX)</a>] <br />
<b>Adwait Jog</b>, Onur Kayiran, Asit K. Mishra, Mahmut T. Kandemir, Onur Mutlu, Ravi Iyer, Chita R. Das, <br /> 
<a href="docs/pdf/OSP-ISCA-2013.pdf"><i>Orchestrated Scheduling and Prefetching for GPGPUs</i></a>, <br />
In the Proceedings of 40th International Symposium on Computer Architecture (ISCA), Tel Aviv, Israel, June 2013 <br /> 
(Acceptance rate: 56/288 ≈ 19%) <br /></p>
<h3></h3>
<p><b><span style="color: forestgreen">(ASPLOS 2013)</span></b> 
[<a href="docs/pdf/OWL-ASPLOS-2013.pdf">PDF</a>]  
[<a href="docs/pdf/OWL-ASPLOS-2013-Summary.pdf">2-page-summary (PDF)</a>]  
[<a href="docs/pptx/OWL-ASPLOS-2013-Slides.pptx">Talk (PPTX)</a>] <br /> 
<b>Adwait Jog</b>, Onur Kayiran, Nachiappan CN, Asit K. Mishra, Mahmut T. Kandemir, Onur Mutlu, Ravishankar Iyer, Chita R. Das,  
<a href="docs/pdf/OWL-ASPLOS-2013.pdf"><i>OWL: Cooperative Thread Array Aware Scheduling Techniques for Improving GPGPU performance</i></a>, 
In the Proceedings of 18th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), Houston, TX, March 2013 <br /> 
(Acceptance rate: 44/191 ≈ 23%) </p>
<h3>2012</h3>
<p><b><span style="color: forestgreen">(DAC 2012)</span></b> 
[<a href="docs/pdf/Revive-DAC-2012.pdf">PDF</a>]
[<a href="docs/pptx/Revive-DAC-2012-Slides.pptx">Talk (PPTX)</a>]
[<a href="docs/pdf/Revive-DAC-Poster-2012.pdf">Poster</a>] <br />
<b>Adwait Jog</b>, Asit K. Mishra, Cong Xu, Yuan Xie, N. Vijaykrishnan, Ravishankar Iyer, Chita R. Das, <br />
<a href="docs/pdf/Revive-DAC-2012.pdf"><i>Cache Revive: Architecting Volatile STT-RAM Caches for Enhanced Performance in CMPs</i></a>, <br /> 
In the Proceedings of 49th Design Automation Conference (DAC), San Francisco, CA, June 2012 <br />
(Acceptance rate: 168/741 ≈ 22%) </p>
<h3></h3>
<p><b><span style="color: forestgreen">(Tech Report 2012)</span></b> <br /> 
Onur Kayiran, <b>Adwait Jog</b>, Mahmut T. Kandemir, Chita R. Das, <br />
<a href="http://www.cse.psu.edu/research/publications/tech-reports/2012/CSE_Tech_Report-12_006.pdf"><i>Neither More Nor Less: Optimizing Thread-level Parallelism for GPGPUs</i></a>, <br /> 
TR-CSE-2012-006, CSE-Penn State Tech Report, Sept 2012 <br /></p>
<h3>2011</h3>
<p><b><span style="color: forestgreen">(Tech Report 2011)</span></b> <br />
<b>Adwait Jog</b>, Asit K. Mishra, Cong Xu, Yuan Xie, N. Vijaykrishnan, Ravishankar Iyer, Chita R. Das, <br />
<a href="http://www.cse.psu.edu/research/publications/tech-reports/2011/CSE-11-010.pdf"><i>Cache Revive: Architecting Volatile STT-RAM Caches for Enhanced Performance in CMPs</i></a>, <br /> 
TR-CSE-2011-010, CSE-Penn State Tech Report, June 2011 <br /></p>
<div id="footer">
<div id="footer-text">
Page generated 2017-11-15 17:41:35 EST, by <a href="http://jemdoc.jaboc.net/">jemdoc</a>.
</div>
</div>
</div>
</body>
</html>
