Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon May 12 16:20:40 2025
| Host         : LAPTOP-AGQD4J52 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file spi_master_control_sets_placed.rpt
| Design       : spi_master
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |              52 |           14 |
| Yes          | No                    | No                     |              17 |            4 |
| Yes          | No                    | Yes                    |              11 |            3 |
| Yes          | Yes                   | No                     |               4 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------+----------------------------+------------------+----------------+
|  Clock Signal  |         Enable Signal        |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------+------------------------------+----------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                              | bit_cnt[5]_i_3_n_0         |                1 |              1 |
|  clk_IBUF_BUFG | mosi_i_1_n_0                 |                            |                1 |              1 |
|  clk_IBUF_BUFG | led_44_out                   | vitri[3]_i_1_n_0           |                2 |              4 |
|  clk_IBUF_BUFG | stt[1]_i_1_n_0               | bit_cnt[5]_i_3_n_0         |                1 |              4 |
|  clk_IBUF_BUFG | p_0_in                       | bit_cnt[5]_i_3_n_0         |                2 |              7 |
|  clk_IBUF_BUFG | data_in_reg_0_15_0_0_i_2_n_0 |                            |                1 |              8 |
|  clk_IBUF_BUFG | shift_reg[15]_i_1_n_0        |                            |                3 |             16 |
|  clk_IBUF_BUFG |                              |                            |                5 |             26 |
|  clk_IBUF_BUFG |                              | counter_switch[25]_i_1_n_0 |                7 |             26 |
|  clk_IBUF_BUFG |                              | counter_up[25]_i_1_n_0     |                7 |             26 |
+----------------+------------------------------+----------------------------+------------------+----------------+


