INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/widerw/OneDrive - Wentworth Institute of Technology/College/2_Junior/Semester 2/Comp Arch and Adv Dig Circ/vivado/assignment_1/alu32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu32
INFO: [VRFC 10-311] analyzing module alu_cell
INFO: [VRFC 10-311] analyzing module overflow
INFO: [VRFC 10-311] analyzing module lac
INFO: [VRFC 10-311] analyzing module lac2
INFO: [VRFC 10-311] analyzing module lac3
INFO: [VRFC 10-311] analyzing module lac4
INFO: [VRFC 10-311] analyzing module lac5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/widerw/OneDrive - Wentworth Institute of Technology/College/2_Junior/Semester 2/Comp Arch and Adv Dig Circ/vivado/assignment_1/alu32_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu32_testbench
INFO: [VRFC 10-2458] undeclared symbol Cout, assumed default net type wire [C:/Users/widerw/OneDrive - Wentworth Institute of Technology/College/2_Junior/Semester 2/Comp Arch and Adv Dig Circ/vivado/assignment_1/alu32_testbench.v:13]
INFO: [VRFC 10-2458] undeclared symbol V, assumed default net type wire [C:/Users/widerw/OneDrive - Wentworth Institute of Technology/College/2_Junior/Semester 2/Comp Arch and Adv Dig Circ/vivado/assignment_1/alu32_testbench.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/widerw/OneDrive - Wentworth Institute of Technology/College/2_Junior/Semester 2/Comp Arch and Adv Dig Circ/vivado/assignment_1/assignment_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
