# system info system_tb on 2025.07.15.15:09:04
system_info:
name,value
DEVICE,5CSXFC6D6F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1752566914
#
#
# Files generated for system_tb on 2025.07.15.15:09:04
files:
filepath,kind,attributes,module,is_top
system/testbench/system_tb/simulation/system_tb.v,VERILOG,,system_tb,true
system/testbench/system_tb/simulation/submodules/system.v,VERILOG,,system,false
system/testbench/system_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
system/testbench/system_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
system/testbench/system_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_reset_source,false
system/testbench/system_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
system/testbench/system_tb/simulation/submodules/RiSiEdgeDetector.sv,SYSTEM_VERILOG,,active_ascon,false
system/testbench/system_tb/simulation/submodules/config.sv,SYSTEM_VERILOG,,active_ascon,false
system/testbench/system_tb/simulation/submodules/ascon_core.sv,SYSTEM_VERILOG,,active_ascon,false
system/testbench/system_tb/simulation/submodules/compare.sv,SYSTEM_VERILOG,,active_ascon,false
system/testbench/system_tb/simulation/submodules/counter.sv,SYSTEM_VERILOG,,active_ascon,false
system/testbench/system_tb/simulation/submodules/flag.sv,SYSTEM_VERILOG,,active_ascon,false
system/testbench/system_tb/simulation/submodules/fsm_control.sv,SYSTEM_VERILOG,,active_ascon,false
system/testbench/system_tb/simulation/submodules/function.sv,SYSTEM_VERILOG,,active_ascon,false
system/testbench/system_tb/simulation/submodules/get_ad_text.sv,SYSTEM_VERILOG,,active_ascon,false
system/testbench/system_tb/simulation/submodules/get_config.sv,SYSTEM_VERILOG,,active_ascon,false
system/testbench/system_tb/simulation/submodules/get_data.sv,SYSTEM_VERILOG,,active_ascon,false
system/testbench/system_tb/simulation/submodules/get_key_nonce.sv,SYSTEM_VERILOG,,active_ascon,false
system/testbench/system_tb/simulation/submodules/get_tag.sv,SYSTEM_VERILOG,,active_ascon,false
system/testbench/system_tb/simulation/submodules/handle_data.sv,SYSTEM_VERILOG,,active_ascon,false
system/testbench/system_tb/simulation/submodules/permutation.sv,SYSTEM_VERILOG,,active_ascon,false
system/testbench/system_tb/simulation/submodules/sc_fifo.sv,SYSTEM_VERILOG,,active_ascon,false
system/testbench/system_tb/simulation/submodules/store_data.sv,SYSTEM_VERILOG,,active_ascon,false
system/testbench/system_tb/simulation/submodules/update_state.sv,SYSTEM_VERILOG,,active_ascon,false
system/testbench/system_tb/simulation/submodules/pll_clk_0002.v,VERILOG,,active_ascon,false
system/testbench/system_tb/simulation/submodules/DMA_Core.sv,SYSTEM_VERILOG,,active_ascon,false
system/testbench/system_tb/simulation/submodules/bdi_fifo.v,VERILOG,,active_ascon,false
system/testbench/system_tb/simulation/submodules/ckn_ad_fifo.v,VERILOG,,active_ascon,false
system/testbench/system_tb/simulation/submodules/clk_divider.sv,SYSTEM_VERILOG,,active_ascon,false
system/testbench/system_tb/simulation/submodules/control_register_file.sv,SYSTEM_VERILOG,,active_ascon,false
system/testbench/system_tb/simulation/submodules/control_unit.sv,SYSTEM_VERILOG,,active_ascon,false
system/testbench/system_tb/simulation/submodules/dma_to_sub.sv,SYSTEM_VERILOG,,active_ascon,false
system/testbench/system_tb/simulation/submodules/dynamic_config.sv,SYSTEM_VERILOG,,active_ascon,false
system/testbench/system_tb/simulation/submodules/format_data.sv,SYSTEM_VERILOG,,active_ascon,false
system/testbench/system_tb/simulation/submodules/host_register.sv,SYSTEM_VERILOG,,active_ascon,false
system/testbench/system_tb/simulation/submodules/key_fifo.v,VERILOG,,active_ascon,false
system/testbench/system_tb/simulation/submodules/pll_clk.v,VERILOG,,active_ascon,false
system/testbench/system_tb/simulation/submodules/pulse_synchronizer.sv,SYSTEM_VERILOG,,active_ascon,false
system/testbench/system_tb/simulation/submodules/rd_request.sv,SYSTEM_VERILOG,,active_ascon,false
system/testbench/system_tb/simulation/submodules/res_req_fifo.v,VERILOG,,active_ascon,false
system/testbench/system_tb/simulation/submodules/rstn_synchronizer.sv,SYSTEM_VERILOG,,active_ascon,false
system/testbench/system_tb/simulation/submodules/store_ckn_ad.sv,SYSTEM_VERILOG,,active_ascon,false
system/testbench/system_tb/simulation/submodules/sub_to_dma.sv,SYSTEM_VERILOG,,active_ascon,false
system/testbench/system_tb/simulation/submodules/tag_fifo.v,VERILOG,,active_ascon,false
system/testbench/system_tb/simulation/submodules/text_fifo.v,VERILOG,,active_ascon,false
system/testbench/system_tb/simulation/submodules/wr_handle.sv,SYSTEM_VERILOG,,active_ascon,false
system/testbench/system_tb/simulation/submodules/wr_info_fifo.v,VERILOG,,active_ascon,false
system/testbench/system_tb/simulation/submodules/wr_request.sv,SYSTEM_VERILOG,,active_ascon,false
system/testbench/system_tb/simulation/submodules/ascon_top.sv,SYSTEM_VERILOG,,active_ascon,false
system/testbench/system_tb/simulation/submodules/ascon_top3.sv,SYSTEM_VERILOG,,active_ascon,false
system/testbench/system_tb/simulation/submodules/ascon_top4.sv,SYSTEM_VERILOG,,active_ascon,false
system/testbench/system_tb/simulation/submodules/instance_fifo.v,VERILOG,,active_ascon,false
system/testbench/system_tb/simulation/submodules/active_ascon.sv,SYSTEM_VERILOG,,active_ascon,false
system/testbench/system_tb/simulation/submodules/system_jtag_uart_0.v,VERILOG,,system_jtag_uart_0,false
system/testbench/system_tb/simulation/submodules/system_nios2_gen2_0.v,VERILOG,,system_nios2_gen2_0,false
system/testbench/system_tb/simulation/submodules/system_onchip_memory2_0.hex,HEX,,system_onchip_memory2_0,false
system/testbench/system_tb/simulation/submodules/system_onchip_memory2_0.v,VERILOG,,system_onchip_memory2_0,false
system/testbench/system_tb/simulation/submodules/system_onchip_memory2_1.hex,HEX,,system_onchip_memory2_1,false
system/testbench/system_tb/simulation/submodules/system_onchip_memory2_1.v,VERILOG,,system_onchip_memory2_1,false
system/testbench/system_tb/simulation/submodules/system_onchip_memory2_2.hex,HEX,,system_onchip_memory2_2,false
system/testbench/system_tb/simulation/submodules/system_onchip_memory2_2.v,VERILOG,,system_onchip_memory2_2,false
system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0.v,VERILOG,,system_mm_interconnect_0,false
system/testbench/system_tb/simulation/submodules/system_irq_mapper.sv,SYSTEM_VERILOG,,system_irq_mapper,false
system/testbench/system_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
system/testbench/system_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
system/testbench/system_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
system/testbench/system_tb/simulation/submodules/system_nios2_gen2_0_cpu.sdc,SDC,,system_nios2_gen2_0_cpu,false
system/testbench/system_tb/simulation/submodules/system_nios2_gen2_0_cpu.v,VERILOG,,system_nios2_gen2_0_cpu,false
system/testbench/system_tb/simulation/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v,VERILOG,,system_nios2_gen2_0_cpu,false
system/testbench/system_tb/simulation/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v,VERILOG,,system_nios2_gen2_0_cpu,false
system/testbench/system_tb/simulation/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v,VERILOG,,system_nios2_gen2_0_cpu,false
system/testbench/system_tb/simulation/submodules/system_nios2_gen2_0_cpu_nios2_waves.do,OTHER,,system_nios2_gen2_0_cpu,false
system/testbench/system_tb/simulation/submodules/system_nios2_gen2_0_cpu_ociram_default_contents.dat,DAT,,system_nios2_gen2_0_cpu,false
system/testbench/system_tb/simulation/submodules/system_nios2_gen2_0_cpu_ociram_default_contents.hex,HEX,,system_nios2_gen2_0_cpu,false
system/testbench/system_tb/simulation/submodules/system_nios2_gen2_0_cpu_ociram_default_contents.mif,MIF,,system_nios2_gen2_0_cpu,false
system/testbench/system_tb/simulation/submodules/system_nios2_gen2_0_cpu_rf_ram_a.dat,DAT,,system_nios2_gen2_0_cpu,false
system/testbench/system_tb/simulation/submodules/system_nios2_gen2_0_cpu_rf_ram_a.hex,HEX,,system_nios2_gen2_0_cpu,false
system/testbench/system_tb/simulation/submodules/system_nios2_gen2_0_cpu_rf_ram_a.mif,MIF,,system_nios2_gen2_0_cpu,false
system/testbench/system_tb/simulation/submodules/system_nios2_gen2_0_cpu_rf_ram_b.dat,DAT,,system_nios2_gen2_0_cpu,false
system/testbench/system_tb/simulation/submodules/system_nios2_gen2_0_cpu_rf_ram_b.hex,HEX,,system_nios2_gen2_0_cpu,false
system/testbench/system_tb/simulation/submodules/system_nios2_gen2_0_cpu_rf_ram_b.mif,MIF,,system_nios2_gen2_0_cpu,false
system/testbench/system_tb/simulation/submodules/system_nios2_gen2_0_cpu_test_bench.v,VERILOG,,system_nios2_gen2_0_cpu,false
system/testbench/system_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
system/testbench/system_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
system/testbench/system_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
system/testbench/system_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
system/testbench/system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
system/testbench/system_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_router,false
system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_router_002,false
system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_router_003,false
system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_router_004,false
system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_router_006.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_router_006,false
system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_router_007.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_router_007,false
system/testbench/system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
system/testbench/system_tb/simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
system/testbench/system_tb/simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
system/testbench/system_tb/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_cmd_demux,false
system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_cmd_demux_001,false
system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_cmd_demux_002.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_cmd_demux_002,false
system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_cmd_demux_003.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_cmd_demux_003,false
system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_cmd_mux,false
system/testbench/system_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_cmd_mux,false
system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_cmd_mux_002.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_cmd_mux_002,false
system/testbench/system_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_cmd_mux_002,false
system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_cmd_mux_003.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_cmd_mux_003,false
system/testbench/system_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_cmd_mux_003,false
system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_rsp_demux_003.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_rsp_demux_003,false
system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_rsp_mux,false
system/testbench/system_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_rsp_mux,false
system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_rsp_mux_002.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_rsp_mux_002,false
system/testbench/system_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_rsp_mux_002,false
system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_rsp_mux_003.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_rsp_mux_003,false
system/testbench/system_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_rsp_mux_003,false
system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,system_mm_interconnect_0_avalon_st_adapter,false
system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
system_tb.system_inst,system
system_tb.system_inst.active_ascon_0,active_ascon
system_tb.system_inst.jtag_uart_0,system_jtag_uart_0
system_tb.system_inst.nios2_gen2_0,system_nios2_gen2_0
system_tb.system_inst.nios2_gen2_0.cpu,system_nios2_gen2_0_cpu
system_tb.system_inst.onchip_memory2_0,system_onchip_memory2_0
system_tb.system_inst.onchip_memory2_1,system_onchip_memory2_1
system_tb.system_inst.onchip_memory2_2,system_onchip_memory2_2
system_tb.system_inst.mm_interconnect_0,system_mm_interconnect_0
system_tb.system_inst.mm_interconnect_0.active_ascon_0_Master_Read_translator,altera_merlin_master_translator
system_tb.system_inst.mm_interconnect_0.active_ascon_0_Master_Write_translator,altera_merlin_master_translator
system_tb.system_inst.mm_interconnect_0.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
system_tb.system_inst.mm_interconnect_0.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
system_tb.system_inst.mm_interconnect_0.onchip_memory2_2_s1_translator,altera_merlin_slave_translator
system_tb.system_inst.mm_interconnect_0.onchip_memory2_1_s1_translator,altera_merlin_slave_translator
system_tb.system_inst.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
system_tb.system_inst.mm_interconnect_0.active_ascon_0_control_slave_translator,altera_merlin_slave_translator
system_tb.system_inst.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
system_tb.system_inst.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
system_tb.system_inst.mm_interconnect_0.active_ascon_0_Master_Read_agent,altera_merlin_master_agent
system_tb.system_inst.mm_interconnect_0.active_ascon_0_Master_Write_agent,altera_merlin_master_agent
system_tb.system_inst.mm_interconnect_0.nios2_gen2_0_data_master_agent,altera_merlin_master_agent
system_tb.system_inst.mm_interconnect_0.nios2_gen2_0_instruction_master_agent,altera_merlin_master_agent
system_tb.system_inst.mm_interconnect_0.onchip_memory2_2_s1_agent,altera_merlin_slave_agent
system_tb.system_inst.mm_interconnect_0.onchip_memory2_1_s1_agent,altera_merlin_slave_agent
system_tb.system_inst.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
system_tb.system_inst.mm_interconnect_0.active_ascon_0_control_slave_agent,altera_merlin_slave_agent
system_tb.system_inst.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent,altera_merlin_slave_agent
system_tb.system_inst.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
system_tb.system_inst.mm_interconnect_0.onchip_memory2_2_s1_agent_rsp_fifo,altera_avalon_sc_fifo
system_tb.system_inst.mm_interconnect_0.onchip_memory2_1_s1_agent_rsp_fifo,altera_avalon_sc_fifo
system_tb.system_inst.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
system_tb.system_inst.mm_interconnect_0.active_ascon_0_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
system_tb.system_inst.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
system_tb.system_inst.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
system_tb.system_inst.mm_interconnect_0.router,system_mm_interconnect_0_router
system_tb.system_inst.mm_interconnect_0.router_001,system_mm_interconnect_0_router
system_tb.system_inst.mm_interconnect_0.router_002,system_mm_interconnect_0_router_002
system_tb.system_inst.mm_interconnect_0.router_003,system_mm_interconnect_0_router_003
system_tb.system_inst.mm_interconnect_0.router_004,system_mm_interconnect_0_router_004
system_tb.system_inst.mm_interconnect_0.router_005,system_mm_interconnect_0_router_004
system_tb.system_inst.mm_interconnect_0.router_006,system_mm_interconnect_0_router_006
system_tb.system_inst.mm_interconnect_0.router_008,system_mm_interconnect_0_router_006
system_tb.system_inst.mm_interconnect_0.router_009,system_mm_interconnect_0_router_006
system_tb.system_inst.mm_interconnect_0.router_007,system_mm_interconnect_0_router_007
system_tb.system_inst.mm_interconnect_0.active_ascon_0_Master_Read_limiter,altera_merlin_traffic_limiter
system_tb.system_inst.mm_interconnect_0.cmd_demux,system_mm_interconnect_0_cmd_demux
system_tb.system_inst.mm_interconnect_0.cmd_demux_001,system_mm_interconnect_0_cmd_demux_001
system_tb.system_inst.mm_interconnect_0.rsp_demux_002,system_mm_interconnect_0_cmd_demux_001
system_tb.system_inst.mm_interconnect_0.rsp_demux_004,system_mm_interconnect_0_cmd_demux_001
system_tb.system_inst.mm_interconnect_0.rsp_demux_005,system_mm_interconnect_0_cmd_demux_001
system_tb.system_inst.mm_interconnect_0.cmd_demux_002,system_mm_interconnect_0_cmd_demux_002
system_tb.system_inst.mm_interconnect_0.cmd_demux_003,system_mm_interconnect_0_cmd_demux_003
system_tb.system_inst.mm_interconnect_0.rsp_demux,system_mm_interconnect_0_cmd_demux_003
system_tb.system_inst.mm_interconnect_0.rsp_demux_001,system_mm_interconnect_0_cmd_demux_003
system_tb.system_inst.mm_interconnect_0.cmd_mux,system_mm_interconnect_0_cmd_mux
system_tb.system_inst.mm_interconnect_0.cmd_mux_001,system_mm_interconnect_0_cmd_mux
system_tb.system_inst.mm_interconnect_0.cmd_mux_002,system_mm_interconnect_0_cmd_mux_002
system_tb.system_inst.mm_interconnect_0.cmd_mux_004,system_mm_interconnect_0_cmd_mux_002
system_tb.system_inst.mm_interconnect_0.cmd_mux_005,system_mm_interconnect_0_cmd_mux_002
system_tb.system_inst.mm_interconnect_0.cmd_mux_003,system_mm_interconnect_0_cmd_mux_003
system_tb.system_inst.mm_interconnect_0.rsp_demux_003,system_mm_interconnect_0_rsp_demux_003
system_tb.system_inst.mm_interconnect_0.rsp_mux,system_mm_interconnect_0_rsp_mux
system_tb.system_inst.mm_interconnect_0.rsp_mux_001,system_mm_interconnect_0_rsp_mux
system_tb.system_inst.mm_interconnect_0.rsp_mux_002,system_mm_interconnect_0_rsp_mux_002
system_tb.system_inst.mm_interconnect_0.rsp_mux_003,system_mm_interconnect_0_rsp_mux_003
system_tb.system_inst.mm_interconnect_0.avalon_st_adapter,system_mm_interconnect_0_avalon_st_adapter
system_tb.system_inst.mm_interconnect_0.avalon_st_adapter.error_adapter_0,system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
system_tb.system_inst.mm_interconnect_0.avalon_st_adapter_001,system_mm_interconnect_0_avalon_st_adapter
system_tb.system_inst.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
system_tb.system_inst.mm_interconnect_0.avalon_st_adapter_002,system_mm_interconnect_0_avalon_st_adapter
system_tb.system_inst.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
system_tb.system_inst.mm_interconnect_0.avalon_st_adapter_003,system_mm_interconnect_0_avalon_st_adapter
system_tb.system_inst.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
system_tb.system_inst.mm_interconnect_0.avalon_st_adapter_004,system_mm_interconnect_0_avalon_st_adapter
system_tb.system_inst.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
system_tb.system_inst.mm_interconnect_0.avalon_st_adapter_005,system_mm_interconnect_0_avalon_st_adapter
system_tb.system_inst.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
system_tb.system_inst.irq_mapper,system_irq_mapper
system_tb.system_inst.rst_controller,altera_reset_controller
system_tb.system_inst_clk_bfm,altera_avalon_clock_source
system_tb.system_inst_reset_bfm,altera_avalon_reset_source
