Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Wed May 19 22:39:10 2021
| Host             : FXTVWR85EI30285 running 64-bit major release  (build 9200)
| Command          : report_power -file vedio_sobel_power_routed.rpt -pb vedio_sobel_power_summary_routed.pb -rpx vedio_sobel_power_routed.rpx
| Design           : vedio_sobel
| Device           : xc7k325tffg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.708        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.520        |
| Device Static (W)        | 0.188        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 83.7         |
| Junction Temperature (C) | 26.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.050 |        7 |       --- |             --- |
| Slice Logic              |     0.010 |    28702 |       --- |             --- |
|   LUT as Logic           |     0.009 |     7954 |    203800 |            3.90 |
|   LUT as Shift Register  |    <0.001 |     2417 |     64000 |            3.78 |
|   Register               |    <0.001 |     9824 |    407600 |            2.41 |
|   CARRY4                 |    <0.001 |      804 |     50950 |            1.58 |
|   LUT as Distributed RAM |    <0.001 |      152 |     64000 |            0.24 |
|   BUFG                   |    <0.001 |        4 |        32 |           12.50 |
|   F7/F8 Muxes            |    <0.001 |      754 |    203800 |            0.37 |
|   Others                 |     0.000 |     3159 |       --- |             --- |
| Signals                  |     0.035 |    17759 |       --- |             --- |
| Block RAM                |     0.025 |    418.5 |       445 |           94.04 |
| MMCM                     |     0.131 |        1 |        10 |           10.00 |
| DSPs                     |    <0.001 |        3 |       840 |            0.36 |
| I/O                      |     0.269 |       54 |       400 |           13.50 |
| Static Power             |     0.188 |          |           |                 |
| Total                    |     0.708 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.204 |       0.122 |      0.082 |
| Vccaux    |       1.800 |     0.101 |       0.072 |      0.028 |
| Vcco33    |       3.300 |     0.081 |       0.080 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.018 |       0.002 |      0.016 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| clk_out1_clk_wiz_0                                                                         | clk_wiz_0_inst/inst/clk_out1_clk_wiz_0                               |            13.5 |
| clk_out2_clk_wiz_0                                                                         | clk_wiz_0_inst/inst/clk_out2_clk_wiz_0                               |             2.7 |
| clk_wiz_0_inst/inst/clk_in                                                                 | clk50m_IBUF_BUFG                                                     |            20.0 |
| clkfbout_clk_wiz_0                                                                         | clk_wiz_0_inst/inst/clkfbout_clk_wiz_0                               |            20.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------+-----------+
| Name                                 | Power (W) |
+--------------------------------------+-----------+
| vedio_sobel                          |     0.520 |
|   blk_mem_gen_0_inst1                |     0.020 |
|     U0                               |     0.020 |
|       inst_blk_mem_gen               |     0.020 |
|   clk_wiz_0_inst                     |     0.132 |
|     inst                             |     0.132 |
|   dbg_hub                            |     0.003 |
|     inst                             |     0.003 |
|       BSCANID.u_xsdbm_id             |     0.003 |
|   image_sobel_process_inst1          |     0.006 |
|   rgb2dvi_0_inst1                    |     0.136 |
|     U0                               |     0.136 |
|       ClockSerializer                |     0.034 |
|       DataEncoders[0].DataSerializer |     0.034 |
|       DataEncoders[1].DataSerializer |     0.034 |
|       DataEncoders[2].DataSerializer |     0.034 |
|   rgb2dvi_0_inst2                    |     0.139 |
|     U0                               |     0.139 |
|       ClockSerializer                |     0.034 |
|       DataEncoders[0].DataEncoder    |     0.001 |
|       DataEncoders[0].DataSerializer |     0.034 |
|       DataEncoders[1].DataEncoder    |     0.001 |
|       DataEncoders[1].DataSerializer |     0.034 |
|       DataEncoders[2].DataEncoder    |     0.001 |
|       DataEncoders[2].DataSerializer |     0.034 |
|   u_ila_0                            |     0.058 |
|     inst                             |     0.058 |
|       ila_core_inst                  |     0.058 |
+--------------------------------------+-----------+


