Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 87455b85f2634801af78649674237ab2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_realTime_counter_behav xil_defaultlib.tb_realTime_counter xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'd' [/home/it/Documents/DSD_Labs/lab5/lab5_task2_clock/lab5_task2_clock.srcs/sources_1/new/Clock_Divider.sv:24]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'counter_out' [/home/it/Documents/DSD_Labs/lab5/lab5_task2_clock/lab5_task2_clock.srcs/sources_1/new/Clock_Divider.sv:25]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
