<!doctype html><html lang=zh class=no-js> <head><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1"><link href=https://www.verilog.fun/verilog/verilog-windows/ rel=canonical><link href=../verilog-study-materials/ rel=prev><link href=../iverilog-gtkwave-environment-installation-usage/ rel=next><link rel=icon href=../../assets/favicon.ico><meta name=generator content="mkdocs-1.6.0, mkdocs-material-9.5.19"><title>Icarus Verilog for Windows - Verilog Fun</title><link rel=stylesheet href=../../assets/stylesheets/main.66ac8b77.min.css><link rel=preconnect href=https://fonts.gstatic.com crossorigin><link rel=stylesheet href="https://fonts.googleapis.com/css?family=Roboto:300,300i,400,400i,700,700i%7CRoboto+Mono:400,400i,700,700i&display=fallback"><style>:root{--md-text-font:"Roboto";--md-code-font:"Roboto Mono"}</style><script>__md_scope=new URL("../..",location),__md_hash=e=>[...e].reduce((e,_)=>(e<<5)-e+_.charCodeAt(0),0),__md_get=(e,_=localStorage,t=__md_scope)=>JSON.parse(_.getItem(t.pathname+"."+e)),__md_set=(e,_,t=localStorage,a=__md_scope)=>{try{t.setItem(a.pathname+"."+e,JSON.stringify(_))}catch(e){}}</script></head> <body dir=ltr> <input class=md-toggle data-md-toggle=drawer type=checkbox id=__drawer autocomplete=off> <input class=md-toggle data-md-toggle=search type=checkbox id=__search autocomplete=off> <label class=md-overlay for=__drawer></label> <div data-md-component=skip> <a href=#windows-iverilog-gtkwave class=md-skip> 跳转至 </a> </div> <div data-md-component=announce> </div> <header class="md-header md-header--shadow md-header--lifted" data-md-component=header> <nav class="md-header__inner md-grid" aria-label=页眉> <a href=../.. title="Verilog Fun" class="md-header__button md-logo" aria-label="Verilog Fun" data-md-component=logo> <svg id=图层_3 data-name="图层 3" xmlns=http://www.w3.org/2000/svg viewbox="0 0 343.53 343.53"><defs><style>.cls-1{fill:none;stroke:#fff;stroke-width:14px;}.cls-2{fill:#fff;}</style></defs><rect class=cls-1 x=64.34 y=64.34 width=214.85 height=214.85 /><line class=cls-1 x1=106.47 y1=64.34 x2=106.47 /><line class=cls-1 x1=171.77 y1=64.34 x2=171.77 /><line class=cls-1 x1=238.98 y1=64.34 x2=238.98 /><line class=cls-1 x1=105.51 y1=343.53 x2=105.51 y2=279.19 /><line class=cls-1 x1=170.81 y1=343.53 x2=170.81 y2=279.19 /><line class=cls-1 x1=238.02 y1=343.53 x2=238.02 y2=279.19 /><line class=cls-1 x1=279.19 y1=106.76 x2=343.53 y2=106.76 /><line class=cls-1 x1=279.19 y1=172.06 x2=343.53 y2=172.05 /><line class=cls-1 x1=279.19 y1=239.27 x2=343.53 y2=239.27 /><line class=cls-1 y1=106.76 x2=64.34 y2=106.76 /><line class=cls-1 y1=172.06 x2=64.34 y2=172.05 /><line class=cls-1 y1=239.27 x2=64.34 y2=239.27 /><rect class=cls-2 x=117.42 y=111.47 width=13.07 height=13.07 /><rect class=cls-2 x=164.27 y=165.52 width=13.07 height=13.07 /><rect class=cls-2 x=117.42 y=165.52 width=13.07 height=13.07 /><rect class=cls-2 x=117.42 y=219.57 width=13.07 height=13.07 /><rect class=cls-2 x=164.27 y=111.18 width=13.07 height=13.07 /><rect class=cls-2 x=164.27 y=219.28 width=13.07 height=13.07 /><rect class=cls-2 x=212.78 y=165.81 width=13.07 height=13.07 /><rect class=cls-2 x=212.78 y=111.47 width=13.07 height=13.07 /><rect class=cls-2 x=212.78 y=219.57 width=13.07 height=13.07 /></svg> </a> <label class="md-header__button md-icon" for=__drawer> <svg xmlns=http://www.w3.org/2000/svg viewbox="0 0 24 24"><path d="M3 6h18v2H3V6m0 5h18v2H3v-2m0 5h18v2H3v-2Z"/></svg> </label> <div class=md-header__title data-md-component=header-title> <div class=md-header__ellipsis> <div class=md-header__topic> <span class=md-ellipsis> Verilog Fun </span> </div> <div class=md-header__topic data-md-component=header-topic> <span class=md-ellipsis> Icarus Verilog for Windows </span> </div> </div> </div> <script>var media,input,key,value,palette=__md_get("__palette");if(palette&&palette.color){"(prefers-color-scheme)"===palette.color.media&&(media=matchMedia("(prefers-color-scheme: light)"),input=document.querySelector(media.matches?"[data-md-color-media='(prefers-color-scheme: light)']":"[data-md-color-media='(prefers-color-scheme: dark)']"),palette.color.media=input.getAttribute("data-md-color-media"),palette.color.scheme=input.getAttribute("data-md-color-scheme"),palette.color.primary=input.getAttribute("data-md-color-primary"),palette.color.accent=input.getAttribute("data-md-color-accent"));for([key,value]of Object.entries(palette.color))document.body.setAttribute("data-md-color-"+key,value)}</script> <label class="md-header__button md-icon" for=__search> <svg xmlns=http://www.w3.org/2000/svg viewbox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg> </label> <div class=md-search data-md-component=search role=dialog> <label class=md-search__overlay for=__search></label> <div class=md-search__inner role=search> <form class=md-search__form name=search> <input type=text class=md-search__input name=query aria-label=搜索 placeholder=搜索 autocapitalize=off autocorrect=off autocomplete=off spellcheck=false data-md-component=search-query required> <label class="md-search__icon md-icon" for=__search> <svg xmlns=http://www.w3.org/2000/svg viewbox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg> <svg xmlns=http://www.w3.org/2000/svg viewbox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11h12Z"/></svg> </label> <nav class=md-search__options aria-label=查找> <button type=reset class="md-search__icon md-icon" title=清空当前内容 aria-label=清空当前内容 tabindex=-1> <svg xmlns=http://www.w3.org/2000/svg viewbox="0 0 24 24"><path d="M19 6.41 17.59 5 12 10.59 6.41 5 5 6.41 10.59 12 5 17.59 6.41 19 12 13.41 17.59 19 19 17.59 13.41 12 19 6.41Z"/></svg> </button> </nav> <div class=md-search__suggest data-md-component=search-suggest></div> </form> <div class=md-search__output> <div class=md-search__scrollwrap data-md-scrollfix> <div class=md-search-result data-md-component=search-result> <div class=md-search-result__meta> 正在初始化搜索引擎 </div> <ol class=md-search-result__list role=presentation></ol> </div> </div> </div> </div> </div> </nav> <nav class=md-tabs aria-label=标签 data-md-component=tabs> <div class=md-grid> <ul class=md-tabs__list> <li class=md-tabs__item> <a href=../.. class=md-tabs__link> 主页 </a> </li> <li class=md-tabs__item> <a href=../../pocc/ class=md-tabs__link> 计算机组成原理研讨课 </a> </li> <li class=md-tabs__item> <a href=../../logisim/ class=md-tabs__link> Logisim </a> </li> <li class="md-tabs__item md-tabs__item--active"> <a href=../ class=md-tabs__link> Verilog </a> </li> <li class=md-tabs__item> <a href=../../faq/ class=md-tabs__link> FAQ </a> </li> <li class=md-tabs__item> <a href=https://oj.verilog.fun:23536 class=md-tabs__link> VOJ </a> </li> </ul> </div> </nav> </header> <div class=md-container data-md-component=container> <main class=md-main data-md-component=main> <div class="md-main__inner md-grid"> <div class="md-sidebar md-sidebar--primary" data-md-component=sidebar data-md-type=navigation> <div class=md-sidebar__scrollwrap> <div class=md-sidebar__inner> <nav class="md-nav md-nav--primary md-nav--lifted" aria-label=导航栏 data-md-level=0> <label class=md-nav__title for=__drawer> <a href=../.. title="Verilog Fun" class="md-nav__button md-logo" aria-label="Verilog Fun" data-md-component=logo> <svg id=图层_3 data-name="图层 3" xmlns=http://www.w3.org/2000/svg viewbox="0 0 343.53 343.53"><defs><style>.cls-1{fill:none;stroke:#fff;stroke-width:14px;}.cls-2{fill:#fff;}</style></defs><rect class=cls-1 x=64.34 y=64.34 width=214.85 height=214.85 /><line class=cls-1 x1=106.47 y1=64.34 x2=106.47 /><line class=cls-1 x1=171.77 y1=64.34 x2=171.77 /><line class=cls-1 x1=238.98 y1=64.34 x2=238.98 /><line class=cls-1 x1=105.51 y1=343.53 x2=105.51 y2=279.19 /><line class=cls-1 x1=170.81 y1=343.53 x2=170.81 y2=279.19 /><line class=cls-1 x1=238.02 y1=343.53 x2=238.02 y2=279.19 /><line class=cls-1 x1=279.19 y1=106.76 x2=343.53 y2=106.76 /><line class=cls-1 x1=279.19 y1=172.06 x2=343.53 y2=172.05 /><line class=cls-1 x1=279.19 y1=239.27 x2=343.53 y2=239.27 /><line class=cls-1 y1=106.76 x2=64.34 y2=106.76 /><line class=cls-1 y1=172.06 x2=64.34 y2=172.05 /><line class=cls-1 y1=239.27 x2=64.34 y2=239.27 /><rect class=cls-2 x=117.42 y=111.47 width=13.07 height=13.07 /><rect class=cls-2 x=164.27 y=165.52 width=13.07 height=13.07 /><rect class=cls-2 x=117.42 y=165.52 width=13.07 height=13.07 /><rect class=cls-2 x=117.42 y=219.57 width=13.07 height=13.07 /><rect class=cls-2 x=164.27 y=111.18 width=13.07 height=13.07 /><rect class=cls-2 x=164.27 y=219.28 width=13.07 height=13.07 /><rect class=cls-2 x=212.78 y=165.81 width=13.07 height=13.07 /><rect class=cls-2 x=212.78 y=111.47 width=13.07 height=13.07 /><rect class=cls-2 x=212.78 y=219.57 width=13.07 height=13.07 /></svg> </a> Verilog Fun </label> <ul class=md-nav__list data-md-scrollfix> <li class=md-nav__item> <a href=../.. class=md-nav__link> <span class=md-ellipsis> 主页 </span> </a> </li> <li class="md-nav__item md-nav__item--pruned md-nav__item--nested"> <a href=../../pocc/ class=md-nav__link> <span class=md-ellipsis> 计算机组成原理研讨课 </span> <span class="md-nav__icon md-icon"></span> </a> </li> <li class="md-nav__item md-nav__item--pruned md-nav__item--nested"> <a href=../../logisim/ class=md-nav__link> <span class=md-ellipsis> Logisim </span> <span class="md-nav__icon md-icon"></span> </a> </li> <li class="md-nav__item md-nav__item--active md-nav__item--section md-nav__item--nested"> <input class="md-nav__toggle md-toggle " type=checkbox id=__nav_4 checked> <label class=md-nav__link for=__nav_4 id=__nav_4_label tabindex> <span class=md-ellipsis> Verilog </span> <span class="md-nav__icon md-icon"></span> </label> <nav class=md-nav data-md-level=1 aria-labelledby=__nav_4_label aria-expanded=true> <label class=md-nav__title for=__nav_4> <span class="md-nav__icon md-icon"></span> Verilog </label> <ul class=md-nav__list data-md-scrollfix> <li class=md-nav__item> <a href=../ class=md-nav__link> <span class=md-ellipsis> Verilog </span> </a> </li> <li class=md-nav__item> <a href=../verilog-study-materials/ class=md-nav__link> <span class=md-ellipsis> Verilog 学习资料 </span> </a> </li> <li class="md-nav__item md-nav__item--active"> <input class="md-nav__toggle md-toggle" type=checkbox id=__toc> <label class="md-nav__link md-nav__link--active" for=__toc> <span class=md-ellipsis> Icarus Verilog for Windows </span> <span class="md-nav__icon md-icon"></span> </label> <a href=./ class="md-nav__link md-nav__link--active"> <span class=md-ellipsis> Icarus Verilog for Windows </span> </a> <nav class="md-nav md-nav--secondary" aria-label=目录> <label class=md-nav__title for=__toc> <span class="md-nav__icon md-icon"></span> 目录 </label> <ul class=md-nav__list data-md-component=toc data-md-scrollfix> <li class=md-nav__item> <a href=#icarus-verilog-for-windows class=md-nav__link> <span class=md-ellipsis> 下载 Icarus Verilog for Windows </span> </a> </li> <li class=md-nav__item> <a href=#icarus-verilog-for-windows_1 class=md-nav__link> <span class=md-ellipsis> 安装 Icarus Verilog for Windows </span> </a> </li> <li class=md-nav__item> <a href=#verilog class=md-nav__link> <span class=md-ellipsis> 测试 Verilog 编程环境 </span> </a> </li> </ul> </nav> </li> <li class=md-nav__item> <a href=../iverilog-gtkwave-environment-installation-usage/ class=md-nav__link> <span class=md-ellipsis> iverilog + GTKWave 环境搭建 </span> </a> </li> <li class=md-nav__item> <a href=../how-to-generate-schematics/ class=md-nav__link> <span class=md-ellipsis> 如何生成原理图 </span> </a> </li> </ul> </nav> </li> <li class="md-nav__item md-nav__item--pruned md-nav__item--nested"> <a href=../../faq/ class=md-nav__link> <span class=md-ellipsis> FAQ </span> <span class="md-nav__icon md-icon"></span> </a> </li> <li class=md-nav__item> <a href=https://oj.verilog.fun:23536 class=md-nav__link> <span class=md-ellipsis> VOJ </span> </a> </li> </ul> </nav> </div> </div> </div> <div class="md-sidebar md-sidebar--secondary" data-md-component=sidebar data-md-type=toc> <div class=md-sidebar__scrollwrap> <div class=md-sidebar__inner> <nav class="md-nav md-nav--secondary" aria-label=目录> <label class=md-nav__title for=__toc> <span class="md-nav__icon md-icon"></span> 目录 </label> <ul class=md-nav__list data-md-component=toc data-md-scrollfix> <li class=md-nav__item> <a href=#icarus-verilog-for-windows class=md-nav__link> <span class=md-ellipsis> 下载 Icarus Verilog for Windows </span> </a> </li> <li class=md-nav__item> <a href=#icarus-verilog-for-windows_1 class=md-nav__link> <span class=md-ellipsis> 安装 Icarus Verilog for Windows </span> </a> </li> <li class=md-nav__item> <a href=#verilog class=md-nav__link> <span class=md-ellipsis> 测试 Verilog 编程环境 </span> </a> </li> </ul> </nav> </div> </div> </div> <div class=md-content data-md-component=content> <article class="md-content__inner md-typeset"> <h1 id=windows-iverilog-gtkwave>在 Windows 系统中使用 iverilog + GTKWave<a class=headerlink href=#windows-iverilog-gtkwave title="Permanent link">&para;</a></h1> <p>网友 <a href=https://bleyer.org/ >Pablo Bleyer Kocik</a> 使用 MinGW 构建了 Icarus Verilog for Windows，因此我们可以不需要 Linux 环境就能运行 iverilog。于此同时，在安装包中附带了 GTKWave，这样我们能一次性将 Verilog 所需的实验环境搭建完成。</p> <h2 id=icarus-verilog-for-windows>下载 Icarus Verilog for Windows<a class=headerlink href=#icarus-verilog-for-windows title="Permanent link">&para;</a></h2> <p>我们可以在 <a href=https://bleyer.org/icarus/ >https://bleyer.org/icarus/</a> 下载 Icarus Verilog for Windows，我们选择最新的发行版本，例如 <code>iverilog-v12-20220611-x64_setup [18.2MB]</code>。</p> <p><img alt src=../images/6bd6f9fa71b9db078b02ef6b9c1fe9a1.png></p> <h2 id=icarus-verilog-for-windows_1>安装 Icarus Verilog for Windows<a class=headerlink href=#icarus-verilog-for-windows_1 title="Permanent link">&para;</a></h2> <p>打开安装包，按默认配置安装，</p> <p><img alt src=../images/4aedb566a9c806f553f988a0db402ad4.png></p> <p>默认全量安装，自动勾选 MinGW 相关依赖和 GTKWave。</p> <p><img alt src=../images/ab23c48251377c9e57571e8d5b15bbcc.png></p> <p>在这个页面中，我们 <strong>勾选</strong> <code>Add executable folder(s) to the user PATH</code>，这样安装程序就会在环境变量中加上 <code>iverilog</code> 的 <code>bin</code> 目录。</p> <p><img alt src=../images/14d00e21be4010094e8378ff8c7aee7c.png></p> <p>接下来一路“下一步”，直到安装完成。</p> <h2 id=verilog>测试 Verilog 编程环境<a class=headerlink href=#verilog title="Permanent link">&para;</a></h2> <div class="admonition warning"> <p class=admonition-title>注意</p> <p>环境变量修改之后，一般情况下，你需要重启程序，才能生效。例如，你安装 Icarus Verilog for Windows 之前打开 VS Code 的终端栏，在你安装之后，键入 <code>iverilog</code> 依然会提示没有该程序，你需要 <strong>关闭所有的 VS Code 窗口</strong>，然后再次打开。</p> </div> <p>我们编写一个简单的测试 <code>demo</code>，以多个端口的模块为例子：</p> <div class="language-verilog highlight"><pre><span></span><code><span id=__span-0-1><a id=__codelineno-0-1 name=__codelineno-0-1 href=#__codelineno-0-1></a><span class=k>module</span><span class=w> </span><span class=n>top_module</span><span class=p>(</span><span class=w> </span>
</span><span id=__span-0-2><a id=__codelineno-0-2 name=__codelineno-0-2 href=#__codelineno-0-2></a><span class=w>    </span><span class=k>input</span><span class=w> </span><span class=n>a</span><span class=p>,</span><span class=n>b</span><span class=p>,</span><span class=n>c</span><span class=p>,</span>
</span><span id=__span-0-3><a id=__codelineno-0-3 name=__codelineno-0-3 href=#__codelineno-0-3></a><span class=w>    </span><span class=k>output</span><span class=w> </span><span class=n>w</span><span class=p>,</span><span class=n>x</span><span class=p>,</span><span class=n>y</span><span class=p>,</span><span class=n>z</span><span class=w> </span><span class=p>);</span>
</span><span id=__span-0-4><a id=__codelineno-0-4 name=__codelineno-0-4 href=#__codelineno-0-4></a>
</span><span id=__span-0-5><a id=__codelineno-0-5 name=__codelineno-0-5 href=#__codelineno-0-5></a><span class=w>    </span><span class=k>assign</span><span class=w> </span><span class=n>w</span><span class=w> </span><span class=o>=</span><span class=w> </span><span class=n>a</span><span class=p>;</span>
</span><span id=__span-0-6><a id=__codelineno-0-6 name=__codelineno-0-6 href=#__codelineno-0-6></a><span class=w>    </span><span class=k>assign</span><span class=w> </span><span class=n>x</span><span class=w> </span><span class=o>=</span><span class=w> </span><span class=n>b</span><span class=p>;</span>
</span><span id=__span-0-7><a id=__codelineno-0-7 name=__codelineno-0-7 href=#__codelineno-0-7></a><span class=w>    </span><span class=k>assign</span><span class=w> </span><span class=n>y</span><span class=w> </span><span class=o>=</span><span class=w> </span><span class=n>b</span><span class=p>;</span>
</span><span id=__span-0-8><a id=__codelineno-0-8 name=__codelineno-0-8 href=#__codelineno-0-8></a><span class=w>    </span><span class=k>assign</span><span class=w> </span><span class=n>z</span><span class=w> </span><span class=o>=</span><span class=w> </span><span class=n>c</span><span class=p>;</span>
</span><span id=__span-0-9><a id=__codelineno-0-9 name=__codelineno-0-9 href=#__codelineno-0-9></a>
</span><span id=__span-0-10><a id=__codelineno-0-10 name=__codelineno-0-10 href=#__codelineno-0-10></a><span class=k>endmodule</span>
</span></code></pre></div> <p>保存为 <code>top.v</code></p> <p>接下来，编写一个简单的 <code>testbench.v</code>：</p> <div class="language-verilog highlight"><pre><span></span><code><span id=__span-1-1><a id=__codelineno-1-1 name=__codelineno-1-1 href=#__codelineno-1-1></a><span class=k>module</span><span class=w> </span><span class=n>testbench</span><span class=p>;</span>
</span><span id=__span-1-2><a id=__codelineno-1-2 name=__codelineno-1-2 href=#__codelineno-1-2></a>
</span><span id=__span-1-3><a id=__codelineno-1-3 name=__codelineno-1-3 href=#__codelineno-1-3></a><span class=w>    </span><span class=c1>// Inputs</span>
</span><span id=__span-1-4><a id=__codelineno-1-4 name=__codelineno-1-4 href=#__codelineno-1-4></a><span class=w>    </span><span class=kt>reg</span><span class=w> </span><span class=n>a</span><span class=p>,</span><span class=w> </span><span class=n>b</span><span class=p>,</span><span class=w> </span><span class=n>c</span><span class=p>;</span>
</span><span id=__span-1-5><a id=__codelineno-1-5 name=__codelineno-1-5 href=#__codelineno-1-5></a>
</span><span id=__span-1-6><a id=__codelineno-1-6 name=__codelineno-1-6 href=#__codelineno-1-6></a><span class=w>    </span><span class=c1>// Outputs</span>
</span><span id=__span-1-7><a id=__codelineno-1-7 name=__codelineno-1-7 href=#__codelineno-1-7></a><span class=w>    </span><span class=kt>wire</span><span class=w> </span><span class=n>w</span><span class=p>,</span><span class=w> </span><span class=n>x</span><span class=p>,</span><span class=w> </span><span class=n>y</span><span class=p>,</span><span class=w> </span><span class=n>z</span><span class=p>;</span>
</span><span id=__span-1-8><a id=__codelineno-1-8 name=__codelineno-1-8 href=#__codelineno-1-8></a>
</span><span id=__span-1-9><a id=__codelineno-1-9 name=__codelineno-1-9 href=#__codelineno-1-9></a><span class=w>    </span><span class=c1>// Instantiate the module under test</span>
</span><span id=__span-1-10><a id=__codelineno-1-10 name=__codelineno-1-10 href=#__codelineno-1-10></a><span class=w>    </span><span class=n>top_module</span><span class=w> </span><span class=n>dut</span><span class=w> </span><span class=p>(</span>
</span><span id=__span-1-11><a id=__codelineno-1-11 name=__codelineno-1-11 href=#__codelineno-1-11></a><span class=w>        </span><span class=p>.</span><span class=n>a</span><span class=p>(</span><span class=n>a</span><span class=p>),</span>
</span><span id=__span-1-12><a id=__codelineno-1-12 name=__codelineno-1-12 href=#__codelineno-1-12></a><span class=w>        </span><span class=p>.</span><span class=n>b</span><span class=p>(</span><span class=n>b</span><span class=p>),</span>
</span><span id=__span-1-13><a id=__codelineno-1-13 name=__codelineno-1-13 href=#__codelineno-1-13></a><span class=w>        </span><span class=p>.</span><span class=n>c</span><span class=p>(</span><span class=n>c</span><span class=p>),</span>
</span><span id=__span-1-14><a id=__codelineno-1-14 name=__codelineno-1-14 href=#__codelineno-1-14></a><span class=w>        </span><span class=p>.</span><span class=n>w</span><span class=p>(</span><span class=n>w</span><span class=p>),</span>
</span><span id=__span-1-15><a id=__codelineno-1-15 name=__codelineno-1-15 href=#__codelineno-1-15></a><span class=w>        </span><span class=p>.</span><span class=n>x</span><span class=p>(</span><span class=n>x</span><span class=p>),</span>
</span><span id=__span-1-16><a id=__codelineno-1-16 name=__codelineno-1-16 href=#__codelineno-1-16></a><span class=w>        </span><span class=p>.</span><span class=n>y</span><span class=p>(</span><span class=n>y</span><span class=p>),</span>
</span><span id=__span-1-17><a id=__codelineno-1-17 name=__codelineno-1-17 href=#__codelineno-1-17></a><span class=w>        </span><span class=p>.</span><span class=n>z</span><span class=p>(</span><span class=n>z</span><span class=p>)</span>
</span><span id=__span-1-18><a id=__codelineno-1-18 name=__codelineno-1-18 href=#__codelineno-1-18></a><span class=w>    </span><span class=p>);</span>
</span><span id=__span-1-19><a id=__codelineno-1-19 name=__codelineno-1-19 href=#__codelineno-1-19></a>
</span><span id=__span-1-20><a id=__codelineno-1-20 name=__codelineno-1-20 href=#__codelineno-1-20></a><span class=w>    </span><span class=c1>// Clock generation</span>
</span><span id=__span-1-21><a id=__codelineno-1-21 name=__codelineno-1-21 href=#__codelineno-1-21></a><span class=w>    </span><span class=kt>reg</span><span class=w> </span><span class=n>clk</span><span class=p>;</span>
</span><span id=__span-1-22><a id=__codelineno-1-22 name=__codelineno-1-22 href=#__codelineno-1-22></a><span class=w>    </span><span class=k>always</span><span class=w> </span><span class=p>#</span><span class=mh>5</span><span class=w> </span><span class=n>clk</span><span class=w> </span><span class=o>=</span><span class=w> </span><span class=o>~</span><span class=n>clk</span><span class=p>;</span>
</span><span id=__span-1-23><a id=__codelineno-1-23 name=__codelineno-1-23 href=#__codelineno-1-23></a>
</span><span id=__span-1-24><a id=__codelineno-1-24 name=__codelineno-1-24 href=#__codelineno-1-24></a><span class=w>    </span><span class=c1>// Initialize signals</span>
</span><span id=__span-1-25><a id=__codelineno-1-25 name=__codelineno-1-25 href=#__codelineno-1-25></a><span class=w>    </span><span class=k>initial</span><span class=w> </span><span class=k>begin</span>
</span><span id=__span-1-26><a id=__codelineno-1-26 name=__codelineno-1-26 href=#__codelineno-1-26></a><span class=w>        </span><span class=n>a</span><span class=w> </span><span class=o>=</span><span class=w> </span><span class=mh>0</span><span class=p>;</span>
</span><span id=__span-1-27><a id=__codelineno-1-27 name=__codelineno-1-27 href=#__codelineno-1-27></a><span class=w>        </span><span class=n>b</span><span class=w> </span><span class=o>=</span><span class=w> </span><span class=mh>0</span><span class=p>;</span>
</span><span id=__span-1-28><a id=__codelineno-1-28 name=__codelineno-1-28 href=#__codelineno-1-28></a><span class=w>        </span><span class=n>c</span><span class=w> </span><span class=o>=</span><span class=w> </span><span class=mh>0</span><span class=p>;</span>
</span><span id=__span-1-29><a id=__codelineno-1-29 name=__codelineno-1-29 href=#__codelineno-1-29></a><span class=w>        </span><span class=n>clk</span><span class=w> </span><span class=o>=</span><span class=w> </span><span class=mh>0</span><span class=p>;</span>
</span><span id=__span-1-30><a id=__codelineno-1-30 name=__codelineno-1-30 href=#__codelineno-1-30></a>
</span><span id=__span-1-31><a id=__codelineno-1-31 name=__codelineno-1-31 href=#__codelineno-1-31></a><span class=w>        </span><span class=c1>// Open VCD file for dumping</span>
</span><span id=__span-1-32><a id=__codelineno-1-32 name=__codelineno-1-32 href=#__codelineno-1-32></a><span class=w>        </span><span class=n>$dumpfile</span><span class=p>(</span><span class=s>&quot;testbench.vcd&quot;</span><span class=p>);</span>
</span><span id=__span-1-33><a id=__codelineno-1-33 name=__codelineno-1-33 href=#__codelineno-1-33></a><span class=w>        </span><span class=n>$dumpvars</span><span class=p>;</span>
</span><span id=__span-1-34><a id=__codelineno-1-34 name=__codelineno-1-34 href=#__codelineno-1-34></a>
</span><span id=__span-1-35><a id=__codelineno-1-35 name=__codelineno-1-35 href=#__codelineno-1-35></a><span class=w>        </span><span class=c1>// Change inputs</span>
</span><span id=__span-1-36><a id=__codelineno-1-36 name=__codelineno-1-36 href=#__codelineno-1-36></a><span class=w>        </span><span class=p>#</span><span class=mh>10</span><span class=w> </span><span class=n>a</span><span class=w> </span><span class=o>=</span><span class=w> </span><span class=mh>1</span><span class=p>;</span>
</span><span id=__span-1-37><a id=__codelineno-1-37 name=__codelineno-1-37 href=#__codelineno-1-37></a><span class=w>        </span><span class=p>#</span><span class=mh>10</span><span class=w> </span><span class=n>b</span><span class=w> </span><span class=o>=</span><span class=w> </span><span class=mh>1</span><span class=p>;</span>
</span><span id=__span-1-38><a id=__codelineno-1-38 name=__codelineno-1-38 href=#__codelineno-1-38></a><span class=w>        </span><span class=p>#</span><span class=mh>10</span><span class=w> </span><span class=n>c</span><span class=w> </span><span class=o>=</span><span class=w> </span><span class=mh>1</span><span class=p>;</span>
</span><span id=__span-1-39><a id=__codelineno-1-39 name=__codelineno-1-39 href=#__codelineno-1-39></a>
</span><span id=__span-1-40><a id=__codelineno-1-40 name=__codelineno-1-40 href=#__codelineno-1-40></a><span class=w>        </span><span class=c1>// Stop simulation</span>
</span><span id=__span-1-41><a id=__codelineno-1-41 name=__codelineno-1-41 href=#__codelineno-1-41></a><span class=w>        </span><span class=p>#</span><span class=mh>10</span><span class=w> </span><span class=nb>$finish</span><span class=p>;</span>
</span><span id=__span-1-42><a id=__codelineno-1-42 name=__codelineno-1-42 href=#__codelineno-1-42></a><span class=w>    </span><span class=k>end</span>
</span><span id=__span-1-43><a id=__codelineno-1-43 name=__codelineno-1-43 href=#__codelineno-1-43></a>
</span><span id=__span-1-44><a id=__codelineno-1-44 name=__codelineno-1-44 href=#__codelineno-1-44></a><span class=w>    </span><span class=c1>// Toggle clock</span>
</span><span id=__span-1-45><a id=__codelineno-1-45 name=__codelineno-1-45 href=#__codelineno-1-45></a><span class=w>    </span><span class=k>always</span><span class=w> </span><span class=p>#</span><span class=mh>5</span><span class=w> </span><span class=n>clk</span><span class=w> </span><span class=o>=</span><span class=w> </span><span class=o>~</span><span class=n>clk</span><span class=p>;</span>
</span><span id=__span-1-46><a id=__codelineno-1-46 name=__codelineno-1-46 href=#__codelineno-1-46></a>
</span><span id=__span-1-47><a id=__codelineno-1-47 name=__codelineno-1-47 href=#__codelineno-1-47></a><span class=k>endmodule</span>
</span></code></pre></div> <p>此时，目录下有 <code>top.v</code> 和 <code>testbench.v</code>，我们打开终端，键入：</p> <div class="language-bash highlight"><pre><span></span><code><span id=__span-2-1><a id=__codelineno-2-1 name=__codelineno-2-1 href=#__codelineno-2-1></a>iverilog<span class=w> </span>-o<span class=w> </span>demo.vvp<span class=w> </span>testbench.v<span class=w> </span>top.v
</span></code></pre></div> <div class="admonition tip"> <p class=admonition-title>小技巧</p> <p>Windows 终端也可以按下 <code>Tab</code> 键补齐，只不过它可能纠正你的路径为 <code>.\testbench.v</code> 这样的带有反斜杠的形式。</p> </div> <div class="admonition bug"> <p class=admonition-title>Bug</p> <p>该版本的 <code>iverilog</code> 需要将 <code>-o</code> 参数写在输入的 <code>.v</code> 文件之前。以下的写法会报错 <code>-o: No such file or directory</code></p> <div class="language-verilog highlight"><pre><span></span><code><span id=__span-3-1><a id=__codelineno-3-1 name=__codelineno-3-1 href=#__codelineno-3-1></a><span class=n>iverilog</span><span class=w> </span><span class=n>testbench</span><span class=p>.</span><span class=n>v</span><span class=w> </span><span class=n>top</span><span class=p>.</span><span class=n>v</span><span class=w> </span><span class=o>-</span><span class=n>o</span><span class=w> </span><span class=n>demo</span><span class=p>.</span><span class=n>vvp</span>
</span></code></pre></div> </div> <p>此时，目录下产生 <code>demo.vvp</code>，<code>.vvp</code> 文件是由 iverilog 编译器生成的，它包含了仿真可执行文件的二进制数据。<code>.vvp</code> 文件可以被 <code>vvp</code> 工具加载和运行，以执行 Verilog 或 VHDL 代码的功能仿真。</p> <p>那么接下来使用 <code>vvp</code> 工具进行模拟仿真：</p> <div class="language-bash highlight"><pre><span></span><code><span id=__span-4-1><a id=__codelineno-4-1 name=__codelineno-4-1 href=#__codelineno-4-1></a>vvp<span class=w> </span>demo.vvp
</span></code></pre></div> <p>如果一切正常，那么我们会得到以下的输出：</p> <div class="language-text highlight"><pre><span></span><code><span id=__span-5-1><a id=__codelineno-5-1 name=__codelineno-5-1 href=#__codelineno-5-1></a>VCD info: dumpfile testbench.vcd opened for output.
</span><span id=__span-5-2><a id=__codelineno-5-2 name=__codelineno-5-2 href=#__codelineno-5-2></a>testbench.v:41: $finish called at 40 (1s)
</span></code></pre></div> <p>我们将在目录下看到 <code>testbench.vcd</code> 文件，此时需要用 GTKWave，键入：</p> <div class="language-bash highlight"><pre><span></span><code><span id=__span-6-1><a id=__codelineno-6-1 name=__codelineno-6-1 href=#__codelineno-6-1></a>gtkwave.exe<span class=w> </span>testbench.vcd
</span></code></pre></div> <p>这将会打开 GTKWave 的界面，在左侧栏中的 SST 展开选择 <code>dut</code>，然后拖入一些我们关心的信号到波形图中，就可以看波形图了。</p> <p><img alt src=../images/9ebc61d3b50e968bbc383b5a9dc7be3f.png></p> </article> </div> <script>var target=document.getElementById(location.hash.slice(1));target&&target.name&&(target.checked=target.name.startsWith("__tabbed_"))</script> </div> <button type=button class="md-top md-icon" data-md-component=top hidden> <svg xmlns=http://www.w3.org/2000/svg viewbox="0 0 24 24"><path d="M13 20h-2V8l-5.5 5.5-1.42-1.42L12 4.16l7.92 7.92-1.42 1.42L13 8v12Z"/></svg> 回到页面顶部 </button> </main> <footer class=md-footer> <nav class="md-footer__inner md-grid" aria-label=页脚> <a href=../verilog-study-materials/ class="md-footer__link md-footer__link--prev" aria-label="上一页: Verilog 学习资料"> <div class="md-footer__button md-icon"> <svg xmlns=http://www.w3.org/2000/svg viewbox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11h12Z"/></svg> </div> <div class=md-footer__title> <span class=md-footer__direction> 上一页 </span> <div class=md-ellipsis> Verilog 学习资料 </div> </div> </a> <a href=../iverilog-gtkwave-environment-installation-usage/ class="md-footer__link md-footer__link--next" aria-label="下一页: iverilog + GTKWave 环境搭建"> <div class=md-footer__title> <span class=md-footer__direction> 下一页 </span> <div class=md-ellipsis> iverilog + GTKWave 环境搭建 </div> </div> <div class="md-footer__button md-icon"> <svg xmlns=http://www.w3.org/2000/svg viewbox="0 0 24 24"><path d="M4 11v2h12l-5.5 5.5 1.42 1.42L19.84 12l-7.92-7.92L10.5 5.5 16 11H4Z"/></svg> </div> </a> </nav> <div class="md-footer-meta md-typeset"> <div class="md-footer-meta__inner md-grid"> <div class=md-copyright> <div class=md-copyright__highlight> Copyright &copy; 2022 - 2024 Verilog Fun </div> Made with <a href=https://squidfunk.github.io/mkdocs-material/ target=_blank rel=noopener> Material for MkDocs </a> </div> <div class=md-social> <a href=https://github.com/verilog-oj target=_blank rel=noopener title=github.com class=md-social__link> <svg xmlns=http://www.w3.org/2000/svg viewbox="0 0 496 512"><!-- Font Awesome Free 6.5.2 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2024 Fonticons, Inc.--><path d="M165.9 397.4c0 2-2.3 3.6-5.2 3.6-3.3.3-5.6-1.3-5.6-3.6 0-2 2.3-3.6 5.2-3.6 3-.3 5.6 1.3 5.6 3.6zm-31.1-4.5c-.7 2 1.3 4.3 4.3 4.9 2.6 1 5.6 0 6.2-2s-1.3-4.3-4.3-5.2c-2.6-.7-5.5.3-6.2 2.3zm44.2-1.7c-2.9.7-4.9 2.6-4.6 4.9.3 2 2.9 3.3 5.9 2.6 2.9-.7 4.9-2.6 4.6-4.6-.3-1.9-3-3.2-5.9-2.9zM244.8 8C106.1 8 0 113.3 0 252c0 110.9 69.8 205.8 169.5 239.2 12.8 2.3 17.3-5.6 17.3-12.1 0-6.2-.3-40.4-.3-61.4 0 0-70 15-84.7-29.8 0 0-11.4-29.1-27.8-36.6 0 0-22.9-15.7 1.6-15.4 0 0 24.9 2 38.6 25.8 21.9 38.6 58.6 27.5 72.9 20.9 2.3-16 8.8-27.1 16-33.7-55.9-6.2-112.3-14.3-112.3-110.5 0-27.5 7.6-41.3 23.6-58.9-2.6-6.5-11.1-33.3 2.6-67.9 20.9-6.5 69 27 69 27 20-5.6 41.5-8.5 62.8-8.5s42.8 2.9 62.8 8.5c0 0 48.1-33.6 69-27 13.7 34.7 5.2 61.4 2.6 67.9 16 17.7 25.8 31.5 25.8 58.9 0 96.5-58.9 104.2-114.8 110.5 9.2 7.9 17 22.9 17 46.4 0 33.7-.3 75.4-.3 83.6 0 6.5 4.6 14.4 17.3 12.1C428.2 457.8 496 362.9 496 252 496 113.3 383.5 8 244.8 8zM97.2 352.9c-1.3 1-1 3.3.7 5.2 1.6 1.6 3.9 2.3 5.2 1 1.3-1 1-3.3-.7-5.2-1.6-1.6-3.9-2.3-5.2-1zm-10.8-8.1c-.7 1.3.3 2.9 2.3 3.9 1.6 1 3.6.7 4.3-.7.7-1.3-.3-2.9-2.3-3.9-2-.6-3.6-.3-4.3.7zm32.4 35.6c-1.6 1.3-1 4.3 1.3 6.2 2.3 2.3 5.2 2.6 6.5 1 1.3-1.3.7-4.3-1.3-6.2-2.2-2.3-5.2-2.6-6.5-1zm-11.4-14.7c-1.6 1-1.6 3.6 0 5.9 1.6 2.3 4.3 3.3 5.6 2.3 1.6-1.3 1.6-3.9 0-6.2-1.4-2.3-4-3.3-5.6-2z"/></svg> </a> </div> </div> </div> </footer> </div> <div class=md-dialog data-md-component=dialog> <div class="md-dialog__inner md-typeset"></div> </div> <div class=md-progress data-md-component=progress role=progressbar></div> <script id=__config type=application/json>{"base": "../..", "features": ["announce.dismiss", "content.action.edit", "content.action.view", "content.code.annotate", "content.code.copy", "navigation.expand", "navigation.footer", "navigation.indexes", "navigation.instant", "navigation.instant.prefetch", "navigation.instant.progress", "navigation.prune", "navigation.sections", "navigation.tabs", "navigation.tabs.sticky", "navigation.top", "navigation.tracking", "search.highlight", "search.suggest", "toc.follow"], "search": "../../assets/javascripts/workers/search.b8dbb3d2.min.js", "translations": {"clipboard.copied": "\u5df2\u590d\u5236", "clipboard.copy": "\u590d\u5236", "search.result.more.one": "\u5728\u8be5\u9875\u4e0a\u8fd8\u6709 1 \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.more.other": "\u5728\u8be5\u9875\u4e0a\u8fd8\u6709 # \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.none": "\u6ca1\u6709\u627e\u5230\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.one": "\u627e\u5230 1 \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.other": "# \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.placeholder": "\u952e\u5165\u4ee5\u5f00\u59cb\u641c\u7d22", "search.result.term.missing": "\u7f3a\u5c11", "select.version": "\u9009\u62e9\u5f53\u524d\u7248\u672c"}}</script> <script src=../../assets/javascripts/bundle.dd8806f2.min.js></script> <script src=../../js/baidu-tongji.js></script> </body> </html>