#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Jul 27 20:59:18 2017
# Process ID: 11098
# Current directory: /home/a/0class/matches/DATA_CONVERT/0.21/sim/viv/project_1/project_1.runs/synth_2
# Command line: vivado -log DATA_CONVERT.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DATA_CONVERT.tcl
# Log file: /home/a/0class/matches/DATA_CONVERT/0.21/sim/viv/project_1/project_1.runs/synth_2/DATA_CONVERT.vds
# Journal file: /home/a/0class/matches/DATA_CONVERT/0.21/sim/viv/project_1/project_1.runs/synth_2/vivado.jou
#-----------------------------------------------------------
source DATA_CONVERT.tcl -notrace
Command: synth_design -top DATA_CONVERT -part xa7z030fbg484-1I
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7z030'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7z030'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11144 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1158.047 ; gain = 125.086 ; free physical = 3627 ; free virtual = 17811
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DATA_CONVERT' [/home/a/0class/matches/DATA_CONVERT/0.21/DATA_CONVERT.v:1]
INFO: [Synth 8-638] synthesizing module 'READ' [/home/a/0class/matches/DATA_CONVERT/0.21/sim/ise/t201706301133/READ.v:1]
INFO: [Synth 8-256] done synthesizing module 'READ' (1#1) [/home/a/0class/matches/DATA_CONVERT/0.21/sim/ise/t201706301133/READ.v:1]
INFO: [Synth 8-638] synthesizing module 'OUT' [/home/a/0class/matches/DATA_CONVERT/0.21/OUT.v:1]
INFO: [Synth 8-256] done synthesizing module 'OUT' (2#1) [/home/a/0class/matches/DATA_CONVERT/0.21/OUT.v:1]
INFO: [Synth 8-638] synthesizing module 'CTRL' [/home/a/0class/matches/DATA_CONVERT/0.21/sim/ise/t201706301133/CTRL.v:1]
WARNING: [Synth 8-567] referenced signal 'RSTN' should be on the sensitivity list [/home/a/0class/matches/DATA_CONVERT/0.21/sim/ise/t201706301133/CTRL.v:51]
WARNING: [Synth 8-567] referenced signal 'mode' should be on the sensitivity list [/home/a/0class/matches/DATA_CONVERT/0.21/sim/ise/t201706301133/CTRL.v:51]
WARNING: [Synth 8-4767] Trying to implement RAM 'mem1k0_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "mem1k0_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'CTRL' (3#1) [/home/a/0class/matches/DATA_CONVERT/0.21/sim/ise/t201706301133/CTRL.v:1]
INFO: [Synth 8-256] done synthesizing module 'DATA_CONVERT' (4#1) [/home/a/0class/matches/DATA_CONVERT/0.21/DATA_CONVERT.v:1]
WARNING: [Synth 8-3331] design CTRL has unconnected port CLK_48MHZ
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1268.516 ; gain = 235.555 ; free physical = 3514 ; free virtual = 17699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1268.516 ; gain = 235.555 ; free physical = 3514 ; free virtual = 17699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7z030fbg484-1I
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1276.520 ; gain = 243.559 ; free physical = 3514 ; free virtual = 17699
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7z030fbg484-1I
INFO: [Synth 8-5546] ROM "bn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/a/0class/matches/DATA_CONVERT/0.21/sim/ise/t201706301133/CTRL.v:94]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/a/0class/matches/DATA_CONVERT/0.21/sim/ise/t201706301133/CTRL.v:117]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/a/0class/matches/DATA_CONVERT/0.21/sim/ise/t201706301133/CTRL.v:140]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/a/0class/matches/DATA_CONVERT/0.21/sim/ise/t201706301133/CTRL.v:163]
INFO: [Synth 8-5546] ROM "tmp7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mode_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "o_DATA_A" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt5" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt8" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "VALID" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'CLK_OUT_reg' [/home/a/0class/matches/DATA_CONVERT/0.21/sim/ise/t201706301133/CTRL.v:60]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 1445.840 ; gain = 412.879 ; free physical = 3344 ; free virtual = 17529
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |CTRL__GB0         |           1|     27398|
|2     |CTRL__GB1         |           1|     26525|
|3     |CTRL__GB2         |           1|     30661|
|4     |CTRL__GB3         |           1|      7964|
|5     |CTRL__GB4         |           1|     27090|
|6     |CTRL__GB5         |           1|     29999|
|7     |CTRL__GB6         |           1|     29871|
|8     |CTRL__GB7         |           1|     11504|
|9     |CTRL__GB8         |           1|     17256|
|10    |DATA_CONVERT__GC0 |           1|       339|
+------+------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 19    
	   2 Input      5 Bit       Adders := 7     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   5760 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 12    
	   5 Input     10 Bit        Muxes := 1     
	   5 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 26    
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CTRL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 18    
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   5760 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 11    
	   2 Input      8 Bit        Muxes := 26    
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module READ 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   5 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module OUT__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OUT__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OUT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 400 (col length:80)
BRAMs: 530 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design DATA_CONVERT has unconnected port CLK_48MHZ
INFO: [Synth 8-5546] ROM "tmp7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mode_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:36 ; elapsed = 00:02:32 . Memory (MB): peak = 1640.234 ; gain = 607.273 ; free physical = 56 ; free virtual = 14135
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |CTRL__GB0         |           1|      5741|
|2     |CTRL__GB1         |           1|      5633|
|3     |CTRL__GB2         |           1|     35237|
|4     |CTRL__GB3         |           1|       870|
|5     |CTRL__GB4         |           1|      7546|
|6     |CTRL__GB5         |           1|      6224|
|7     |CTRL__GB6         |           1|     26965|
|8     |CTRL__GB7         |           1|     11504|
|9     |CTRL__GB8         |           1|     17256|
|10    |DATA_CONVERT__GC0 |           1|       254|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:36 ; elapsed = 00:02:32 . Memory (MB): peak = 1640.234 ; gain = 607.273 ; free physical = 56 ; free virtual = 14135
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |CTRL__GB0         |           1|      5741|
|2     |CTRL__GB1         |           1|      5633|
|3     |CTRL__GB2         |           1|     35237|
|4     |CTRL__GB3         |           1|       870|
|5     |CTRL__GB4         |           1|      7546|
|6     |CTRL__GB5         |           1|      6224|
|7     |CTRL__GB6         |           1|     26965|
|8     |CTRL__GB7         |           1|     11504|
|9     |CTRL__GB8         |           1|     17256|
|10    |DATA_CONVERT__GC0 |           1|       254|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:48 ; elapsed = 00:02:44 . Memory (MB): peak = 1655.160 ; gain = 622.199 ; free physical = 84 ; free virtual = 14131
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |CTRL__GB2     |           1|     12282|
|2     |CTRL__GB6     |           1|     13854|
|3     |CTRL__GB7     |           1|      5328|
|4     |CTRL__GB8     |           1|      7992|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:02 ; elapsed = 00:02:58 . Memory (MB): peak = 1655.160 ; gain = 622.199 ; free physical = 82 ; free virtual = 14129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:02 ; elapsed = 00:02:58 . Memory (MB): peak = 1655.160 ; gain = 622.199 ; free physical = 82 ; free virtual = 14129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:04 ; elapsed = 00:03:00 . Memory (MB): peak = 1655.160 ; gain = 622.199 ; free physical = 82 ; free virtual = 14129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:04 ; elapsed = 00:03:00 . Memory (MB): peak = 1655.160 ; gain = 622.199 ; free physical = 82 ; free virtual = 14129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:10 ; elapsed = 00:03:07 . Memory (MB): peak = 1655.160 ; gain = 622.199 ; free physical = 81 ; free virtual = 14128
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:11 ; elapsed = 00:03:07 . Memory (MB): peak = 1655.160 ; gain = 622.199 ; free physical = 81 ; free virtual = 14128
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    12|
|3     |LUT1   |    28|
|4     |LUT2   |   223|
|5     |LUT3   |  4149|
|6     |LUT4   |   328|
|7     |LUT5   |  8440|
|8     |LUT6   | 23397|
|9     |MUXF7  |  6643|
|10    |MUXF8  |  3016|
|11    |FDCE   |    50|
|12    |FDPE   |    14|
|13    |FDRE   |  5874|
|14    |FDSE   |    31|
|15    |LD     |     1|
|16    |IBUF   |     5|
|17    |OBUF   |     5|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       | 52218|
|2     |  c1     |CTRL   | 35811|
|3     |  i1     |READ   | 16351|
|4     |  oa     |OUT    |    14|
|5     |  ob     |OUT_0  |    15|
|6     |  oc     |OUT_1  |    15|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:11 ; elapsed = 00:03:07 . Memory (MB): peak = 1655.160 ; gain = 622.199 ; free physical = 81 ; free virtual = 14128
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:09 ; elapsed = 00:03:07 . Memory (MB): peak = 1655.160 ; gain = 542.109 ; free physical = 3255 ; free virtual = 17301
Synthesis Optimization Complete : Time (s): cpu = 00:02:11 ; elapsed = 00:03:09 . Memory (MB): peak = 1655.160 ; gain = 622.199 ; free physical = 3258 ; free virtual = 17301
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:19 ; elapsed = 00:03:17 . Memory (MB): peak = 1697.922 ; gain = 597.457 ; free physical = 3258 ; free virtual = 17301
INFO: [Common 17-1381] The checkpoint '/home/a/0class/matches/DATA_CONVERT/0.21/sim/viv/project_1/project_1.runs/synth_2/DATA_CONVERT.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1721.934 ; gain = 24.012 ; free physical = 3251 ; free virtual = 17299
report_utilization: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1721.934 ; gain = 0.000 ; free physical = 3251 ; free virtual = 17299
INFO: [Common 17-206] Exiting Vivado at Thu Jul 27 21:02:49 2017...
