# Source files
../src/riscv_stub.sv
../tb/memories.sv
../tb/riscv_stub_tb.sv

# Top-level module
-top riscv_stub_tb

# Simulation options
# -access +rwc
# -gui
