{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530984149242 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530984149242 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 07 12:22:28 2018 " "Processing started: Sat Jul 07 12:22:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530984149242 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530984149242 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 7nm_dynamic -c dut_test_code " "Command: quartus_map --read_settings_files=on --write_settings_files=off 7nm_dynamic -c dut_test_code" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530984149242 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1530984149539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_xmit.v 1 1 " "Found 1 design units, including 1 entities, in source file u_xmit.v" { { "Info" "ISGN_ENTITY_NAME" "1 u_xmit " "Found entity 1: u_xmit" {  } { { "u_xmit.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/u_xmit.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530984149601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530984149601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_rec.v 1 1 " "Found 1 design units, including 1 entities, in source file u_rec.v" { { "Info" "ISGN_ENTITY_NAME" "1 u_rec " "Found entity 1: u_rec" {  } { { "u_rec.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/u_rec.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530984149601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530984149601 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \")\" DE2_115.v(177) " "Verilog HDL syntax error at DE2_115.v(177) near text \".\";  expecting \")\"" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/DE2_115.v" 177 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984149601 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "DE2_115 DE2_115.v(6) " "Ignored design unit \"DE2_115\" at DE2_115.v(6) due to previous errors" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/DE2_115.v" 6 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1530984149601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115.v 0 0 " "Found 0 design units, including 0 entities, in source file de2_115.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530984149601 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" " ._u_xmit.v(1) " "Verilog HDL syntax error at ._u_xmit.v(1) near text " {  } { { "._u_xmit.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._u_xmit.v" 1 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984149601 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\";  expecting a description ._u_xmit.v(1) " "Verilog HDL syntax error at ._u_xmit.v(1) near text \"\";  expecting a description" {  } { { "._u_xmit.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._u_xmit.v" 1 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984149601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "._u_xmit.v 0 0 " "Found 0 design units, including 0 entities, in source file ._u_xmit.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530984149601 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" " ._u_rec.v(1) " "Verilog HDL syntax error at ._u_rec.v(1) near text " {  } { { "._u_rec.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._u_rec.v" 1 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984149601 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\";  expecting a description ._u_rec.v(1) " "Verilog HDL syntax error at ._u_rec.v(1) near text \"\";  expecting a description" {  } { { "._u_rec.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._u_rec.v" 1 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984149601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "._u_rec.v 0 0 " "Found 0 design units, including 0 entities, in source file ._u_rec.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530984149601 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" " ._DE2_115.v(1) " "Verilog HDL syntax error at ._DE2_115.v(1) near text " {  } { { "._DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._DE2_115.v" 1 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984149617 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\";  expecting a description ._DE2_115.v(1) " "Verilog HDL syntax error at ._DE2_115.v(1) near text \"\";  expecting a description" {  } { { "._DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._DE2_115.v" 1 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984149617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "._de2_115.v 0 0 " "Found 0 design units, including 0 entities, in source file ._de2_115.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530984149617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xmitdata.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xmitdata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XmitData-XD_Arch " "Found design unit 1: XmitData-XD_Arch" {  } { { "XmitData.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/XmitData.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530984150022 ""} { "Info" "ISGN_ENTITY_NAME" "1 XmitData " "Found entity 1: XmitData" {  } { { "XmitData.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/XmitData.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530984150022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530984150022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_controller-behavior " "Found design unit 1: main_controller-behavior" {  } { { "main_controller.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/main_controller.vhd" 104 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530984150022 ""} { "Info" "ISGN_ENTITY_NAME" "1 main_controller " "Found entity 1: main_controller" {  } { { "main_controller.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/main_controller.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530984150022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530984150022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsb_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lsb_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lsb_main-behave " "Found design unit 1: lsb_main-behave" {  } { { "lsb_main.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/lsb_main.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530984150022 ""} { "Info" "ISGN_ENTITY_NAME" "1 lsb_main " "Found entity 1: lsb_main" {  } { { "lsb_main.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/lsb_main.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530984150022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530984150022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsb_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lsb_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lsb_counter-behave " "Found design unit 1: lsb_counter-behave" {  } { { "lsb_counter.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/lsb_counter.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530984150022 ""} { "Info" "ISGN_ENTITY_NAME" "1 lsb_counter " "Found entity 1: lsb_counter" {  } { { "lsb_counter.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/lsb_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530984150022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530984150022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file input_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input_control-CD_Arch " "Found design unit 1: input_control-CD_Arch" {  } { { "input_control.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/input_control.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530984150022 ""} { "Info" "ISGN_ENTITY_NAME" "1 input_control " "Found entity 1: input_control" {  } { { "input_control.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/input_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530984150022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530984150022 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"ledr\";  expecting \";\" dut_test_code.vhd(544) " "VHDL syntax error at dut_test_code.vhd(544) near text \"ledr\";  expecting \";\"" {  } { { "dut_test_code.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/dut_test_code.vhd" 544 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut_test_code.vhd 0 0 " "Found 0 design units, including 0 entities, in source file dut_test_code.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530984150038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_12bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count_12bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_12bit-rtl " "Found design unit 1: count_12bit-rtl" {  } { { "count_12bit.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/count_12bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530984150038 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_12bit " "Found entity 1: count_12bit" {  } { { "count_12bit.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/count_12bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530984150038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530984150038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdownfpga_out_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdownfpga_out_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockDownFPGA_out_clock-CD_Arch " "Found design unit 1: ClockDownFPGA_out_clock-CD_Arch" {  } { { "ClockDownFPGA_out_clock.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/ClockDownFPGA_out_clock.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530984150038 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockDownFPGA_out_clock " "Found entity 1: ClockDownFPGA_out_clock" {  } { { "ClockDownFPGA_out_clock.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/ClockDownFPGA_out_clock.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530984150038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530984150038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdown.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdown.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockDown-CD_Arch " "Found design unit 1: ClockDown-CD_Arch" {  } { { "ClockDown.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/ClockDown.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530984150038 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockDown " "Found entity 1: ClockDown" {  } { { "ClockDown.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/ClockDown.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530984150038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530984150038 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._XmitData.vhd(1) " "VHDL syntax error at ._XmitData.vhd(1) near text " {  } { { "._XmitData.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._XmitData.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150038 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" ._XmitData.vhd(1) " "VHDL syntax error at ._XmitData.vhd(1) near text \"\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "._XmitData.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._XmitData.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150038 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._XmitData.vhd(1) " "VHDL syntax error at ._XmitData.vhd(1) near text " {  } { { "._XmitData.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._XmitData.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150038 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._XmitData.vhd(1) " "VHDL syntax error at ._XmitData.vhd(1) near text " {  } { { "._XmitData.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._XmitData.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150038 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._XmitData.vhd(1) " "VHDL syntax error at ._XmitData.vhd(1) near text " {  } { { "._XmitData.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._XmitData.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150038 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._XmitData.vhd(1) " "VHDL syntax error at ._XmitData.vhd(1) near text " {  } { { "._XmitData.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._XmitData.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150038 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._XmitData.vhd(1) " "VHDL syntax error at ._XmitData.vhd(1) near text " {  } { { "._XmitData.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._XmitData.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150038 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "° ._XmitData.vhd(1) " "VHDL syntax error at ._XmitData.vhd(1) near text °" {  } { { "._XmitData.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._XmitData.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150038 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._XmitData.vhd(1) " "VHDL syntax error at ._XmitData.vhd(1) near text " {  } { { "._XmitData.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._XmitData.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150038 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._XmitData.vhd(1) " "VHDL syntax error at ._XmitData.vhd(1) near text " {  } { { "._XmitData.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._XmitData.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150038 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "š ._XmitData.vhd(1) " "VHDL syntax error at ._XmitData.vhd(1) near text š" {  } { { "._XmitData.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._XmitData.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150038 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "˜ ._XmitData.vhd(1) " "VHDL syntax error at ._XmitData.vhd(1) near text ˜" {  } { { "._XmitData.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._XmitData.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150038 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._XmitData.vhd(1) " "VHDL syntax error at ._XmitData.vhd(1) near text " {  } { { "._XmitData.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._XmitData.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150038 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._XmitData.vhd(1) " "VHDL syntax error at ._XmitData.vhd(1) near text " {  } { { "._XmitData.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._XmitData.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "._xmitdata.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ._xmitdata.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530984150054 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._main_controller.vhd(1) " "VHDL syntax error at ._main_controller.vhd(1) near text " {  } { { "._main_controller.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._main_controller.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150054 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" ._main_controller.vhd(1) " "VHDL syntax error at ._main_controller.vhd(1) near text \"\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "._main_controller.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._main_controller.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150054 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._main_controller.vhd(1) " "VHDL syntax error at ._main_controller.vhd(1) near text " {  } { { "._main_controller.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._main_controller.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150054 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._main_controller.vhd(1) " "VHDL syntax error at ._main_controller.vhd(1) near text " {  } { { "._main_controller.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._main_controller.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150054 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._main_controller.vhd(1) " "VHDL syntax error at ._main_controller.vhd(1) near text " {  } { { "._main_controller.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._main_controller.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150054 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._main_controller.vhd(1) " "VHDL syntax error at ._main_controller.vhd(1) near text " {  } { { "._main_controller.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._main_controller.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150054 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._main_controller.vhd(1) " "VHDL syntax error at ._main_controller.vhd(1) near text " {  } { { "._main_controller.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._main_controller.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150054 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "° ._main_controller.vhd(1) " "VHDL syntax error at ._main_controller.vhd(1) near text °" {  } { { "._main_controller.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._main_controller.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150054 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._main_controller.vhd(1) " "VHDL syntax error at ._main_controller.vhd(1) near text " {  } { { "._main_controller.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._main_controller.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150054 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._main_controller.vhd(1) " "VHDL syntax error at ._main_controller.vhd(1) near text " {  } { { "._main_controller.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._main_controller.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150054 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "š ._main_controller.vhd(1) " "VHDL syntax error at ._main_controller.vhd(1) near text š" {  } { { "._main_controller.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._main_controller.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150054 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._main_controller.vhd(1) " "VHDL syntax error at ._main_controller.vhd(1) near text " {  } { { "._main_controller.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._main_controller.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150054 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._main_controller.vhd(1) " "VHDL syntax error at ._main_controller.vhd(1) near text " {  } { { "._main_controller.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._main_controller.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "._main_controller.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ._main_controller.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530984150054 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._lsb_main.vhd(1) " "VHDL syntax error at ._lsb_main.vhd(1) near text " {  } { { "._lsb_main.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_main.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150054 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" ._lsb_main.vhd(1) " "VHDL syntax error at ._lsb_main.vhd(1) near text \"\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "._lsb_main.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_main.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150054 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._lsb_main.vhd(1) " "VHDL syntax error at ._lsb_main.vhd(1) near text " {  } { { "._lsb_main.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_main.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150054 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._lsb_main.vhd(1) " "VHDL syntax error at ._lsb_main.vhd(1) near text " {  } { { "._lsb_main.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_main.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150054 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._lsb_main.vhd(1) " "VHDL syntax error at ._lsb_main.vhd(1) near text " {  } { { "._lsb_main.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_main.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150054 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._lsb_main.vhd(1) " "VHDL syntax error at ._lsb_main.vhd(1) near text " {  } { { "._lsb_main.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_main.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150054 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._lsb_main.vhd(1) " "VHDL syntax error at ._lsb_main.vhd(1) near text " {  } { { "._lsb_main.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_main.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150054 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "° ._lsb_main.vhd(1) " "VHDL syntax error at ._lsb_main.vhd(1) near text °" {  } { { "._lsb_main.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_main.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150054 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._lsb_main.vhd(1) " "VHDL syntax error at ._lsb_main.vhd(1) near text " {  } { { "._lsb_main.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_main.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150054 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._lsb_main.vhd(1) " "VHDL syntax error at ._lsb_main.vhd(1) near text " {  } { { "._lsb_main.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_main.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150054 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "š ._lsb_main.vhd(1) " "VHDL syntax error at ._lsb_main.vhd(1) near text š" {  } { { "._lsb_main.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_main.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150054 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "˜ ._lsb_main.vhd(1) " "VHDL syntax error at ._lsb_main.vhd(1) near text ˜" {  } { { "._lsb_main.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_main.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150054 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._lsb_main.vhd(1) " "VHDL syntax error at ._lsb_main.vhd(1) near text " {  } { { "._lsb_main.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_main.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150054 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._lsb_main.vhd(1) " "VHDL syntax error at ._lsb_main.vhd(1) near text " {  } { { "._lsb_main.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_main.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "._lsb_main.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ._lsb_main.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530984150069 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._lsb_counter.vhd(1) " "VHDL syntax error at ._lsb_counter.vhd(1) near text " {  } { { "._lsb_counter.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_counter.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150069 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" ._lsb_counter.vhd(1) " "VHDL syntax error at ._lsb_counter.vhd(1) near text \"\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "._lsb_counter.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_counter.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150069 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._lsb_counter.vhd(1) " "VHDL syntax error at ._lsb_counter.vhd(1) near text " {  } { { "._lsb_counter.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_counter.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150069 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._lsb_counter.vhd(1) " "VHDL syntax error at ._lsb_counter.vhd(1) near text " {  } { { "._lsb_counter.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_counter.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150069 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._lsb_counter.vhd(1) " "VHDL syntax error at ._lsb_counter.vhd(1) near text " {  } { { "._lsb_counter.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_counter.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150069 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._lsb_counter.vhd(1) " "VHDL syntax error at ._lsb_counter.vhd(1) near text " {  } { { "._lsb_counter.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_counter.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150069 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._lsb_counter.vhd(1) " "VHDL syntax error at ._lsb_counter.vhd(1) near text " {  } { { "._lsb_counter.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_counter.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150069 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "° ._lsb_counter.vhd(1) " "VHDL syntax error at ._lsb_counter.vhd(1) near text °" {  } { { "._lsb_counter.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_counter.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150069 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._lsb_counter.vhd(1) " "VHDL syntax error at ._lsb_counter.vhd(1) near text " {  } { { "._lsb_counter.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_counter.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150069 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._lsb_counter.vhd(1) " "VHDL syntax error at ._lsb_counter.vhd(1) near text " {  } { { "._lsb_counter.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_counter.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150069 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "š ._lsb_counter.vhd(1) " "VHDL syntax error at ._lsb_counter.vhd(1) near text š" {  } { { "._lsb_counter.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_counter.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150069 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "˜ ._lsb_counter.vhd(1) " "VHDL syntax error at ._lsb_counter.vhd(1) near text ˜" {  } { { "._lsb_counter.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_counter.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150069 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._lsb_counter.vhd(1) " "VHDL syntax error at ._lsb_counter.vhd(1) near text " {  } { { "._lsb_counter.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_counter.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150069 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._lsb_counter.vhd(1) " "VHDL syntax error at ._lsb_counter.vhd(1) near text " {  } { { "._lsb_counter.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_counter.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "._lsb_counter.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ._lsb_counter.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530984150085 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._input_control.vhd(1) " "VHDL syntax error at ._input_control.vhd(1) near text " {  } { { "._input_control.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._input_control.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150085 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" ._input_control.vhd(1) " "VHDL syntax error at ._input_control.vhd(1) near text \"\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "._input_control.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._input_control.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150085 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._input_control.vhd(1) " "VHDL syntax error at ._input_control.vhd(1) near text " {  } { { "._input_control.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._input_control.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150085 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._input_control.vhd(1) " "VHDL syntax error at ._input_control.vhd(1) near text " {  } { { "._input_control.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._input_control.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150085 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._input_control.vhd(1) " "VHDL syntax error at ._input_control.vhd(1) near text " {  } { { "._input_control.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._input_control.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150085 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._input_control.vhd(1) " "VHDL syntax error at ._input_control.vhd(1) near text " {  } { { "._input_control.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._input_control.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150085 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._input_control.vhd(1) " "VHDL syntax error at ._input_control.vhd(1) near text " {  } { { "._input_control.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._input_control.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150085 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "° ._input_control.vhd(1) " "VHDL syntax error at ._input_control.vhd(1) near text °" {  } { { "._input_control.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._input_control.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150085 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._input_control.vhd(1) " "VHDL syntax error at ._input_control.vhd(1) near text " {  } { { "._input_control.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._input_control.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150085 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._input_control.vhd(1) " "VHDL syntax error at ._input_control.vhd(1) near text " {  } { { "._input_control.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._input_control.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150085 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "š ._input_control.vhd(1) " "VHDL syntax error at ._input_control.vhd(1) near text š" {  } { { "._input_control.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._input_control.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150085 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "˜ ._input_control.vhd(1) " "VHDL syntax error at ._input_control.vhd(1) near text ˜" {  } { { "._input_control.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._input_control.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150085 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._input_control.vhd(1) " "VHDL syntax error at ._input_control.vhd(1) near text " {  } { { "._input_control.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._input_control.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150085 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._input_control.vhd(1) " "VHDL syntax error at ._input_control.vhd(1) near text " {  } { { "._input_control.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._input_control.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "._input_control.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ._input_control.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530984150100 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._dut_test_code.vhd(1) " "VHDL syntax error at ._dut_test_code.vhd(1) near text " {  } { { "._dut_test_code.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._dut_test_code.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150100 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" ._dut_test_code.vhd(1) " "VHDL syntax error at ._dut_test_code.vhd(1) near text \"\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "._dut_test_code.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._dut_test_code.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150100 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._dut_test_code.vhd(1) " "VHDL syntax error at ._dut_test_code.vhd(1) near text " {  } { { "._dut_test_code.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._dut_test_code.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150100 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._dut_test_code.vhd(1) " "VHDL syntax error at ._dut_test_code.vhd(1) near text " {  } { { "._dut_test_code.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._dut_test_code.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150100 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._dut_test_code.vhd(1) " "VHDL syntax error at ._dut_test_code.vhd(1) near text " {  } { { "._dut_test_code.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._dut_test_code.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150100 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._dut_test_code.vhd(1) " "VHDL syntax error at ._dut_test_code.vhd(1) near text " {  } { { "._dut_test_code.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._dut_test_code.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150100 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._dut_test_code.vhd(1) " "VHDL syntax error at ._dut_test_code.vhd(1) near text " {  } { { "._dut_test_code.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._dut_test_code.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150100 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "° ._dut_test_code.vhd(1) " "VHDL syntax error at ._dut_test_code.vhd(1) near text °" {  } { { "._dut_test_code.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._dut_test_code.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150100 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._dut_test_code.vhd(1) " "VHDL syntax error at ._dut_test_code.vhd(1) near text " {  } { { "._dut_test_code.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._dut_test_code.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150100 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._dut_test_code.vhd(1) " "VHDL syntax error at ._dut_test_code.vhd(1) near text " {  } { { "._dut_test_code.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._dut_test_code.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150100 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "š ._dut_test_code.vhd(1) " "VHDL syntax error at ._dut_test_code.vhd(1) near text š" {  } { { "._dut_test_code.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._dut_test_code.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150100 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._dut_test_code.vhd(1) " "VHDL syntax error at ._dut_test_code.vhd(1) near text " {  } { { "._dut_test_code.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._dut_test_code.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150100 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._dut_test_code.vhd(1) " "VHDL syntax error at ._dut_test_code.vhd(1) near text " {  } { { "._dut_test_code.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._dut_test_code.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "._dut_test_code.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ._dut_test_code.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530984150100 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._count_12bit.vhd(1) " "VHDL syntax error at ._count_12bit.vhd(1) near text " {  } { { "._count_12bit.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._count_12bit.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150100 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" ._count_12bit.vhd(1) " "VHDL syntax error at ._count_12bit.vhd(1) near text \"\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "._count_12bit.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._count_12bit.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150100 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._count_12bit.vhd(1) " "VHDL syntax error at ._count_12bit.vhd(1) near text " {  } { { "._count_12bit.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._count_12bit.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150100 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._count_12bit.vhd(1) " "VHDL syntax error at ._count_12bit.vhd(1) near text " {  } { { "._count_12bit.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._count_12bit.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150100 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._count_12bit.vhd(1) " "VHDL syntax error at ._count_12bit.vhd(1) near text " {  } { { "._count_12bit.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._count_12bit.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150100 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._count_12bit.vhd(1) " "VHDL syntax error at ._count_12bit.vhd(1) near text " {  } { { "._count_12bit.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._count_12bit.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150100 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._count_12bit.vhd(1) " "VHDL syntax error at ._count_12bit.vhd(1) near text " {  } { { "._count_12bit.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._count_12bit.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150100 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "° ._count_12bit.vhd(1) " "VHDL syntax error at ._count_12bit.vhd(1) near text °" {  } { { "._count_12bit.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._count_12bit.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150100 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._count_12bit.vhd(1) " "VHDL syntax error at ._count_12bit.vhd(1) near text " {  } { { "._count_12bit.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._count_12bit.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150100 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._count_12bit.vhd(1) " "VHDL syntax error at ._count_12bit.vhd(1) near text " {  } { { "._count_12bit.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._count_12bit.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150100 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "š ._count_12bit.vhd(1) " "VHDL syntax error at ._count_12bit.vhd(1) near text š" {  } { { "._count_12bit.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._count_12bit.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150100 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "˜ ._count_12bit.vhd(1) " "VHDL syntax error at ._count_12bit.vhd(1) near text ˜" {  } { { "._count_12bit.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._count_12bit.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150100 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._count_12bit.vhd(1) " "VHDL syntax error at ._count_12bit.vhd(1) near text " {  } { { "._count_12bit.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._count_12bit.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150100 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._count_12bit.vhd(1) " "VHDL syntax error at ._count_12bit.vhd(1) near text " {  } { { "._count_12bit.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._count_12bit.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "._count_12bit.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ._count_12bit.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530984150116 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._ClockDownFPGA_out_clock.vhd(1) " "VHDL syntax error at ._ClockDownFPGA_out_clock.vhd(1) near text " {  } { { "._ClockDownFPGA_out_clock.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDownFPGA_out_clock.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150116 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" ._ClockDownFPGA_out_clock.vhd(1) " "VHDL syntax error at ._ClockDownFPGA_out_clock.vhd(1) near text \"\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "._ClockDownFPGA_out_clock.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDownFPGA_out_clock.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150116 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._ClockDownFPGA_out_clock.vhd(1) " "VHDL syntax error at ._ClockDownFPGA_out_clock.vhd(1) near text " {  } { { "._ClockDownFPGA_out_clock.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDownFPGA_out_clock.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150116 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._ClockDownFPGA_out_clock.vhd(1) " "VHDL syntax error at ._ClockDownFPGA_out_clock.vhd(1) near text " {  } { { "._ClockDownFPGA_out_clock.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDownFPGA_out_clock.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150116 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._ClockDownFPGA_out_clock.vhd(1) " "VHDL syntax error at ._ClockDownFPGA_out_clock.vhd(1) near text " {  } { { "._ClockDownFPGA_out_clock.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDownFPGA_out_clock.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150116 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._ClockDownFPGA_out_clock.vhd(1) " "VHDL syntax error at ._ClockDownFPGA_out_clock.vhd(1) near text " {  } { { "._ClockDownFPGA_out_clock.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDownFPGA_out_clock.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150116 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._ClockDownFPGA_out_clock.vhd(1) " "VHDL syntax error at ._ClockDownFPGA_out_clock.vhd(1) near text " {  } { { "._ClockDownFPGA_out_clock.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDownFPGA_out_clock.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150116 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "° ._ClockDownFPGA_out_clock.vhd(1) " "VHDL syntax error at ._ClockDownFPGA_out_clock.vhd(1) near text °" {  } { { "._ClockDownFPGA_out_clock.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDownFPGA_out_clock.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150116 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._ClockDownFPGA_out_clock.vhd(1) " "VHDL syntax error at ._ClockDownFPGA_out_clock.vhd(1) near text " {  } { { "._ClockDownFPGA_out_clock.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDownFPGA_out_clock.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150116 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._ClockDownFPGA_out_clock.vhd(1) " "VHDL syntax error at ._ClockDownFPGA_out_clock.vhd(1) near text " {  } { { "._ClockDownFPGA_out_clock.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDownFPGA_out_clock.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150116 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "š ._ClockDownFPGA_out_clock.vhd(1) " "VHDL syntax error at ._ClockDownFPGA_out_clock.vhd(1) near text š" {  } { { "._ClockDownFPGA_out_clock.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDownFPGA_out_clock.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150116 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "˜ ._ClockDownFPGA_out_clock.vhd(1) " "VHDL syntax error at ._ClockDownFPGA_out_clock.vhd(1) near text ˜" {  } { { "._ClockDownFPGA_out_clock.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDownFPGA_out_clock.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150116 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._ClockDownFPGA_out_clock.vhd(1) " "VHDL syntax error at ._ClockDownFPGA_out_clock.vhd(1) near text " {  } { { "._ClockDownFPGA_out_clock.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDownFPGA_out_clock.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150116 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._ClockDownFPGA_out_clock.vhd(1) " "VHDL syntax error at ._ClockDownFPGA_out_clock.vhd(1) near text " {  } { { "._ClockDownFPGA_out_clock.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDownFPGA_out_clock.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "._clockdownfpga_out_clock.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ._clockdownfpga_out_clock.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530984150116 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._ClockDown.vhd(1) " "VHDL syntax error at ._ClockDown.vhd(1) near text " {  } { { "._ClockDown.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDown.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150132 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" ._ClockDown.vhd(1) " "VHDL syntax error at ._ClockDown.vhd(1) near text \"\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "._ClockDown.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDown.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150132 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._ClockDown.vhd(1) " "VHDL syntax error at ._ClockDown.vhd(1) near text " {  } { { "._ClockDown.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDown.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150132 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._ClockDown.vhd(1) " "VHDL syntax error at ._ClockDown.vhd(1) near text " {  } { { "._ClockDown.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDown.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150132 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._ClockDown.vhd(1) " "VHDL syntax error at ._ClockDown.vhd(1) near text " {  } { { "._ClockDown.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDown.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150132 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._ClockDown.vhd(1) " "VHDL syntax error at ._ClockDown.vhd(1) near text " {  } { { "._ClockDown.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDown.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150132 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._ClockDown.vhd(1) " "VHDL syntax error at ._ClockDown.vhd(1) near text " {  } { { "._ClockDown.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDown.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150132 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "° ._ClockDown.vhd(1) " "VHDL syntax error at ._ClockDown.vhd(1) near text °" {  } { { "._ClockDown.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDown.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150132 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._ClockDown.vhd(1) " "VHDL syntax error at ._ClockDown.vhd(1) near text " {  } { { "._ClockDown.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDown.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150132 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._ClockDown.vhd(1) " "VHDL syntax error at ._ClockDown.vhd(1) near text " {  } { { "._ClockDown.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDown.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150132 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "š ._ClockDown.vhd(1) " "VHDL syntax error at ._ClockDown.vhd(1) near text š" {  } { { "._ClockDown.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDown.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150132 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "˜ ._ClockDown.vhd(1) " "VHDL syntax error at ._ClockDown.vhd(1) near text ˜" {  } { { "._ClockDown.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDown.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150132 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._ClockDown.vhd(1) " "VHDL syntax error at ._ClockDown.vhd(1) near text " {  } { { "._ClockDown.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDown.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150132 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._ClockDown.vhd(1) " "VHDL syntax error at ._ClockDown.vhd(1) near text " {  } { { "._ClockDown.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDown.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530984150132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "._clockdown.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ._clockdown.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530984150132 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 133 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 133 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "633 " "Peak virtual memory: 633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530984150241 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jul 07 12:22:30 2018 " "Processing ended: Sat Jul 07 12:22:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530984150241 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530984150241 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530984150241 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530984150241 ""}
