#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sat Apr 16 02:19:35 2022
# Process ID: 17842
# Current directory: /home/juan/Documents/FPGA/Aguilera_Mardones_T4_3_2_IPD432/PYTHON_SRC
# Command line: vivado
# Log file: /home/juan/Documents/FPGA/Aguilera_Mardones_T4_3_2_IPD432/PYTHON_SRC/vivado.log
# Journal file: /home/juan/Documents/FPGA/Aguilera_Mardones_T4_3_2_IPD432/PYTHON_SRC/vivado.jou
# Running On: JuanHp, OS: Linux, CPU Frequency: 2600.000 MHz, CPU Physical cores: 6, Host memory: 12308 MB
#-----------------------------------------------------------
start_gui
open_project /home/juan/Documents/FPGA/TestP3_2_2/vivado/project_1/project_1.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/juan/Documents/FPGA/TestP3_2_2/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  /home/juan/Documents/FPGA/TestP3_2_2/eucTest1024_float [current_project]
update_ip_catalog
create_bd_cell -type ip -vlnv xilinx.com:hls:eucHW:1.0 eucHW_1
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_nets eucHW_0_interrupt] [get_bd_cells eucHW_0]
set_property location {1 191 -207} [get_bd_cells eucHW_1]
set_property name eucHW_0 [get_bd_cells eucHW_1]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/eucHW_0/s_axi_control} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins eucHW_0/s_axi_control]
connect_bd_net [get_bd_pins eucHW_0/interrupt] [get_bd_pins processing_system7_0/IRQ_F2P]
validate_bd_design
validate_bd_design -force
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file /home/juan/Documents/FPGA/TestP3_2_2/vitis_float/design_1_wrapper.xsa
