// Seed: 671468774
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    output tri1 id_2,
    input wire id_3,
    input supply1 id_4,
    input tri id_5,
    input supply1 id_6,
    input uwire id_7,
    output wand id_8,
    input supply1 id_9,
    input wor id_10,
    input tri1 id_11,
    output tri1 id_12,
    input wand id_13,
    output tri id_14,
    input wand id_15,
    output wand id_16
    , id_28,
    output uwire id_17,
    input uwire id_18,
    input supply0 id_19,
    input tri1 id_20,
    output wor id_21,
    input wire id_22,
    output wire id_23,
    input uwire id_24,
    input supply1 id_25,
    output tri1 id_26
);
  assign id_17 = id_3;
  logic id_29;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    input wire id_2,
    input tri1 id_3,
    output supply1 id_4,
    input supply1 id_5
);
  assign id_4 = id_3;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_4,
      id_1,
      id_0,
      id_3,
      id_3,
      id_5,
      id_4,
      id_5,
      id_5,
      id_1,
      id_4,
      id_3,
      id_4,
      id_0,
      id_4,
      id_4,
      id_2,
      id_3,
      id_3,
      id_4,
      id_0,
      id_4,
      id_1,
      id_0,
      id_4
  );
  assign modCall_1.id_7 = 0;
  assign id_4 = 1'd0;
  wire id_7;
  ;
  wire id_8;
endmodule
