
Starting:    D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\mbin\synbatch.exe
Install:     D:\Microsemi\Libero_SoC_v11.9\SynplifyPro
Hostname:    YOGA
Date:        Tue Apr 09 15:43:04 2019
Version:     L-2016.09M-SP1-5

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log AD_ACQ_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


auto_infer_blackbox is not supported in current product.

log file: "D:\FPGA\a3p1000_CAN\synthesis\AD_ACQ.srr"

Running: synthesis in foreground



Running AD_ACQ_syn|synthesis


Running: compile (Compile) on AD_ACQ_syn|synthesis
# Tue Apr 09 15:43:04 2019


Running: compile_flow (Compile Process) on AD_ACQ_syn|synthesis
# Tue Apr 09 15:43:04 2019


Running: compiler (Compile Input) on AD_ACQ_syn|synthesis
# Tue Apr 09 15:43:04 2019

Copied D:\FPGA\a3p1000_CAN\synthesis\synwork\AD_ACQ_comp.srs to D:\FPGA\a3p1000_CAN\synthesis\AD_ACQ.srs


compiler completed
# Tue Apr 09 15:43:07 2019

Return Code: 0
Run Time:00h:00m:03s


Running: multi_srs_gen (Multi-srs Generator) on AD_ACQ_syn|synthesis
# Tue Apr 09 15:43:07 2019


multi_srs_gen completed
# Tue Apr 09 15:43:07 2019

Return Code: 0
Run Time:00h:00m:00s

Copied D:\FPGA\a3p1000_CAN\synthesis\synwork\AD_ACQ_mult.srs to D:\FPGA\a3p1000_CAN\synthesis\AD_ACQ.srs

Complete: Compile Process on AD_ACQ_syn|synthesis


Running: premap (Pre-mapping) on AD_ACQ_syn|synthesis
# Tue Apr 09 15:43:07 2019


premap completed with warnings
# Tue Apr 09 15:43:08 2019

Return Code: 1
Run Time:00h:00m:01s

Complete: Compile on AD_ACQ_syn|synthesis


Running: map (Map) on AD_ACQ_syn|synthesis
# Tue Apr 09 15:43:08 2019

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on AD_ACQ_syn|synthesis
# Tue Apr 09 15:43:08 2019

Copied D:\FPGA\a3p1000_CAN\synthesis\synwork\AD_ACQ_m.srm to D:\FPGA\a3p1000_CAN\synthesis\AD_ACQ.srm


fpga_mapper completed with warnings
# Tue Apr 09 15:43:14 2019

Return Code: 1
Run Time:00h:00m:06s

Complete: Map on AD_ACQ_syn|synthesis

Complete: Logic Synthesis on AD_ACQ_syn|synthesis

TCL script complete: "AD_ACQ_syn.tcl"

exit status=0

exit status=0

License checkin: synplifypro_actel

