/***************************************
* Auto generated by BFGen, do not edit *
***************************************/

/*
   bfgen -o cdefs -I defs/cc26xx/ssi.bf cdefs_use_reg_comment=0                \
     cdefs_use_field_comment=0 cdefs_use_field_get=0 cdefs_use_field_set=0     \
     cdefs_use_field_shift=0 cdefs_use_field_shifted_mask=2                    \
     cdefs_use_field_shifter=2 cdefs_use_reg_comment=0                         \
     cdefs_use_value_comment=0 doc_field_doc_column=0                          \
     doc_field_longname_column=0 doc_lsb_on_left=0 doc_reg_address_column=0    \
     doc_reg_direction_column=0 doc_reg_doc_column=0 doc_reg_longname_column=0 \
     doc_split_width=0
*/

#ifndef _CC26XX_SSI_BFGEN_DEFS_
#define _CC26XX_SSI_BFGEN_DEFS_

#define CC26XX_SSI_CR0_ADDR                          0x00000000
  #define CC26XX_SSI_CR0_DSS(v)                    ((CC26XX_SSI_CR0_DSS_##v) << 0)
    #define CC26XX_SSI_CR0_DSS_11_BIT                0x00000000
    #define CC26XX_SSI_CR0_DSS_12_BIT                0x00000000
    #define CC26XX_SSI_CR0_DSS_13_BIT                0x00000000
    #define CC26XX_SSI_CR0_DSS_14_BIT                0x00000000
    #define CC26XX_SSI_CR0_DSS_15_BIT                0x00000000
    #define CC26XX_SSI_CR0_DSS_16_BIT                0x00000000
    #define CC26XX_SSI_CR0_DSS_4_BIT                 0x00000003
    #define CC26XX_SSI_CR0_DSS_5_BIT                 0x00000004
    #define CC26XX_SSI_CR0_DSS_6_BIT                 0x00000005
    #define CC26XX_SSI_CR0_DSS_7_BIT                 0x00000006
    #define CC26XX_SSI_CR0_DSS_8_BIT                 0x00000007
    #define CC26XX_SSI_CR0_DSS_9_BIT                 0x00000008
    #define CC26XX_SSI_CR0_DSS_10_BIT                0x00000009
  #define CC26XX_SSI_CR0_FRF(v)                    ((CC26XX_SSI_CR0_FRF_##v) << 4)
    #define CC26XX_SSI_CR0_FRF_MOTOROLA_SPI          0x00000000
    #define CC26XX_SSI_CR0_FRF_TI_SYNC_SERIAL        0x00000001
    #define CC26XX_SSI_CR0_FRF_NATIONAL_MICROWIRE    0x00000002
  #define CC26XX_SSI_CR0_SPO                       0x00000040
  #define CC26XX_SSI_CR0_SPH                       0x00000080
  #define CC26XX_SSI_CR0_SCR(v)                    ((v) << 8)

#define CC26XX_SSI_CR1_ADDR                          0x00000004
  #define CC26XX_SSI_CR1_LBM                       0x00000001
  #define CC26XX_SSI_CR1_SSE(v)                    ((CC26XX_SSI_CR1_SSE_##v) << 1)
    #define CC26XX_SSI_CR1_SSE_SSI_DISABLED          0x00000000
    #define CC26XX_SSI_CR1_SSE_SSI_ENABLED           0x00000001
  #define CC26XX_SSI_CR1_MS(v)                     ((CC26XX_SSI_CR1_MS_##v) << 2)
    #define CC26XX_SSI_CR1_MS_MASTER                 0x00000000
    #define CC26XX_SSI_CR1_MS_SLAVE                  0x00000001
  #define CC26XX_SSI_CR1_SOD                       0x00000008

#define CC26XX_SSI_DR_ADDR                           0x00000008
  #define CC26XX_SSI_DR_DATA(v)                    ((v) << 0)

#define CC26XX_SSI_SR_ADDR                           0x0000000c
  #define CC26XX_SSI_SR_TFE                        0x00000001
  #define CC26XX_SSI_SR_TNF                        0x00000002
  #define CC26XX_SSI_SR_RNE                        0x00000004
  #define CC26XX_SSI_SR_RFF                        0x00000008
  #define CC26XX_SSI_SR_BSY                        0x00000010

#define CC26XX_SSI_CPSR_ADDR                         0x00000010
  #define CC26XX_SSI_CPSR_CPSDVSR(v)               ((v) << 0)

#define CC26XX_SSI_IMSC_ADDR                         0x00000014
  #define CC26XX_SSI_IMSC_RORIM                    0x00000001
  #define CC26XX_SSI_IMSC_RTIM                     0x00000002
  #define CC26XX_SSI_IMSC_RXIM                     0x00000004
  #define CC26XX_SSI_IMSC_TXIM                     0x00000008

#define CC26XX_SSI_RIS_ADDR                          0x00000018
  #define CC26XX_SSI_RIS_RORRIS                    0x00000001
  #define CC26XX_SSI_RIS_RTRIS                     0x00000002
  #define CC26XX_SSI_RIS_RXRIS                     0x00000004
  #define CC26XX_SSI_RIS_TXRIS                     0x00000008

#define CC26XX_SSI_MIS_ADDR                          0x0000001c
  #define CC26XX_SSI_MIS_RORMIS                    0x00000001
  #define CC26XX_SSI_MIS_RTMIS                     0x00000002
  #define CC26XX_SSI_MIS_RXMIS                     0x00000004
  #define CC26XX_SSI_MIS_TXMIS                     0x00000008

#define CC26XX_SSI_ICR_ADDR                          0x00000020
  #define CC26XX_SSI_ICR_RORIC                     0x00000001
  #define CC26XX_SSI_ICR_RTIC                      0x00000002

#define CC26XX_SSI_DMACR_ADDR                        0x00000024
  #define CC26XX_SSI_DMACR_RXDMAE                  0x00000001
  #define CC26XX_SSI_DMACR_TXDMAE                  0x00000002

#define CC26XX_SSI_PERIPHID0_ADDR                    0x00000fe0
  #define CC26XX_SSI_PERIPHID0_PARTNUMBER0(v)      ((v) << 0)

#define CC26XX_SSI_PERIPHID1_ADDR                    0x00000fe4
  #define CC26XX_SSI_PERIPHID1_PARTNUMBER1(v)      ((v) << 0)
  #define CC26XX_SSI_PERIPHID1_DESIGNER0(v)        ((v) << 4)

#define CC26XX_SSI_PERIPHID2_ADDR                    0x00000fe8
  #define CC26XX_SSI_PERIPHID2_DESIGNER1(v)        ((v) << 0)
  #define CC26XX_SSI_PERIPHID2_REVISION(v)         ((v) << 4)

#define CC26XX_SSI_PERIPHID3_ADDR                    0x00000fec
  #define CC26XX_SSI_PERIPHID3_CONFIGURATION(v)    ((v) << 0)

#define CC26XX_SSI_PCELLID0_ADDR                     0x00000ff0

#define CC26XX_SSI_PCELLID1_ADDR                     0x00000ff4

#define CC26XX_SSI_PCELLID2_ADDR                     0x00000ff8

#define CC26XX_SSI_PCELLID3_ADDR                     0x00000ffc

#endif

