INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 06:17:33 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : image_resize
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 oehb0/data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            muli2/multiply_unit/q2_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 0.855ns (17.994%)  route 3.897ns (82.006%))
  Logic Levels:           10  (CARRY4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 6.510 - 6.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.537     0.537    oehb0/clk
                         FDCE                                         r  oehb0/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.175     0.712 f  oehb0/data_reg_reg[0]/Q
                         net (fo=6, unplaced)         0.466     1.178    tehb0/Q[0]
                         LUT5 (Prop_lut5_I0_O)        0.123     1.301 r  tehb0/dataOutArray[0]0_carry_i_9/O
                         net (fo=4, unplaced)         0.294     1.595    tehb0/dataOutArray[0]0_carry_i_9_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     1.638 r  tehb0/dataOutArray[0]0_carry_i_10/O
                         net (fo=2, unplaced)         0.281     1.919    tehb0/dataOutArray[0]0_carry_i_10_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     1.962 f  tehb0/data_reg[5]_i_5/O
                         net (fo=4, unplaced)         0.294     2.256    tehb0/addi6_dataOutArray_0[2]
                         LUT5 (Prop_lut5_I4_O)        0.045     2.301 r  tehb0/dataOutArray[0]0_carry_i_1__0/O
                         net (fo=1, unplaced)         0.000     2.301    cmpi2/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.211     2.512 f  cmpi2/dataOutArray[0]0_carry/CO[3]
                         net (fo=16, unplaced)        0.682     3.194    tehb0/CO[0]
                         LUT5 (Prop_lut5_I0_O)        0.043     3.237 f  tehb0/data_reg[0]_i_2__2/O
                         net (fo=8, unplaced)         0.308     3.545    control_merge5/oehb1/data_reg_reg[0]_6
                         LUT5 (Prop_lut5_I2_O)        0.043     3.588 r  control_merge5/oehb1/full_reg_i_3__3/O
                         net (fo=20, unplaced)        0.330     3.918    control_merge5/oehb1/data_reg_reg[0]_3
                         LUT5 (Prop_lut5_I2_O)        0.043     3.961 f  control_merge5/oehb1/data_reg[5]_i_4/O
                         net (fo=14, unplaced)        0.321     4.282    control_merge4/oehb1/data_reg_reg[5]
                         LUT6 (Prop_lut6_I4_O)        0.043     4.325 r  control_merge4/oehb1/data_reg[5]_i_6__0/O
                         net (fo=12, unplaced)        0.455     4.780    mux7/tehb1/data_reg_reg[5]_0
                         LUT6 (Prop_lut6_I1_O)        0.043     4.823 r  mux7/tehb1/q2_reg_i_7/O
                         net (fo=3, unplaced)         0.466     5.289    muli2/multiply_unit/A[0]
                         DSP48E1                                      r  muli2/multiply_unit/q2_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=756, unset)          0.510     6.510    muli2/multiply_unit/clk
                         DSP48E1                                      r  muli2/multiply_unit/q2_reg/CLK
                         clock pessimism              0.000     6.510    
                         clock uncertainty           -0.035     6.475    
                         DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.261     6.214    muli2/multiply_unit/q2_reg
  -------------------------------------------------------------------
                         required time                          6.214    
                         arrival time                          -5.289    
  -------------------------------------------------------------------
                         slack                                  0.925    




report_timing: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2466.613 ; gain = 243.082 ; free physical = 187962 ; free virtual = 249457
