Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Feb 24 11:24:45 2023
| Host         : DESKTOP-6PS40RQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file tb_speed_iter_fft_timing_summary_routed.rpt -pb tb_speed_iter_fft_timing_summary_routed.pb -rpx tb_speed_iter_fft_timing_summary_routed.rpx -warn_on_violation
| Design       : tb_speed_iter_fft
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.211        0.000                      0                 1282        0.060        0.000                      0                 1282        1.616        0.000                       0                   440  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 2.750}        5.500           181.818         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.211        0.000                      0                 1282        0.060        0.000                      0                 1282        1.616        0.000                       0                   440  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.616ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/pipe_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/butterfly/cplx_but_4MUL_2ADD_2SUB/im_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.973ns  (logic 2.002ns (40.257%)  route 2.971ns (59.743%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 10.561 - 5.500 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.753     5.515    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X15Y41         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/pipe_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.419     5.934 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/pipe_cnt_reg[1]/Q
                         net (fo=70, routed)          1.290     7.225    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/p_1_in
    SLICE_X12Y42         LUT5 (Prop_lut5_I3_O)        0.299     7.524 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/o_DATA[2]_i_8/O
                         net (fo=1, routed)           0.000     7.524    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/S[2]
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.904 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.904    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[2]_i_2_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.021 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.021    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[6]_i_2_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.138 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.138    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[10]_i_2_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.255 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.255    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[14]_i_3_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.487 f  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[14]_i_2/O[0]
                         net (fo=16, routed)          1.060     9.547    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/D[14]
    SLICE_X11Y43         LUT3 (Prop_lut3_I0_O)        0.321     9.868 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/o_DATA[9]_i_1__3/O
                         net (fo=2, routed)           0.620    10.488    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/add_1_out[9]
    SLICE_X10Y43         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/im_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
    Y9                                                0.000     5.500 r  CLK (IN)
                         net (fo=0)                   0.000     5.500    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.920 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.892    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.983 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.578    10.561    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X10Y43         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/im_reg_reg[9]/C
                         clock pessimism              0.394    10.955    
                         clock uncertainty           -0.035    10.920    
    SLICE_X10Y43         FDRE (Setup_fdre_C_D)       -0.221    10.699    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/im_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         10.699    
                         arrival time                         -10.488    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_20/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/sub_1_out2_carry__1_i_1_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.017ns  (logic 4.009ns (79.914%)  route 1.008ns (20.086%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.054ns = ( 10.554 - 5.500 ) 
    Source Clock Delay      (SCD):    5.603ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.841     5.603    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    DSP48_X0Y15          DSP48E1                                      r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_20/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      4.009     9.612 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_20/P[25]
                         net (fo=1, routed)           1.008    10.620    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/sub_1_out2_carry__1_i_1_psdsp_n_1
    SLICE_X12Y34         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/sub_1_out2_carry__1_i_1_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
    Y9                                                0.000     5.500 r  CLK (IN)
                         net (fo=0)                   0.000     5.500    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.920 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.892    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.983 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.571    10.554    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/CLK_IBUF_BUFG
    SLICE_X12Y34         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/sub_1_out2_carry__1_i_1_psdsp_1/C
                         clock pessimism              0.394    10.948    
                         clock uncertainty           -0.035    10.913    
    SLICE_X12Y34         FDRE (Setup_fdre_C_D)       -0.028    10.885    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/sub_1_out2_carry__1_i_1_psdsp_1
  -------------------------------------------------------------------
                         required time                         10.885    
                         arrival time                         -10.620    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_10/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/sub_1_out2_carry__2_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.017ns  (logic 4.009ns (79.914%)  route 1.008ns (20.086%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 10.555 - 5.500 ) 
    Source Clock Delay      (SCD):    5.601ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.839     5.601    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    DSP48_X0Y14          DSP48E1                                      r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_10/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_CLK_P[29])
                                                      4.009     9.610 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_10/P[29]
                         net (fo=1, routed)           1.008    10.618    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/sub_1_out2_carry__2_i_1_psdsp_n
    SLICE_X12Y35         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/sub_1_out2_carry__2_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
    Y9                                                0.000     5.500 r  CLK (IN)
                         net (fo=0)                   0.000     5.500    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.920 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.892    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.983 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.572    10.555    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/CLK_IBUF_BUFG
    SLICE_X12Y35         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/sub_1_out2_carry__2_i_1_psdsp/C
                         clock pessimism              0.394    10.949    
                         clock uncertainty           -0.035    10.914    
    SLICE_X12Y35         FDRE (Setup_fdre_C_D)       -0.028    10.886    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/sub_1_out2_carry__2_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         10.886    
                         arrival time                         -10.618    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/pipe_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/butterfly/cplx_but_4MUL_2ADD_2SUB/re_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.938ns  (logic 2.031ns (41.130%)  route 2.907ns (58.870%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 10.558 - 5.500 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.753     5.515    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X15Y41         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/pipe_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.419     5.934 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/pipe_cnt_reg[1]/Q
                         net (fo=70, routed)          0.963     6.898    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/p_1_in
    SLICE_X12Y35         LUT5 (Prop_lut5_I3_O)        0.299     7.197 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/sub_1_out2_carry__0_i_1/O
                         net (fo=2, routed)           0.603     7.800    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/mult_out_10[3]
    SLICE_X13Y36         LUT6 (Prop_lut6_I0_O)        0.124     7.924 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/sub_1_out2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.924    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re_n_35
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.325 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.325    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__0_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.439 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.439    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__1_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.553 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.553    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__2_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.788 f  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__3/O[0]
                         net (fo=16, routed)          0.711     9.499    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/O[0]
    SLICE_X14Y39         LUT3 (Prop_lut3_I0_O)        0.325     9.824 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/re_reg[1]_i_1/O
                         net (fo=2, routed)           0.629    10.453    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out[1]
    SLICE_X14Y39         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/re_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
    Y9                                                0.000     5.500 r  CLK (IN)
                         net (fo=0)                   0.000     5.500    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.920 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.892    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.983 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.575    10.558    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X14Y39         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/re_reg_reg[1]/C
                         clock pessimism              0.431    10.989    
                         clock uncertainty           -0.035    10.954    
    SLICE_X14Y39         FDRE (Setup_fdre_C_D)       -0.217    10.737    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/re_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.737    
                         arrival time                         -10.453    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/pipe_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/butterfly/cplx_but_4MUL_2ADD_2SUB/re_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.890ns  (logic 2.031ns (41.534%)  route 2.859ns (58.466%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 10.558 - 5.500 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.753     5.515    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X15Y41         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/pipe_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.419     5.934 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/pipe_cnt_reg[1]/Q
                         net (fo=70, routed)          0.963     6.898    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/p_1_in
    SLICE_X12Y35         LUT5 (Prop_lut5_I3_O)        0.299     7.197 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/sub_1_out2_carry__0_i_1/O
                         net (fo=2, routed)           0.603     7.800    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/mult_out_10[3]
    SLICE_X13Y36         LUT6 (Prop_lut6_I0_O)        0.124     7.924 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/sub_1_out2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.924    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re_n_35
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.325 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.325    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__0_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.439 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.439    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__1_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.553 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.553    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__2_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.788 f  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__3/O[0]
                         net (fo=16, routed)          0.768     9.556    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/O[0]
    SLICE_X12Y39         LUT3 (Prop_lut3_I0_O)        0.325     9.881 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/re_reg[11]_i_1/O
                         net (fo=2, routed)           0.525    10.405    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out[11]
    SLICE_X12Y40         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/re_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
    Y9                                                0.000     5.500 r  CLK (IN)
                         net (fo=0)                   0.000     5.500    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.920 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.892    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.983 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.575    10.558    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X12Y40         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/re_reg_reg[11]/C
                         clock pessimism              0.431    10.989    
                         clock uncertainty           -0.035    10.954    
    SLICE_X12Y40         FDRE (Setup_fdre_C_D)       -0.261    10.693    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/re_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         10.693    
                         arrival time                         -10.405    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/pipe_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.874ns  (logic 2.002ns (41.078%)  route 2.872ns (58.922%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 10.561 - 5.500 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.753     5.515    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X15Y41         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/pipe_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.419     5.934 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/pipe_cnt_reg[1]/Q
                         net (fo=70, routed)          1.290     7.225    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/p_1_in
    SLICE_X12Y42         LUT5 (Prop_lut5_I3_O)        0.299     7.524 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/o_DATA[2]_i_8/O
                         net (fo=1, routed)           0.000     7.524    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/S[2]
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.904 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.904    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[2]_i_2_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.021 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.021    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[6]_i_2_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.138 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.138    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[10]_i_2_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.255 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.255    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[14]_i_3_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.487 f  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[14]_i_2/O[0]
                         net (fo=16, routed)          1.009     9.496    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/D[14]
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.321     9.817 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/o_DATA[7]_i_1__3/O
                         net (fo=2, routed)           0.572    10.389    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/D[7]
    SLICE_X10Y44         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
    Y9                                                0.000     5.500 r  CLK (IN)
                         net (fo=0)                   0.000     5.500    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.920 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.892    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.983 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.578    10.561    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/CLK_IBUF_BUFG
    SLICE_X10Y44         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[7]/C
                         clock pessimism              0.394    10.955    
                         clock uncertainty           -0.035    10.920    
    SLICE_X10Y44         FDRE (Setup_fdre_C_D)       -0.230    10.690    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[7]
  -------------------------------------------------------------------
                         required time                         10.690    
                         arrival time                         -10.389    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/pipe_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 1.983ns (40.897%)  route 2.866ns (59.103%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 10.560 - 5.500 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.753     5.515    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X15Y41         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/pipe_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.419     5.934 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/pipe_cnt_reg[1]/Q
                         net (fo=70, routed)          1.290     7.225    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/p_1_in
    SLICE_X12Y42         LUT5 (Prop_lut5_I3_O)        0.299     7.524 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/o_DATA[2]_i_8/O
                         net (fo=1, routed)           0.000     7.524    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/S[2]
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.904 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.904    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[2]_i_2_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.021 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.021    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[6]_i_2_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.138 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.138    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[10]_i_2_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.453 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[14]_i_3/O[3]
                         net (fo=14, routed)          0.988     9.441    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[14]_i_3_n_4
    SLICE_X11Y43         LUT3 (Prop_lut3_I1_O)        0.336     9.777 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/o_DATA[5]_i_1__3/O
                         net (fo=2, routed)           0.587    10.364    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/D[5]
    SLICE_X10Y42         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
    Y9                                                0.000     5.500 r  CLK (IN)
                         net (fo=0)                   0.000     5.500    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.920 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.892    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.983 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.577    10.560    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/CLK_IBUF_BUFG
    SLICE_X10Y42         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[5]/C
                         clock pessimism              0.394    10.954    
                         clock uncertainty           -0.035    10.919    
    SLICE_X10Y42         FDRE (Setup_fdre_C_D)       -0.248    10.671    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[5]
  -------------------------------------------------------------------
                         required time                         10.671    
                         arrival time                         -10.364    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 fft/w_address_gen/addr_reg/o_DATA_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/butterfly/cplx_but_4MUL_2ADD_2SUB/o_DATA[14]_i_4_psdsp_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.859ns  (logic 2.098ns (43.174%)  route 2.761ns (56.826%))
  Logic Levels:           6  (CARRY4=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 10.558 - 5.500 ) 
    Source Clock Delay      (SCD):    5.511ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.749     5.511    fft/w_address_gen/addr_reg/CLK_IBUF_BUFG
    SLICE_X14Y36         FDRE                                         r  fft/w_address_gen/addr_reg/o_DATA_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.518     6.029 r  fft/w_address_gen/addr_reg/o_DATA_reg_rep[1]/Q
                         net (fo=103, routed)         1.203     7.232    fft/w_address_gen/addr_reg/addr[1]
    SLICE_X16Y36         LUT6 (Prop_lut6_I1_O)        0.124     7.356 r  fft/w_address_gen/addr_reg/g3_b0/O
                         net (fo=1, routed)           0.000     7.356    fft/w_address_gen/addr_reg/g3_b0_n_0
    SLICE_X16Y36         MUXF7 (Prop_muxf7_I1_O)      0.214     7.570 r  fft/w_address_gen/addr_reg/mult_out_20_i_65/O
                         net (fo=1, routed)           0.905     8.475    fft/w_address_gen/addr_reg/mult_out_20_i_65_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I3_O)        0.297     8.772 r  fft/w_address_gen/addr_reg/mult_out_20_i_18/O
                         net (fo=1, routed)           0.000     8.772    fft/w_address_gen_n_26
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.285 r  fft/mult_out_20_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.285    fft/mult_out_20_i_4_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.402 r  fft/mult_out_20_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.402    fft/mult_out_20_i_3_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.717 r  fft/mult_out_20_i_2/O[3]
                         net (fo=2, routed)           0.653    10.371    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/w_value_i[11]
    SLICE_X11Y38         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/o_DATA[14]_i_4_psdsp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
    Y9                                                0.000     5.500 r  CLK (IN)
                         net (fo=0)                   0.000     5.500    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.920 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.892    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.983 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.575    10.558    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/o_DATA[14]_i_4_psdsp_4/C
                         clock pessimism              0.394    10.952    
                         clock uncertainty           -0.035    10.917    
    SLICE_X11Y38         FDRE (Setup_fdre_C_D)       -0.230    10.687    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/o_DATA[14]_i_4_psdsp_4
  -------------------------------------------------------------------
                         required time                         10.687    
                         arrival time                         -10.371    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/pipe_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/butterfly/cplx_but_4MUL_2ADD_2SUB/re_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 2.005ns (41.220%)  route 2.859ns (58.780%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 10.558 - 5.500 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.753     5.515    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X15Y41         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/pipe_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.419     5.934 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/pipe_cnt_reg[1]/Q
                         net (fo=70, routed)          0.963     6.898    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/p_1_in
    SLICE_X12Y35         LUT5 (Prop_lut5_I3_O)        0.299     7.197 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/sub_1_out2_carry__0_i_1/O
                         net (fo=2, routed)           0.603     7.800    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/mult_out_10[3]
    SLICE_X13Y36         LUT6 (Prop_lut6_I0_O)        0.124     7.924 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/sub_1_out2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.924    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re_n_35
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.325 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.325    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__0_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.439 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.439    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__1_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.752 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__2/O[3]
                         net (fo=14, routed)          0.772     9.524    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/o_DATA_reg[0]_0[3]
    SLICE_X14Y39         LUT3 (Prop_lut3_I1_O)        0.335     9.859 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/re_reg[5]_i_1/O
                         net (fo=2, routed)           0.521    10.379    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out[5]
    SLICE_X14Y39         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/re_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
    Y9                                                0.000     5.500 r  CLK (IN)
                         net (fo=0)                   0.000     5.500    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.920 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.892    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.983 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.575    10.558    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X14Y39         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/re_reg_reg[5]/C
                         clock pessimism              0.431    10.989    
                         clock uncertainty           -0.035    10.954    
    SLICE_X14Y39         FDRE (Setup_fdre_C_D)       -0.252    10.702    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/re_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         10.702    
                         arrival time                         -10.379    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/pipe_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/o_DATA_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 2.005ns (39.996%)  route 3.008ns (60.004%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 10.558 - 5.500 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.753     5.515    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X15Y41         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/pipe_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.419     5.934 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/pipe_cnt_reg[1]/Q
                         net (fo=70, routed)          0.963     6.898    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/p_1_in
    SLICE_X12Y35         LUT5 (Prop_lut5_I3_O)        0.299     7.197 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/sub_1_out2_carry__0_i_1/O
                         net (fo=2, routed)           0.603     7.800    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/mult_out_10[3]
    SLICE_X13Y36         LUT6 (Prop_lut6_I0_O)        0.124     7.924 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/sub_1_out2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.924    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re_n_35
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.325 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.325    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__0_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.439 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.439    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__1_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.553 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.553    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__2_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.788 f  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__3/O[0]
                         net (fo=16, routed)          0.768     9.556    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/O[0]
    SLICE_X12Y39         LUT3 (Prop_lut3_I0_O)        0.299     9.855 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/re_reg[10]_i_1/O
                         net (fo=2, routed)           0.674    10.528    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/D[10]
    SLICE_X16Y39         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/o_DATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
    Y9                                                0.000     5.500 r  CLK (IN)
                         net (fo=0)                   0.000     5.500    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.920 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.892    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.983 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.575    10.558    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/CLK_IBUF_BUFG
    SLICE_X16Y39         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/o_DATA_reg[10]/C
                         clock pessimism              0.394    10.952    
                         clock uncertainty           -0.035    10.917    
    SLICE_X16Y39         FDRE (Setup_fdre_C_D)       -0.045    10.872    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/o_DATA_reg[10]
  -------------------------------------------------------------------
                         required time                         10.872    
                         arrival time                         -10.528    
  -------------------------------------------------------------------
                         slack                                  0.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/o_DATA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/out_fifo/ram_unit_r/RAM_reg/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.635%)  route 0.272ns (62.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.592     1.539    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/CLK_IBUF_BUFG
    SLICE_X12Y39         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/o_DATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/o_DATA_reg[6]/Q
                         net (fo=2, routed)           0.272     1.975    fft/out_fifo/ram_unit_r/RAM_reg_1[6]
    RAMB18_X0Y17         RAMB18E1                                     r  fft/out_fifo/ram_unit_r/RAM_reg/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.904     2.099    fft/out_fifo/ram_unit_r/CLK_IBUF_BUFG
    RAMB18_X0Y17         RAMB18E1                                     r  fft/out_fifo/ram_unit_r/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.480     1.618    
    RAMB18_X0Y17         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.296     1.914    fft/out_fifo/ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/o_DATA_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/out_fifo/ram_unit_r/RAM_reg/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.164ns (37.106%)  route 0.278ns (62.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.592     1.539    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/CLK_IBUF_BUFG
    SLICE_X12Y39         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/o_DATA_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/o_DATA_reg[11]/Q
                         net (fo=2, routed)           0.278     1.981    fft/out_fifo/ram_unit_r/RAM_reg_1[11]
    RAMB18_X0Y17         RAMB18E1                                     r  fft/out_fifo/ram_unit_r/RAM_reg/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.904     2.099    fft/out_fifo/ram_unit_r/CLK_IBUF_BUFG
    RAMB18_X0Y17         RAMB18E1                                     r  fft/out_fifo/ram_unit_r/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.480     1.618    
    RAMB18_X0Y17         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                      0.296     1.914    fft/out_fifo/ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/workt_ram_unit_r/RAM_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.175%)  route 0.266ns (61.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.593     1.540    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/CLK_IBUF_BUFG
    SLICE_X8Y42          FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.164     1.704 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[2]/Q
                         net (fo=2, routed)           0.266     1.969    fft/workt_ram_unit_r/i_DATA_A[2]
    RAMB18_X0Y14         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.903     2.098    fft/workt_ram_unit_r/CLK_A
    RAMB18_X0Y14         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/CLKARDCLK
                         clock pessimism             -0.500     1.597    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.893    fft/workt_ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/workt_ram_unit_r/RAM_reg/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.164ns (36.378%)  route 0.287ns (63.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.594     1.541    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/CLK_IBUF_BUFG
    SLICE_X10Y44         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.164     1.705 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[14]/Q
                         net (fo=2, routed)           0.287     1.992    fft/workt_ram_unit_r/i_DATA_A[14]
    RAMB18_X0Y14         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.903     2.098    fft/workt_ram_unit_r/CLK_A
    RAMB18_X0Y14         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/CLKARDCLK
                         clock pessimism             -0.480     1.617    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[14])
                                                      0.296     1.913    fft/workt_ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/o_DATA_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/out_fifo/ram_unit_r/RAM_reg/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.164ns (36.121%)  route 0.290ns (63.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.592     1.539    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/CLK_IBUF_BUFG
    SLICE_X12Y39         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/o_DATA_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/o_DATA_reg[12]/Q
                         net (fo=2, routed)           0.290     1.993    fft/out_fifo/ram_unit_r/RAM_reg_1[12]
    RAMB18_X0Y17         RAMB18E1                                     r  fft/out_fifo/ram_unit_r/RAM_reg/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.904     2.099    fft/out_fifo/ram_unit_r/CLK_IBUF_BUFG
    RAMB18_X0Y17         RAMB18E1                                     r  fft/out_fifo/ram_unit_r/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.480     1.618    
    RAMB18_X0Y17         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                      0.296     1.914    fft/out_fifo/ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/o_DATA_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/workt_ram_unit_r/RAM_reg/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.146%)  route 0.270ns (67.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.593     1.540    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/CLK_IBUF_BUFG
    SLICE_X13Y40         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/o_DATA_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.128     1.668 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/o_DATA_reg[8]/Q
                         net (fo=2, routed)           0.270     1.938    fft/workt_ram_unit_r/i_DATA_B[8]
    RAMB18_X0Y14         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.900     2.095    fft/workt_ram_unit_r/CLK_B
    RAMB18_X0Y14         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.480     1.614    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.243     1.857    fft/workt_ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_im/o_DATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/workt_ram_unit_i/RAM_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.148ns (35.801%)  route 0.265ns (64.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.593     1.540    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_im/CLK_IBUF_BUFG
    SLICE_X10Y40         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_im/o_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.148     1.688 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_im/o_DATA_reg[2]/Q
                         net (fo=2, routed)           0.265     1.953    fft/workt_ram_unit_i/i_DATA_A[2]
    RAMB18_X0Y15         RAMB18E1                                     r  fft/workt_ram_unit_i/RAM_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.903     2.098    fft/workt_ram_unit_i/CLK_A
    RAMB18_X0Y15         RAMB18E1                                     r  fft/workt_ram_unit_i/RAM_reg/CLKARDCLK
                         clock pessimism             -0.480     1.617    
    RAMB18_X0Y15         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.243     1.860    fft/workt_ram_unit_i/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/workt_ram_unit_r/RAM_reg/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.119%)  route 0.327ns (69.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.594     1.541    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/CLK_IBUF_BUFG
    SLICE_X11Y43         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141     1.682 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[9]/Q
                         net (fo=2, routed)           0.327     2.009    fft/workt_ram_unit_r/i_DATA_A[9]
    RAMB18_X0Y14         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.903     2.098    fft/workt_ram_unit_r/CLK_A
    RAMB18_X0Y14         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/CLKARDCLK
                         clock pessimism             -0.480     1.617    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.296     1.913    fft/workt_ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/workt_ram_unit_r/RAM_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.234%)  route 0.341ns (70.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.594     1.541    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/CLK_IBUF_BUFG
    SLICE_X11Y43         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141     1.682 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[1]/Q
                         net (fo=2, routed)           0.341     2.023    fft/workt_ram_unit_r/i_DATA_A[1]
    RAMB18_X0Y14         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.903     2.098    fft/workt_ram_unit_r/CLK_A
    RAMB18_X0Y14         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/CLKARDCLK
                         clock pessimism             -0.480     1.617    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.913    fft/workt_ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_im/o_DATA_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/out_fifo/ram_unit_i/RAM_reg/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.489%)  route 0.278ns (68.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.622     1.569    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_im/CLK_IBUF_BUFG
    SLICE_X7Y40          FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_im/o_DATA_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.128     1.697 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout1_im/o_DATA_reg[12]/Q
                         net (fo=2, routed)           0.278     1.975    fft/out_fifo/ram_unit_i/RAM_reg_0[12]
    RAMB18_X0Y16         RAMB18E1                                     r  fft/out_fifo/ram_unit_i/RAM_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.905     2.100    fft/out_fifo/ram_unit_i/CLK_IBUF_BUFG
    RAMB18_X0Y16         RAMB18E1                                     r  fft/out_fifo/ram_unit_i/RAM_reg/CLKARDCLK
                         clock pessimism             -0.480     1.619    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[12])
                                                      0.243     1.862    fft/out_fifo/ram_unit_i/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 2.750 }
Period(ns):         5.500
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         5.500       1.616      DSP48_X0Y17   fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_40/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.500       2.924      RAMB18_X0Y13  fft/in_fifo/ram_unit_i/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.500       2.924      RAMB18_X0Y13  fft/in_fifo/ram_unit_i/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.500       2.924      RAMB18_X0Y12  fft/in_fifo/ram_unit_r/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.500       2.924      RAMB18_X0Y12  fft/in_fifo/ram_unit_r/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.500       2.924      RAMB18_X0Y16  fft/out_fifo/ram_unit_i/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.500       2.924      RAMB18_X0Y16  fft/out_fifo/ram_unit_i/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.500       2.924      RAMB18_X0Y17  fft/out_fifo/ram_unit_r/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.500       2.924      RAMB18_X0Y17  fft/out_fifo/ram_unit_r/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.500       2.924      RAMB18_X0Y11  fft/w_address_gen/addr_reg/o_DATA_reg_rep/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.750       2.250      SLICE_X9Y43   DATA1_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.750       2.250      SLICE_X9Y43   DATA1_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.750       2.250      SLICE_X9Y43   DATA1_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.750       2.250      SLICE_X9Y43   DATA1_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.750       2.250      SLICE_X9Y43   DATA1_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.750       2.250      SLICE_X9Y43   DATA1_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.750       2.250      SLICE_X9Y43   DATA1_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.750       2.250      SLICE_X9Y43   DATA1_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.750       2.250      SLICE_X12Y43  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/o_DATA[2]_i_10_psdsp/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.750       2.250      SLICE_X12Y44  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/o_DATA[2]_i_8_psdsp/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.750       2.250      SLICE_X7Y36   fft/a_i_reg/o_DATA_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.750       2.250      SLICE_X7Y36   fft/a_i_reg/o_DATA_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.750       2.250      SLICE_X13Y34  fft/a_r_reg/o_DATA_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.750       2.250      SLICE_X12Y32  fft/a_r_reg/o_DATA_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.750       2.250      SLICE_X12Y34  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/sub_1_out2_carry__0_i_2_psdsp_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.750       2.250      SLICE_X12Y34  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/sub_1_out2_carry__1_i_1_psdsp_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.750       2.250      SLICE_X12Y34  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/sub_1_out2_carry__1_i_3_psdsp_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.750       2.250      SLICE_X12Y34  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/sub_1_out2_carry__1_i_4_psdsp/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.750       2.250      SLICE_X12Y34  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/reg_dout2_re/sub_1_out2_carry__1_i_4_psdsp_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.750       2.250      SLICE_X3Y34   fft/butterfly_address_gen/addr_reg/o_DATA_reg[1]/C



