// Seed: 89761476
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6 = !id_1;
  wire id_7;
endmodule
module module_1 (
    input logic id_0,
    input wire  id_1
);
  always @(1 or posedge 1) id_3 = 1 == id_3;
  assign id_3 = 1 == id_1;
  initial begin
    id_3 <= id_0;
  end
  wire id_4;
  id_5(
      .id_0(1), .id_1(1'b0), .id_2(id_3), .id_3(""), .id_4(id_0 * 1 * 1'h0)
  ); module_0(
      id_4, id_4, id_4, id_4, id_4
  );
  wire id_6;
  wire id_7;
endmodule
