#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_010BA050 .scope module, "tb_power_gating" "tb_power_gating" 2 3;
 .timescale -9 -12;
v0112E808_0 .var "ack_from_block_tb", 0 0;
v0112EA18_0 .var "clk", 0 0;
v0112EA70_0 .net "isolate_en", 0 0, v010E9CE8_0; 1 drivers
v0112EAC8_0 .net "power_off_ack", 0 0, v010EA370_0; 1 drivers
v0112E968_0 .var "power_off_req", 0 0;
v0112E020_0 .net "power_on_ack", 0 0, v010EA268_0; 1 drivers
v0112E180_0 .var/i "power_on_cycles", 31 0;
v0112DC58_0 .var "power_on_req", 0 0;
v0112DD60_0 .net "power_switch_en", 0 0, v010E9EA0_0; 1 drivers
v0112E700_0 .net "restore_state", 0 0, v010E9EF8_0; 1 drivers
v0112E4F0_0 .var "rst_n", 0 0;
v0112E650_0 .net "save_state", 0 0, v010EA000_0; 1 drivers
v0112DF70_0 .var/real "savings_percentage", 0 0;
v0112DCB0_0 .var/i "total_simulation_cycles", 31 0;
E_010E5778 .event posedge, v010EA370_0;
E_010E5798 .event posedge, v010EA2C0_0;
E_010E57B8 .event posedge, v010EA268_0;
E_010E5678 .event posedge, v010E9C38_0;
S_010BA628 .scope module, "uut" "top" 2 22, 3 3, S_010BA050;
 .timescale -9 -12;
v010EA1B8_0 .net "ack_from_block_dummy", 0 0, v010E9E48_0; 1 drivers
v010EA0B0_0 .net "ack_from_block_tb", 0 0, v0112E808_0; 1 drivers
v010EA108_0 .net "clk", 0 0, v0112EA18_0; 1 drivers
v0112E758_0 .alias "isolate_en", 0 0, v0112EA70_0;
v0112E910_0 .alias "power_off_ack", 0 0, v0112EAC8_0;
v0112EBD0_0 .net "power_off_req", 0 0, v0112E968_0; 1 drivers
v0112E9C0_0 .alias "power_on_ack", 0 0, v0112E020_0;
v0112E860_0 .net "power_on_req", 0 0, v0112DC58_0; 1 drivers
v0112EB78_0 .alias "power_switch_en", 0 0, v0112DD60_0;
v0112E7B0_0 .alias "restore_state", 0 0, v0112E700_0;
v0112E8B8_0 .net "rst_n", 0 0, v0112E4F0_0; 1 drivers
v0112EB20_0 .alias "save_state", 0 0, v0112E650_0;
S_010B9DA8 .scope module, "pgc_inst" "power_gating_controller" 3 19, 4 11, S_010BA628;
 .timescale -9 -12;
P_0112D9F4 .param/l "IDLE_OFF" 4 31, C4<000>;
P_0112DA08 .param/l "IDLE_ON" 4 34, C4<011>;
P_0112DA1C .param/l "PWR_DN_SEQ_1" 4 35, C4<100>;
P_0112DA30 .param/l "PWR_DN_SEQ_2" 4 36, C4<101>;
P_0112DA44 .param/l "PWR_DN_SEQ_3" 4 37, C4<110>;
P_0112DA58 .param/l "PWR_UP_SEQ" 4 32, C4<001>;
P_0112DA6C .param/l "WAIT_STABLE" 4 33, C4<010>;
v010EA160_0 .alias "ack_from_block", 0 0, v010EA0B0_0;
v010E9DF0_0 .alias "clk", 0 0, v010EA108_0;
v010E9C90_0 .var "current_state", 2 0;
v010E9CE8_0 .var "isolate_en", 0 0;
v010E9FA8_0 .var "next_state", 2 0;
v010EA370_0 .var "power_off_ack", 0 0;
v010E9D40_0 .alias "power_off_req", 0 0, v0112EBD0_0;
v010EA268_0 .var "power_on_ack", 0 0;
v010E9D98_0 .alias "power_on_req", 0 0, v0112E860_0;
v010E9EA0_0 .var "power_switch_en", 0 0;
v010E9EF8_0 .var "restore_state", 0 0;
v010E9F50_0 .alias "rst_n", 0 0, v0112E8B8_0;
v010EA000_0 .var "save_state", 0 0;
v010EA058_0 .var "stable_counter", 3 0;
E_010E5558/0 .event edge, v010E9C90_0, v010E9D98_0, v010EA058_0, v010E9D40_0;
E_010E5558/1 .event edge, v010EA160_0;
E_010E5558 .event/or E_010E5558/0, E_010E5558/1;
S_010B9858 .scope module, "dummy_inst" "gated_block_dummy" 3 33, 5 3, S_010BA628;
 .timescale -9 -12;
v010E9E48_0 .var "ack_from_block", 0 0;
v010E9C38_0 .alias "clk", 0 0, v010EA108_0;
v010EA318_0 .alias "rst_n", 0 0, v0112E8B8_0;
v010EA2C0_0 .alias "save_state", 0 0, v0112E650_0;
v010EA210_0 .var "save_state_dly", 1 0;
E_010E5838/0 .event negedge, v010EA318_0;
E_010E5838/1 .event posedge, v010E9C38_0;
E_010E5838 .event/or E_010E5838/0, E_010E5838/1;
    .scope S_010B9DA8;
T_0 ;
    %wait E_010E5838;
    %load/v 8, v010E9F50_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v010E9C90_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v010E9FA8_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v010E9C90_0, 0, 8;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_010B9DA8;
T_1 ;
    %wait E_010E5838;
    %load/v 8, v010E9F50_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_1.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v010EA058_0, 0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v010E9C90_0, 3;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_1.2, 4;
    %movi 8, 10, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v010EA058_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %load/v 8, v010E9C90_0, 3;
    %cmpi/u 8, 2, 3;
    %mov 8, 4, 1;
    %load/v 9, v010EA058_0, 4;
    %mov 13, 0, 1;
    %cmp/u 0, 9, 5;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.4, 8;
    %load/v 8, v010EA058_0, 4;
    %mov 12, 0, 28;
    %subi 8, 1, 32;
    %ix/load 0, 4, 0;
    %assign/v0 v010EA058_0, 0, 8;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_010B9DA8;
T_2 ;
    %wait E_010E5558;
    %load/v 8, v010E9C90_0, 3;
    %set/v v010E9FA8_0, 8, 3;
    %set/v v010E9CE8_0, 1, 1;
    %set/v v010EA000_0, 0, 1;
    %set/v v010E9EF8_0, 0, 1;
    %set/v v010E9EA0_0, 1, 1;
    %set/v v010EA268_0, 0, 1;
    %set/v v010EA370_0, 0, 1;
    %load/v 8, v010E9C90_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_2.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_2.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_2.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_2.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_2.4, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_2.5, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_2.6, 6;
    %set/v v010E9FA8_0, 0, 3;
    %jmp T_2.8;
T_2.0 ;
    %set/v v010E9EA0_0, 0, 1;
    %load/v 8, v010E9D98_0, 1;
    %jmp/0xz  T_2.9, 8;
    %movi 8, 1, 3;
    %set/v v010E9FA8_0, 8, 3;
T_2.9 ;
    %jmp T_2.8;
T_2.1 ;
    %movi 8, 2, 3;
    %set/v v010E9FA8_0, 8, 3;
    %jmp T_2.8;
T_2.2 ;
    %load/v 8, v010EA058_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 0, 5;
    %jmp/0xz  T_2.11, 4;
    %set/v v010E9EF8_0, 1, 1;
    %movi 8, 3, 3;
    %set/v v010E9FA8_0, 8, 3;
T_2.11 ;
    %jmp T_2.8;
T_2.3 ;
    %set/v v010E9CE8_0, 0, 1;
    %set/v v010EA268_0, 1, 1;
    %load/v 8, v010E9D40_0, 1;
    %jmp/0xz  T_2.13, 8;
    %movi 8, 4, 3;
    %set/v v010E9FA8_0, 8, 3;
T_2.13 ;
    %jmp T_2.8;
T_2.4 ;
    %movi 8, 5, 3;
    %set/v v010E9FA8_0, 8, 3;
    %jmp T_2.8;
T_2.5 ;
    %set/v v010EA000_0, 1, 1;
    %load/v 8, v010EA160_0, 1;
    %jmp/0xz  T_2.15, 8;
    %movi 8, 6, 3;
    %set/v v010E9FA8_0, 8, 3;
T_2.15 ;
    %jmp T_2.8;
T_2.6 ;
    %set/v v010E9EA0_0, 0, 1;
    %set/v v010EA370_0, 1, 1;
    %set/v v010E9FA8_0, 0, 3;
    %jmp T_2.8;
T_2.8 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_010B9858;
T_3 ;
    %wait E_010E5838;
    %load/v 8, v010EA318_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v010EA210_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v010E9E48_0, 0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v010EA2C0_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v010EA210_0, 0, 8;
    %load/v 8, v010EA210_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v010EA210_0, 0, 8;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.2, 4;
    %load/x1p 8, v010EA210_0, 1;
    %jmp T_3.3;
T_3.2 ;
    %mov 8, 2, 1;
T_3.3 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_3.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v010E9E48_0, 0, 1;
    %jmp T_3.5;
T_3.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v010E9E48_0, 0, 0;
T_3.5 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_010BA050;
T_4 ;
    %set/v v0112DCB0_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_010BA050;
T_5 ;
    %set/v v0112E180_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_010BA050;
T_6 ;
T_6.0 ;
    %delay 5000, 0;
    %load/v 8, v0112EA18_0, 1;
    %inv 8, 1;
    %set/v v0112EA18_0, 8, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_010BA050;
T_7 ;
    %wait E_010E5678;
    %load/v 8, v0112E4F0_0, 1;
    %jmp/0xz  T_7.0, 8;
    %load/v 8, v0112DCB0_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0112DCB0_0, 8, 32;
    %load/v 8, v0112DD60_0, 1;
    %jmp/0xz  T_7.2, 8;
    %load/v 8, v0112E180_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0112E180_0, 8, 32;
T_7.2 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_010BA050;
T_8 ;
    %vpi_call 2 42 "$dumpfile", "power_gating_metrics.vcd";
    %vpi_call 2 43 "$dumpvars", 1'sb0, S_010BA050;
    %set/v v0112EA18_0, 0, 1;
    %set/v v0112E4F0_0, 0, 1;
    %set/v v0112DC58_0, 0, 1;
    %set/v v0112E968_0, 0, 1;
    %set/v v0112E808_0, 0, 1;
    %delay 20000, 0;
    %set/v v0112E4F0_0, 1, 1;
    %vpi_call 2 51 "$display", "[%0t ns] Reset released. System is in POWER_OFF state.", $time;
    %delay 100000, 0;
    %vpi_call 2 54 "$display", "[%0t ns] Asserting power_on_req.", $time;
    %set/v v0112DC58_0, 1, 1;
    %wait E_010E57B8;
    %set/v v0112DC58_0, 0, 1;
    %vpi_call 2 58 "$display", "[%0t ns] Power-up sequence complete (power_on_ack received).", $time;
    %delay 500000, 0;
    %vpi_call 2 61 "$display", "[%0t ns] Asserting power_off_req.", $time;
    %set/v v0112E968_0, 1, 1;
    %wait E_010E5798;
    %delay 10000, 0;
    %set/v v0112E808_0, 1, 1;
    %wait E_010E5778;
    %set/v v0112E968_0, 0, 1;
    %set/v v0112E808_0, 0, 1;
    %vpi_call 2 68 "$display", "[%0t ns] Power-down sequence complete (power_off_ack received).", $time;
    %delay 1000000, 0;
    %vpi_call 2 72 "$display", "\012----------------- SIMULATION COMPLETE -----------------\012";
    %loadi/wr 4, 1073741824, 4066; load=1.00000
    %load/v 8, v0112E180_0, 32;
    %ix/get/s 5, 8, 32;
    %cvt/ri 5, 5;
    %loadi/wr 6, 1073741824, 4066; load=1.00000
    %mul/wr 5, 6;
    %load/v 8, v0112DCB0_0, 32;
    %ix/get/s 6, 8, 32;
    %cvt/ri 6, 6;
    %loadi/wr 7, 1073741824, 4066; load=1.00000
    %mul/wr 6, 7;
    %div/wr 5, 6;
    %sub/wr 4, 5;
    %loadi/wr 5, 1677721600, 4072; load=100.000
    %mul/wr 4, 5;
    %set/wr v0112DF70_0, 4;
    %vpi_call 2 80 "$display", "           PERFORMANCE METRICS";
    %vpi_call 2 81 "$display", "--------------------------------------------------";
    %vpi_call 2 82 "$display", "Total Simulation Duration   : %0d clock cycles", v0112DCB0_0;
    %vpi_call 2 83 "$display", "Cycles in Power-ON State    : %0d clock cycles", v0112E180_0;
    %vpi_call 2 84 "$display", "\000";
    %vpi_call 2 85 "$display", "Leakage without Power Gating: %0d LPU-Cycles", v0112DCB0_0;
    %vpi_call 2 86 "$display", "Leakage with Power Gating   : %0d LPU-Cycles", v0112E180_0;
    %vpi_call 2 87 "$display", "\000";
    %vpi_call 2 88 "$display", "--> Leakage Energy Saved    : %0.2f %%", v0112DF70_0;
    %vpi_call 2 89 "$display", "--------------------------------------------------";
    %vpi_call 2 90 "$finish";
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb_power_gating.v";
    "top.v";
    "power_gating_controller.v";
    "gated_block_dummy.v";
