// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
//
// ===========================================================

`timescale 1 ns / 1 ps

(* CORE_GENERATION_INFO="wr_r_wr_r,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu280-fsvh2892-2L-e,HLS_INPUT_CLOCK=4.300000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.627000,HLS_SYN_LAT=250004,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=135,HLS_SYN_LUT=352,HLS_VERSION=2022_2}" *)

module wr_r (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        rp_time,
        vec_r_read_addr_din,
        vec_r_read_addr_full_n,
        vec_r_read_addr_write,
        vec_r_read_data_s_dout,
        vec_r_read_data_s_empty_n,
        vec_r_read_data_s_read,
        vec_r_read_data_peek_dout,
        vec_r_read_data_peek_empty_n,
        vec_r_read_data_peek_read,
        vec_r_write_addr_din,
        vec_r_write_addr_full_n,
        vec_r_write_addr_write,
        vec_r_write_data_din,
        vec_r_write_data_full_n,
        vec_r_write_data_write,
        vec_r_write_resp_s_dout,
        vec_r_write_resp_s_empty_n,
        vec_r_write_resp_s_read,
        vec_r_write_resp_peek_dout,
        vec_r_write_resp_peek_empty_n,
        vec_r_write_resp_peek_read,
        q_din_s_dout,
        q_din_s_empty_n,
        q_din_s_read,
        q_din_peek_dout,
        q_din_peek_empty_n,
        q_din_peek_read
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] rp_time;
output  [64:0] vec_r_read_addr_din;
input   vec_r_read_addr_full_n;
output   vec_r_read_addr_write;
input  [64:0] vec_r_read_data_s_dout;
input   vec_r_read_data_s_empty_n;
output   vec_r_read_data_s_read;
input  [64:0] vec_r_read_data_peek_dout;
input   vec_r_read_data_peek_empty_n;
output   vec_r_read_data_peek_read;
output  [64:0] vec_r_write_addr_din;
input   vec_r_write_addr_full_n;
output   vec_r_write_addr_write;
output  [64:0] vec_r_write_data_din;
input   vec_r_write_data_full_n;
output   vec_r_write_data_write;
input  [8:0] vec_r_write_resp_s_dout;
input   vec_r_write_resp_s_empty_n;
output   vec_r_write_resp_s_read;
input  [8:0] vec_r_write_resp_peek_dout;
input   vec_r_write_resp_peek_empty_n;
output   vec_r_write_resp_peek_read;
input  [65:0] q_din_s_dout;
input   q_din_s_empty_n;
output   q_din_s_read;
input  [65:0] q_din_peek_dout;
input   q_din_peek_empty_n;
output   q_din_peek_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg vec_r_write_addr_write;
reg vec_r_write_data_write;
reg vec_r_write_resp_s_read;
reg q_din_s_read;

 reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [31:0] wr_count_fu_145_p2;
reg   [31:0] wr_count_reg_156;
wire    ap_CS_fsm_state2;
wire    grp_wr_r_Pipeline_wr_fu_132_ap_start;
wire    grp_wr_r_Pipeline_wr_fu_132_ap_done;
wire    grp_wr_r_Pipeline_wr_fu_132_ap_idle;
wire    grp_wr_r_Pipeline_wr_fu_132_ap_ready;
wire    grp_wr_r_Pipeline_wr_fu_132_vec_r_write_resp_s_read;
wire    grp_wr_r_Pipeline_wr_fu_132_q_din_s_read;
wire   [64:0] grp_wr_r_Pipeline_wr_fu_132_vec_r_write_addr_din;
wire    grp_wr_r_Pipeline_wr_fu_132_vec_r_write_addr_write;
wire   [64:0] grp_wr_r_Pipeline_wr_fu_132_vec_r_write_data_din;
wire    grp_wr_r_Pipeline_wr_fu_132_vec_r_write_data_write;
reg    grp_wr_r_Pipeline_wr_fu_132_ap_start_reg;
wire    ap_CS_fsm_state3;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 grp_wr_r_Pipeline_wr_fu_132_ap_start_reg = 1'b0;
end

wr_r_wr_r_Pipeline_wr grp_wr_r_Pipeline_wr_fu_132(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_wr_r_Pipeline_wr_fu_132_ap_start),
    .ap_done(grp_wr_r_Pipeline_wr_fu_132_ap_done),
    .ap_idle(grp_wr_r_Pipeline_wr_fu_132_ap_idle),
    .ap_ready(grp_wr_r_Pipeline_wr_fu_132_ap_ready),
    .wr_count(wr_count_reg_156),
    .vec_r_write_resp_s_dout(vec_r_write_resp_s_dout),
    .vec_r_write_resp_s_empty_n(vec_r_write_resp_s_empty_n),
    .vec_r_write_resp_s_read(grp_wr_r_Pipeline_wr_fu_132_vec_r_write_resp_s_read),
    .q_din_s_dout(q_din_s_dout),
    .q_din_s_empty_n(q_din_s_empty_n),
    .q_din_s_read(grp_wr_r_Pipeline_wr_fu_132_q_din_s_read),
    .vec_r_write_addr_din(grp_wr_r_Pipeline_wr_fu_132_vec_r_write_addr_din),
    .vec_r_write_addr_full_n(vec_r_write_addr_full_n),
    .vec_r_write_addr_write(grp_wr_r_Pipeline_wr_fu_132_vec_r_write_addr_write),
    .vec_r_write_data_din(grp_wr_r_Pipeline_wr_fu_132_vec_r_write_data_din),
    .vec_r_write_data_full_n(vec_r_write_data_full_n),
    .vec_r_write_data_write(grp_wr_r_Pipeline_wr_fu_132_vec_r_write_data_write)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_wr_r_Pipeline_wr_fu_132_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_wr_r_Pipeline_wr_fu_132_ap_start_reg <= 1'b1;
        end else if ((grp_wr_r_Pipeline_wr_fu_132_ap_ready == 1'b1)) begin
            grp_wr_r_Pipeline_wr_fu_132_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        wr_count_reg_156 <= wr_count_fu_145_p2;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_wr_r_Pipeline_wr_fu_132_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_wr_r_Pipeline_wr_fu_132_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_wr_r_Pipeline_wr_fu_132_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        q_din_s_read = grp_wr_r_Pipeline_wr_fu_132_q_din_s_read;
    end else begin
        q_din_s_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        vec_r_write_addr_write = grp_wr_r_Pipeline_wr_fu_132_vec_r_write_addr_write;
    end else begin
        vec_r_write_addr_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        vec_r_write_data_write = grp_wr_r_Pipeline_wr_fu_132_vec_r_write_data_write;
    end else begin
        vec_r_write_data_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        vec_r_write_resp_s_read = grp_wr_r_Pipeline_wr_fu_132_vec_r_write_resp_s_read;
    end else begin
        vec_r_write_resp_s_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_wr_r_Pipeline_wr_fu_132_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_wr_r_Pipeline_wr_fu_132_ap_start = grp_wr_r_Pipeline_wr_fu_132_ap_start_reg;

assign q_din_peek_read = 1'b0;

assign vec_r_read_addr_din = 65'd0;

assign vec_r_read_addr_write = 1'b0;

assign vec_r_read_data_peek_read = 1'b0;

assign vec_r_read_data_s_read = 1'b0;

assign vec_r_write_addr_din = grp_wr_r_Pipeline_wr_fu_132_vec_r_write_addr_din;

assign vec_r_write_data_din = grp_wr_r_Pipeline_wr_fu_132_vec_r_write_data_din;

assign vec_r_write_resp_peek_read = 1'b0;

assign wr_count_fu_145_p2 = (rp_time + 32'd1);

endmodule //wr_r
