Analysis & Synthesis report for dom compilation.
Mon Aug 25 10:44:37 2003
Version 3.0 Build 199 06/26/2003 SJ Full Version

Command: quartus_map --lower_priority --import_settings_files=on --export_settings_files=off dom -c dom --analyze_file=C:\cygwin\home\thorsten\build\dom-fpga\dom\data_buffer.vhd



---------------------
; Table of Contents ;
---------------------
   1. Legal Notice
   2. Flow Summary
   3. Flow Settings
   4. Flow Elapsed Time
   5. Analysis & Synthesis Summary
   6. Analysis & Synthesis Settings
   7. Analysis & Synthesis Messages


----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2003 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.



------------------------------------------------------------------
; Flow Summary                                                   ;
------------------------------------------------------------------
; Flow Status           ; Flow Failed - Mon Aug 25 10:44:37 2003 ;
; Compiler Setting Name ; dom                                    ;
; Top-level Entity Name ; dom                                    ;
; Family                ; EXCALIBUR_ARM                          ;
; Device                ; EPXA1F672C2                            ;
------------------------------------------------------------------


-----------------------------------------------
; Flow Settings                               ;
-----------------------------------------------
; Option                ; Setting             ;
-----------------------------------------------
; Start date & time     ; 08/25/2003 10:44:14 ;
; Main task             ; Compilation         ;
; Compiler Setting Name ; dom                 ;
-----------------------------------------------


---------------------------------------
; Flow Elapsed Time                   ;
---------------------------------------
; Module Name          ; Elapsed Time ;
---------------------------------------
; Analysis & Synthesis ; 00:00:25     ;
; Total                ; 00:00:25     ;
---------------------------------------


-------------------------------------------------------------------
; Analysis & Synthesis Summary                                    ;
-------------------------------------------------------------------
; Analysis & Synthesis Status ; Failed - Mon Aug 25 10:44:37 2003 ;
; Compiler Setting Name       ; dom                               ;
; Top-level Entity Name       ; dom                               ;
; Family                      ; EXCALIBUR_ARM                     ;
-------------------------------------------------------------------


-----------------------------------------------------------------
; Analysis & Synthesis Settings                                 ;
-----------------------------------------------------------------
; Option                                        ; Setting       ;
-----------------------------------------------------------------
; Use Generated Physical Constraints File       ; On            ;
; Physical Synthesis Level for Resynthesis      ; Normal        ;
; Resynthesis Optimization Effort               ; Normal        ;
; Type of Retiming Performed During Resynthesis ; Full          ;
; Perform gate-level register retiming          ; Off           ;
; Perform WYSIWYG primitive resynthesis         ; Off           ;
; Focus entity name                             ; |dom          ;
; Family name                                   ; EXCALIBUR_ARM ;
; Preserve fewer node names                     ; On            ;
; Disk space/compilation speed tradeoff         ; Normal        ;
-----------------------------------------------------------------


----------------------------------
; Analysis & Synthesis Messages  ;
----------------------------------
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
  Info: Version 3.0 Build 199 06/26/2003 SJ Full Version
  Info: Processing started: Mon Aug 25 10:44:12 2003
Info: Command: quartus_map --lower_priority --import_settings_files=on --export_settings_files=off dom -c dom --analyze_file=C:\cygwin\home\thorsten\build\dom-fpga\dom\data_buffer.vhd
Error: VHDL error at trigger.vhd(39): name launch_mode_a cannot be used because it is already used for a previously declared item
Error: VHDL error at trigger.vhd(51): object discspe is used but not declared
Error: VHDL error at trigger.vhd(53): object discspe is used but not declared
Error: VHDL error at trigger.vhd(50): object rst_trigger_spe is used but not declared
Error: VHDL error at trigger.vhd(48): object rst_trigger_spe is used but not declared
Error: VHDL error at trigger.vhd(60): object discspe_latch is used but not declared
Error: VHDL error at trigger.vhd(61): object discspe_pulse is used but not declared
Error: VHDL error at trigger.vhd(63): object discspe_latch is used but not declared
Error: VHDL error at trigger.vhd(64): object discspe_pulse is used but not declared
Error: VHDL error at trigger.vhd(67): object rst_trigger_spe is used but not declared
Error: VHDL error at trigger.vhd(69): name disc_ff_spe cannot be used because it is already used for a previously declared item
Error: VHDL error at trigger.vhd(72): object discspe is used but not declared
Error: VHDL error at trigger.vhd(74): object discspe is used but not declared
Error: VHDL error at trigger.vhd(71): object rst_trigger_spe is used but not declared
Error: VHDL error at trigger.vhd(69): object rst_trigger_spe is used but not declared
Error: VHDL error at trigger.vhd(81): object discmpe_latch is used but not declared
Error: VHDL error at trigger.vhd(82): object discmpe_pulse is used but not declared
Error: VHDL error at trigger.vhd(84): object discmpe_latch is used but not declared
Error: VHDL error at trigger.vhd(85): object discmpe_pulse is used but not declared
Error: VHDL error at FADC_interface.vhd(38): object we is used but not declared
Error: VHDL error at FADC_interface.vhd(39): object wr_addr is used but not declared
Error: VHDL error at FADC_interface.vhd(40): object fadc_busy is used but not declared
Error: VHDL error at FADC_interface.vhd(41): object done is used but not declared
Error: VHDL error at FADC_interface.vhd(43): object we is used but not declared
Error: VHDL error at FADC_interface.vhd(44): object wr_addr is used but not declared
Error: VHDL error at FADC_interface.vhd(45): object fadc_busy is used but not declared
Error: VHDL error at FADC_interface.vhd(46): object done is used but not declared
Error: VHDL error at FADC_interface.vhd(37): object wr_addr is used but not declared
Error: VHDL error at FADC_interface.vhd(37): object fadc_busy is used but not declared
Error: VHDL error at FADC_interface.vhd(49): object we is used but not declared
Error: VHDL error at FADC_interface.vhd(50): object wr_addr is used but not declared
Error: VHDL error at FADC_interface.vhd(51): object fadc_busy is used but not declared
Error: VHDL error at FADC_interface.vhd(52): object done is used but not declared
Error: VHDL error at FADC_interface.vhd(36): object trigger is used but not declared
Error: VHDL error at FADC_interface.vhd(36): object localcincidence is used but not declared
Error: VHDL error at FADC_interface.vhd(57): object wr_data is used but not declared
Error: VHDL error at FADC_interface.vhd(58): object wr_data is used but not declared
Error: VHDL syntax error at FADC_interface.vhd(59) near text "="; expecting "!" or "=>"
Error: Quartus II Analysis & Synthesis was unsuccessful. 38 errors, 0 warnings
  Error: Processing ended: Mon Aug 25 10:44:36 2003
  Error: Elapsed time: 00:00:24
Info: Writing report file dom.map.rpt


