;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	CMP 212, @19
	MOV 260, <1
	SPL <-127, 100
	SUB @0, -0
	SPL <-127, 100
	SUB @121, 103
	SPL @300, 90
	SUB @0, -0
	SUB @0, -0
	SUB @121, 103
	SUB @-127, 100
	ADD #12, @202
	JMN -207, @-120
	SUB @9, @2
	SPL @12, #202
	ADD 260, <51
	ADD #12, @202
	ADD @-275, @0
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	SUB 2, @10
	SUB 2, @10
	JMN 0, #2
	SUB @121, 197
	SUB @124, 106
	ADD 219, 60
	ADD 219, 60
	SUB <85, @2
	SUB @121, 103
	SPL 0, <402
	ADD 260, <1
	ADD 210, 60
	ADD 210, 60
	ADD 210, 60
	DJN -1, @-20
	MOV -1, <-20
	SUB @9, @2
	MOV -4, <-20
	SUB @121, 197
	SUB @121, 197
	SUB @121, 197
	MOV -4, <-20
	MOV -1, <-20
	MOV -4, <-20
