Org: reg int_rst = 1'd1;
$1: int_rst
$2: 1
$3: d1
$4: ;
Org: reg mgmtsoc_soc_rst = 1'd0;
$1: mgmtsoc_soc_rst
$2: 1
$3: d0
$4: ;
Org2: reg [1:0] mgmtsoc_reset_storage = 2'd0;
$1: [1:0]
$2: mgmtsoc_reset_storage
$3: 2
$4: d0
$5: ;
Org: reg mgmtsoc_reset_re = 1'd0;
$1: mgmtsoc_reset_re
$2: 1
$3: d0
$4: ;
Org2: reg [31:0] mgmtsoc_scratch_storage = 32'd305419896;
$1: [31:0]
$2: mgmtsoc_scratch_storage
$3: 32
$4: d305419896
$5: ;
Org: reg mgmtsoc_scratch_re = 1'd0;
$1: mgmtsoc_scratch_re
$2: 1
$3: d0
$4: ;
Org: reg mgmtsoc_bus_errors_re = 1'd0;
$1: mgmtsoc_bus_errors_re
$2: 1
$3: d0
$4: ;
Org2: reg [31:0] mgmtsoc_bus_errors = 32'd0;
$1: [31:0]
$2: mgmtsoc_bus_errors
$3: 32
$4: d0
$5: ;
Org2: reg [31:0] mgmtsoc_interrupt = 32'd0;
$1: [31:0]
$2: mgmtsoc_interrupt
$3: 32
$4: d0
$5: ;
Org: reg mgmtsoc_vexriscv_debug_reset = 1'd0;
$1: mgmtsoc_vexriscv_debug_reset
$2: 1
$3: d0
$4: ;
Org: reg mgmtsoc_vexriscv_ibus_err = 1'd0;
$1: mgmtsoc_vexriscv_ibus_err
$2: 1
$3: d0
$4: ;
Org: reg mgmtsoc_vexriscv_dbus_err = 1'd0;
$1: mgmtsoc_vexriscv_dbus_err
$2: 1
$3: d0
$4: ;
Org: reg mgmtsoc_vexriscv_i_cmd_valid = 1'd0;
$1: mgmtsoc_vexriscv_i_cmd_valid
$2: 1
$3: d0
$4: ;
Org: reg mgmtsoc_vexriscv_i_cmd_payload_wr = 1'd0;
$1: mgmtsoc_vexriscv_i_cmd_payload_wr
$2: 1
$3: d0
$4: ;
Org2: reg [7:0] mgmtsoc_vexriscv_i_cmd_payload_address = 8'd0;
$1: [7:0]
$2: mgmtsoc_vexriscv_i_cmd_payload_address
$3: 8
$4: d0
$5: ;
Org2: reg [31:0] mgmtsoc_vexriscv_i_cmd_payload_data = 32'd0;
$1: [31:0]
$2: mgmtsoc_vexriscv_i_cmd_payload_data
$3: 32
$4: d0
$5: ;
Org: reg mgmtsoc_vexriscv_reset_debug_logic = 1'd0;
$1: mgmtsoc_vexriscv_reset_debug_logic
$2: 1
$3: d0
$4: ;
Org: reg mgmtsoc_vexriscv_transfer_complete = 1'd0;
$1: mgmtsoc_vexriscv_transfer_complete
$2: 1
$3: d0
$4: ;
Org: reg mgmtsoc_vexriscv_transfer_in_progress = 1'd0;
$1: mgmtsoc_vexriscv_transfer_in_progress
$2: 1
$3: d0
$4: ;
Org: reg mgmtsoc_vexriscv_transfer_wait_for_ack = 1'd0;
$1: mgmtsoc_vexriscv_transfer_wait_for_ack
$2: 1
$3: d0
$4: ;
Org2: reg [31:0] mgmtsoc_vexriscv_debug_bus_dat_r = 32'd0;
$1: [31:0]
$2: mgmtsoc_vexriscv_debug_bus_dat_r
$3: 32
$4: d0
$5: ;
Org: reg mgmtsoc_vexriscv_debug_bus_ack = 1'd0;
$1: mgmtsoc_vexriscv_debug_bus_ack
$2: 1
$3: d0
$4: ;
Org: reg mgmtsoc_vexriscv_debug_bus_err = 1'd0;
$1: mgmtsoc_vexriscv_debug_bus_err
$2: 1
$3: d0
$4: ;
Org2: reg [31:0] mgmtsoc_vexriscv = 32'd268435456;
$1: [31:0]
$2: mgmtsoc_vexriscv
$3: 32
$4: d268435456
$5: ;
Org2: reg [31:0] mgmtsoc_load_storage = 32'd0;
$1: [31:0]
$2: mgmtsoc_load_storage
$3: 32
$4: d0
$5: ;
Org: reg mgmtsoc_load_re = 1'd0;
$1: mgmtsoc_load_re
$2: 1
$3: d0
$4: ;
Org2: reg [31:0] mgmtsoc_reload_storage = 32'd0;
$1: [31:0]
$2: mgmtsoc_reload_storage
$3: 32
$4: d0
$5: ;
Org: reg mgmtsoc_reload_re = 1'd0;
$1: mgmtsoc_reload_re
$2: 1
$3: d0
$4: ;
Org: reg mgmtsoc_en_storage = 1'd0;
$1: mgmtsoc_en_storage
$2: 1
$3: d0
$4: ;
Org: reg mgmtsoc_en_re = 1'd0;
$1: mgmtsoc_en_re
$2: 1
$3: d0
$4: ;
Org: reg mgmtsoc_update_value_storage = 1'd0;
$1: mgmtsoc_update_value_storage
$2: 1
$3: d0
$4: ;
Org: reg mgmtsoc_update_value_re = 1'd0;
$1: mgmtsoc_update_value_re
$2: 1
$3: d0
$4: ;
Org2: reg [31:0] mgmtsoc_value_status = 32'd0;
$1: [31:0]
$2: mgmtsoc_value_status
$3: 32
$4: d0
$5: ;
Org: reg mgmtsoc_value_re = 1'd0;
$1: mgmtsoc_value_re
$2: 1
$3: d0
$4: ;
Org: reg mgmtsoc_zero_pending = 1'd0;
$1: mgmtsoc_zero_pending
$2: 1
$3: d0
$4: ;
Org: reg mgmtsoc_zero_clear = 1'd0;
$1: mgmtsoc_zero_clear
$2: 1
$3: d0
$4: ;
Org: reg mgmtsoc_zero_trigger_d = 1'd0;
$1: mgmtsoc_zero_trigger_d
$2: 1
$3: d0
$4: ;
Org: reg mgmtsoc_status_re = 1'd0;
$1: mgmtsoc_status_re
$2: 1
$3: d0
$4: ;
Org: reg mgmtsoc_pending_re = 1'd0;
$1: mgmtsoc_pending_re
$2: 1
$3: d0
$4: ;
Org: reg mgmtsoc_pending_r = 1'd0;
$1: mgmtsoc_pending_r
$2: 1
$3: d0
$4: ;
Org: reg mgmtsoc_enable_storage = 1'd0;
$1: mgmtsoc_enable_storage
$2: 1
$3: d0
$4: ;
Org: reg mgmtsoc_enable_re = 1'd0;
$1: mgmtsoc_enable_re
$2: 1
$3: d0
$4: ;
Org2: reg [31:0] mgmtsoc_value = 32'd0;
$1: [31:0]
$2: mgmtsoc_value
$3: 32
$4: d0
$5: ;
Org: reg dff_bus_ack = 1'd0;
$1: dff_bus_ack
$2: 1
$3: d0
$4: ;
Org: reg dff_bus_err = 1'd0;
$1: dff_bus_err
$2: 1
$3: d0
$4: ;
Org2: reg [3:0] dff_we = 4'd0;
$1: [3:0]
$2: dff_we
$3: 4
$4: d0
$5: ;
Org: reg dff2_bus_ack = 1'd0;
$1: dff2_bus_ack
$2: 1
$3: d0
$4: ;
Org: reg dff2_bus_err = 1'd0;
$1: dff2_bus_err
$2: 1
$3: d0
$4: ;
Org2: reg [3:0] dff2_we = 4'd0;
$1: [3:0]
$2: dff2_we
$3: 4
$4: d0
$5: ;
Org: reg mgmtsoc_litespisdrphycore_source_valid = 1'd0;
$1: mgmtsoc_litespisdrphycore_source_valid
$2: 1
$3: d0
$4: ;
Org: reg mgmtsoc_litespisdrphycore_source_first = 1'd0;
$1: mgmtsoc_litespisdrphycore_source_first
$2: 1
$3: d0
$4: ;
Org: reg mgmtsoc_litespisdrphycore_source_last = 1'd0;
$1: mgmtsoc_litespisdrphycore_source_last
$2: 1
$3: d0
$4: ;
Org: reg mgmtsoc_litespisdrphycore_sink_ready = 1'd0;
$1: mgmtsoc_litespisdrphycore_sink_ready
$2: 1
$3: d0
$4: ;
Org2: reg [7:0] mgmtsoc_litespisdrphycore_storage = 8'd1;
$1: [7:0]
$2: mgmtsoc_litespisdrphycore_storage
$3: 8
$4: d1
$5: ;
Org: reg mgmtsoc_litespisdrphycore_re = 1'd0;
$1: mgmtsoc_litespisdrphycore_re
$2: 1
$3: d0
$4: ;
Org: reg mgmtsoc_litespisdrphycore_en = 1'd0;
$1: mgmtsoc_litespisdrphycore_en
$2: 1
$3: d0
$4: ;
Org2: reg [7:0] mgmtsoc_litespisdrphycore_cnt = 8'd0;
$1: [7:0]
$2: mgmtsoc_litespisdrphycore_cnt
$3: 8
$4: d0
$5: ;
Org: reg mgmtsoc_litespisdrphycore_en_int = 1'd0;
$1: mgmtsoc_litespisdrphycore_en_int
$2: 1
$3: d0
$4: ;
Org: reg mgmtsoc_litespisdrphycore_clk = 1'd0;
$1: mgmtsoc_litespisdrphycore_clk
$2: 1
$3: d0
$4: ;
Org: reg mgmtsoc_litespisdrphycore_posedge_reg = 1'd0;
$1: mgmtsoc_litespisdrphycore_posedge_reg
$2: 1
$3: d0
$4: ;
Org: reg mgmtsoc_litespisdrphycore_posedge_reg2 = 1'd0;
$1: mgmtsoc_litespisdrphycore_posedge_reg2
$2: 1
$3: d0
$4: ;
Org2: reg [3:0] mgmtsoc_litespisdrphycore_count = 4'd11;
$1: [3:0]
$2: mgmtsoc_litespisdrphycore_count
$3: 4
$4: d11
$5: ;
Org: reg mgmtsoc_litespisdrphycore_dq_o = 1'd0;
$1: mgmtsoc_litespisdrphycore_dq_o
$2: 1
$3: d0
$4: ;
Org2: reg [1:0] mgmtsoc_litespisdrphycore_dq_i = 2'd0;
$1: [1:0]
$2: mgmtsoc_litespisdrphycore_dq_i
$3: 2
$4: d0
$5: ;
Org2: reg [7:0] mgmtsoc_litespisdrphycore_sr_cnt = 8'd0;
$1: [7:0]
$2: mgmtsoc_litespisdrphycore_sr_cnt
$3: 8
$4: d0
$5: ;
Org: reg mgmtsoc_litespisdrphycore_sr_out_load = 1'd0;
$1: mgmtsoc_litespisdrphycore_sr_out_load
$2: 1
$3: d0
$4: ;
Org: reg mgmtsoc_litespisdrphycore_sr_out_shift = 1'd0;
$1: mgmtsoc_litespisdrphycore_sr_out_shift
$2: 1
$3: d0
$4: ;
Org2: reg [31:0] mgmtsoc_litespisdrphycore_sr_out = 32'd0;
$1: [31:0]
$2: mgmtsoc_litespisdrphycore_sr_out
$3: 32
$4: d0
$5: ;
Org: reg mgmtsoc_litespisdrphycore_sr_in_shift = 1'd0;
$1: mgmtsoc_litespisdrphycore_sr_in_shift
$2: 1
$3: d0
$4: ;
Org2: reg [31:0] mgmtsoc_litespisdrphycore_sr_in = 32'd0;
$1: [31:0]
$2: mgmtsoc_litespisdrphycore_sr_in
$3: 32
$4: d0
$5: ;
Org: reg mgmtsoc_litespisdrphycore0 = 1'd0;
$1: mgmtsoc_litespisdrphycore0
$2: 1
$3: d0
$4: ;
Org2: reg [1:0] mgmtsoc_litespisdrphycore1 = 2'd0;
$1: [1:0]
$2: mgmtsoc_litespisdrphycore1
$3: 2
$4: d0
$5: ;
Org2: reg [3:0] mgmtsoc_litespisdrphycore2 = 4'd0;
$1: [3:0]
$2: mgmtsoc_litespisdrphycore2
$3: 4
$4: d0
$5: ;
Org2: reg [7:0] mgmtsoc_litespisdrphycore3 = 8'd0;
$1: [7:0]
$2: mgmtsoc_litespisdrphycore3
$3: 8
$4: d0
$5: ;
Org: reg mgmtsoc_crossbar_cs = 1'd0;
$1: mgmtsoc_crossbar_cs
$2: 1
$3: d0
$4: ;
Org: reg mgmtsoc_litespimmap_source_valid = 1'd0;
$1: mgmtsoc_litespimmap_source_valid
$2: 1
$3: d0
$4: ;
Org: reg mgmtsoc_litespimmap_source_first = 1'd0;
$1: mgmtsoc_litespimmap_source_first
$2: 1
$3: d0
$4: ;
Org: reg mgmtsoc_litespimmap_source_last = 1'd0;
$1: mgmtsoc_litespimmap_source_last
$2: 1
$3: d0
$4: ;
Org2: reg [31:0] mgmtsoc_litespimmap_source_payload_data = 32'd0;
$1: [31:0]
$2: mgmtsoc_litespimmap_source_payload_data
$3: 32
$4: d0
$5: ;
Org2: reg [5:0] mgmtsoc_litespimmap_source_payload_len = 6'd0;
$1: [5:0]
$2: mgmtsoc_litespimmap_source_payload_len
$3: 6
$4: d0
$5: ;
Org2: reg [3:0] mgmtsoc_litespimmap_source_payload_width = 4'd0;
$1: [3:0]
$2: mgmtsoc_litespimmap_source_payload_width
$3: 4
$4: d0
$5: ;
Org2: reg [7:0] mgmtsoc_litespimmap_source_payload_mask = 8'd0;
$1: [7:0]
$2: mgmtsoc_litespimmap_source_payload_mask
$3: 8
$4: d0
$5: ;
Org: reg mgmtsoc_litespimmap_sink_ready = 1'd0;
$1: mgmtsoc_litespimmap_sink_ready
$2: 1
$3: d0
$4: ;
Org2: reg [31:0] mgmtsoc_litespimmap_bus_dat_r = 32'd0;
$1: [31:0]
$2: mgmtsoc_litespimmap_bus_dat_r
$3: 32
$4: d0
$5: ;
Org: reg mgmtsoc_litespimmap_bus_ack = 1'd0;
$1: mgmtsoc_litespimmap_bus_ack
$2: 1
$3: d0
$4: ;
Org: reg mgmtsoc_litespimmap_bus_err = 1'd0;
$1: mgmtsoc_litespimmap_bus_err
$2: 1
$3: d0
$4: ;
Org: reg mgmtsoc_litespimmap_cs = 1'd0;
$1: mgmtsoc_litespimmap_cs
$2: 1
$3: d0
$4: ;
Org: reg mgmtsoc_litespimmap_burst_cs = 1'd0;
$1: mgmtsoc_litespimmap_burst_cs
$2: 1
$3: d0
$4: ;
Org2: reg [29:0] mgmtsoc_litespimmap_burst_adr = 30'd0;
$1: [29:0]
$2: mgmtsoc_litespimmap_burst_adr
$3: 30
$4: d0
$5: ;
Org: reg mgmtsoc_litespimmap_wait = 1'd0;
$1: mgmtsoc_litespimmap_wait
$2: 1
$3: d0
$4: ;
Org2: reg [8:0] mgmtsoc_litespimmap_count = 9'd256;
$1: [8:0]
$2: mgmtsoc_litespimmap_count
$3: 9
$4: d256
$5: ;
Org2: reg [7:0] mgmtsoc_litespimmap_storage = 8'd0;
$1: [7:0]
$2: mgmtsoc_litespimmap_storage
$3: 8
$4: d0
$5: ;
Org: reg mgmtsoc_litespimmap_re = 1'd0;
$1: mgmtsoc_litespimmap_re
$2: 1
$3: d0
$4: ;
Org2: reg [31:0] mgmtsoc_litespimmap_dummy = 32'd57005;
$1: [31:0]
$2: mgmtsoc_litespimmap_dummy
$3: 32
$4: d57005
$5: ;
Org2: reg [1:0] mgmtsoc_litespimmap = 2'd0;
$1: [1:0]
$2: mgmtsoc_litespimmap
$3: 2
$4: d0
$5: ;
Org: reg mgmtsoc_master_cs_storage = 1'd0;
$1: mgmtsoc_master_cs_storage
$2: 1
$3: d0
$4: ;
Org: reg mgmtsoc_master_cs_re = 1'd0;
$1: mgmtsoc_master_cs_re
$2: 1
$3: d0
$4: ;
Org2: reg [23:0] mgmtsoc_master_phyconfig_storage = 24'd0;
$1: [23:0]
$2: mgmtsoc_master_phyconfig_storage
$3: 24
$4: d0
$5: ;
Org: reg mgmtsoc_master_phyconfig_re = 1'd0;
$1: mgmtsoc_master_phyconfig_re
$2: 1
$3: d0
$4: ;
Org: reg mgmtsoc_master_rxtx_re = 1'd0;
$1: mgmtsoc_master_rxtx_re
$2: 1
$3: d0
$4: ;
Org: reg mgmtsoc_master_rxtx_we = 1'd0;
$1: mgmtsoc_master_rxtx_we
$2: 1
$3: d0
$4: ;
Org2: reg [1:0] mgmtsoc_master_status_status = 2'd0;
$1: [1:0]
$2: mgmtsoc_master_status_status
$3: 2
$4: d0
$5: ;
Org: reg mgmtsoc_master_status_re = 1'd0;
$1: mgmtsoc_master_status_re
$2: 1
$3: d0
$4: ;
Org: reg mgmtsoc_master_tx_fifo_sink_first = 1'd0;
$1: mgmtsoc_master_tx_fifo_sink_first
$2: 1
$3: d0
$4: ;
Org: reg mgmtsoc_master_tx_fifo_source_valid = 1'd0;
$1: mgmtsoc_master_tx_fifo_source_valid
$2: 1
$3: d0
$4: ;
Org: reg mgmtsoc_master_tx_fifo_source_first = 1'd0;
$1: mgmtsoc_master_tx_fifo_source_first
$2: 1
$3: d0
$4: ;
Org: reg mgmtsoc_master_tx_fifo_source_last = 1'd0;
$1: mgmtsoc_master_tx_fifo_source_last
$2: 1
$3: d0
$4: ;
Org2: reg [31:0] mgmtsoc_master_tx_fifo_source_payload_data = 32'd0;
$1: [31:0]
$2: mgmtsoc_master_tx_fifo_source_payload_data
$3: 32
$4: d0
$5: ;
Org2: reg [5:0] mgmtsoc_master_tx_fifo_source_payload_len = 6'd0;
$1: [5:0]
$2: mgmtsoc_master_tx_fifo_source_payload_len
$3: 6
$4: d0
$5: ;
Org2: reg [3:0] mgmtsoc_master_tx_fifo_source_payload_width = 4'd0;
$1: [3:0]
$2: mgmtsoc_master_tx_fifo_source_payload_width
$3: 4
$4: d0
$5: ;
Org2: reg [7:0] mgmtsoc_master_tx_fifo_source_payload_mask = 8'd0;
$1: [7:0]
$2: mgmtsoc_master_tx_fifo_source_payload_mask
$3: 8
$4: d0
$5: ;
Org: reg mgmtsoc_master_rx_fifo_source_valid = 1'd0;
$1: mgmtsoc_master_rx_fifo_source_valid
$2: 1
$3: d0
$4: ;
Org: reg mgmtsoc_master_rx_fifo_source_first = 1'd0;
$1: mgmtsoc_master_rx_fifo_source_first
$2: 1
$3: d0
$4: ;
Org: reg mgmtsoc_master_rx_fifo_source_last = 1'd0;
$1: mgmtsoc_master_rx_fifo_source_last
$2: 1
$3: d0
$4: ;
Org2: reg [31:0] mgmtsoc_master_rx_fifo_source_payload_data = 32'd0;
$1: [31:0]
$2: mgmtsoc_master_rx_fifo_source_payload_data
$3: 32
$4: d0
$5: ;
Org: reg spi_master_done0 = 1'd0;
$1: spi_master_done0
$2: 1
$3: d0
$4: ;
Org: reg spi_master_irq = 1'd0;
$1: spi_master_irq
$2: 1
$3: d0
$4: ;
Org2: reg [7:0] spi_master_miso = 8'd0;
$1: [7:0]
$2: spi_master_miso
$3: 8
$4: d0
$5: ;
Org: reg spi_master_start1 = 1'd0;
$1: spi_master_start1
$2: 1
$3: d0
$4: ;
Org2: reg [15:0] spi_master_control_storage = 16'd0;
$1: [15:0]
$2: spi_master_control_storage
$3: 16
$4: d0
$5: ;
Org: reg spi_master_control_re = 1'd0;
$1: spi_master_control_re
$2: 1
$3: d0
$4: ;
Org: reg spi_master_status_re = 1'd0;
$1: spi_master_status_re
$2: 1
$3: d0
$4: ;
Org2: reg [7:0] spi_master_mosi_storage = 8'd0;
$1: [7:0]
$2: spi_master_mosi_storage
$3: 8
$4: d0
$5: ;
Org: reg spi_master_mosi_re = 1'd0;
$1: spi_master_mosi_re
$2: 1
$3: d0
$4: ;
Org: reg spi_master_miso_re = 1'd0;
$1: spi_master_miso_re
$2: 1
$3: d0
$4: ;
Org2: reg [16:0] spi_master_cs_storage = 17'd1;
$1: [16:0]
$2: spi_master_cs_storage
$3: 17
$4: d1
$5: ;
Org: reg spi_master_cs_re = 1'd0;
$1: spi_master_cs_re
$2: 1
$3: d0
$4: ;
Org: reg spi_master_loopback_storage = 1'd0;
$1: spi_master_loopback_storage
$2: 1
$3: d0
$4: ;
Org: reg spi_master_loopback_re = 1'd0;
$1: spi_master_loopback_re
$2: 1
$3: d0
$4: ;
Org: reg spi_master_clk_enable = 1'd0;
$1: spi_master_clk_enable
$2: 1
$3: d0
$4: ;
Org: reg spi_master_xfer_enable = 1'd0;
$1: spi_master_xfer_enable
$2: 1
$3: d0
$4: ;
Org2: reg [2:0] spi_master_count = 3'd0;
$1: [2:0]
$2: spi_master_count
$3: 3
$4: d0
$5: ;
Org: reg spi_master_mosi_latch = 1'd0;
$1: spi_master_mosi_latch
$2: 1
$3: d0
$4: ;
Org: reg spi_master_miso_latch = 1'd0;
$1: spi_master_miso_latch
$2: 1
$3: d0
$4: ;
Org2: reg [15:0] spi_master_clk_divider1 = 16'd0;
$1: [15:0]
$2: spi_master_clk_divider1
$3: 16
$4: d0
$5: ;
Org2: reg [7:0] spi_master_mosi_data = 8'd0;
$1: [7:0]
$2: spi_master_mosi_data
$3: 8
$4: d0
$5: ;
Org2: reg [2:0] spi_master_mosi_sel = 3'd0;
$1: [2:0]
$2: spi_master_mosi_sel
$3: 3
$4: d0
$5: ;
Org2: reg [7:0] spi_master_miso_data = 8'd0;
$1: [7:0]
$2: spi_master_miso_data
$3: 8
$4: d0
$5: ;
Org2: reg [15:0] spimaster_storage = 16'd100;
$1: [15:0]
$2: spimaster_storage
$3: 16
$4: d100
$5: ;
Org: reg spimaster_re = 1'd0;
$1: spimaster_re
$2: 1
$3: d0
$4: ;
Org: reg mprj_err = 1'd0;
$1: mprj_err
$2: 1
$3: d0
$4: ;
Org: reg mprj_wb_iena_storage = 1'd0;
$1: mprj_wb_iena_storage
$2: 1
$3: d0
$4: ;
Org: reg mprj_wb_iena_re = 1'd0;
$1: mprj_wb_iena_re
$2: 1
$3: d0
$4: ;
Org: reg hk_err = 1'd0;
$1: hk_err
$2: 1
$3: d0
$4: ;
Org: reg sys_uart_rx = 1'd0;
$1: sys_uart_rx
$2: 1
$3: d0
$4: ;
Org: reg sys_uart_tx = 1'd1;
$1: sys_uart_tx
$2: 1
$3: d1
$4: ;
Org: reg uart_phy_tx_sink_ready = 1'd0;
$1: uart_phy_tx_sink_ready
$2: 1
$3: d0
$4: ;
Org2: reg [7:0] uart_phy_tx_data = 8'd0;
$1: [7:0]
$2: uart_phy_tx_data
$3: 8
$4: d0
$5: ;
Org2: reg [3:0] uart_phy_tx_count = 4'd0;
$1: [3:0]
$2: uart_phy_tx_count
$3: 4
$4: d0
$5: ;
Org: reg uart_phy_tx_enable = 1'd0;
$1: uart_phy_tx_enable
$2: 1
$3: d0
$4: ;
Org: reg uart_phy_tx_tick = 1'd0;
$1: uart_phy_tx_tick
$2: 1
$3: d0
$4: ;
Org2: reg [31:0] uart_phy_tx_phase = 32'd0;
$1: [31:0]
$2: uart_phy_tx_phase
$3: 32
$4: d0
$5: ;
Org: reg uart_phy_rx_source_valid = 1'd0;
$1: uart_phy_rx_source_valid
$2: 1
$3: d0
$4: ;
Org: reg uart_phy_rx_source_first = 1'd0;
$1: uart_phy_rx_source_first
$2: 1
$3: d0
$4: ;
Org: reg uart_phy_rx_source_last = 1'd0;
$1: uart_phy_rx_source_last
$2: 1
$3: d0
$4: ;
Org2: reg [7:0] uart_phy_rx_source_payload_data = 8'd0;
$1: [7:0]
$2: uart_phy_rx_source_payload_data
$3: 8
$4: d0
$5: ;
Org2: reg [7:0] uart_phy_rx_data = 8'd0;
$1: [7:0]
$2: uart_phy_rx_data
$3: 8
$4: d0
$5: ;
Org2: reg [3:0] uart_phy_rx_count = 4'd0;
$1: [3:0]
$2: uart_phy_rx_count
$3: 4
$4: d0
$5: ;
Org: reg uart_phy_rx_enable = 1'd0;
$1: uart_phy_rx_enable
$2: 1
$3: d0
$4: ;
Org: reg uart_phy_rx_tick = 1'd0;
$1: uart_phy_rx_tick
$2: 1
$3: d0
$4: ;
Org2: reg [31:0] uart_phy_rx_phase = 32'd0;
$1: [31:0]
$2: uart_phy_rx_phase
$3: 32
$4: d0
$5: ;
Org: reg uart_phy_rx_rx_d = 1'd0;
$1: uart_phy_rx_rx_d
$2: 1
$3: d0
$4: ;
Org: reg uart_rxtx_re = 1'd0;
$1: uart_rxtx_re
$2: 1
$3: d0
$4: ;
Org: reg uart_rxtx_we = 1'd0;
$1: uart_rxtx_we
$2: 1
$3: d0
$4: ;
Org: reg uart_txfull_re = 1'd0;
$1: uart_txfull_re
$2: 1
$3: d0
$4: ;
Org: reg uart_rxempty_re = 1'd0;
$1: uart_rxempty_re
$2: 1
$3: d0
$4: ;
Org: reg uart_tx_pending = 1'd0;
$1: uart_tx_pending
$2: 1
$3: d0
$4: ;
Org: reg uart_tx_clear = 1'd0;
$1: uart_tx_clear
$2: 1
$3: d0
$4: ;
Org: reg uart_tx_trigger_d = 1'd0;
$1: uart_tx_trigger_d
$2: 1
$3: d0
$4: ;
Org: reg uart_rx_pending = 1'd0;
$1: uart_rx_pending
$2: 1
$3: d0
$4: ;
Org: reg uart_rx_clear = 1'd0;
$1: uart_rx_clear
$2: 1
$3: d0
$4: ;
Org: reg uart_rx_trigger_d = 1'd0;
$1: uart_rx_trigger_d
$2: 1
$3: d0
$4: ;
Org2: reg [1:0] uart_status_status = 2'd0;
$1: [1:0]
$2: uart_status_status
$3: 2
$4: d0
$5: ;
Org: reg uart_status_re = 1'd0;
$1: uart_status_re
$2: 1
$3: d0
$4: ;
Org2: reg [1:0] uart_pending_status = 2'd0;
$1: [1:0]
$2: uart_pending_status
$3: 2
$4: d0
$5: ;
Org: reg uart_pending_re = 1'd0;
$1: uart_pending_re
$2: 1
$3: d0
$4: ;
Org2: reg [1:0] uart_pending_r = 2'd0;
$1: [1:0]
$2: uart_pending_r
$3: 2
$4: d0
$5: ;
Org2: reg [1:0] uart_enable_storage = 2'd0;
$1: [1:0]
$2: uart_enable_storage
$3: 2
$4: d0
$5: ;
Org: reg uart_enable_re = 1'd0;
$1: uart_enable_re
$2: 1
$3: d0
$4: ;
Org: reg uart_txempty_re = 1'd0;
$1: uart_txempty_re
$2: 1
$3: d0
$4: ;
Org: reg uart_rxfull_re = 1'd0;
$1: uart_rxfull_re
$2: 1
$3: d0
$4: ;
Org: reg uart_tx_fifo_sink_first = 1'd0;
$1: uart_tx_fifo_sink_first
$2: 1
$3: d0
$4: ;
Org: reg uart_tx_fifo_sink_last = 1'd0;
$1: uart_tx_fifo_sink_last
$2: 1
$3: d0
$4: ;
Org: reg uart_tx_fifo_readable = 1'd0;
$1: uart_tx_fifo_readable
$2: 1
$3: d0
$4: ;
Org2: reg [4:0] uart_tx_fifo_level0 = 5'd0;
$1: [4:0]
$2: uart_tx_fifo_level0
$3: 5
$4: d0
$5: ;
Org: reg uart_tx_fifo_replace = 1'd0;
$1: uart_tx_fifo_replace
$2: 1
$3: d0
$4: ;
Org2: reg [3:0] uart_tx_fifo_produce = 4'd0;
$1: [3:0]
$2: uart_tx_fifo_produce
$3: 4
$4: d0
$5: ;
Org2: reg [3:0] uart_tx_fifo_consume = 4'd0;
$1: [3:0]
$2: uart_tx_fifo_consume
$3: 4
$4: d0
$5: ;
Org2: reg [3:0] uart_tx_fifo_wrport_adr = 4'd0;
$1: [3:0]
$2: uart_tx_fifo_wrport_adr
$3: 4
$4: d0
$5: ;
Org: reg uart_rx_fifo_readable = 1'd0;
$1: uart_rx_fifo_readable
$2: 1
$3: d0
$4: ;
Org2: reg [4:0] uart_rx_fifo_level0 = 5'd0;
$1: [4:0]
$2: uart_rx_fifo_level0
$3: 5
$4: d0
$5: ;
Org: reg uart_rx_fifo_replace = 1'd0;
$1: uart_rx_fifo_replace
$2: 1
$3: d0
$4: ;
Org2: reg [3:0] uart_rx_fifo_produce = 4'd0;
$1: [3:0]
$2: uart_rx_fifo_produce
$3: 4
$4: d0
$5: ;
Org2: reg [3:0] uart_rx_fifo_consume = 4'd0;
$1: [3:0]
$2: uart_rx_fifo_consume
$3: 4
$4: d0
$5: ;
Org2: reg [3:0] uart_rx_fifo_wrport_adr = 4'd0;
$1: [3:0]
$2: uart_rx_fifo_wrport_adr
$3: 4
$4: d0
$5: ;
Org: reg dbg_uart_dbg_uart_rx = 1'd0;
$1: dbg_uart_dbg_uart_rx
$2: 1
$3: d0
$4: ;
Org: reg dbg_uart_dbg_uart_tx = 1'd1;
$1: dbg_uart_dbg_uart_tx
$2: 1
$3: d1
$4: ;
Org: reg dbg_uart_tx_sink_valid = 1'd0;
$1: dbg_uart_tx_sink_valid
$2: 1
$3: d0
$4: ;
Org: reg dbg_uart_tx_sink_ready = 1'd0;
$1: dbg_uart_tx_sink_ready
$2: 1
$3: d0
$4: ;
Org2: reg [7:0] dbg_uart_tx_sink_payload_data = 8'd0;
$1: [7:0]
$2: dbg_uart_tx_sink_payload_data
$3: 8
$4: d0
$5: ;
Org2: reg [7:0] dbg_uart_tx_data = 8'd0;
$1: [7:0]
$2: dbg_uart_tx_data
$3: 8
$4: d0
$5: ;
Org2: reg [3:0] dbg_uart_tx_count = 4'd0;
$1: [3:0]
$2: dbg_uart_tx_count
$3: 4
$4: d0
$5: ;
Org: reg dbg_uart_tx_enable = 1'd0;
$1: dbg_uart_tx_enable
$2: 1
$3: d0
$4: ;
Org: reg dbg_uart_tx_tick = 1'd0;
$1: dbg_uart_tx_tick
$2: 1
$3: d0
$4: ;
Org2: reg [31:0] dbg_uart_tx_phase = 32'd0;
$1: [31:0]
$2: dbg_uart_tx_phase
$3: 32
$4: d0
$5: ;
Org: reg dbg_uart_rx_source_valid = 1'd0;
$1: dbg_uart_rx_source_valid
$2: 1
$3: d0
$4: ;
Org: reg dbg_uart_rx_source_ready = 1'd0;
$1: dbg_uart_rx_source_ready
$2: 1
$3: d0
$4: ;
Org2: reg [7:0] dbg_uart_rx_source_payload_data = 8'd0;
$1: [7:0]
$2: dbg_uart_rx_source_payload_data
$3: 8
$4: d0
$5: ;
Org2: reg [7:0] dbg_uart_rx_data = 8'd0;
$1: [7:0]
$2: dbg_uart_rx_data
$3: 8
$4: d0
$5: ;
Org2: reg [3:0] dbg_uart_rx_count = 4'd0;
$1: [3:0]
$2: dbg_uart_rx_count
$3: 4
$4: d0
$5: ;
Org: reg dbg_uart_rx_enable = 1'd0;
$1: dbg_uart_rx_enable
$2: 1
$3: d0
$4: ;
Org: reg dbg_uart_rx_tick = 1'd0;
$1: dbg_uart_rx_tick
$2: 1
$3: d0
$4: ;
Org2: reg [31:0] dbg_uart_rx_phase = 32'd0;
$1: [31:0]
$2: dbg_uart_rx_phase
$3: 32
$4: d0
$5: ;
Org: reg dbg_uart_rx_rx_d = 1'd0;
$1: dbg_uart_rx_rx_d
$2: 1
$3: d0
$4: ;
Org: reg dbg_uart_wishbone_cyc = 1'd0;
$1: dbg_uart_wishbone_cyc
$2: 1
$3: d0
$4: ;
Org: reg dbg_uart_wishbone_stb = 1'd0;
$1: dbg_uart_wishbone_stb
$2: 1
$3: d0
$4: ;
Org: reg dbg_uart_wishbone_we = 1'd0;
$1: dbg_uart_wishbone_we
$2: 1
$3: d0
$4: ;
Org2: reg [2:0] dbg_uart_wishbone_cti = 3'd0;
$1: [2:0]
$2: dbg_uart_wishbone_cti
$3: 3
$4: d0
$5: ;
Org2: reg [1:0] dbg_uart_wishbone_bte = 2'd0;
$1: [1:0]
$2: dbg_uart_wishbone_bte
$3: 2
$4: d0
$5: ;
Org2: reg [7:0] dbg_uart_cmd = 8'd0;
$1: [7:0]
$2: dbg_uart_cmd
$3: 8
$4: d0
$5: ;
Org: reg dbg_uart_incr = 1'd0;
$1: dbg_uart_incr
$2: 1
$3: d0
$4: ;
Org2: reg [7:0] dbg_uart_length = 8'd0;
$1: [7:0]
$2: dbg_uart_length
$3: 8
$4: d0
$5: ;
Org2: reg [31:0] dbg_uart_address = 32'd0;
$1: [31:0]
$2: dbg_uart_address
$3: 32
$4: d0
$5: ;
Org2: reg [31:0] dbg_uart_data = 32'd0;
$1: [31:0]
$2: dbg_uart_data
$3: 32
$4: d0
$5: ;
Org2: reg [1:0] dbg_uart_bytes_count = 2'd0;
$1: [1:0]
$2: dbg_uart_bytes_count
$3: 2
$4: d0
$5: ;
Org2: reg [7:0] dbg_uart_words_count = 8'd0;
$1: [7:0]
$2: dbg_uart_words_count
$3: 8
$4: d0
$5: ;
Org2: reg [19:0] dbg_uart_count = 20'd1000000;
$1: [19:0]
$2: dbg_uart_count
$3: 20
$4: d1000000
$5: ;
Org: reg dbg_uart_is_ongoing = 1'd0;
$1: dbg_uart_is_ongoing
$2: 1
$3: d0
$4: ;
Org: reg debug_oeb_storage = 1'd0;
$1: debug_oeb_storage
$2: 1
$3: d0
$4: ;
Org: reg debug_oeb_re = 1'd0;
$1: debug_oeb_re
$2: 1
$3: d0
$4: ;
Org: reg debug_mode_storage = 1'd0;
$1: debug_mode_storage
$2: 1
$3: d0
$4: ;
Org: reg debug_mode_re = 1'd0;
$1: debug_mode_re
$2: 1
$3: d0
$4: ;
Org: reg uart_enabled_storage = 1'd0;
$1: uart_enabled_storage
$2: 1
$3: d0
$4: ;
Org: reg uart_enabled_re = 1'd0;
$1: uart_enabled_re
$2: 1
$3: d0
$4: ;
Org: reg gpio_mode1_storage = 1'd0;
$1: gpio_mode1_storage
$2: 1
$3: d0
$4: ;
Org: reg gpio_mode1_re = 1'd0;
$1: gpio_mode1_re
$2: 1
$3: d0
$4: ;
Org: reg gpio_mode0_storage = 1'd0;
$1: gpio_mode0_storage
$2: 1
$3: d0
$4: ;
Org: reg gpio_mode0_re = 1'd0;
$1: gpio_mode0_re
$2: 1
$3: d0
$4: ;
Org: reg gpio_ien_storage = 1'd0;
$1: gpio_ien_storage
$2: 1
$3: d0
$4: ;
Org: reg gpio_ien_re = 1'd0;
$1: gpio_ien_re
$2: 1
$3: d0
$4: ;
Org: reg gpio_oe_storage = 1'd0;
$1: gpio_oe_storage
$2: 1
$3: d0
$4: ;
Org: reg gpio_oe_re = 1'd0;
$1: gpio_oe_re
$2: 1
$3: d0
$4: ;
Org: reg gpio_in_re = 1'd0;
$1: gpio_in_re
$2: 1
$3: d0
$4: ;
Org: reg gpio_out_storage = 1'd0;
$1: gpio_out_storage
$2: 1
$3: d0
$4: ;
Org: reg gpio_out_re = 1'd0;
$1: gpio_out_re
$2: 1
$3: d0
$4: ;
Org2: reg [127:0] la_ien_storage = 128'd0;
$1: [127:0]
$2: la_ien_storage
$3: 128
$4: d0
$5: ;
Org: reg la_ien_re = 1'd0;
$1: la_ien_re
$2: 1
$3: d0
$4: ;
Org2: reg [127:0] la_oe_storage = 128'd0;
$1: [127:0]
$2: la_oe_storage
$3: 128
$4: d0
$5: ;
Org: reg la_oe_re = 1'd0;
$1: la_oe_re
$2: 1
$3: d0
$4: ;
Org2: reg [127:0] la_in_status = 128'd0;
$1: [127:0]
$2: la_in_status
$3: 128
$4: d0
$5: ;
Org: reg la_in_re = 1'd0;
$1: la_in_re
$2: 1
$3: d0
$4: ;
Org2: reg [127:0] la_out_storage = 128'd1; //tony_debug
$1: [127:0]
$2: la_out_storage
$3: 128
$4: d1
$5: ;
Org: reg la_out_re = 1'd0;
$1: la_out_re
$2: 1
$3: d0
$4: ;
Org: reg spi_enabled_storage = 1'd0;
$1: spi_enabled_storage
$2: 1
$3: d0
$4: ;
Org: reg spi_enabled_re = 1'd0;
$1: spi_enabled_re
$2: 1
$3: d0
$4: ;
Org2: reg [2:0] user_irq_ena_storage = 3'd0;
$1: [2:0]
$2: user_irq_ena_storage
$3: 3
$4: d0
$5: ;
Org: reg user_irq_ena_re = 1'd0;
$1: user_irq_ena_re
$2: 1
$3: d0
$4: ;
Org: reg gpioin0_in_re = 1'd0;
$1: gpioin0_in_re
$2: 1
$3: d0
$4: ;
Org: reg gpioin0_gpioin0_mode_storage = 1'd0;
$1: gpioin0_gpioin0_mode_storage
$2: 1
$3: d0
$4: ;
Org: reg gpioin0_gpioin0_mode_re = 1'd0;
$1: gpioin0_gpioin0_mode_re
$2: 1
$3: d0
$4: ;
Org: reg gpioin0_gpioin0_edge_storage = 1'd0;
$1: gpioin0_gpioin0_edge_storage
$2: 1
$3: d0
$4: ;
Org: reg gpioin0_gpioin0_edge_re = 1'd0;
$1: gpioin0_gpioin0_edge_re
$2: 1
$3: d0
$4: ;
Org: reg gpioin0_gpioin0_in_pads_n_d = 1'd0;
$1: gpioin0_gpioin0_in_pads_n_d
$2: 1
$3: d0
$4: ;
Org: reg gpioin0_gpioin0_pending = 1'd0;
$1: gpioin0_gpioin0_pending
$2: 1
$3: d0
$4: ;
Org: reg gpioin0_gpioin0_trigger = 1'd0;
$1: gpioin0_gpioin0_trigger
$2: 1
$3: d0
$4: ;
Org: reg gpioin0_gpioin0_clear = 1'd0;
$1: gpioin0_gpioin0_clear
$2: 1
$3: d0
$4: ;
Org: reg gpioin0_gpioin0_trigger_d = 1'd0;
$1: gpioin0_gpioin0_trigger_d
$2: 1
$3: d0
$4: ;
Org: reg gpioin1_in_re = 1'd0;
$1: gpioin1_in_re
$2: 1
$3: d0
$4: ;
Org: reg gpioin1_gpioin1_mode_storage = 1'd0;
$1: gpioin1_gpioin1_mode_storage
$2: 1
$3: d0
$4: ;
Org: reg gpioin1_gpioin1_mode_re = 1'd0;
$1: gpioin1_gpioin1_mode_re
$2: 1
$3: d0
$4: ;
Org: reg gpioin1_gpioin1_edge_storage = 1'd0;
$1: gpioin1_gpioin1_edge_storage
$2: 1
$3: d0
$4: ;
Org: reg gpioin1_gpioin1_edge_re = 1'd0;
$1: gpioin1_gpioin1_edge_re
$2: 1
$3: d0
$4: ;
Org: reg gpioin1_gpioin1_in_pads_n_d = 1'd0;
$1: gpioin1_gpioin1_in_pads_n_d
$2: 1
$3: d0
$4: ;
Org: reg gpioin1_gpioin1_pending = 1'd0;
$1: gpioin1_gpioin1_pending
$2: 1
$3: d0
$4: ;
Org: reg gpioin1_gpioin1_trigger = 1'd0;
$1: gpioin1_gpioin1_trigger
$2: 1
$3: d0
$4: ;
Org: reg gpioin1_gpioin1_clear = 1'd0;
$1: gpioin1_gpioin1_clear
$2: 1
$3: d0
$4: ;
Org: reg gpioin1_gpioin1_trigger_d = 1'd0;
$1: gpioin1_gpioin1_trigger_d
$2: 1
$3: d0
$4: ;
Org: reg gpioin2_in_re = 1'd0;
$1: gpioin2_in_re
$2: 1
$3: d0
$4: ;
Org: reg gpioin2_gpioin2_mode_storage = 1'd0;
$1: gpioin2_gpioin2_mode_storage
$2: 1
$3: d0
$4: ;
Org: reg gpioin2_gpioin2_mode_re = 1'd0;
$1: gpioin2_gpioin2_mode_re
$2: 1
$3: d0
$4: ;
Org: reg gpioin2_gpioin2_edge_storage = 1'd0;
$1: gpioin2_gpioin2_edge_storage
$2: 1
$3: d0
$4: ;
Org: reg gpioin2_gpioin2_edge_re = 1'd0;
$1: gpioin2_gpioin2_edge_re
$2: 1
$3: d0
$4: ;
Org: reg gpioin2_gpioin2_in_pads_n_d = 1'd0;
$1: gpioin2_gpioin2_in_pads_n_d
$2: 1
$3: d0
$4: ;
Org: reg gpioin2_gpioin2_pending = 1'd0;
$1: gpioin2_gpioin2_pending
$2: 1
$3: d0
$4: ;
Org: reg gpioin2_gpioin2_trigger = 1'd0;
$1: gpioin2_gpioin2_trigger
$2: 1
$3: d0
$4: ;
Org: reg gpioin2_gpioin2_clear = 1'd0;
$1: gpioin2_gpioin2_clear
$2: 1
$3: d0
$4: ;
Org: reg gpioin2_gpioin2_trigger_d = 1'd0;
$1: gpioin2_gpioin2_trigger_d
$2: 1
$3: d0
$4: ;
Org: reg gpioin3_in_re = 1'd0;
$1: gpioin3_in_re
$2: 1
$3: d0
$4: ;
Org: reg gpioin3_gpioin3_mode_storage = 1'd0;
$1: gpioin3_gpioin3_mode_storage
$2: 1
$3: d0
$4: ;
Org: reg gpioin3_gpioin3_mode_re = 1'd0;
$1: gpioin3_gpioin3_mode_re
$2: 1
$3: d0
$4: ;
Org: reg gpioin3_gpioin3_edge_storage = 1'd0;
$1: gpioin3_gpioin3_edge_storage
$2: 1
$3: d0
$4: ;
Org: reg gpioin3_gpioin3_edge_re = 1'd0;
$1: gpioin3_gpioin3_edge_re
$2: 1
$3: d0
$4: ;
Org: reg gpioin3_gpioin3_in_pads_n_d = 1'd0;
$1: gpioin3_gpioin3_in_pads_n_d
$2: 1
$3: d0
$4: ;
Org: reg gpioin3_gpioin3_pending = 1'd0;
$1: gpioin3_gpioin3_pending
$2: 1
$3: d0
$4: ;
Org: reg gpioin3_gpioin3_trigger = 1'd0;
$1: gpioin3_gpioin3_trigger
$2: 1
$3: d0
$4: ;
Org: reg gpioin3_gpioin3_clear = 1'd0;
$1: gpioin3_gpioin3_clear
$2: 1
$3: d0
$4: ;
Org: reg gpioin3_gpioin3_trigger_d = 1'd0;
$1: gpioin3_gpioin3_trigger_d
$2: 1
$3: d0
$4: ;
Org: reg gpioin4_in_re = 1'd0;
$1: gpioin4_in_re
$2: 1
$3: d0
$4: ;
Org: reg gpioin4_gpioin4_mode_storage = 1'd0;
$1: gpioin4_gpioin4_mode_storage
$2: 1
$3: d0
$4: ;
Org: reg gpioin4_gpioin4_mode_re = 1'd0;
$1: gpioin4_gpioin4_mode_re
$2: 1
$3: d0
$4: ;
Org: reg gpioin4_gpioin4_edge_storage = 1'd0;
$1: gpioin4_gpioin4_edge_storage
$2: 1
$3: d0
$4: ;
Org: reg gpioin4_gpioin4_edge_re = 1'd0;
$1: gpioin4_gpioin4_edge_re
$2: 1
$3: d0
$4: ;
Org: reg gpioin4_gpioin4_in_pads_n_d = 1'd0;
$1: gpioin4_gpioin4_in_pads_n_d
$2: 1
$3: d0
$4: ;
Org: reg gpioin4_gpioin4_pending = 1'd0;
$1: gpioin4_gpioin4_pending
$2: 1
$3: d0
$4: ;
Org: reg gpioin4_gpioin4_trigger = 1'd0;
$1: gpioin4_gpioin4_trigger
$2: 1
$3: d0
$4: ;
Org: reg gpioin4_gpioin4_clear = 1'd0;
$1: gpioin4_gpioin4_clear
$2: 1
$3: d0
$4: ;
Org: reg gpioin4_gpioin4_trigger_d = 1'd0;
$1: gpioin4_gpioin4_trigger_d
$2: 1
$3: d0
$4: ;
Org: reg gpioin5_in_re = 1'd0;
$1: gpioin5_in_re
$2: 1
$3: d0
$4: ;
Org: reg gpioin5_gpioin5_mode_storage = 1'd0;
$1: gpioin5_gpioin5_mode_storage
$2: 1
$3: d0
$4: ;
Org: reg gpioin5_gpioin5_mode_re = 1'd0;
$1: gpioin5_gpioin5_mode_re
$2: 1
$3: d0
$4: ;
Org: reg gpioin5_gpioin5_edge_storage = 1'd0;
$1: gpioin5_gpioin5_edge_storage
$2: 1
$3: d0
$4: ;
Org: reg gpioin5_gpioin5_edge_re = 1'd0;
$1: gpioin5_gpioin5_edge_re
$2: 1
$3: d0
$4: ;
Org: reg gpioin5_gpioin5_in_pads_n_d = 1'd0;
$1: gpioin5_gpioin5_in_pads_n_d
$2: 1
$3: d0
$4: ;
Org: reg gpioin5_gpioin5_pending = 1'd0;
$1: gpioin5_gpioin5_pending
$2: 1
$3: d0
$4: ;
Org: reg gpioin5_gpioin5_trigger = 1'd0;
$1: gpioin5_gpioin5_trigger
$2: 1
$3: d0
$4: ;
Org: reg gpioin5_gpioin5_clear = 1'd0;
$1: gpioin5_gpioin5_clear
$2: 1
$3: d0
$4: ;
Org: reg gpioin5_gpioin5_trigger_d = 1'd0;
$1: gpioin5_gpioin5_trigger_d
$2: 1
$3: d0
$4: ;
Org2: reg [1:0] litespiphy_state = 2'd0;
$1: [1:0]
$2: litespiphy_state
$3: 2
$4: d0
$5: ;
Org2: reg [1:0] litespiphy_next_state = 2'd0;
$1: [1:0]
$2: litespiphy_next_state
$3: 2
$4: d0
$5: ;
Org2: reg [7:0] mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value = 8'd0;
$1: [7:0]
$2: mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value
$3: 8
$4: d0
$5: ;
Org: reg mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce = 1'd0;
$1: mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce
$2: 1
$3: d0
$4: ;
Org: reg litespi_grant = 1'd0;
$1: litespi_grant
$2: 1
$3: d0
$4: ;
Org: reg litespi_tx_mux_source_valid = 1'd0;
$1: litespi_tx_mux_source_valid
$2: 1
$3: d0
$4: ;
Org: reg litespi_tx_mux_source_first = 1'd0;
$1: litespi_tx_mux_source_first
$2: 1
$3: d0
$4: ;
Org: reg litespi_tx_mux_source_last = 1'd0;
$1: litespi_tx_mux_source_last
$2: 1
$3: d0
$4: ;
Org2: reg [31:0] litespi_tx_mux_source_payload_data = 32'd0;
$1: [31:0]
$2: litespi_tx_mux_source_payload_data
$3: 32
$4: d0
$5: ;
Org2: reg [5:0] litespi_tx_mux_source_payload_len = 6'd0;
$1: [5:0]
$2: litespi_tx_mux_source_payload_len
$3: 6
$4: d0
$5: ;
Org2: reg [3:0] litespi_tx_mux_source_payload_width = 4'd0;
$1: [3:0]
$2: litespi_tx_mux_source_payload_width
$3: 4
$4: d0
$5: ;
Org2: reg [7:0] litespi_tx_mux_source_payload_mask = 8'd0;
$1: [7:0]
$2: litespi_tx_mux_source_payload_mask
$3: 8
$4: d0
$5: ;
Org: reg litespi_tx_mux_endpoint0_sink_ready = 1'd0;
$1: litespi_tx_mux_endpoint0_sink_ready
$2: 1
$3: d0
$4: ;
Org: reg litespi_tx_mux_endpoint1_sink_ready = 1'd0;
$1: litespi_tx_mux_endpoint1_sink_ready
$2: 1
$3: d0
$4: ;
Org: reg litespi_rx_demux_sink_ready = 1'd0;
$1: litespi_rx_demux_sink_ready
$2: 1
$3: d0
$4: ;
Org: reg litespi_rx_demux_endpoint0_source_valid = 1'd0;
$1: litespi_rx_demux_endpoint0_source_valid
$2: 1
$3: d0
$4: ;
Org: reg litespi_rx_demux_endpoint0_source_first = 1'd0;
$1: litespi_rx_demux_endpoint0_source_first
$2: 1
$3: d0
$4: ;
Org: reg litespi_rx_demux_endpoint0_source_last = 1'd0;
$1: litespi_rx_demux_endpoint0_source_last
$2: 1
$3: d0
$4: ;
Org2: reg [31:0] litespi_rx_demux_endpoint0_source_payload_data = 32'd0;
$1: [31:0]
$2: litespi_rx_demux_endpoint0_source_payload_data
$3: 32
$4: d0
$5: ;
Org: reg litespi_rx_demux_endpoint1_source_valid = 1'd0;
$1: litespi_rx_demux_endpoint1_source_valid
$2: 1
$3: d0
$4: ;
Org: reg litespi_rx_demux_endpoint1_source_first = 1'd0;
$1: litespi_rx_demux_endpoint1_source_first
$2: 1
$3: d0
$4: ;
Org: reg litespi_rx_demux_endpoint1_source_last = 1'd0;
$1: litespi_rx_demux_endpoint1_source_last
$2: 1
$3: d0
$4: ;
Org2: reg [31:0] litespi_rx_demux_endpoint1_source_payload_data = 32'd0;
$1: [31:0]
$2: litespi_rx_demux_endpoint1_source_payload_data
$3: 32
$4: d0
$5: ;
Org2: reg [3:0] litespi_state = 4'd0;
$1: [3:0]
$2: litespi_state
$3: 4
$4: d0
$5: ;
Org2: reg [3:0] litespi_next_state = 4'd0;
$1: [3:0]
$2: litespi_next_state
$3: 4
$4: d0
$5: ;
Org: reg mgmtsoc_litespimmap_burst_cs_litespi_next_value0 = 1'd0;
$1: mgmtsoc_litespimmap_burst_cs_litespi_next_value0
$2: 1
$3: d0
$4: ;
Org: reg mgmtsoc_litespimmap_burst_cs_litespi_next_value_ce0 = 1'd0;
$1: mgmtsoc_litespimmap_burst_cs_litespi_next_value_ce0
$2: 1
$3: d0
$4: ;
Org2: reg [29:0] mgmtsoc_litespimmap_burst_adr_litespi_next_value1 = 30'd0;
$1: [29:0]
$2: mgmtsoc_litespimmap_burst_adr_litespi_next_value1
$3: 30
$4: d0
$5: ;
Org: reg mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1 = 1'd0;
$1: mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1
$2: 1
$3: d0
$4: ;
Org2: reg [1:0] spimaster_state = 2'd0;
$1: [1:0]
$2: spimaster_state
$3: 2
$4: d0
$5: ;
Org2: reg [1:0] spimaster_next_state = 2'd0;
$1: [1:0]
$2: spimaster_next_state
$3: 2
$4: d0
$5: ;
Org2: reg [2:0] spi_master_count_spimaster_next_value = 3'd0;
$1: [2:0]
$2: spi_master_count_spimaster_next_value
$3: 3
$4: d0
$5: ;
Org: reg spi_master_count_spimaster_next_value_ce = 1'd0;
$1: spi_master_count_spimaster_next_value_ce
$2: 1
$3: d0
$4: ;
Org: reg rs232phy_rs232phytx_state = 1'd0;
$1: rs232phy_rs232phytx_state
$2: 1
$3: d0
$4: ;
Org: reg rs232phy_rs232phytx_next_state = 1'd0;
$1: rs232phy_rs232phytx_next_state
$2: 1
$3: d0
$4: ;
Org2: reg [3:0] uart_phy_tx_count_rs232phy_rs232phytx_next_value0 = 4'd0;
$1: [3:0]
$2: uart_phy_tx_count_rs232phy_rs232phytx_next_value0
$3: 4
$4: d0
$5: ;
Org: reg uart_phy_tx_count_rs232phy_rs232phytx_next_value_ce0 = 1'd0;
$1: uart_phy_tx_count_rs232phy_rs232phytx_next_value_ce0
$2: 1
$3: d0
$4: ;
Org: reg sys_uart_tx_rs232phy_rs232phytx_next_value1 = 1'd0;
$1: sys_uart_tx_rs232phy_rs232phytx_next_value1
$2: 1
$3: d0
$4: ;
Org: reg sys_uart_tx_rs232phy_rs232phytx_next_value_ce1 = 1'd0;
$1: sys_uart_tx_rs232phy_rs232phytx_next_value_ce1
$2: 1
$3: d0
$4: ;
Org2: reg [7:0] uart_phy_tx_data_rs232phy_rs232phytx_next_value2 = 8'd0;
$1: [7:0]
$2: uart_phy_tx_data_rs232phy_rs232phytx_next_value2
$3: 8
$4: d0
$5: ;
Org: reg uart_phy_tx_data_rs232phy_rs232phytx_next_value_ce2 = 1'd0;
$1: uart_phy_tx_data_rs232phy_rs232phytx_next_value_ce2
$2: 1
$3: d0
$4: ;
Org: reg rs232phy_rs232phyrx_state = 1'd0;
$1: rs232phy_rs232phyrx_state
$2: 1
$3: d0
$4: ;
Org: reg rs232phy_rs232phyrx_next_state = 1'd0;
$1: rs232phy_rs232phyrx_next_state
$2: 1
$3: d0
$4: ;
Org2: reg [3:0] uart_phy_rx_count_rs232phy_rs232phyrx_next_value0 = 4'd0;
$1: [3:0]
$2: uart_phy_rx_count_rs232phy_rs232phyrx_next_value0
$3: 4
$4: d0
$5: ;
Org: reg uart_phy_rx_count_rs232phy_rs232phyrx_next_value_ce0 = 1'd0;
$1: uart_phy_rx_count_rs232phy_rs232phyrx_next_value_ce0
$2: 1
$3: d0
$4: ;
Org2: reg [7:0] uart_phy_rx_data_rs232phy_rs232phyrx_next_value1 = 8'd0;
$1: [7:0]
$2: uart_phy_rx_data_rs232phy_rs232phyrx_next_value1
$3: 8
$4: d0
$5: ;
Org: reg uart_phy_rx_data_rs232phy_rs232phyrx_next_value_ce1 = 1'd0;
$1: uart_phy_rx_data_rs232phy_rs232phyrx_next_value_ce1
$2: 1
$3: d0
$4: ;
Org: reg uartwishbonebridge_rs232phytx_state = 1'd0;
$1: uartwishbonebridge_rs232phytx_state
$2: 1
$3: d0
$4: ;
Org: reg uartwishbonebridge_rs232phytx_next_state = 1'd0;
$1: uartwishbonebridge_rs232phytx_next_state
$2: 1
$3: d0
$4: ;
Org2: reg [3:0] dbg_uart_tx_count_uartwishbonebridge_rs232phytx_next_value0 = 4'd0;
$1: [3:0]
$2: dbg_uart_tx_count_uartwishbonebridge_rs232phytx_next_value0
$3: 4
$4: d0
$5: ;
Org: reg dbg_uart_tx_count_uartwishbonebridge_rs232phytx_next_value_ce0 = 1'd0;
$1: dbg_uart_tx_count_uartwishbonebridge_rs232phytx_next_value_ce0
$2: 1
$3: d0
$4: ;
Org: reg dbg_uart_dbg_uart_tx_uartwishbonebridge_rs232phytx_next_value1 = 1'd0;
$1: dbg_uart_dbg_uart_tx_uartwishbonebridge_rs232phytx_next_value1
$2: 1
$3: d0
$4: ;
Org: reg dbg_uart_dbg_uart_tx_uartwishbonebridge_rs232phytx_next_value_ce1 = 1'd0;
$1: dbg_uart_dbg_uart_tx_uartwishbonebridge_rs232phytx_next_value_ce1
$2: 1
$3: d0
$4: ;
Org2: reg [7:0] dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2 = 8'd0;
$1: [7:0]
$2: dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2
$3: 8
$4: d0
$5: ;
Org: reg dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value_ce2 = 1'd0;
$1: dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value_ce2
$2: 1
$3: d0
$4: ;
Org: reg uartwishbonebridge_rs232phyrx_state = 1'd0;
$1: uartwishbonebridge_rs232phyrx_state
$2: 1
$3: d0
$4: ;
Org: reg uartwishbonebridge_rs232phyrx_next_state = 1'd0;
$1: uartwishbonebridge_rs232phyrx_next_state
$2: 1
$3: d0
$4: ;
Org2: reg [3:0] dbg_uart_rx_count_uartwishbonebridge_rs232phyrx_next_value0 = 4'd0;
$1: [3:0]
$2: dbg_uart_rx_count_uartwishbonebridge_rs232phyrx_next_value0
$3: 4
$4: d0
$5: ;
Org: reg dbg_uart_rx_count_uartwishbonebridge_rs232phyrx_next_value_ce0 = 1'd0;
$1: dbg_uart_rx_count_uartwishbonebridge_rs232phyrx_next_value_ce0
$2: 1
$3: d0
$4: ;
Org2: reg [7:0] dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1 = 8'd0;
$1: [7:0]
$2: dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1
$3: 8
$4: d0
$5: ;
Org: reg dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value_ce1 = 1'd0;
$1: dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value_ce1
$2: 1
$3: d0
$4: ;
Org2: reg [2:0] uartwishbonebridge_state = 3'd0;
$1: [2:0]
$2: uartwishbonebridge_state
$3: 3
$4: d0
$5: ;
Org2: reg [2:0] uartwishbonebridge_next_state = 3'd0;
$1: [2:0]
$2: uartwishbonebridge_next_state
$3: 3
$4: d0
$5: ;
Org2: reg [1:0] dbg_uart_bytes_count_uartwishbonebridge_next_value0 = 2'd0;
$1: [1:0]
$2: dbg_uart_bytes_count_uartwishbonebridge_next_value0
$3: 2
$4: d0
$5: ;
Org: reg dbg_uart_bytes_count_uartwishbonebridge_next_value_ce0 = 1'd0;
$1: dbg_uart_bytes_count_uartwishbonebridge_next_value_ce0
$2: 1
$3: d0
$4: ;
Org2: reg [7:0] dbg_uart_words_count_uartwishbonebridge_next_value1 = 8'd0;
$1: [7:0]
$2: dbg_uart_words_count_uartwishbonebridge_next_value1
$3: 8
$4: d0
$5: ;
Org: reg dbg_uart_words_count_uartwishbonebridge_next_value_ce1 = 1'd0;
$1: dbg_uart_words_count_uartwishbonebridge_next_value_ce1
$2: 1
$3: d0
$4: ;
Org2: reg [7:0] dbg_uart_cmd_uartwishbonebridge_next_value2 = 8'd0;
$1: [7:0]
$2: dbg_uart_cmd_uartwishbonebridge_next_value2
$3: 8
$4: d0
$5: ;
Org: reg dbg_uart_cmd_uartwishbonebridge_next_value_ce2 = 1'd0;
$1: dbg_uart_cmd_uartwishbonebridge_next_value_ce2
$2: 1
$3: d0
$4: ;
Org2: reg [7:0] dbg_uart_length_uartwishbonebridge_next_value3 = 8'd0;
$1: [7:0]
$2: dbg_uart_length_uartwishbonebridge_next_value3
$3: 8
$4: d0
$5: ;
Org: reg dbg_uart_length_uartwishbonebridge_next_value_ce3 = 1'd0;
$1: dbg_uart_length_uartwishbonebridge_next_value_ce3
$2: 1
$3: d0
$4: ;
Org2: reg [31:0] dbg_uart_address_uartwishbonebridge_next_value4 = 32'd0;
$1: [31:0]
$2: dbg_uart_address_uartwishbonebridge_next_value4
$3: 32
$4: d0
$5: ;
Org: reg dbg_uart_address_uartwishbonebridge_next_value_ce4 = 1'd0;
$1: dbg_uart_address_uartwishbonebridge_next_value_ce4
$2: 1
$3: d0
$4: ;
Org: reg dbg_uart_incr_uartwishbonebridge_next_value5 = 1'd0;
$1: dbg_uart_incr_uartwishbonebridge_next_value5
$2: 1
$3: d0
$4: ;
Org: reg dbg_uart_incr_uartwishbonebridge_next_value_ce5 = 1'd0;
$1: dbg_uart_incr_uartwishbonebridge_next_value_ce5
$2: 1
$3: d0
$4: ;
Org2: reg [31:0] dbg_uart_data_uartwishbonebridge_next_value6 = 32'd0;
$1: [31:0]
$2: dbg_uart_data_uartwishbonebridge_next_value6
$3: 32
$4: d0
$5: ;
Org: reg dbg_uart_data_uartwishbonebridge_next_value_ce6 = 1'd0;
$1: dbg_uart_data_uartwishbonebridge_next_value_ce6
$2: 1
$3: d0
$4: ;
Org: reg gpioin0_status_re = 1'd0;
$1: gpioin0_status_re
$2: 1
$3: d0
$4: ;
Org: reg gpioin0_pending_re = 1'd0;
$1: gpioin0_pending_re
$2: 1
$3: d0
$4: ;
Org: reg gpioin0_pending_r = 1'd0;
$1: gpioin0_pending_r
$2: 1
$3: d0
$4: ;
Org: reg gpioin0_enable_storage = 1'd0;
$1: gpioin0_enable_storage
$2: 1
$3: d0
$4: ;
Org: reg gpioin0_enable_re = 1'd0;
$1: gpioin0_enable_re
$2: 1
$3: d0
$4: ;
Org: reg gpioin1_status_re = 1'd0;
$1: gpioin1_status_re
$2: 1
$3: d0
$4: ;
Org: reg gpioin1_pending_re = 1'd0;
$1: gpioin1_pending_re
$2: 1
$3: d0
$4: ;
Org: reg gpioin1_pending_r = 1'd0;
$1: gpioin1_pending_r
$2: 1
$3: d0
$4: ;
Org: reg gpioin1_enable_storage = 1'd0;
$1: gpioin1_enable_storage
$2: 1
$3: d0
$4: ;
Org: reg gpioin1_enable_re = 1'd0;
$1: gpioin1_enable_re
$2: 1
$3: d0
$4: ;
Org: reg gpioin2_status_re = 1'd0;
$1: gpioin2_status_re
$2: 1
$3: d0
$4: ;
Org: reg gpioin2_pending_re = 1'd0;
$1: gpioin2_pending_re
$2: 1
$3: d0
$4: ;
Org: reg gpioin2_pending_r = 1'd0;
$1: gpioin2_pending_r
$2: 1
$3: d0
$4: ;
Org: reg gpioin2_enable_storage = 1'd0;
$1: gpioin2_enable_storage
$2: 1
$3: d0
$4: ;
Org: reg gpioin2_enable_re = 1'd0;
$1: gpioin2_enable_re
$2: 1
$3: d0
$4: ;
Org: reg gpioin3_status_re = 1'd0;
$1: gpioin3_status_re
$2: 1
$3: d0
$4: ;
Org: reg gpioin3_pending_re = 1'd0;
$1: gpioin3_pending_re
$2: 1
$3: d0
$4: ;
Org: reg gpioin3_pending_r = 1'd0;
$1: gpioin3_pending_r
$2: 1
$3: d0
$4: ;
Org: reg gpioin3_enable_storage = 1'd0;
$1: gpioin3_enable_storage
$2: 1
$3: d0
$4: ;
Org: reg gpioin3_enable_re = 1'd0;
$1: gpioin3_enable_re
$2: 1
$3: d0
$4: ;
Org: reg gpioin4_status_re = 1'd0;
$1: gpioin4_status_re
$2: 1
$3: d0
$4: ;
Org: reg gpioin4_pending_re = 1'd0;
$1: gpioin4_pending_re
$2: 1
$3: d0
$4: ;
Org: reg gpioin4_pending_r = 1'd0;
$1: gpioin4_pending_r
$2: 1
$3: d0
$4: ;
Org: reg gpioin4_enable_storage = 1'd0;
$1: gpioin4_enable_storage
$2: 1
$3: d0
$4: ;
Org: reg gpioin4_enable_re = 1'd0;
$1: gpioin4_enable_re
$2: 1
$3: d0
$4: ;
Org: reg gpioin5_status_re = 1'd0;
$1: gpioin5_status_re
$2: 1
$3: d0
$4: ;
Org: reg gpioin5_pending_re = 1'd0;
$1: gpioin5_pending_re
$2: 1
$3: d0
$4: ;
Org: reg gpioin5_pending_r = 1'd0;
$1: gpioin5_pending_r
$2: 1
$3: d0
$4: ;
Org: reg gpioin5_enable_storage = 1'd0;
$1: gpioin5_enable_storage
$2: 1
$3: d0
$4: ;
Org: reg gpioin5_enable_re = 1'd0;
$1: gpioin5_enable_re
$2: 1
$3: d0
$4: ;
Org2: reg [13:0] mgmtsoc_adr = 14'd0;
$1: [13:0]
$2: mgmtsoc_adr
$3: 14
$4: d0
$5: ;
Org: reg mgmtsoc_we = 1'd0;
$1: mgmtsoc_we
$2: 1
$3: d0
$4: ;
Org2: reg [31:0] mgmtsoc_dat_w = 32'd0;
$1: [31:0]
$2: mgmtsoc_dat_w
$3: 32
$4: d0
$5: ;
Org2: reg [31:0] mgmtsoc_wishbone_dat_r = 32'd0;
$1: [31:0]
$2: mgmtsoc_wishbone_dat_r
$3: 32
$4: d0
$5: ;
Org: reg mgmtsoc_wishbone_ack = 1'd0;
$1: mgmtsoc_wishbone_ack
$2: 1
$3: d0
$4: ;
Org: reg mgmtsoc_wishbone_err = 1'd0;
$1: mgmtsoc_wishbone_err
$2: 1
$3: d0
$4: ;
Org2: reg [31:0] shared_dat_r = 32'd0;
$1: [31:0]
$2: shared_dat_r
$3: 32
$4: d0
$5: ;
Org: reg shared_ack = 1'd0;
$1: shared_ack
$2: 1
$3: d0
$4: ;
Org2: reg [1:0] grant = 2'd0;
$1: [1:0]
$2: grant
$3: 2
$4: d0
$5: ;
Org2: reg [6:0] slave_sel = 7'd0;
$1: [6:0]
$2: slave_sel
$3: 7
$4: d0
$5: ;
Org2: reg [6:0] slave_sel_r = 7'd0;
$1: [6:0]
$2: slave_sel_r
$3: 7
$4: d0
$5: ;
Org: reg error = 1'd0;
$1: error
$2: 1
$3: d0
$4: ;
Org2: reg [19:0] count = 20'd1000000;
$1: [19:0]
$2: count
$3: 20
$4: d1000000
$5: ;
Org2: reg [31:0] interface0_bank_bus_dat_r = 32'd0;
$1: [31:0]
$2: interface0_bank_bus_dat_r
$3: 32
$4: d0
$5: ;
Org: reg csrbank0_reset0_re = 1'd0;
$1: csrbank0_reset0_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank0_reset0_we = 1'd0;
$1: csrbank0_reset0_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank0_scratch0_re = 1'd0;
$1: csrbank0_scratch0_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank0_scratch0_we = 1'd0;
$1: csrbank0_scratch0_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank0_bus_errors_re = 1'd0;
$1: csrbank0_bus_errors_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank0_bus_errors_we = 1'd0;
$1: csrbank0_bus_errors_we
$2: 1
$3: d0
$4: ;
Org2: reg [31:0] interface1_bank_bus_dat_r = 32'd0;
$1: [31:0]
$2: interface1_bank_bus_dat_r
$3: 32
$4: d0
$5: ;
Org: reg csrbank1_out0_re = 1'd0;
$1: csrbank1_out0_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank1_out0_we = 1'd0;
$1: csrbank1_out0_we
$2: 1
$3: d0
$4: ;
Org2: reg [31:0] interface2_bank_bus_dat_r = 32'd0;
$1: [31:0]
$2: interface2_bank_bus_dat_r
$3: 32
$4: d0
$5: ;
Org: reg csrbank2_out0_re = 1'd0;
$1: csrbank2_out0_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank2_out0_we = 1'd0;
$1: csrbank2_out0_we
$2: 1
$3: d0
$4: ;
Org2: reg [31:0] interface3_bank_bus_dat_r = 32'd0;
$1: [31:0]
$2: interface3_bank_bus_dat_r
$3: 32
$4: d0
$5: ;
Org: reg csrbank3_mmap_dummy_bits0_re = 1'd0;
$1: csrbank3_mmap_dummy_bits0_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank3_mmap_dummy_bits0_we = 1'd0;
$1: csrbank3_mmap_dummy_bits0_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank3_master_cs0_re = 1'd0;
$1: csrbank3_master_cs0_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank3_master_cs0_we = 1'd0;
$1: csrbank3_master_cs0_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank3_master_phyconfig0_re = 1'd0;
$1: csrbank3_master_phyconfig0_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank3_master_phyconfig0_we = 1'd0;
$1: csrbank3_master_phyconfig0_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank3_master_status_re = 1'd0;
$1: csrbank3_master_status_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank3_master_status_we = 1'd0;
$1: csrbank3_master_status_we
$2: 1
$3: d0
$4: ;
Org2: reg [31:0] interface4_bank_bus_dat_r = 32'd0;
$1: [31:0]
$2: interface4_bank_bus_dat_r
$3: 32
$4: d0
$5: ;
Org: reg csrbank4_clk_divisor0_re = 1'd0;
$1: csrbank4_clk_divisor0_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank4_clk_divisor0_we = 1'd0;
$1: csrbank4_clk_divisor0_we
$2: 1
$3: d0
$4: ;
Org2: reg [31:0] interface5_bank_bus_dat_r = 32'd0;
$1: [31:0]
$2: interface5_bank_bus_dat_r
$3: 32
$4: d0
$5: ;
Org: reg csrbank5_mode10_re = 1'd0;
$1: csrbank5_mode10_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank5_mode10_we = 1'd0;
$1: csrbank5_mode10_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank5_mode00_re = 1'd0;
$1: csrbank5_mode00_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank5_mode00_we = 1'd0;
$1: csrbank5_mode00_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank5_ien0_re = 1'd0;
$1: csrbank5_ien0_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank5_ien0_we = 1'd0;
$1: csrbank5_ien0_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank5_oe0_re = 1'd0;
$1: csrbank5_oe0_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank5_oe0_we = 1'd0;
$1: csrbank5_oe0_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank5_in_re = 1'd0;
$1: csrbank5_in_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank5_in_we = 1'd0;
$1: csrbank5_in_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank5_out0_re = 1'd0;
$1: csrbank5_out0_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank5_out0_we = 1'd0;
$1: csrbank5_out0_we
$2: 1
$3: d0
$4: ;
Org2: reg [31:0] interface6_bank_bus_dat_r = 32'd0;
$1: [31:0]
$2: interface6_bank_bus_dat_r
$3: 32
$4: d0
$5: ;
Org: reg csrbank6_ien3_re = 1'd0;
$1: csrbank6_ien3_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank6_ien3_we = 1'd0;
$1: csrbank6_ien3_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank6_ien2_re = 1'd0;
$1: csrbank6_ien2_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank6_ien2_we = 1'd0;
$1: csrbank6_ien2_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank6_ien1_re = 1'd0;
$1: csrbank6_ien1_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank6_ien1_we = 1'd0;
$1: csrbank6_ien1_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank6_ien0_re = 1'd0;
$1: csrbank6_ien0_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank6_ien0_we = 1'd0;
$1: csrbank6_ien0_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank6_oe3_re = 1'd0;
$1: csrbank6_oe3_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank6_oe3_we = 1'd0;
$1: csrbank6_oe3_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank6_oe2_re = 1'd0;
$1: csrbank6_oe2_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank6_oe2_we = 1'd0;
$1: csrbank6_oe2_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank6_oe1_re = 1'd0;
$1: csrbank6_oe1_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank6_oe1_we = 1'd0;
$1: csrbank6_oe1_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank6_oe0_re = 1'd0;
$1: csrbank6_oe0_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank6_oe0_we = 1'd0;
$1: csrbank6_oe0_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank6_in3_re = 1'd0;
$1: csrbank6_in3_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank6_in3_we = 1'd0;
$1: csrbank6_in3_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank6_in2_re = 1'd0;
$1: csrbank6_in2_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank6_in2_we = 1'd0;
$1: csrbank6_in2_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank6_in1_re = 1'd0;
$1: csrbank6_in1_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank6_in1_we = 1'd0;
$1: csrbank6_in1_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank6_in0_re = 1'd0;
$1: csrbank6_in0_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank6_in0_we = 1'd0;
$1: csrbank6_in0_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank6_out3_re = 1'd0;
$1: csrbank6_out3_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank6_out3_we = 1'd0;
$1: csrbank6_out3_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank6_out2_re = 1'd0;
$1: csrbank6_out2_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank6_out2_we = 1'd0;
$1: csrbank6_out2_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank6_out1_re = 1'd0;
$1: csrbank6_out1_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank6_out1_we = 1'd0;
$1: csrbank6_out1_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank6_out0_re = 1'd0;
$1: csrbank6_out0_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank6_out0_we = 1'd0;
$1: csrbank6_out0_we
$2: 1
$3: d0
$4: ;
Org2: reg [31:0] interface7_bank_bus_dat_r = 32'd0;
$1: [31:0]
$2: interface7_bank_bus_dat_r
$3: 32
$4: d0
$5: ;
Org: reg csrbank7_out0_re = 1'd0;
$1: csrbank7_out0_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank7_out0_we = 1'd0;
$1: csrbank7_out0_we
$2: 1
$3: d0
$4: ;
Org2: reg [31:0] interface8_bank_bus_dat_r = 32'd0;
$1: [31:0]
$2: interface8_bank_bus_dat_r
$3: 32
$4: d0
$5: ;
Org: reg csrbank8_out0_re = 1'd0;
$1: csrbank8_out0_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank8_out0_we = 1'd0;
$1: csrbank8_out0_we
$2: 1
$3: d0
$4: ;
Org2: reg [31:0] interface9_bank_bus_dat_r = 32'd0;
$1: [31:0]
$2: interface9_bank_bus_dat_r
$3: 32
$4: d0
$5: ;
Org: reg csrbank9_control0_re = 1'd0;
$1: csrbank9_control0_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank9_control0_we = 1'd0;
$1: csrbank9_control0_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank9_status_re = 1'd0;
$1: csrbank9_status_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank9_status_we = 1'd0;
$1: csrbank9_status_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank9_mosi0_re = 1'd0;
$1: csrbank9_mosi0_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank9_mosi0_we = 1'd0;
$1: csrbank9_mosi0_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank9_miso_re = 1'd0;
$1: csrbank9_miso_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank9_miso_we = 1'd0;
$1: csrbank9_miso_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank9_cs0_re = 1'd0;
$1: csrbank9_cs0_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank9_cs0_we = 1'd0;
$1: csrbank9_cs0_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank9_loopback0_re = 1'd0;
$1: csrbank9_loopback0_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank9_loopback0_we = 1'd0;
$1: csrbank9_loopback0_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank9_clk_divider0_re = 1'd0;
$1: csrbank9_clk_divider0_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank9_clk_divider0_we = 1'd0;
$1: csrbank9_clk_divider0_we
$2: 1
$3: d0
$4: ;
Org2: reg [31:0] interface10_bank_bus_dat_r = 32'd0;
$1: [31:0]
$2: interface10_bank_bus_dat_r
$3: 32
$4: d0
$5: ;
Org: reg csrbank10_load0_re = 1'd0;
$1: csrbank10_load0_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank10_load0_we = 1'd0;
$1: csrbank10_load0_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank10_reload0_re = 1'd0;
$1: csrbank10_reload0_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank10_reload0_we = 1'd0;
$1: csrbank10_reload0_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank10_en0_re = 1'd0;
$1: csrbank10_en0_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank10_en0_we = 1'd0;
$1: csrbank10_en0_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank10_update_value0_re = 1'd0;
$1: csrbank10_update_value0_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank10_update_value0_we = 1'd0;
$1: csrbank10_update_value0_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank10_value_re = 1'd0;
$1: csrbank10_value_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank10_value_we = 1'd0;
$1: csrbank10_value_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank10_ev_status_re = 1'd0;
$1: csrbank10_ev_status_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank10_ev_status_we = 1'd0;
$1: csrbank10_ev_status_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank10_ev_pending_re = 1'd0;
$1: csrbank10_ev_pending_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank10_ev_pending_we = 1'd0;
$1: csrbank10_ev_pending_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank10_ev_enable0_re = 1'd0;
$1: csrbank10_ev_enable0_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank10_ev_enable0_we = 1'd0;
$1: csrbank10_ev_enable0_we
$2: 1
$3: d0
$4: ;
Org2: reg [31:0] interface11_bank_bus_dat_r = 32'd0;
$1: [31:0]
$2: interface11_bank_bus_dat_r
$3: 32
$4: d0
$5: ;
Org: reg csrbank11_txfull_re = 1'd0;
$1: csrbank11_txfull_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank11_txfull_we = 1'd0;
$1: csrbank11_txfull_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank11_rxempty_re = 1'd0;
$1: csrbank11_rxempty_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank11_rxempty_we = 1'd0;
$1: csrbank11_rxempty_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank11_ev_status_re = 1'd0;
$1: csrbank11_ev_status_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank11_ev_status_we = 1'd0;
$1: csrbank11_ev_status_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank11_ev_pending_re = 1'd0;
$1: csrbank11_ev_pending_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank11_ev_pending_we = 1'd0;
$1: csrbank11_ev_pending_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank11_ev_enable0_re = 1'd0;
$1: csrbank11_ev_enable0_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank11_ev_enable0_we = 1'd0;
$1: csrbank11_ev_enable0_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank11_txempty_re = 1'd0;
$1: csrbank11_txempty_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank11_txempty_we = 1'd0;
$1: csrbank11_txempty_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank11_rxfull_re = 1'd0;
$1: csrbank11_rxfull_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank11_rxfull_we = 1'd0;
$1: csrbank11_rxfull_we
$2: 1
$3: d0
$4: ;
Org2: reg [31:0] interface12_bank_bus_dat_r = 32'd0;
$1: [31:0]
$2: interface12_bank_bus_dat_r
$3: 32
$4: d0
$5: ;
Org: reg csrbank12_out0_re = 1'd0;
$1: csrbank12_out0_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank12_out0_we = 1'd0;
$1: csrbank12_out0_we
$2: 1
$3: d0
$4: ;
Org2: reg [31:0] interface13_bank_bus_dat_r = 32'd0;
$1: [31:0]
$2: interface13_bank_bus_dat_r
$3: 32
$4: d0
$5: ;
Org: reg csrbank13_in_re = 1'd0;
$1: csrbank13_in_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank13_in_we = 1'd0;
$1: csrbank13_in_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank13_mode0_re = 1'd0;
$1: csrbank13_mode0_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank13_mode0_we = 1'd0;
$1: csrbank13_mode0_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank13_edge0_re = 1'd0;
$1: csrbank13_edge0_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank13_edge0_we = 1'd0;
$1: csrbank13_edge0_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank13_ev_status_re = 1'd0;
$1: csrbank13_ev_status_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank13_ev_status_we = 1'd0;
$1: csrbank13_ev_status_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank13_ev_pending_re = 1'd0;
$1: csrbank13_ev_pending_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank13_ev_pending_we = 1'd0;
$1: csrbank13_ev_pending_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank13_ev_enable0_re = 1'd0;
$1: csrbank13_ev_enable0_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank13_ev_enable0_we = 1'd0;
$1: csrbank13_ev_enable0_we
$2: 1
$3: d0
$4: ;
Org2: reg [31:0] interface14_bank_bus_dat_r = 32'd0;
$1: [31:0]
$2: interface14_bank_bus_dat_r
$3: 32
$4: d0
$5: ;
Org: reg csrbank14_in_re = 1'd0;
$1: csrbank14_in_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank14_in_we = 1'd0;
$1: csrbank14_in_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank14_mode0_re = 1'd0;
$1: csrbank14_mode0_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank14_mode0_we = 1'd0;
$1: csrbank14_mode0_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank14_edge0_re = 1'd0;
$1: csrbank14_edge0_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank14_edge0_we = 1'd0;
$1: csrbank14_edge0_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank14_ev_status_re = 1'd0;
$1: csrbank14_ev_status_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank14_ev_status_we = 1'd0;
$1: csrbank14_ev_status_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank14_ev_pending_re = 1'd0;
$1: csrbank14_ev_pending_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank14_ev_pending_we = 1'd0;
$1: csrbank14_ev_pending_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank14_ev_enable0_re = 1'd0;
$1: csrbank14_ev_enable0_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank14_ev_enable0_we = 1'd0;
$1: csrbank14_ev_enable0_we
$2: 1
$3: d0
$4: ;
Org2: reg [31:0] interface15_bank_bus_dat_r = 32'd0;
$1: [31:0]
$2: interface15_bank_bus_dat_r
$3: 32
$4: d0
$5: ;
Org: reg csrbank15_in_re = 1'd0;
$1: csrbank15_in_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank15_in_we = 1'd0;
$1: csrbank15_in_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank15_mode0_re = 1'd0;
$1: csrbank15_mode0_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank15_mode0_we = 1'd0;
$1: csrbank15_mode0_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank15_edge0_re = 1'd0;
$1: csrbank15_edge0_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank15_edge0_we = 1'd0;
$1: csrbank15_edge0_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank15_ev_status_re = 1'd0;
$1: csrbank15_ev_status_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank15_ev_status_we = 1'd0;
$1: csrbank15_ev_status_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank15_ev_pending_re = 1'd0;
$1: csrbank15_ev_pending_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank15_ev_pending_we = 1'd0;
$1: csrbank15_ev_pending_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank15_ev_enable0_re = 1'd0;
$1: csrbank15_ev_enable0_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank15_ev_enable0_we = 1'd0;
$1: csrbank15_ev_enable0_we
$2: 1
$3: d0
$4: ;
Org2: reg [31:0] interface16_bank_bus_dat_r = 32'd0;
$1: [31:0]
$2: interface16_bank_bus_dat_r
$3: 32
$4: d0
$5: ;
Org: reg csrbank16_in_re = 1'd0;
$1: csrbank16_in_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank16_in_we = 1'd0;
$1: csrbank16_in_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank16_mode0_re = 1'd0;
$1: csrbank16_mode0_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank16_mode0_we = 1'd0;
$1: csrbank16_mode0_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank16_edge0_re = 1'd0;
$1: csrbank16_edge0_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank16_edge0_we = 1'd0;
$1: csrbank16_edge0_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank16_ev_status_re = 1'd0;
$1: csrbank16_ev_status_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank16_ev_status_we = 1'd0;
$1: csrbank16_ev_status_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank16_ev_pending_re = 1'd0;
$1: csrbank16_ev_pending_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank16_ev_pending_we = 1'd0;
$1: csrbank16_ev_pending_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank16_ev_enable0_re = 1'd0;
$1: csrbank16_ev_enable0_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank16_ev_enable0_we = 1'd0;
$1: csrbank16_ev_enable0_we
$2: 1
$3: d0
$4: ;
Org2: reg [31:0] interface17_bank_bus_dat_r = 32'd0;
$1: [31:0]
$2: interface17_bank_bus_dat_r
$3: 32
$4: d0
$5: ;
Org: reg csrbank17_in_re = 1'd0;
$1: csrbank17_in_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank17_in_we = 1'd0;
$1: csrbank17_in_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank17_mode0_re = 1'd0;
$1: csrbank17_mode0_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank17_mode0_we = 1'd0;
$1: csrbank17_mode0_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank17_edge0_re = 1'd0;
$1: csrbank17_edge0_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank17_edge0_we = 1'd0;
$1: csrbank17_edge0_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank17_ev_status_re = 1'd0;
$1: csrbank17_ev_status_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank17_ev_status_we = 1'd0;
$1: csrbank17_ev_status_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank17_ev_pending_re = 1'd0;
$1: csrbank17_ev_pending_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank17_ev_pending_we = 1'd0;
$1: csrbank17_ev_pending_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank17_ev_enable0_re = 1'd0;
$1: csrbank17_ev_enable0_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank17_ev_enable0_we = 1'd0;
$1: csrbank17_ev_enable0_we
$2: 1
$3: d0
$4: ;
Org2: reg [31:0] interface18_bank_bus_dat_r = 32'd0;
$1: [31:0]
$2: interface18_bank_bus_dat_r
$3: 32
$4: d0
$5: ;
Org: reg csrbank18_in_re = 1'd0;
$1: csrbank18_in_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank18_in_we = 1'd0;
$1: csrbank18_in_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank18_mode0_re = 1'd0;
$1: csrbank18_mode0_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank18_mode0_we = 1'd0;
$1: csrbank18_mode0_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank18_edge0_re = 1'd0;
$1: csrbank18_edge0_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank18_edge0_we = 1'd0;
$1: csrbank18_edge0_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank18_ev_status_re = 1'd0;
$1: csrbank18_ev_status_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank18_ev_status_we = 1'd0;
$1: csrbank18_ev_status_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank18_ev_pending_re = 1'd0;
$1: csrbank18_ev_pending_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank18_ev_pending_we = 1'd0;
$1: csrbank18_ev_pending_we
$2: 1
$3: d0
$4: ;
Org: reg csrbank18_ev_enable0_re = 1'd0;
$1: csrbank18_ev_enable0_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank18_ev_enable0_we = 1'd0;
$1: csrbank18_ev_enable0_we
$2: 1
$3: d0
$4: ;
Org2: reg [31:0] interface19_bank_bus_dat_r = 32'd0;
$1: [31:0]
$2: interface19_bank_bus_dat_r
$3: 32
$4: d0
$5: ;
Org: reg csrbank19_out0_re = 1'd0;
$1: csrbank19_out0_re
$2: 1
$3: d0
$4: ;
Org: reg csrbank19_out0_we = 1'd0;
$1: csrbank19_out0_we
$2: 1
$3: d0
$4: ;
Org: reg state = 1'd0;
$1: state
$2: 1
$3: d0
$4: ;
Org: reg next_state = 1'd0;
$1: next_state
$2: 1
$3: d0
$4: ;
Org2: reg [29:0] comb_array_muxed0 = 30'd0;
$1: [29:0]
$2: comb_array_muxed0
$3: 30
$4: d0
$5: ;
Org2: reg [31:0] comb_array_muxed1 = 32'd0;
$1: [31:0]
$2: comb_array_muxed1
$3: 32
$4: d0
$5: ;
Org2: reg [3:0] comb_array_muxed2 = 4'd0;
$1: [3:0]
$2: comb_array_muxed2
$3: 4
$4: d0
$5: ;
Org: reg comb_array_muxed3 = 1'd0;
$1: comb_array_muxed3
$2: 1
$3: d0
$4: ;
Org: reg comb_array_muxed4 = 1'd0;
$1: comb_array_muxed4
$2: 1
$3: d0
$4: ;
Org: reg comb_array_muxed5 = 1'd0;
$1: comb_array_muxed5
$2: 1
$3: d0
$4: ;
Org2: reg [2:0] comb_array_muxed6 = 3'd0;
$1: [2:0]
$2: comb_array_muxed6
$3: 3
$4: d0
$5: ;
Org2: reg [1:0] comb_array_muxed7 = 2'd0;
$1: [1:0]
$2: comb_array_muxed7
$3: 2
$4: d0
$5: ;
Org: reg sync_array_muxed = 1'd0;
$1: sync_array_muxed
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl0_regs0 = 1'd0;
$1: multiregimpl0_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl0_regs1 = 1'd0;
$1: multiregimpl0_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl1_regs0 = 1'd0;
$1: multiregimpl1_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl1_regs1 = 1'd0;
$1: multiregimpl1_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl2_regs0 = 1'd0;
$1: multiregimpl2_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl2_regs1 = 1'd0;
$1: multiregimpl2_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl3_regs0 = 1'd0;
$1: multiregimpl3_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl3_regs1 = 1'd0;
$1: multiregimpl3_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl4_regs0 = 1'd0;
$1: multiregimpl4_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl4_regs1 = 1'd0;
$1: multiregimpl4_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl5_regs0 = 1'd0;
$1: multiregimpl5_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl5_regs1 = 1'd0;
$1: multiregimpl5_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl6_regs0 = 1'd0;
$1: multiregimpl6_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl6_regs1 = 1'd0;
$1: multiregimpl6_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl7_regs0 = 1'd0;
$1: multiregimpl7_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl7_regs1 = 1'd0;
$1: multiregimpl7_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl8_regs0 = 1'd0;
$1: multiregimpl8_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl8_regs1 = 1'd0;
$1: multiregimpl8_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl9_regs0 = 1'd0;
$1: multiregimpl9_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl9_regs1 = 1'd0;
$1: multiregimpl9_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl10_regs0 = 1'd0;
$1: multiregimpl10_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl10_regs1 = 1'd0;
$1: multiregimpl10_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl11_regs0 = 1'd0;
$1: multiregimpl11_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl11_regs1 = 1'd0;
$1: multiregimpl11_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl12_regs0 = 1'd0;
$1: multiregimpl12_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl12_regs1 = 1'd0;
$1: multiregimpl12_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl13_regs0 = 1'd0;
$1: multiregimpl13_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl13_regs1 = 1'd0;
$1: multiregimpl13_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl14_regs0 = 1'd0;
$1: multiregimpl14_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl14_regs1 = 1'd0;
$1: multiregimpl14_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl15_regs0 = 1'd0;
$1: multiregimpl15_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl15_regs1 = 1'd0;
$1: multiregimpl15_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl16_regs0 = 1'd0;
$1: multiregimpl16_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl16_regs1 = 1'd0;
$1: multiregimpl16_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl17_regs0 = 1'd0;
$1: multiregimpl17_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl17_regs1 = 1'd0;
$1: multiregimpl17_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl18_regs0 = 1'd0;
$1: multiregimpl18_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl18_regs1 = 1'd0;
$1: multiregimpl18_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl19_regs0 = 1'd0;
$1: multiregimpl19_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl19_regs1 = 1'd0;
$1: multiregimpl19_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl20_regs0 = 1'd0;
$1: multiregimpl20_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl20_regs1 = 1'd0;
$1: multiregimpl20_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl21_regs0 = 1'd0;
$1: multiregimpl21_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl21_regs1 = 1'd0;
$1: multiregimpl21_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl22_regs0 = 1'd0;
$1: multiregimpl22_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl22_regs1 = 1'd0;
$1: multiregimpl22_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl23_regs0 = 1'd0;
$1: multiregimpl23_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl23_regs1 = 1'd0;
$1: multiregimpl23_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl24_regs0 = 1'd0;
$1: multiregimpl24_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl24_regs1 = 1'd0;
$1: multiregimpl24_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl25_regs0 = 1'd0;
$1: multiregimpl25_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl25_regs1 = 1'd0;
$1: multiregimpl25_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl26_regs0 = 1'd0;
$1: multiregimpl26_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl26_regs1 = 1'd0;
$1: multiregimpl26_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl27_regs0 = 1'd0;
$1: multiregimpl27_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl27_regs1 = 1'd0;
$1: multiregimpl27_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl28_regs0 = 1'd0;
$1: multiregimpl28_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl28_regs1 = 1'd0;
$1: multiregimpl28_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl29_regs0 = 1'd0;
$1: multiregimpl29_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl29_regs1 = 1'd0;
$1: multiregimpl29_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl30_regs0 = 1'd0;
$1: multiregimpl30_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl30_regs1 = 1'd0;
$1: multiregimpl30_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl31_regs0 = 1'd0;
$1: multiregimpl31_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl31_regs1 = 1'd0;
$1: multiregimpl31_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl32_regs0 = 1'd0;
$1: multiregimpl32_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl32_regs1 = 1'd0;
$1: multiregimpl32_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl33_regs0 = 1'd0;
$1: multiregimpl33_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl33_regs1 = 1'd0;
$1: multiregimpl33_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl34_regs0 = 1'd0;
$1: multiregimpl34_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl34_regs1 = 1'd0;
$1: multiregimpl34_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl35_regs0 = 1'd0;
$1: multiregimpl35_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl35_regs1 = 1'd0;
$1: multiregimpl35_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl36_regs0 = 1'd0;
$1: multiregimpl36_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl36_regs1 = 1'd0;
$1: multiregimpl36_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl37_regs0 = 1'd0;
$1: multiregimpl37_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl37_regs1 = 1'd0;
$1: multiregimpl37_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl38_regs0 = 1'd0;
$1: multiregimpl38_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl38_regs1 = 1'd0;
$1: multiregimpl38_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl39_regs0 = 1'd0;
$1: multiregimpl39_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl39_regs1 = 1'd0;
$1: multiregimpl39_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl40_regs0 = 1'd0;
$1: multiregimpl40_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl40_regs1 = 1'd0;
$1: multiregimpl40_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl41_regs0 = 1'd0;
$1: multiregimpl41_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl41_regs1 = 1'd0;
$1: multiregimpl41_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl42_regs0 = 1'd0;
$1: multiregimpl42_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl42_regs1 = 1'd0;
$1: multiregimpl42_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl43_regs0 = 1'd0;
$1: multiregimpl43_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl43_regs1 = 1'd0;
$1: multiregimpl43_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl44_regs0 = 1'd0;
$1: multiregimpl44_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl44_regs1 = 1'd0;
$1: multiregimpl44_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl45_regs0 = 1'd0;
$1: multiregimpl45_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl45_regs1 = 1'd0;
$1: multiregimpl45_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl46_regs0 = 1'd0;
$1: multiregimpl46_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl46_regs1 = 1'd0;
$1: multiregimpl46_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl47_regs0 = 1'd0;
$1: multiregimpl47_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl47_regs1 = 1'd0;
$1: multiregimpl47_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl48_regs0 = 1'd0;
$1: multiregimpl48_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl48_regs1 = 1'd0;
$1: multiregimpl48_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl49_regs0 = 1'd0;
$1: multiregimpl49_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl49_regs1 = 1'd0;
$1: multiregimpl49_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl50_regs0 = 1'd0;
$1: multiregimpl50_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl50_regs1 = 1'd0;
$1: multiregimpl50_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl51_regs0 = 1'd0;
$1: multiregimpl51_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl51_regs1 = 1'd0;
$1: multiregimpl51_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl52_regs0 = 1'd0;
$1: multiregimpl52_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl52_regs1 = 1'd0;
$1: multiregimpl52_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl53_regs0 = 1'd0;
$1: multiregimpl53_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl53_regs1 = 1'd0;
$1: multiregimpl53_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl54_regs0 = 1'd0;
$1: multiregimpl54_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl54_regs1 = 1'd0;
$1: multiregimpl54_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl55_regs0 = 1'd0;
$1: multiregimpl55_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl55_regs1 = 1'd0;
$1: multiregimpl55_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl56_regs0 = 1'd0;
$1: multiregimpl56_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl56_regs1 = 1'd0;
$1: multiregimpl56_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl57_regs0 = 1'd0;
$1: multiregimpl57_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl57_regs1 = 1'd0;
$1: multiregimpl57_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl58_regs0 = 1'd0;
$1: multiregimpl58_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl58_regs1 = 1'd0;
$1: multiregimpl58_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl59_regs0 = 1'd0;
$1: multiregimpl59_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl59_regs1 = 1'd0;
$1: multiregimpl59_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl60_regs0 = 1'd0;
$1: multiregimpl60_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl60_regs1 = 1'd0;
$1: multiregimpl60_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl61_regs0 = 1'd0;
$1: multiregimpl61_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl61_regs1 = 1'd0;
$1: multiregimpl61_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl62_regs0 = 1'd0;
$1: multiregimpl62_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl62_regs1 = 1'd0;
$1: multiregimpl62_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl63_regs0 = 1'd0;
$1: multiregimpl63_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl63_regs1 = 1'd0;
$1: multiregimpl63_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl64_regs0 = 1'd0;
$1: multiregimpl64_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl64_regs1 = 1'd0;
$1: multiregimpl64_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl65_regs0 = 1'd0;
$1: multiregimpl65_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl65_regs1 = 1'd0;
$1: multiregimpl65_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl66_regs0 = 1'd0;
$1: multiregimpl66_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl66_regs1 = 1'd0;
$1: multiregimpl66_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl67_regs0 = 1'd0;
$1: multiregimpl67_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl67_regs1 = 1'd0;
$1: multiregimpl67_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl68_regs0 = 1'd0;
$1: multiregimpl68_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl68_regs1 = 1'd0;
$1: multiregimpl68_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl69_regs0 = 1'd0;
$1: multiregimpl69_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl69_regs1 = 1'd0;
$1: multiregimpl69_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl70_regs0 = 1'd0;
$1: multiregimpl70_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl70_regs1 = 1'd0;
$1: multiregimpl70_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl71_regs0 = 1'd0;
$1: multiregimpl71_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl71_regs1 = 1'd0;
$1: multiregimpl71_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl72_regs0 = 1'd0;
$1: multiregimpl72_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl72_regs1 = 1'd0;
$1: multiregimpl72_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl73_regs0 = 1'd0;
$1: multiregimpl73_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl73_regs1 = 1'd0;
$1: multiregimpl73_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl74_regs0 = 1'd0;
$1: multiregimpl74_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl74_regs1 = 1'd0;
$1: multiregimpl74_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl75_regs0 = 1'd0;
$1: multiregimpl75_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl75_regs1 = 1'd0;
$1: multiregimpl75_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl76_regs0 = 1'd0;
$1: multiregimpl76_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl76_regs1 = 1'd0;
$1: multiregimpl76_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl77_regs0 = 1'd0;
$1: multiregimpl77_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl77_regs1 = 1'd0;
$1: multiregimpl77_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl78_regs0 = 1'd0;
$1: multiregimpl78_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl78_regs1 = 1'd0;
$1: multiregimpl78_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl79_regs0 = 1'd0;
$1: multiregimpl79_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl79_regs1 = 1'd0;
$1: multiregimpl79_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl80_regs0 = 1'd0;
$1: multiregimpl80_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl80_regs1 = 1'd0;
$1: multiregimpl80_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl81_regs0 = 1'd0;
$1: multiregimpl81_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl81_regs1 = 1'd0;
$1: multiregimpl81_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl82_regs0 = 1'd0;
$1: multiregimpl82_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl82_regs1 = 1'd0;
$1: multiregimpl82_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl83_regs0 = 1'd0;
$1: multiregimpl83_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl83_regs1 = 1'd0;
$1: multiregimpl83_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl84_regs0 = 1'd0;
$1: multiregimpl84_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl84_regs1 = 1'd0;
$1: multiregimpl84_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl85_regs0 = 1'd0;
$1: multiregimpl85_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl85_regs1 = 1'd0;
$1: multiregimpl85_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl86_regs0 = 1'd0;
$1: multiregimpl86_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl86_regs1 = 1'd0;
$1: multiregimpl86_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl87_regs0 = 1'd0;
$1: multiregimpl87_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl87_regs1 = 1'd0;
$1: multiregimpl87_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl88_regs0 = 1'd0;
$1: multiregimpl88_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl88_regs1 = 1'd0;
$1: multiregimpl88_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl89_regs0 = 1'd0;
$1: multiregimpl89_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl89_regs1 = 1'd0;
$1: multiregimpl89_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl90_regs0 = 1'd0;
$1: multiregimpl90_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl90_regs1 = 1'd0;
$1: multiregimpl90_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl91_regs0 = 1'd0;
$1: multiregimpl91_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl91_regs1 = 1'd0;
$1: multiregimpl91_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl92_regs0 = 1'd0;
$1: multiregimpl92_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl92_regs1 = 1'd0;
$1: multiregimpl92_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl93_regs0 = 1'd0;
$1: multiregimpl93_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl93_regs1 = 1'd0;
$1: multiregimpl93_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl94_regs0 = 1'd0;
$1: multiregimpl94_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl94_regs1 = 1'd0;
$1: multiregimpl94_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl95_regs0 = 1'd0;
$1: multiregimpl95_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl95_regs1 = 1'd0;
$1: multiregimpl95_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl96_regs0 = 1'd0;
$1: multiregimpl96_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl96_regs1 = 1'd0;
$1: multiregimpl96_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl97_regs0 = 1'd0;
$1: multiregimpl97_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl97_regs1 = 1'd0;
$1: multiregimpl97_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl98_regs0 = 1'd0;
$1: multiregimpl98_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl98_regs1 = 1'd0;
$1: multiregimpl98_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl99_regs0 = 1'd0;
$1: multiregimpl99_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl99_regs1 = 1'd0;
$1: multiregimpl99_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl100_regs0 = 1'd0;
$1: multiregimpl100_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl100_regs1 = 1'd0;
$1: multiregimpl100_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl101_regs0 = 1'd0;
$1: multiregimpl101_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl101_regs1 = 1'd0;
$1: multiregimpl101_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl102_regs0 = 1'd0;
$1: multiregimpl102_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl102_regs1 = 1'd0;
$1: multiregimpl102_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl103_regs0 = 1'd0;
$1: multiregimpl103_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl103_regs1 = 1'd0;
$1: multiregimpl103_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl104_regs0 = 1'd0;
$1: multiregimpl104_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl104_regs1 = 1'd0;
$1: multiregimpl104_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl105_regs0 = 1'd0;
$1: multiregimpl105_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl105_regs1 = 1'd0;
$1: multiregimpl105_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl106_regs0 = 1'd0;
$1: multiregimpl106_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl106_regs1 = 1'd0;
$1: multiregimpl106_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl107_regs0 = 1'd0;
$1: multiregimpl107_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl107_regs1 = 1'd0;
$1: multiregimpl107_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl108_regs0 = 1'd0;
$1: multiregimpl108_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl108_regs1 = 1'd0;
$1: multiregimpl108_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl109_regs0 = 1'd0;
$1: multiregimpl109_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl109_regs1 = 1'd0;
$1: multiregimpl109_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl110_regs0 = 1'd0;
$1: multiregimpl110_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl110_regs1 = 1'd0;
$1: multiregimpl110_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl111_regs0 = 1'd0;
$1: multiregimpl111_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl111_regs1 = 1'd0;
$1: multiregimpl111_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl112_regs0 = 1'd0;
$1: multiregimpl112_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl112_regs1 = 1'd0;
$1: multiregimpl112_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl113_regs0 = 1'd0;
$1: multiregimpl113_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl113_regs1 = 1'd0;
$1: multiregimpl113_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl114_regs0 = 1'd0;
$1: multiregimpl114_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl114_regs1 = 1'd0;
$1: multiregimpl114_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl115_regs0 = 1'd0;
$1: multiregimpl115_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl115_regs1 = 1'd0;
$1: multiregimpl115_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl116_regs0 = 1'd0;
$1: multiregimpl116_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl116_regs1 = 1'd0;
$1: multiregimpl116_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl117_regs0 = 1'd0;
$1: multiregimpl117_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl117_regs1 = 1'd0;
$1: multiregimpl117_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl118_regs0 = 1'd0;
$1: multiregimpl118_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl118_regs1 = 1'd0;
$1: multiregimpl118_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl119_regs0 = 1'd0;
$1: multiregimpl119_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl119_regs1 = 1'd0;
$1: multiregimpl119_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl120_regs0 = 1'd0;
$1: multiregimpl120_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl120_regs1 = 1'd0;
$1: multiregimpl120_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl121_regs0 = 1'd0;
$1: multiregimpl121_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl121_regs1 = 1'd0;
$1: multiregimpl121_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl122_regs0 = 1'd0;
$1: multiregimpl122_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl122_regs1 = 1'd0;
$1: multiregimpl122_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl123_regs0 = 1'd0;
$1: multiregimpl123_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl123_regs1 = 1'd0;
$1: multiregimpl123_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl124_regs0 = 1'd0;
$1: multiregimpl124_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl124_regs1 = 1'd0;
$1: multiregimpl124_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl125_regs0 = 1'd0;
$1: multiregimpl125_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl125_regs1 = 1'd0;
$1: multiregimpl125_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl126_regs0 = 1'd0;
$1: multiregimpl126_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl126_regs1 = 1'd0;
$1: multiregimpl126_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl127_regs0 = 1'd0;
$1: multiregimpl127_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl127_regs1 = 1'd0;
$1: multiregimpl127_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl128_regs0 = 1'd0;
$1: multiregimpl128_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl128_regs1 = 1'd0;
$1: multiregimpl128_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl129_regs0 = 1'd0;
$1: multiregimpl129_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl129_regs1 = 1'd0;
$1: multiregimpl129_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl130_regs0 = 1'd0;
$1: multiregimpl130_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl130_regs1 = 1'd0;
$1: multiregimpl130_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl131_regs0 = 1'd0;
$1: multiregimpl131_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl131_regs1 = 1'd0;
$1: multiregimpl131_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl132_regs0 = 1'd0;
$1: multiregimpl132_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl132_regs1 = 1'd0;
$1: multiregimpl132_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl133_regs0 = 1'd0;
$1: multiregimpl133_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl133_regs1 = 1'd0;
$1: multiregimpl133_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl134_regs0 = 1'd0;
$1: multiregimpl134_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl134_regs1 = 1'd0;
$1: multiregimpl134_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl135_regs0 = 1'd0;
$1: multiregimpl135_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl135_regs1 = 1'd0;
$1: multiregimpl135_regs1
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl136_regs0 = 1'd0;
$1: multiregimpl136_regs0
$2: 1
$3: d0
$4: ;
Org: reg multiregimpl136_regs1 = 1'd0;
$1: multiregimpl136_regs1
$2: 1
$3: d0
$4: ;
