Daikon version 5.7.2, released November 7, 2018; http://plse.cs.washington.edu/daikon.
Reading splitter info files (read 1 spinfo file, 4 splitters)
Reading declaration files ...tick: 4 of 4 splitters successful
(read 1 decls file)
Processing trace data; reading 1 dtrace file:

No return from procedure observed 1 time.  Unmatched entries are ignored!
Unterminated calls:
  ..tick() : 1 invocation
End of report for procedures not returned from.  Unmatched entries are ignored!

===========================================================================
..tick():::ENTER
C_S_AXI_DATA_WIDTH == C_M_AXI_ADDR_WIDTH
C_S_AXI_DATA_WIDTH == C_M_AXI_DATA_WIDTH
C_S_AXI_ADDR_WIDTH == HW_r_burst_len
C_S_AXI_ADDR_WIDTH == HW_w_burst_len
LOG_MAX_OUTS_TRAN == HW_r_num_trans
LOG_MAX_OUTS_TRAN == HW_w_num_trans
MAX_OUTS_TRANS == C_M_AXI_BURST_LEN
C_M_AXI_ID_WIDTH == C_M_AXI_ARUSER_WIDTH
C_M_AXI_ID_WIDTH == C_M_AXI_AWUSER_WIDTH
C_M_AXI_ID_WIDTH == C_M_AXI_WUSER_WIDTH
C_M_AXI_ID_WIDTH == C_M_AXI_RUSER_WIDTH
C_M_AXI_ID_WIDTH == C_M_AXI_BUSER_WIDTH
C_M_AXI_ID_WIDTH == s_axi_bready
C_M_AXI_ID_WIDTH == s_axi_rready
C_M_AXI_ID_WIDTH == m_axi_awready
C_M_AXI_ID_WIDTH == m_axi_wready
C_M_AXI_ID_WIDTH == m_axi_bready
C_M_AXI_ID_WIDTH == m_axi_arready
C_M_AXI_ID_WIDTH == HW_data_val
done == s_axi_awprot
done == s_axi_arprot
done == s_axi_arready
done == m_axi_wuser
done == m_axi_wvalid
done == HW_w_done
done == HW_r_done
intr_line_r == intr_line_w
intr_line_r == s_axi_bresp
intr_line_r == s_axi_rdata
intr_line_r == s_axi_rresp
intr_line_r == s_axi_rvalid
intr_line_r == m_axi_awid
intr_line_r == m_axi_awaddr
intr_line_r == m_axi_awlen
intr_line_r == m_axi_awsize
intr_line_r == m_axi_awburst
intr_line_r == m_axi_awlock
intr_line_r == m_axi_awcache
intr_line_r == m_axi_awprot
intr_line_r == m_axi_awqos
intr_line_r == m_axi_awuser
intr_line_r == m_axi_awvalid
intr_line_r == m_axi_wdata
intr_line_r == m_axi_wstrb
intr_line_r == m_axi_wlast
intr_line_r == m_axi_arid
intr_line_r == m_axi_araddr
intr_line_r == m_axi_arlen
intr_line_r == m_axi_arsize
intr_line_r == m_axi_arburst
intr_line_r == m_axi_arlock
intr_line_r == m_axi_arcache
intr_line_r == m_axi_arprot
intr_line_r == m_axi_arqos
intr_line_r == m_axi_aruser
intr_line_r == m_axi_arvalid
s_axi_awvalid == init_flag
s_axi_awready == s_axi_wready
s_axi_araddr == s_axi_arvalid
s_axi_araddr == m_axi_rready
s_axi_araddr == HW_r_start
s_axi_araddr == HW_w_start
s_axi_araddr == illegal
m_axi_bid == m_axi_bresp
m_axi_bid == m_axi_buser
m_axi_bid == m_axi_bvalid
m_axi_bid == m_axi_rid
m_axi_bid == m_axi_rdata
m_axi_bid == m_axi_rresp
m_axi_bid == m_axi_rlast
m_axi_bid == m_axi_ruser
m_axi_bid == m_axi_rvalid
C_S_AXI_DATA_WIDTH == "100000"
C_S_AXI_ADDR_WIDTH == "1000"
LOG_MAX_OUTS_TRAN == "100"
MAX_OUTS_TRANS == "10000"
C_M_TARGET_SLAVE_BASE_ADDR == "1000000000000000000000000000000"
C_M_AXI_ID_WIDTH == "1"
aresetn one of { "0", "1" }
done == "0"
intr_line_r one of { "0", "x" }
s_axi_awvalid one of { "1", "x" }
s_axi_awready one of { "0", "1" }
s_axi_wstrb one of { "1111", "x" }
s_axi_wvalid one of { "0", "1", "x" }
s_axi_bvalid one of { "0", "1", "x" }
s_axi_araddr == "x"
m_axi_bid one of { "0", "x" }
HW_reset one of { "0", "1", "x" }
HW_r_base_addr == "110000000000000000000000000000"
HW_w_base_addr == "10100000000000000000000000000000"
C_S_AXI_DATA_WIDTH > C_S_AXI_ADDR_WIDTH
C_S_AXI_DATA_WIDTH > LOG_MAX_OUTS_TRAN
C_S_AXI_DATA_WIDTH > MAX_OUTS_TRANS
C_S_AXI_DATA_WIDTH < C_M_TARGET_SLAVE_BASE_ADDR
C_S_AXI_DATA_WIDTH > C_M_AXI_ID_WIDTH
C_S_AXI_DATA_WIDTH > aresetn
C_S_AXI_DATA_WIDTH > done
C_S_AXI_DATA_WIDTH != intr_line_r
C_S_AXI_DATA_WIDTH != s_axi_awaddr
C_S_AXI_DATA_WIDTH != s_axi_awvalid
C_S_AXI_DATA_WIDTH > s_axi_awready
C_S_AXI_DATA_WIDTH < s_axi_wdata
C_S_AXI_DATA_WIDTH < s_axi_wstrb
C_S_AXI_DATA_WIDTH != s_axi_wvalid
C_S_AXI_DATA_WIDTH != s_axi_bvalid
C_S_AXI_DATA_WIDTH < s_axi_araddr
C_S_AXI_DATA_WIDTH != m_axi_bid
C_S_AXI_DATA_WIDTH != HW_reset
C_S_AXI_DATA_WIDTH < HW_r_base_addr
C_S_AXI_DATA_WIDTH < HW_w_base_addr
C_S_AXI_DATA_WIDTH != delay
C_S_AXI_ADDR_WIDTH > LOG_MAX_OUTS_TRAN
C_S_AXI_ADDR_WIDTH < MAX_OUTS_TRANS
C_S_AXI_ADDR_WIDTH < C_M_TARGET_SLAVE_BASE_ADDR
C_S_AXI_ADDR_WIDTH > C_M_AXI_ID_WIDTH
C_S_AXI_ADDR_WIDTH > aresetn
C_S_AXI_ADDR_WIDTH > done
C_S_AXI_ADDR_WIDTH != intr_line_r
C_S_AXI_ADDR_WIDTH != s_axi_awaddr
C_S_AXI_ADDR_WIDTH != s_axi_awvalid
C_S_AXI_ADDR_WIDTH > s_axi_awready
C_S_AXI_ADDR_WIDTH < s_axi_wdata
C_S_AXI_ADDR_WIDTH < s_axi_wstrb
C_S_AXI_ADDR_WIDTH != s_axi_wvalid
C_S_AXI_ADDR_WIDTH != s_axi_bvalid
C_S_AXI_ADDR_WIDTH < s_axi_araddr
C_S_AXI_ADDR_WIDTH != m_axi_bid
C_S_AXI_ADDR_WIDTH != HW_reset
C_S_AXI_ADDR_WIDTH < HW_r_base_addr
C_S_AXI_ADDR_WIDTH < HW_w_base_addr
C_S_AXI_ADDR_WIDTH != delay
LOG_MAX_OUTS_TRAN < MAX_OUTS_TRANS
LOG_MAX_OUTS_TRAN < C_M_TARGET_SLAVE_BASE_ADDR
LOG_MAX_OUTS_TRAN > C_M_AXI_ID_WIDTH
LOG_MAX_OUTS_TRAN > aresetn
LOG_MAX_OUTS_TRAN > done
LOG_MAX_OUTS_TRAN != intr_line_r
LOG_MAX_OUTS_TRAN != s_axi_awaddr
LOG_MAX_OUTS_TRAN != s_axi_awvalid
LOG_MAX_OUTS_TRAN > s_axi_awready
LOG_MAX_OUTS_TRAN < s_axi_wdata
LOG_MAX_OUTS_TRAN < s_axi_wstrb
LOG_MAX_OUTS_TRAN != s_axi_wvalid
LOG_MAX_OUTS_TRAN != s_axi_bvalid
LOG_MAX_OUTS_TRAN < s_axi_araddr
LOG_MAX_OUTS_TRAN != m_axi_bid
LOG_MAX_OUTS_TRAN != HW_reset
LOG_MAX_OUTS_TRAN < HW_r_base_addr
LOG_MAX_OUTS_TRAN < HW_w_base_addr
LOG_MAX_OUTS_TRAN != delay
MAX_OUTS_TRANS < C_M_TARGET_SLAVE_BASE_ADDR
MAX_OUTS_TRANS > C_M_AXI_ID_WIDTH
MAX_OUTS_TRANS > aresetn
MAX_OUTS_TRANS > done
MAX_OUTS_TRANS != intr_line_r
MAX_OUTS_TRANS != s_axi_awaddr
MAX_OUTS_TRANS != s_axi_awvalid
MAX_OUTS_TRANS > s_axi_awready
MAX_OUTS_TRANS < s_axi_wdata
MAX_OUTS_TRANS < s_axi_wstrb
MAX_OUTS_TRANS != s_axi_wvalid
MAX_OUTS_TRANS != s_axi_bvalid
MAX_OUTS_TRANS < s_axi_araddr
MAX_OUTS_TRANS != m_axi_bid
MAX_OUTS_TRANS != HW_reset
MAX_OUTS_TRANS < HW_r_base_addr
MAX_OUTS_TRANS < HW_w_base_addr
MAX_OUTS_TRANS != delay
C_M_TARGET_SLAVE_BASE_ADDR > C_M_AXI_ID_WIDTH
C_M_TARGET_SLAVE_BASE_ADDR > aresetn
C_M_TARGET_SLAVE_BASE_ADDR > done
C_M_TARGET_SLAVE_BASE_ADDR != intr_line_r
C_M_TARGET_SLAVE_BASE_ADDR != s_axi_awaddr
C_M_TARGET_SLAVE_BASE_ADDR != s_axi_awvalid
C_M_TARGET_SLAVE_BASE_ADDR > s_axi_awready
C_M_TARGET_SLAVE_BASE_ADDR < s_axi_wdata
C_M_TARGET_SLAVE_BASE_ADDR < s_axi_wstrb
C_M_TARGET_SLAVE_BASE_ADDR != s_axi_wvalid
C_M_TARGET_SLAVE_BASE_ADDR != s_axi_bvalid
C_M_TARGET_SLAVE_BASE_ADDR < s_axi_araddr
C_M_TARGET_SLAVE_BASE_ADDR != m_axi_bid
C_M_TARGET_SLAVE_BASE_ADDR != HW_reset
C_M_TARGET_SLAVE_BASE_ADDR < HW_r_base_addr
C_M_TARGET_SLAVE_BASE_ADDR < HW_w_base_addr
C_M_TARGET_SLAVE_BASE_ADDR != delay
C_M_AXI_ID_WIDTH >= aresetn
C_M_AXI_ID_WIDTH > done
C_M_AXI_ID_WIDTH != intr_line_r
C_M_AXI_ID_WIDTH != s_axi_awaddr
C_M_AXI_ID_WIDTH <= s_axi_awvalid
C_M_AXI_ID_WIDTH >= s_axi_awready
C_M_AXI_ID_WIDTH < s_axi_wdata
C_M_AXI_ID_WIDTH < s_axi_wstrb
C_M_AXI_ID_WIDTH < s_axi_araddr
C_M_AXI_ID_WIDTH != m_axi_bid
C_M_AXI_ID_WIDTH < HW_r_base_addr
C_M_AXI_ID_WIDTH < HW_w_base_addr
aresetn >= done
aresetn != s_axi_awaddr
aresetn <= s_axi_awvalid
aresetn >= s_axi_awready
aresetn < s_axi_wdata
aresetn < s_axi_wstrb
aresetn < s_axi_araddr
aresetn != m_axi_bid
aresetn != HW_reset
aresetn < HW_r_base_addr
aresetn < HW_w_base_addr
done <= intr_line_r
done <= s_axi_awaddr
done < s_axi_awvalid
done <= s_axi_awready
done < s_axi_wdata
done < s_axi_wstrb
done <= s_axi_wvalid
done <= s_axi_bvalid
done < s_axi_araddr
done <= m_axi_bid
done <= HW_reset
done < HW_r_base_addr
done < HW_w_base_addr
done <= delay
intr_line_r <= s_axi_awaddr
intr_line_r <= s_axi_awvalid
intr_line_r <= s_axi_wdata
intr_line_r <= s_axi_wstrb
intr_line_r <= s_axi_wvalid
intr_line_r <= s_axi_bvalid
intr_line_r <= s_axi_araddr
intr_line_r <= m_axi_bid
intr_line_r <= HW_reset
intr_line_r != HW_r_base_addr
intr_line_r != HW_w_base_addr
intr_line_r != delay
s_axi_awaddr <= s_axi_wstrb
s_axi_awaddr <= s_axi_araddr
s_axi_awaddr >= m_axi_bid
s_axi_awaddr >= HW_reset
s_axi_awaddr != HW_r_base_addr
s_axi_awaddr != HW_w_base_addr
s_axi_awaddr != delay
s_axi_awvalid >= s_axi_awready
s_axi_awvalid <= s_axi_wdata
s_axi_awvalid <= s_axi_wstrb
s_axi_awvalid >= s_axi_bvalid
s_axi_awvalid <= s_axi_araddr
s_axi_awvalid >= m_axi_bid
s_axi_awvalid >= HW_reset
s_axi_awvalid != HW_r_base_addr
s_axi_awvalid != HW_w_base_addr
s_axi_awready < s_axi_wdata
s_axi_awready < s_axi_wstrb
s_axi_awready <= s_axi_wvalid
s_axi_awready < s_axi_araddr
s_axi_awready < HW_r_base_addr
s_axi_awready < HW_w_base_addr
s_axi_awready <= delay
s_axi_wdata >= s_axi_wvalid
s_axi_wdata >= s_axi_bvalid
s_axi_wdata <= s_axi_araddr
s_axi_wdata >= m_axi_bid
s_axi_wdata >= HW_reset
s_axi_wdata != HW_r_base_addr
s_axi_wdata != HW_w_base_addr
s_axi_wdata != delay
s_axi_wstrb >= s_axi_wvalid
s_axi_wstrb >= s_axi_bvalid
s_axi_wstrb <= s_axi_araddr
s_axi_wstrb >= m_axi_bid
s_axi_wstrb >= HW_reset
s_axi_wstrb > HW_r_base_addr
s_axi_wstrb > HW_w_base_addr
s_axi_wstrb != delay
s_axi_wvalid <= s_axi_araddr
s_axi_wvalid >= m_axi_bid
s_axi_wvalid >= HW_reset
s_axi_wvalid != HW_r_base_addr
s_axi_wvalid != HW_w_base_addr
s_axi_bvalid <= s_axi_araddr
s_axi_bvalid != HW_r_base_addr
s_axi_bvalid != HW_w_base_addr
s_axi_araddr >= m_axi_bid
s_axi_araddr >= HW_reset
s_axi_araddr > HW_r_base_addr
s_axi_araddr > HW_w_base_addr
s_axi_araddr > delay
m_axi_bid >= HW_reset
m_axi_bid != HW_r_base_addr
m_axi_bid != HW_w_base_addr
m_axi_bid != delay
HW_reset != HW_r_base_addr
HW_reset != HW_w_base_addr
HW_r_base_addr > HW_w_base_addr
HW_r_base_addr != delay
HW_w_base_addr != delay
===========================================================================
..tick():::EXIT
C_S_AXI_DATA_WIDTH == C_M_AXI_ADDR_WIDTH
C_S_AXI_DATA_WIDTH == C_M_AXI_DATA_WIDTH
C_S_AXI_DATA_WIDTH == orig(C_S_AXI_DATA_WIDTH)
C_S_AXI_DATA_WIDTH == orig(C_M_AXI_ADDR_WIDTH)
C_S_AXI_DATA_WIDTH == orig(C_M_AXI_DATA_WIDTH)
C_S_AXI_ADDR_WIDTH == HW_r_burst_len
C_S_AXI_ADDR_WIDTH == HW_w_burst_len
C_S_AXI_ADDR_WIDTH == orig(C_S_AXI_ADDR_WIDTH)
C_S_AXI_ADDR_WIDTH == orig(HW_r_burst_len)
C_S_AXI_ADDR_WIDTH == orig(HW_w_burst_len)
LOG_MAX_OUTS_TRAN == HW_r_num_trans
LOG_MAX_OUTS_TRAN == HW_w_num_trans
LOG_MAX_OUTS_TRAN == orig(LOG_MAX_OUTS_TRAN)
LOG_MAX_OUTS_TRAN == orig(HW_r_num_trans)
LOG_MAX_OUTS_TRAN == orig(HW_w_num_trans)
MAX_OUTS_TRANS == C_M_AXI_BURST_LEN
MAX_OUTS_TRANS == orig(MAX_OUTS_TRANS)
MAX_OUTS_TRANS == orig(C_M_AXI_BURST_LEN)
C_M_TARGET_SLAVE_BASE_ADDR == orig(C_M_TARGET_SLAVE_BASE_ADDR)
C_M_AXI_ID_WIDTH == C_M_AXI_ARUSER_WIDTH
C_M_AXI_ID_WIDTH == C_M_AXI_AWUSER_WIDTH
C_M_AXI_ID_WIDTH == C_M_AXI_WUSER_WIDTH
C_M_AXI_ID_WIDTH == C_M_AXI_RUSER_WIDTH
C_M_AXI_ID_WIDTH == C_M_AXI_BUSER_WIDTH
C_M_AXI_ID_WIDTH == s_axi_bready
C_M_AXI_ID_WIDTH == s_axi_rready
C_M_AXI_ID_WIDTH == m_axi_awready
C_M_AXI_ID_WIDTH == m_axi_wready
C_M_AXI_ID_WIDTH == m_axi_bready
C_M_AXI_ID_WIDTH == m_axi_arready
C_M_AXI_ID_WIDTH == HW_data_val
C_M_AXI_ID_WIDTH == orig(C_M_AXI_ID_WIDTH)
C_M_AXI_ID_WIDTH == orig(C_M_AXI_ARUSER_WIDTH)
C_M_AXI_ID_WIDTH == orig(C_M_AXI_AWUSER_WIDTH)
C_M_AXI_ID_WIDTH == orig(C_M_AXI_WUSER_WIDTH)
C_M_AXI_ID_WIDTH == orig(C_M_AXI_RUSER_WIDTH)
C_M_AXI_ID_WIDTH == orig(C_M_AXI_BUSER_WIDTH)
C_M_AXI_ID_WIDTH == orig(s_axi_bready)
C_M_AXI_ID_WIDTH == orig(s_axi_rready)
C_M_AXI_ID_WIDTH == orig(m_axi_awready)
C_M_AXI_ID_WIDTH == orig(m_axi_wready)
C_M_AXI_ID_WIDTH == orig(m_axi_bready)
C_M_AXI_ID_WIDTH == orig(m_axi_arready)
C_M_AXI_ID_WIDTH == orig(HW_data_val)
done == s_axi_awprot
done == s_axi_arprot
done == s_axi_arready
done == m_axi_wuser
done == m_axi_wvalid
done == HW_w_done
done == HW_r_done
done == orig(done)
done == orig(s_axi_awprot)
done == orig(s_axi_arprot)
done == orig(s_axi_arready)
done == orig(m_axi_wuser)
done == orig(m_axi_wvalid)
done == orig(HW_w_done)
done == orig(HW_r_done)
intr_line_r == intr_line_w
intr_line_r == s_axi_bresp
intr_line_r == s_axi_rdata
intr_line_r == s_axi_rresp
intr_line_r == s_axi_rvalid
intr_line_r == m_axi_awid
intr_line_r == m_axi_awaddr
intr_line_r == m_axi_awlen
intr_line_r == m_axi_awsize
intr_line_r == m_axi_awburst
intr_line_r == m_axi_awlock
intr_line_r == m_axi_awcache
intr_line_r == m_axi_awprot
intr_line_r == m_axi_awqos
intr_line_r == m_axi_awuser
intr_line_r == m_axi_awvalid
intr_line_r == m_axi_wdata
intr_line_r == m_axi_wstrb
intr_line_r == m_axi_wlast
intr_line_r == m_axi_arid
intr_line_r == m_axi_araddr
intr_line_r == m_axi_arlen
intr_line_r == m_axi_arsize
intr_line_r == m_axi_arburst
intr_line_r == m_axi_arlock
intr_line_r == m_axi_arcache
intr_line_r == m_axi_arprot
intr_line_r == m_axi_arqos
intr_line_r == m_axi_aruser
intr_line_r == m_axi_arvalid
s_axi_awvalid == init_flag
s_axi_awready == s_axi_wready
s_axi_araddr == s_axi_arvalid
s_axi_araddr == m_axi_rready
s_axi_araddr == HW_r_start
s_axi_araddr == HW_w_start
s_axi_araddr == illegal
s_axi_araddr == orig(s_axi_araddr)
s_axi_araddr == orig(s_axi_arvalid)
s_axi_araddr == orig(m_axi_rready)
s_axi_araddr == orig(HW_r_start)
s_axi_araddr == orig(HW_w_start)
s_axi_araddr == orig(illegal)
m_axi_bid == m_axi_bresp
m_axi_bid == m_axi_buser
m_axi_bid == m_axi_bvalid
m_axi_bid == m_axi_rid
m_axi_bid == m_axi_rdata
m_axi_bid == m_axi_rresp
m_axi_bid == m_axi_rlast
m_axi_bid == m_axi_ruser
m_axi_bid == m_axi_rvalid
HW_r_base_addr == orig(HW_r_base_addr)
HW_w_base_addr == orig(HW_w_base_addr)
(orig(s_axi_wvalid) == "0")  <==>  (C_M_AXI_ID_WIDTH > orig(s_axi_wvalid))
(orig(s_axi_wvalid) == "0")  <==>  (aresetn > orig(s_axi_wvalid))
(orig(s_axi_wvalid) == "0")  <==>  (done == orig(s_axi_wvalid))
(orig(s_axi_wvalid) == "0")  <==>  (orig(aresetn) > orig(s_axi_wvalid))
(orig(s_axi_wvalid) == "0")  <==>  (orig(s_axi_awvalid) > orig(s_axi_wvalid))
(orig(s_axi_wvalid) == "0")  <==>  (s_axi_awvalid > orig(s_axi_wvalid))
(orig(s_axi_wvalid) == "0")  ==>  (C_M_AXI_ID_WIDTH <= orig(delay))
(orig(s_axi_wvalid) == "0")  ==>  (C_M_AXI_ID_WIDTH == aresetn)
(orig(s_axi_wvalid) == "0")  ==>  (C_M_AXI_ID_WIDTH == orig(aresetn))
(orig(s_axi_wvalid) == "0")  ==>  (C_M_AXI_ID_WIDTH == orig(s_axi_awvalid))
(orig(s_axi_wvalid) == "0")  ==>  (C_M_AXI_ID_WIDTH == s_axi_awvalid)
(orig(s_axi_wvalid) == "0")  ==>  (C_M_AXI_ID_WIDTH > HW_reset)
(orig(s_axi_wvalid) == "0")  ==>  (C_M_AXI_ID_WIDTH > intr_line_r)
(orig(s_axi_wvalid) == "0")  ==>  (C_M_AXI_ID_WIDTH > m_axi_bid)
(orig(s_axi_wvalid) == "0")  ==>  (C_M_AXI_ID_WIDTH > orig(HW_reset))
(orig(s_axi_wvalid) == "0")  ==>  (C_M_AXI_ID_WIDTH > orig(intr_line_r))
(orig(s_axi_wvalid) == "0")  ==>  (C_M_AXI_ID_WIDTH > orig(m_axi_bid))
(orig(s_axi_wvalid) == "0")  ==>  (C_M_AXI_ID_WIDTH > orig(s_axi_awready))
(orig(s_axi_wvalid) == "0")  ==>  (C_M_AXI_ID_WIDTH > s_axi_awready)
(orig(s_axi_wvalid) == "0")  ==>  (C_M_AXI_ID_WIDTH >= orig(s_axi_bvalid))
(orig(s_axi_wvalid) == "0")  ==>  (C_M_AXI_ID_WIDTH >= s_axi_bvalid)
(orig(s_axi_wvalid) == "0")  ==>  (C_M_AXI_ID_WIDTH >= s_axi_wvalid)
(orig(s_axi_wvalid) == "0")  ==>  (C_M_TARGET_SLAVE_BASE_ADDR > HW_reset)
(orig(s_axi_wvalid) == "0")  ==>  (C_M_TARGET_SLAVE_BASE_ADDR > intr_line_r)
(orig(s_axi_wvalid) == "0")  ==>  (C_M_TARGET_SLAVE_BASE_ADDR > m_axi_bid)
(orig(s_axi_wvalid) == "0")  ==>  (C_M_TARGET_SLAVE_BASE_ADDR > orig(HW_reset))
(orig(s_axi_wvalid) == "0")  ==>  (C_M_TARGET_SLAVE_BASE_ADDR > orig(intr_line_r))
(orig(s_axi_wvalid) == "0")  ==>  (C_M_TARGET_SLAVE_BASE_ADDR > orig(m_axi_bid))
(orig(s_axi_wvalid) == "0")  ==>  (C_M_TARGET_SLAVE_BASE_ADDR > orig(s_axi_awvalid))
(orig(s_axi_wvalid) == "0")  ==>  (C_M_TARGET_SLAVE_BASE_ADDR > orig(s_axi_bvalid))
(orig(s_axi_wvalid) == "0")  ==>  (C_M_TARGET_SLAVE_BASE_ADDR > orig(s_axi_wvalid))
(orig(s_axi_wvalid) == "0")  ==>  (C_M_TARGET_SLAVE_BASE_ADDR > s_axi_awvalid)
(orig(s_axi_wvalid) == "0")  ==>  (C_M_TARGET_SLAVE_BASE_ADDR > s_axi_bvalid)
(orig(s_axi_wvalid) == "0")  ==>  (C_M_TARGET_SLAVE_BASE_ADDR > s_axi_wvalid)
(orig(s_axi_wvalid) == "0")  ==>  (C_S_AXI_ADDR_WIDTH > HW_reset)
(orig(s_axi_wvalid) == "0")  ==>  (C_S_AXI_ADDR_WIDTH > intr_line_r)
(orig(s_axi_wvalid) == "0")  ==>  (C_S_AXI_ADDR_WIDTH > m_axi_bid)
(orig(s_axi_wvalid) == "0")  ==>  (C_S_AXI_ADDR_WIDTH > orig(HW_reset))
(orig(s_axi_wvalid) == "0")  ==>  (C_S_AXI_ADDR_WIDTH > orig(intr_line_r))
(orig(s_axi_wvalid) == "0")  ==>  (C_S_AXI_ADDR_WIDTH > orig(m_axi_bid))
(orig(s_axi_wvalid) == "0")  ==>  (C_S_AXI_ADDR_WIDTH > orig(s_axi_awvalid))
(orig(s_axi_wvalid) == "0")  ==>  (C_S_AXI_ADDR_WIDTH > orig(s_axi_bvalid))
(orig(s_axi_wvalid) == "0")  ==>  (C_S_AXI_ADDR_WIDTH > orig(s_axi_wvalid))
(orig(s_axi_wvalid) == "0")  ==>  (C_S_AXI_ADDR_WIDTH > s_axi_awvalid)
(orig(s_axi_wvalid) == "0")  ==>  (C_S_AXI_ADDR_WIDTH > s_axi_bvalid)
(orig(s_axi_wvalid) == "0")  ==>  (C_S_AXI_ADDR_WIDTH > s_axi_wvalid)
(orig(s_axi_wvalid) == "0")  ==>  (C_S_AXI_DATA_WIDTH > HW_reset)
(orig(s_axi_wvalid) == "0")  ==>  (C_S_AXI_DATA_WIDTH > intr_line_r)
(orig(s_axi_wvalid) == "0")  ==>  (C_S_AXI_DATA_WIDTH > m_axi_bid)
(orig(s_axi_wvalid) == "0")  ==>  (C_S_AXI_DATA_WIDTH > orig(HW_reset))
(orig(s_axi_wvalid) == "0")  ==>  (C_S_AXI_DATA_WIDTH > orig(intr_line_r))
(orig(s_axi_wvalid) == "0")  ==>  (C_S_AXI_DATA_WIDTH > orig(m_axi_bid))
(orig(s_axi_wvalid) == "0")  ==>  (C_S_AXI_DATA_WIDTH > orig(s_axi_awvalid))
(orig(s_axi_wvalid) == "0")  ==>  (C_S_AXI_DATA_WIDTH > orig(s_axi_bvalid))
(orig(s_axi_wvalid) == "0")  ==>  (C_S_AXI_DATA_WIDTH > orig(s_axi_wvalid))
(orig(s_axi_wvalid) == "0")  ==>  (C_S_AXI_DATA_WIDTH > s_axi_awvalid)
(orig(s_axi_wvalid) == "0")  ==>  (C_S_AXI_DATA_WIDTH > s_axi_bvalid)
(orig(s_axi_wvalid) == "0")  ==>  (C_S_AXI_DATA_WIDTH > s_axi_wvalid)
(orig(s_axi_wvalid) == "0")  ==>  (HW_r_base_addr > orig(HW_reset))
(orig(s_axi_wvalid) == "0")  ==>  (HW_r_base_addr > orig(intr_line_r))
(orig(s_axi_wvalid) == "0")  ==>  (HW_r_base_addr > orig(m_axi_bid))
(orig(s_axi_wvalid) == "0")  ==>  (HW_r_base_addr > orig(s_axi_awvalid))
(orig(s_axi_wvalid) == "0")  ==>  (HW_r_base_addr > orig(s_axi_bvalid))
(orig(s_axi_wvalid) == "0")  ==>  (HW_r_base_addr > orig(s_axi_wvalid))
(orig(s_axi_wvalid) == "0")  ==>  (HW_reset < HW_r_base_addr)
(orig(s_axi_wvalid) == "0")  ==>  (HW_reset < HW_w_base_addr)
(orig(s_axi_wvalid) == "0")  ==>  (HW_reset < delay)
(orig(s_axi_wvalid) == "0")  ==>  (HW_reset < orig(aresetn))
(orig(s_axi_wvalid) == "0")  ==>  (HW_reset < orig(delay))
(orig(s_axi_wvalid) == "0")  ==>  (HW_reset < orig(s_axi_awvalid))
(orig(s_axi_wvalid) == "0")  ==>  (HW_reset < orig(s_axi_wdata))
(orig(s_axi_wvalid) == "0")  ==>  (HW_reset < orig(s_axi_wstrb))
(orig(s_axi_wvalid) == "0")  ==>  (HW_reset <= orig(s_axi_bvalid))
(orig(s_axi_wvalid) == "0")  ==>  (HW_reset == "0")
(orig(s_axi_wvalid) == "0")  ==>  (HW_w_base_addr > orig(HW_reset))
(orig(s_axi_wvalid) == "0")  ==>  (HW_w_base_addr > orig(intr_line_r))
(orig(s_axi_wvalid) == "0")  ==>  (HW_w_base_addr > orig(m_axi_bid))
(orig(s_axi_wvalid) == "0")  ==>  (HW_w_base_addr > orig(s_axi_awvalid))
(orig(s_axi_wvalid) == "0")  ==>  (HW_w_base_addr > orig(s_axi_bvalid))
(orig(s_axi_wvalid) == "0")  ==>  (HW_w_base_addr > orig(s_axi_wvalid))
(orig(s_axi_wvalid) == "0")  ==>  (LOG_MAX_OUTS_TRAN > HW_reset)
(orig(s_axi_wvalid) == "0")  ==>  (LOG_MAX_OUTS_TRAN > intr_line_r)
(orig(s_axi_wvalid) == "0")  ==>  (LOG_MAX_OUTS_TRAN > m_axi_bid)
(orig(s_axi_wvalid) == "0")  ==>  (LOG_MAX_OUTS_TRAN > orig(HW_reset))
(orig(s_axi_wvalid) == "0")  ==>  (LOG_MAX_OUTS_TRAN > orig(intr_line_r))
(orig(s_axi_wvalid) == "0")  ==>  (LOG_MAX_OUTS_TRAN > orig(m_axi_bid))
(orig(s_axi_wvalid) == "0")  ==>  (LOG_MAX_OUTS_TRAN > orig(s_axi_awvalid))
(orig(s_axi_wvalid) == "0")  ==>  (LOG_MAX_OUTS_TRAN > orig(s_axi_bvalid))
(orig(s_axi_wvalid) == "0")  ==>  (LOG_MAX_OUTS_TRAN > orig(s_axi_wvalid))
(orig(s_axi_wvalid) == "0")  ==>  (LOG_MAX_OUTS_TRAN > s_axi_awvalid)
(orig(s_axi_wvalid) == "0")  ==>  (LOG_MAX_OUTS_TRAN > s_axi_bvalid)
(orig(s_axi_wvalid) == "0")  ==>  (LOG_MAX_OUTS_TRAN > s_axi_wvalid)
(orig(s_axi_wvalid) == "0")  ==>  (MAX_OUTS_TRANS > HW_reset)
(orig(s_axi_wvalid) == "0")  ==>  (MAX_OUTS_TRANS > intr_line_r)
(orig(s_axi_wvalid) == "0")  ==>  (MAX_OUTS_TRANS > m_axi_bid)
(orig(s_axi_wvalid) == "0")  ==>  (MAX_OUTS_TRANS > orig(HW_reset))
(orig(s_axi_wvalid) == "0")  ==>  (MAX_OUTS_TRANS > orig(intr_line_r))
(orig(s_axi_wvalid) == "0")  ==>  (MAX_OUTS_TRANS > orig(m_axi_bid))
(orig(s_axi_wvalid) == "0")  ==>  (MAX_OUTS_TRANS > orig(s_axi_awvalid))
(orig(s_axi_wvalid) == "0")  ==>  (MAX_OUTS_TRANS > orig(s_axi_bvalid))
(orig(s_axi_wvalid) == "0")  ==>  (MAX_OUTS_TRANS > orig(s_axi_wvalid))
(orig(s_axi_wvalid) == "0")  ==>  (MAX_OUTS_TRANS > s_axi_awvalid)
(orig(s_axi_wvalid) == "0")  ==>  (MAX_OUTS_TRANS > s_axi_bvalid)
(orig(s_axi_wvalid) == "0")  ==>  (MAX_OUTS_TRANS > s_axi_wvalid)
(orig(s_axi_wvalid) == "0")  ==>  (aresetn <= orig(delay))
(orig(s_axi_wvalid) == "0")  ==>  (aresetn == "1")
(orig(s_axi_wvalid) == "0")  ==>  (aresetn > HW_reset)
(orig(s_axi_wvalid) == "0")  ==>  (aresetn > done)
(orig(s_axi_wvalid) == "0")  ==>  (aresetn > intr_line_r)
(orig(s_axi_wvalid) == "0")  ==>  (aresetn > m_axi_bid)
(orig(s_axi_wvalid) == "0")  ==>  (aresetn > orig(HW_reset))
(orig(s_axi_wvalid) == "0")  ==>  (aresetn > orig(intr_line_r))
(orig(s_axi_wvalid) == "0")  ==>  (aresetn > orig(m_axi_bid))
(orig(s_axi_wvalid) == "0")  ==>  (aresetn > orig(s_axi_awready))
(orig(s_axi_wvalid) == "0")  ==>  (aresetn > s_axi_awready)
(orig(s_axi_wvalid) == "0")  ==>  (aresetn >= orig(s_axi_bvalid))
(orig(s_axi_wvalid) == "0")  ==>  (aresetn >= s_axi_bvalid)
(orig(s_axi_wvalid) == "0")  ==>  (aresetn >= s_axi_wvalid)
(orig(s_axi_wvalid) == "0")  ==>  (delay > orig(HW_reset))
(orig(s_axi_wvalid) == "0")  ==>  (delay > orig(intr_line_r))
(orig(s_axi_wvalid) == "0")  ==>  (delay > orig(m_axi_bid))
(orig(s_axi_wvalid) == "0")  ==>  (delay > orig(s_axi_awready))
(orig(s_axi_wvalid) == "0")  ==>  (delay > orig(s_axi_wvalid))
(orig(s_axi_wvalid) == "0")  ==>  (delay >= orig(s_axi_awvalid))
(orig(s_axi_wvalid) == "0")  ==>  (delay >= orig(s_axi_bvalid))
(orig(s_axi_wvalid) == "0")  ==>  (delay one of { "1", "2" })
(orig(s_axi_wvalid) == "0")  ==>  (done < orig(aresetn))
(orig(s_axi_wvalid) == "0")  ==>  (done < orig(delay))
(orig(s_axi_wvalid) == "0")  ==>  (done == HW_reset)
(orig(s_axi_wvalid) == "0")  ==>  (done == intr_line_r)
(orig(s_axi_wvalid) == "0")  ==>  (done == m_axi_bid)
(orig(s_axi_wvalid) == "0")  ==>  (done == orig(HW_reset))
(orig(s_axi_wvalid) == "0")  ==>  (done == orig(intr_line_r))
(orig(s_axi_wvalid) == "0")  ==>  (done == orig(m_axi_bid))
(orig(s_axi_wvalid) == "0")  ==>  (done == orig(s_axi_awready))
(orig(s_axi_wvalid) == "0")  ==>  (done == s_axi_awready)
(orig(s_axi_wvalid) == "0")  ==>  (intr_line_r < HW_r_base_addr)
(orig(s_axi_wvalid) == "0")  ==>  (intr_line_r < HW_w_base_addr)
(orig(s_axi_wvalid) == "0")  ==>  (intr_line_r < delay)
(orig(s_axi_wvalid) == "0")  ==>  (intr_line_r < orig(aresetn))
(orig(s_axi_wvalid) == "0")  ==>  (intr_line_r < orig(delay))
(orig(s_axi_wvalid) == "0")  ==>  (intr_line_r < orig(s_axi_awvalid))
(orig(s_axi_wvalid) == "0")  ==>  (intr_line_r < orig(s_axi_wdata))
(orig(s_axi_wvalid) == "0")  ==>  (intr_line_r < orig(s_axi_wstrb))
(orig(s_axi_wvalid) == "0")  ==>  (intr_line_r < s_axi_araddr)
(orig(s_axi_wvalid) == "0")  ==>  (intr_line_r < s_axi_awvalid)
(orig(s_axi_wvalid) == "0")  ==>  (intr_line_r < s_axi_wdata)
(orig(s_axi_wvalid) == "0")  ==>  (intr_line_r < s_axi_wstrb)
(orig(s_axi_wvalid) == "0")  ==>  (intr_line_r == "0")
(orig(s_axi_wvalid) == "0")  ==>  (m_axi_bid < HW_r_base_addr)
(orig(s_axi_wvalid) == "0")  ==>  (m_axi_bid < HW_w_base_addr)
(orig(s_axi_wvalid) == "0")  ==>  (m_axi_bid < delay)
(orig(s_axi_wvalid) == "0")  ==>  (m_axi_bid < orig(aresetn))
(orig(s_axi_wvalid) == "0")  ==>  (m_axi_bid < orig(delay))
(orig(s_axi_wvalid) == "0")  ==>  (m_axi_bid < orig(s_axi_awvalid))
(orig(s_axi_wvalid) == "0")  ==>  (m_axi_bid < orig(s_axi_wdata))
(orig(s_axi_wvalid) == "0")  ==>  (m_axi_bid < orig(s_axi_wstrb))
(orig(s_axi_wvalid) == "0")  ==>  (m_axi_bid <= orig(s_axi_bvalid))
(orig(s_axi_wvalid) == "0")  ==>  (m_axi_bid == "0")
(orig(s_axi_wvalid) == "0")  ==>  (orig(HW_reset) < orig(delay))
(orig(s_axi_wvalid) == "0")  ==>  (orig(HW_reset) == "0")
(orig(s_axi_wvalid) == "0")  ==>  (orig(aresetn) <= orig(delay))
(orig(s_axi_wvalid) == "0")  ==>  (orig(aresetn) == "1")
(orig(s_axi_wvalid) == "0")  ==>  (orig(aresetn) > orig(HW_reset))
(orig(s_axi_wvalid) == "0")  ==>  (orig(aresetn) > orig(intr_line_r))
(orig(s_axi_wvalid) == "0")  ==>  (orig(aresetn) > orig(m_axi_bid))
(orig(s_axi_wvalid) == "0")  ==>  (orig(aresetn) > orig(s_axi_awready))
(orig(s_axi_wvalid) == "0")  ==>  (orig(aresetn) >= orig(s_axi_bvalid))
(orig(s_axi_wvalid) == "0")  ==>  (orig(delay) one of { "1", "2" })
(orig(s_axi_wvalid) == "0")  ==>  (orig(intr_line_r) < orig(delay))
(orig(s_axi_wvalid) == "0")  ==>  (orig(intr_line_r) < orig(s_axi_awvalid))
(orig(s_axi_wvalid) == "0")  ==>  (orig(intr_line_r) < orig(s_axi_wdata))
(orig(s_axi_wvalid) == "0")  ==>  (orig(intr_line_r) < orig(s_axi_wstrb))
(orig(s_axi_wvalid) == "0")  ==>  (orig(intr_line_r) == "0")
(orig(s_axi_wvalid) == "0")  ==>  (orig(m_axi_bid) < orig(delay))
(orig(s_axi_wvalid) == "0")  ==>  (orig(m_axi_bid) == "0")
(orig(s_axi_wvalid) == "0")  ==>  (orig(s_axi_awaddr) != orig(s_axi_awvalid))
(orig(s_axi_wvalid) == "0")  ==>  (orig(s_axi_awaddr) != orig(s_axi_wdata))
(orig(s_axi_wvalid) == "0")  ==>  (orig(s_axi_awaddr) < orig(s_axi_wstrb))
(orig(s_axi_wvalid) == "0")  ==>  (orig(s_axi_awaddr) >= orig(s_axi_awready))
(orig(s_axi_wvalid) == "0")  ==>  (orig(s_axi_awaddr) >= orig(s_axi_wvalid))
(orig(s_axi_wvalid) == "0")  ==>  (orig(s_axi_awready) < orig(delay))
(orig(s_axi_wvalid) == "0")  ==>  (orig(s_axi_awready) <= orig(s_axi_bvalid))
(orig(s_axi_wvalid) == "0")  ==>  (orig(s_axi_awready) == "0")
(orig(s_axi_wvalid) == "0")  ==>  (orig(s_axi_awvalid) < orig(s_axi_wdata))
(orig(s_axi_wvalid) == "0")  ==>  (orig(s_axi_awvalid) < orig(s_axi_wstrb))
(orig(s_axi_wvalid) == "0")  ==>  (orig(s_axi_awvalid) <= orig(delay))
(orig(s_axi_wvalid) == "0")  ==>  (orig(s_axi_awvalid) == "1")
(orig(s_axi_wvalid) == "0")  ==>  (orig(s_axi_awvalid) > orig(HW_reset))
(orig(s_axi_wvalid) == "0")  ==>  (orig(s_axi_awvalid) > orig(m_axi_bid))
(orig(s_axi_wvalid) == "0")  ==>  (orig(s_axi_awvalid) > orig(s_axi_awready))
(orig(s_axi_wvalid) == "0")  ==>  (orig(s_axi_bvalid) <= orig(delay))
(orig(s_axi_wvalid) == "0")  ==>  (orig(s_axi_bvalid) >= orig(HW_reset))
(orig(s_axi_wvalid) == "0")  ==>  (orig(s_axi_bvalid) >= orig(m_axi_bid))
(orig(s_axi_wvalid) == "0")  ==>  (orig(s_axi_bvalid) one of { "0", "1" })
(orig(s_axi_wvalid) == "0")  ==>  (orig(s_axi_wdata) != orig(s_axi_wstrb))
(orig(s_axi_wvalid) == "0")  ==>  (orig(s_axi_wdata) > orig(HW_reset))
(orig(s_axi_wvalid) == "0")  ==>  (orig(s_axi_wdata) > orig(m_axi_bid))
(orig(s_axi_wvalid) == "0")  ==>  (orig(s_axi_wdata) > orig(s_axi_bvalid))
(orig(s_axi_wvalid) == "0")  ==>  (orig(s_axi_wdata) > orig(s_axi_wvalid))
(orig(s_axi_wvalid) == "0")  ==>  (orig(s_axi_wstrb) == "1111")
(orig(s_axi_wvalid) == "0")  ==>  (orig(s_axi_wstrb) > orig(HW_reset))
(orig(s_axi_wvalid) == "0")  ==>  (orig(s_axi_wstrb) > orig(m_axi_bid))
(orig(s_axi_wvalid) == "0")  ==>  (orig(s_axi_wstrb) > orig(s_axi_bvalid))
(orig(s_axi_wvalid) == "0")  ==>  (orig(s_axi_wstrb) > orig(s_axi_wvalid))
(orig(s_axi_wvalid) == "0")  ==>  (orig(s_axi_wvalid) < orig(delay))
(orig(s_axi_wvalid) == "0")  ==>  (orig(s_axi_wvalid) <= orig(s_axi_bvalid))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_araddr > HW_reset)
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_araddr > m_axi_bid)
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_araddr > orig(HW_reset))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_araddr > orig(intr_line_r))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_araddr > orig(m_axi_bid))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_araddr > orig(s_axi_awaddr))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_araddr > orig(s_axi_awvalid))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_araddr > orig(s_axi_bvalid))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_araddr > orig(s_axi_wdata))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_araddr > orig(s_axi_wstrb))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_araddr > orig(s_axi_wvalid))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_awaddr != orig(s_axi_awvalid))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_awaddr != orig(s_axi_wdata))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_awaddr != s_axi_awvalid)
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_awaddr != s_axi_wdata)
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_awaddr < orig(s_axi_wstrb))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_awaddr < s_axi_araddr)
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_awaddr < s_axi_wstrb)
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_awaddr == orig(s_axi_awaddr))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_awaddr >= orig(m_axi_bid))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_awaddr >= orig(s_axi_awready))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_awaddr >= orig(s_axi_wvalid))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_awaddr >= s_axi_awready)
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_awready < delay)
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_awready < orig(aresetn))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_awready < orig(delay))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_awready < orig(s_axi_awvalid))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_awready <= orig(s_axi_awaddr))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_awready <= orig(s_axi_bvalid))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_awready <= s_axi_bvalid)
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_awready == "0")
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_awvalid != orig(s_axi_awaddr))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_awvalid < HW_r_base_addr)
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_awvalid < HW_w_base_addr)
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_awvalid < orig(s_axi_wdata))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_awvalid < orig(s_axi_wstrb))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_awvalid < s_axi_araddr)
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_awvalid < s_axi_wdata)
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_awvalid < s_axi_wstrb)
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_awvalid <= delay)
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_awvalid <= orig(delay))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_awvalid == "1")
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_awvalid > HW_reset)
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_awvalid > m_axi_bid)
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_awvalid > orig(HW_reset))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_awvalid > orig(intr_line_r))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_awvalid > orig(m_axi_bid))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_awvalid > orig(s_axi_awready))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_awvalid > s_axi_awready)
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_awvalid >= s_axi_wvalid)
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_bvalid < HW_r_base_addr)
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_bvalid < HW_w_base_addr)
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_bvalid < orig(delay))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_bvalid < orig(s_axi_wdata))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_bvalid < orig(s_axi_wstrb))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_bvalid < s_axi_araddr)
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_bvalid <= delay)
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_bvalid <= orig(aresetn))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_bvalid <= orig(s_axi_bvalid))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_bvalid >= HW_reset)
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_bvalid >= m_axi_bid)
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_bvalid >= orig(HW_reset))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_bvalid >= orig(intr_line_r))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_bvalid >= orig(m_axi_bid))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_bvalid >= orig(s_axi_awready))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_bvalid >= orig(s_axi_wvalid))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_bvalid one of { "0", "1" })
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_wdata != orig(s_axi_awaddr))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_wdata != orig(s_axi_wstrb))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_wdata != s_axi_wstrb)
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_wdata < s_axi_araddr)
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_wdata > HW_reset)
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_wdata > m_axi_bid)
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_wdata > orig(HW_reset))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_wdata > orig(intr_line_r))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_wdata > orig(m_axi_bid))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_wdata > orig(s_axi_awvalid))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_wdata > orig(s_axi_bvalid))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_wdata > orig(s_axi_wvalid))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_wdata > s_axi_bvalid)
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_wdata > s_axi_wvalid)
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_wdata >= orig(s_axi_wdata))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_wstrb != orig(s_axi_wdata))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_wstrb < s_axi_araddr)
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_wstrb == "1111")
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_wstrb == orig(s_axi_wstrb))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_wstrb > HW_reset)
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_wstrb > m_axi_bid)
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_wstrb > orig(HW_reset))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_wstrb > orig(intr_line_r))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_wstrb > orig(m_axi_bid))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_wstrb > orig(s_axi_awaddr))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_wstrb > orig(s_axi_awvalid))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_wstrb > orig(s_axi_bvalid))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_wstrb > orig(s_axi_wvalid))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_wstrb > s_axi_bvalid)
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_wstrb > s_axi_wvalid)
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_wvalid < HW_r_base_addr)
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_wvalid < HW_w_base_addr)
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_wvalid < delay)
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_wvalid < orig(s_axi_wdata))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_wvalid < orig(s_axi_wstrb))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_wvalid < s_axi_araddr)
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_wvalid <= orig(aresetn))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_wvalid <= orig(delay))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_wvalid <= orig(s_axi_awvalid))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_wvalid >= orig(s_axi_awready))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_wvalid >= orig(s_axi_wvalid))
(orig(s_axi_wvalid) == "0")  ==>  (s_axi_wvalid one of { "0", "1" })
(orig(s_axi_wvalid) == "1")  <==>  (C_M_AXI_ID_WIDTH == orig(s_axi_wvalid))
(orig(s_axi_wvalid) == "1")  ==>  (C_M_AXI_ID_WIDTH <= orig(delay))
(orig(s_axi_wvalid) == "1")  ==>  (C_M_AXI_ID_WIDTH == aresetn)
(orig(s_axi_wvalid) == "1")  ==>  (C_M_AXI_ID_WIDTH == orig(aresetn))
(orig(s_axi_wvalid) == "1")  ==>  (C_M_AXI_ID_WIDTH == orig(s_axi_awvalid))
(orig(s_axi_wvalid) == "1")  ==>  (C_M_AXI_ID_WIDTH == s_axi_awvalid)
(orig(s_axi_wvalid) == "1")  ==>  (C_M_AXI_ID_WIDTH > HW_reset)
(orig(s_axi_wvalid) == "1")  ==>  (C_M_AXI_ID_WIDTH > intr_line_r)
(orig(s_axi_wvalid) == "1")  ==>  (C_M_AXI_ID_WIDTH > m_axi_bid)
(orig(s_axi_wvalid) == "1")  ==>  (C_M_AXI_ID_WIDTH > orig(HW_reset))
(orig(s_axi_wvalid) == "1")  ==>  (C_M_AXI_ID_WIDTH > orig(intr_line_r))
(orig(s_axi_wvalid) == "1")  ==>  (C_M_AXI_ID_WIDTH > orig(m_axi_bid))
(orig(s_axi_wvalid) == "1")  ==>  (C_M_AXI_ID_WIDTH > orig(s_axi_bvalid))
(orig(s_axi_wvalid) == "1")  ==>  (C_M_AXI_ID_WIDTH >= s_axi_bvalid)
(orig(s_axi_wvalid) == "1")  ==>  (C_M_AXI_ID_WIDTH >= s_axi_wvalid)
(orig(s_axi_wvalid) == "1")  ==>  (C_M_TARGET_SLAVE_BASE_ADDR > HW_reset)
(orig(s_axi_wvalid) == "1")  ==>  (C_M_TARGET_SLAVE_BASE_ADDR > intr_line_r)
(orig(s_axi_wvalid) == "1")  ==>  (C_M_TARGET_SLAVE_BASE_ADDR > m_axi_bid)
(orig(s_axi_wvalid) == "1")  ==>  (C_M_TARGET_SLAVE_BASE_ADDR > orig(HW_reset))
(orig(s_axi_wvalid) == "1")  ==>  (C_M_TARGET_SLAVE_BASE_ADDR > orig(intr_line_r))
(orig(s_axi_wvalid) == "1")  ==>  (C_M_TARGET_SLAVE_BASE_ADDR > orig(m_axi_bid))
(orig(s_axi_wvalid) == "1")  ==>  (C_M_TARGET_SLAVE_BASE_ADDR > orig(s_axi_awvalid))
(orig(s_axi_wvalid) == "1")  ==>  (C_M_TARGET_SLAVE_BASE_ADDR > orig(s_axi_bvalid))
(orig(s_axi_wvalid) == "1")  ==>  (C_M_TARGET_SLAVE_BASE_ADDR > orig(s_axi_wvalid))
(orig(s_axi_wvalid) == "1")  ==>  (C_M_TARGET_SLAVE_BASE_ADDR > s_axi_awvalid)
(orig(s_axi_wvalid) == "1")  ==>  (C_M_TARGET_SLAVE_BASE_ADDR > s_axi_bvalid)
(orig(s_axi_wvalid) == "1")  ==>  (C_M_TARGET_SLAVE_BASE_ADDR > s_axi_wvalid)
(orig(s_axi_wvalid) == "1")  ==>  (C_S_AXI_ADDR_WIDTH > HW_reset)
(orig(s_axi_wvalid) == "1")  ==>  (C_S_AXI_ADDR_WIDTH > intr_line_r)
(orig(s_axi_wvalid) == "1")  ==>  (C_S_AXI_ADDR_WIDTH > m_axi_bid)
(orig(s_axi_wvalid) == "1")  ==>  (C_S_AXI_ADDR_WIDTH > orig(HW_reset))
(orig(s_axi_wvalid) == "1")  ==>  (C_S_AXI_ADDR_WIDTH > orig(intr_line_r))
(orig(s_axi_wvalid) == "1")  ==>  (C_S_AXI_ADDR_WIDTH > orig(m_axi_bid))
(orig(s_axi_wvalid) == "1")  ==>  (C_S_AXI_ADDR_WIDTH > orig(s_axi_awvalid))
(orig(s_axi_wvalid) == "1")  ==>  (C_S_AXI_ADDR_WIDTH > orig(s_axi_bvalid))
(orig(s_axi_wvalid) == "1")  ==>  (C_S_AXI_ADDR_WIDTH > orig(s_axi_wvalid))
(orig(s_axi_wvalid) == "1")  ==>  (C_S_AXI_ADDR_WIDTH > s_axi_awvalid)
(orig(s_axi_wvalid) == "1")  ==>  (C_S_AXI_ADDR_WIDTH > s_axi_bvalid)
(orig(s_axi_wvalid) == "1")  ==>  (C_S_AXI_ADDR_WIDTH > s_axi_wvalid)
(orig(s_axi_wvalid) == "1")  ==>  (C_S_AXI_DATA_WIDTH > HW_reset)
(orig(s_axi_wvalid) == "1")  ==>  (C_S_AXI_DATA_WIDTH > intr_line_r)
(orig(s_axi_wvalid) == "1")  ==>  (C_S_AXI_DATA_WIDTH > m_axi_bid)
(orig(s_axi_wvalid) == "1")  ==>  (C_S_AXI_DATA_WIDTH > orig(HW_reset))
(orig(s_axi_wvalid) == "1")  ==>  (C_S_AXI_DATA_WIDTH > orig(intr_line_r))
(orig(s_axi_wvalid) == "1")  ==>  (C_S_AXI_DATA_WIDTH > orig(m_axi_bid))
(orig(s_axi_wvalid) == "1")  ==>  (C_S_AXI_DATA_WIDTH > orig(s_axi_awvalid))
(orig(s_axi_wvalid) == "1")  ==>  (C_S_AXI_DATA_WIDTH > orig(s_axi_bvalid))
(orig(s_axi_wvalid) == "1")  ==>  (C_S_AXI_DATA_WIDTH > orig(s_axi_wvalid))
(orig(s_axi_wvalid) == "1")  ==>  (C_S_AXI_DATA_WIDTH > s_axi_awvalid)
(orig(s_axi_wvalid) == "1")  ==>  (C_S_AXI_DATA_WIDTH > s_axi_bvalid)
(orig(s_axi_wvalid) == "1")  ==>  (C_S_AXI_DATA_WIDTH > s_axi_wvalid)
(orig(s_axi_wvalid) == "1")  ==>  (HW_r_base_addr > orig(HW_reset))
(orig(s_axi_wvalid) == "1")  ==>  (HW_r_base_addr > orig(intr_line_r))
(orig(s_axi_wvalid) == "1")  ==>  (HW_r_base_addr > orig(m_axi_bid))
(orig(s_axi_wvalid) == "1")  ==>  (HW_r_base_addr > orig(s_axi_awvalid))
(orig(s_axi_wvalid) == "1")  ==>  (HW_r_base_addr > orig(s_axi_bvalid))
(orig(s_axi_wvalid) == "1")  ==>  (HW_r_base_addr > orig(s_axi_wvalid))
(orig(s_axi_wvalid) == "1")  ==>  (HW_reset < HW_r_base_addr)
(orig(s_axi_wvalid) == "1")  ==>  (HW_reset < HW_w_base_addr)
(orig(s_axi_wvalid) == "1")  ==>  (HW_reset < delay)
(orig(s_axi_wvalid) == "1")  ==>  (HW_reset < orig(aresetn))
(orig(s_axi_wvalid) == "1")  ==>  (HW_reset < orig(delay))
(orig(s_axi_wvalid) == "1")  ==>  (HW_reset < orig(s_axi_awvalid))
(orig(s_axi_wvalid) == "1")  ==>  (HW_reset < orig(s_axi_wdata))
(orig(s_axi_wvalid) == "1")  ==>  (HW_reset < orig(s_axi_wstrb))
(orig(s_axi_wvalid) == "1")  ==>  (HW_reset < orig(s_axi_wvalid))
(orig(s_axi_wvalid) == "1")  ==>  (HW_reset <= orig(s_axi_awready))
(orig(s_axi_wvalid) == "1")  ==>  (HW_reset == "0")
(orig(s_axi_wvalid) == "1")  ==>  (HW_w_base_addr > orig(HW_reset))
(orig(s_axi_wvalid) == "1")  ==>  (HW_w_base_addr > orig(intr_line_r))
(orig(s_axi_wvalid) == "1")  ==>  (HW_w_base_addr > orig(m_axi_bid))
(orig(s_axi_wvalid) == "1")  ==>  (HW_w_base_addr > orig(s_axi_awvalid))
(orig(s_axi_wvalid) == "1")  ==>  (HW_w_base_addr > orig(s_axi_bvalid))
(orig(s_axi_wvalid) == "1")  ==>  (HW_w_base_addr > orig(s_axi_wvalid))
(orig(s_axi_wvalid) == "1")  ==>  (LOG_MAX_OUTS_TRAN > HW_reset)
(orig(s_axi_wvalid) == "1")  ==>  (LOG_MAX_OUTS_TRAN > intr_line_r)
(orig(s_axi_wvalid) == "1")  ==>  (LOG_MAX_OUTS_TRAN > m_axi_bid)
(orig(s_axi_wvalid) == "1")  ==>  (LOG_MAX_OUTS_TRAN > orig(HW_reset))
(orig(s_axi_wvalid) == "1")  ==>  (LOG_MAX_OUTS_TRAN > orig(intr_line_r))
(orig(s_axi_wvalid) == "1")  ==>  (LOG_MAX_OUTS_TRAN > orig(m_axi_bid))
(orig(s_axi_wvalid) == "1")  ==>  (LOG_MAX_OUTS_TRAN > orig(s_axi_awvalid))
(orig(s_axi_wvalid) == "1")  ==>  (LOG_MAX_OUTS_TRAN > orig(s_axi_bvalid))
(orig(s_axi_wvalid) == "1")  ==>  (LOG_MAX_OUTS_TRAN > orig(s_axi_wvalid))
(orig(s_axi_wvalid) == "1")  ==>  (LOG_MAX_OUTS_TRAN > s_axi_awvalid)
(orig(s_axi_wvalid) == "1")  ==>  (LOG_MAX_OUTS_TRAN > s_axi_bvalid)
(orig(s_axi_wvalid) == "1")  ==>  (LOG_MAX_OUTS_TRAN > s_axi_wvalid)
(orig(s_axi_wvalid) == "1")  ==>  (MAX_OUTS_TRANS > HW_reset)
(orig(s_axi_wvalid) == "1")  ==>  (MAX_OUTS_TRANS > intr_line_r)
(orig(s_axi_wvalid) == "1")  ==>  (MAX_OUTS_TRANS > m_axi_bid)
(orig(s_axi_wvalid) == "1")  ==>  (MAX_OUTS_TRANS > orig(HW_reset))
(orig(s_axi_wvalid) == "1")  ==>  (MAX_OUTS_TRANS > orig(intr_line_r))
(orig(s_axi_wvalid) == "1")  ==>  (MAX_OUTS_TRANS > orig(m_axi_bid))
(orig(s_axi_wvalid) == "1")  ==>  (MAX_OUTS_TRANS > orig(s_axi_awvalid))
(orig(s_axi_wvalid) == "1")  ==>  (MAX_OUTS_TRANS > orig(s_axi_bvalid))
(orig(s_axi_wvalid) == "1")  ==>  (MAX_OUTS_TRANS > orig(s_axi_wvalid))
(orig(s_axi_wvalid) == "1")  ==>  (MAX_OUTS_TRANS > s_axi_awvalid)
(orig(s_axi_wvalid) == "1")  ==>  (MAX_OUTS_TRANS > s_axi_bvalid)
(orig(s_axi_wvalid) == "1")  ==>  (MAX_OUTS_TRANS > s_axi_wvalid)
(orig(s_axi_wvalid) == "1")  ==>  (aresetn <= orig(delay))
(orig(s_axi_wvalid) == "1")  ==>  (aresetn == "1")
(orig(s_axi_wvalid) == "1")  ==>  (aresetn > HW_reset)
(orig(s_axi_wvalid) == "1")  ==>  (aresetn > done)
(orig(s_axi_wvalid) == "1")  ==>  (aresetn > intr_line_r)
(orig(s_axi_wvalid) == "1")  ==>  (aresetn > m_axi_bid)
(orig(s_axi_wvalid) == "1")  ==>  (aresetn > orig(HW_reset))
(orig(s_axi_wvalid) == "1")  ==>  (aresetn > orig(intr_line_r))
(orig(s_axi_wvalid) == "1")  ==>  (aresetn > orig(m_axi_bid))
(orig(s_axi_wvalid) == "1")  ==>  (aresetn > orig(s_axi_bvalid))
(orig(s_axi_wvalid) == "1")  ==>  (aresetn >= s_axi_bvalid)
(orig(s_axi_wvalid) == "1")  ==>  (aresetn >= s_axi_wvalid)
(orig(s_axi_wvalid) == "1")  ==>  (delay > orig(HW_reset))
(orig(s_axi_wvalid) == "1")  ==>  (delay > orig(intr_line_r))
(orig(s_axi_wvalid) == "1")  ==>  (delay > orig(m_axi_bid))
(orig(s_axi_wvalid) == "1")  ==>  (delay > orig(s_axi_bvalid))
(orig(s_axi_wvalid) == "1")  ==>  (delay >= orig(s_axi_awvalid))
(orig(s_axi_wvalid) == "1")  ==>  (delay >= orig(s_axi_wvalid))
(orig(s_axi_wvalid) == "1")  ==>  (delay one of { "1", "2" })
(orig(s_axi_wvalid) == "1")  ==>  (done < orig(aresetn))
(orig(s_axi_wvalid) == "1")  ==>  (done < orig(delay))
(orig(s_axi_wvalid) == "1")  ==>  (done < orig(s_axi_wvalid))
(orig(s_axi_wvalid) == "1")  ==>  (done == HW_reset)
(orig(s_axi_wvalid) == "1")  ==>  (done == intr_line_r)
(orig(s_axi_wvalid) == "1")  ==>  (done == m_axi_bid)
(orig(s_axi_wvalid) == "1")  ==>  (done == orig(HW_reset))
(orig(s_axi_wvalid) == "1")  ==>  (done == orig(intr_line_r))
(orig(s_axi_wvalid) == "1")  ==>  (done == orig(m_axi_bid))
(orig(s_axi_wvalid) == "1")  ==>  (done == orig(s_axi_bvalid))
(orig(s_axi_wvalid) == "1")  ==>  (intr_line_r < HW_r_base_addr)
(orig(s_axi_wvalid) == "1")  ==>  (intr_line_r < HW_w_base_addr)
(orig(s_axi_wvalid) == "1")  ==>  (intr_line_r < delay)
(orig(s_axi_wvalid) == "1")  ==>  (intr_line_r < orig(aresetn))
(orig(s_axi_wvalid) == "1")  ==>  (intr_line_r < orig(delay))
(orig(s_axi_wvalid) == "1")  ==>  (intr_line_r < orig(s_axi_awvalid))
(orig(s_axi_wvalid) == "1")  ==>  (intr_line_r < orig(s_axi_wdata))
(orig(s_axi_wvalid) == "1")  ==>  (intr_line_r < orig(s_axi_wstrb))
(orig(s_axi_wvalid) == "1")  ==>  (intr_line_r < orig(s_axi_wvalid))
(orig(s_axi_wvalid) == "1")  ==>  (intr_line_r < s_axi_araddr)
(orig(s_axi_wvalid) == "1")  ==>  (intr_line_r < s_axi_awvalid)
(orig(s_axi_wvalid) == "1")  ==>  (intr_line_r < s_axi_wdata)
(orig(s_axi_wvalid) == "1")  ==>  (intr_line_r < s_axi_wstrb)
(orig(s_axi_wvalid) == "1")  ==>  (intr_line_r <= orig(s_axi_awready))
(orig(s_axi_wvalid) == "1")  ==>  (intr_line_r <= s_axi_awready)
(orig(s_axi_wvalid) == "1")  ==>  (intr_line_r == "0")
(orig(s_axi_wvalid) == "1")  ==>  (m_axi_bid < HW_r_base_addr)
(orig(s_axi_wvalid) == "1")  ==>  (m_axi_bid < HW_w_base_addr)
(orig(s_axi_wvalid) == "1")  ==>  (m_axi_bid < delay)
(orig(s_axi_wvalid) == "1")  ==>  (m_axi_bid < orig(aresetn))
(orig(s_axi_wvalid) == "1")  ==>  (m_axi_bid < orig(delay))
(orig(s_axi_wvalid) == "1")  ==>  (m_axi_bid < orig(s_axi_awvalid))
(orig(s_axi_wvalid) == "1")  ==>  (m_axi_bid < orig(s_axi_wdata))
(orig(s_axi_wvalid) == "1")  ==>  (m_axi_bid < orig(s_axi_wstrb))
(orig(s_axi_wvalid) == "1")  ==>  (m_axi_bid < orig(s_axi_wvalid))
(orig(s_axi_wvalid) == "1")  ==>  (m_axi_bid <= orig(s_axi_awready))
(orig(s_axi_wvalid) == "1")  ==>  (m_axi_bid == "0")
(orig(s_axi_wvalid) == "1")  ==>  (orig(HW_reset) < orig(delay))
(orig(s_axi_wvalid) == "1")  ==>  (orig(HW_reset) == "0")
(orig(s_axi_wvalid) == "1")  ==>  (orig(aresetn) <= orig(delay))
(orig(s_axi_wvalid) == "1")  ==>  (orig(aresetn) == "1")
(orig(s_axi_wvalid) == "1")  ==>  (orig(aresetn) > orig(HW_reset))
(orig(s_axi_wvalid) == "1")  ==>  (orig(aresetn) > orig(intr_line_r))
(orig(s_axi_wvalid) == "1")  ==>  (orig(aresetn) > orig(m_axi_bid))
(orig(s_axi_wvalid) == "1")  ==>  (orig(aresetn) > orig(s_axi_bvalid))
(orig(s_axi_wvalid) == "1")  ==>  (orig(delay) one of { "1", "2", "4" })
(orig(s_axi_wvalid) == "1")  ==>  (orig(intr_line_r) < orig(delay))
(orig(s_axi_wvalid) == "1")  ==>  (orig(intr_line_r) < orig(s_axi_awvalid))
(orig(s_axi_wvalid) == "1")  ==>  (orig(intr_line_r) < orig(s_axi_wdata))
(orig(s_axi_wvalid) == "1")  ==>  (orig(intr_line_r) < orig(s_axi_wstrb))
(orig(s_axi_wvalid) == "1")  ==>  (orig(intr_line_r) < orig(s_axi_wvalid))
(orig(s_axi_wvalid) == "1")  ==>  (orig(intr_line_r) <= orig(s_axi_awready))
(orig(s_axi_wvalid) == "1")  ==>  (orig(intr_line_r) == "0")
(orig(s_axi_wvalid) == "1")  ==>  (orig(m_axi_bid) < orig(delay))
(orig(s_axi_wvalid) == "1")  ==>  (orig(m_axi_bid) == "0")
(orig(s_axi_wvalid) == "1")  ==>  (orig(s_axi_awaddr) != orig(s_axi_awvalid))
(orig(s_axi_wvalid) == "1")  ==>  (orig(s_axi_awaddr) != orig(s_axi_wdata))
(orig(s_axi_wvalid) == "1")  ==>  (orig(s_axi_awaddr) != orig(s_axi_wvalid))
(orig(s_axi_wvalid) == "1")  ==>  (orig(s_axi_awaddr) < orig(s_axi_wstrb))
(orig(s_axi_wvalid) == "1")  ==>  (orig(s_axi_awaddr) >= orig(s_axi_bvalid))
(orig(s_axi_wvalid) == "1")  ==>  (orig(s_axi_awready) >= orig(HW_reset))
(orig(s_axi_wvalid) == "1")  ==>  (orig(s_axi_awready) >= orig(m_axi_bid))
(orig(s_axi_wvalid) == "1")  ==>  (orig(s_axi_awready) >= orig(s_axi_bvalid))
(orig(s_axi_wvalid) == "1")  ==>  (orig(s_axi_awready) one of { "0", "1" })
(orig(s_axi_wvalid) == "1")  ==>  (orig(s_axi_awvalid) < orig(s_axi_wdata))
(orig(s_axi_wvalid) == "1")  ==>  (orig(s_axi_awvalid) < orig(s_axi_wstrb))
(orig(s_axi_wvalid) == "1")  ==>  (orig(s_axi_awvalid) <= orig(delay))
(orig(s_axi_wvalid) == "1")  ==>  (orig(s_axi_awvalid) == "1")
(orig(s_axi_wvalid) == "1")  ==>  (orig(s_axi_awvalid) > orig(HW_reset))
(orig(s_axi_wvalid) == "1")  ==>  (orig(s_axi_awvalid) > orig(m_axi_bid))
(orig(s_axi_wvalid) == "1")  ==>  (orig(s_axi_awvalid) > orig(s_axi_bvalid))
(orig(s_axi_wvalid) == "1")  ==>  (orig(s_axi_bvalid) < orig(delay))
(orig(s_axi_wvalid) == "1")  ==>  (orig(s_axi_bvalid) == "0")
(orig(s_axi_wvalid) == "1")  ==>  (orig(s_axi_wdata) != orig(s_axi_wstrb))
(orig(s_axi_wvalid) == "1")  ==>  (orig(s_axi_wdata) > orig(HW_reset))
(orig(s_axi_wvalid) == "1")  ==>  (orig(s_axi_wdata) > orig(m_axi_bid))
(orig(s_axi_wvalid) == "1")  ==>  (orig(s_axi_wdata) > orig(s_axi_bvalid))
(orig(s_axi_wvalid) == "1")  ==>  (orig(s_axi_wdata) > orig(s_axi_wvalid))
(orig(s_axi_wvalid) == "1")  ==>  (orig(s_axi_wstrb) == "1111")
(orig(s_axi_wvalid) == "1")  ==>  (orig(s_axi_wstrb) > orig(HW_reset))
(orig(s_axi_wvalid) == "1")  ==>  (orig(s_axi_wstrb) > orig(m_axi_bid))
(orig(s_axi_wvalid) == "1")  ==>  (orig(s_axi_wstrb) > orig(s_axi_bvalid))
(orig(s_axi_wvalid) == "1")  ==>  (orig(s_axi_wstrb) > orig(s_axi_wvalid))
(orig(s_axi_wvalid) == "1")  ==>  (orig(s_axi_wvalid) <= orig(delay))
(orig(s_axi_wvalid) == "1")  ==>  (orig(s_axi_wvalid) > orig(HW_reset))
(orig(s_axi_wvalid) == "1")  ==>  (orig(s_axi_wvalid) > orig(m_axi_bid))
(orig(s_axi_wvalid) == "1")  ==>  (orig(s_axi_wvalid) > orig(s_axi_bvalid))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_araddr > HW_reset)
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_araddr > m_axi_bid)
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_araddr > orig(HW_reset))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_araddr > orig(intr_line_r))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_araddr > orig(m_axi_bid))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_araddr > orig(s_axi_awaddr))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_araddr > orig(s_axi_awvalid))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_araddr > orig(s_axi_bvalid))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_araddr > orig(s_axi_wdata))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_araddr > orig(s_axi_wstrb))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_araddr > orig(s_axi_wvalid))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_awaddr != orig(s_axi_awvalid))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_awaddr != orig(s_axi_wdata))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_awaddr != orig(s_axi_wvalid))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_awaddr != s_axi_awvalid)
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_awaddr != s_axi_wdata)
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_awaddr < orig(s_axi_wstrb))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_awaddr < s_axi_araddr)
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_awaddr < s_axi_wstrb)
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_awaddr >= orig(m_axi_bid))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_awaddr >= orig(s_axi_bvalid))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_awready >= HW_reset)
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_awready >= m_axi_bid)
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_awready >= orig(HW_reset))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_awready >= orig(intr_line_r))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_awready >= orig(m_axi_bid))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_awready >= orig(s_axi_bvalid))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_awready one of { "0", "1" })
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_awvalid != orig(s_axi_awaddr))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_awvalid < HW_r_base_addr)
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_awvalid < HW_w_base_addr)
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_awvalid < orig(s_axi_wdata))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_awvalid < orig(s_axi_wstrb))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_awvalid < s_axi_araddr)
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_awvalid < s_axi_wdata)
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_awvalid < s_axi_wstrb)
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_awvalid <= delay)
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_awvalid <= orig(delay))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_awvalid == "1")
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_awvalid > HW_reset)
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_awvalid > m_axi_bid)
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_awvalid > orig(HW_reset))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_awvalid > orig(intr_line_r))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_awvalid > orig(m_axi_bid))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_awvalid > orig(s_axi_bvalid))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_awvalid >= s_axi_wvalid)
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_bvalid < HW_r_base_addr)
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_bvalid < HW_w_base_addr)
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_bvalid < delay)
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_bvalid < orig(s_axi_wdata))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_bvalid < orig(s_axi_wstrb))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_bvalid < s_axi_araddr)
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_bvalid <= orig(aresetn))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_bvalid <= orig(delay))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_bvalid <= orig(s_axi_awaddr))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_bvalid <= orig(s_axi_awready))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_bvalid <= orig(s_axi_wvalid))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_bvalid >= HW_reset)
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_bvalid >= m_axi_bid)
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_bvalid >= orig(HW_reset))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_bvalid >= orig(intr_line_r))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_bvalid >= orig(m_axi_bid))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_bvalid >= orig(s_axi_bvalid))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_bvalid one of { "0", "1" })
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_wdata != orig(s_axi_awaddr))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_wdata != orig(s_axi_wstrb))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_wdata != s_axi_wstrb)
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_wdata < s_axi_araddr)
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_wdata == orig(s_axi_wdata))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_wdata > HW_reset)
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_wdata > m_axi_bid)
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_wdata > orig(HW_reset))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_wdata > orig(intr_line_r))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_wdata > orig(m_axi_bid))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_wdata > orig(s_axi_awvalid))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_wdata > orig(s_axi_bvalid))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_wdata > orig(s_axi_wvalid))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_wdata > s_axi_bvalid)
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_wdata > s_axi_wvalid)
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_wstrb != orig(s_axi_wdata))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_wstrb < s_axi_araddr)
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_wstrb == "1111")
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_wstrb == orig(s_axi_wstrb))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_wstrb > HW_reset)
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_wstrb > m_axi_bid)
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_wstrb > orig(HW_reset))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_wstrb > orig(intr_line_r))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_wstrb > orig(m_axi_bid))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_wstrb > orig(s_axi_awaddr))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_wstrb > orig(s_axi_awvalid))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_wstrb > orig(s_axi_bvalid))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_wstrb > orig(s_axi_wvalid))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_wstrb > s_axi_bvalid)
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_wstrb > s_axi_wvalid)
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_wvalid != orig(s_axi_awaddr))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_wvalid != s_axi_bvalid)
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_wvalid < HW_r_base_addr)
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_wvalid < HW_w_base_addr)
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_wvalid < orig(s_axi_wdata))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_wvalid < orig(s_axi_wstrb))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_wvalid < s_axi_araddr)
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_wvalid <= delay)
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_wvalid <= orig(aresetn))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_wvalid <= orig(delay))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_wvalid <= orig(s_axi_awvalid))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_wvalid <= orig(s_axi_wvalid))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_wvalid >= orig(s_axi_bvalid))
(orig(s_axi_wvalid) == "1")  ==>  (s_axi_wvalid one of { "0", "1" })
(orig(s_axi_wvalid) one of { "0", "x" })  <==>  (C_M_AXI_ID_WIDTH != orig(s_axi_wvalid))
(orig(s_axi_wvalid) one of { "0", "x" })  <==>  (aresetn != orig(s_axi_wvalid))
(orig(s_axi_wvalid) one of { "0", "x" })  <==>  (orig(aresetn) != orig(s_axi_wvalid))
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (C_M_AXI_ID_WIDTH > orig(s_axi_awready))
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (C_M_AXI_ID_WIDTH > s_axi_awready)
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (HW_reset >= orig(s_axi_awready))
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (HW_reset one of { "0", "1", "x" })
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (aresetn one of { "0", "1" })
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (delay != orig(s_axi_wvalid))
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (delay > orig(s_axi_awready))
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (done == orig(s_axi_awready))
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (done == s_axi_awready)
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (intr_line_r >= orig(s_axi_awready))
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (intr_line_r >= s_axi_awready)
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (intr_line_r one of { "0", "x" })
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (m_axi_bid >= orig(s_axi_awready))
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (m_axi_bid one of { "0", "x" })
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (orig(HW_reset) one of { "0", "1", "x" })
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (orig(aresetn) one of { "0", "1" })
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (orig(intr_line_r) >= orig(s_axi_awready))
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (orig(intr_line_r) one of { "0", "x" })
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (orig(m_axi_bid) one of { "0", "x" })
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (orig(s_axi_awaddr) >= orig(s_axi_awready))
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (orig(s_axi_awready) <= orig(HW_reset))
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (orig(s_axi_awready) <= orig(m_axi_bid))
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (orig(s_axi_awready) <= orig(s_axi_bvalid))
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (orig(s_axi_awready) == "0")
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (orig(s_axi_awvalid) > orig(s_axi_awready))
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (orig(s_axi_awvalid) one of { "1", "x" })
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (orig(s_axi_bvalid) one of { "0", "1", "x" })
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (orig(s_axi_wstrb) one of { "1111", "x" })
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (orig(s_axi_wvalid) != orig(delay))
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (s_axi_awaddr <= orig(s_axi_awaddr))
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (s_axi_awaddr >= orig(s_axi_awready))
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (s_axi_awaddr >= s_axi_awready)
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (s_axi_awready < delay)
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (s_axi_awready < orig(s_axi_awvalid))
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (s_axi_awready <= HW_reset)
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (s_axi_awready <= m_axi_bid)
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (s_axi_awready <= orig(HW_reset))
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (s_axi_awready <= orig(intr_line_r))
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (s_axi_awready <= orig(m_axi_bid))
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (s_axi_awready <= orig(s_axi_awaddr))
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (s_axi_awready <= orig(s_axi_bvalid))
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (s_axi_awready <= s_axi_bvalid)
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (s_axi_awready == "0")
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (s_axi_awvalid > orig(s_axi_awready))
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (s_axi_awvalid > s_axi_awready)
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (s_axi_awvalid one of { "1", "x" })
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (s_axi_bvalid != orig(delay))
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (s_axi_bvalid <= orig(s_axi_bvalid))
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (s_axi_bvalid >= orig(s_axi_awready))
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (s_axi_bvalid one of { "0", "1", "x" })
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (s_axi_wstrb one of { "1111", "x" })
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (s_axi_wvalid != delay)
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (s_axi_wvalid >= orig(s_axi_awready))
(orig(s_axi_wvalid) one of { "0", "x" })  ==>  (s_axi_wvalid one of { "0", "1", "x" })
(orig(s_axi_wvalid) one of { "1", "x" })  <==>  (C_M_AXI_ID_WIDTH <= orig(s_axi_wvalid))
(orig(s_axi_wvalid) one of { "1", "x" })  <==>  (aresetn <= orig(s_axi_wvalid))
(orig(s_axi_wvalid) one of { "1", "x" })  <==>  (done < orig(s_axi_wvalid))
(orig(s_axi_wvalid) one of { "1", "x" })  <==>  (orig(aresetn) <= orig(s_axi_wvalid))
(orig(s_axi_wvalid) one of { "1", "x" })  <==>  (orig(s_axi_awvalid) <= orig(s_axi_wvalid))
(orig(s_axi_wvalid) one of { "1", "x" })  <==>  (s_axi_awvalid <= orig(s_axi_wvalid))
(orig(s_axi_wvalid) one of { "1", "x" })  ==>  (C_M_AXI_ID_WIDTH != orig(s_axi_bvalid))
(orig(s_axi_wvalid) one of { "1", "x" })  ==>  (HW_reset one of { "0", "1", "x" })
(orig(s_axi_wvalid) one of { "1", "x" })  ==>  (aresetn one of { "0", "1" })
(orig(s_axi_wvalid) one of { "1", "x" })  ==>  (delay != orig(s_axi_bvalid))
(orig(s_axi_wvalid) one of { "1", "x" })  ==>  (intr_line_r one of { "0", "x" })
(orig(s_axi_wvalid) one of { "1", "x" })  ==>  (m_axi_bid >= orig(s_axi_bvalid))
(orig(s_axi_wvalid) one of { "1", "x" })  ==>  (m_axi_bid one of { "0", "x" })
(orig(s_axi_wvalid) one of { "1", "x" })  ==>  (orig(HW_reset) one of { "0", "1", "x" })
(orig(s_axi_wvalid) one of { "1", "x" })  ==>  (orig(aresetn) one of { "0", "1" })
(orig(s_axi_wvalid) one of { "1", "x" })  ==>  (orig(intr_line_r) == orig(s_axi_bvalid))
(orig(s_axi_wvalid) one of { "1", "x" })  ==>  (orig(intr_line_r) one of { "0", "x" })
(orig(s_axi_wvalid) one of { "1", "x" })  ==>  (orig(m_axi_bid) one of { "0", "x" })
(orig(s_axi_wvalid) one of { "1", "x" })  ==>  (orig(s_axi_awaddr) >= orig(s_axi_bvalid))
(orig(s_axi_wvalid) one of { "1", "x" })  ==>  (orig(s_axi_awready) one of { "0", "1" })
(orig(s_axi_wvalid) one of { "1", "x" })  ==>  (orig(s_axi_awvalid) one of { "1", "x" })
(orig(s_axi_wvalid) one of { "1", "x" })  ==>  (orig(s_axi_bvalid) != orig(delay))
(orig(s_axi_wvalid) one of { "1", "x" })  ==>  (orig(s_axi_bvalid) <= orig(HW_reset))
(orig(s_axi_wvalid) one of { "1", "x" })  ==>  (orig(s_axi_bvalid) <= orig(m_axi_bid))
(orig(s_axi_wvalid) one of { "1", "x" })  ==>  (orig(s_axi_bvalid) one of { "0", "x" })
(orig(s_axi_wvalid) one of { "1", "x" })  ==>  (orig(s_axi_wstrb) one of { "1111", "x" })
(orig(s_axi_wvalid) one of { "1", "x" })  ==>  (orig(s_axi_wvalid) >= orig(s_axi_bvalid))
(orig(s_axi_wvalid) one of { "1", "x" })  ==>  (s_axi_awaddr >= orig(s_axi_bvalid))
(orig(s_axi_wvalid) one of { "1", "x" })  ==>  (s_axi_awready one of { "0", "1" })
(orig(s_axi_wvalid) one of { "1", "x" })  ==>  (s_axi_awvalid one of { "1", "x" })
(orig(s_axi_wvalid) one of { "1", "x" })  ==>  (s_axi_bvalid != delay)
(orig(s_axi_wvalid) one of { "1", "x" })  ==>  (s_axi_bvalid <= orig(s_axi_awaddr))
(orig(s_axi_wvalid) one of { "1", "x" })  ==>  (s_axi_bvalid <= orig(s_axi_wvalid))
(orig(s_axi_wvalid) one of { "1", "x" })  ==>  (s_axi_bvalid one of { "0", "1", "x" })
(orig(s_axi_wvalid) one of { "1", "x" })  ==>  (s_axi_wdata <= orig(s_axi_wdata))
(orig(s_axi_wvalid) one of { "1", "x" })  ==>  (s_axi_wstrb one of { "1111", "x" })
(orig(s_axi_wvalid) one of { "1", "x" })  ==>  (s_axi_wvalid <= orig(s_axi_wvalid))
(orig(s_axi_wvalid) one of { "1", "x" })  ==>  (s_axi_wvalid >= orig(s_axi_bvalid))
(orig(s_axi_wvalid) one of { "1", "x" })  ==>  (s_axi_wvalid one of { "0", "1", "x" })
(s_axi_awready >= orig(s_axi_awready))  <==>  (s_axi_bvalid != orig(delay))
(s_axi_awready >= orig(s_axi_awready))  <==>  (s_axi_bvalid <= orig(s_axi_bvalid))
(s_axi_awready >= orig(s_axi_awready))  <==>  (s_axi_wvalid >= orig(s_axi_awready))
(s_axi_awready >= orig(s_axi_awready))  ==>  (HW_reset one of { "0", "1", "x" })
(s_axi_awready >= orig(s_axi_awready))  ==>  (aresetn one of { "0", "1" })
(s_axi_awready >= orig(s_axi_awready))  ==>  (intr_line_r one of { "0", "x" })
(s_axi_awready >= orig(s_axi_awready))  ==>  (m_axi_bid one of { "0", "x" })
(s_axi_awready >= orig(s_axi_awready))  ==>  (orig(HW_reset) one of { "0", "1", "x" })
(s_axi_awready >= orig(s_axi_awready))  ==>  (orig(aresetn) one of { "0", "1" })
(s_axi_awready >= orig(s_axi_awready))  ==>  (orig(intr_line_r) one of { "0", "x" })
(s_axi_awready >= orig(s_axi_awready))  ==>  (orig(m_axi_bid) one of { "0", "x" })
(s_axi_awready >= orig(s_axi_awready))  ==>  (orig(s_axi_awready) one of { "0", "1" })
(s_axi_awready >= orig(s_axi_awready))  ==>  (orig(s_axi_awvalid) one of { "1", "x" })
(s_axi_awready >= orig(s_axi_awready))  ==>  (orig(s_axi_bvalid) one of { "0", "1", "x" })
(s_axi_awready >= orig(s_axi_awready))  ==>  (orig(s_axi_wstrb) one of { "1111", "x" })
(s_axi_awready >= orig(s_axi_awready))  ==>  (orig(s_axi_wvalid) one of { "0", "1", "x" })
(s_axi_awready >= orig(s_axi_awready))  ==>  (s_axi_awaddr <= orig(s_axi_awaddr))
(s_axi_awready >= orig(s_axi_awready))  ==>  (s_axi_awready one of { "0", "1" })
(s_axi_awready >= orig(s_axi_awready))  ==>  (s_axi_awvalid one of { "1", "x" })
(s_axi_awready >= orig(s_axi_awready))  ==>  (s_axi_bvalid one of { "0", "1", "x" })
(s_axi_awready >= orig(s_axi_awready))  ==>  (s_axi_wstrb one of { "1111", "x" })
(s_axi_awready >= orig(s_axi_awready))  ==>  (s_axi_wvalid one of { "0", "1", "x" })
(s_axi_wdata <= orig(s_axi_wdata))  <==>  (s_axi_wvalid <= orig(s_axi_wvalid))
(s_axi_wdata <= orig(s_axi_wdata))  ==>  (HW_reset one of { "0", "1", "x" })
(s_axi_wdata <= orig(s_axi_wdata))  ==>  (aresetn one of { "0", "1" })
(s_axi_wdata <= orig(s_axi_wdata))  ==>  (intr_line_r one of { "0", "x" })
(s_axi_wdata <= orig(s_axi_wdata))  ==>  (m_axi_bid one of { "0", "x" })
(s_axi_wdata <= orig(s_axi_wdata))  ==>  (orig(HW_reset) one of { "0", "1", "x" })
(s_axi_wdata <= orig(s_axi_wdata))  ==>  (orig(aresetn) one of { "0", "1" })
(s_axi_wdata <= orig(s_axi_wdata))  ==>  (orig(intr_line_r) one of { "0", "x" })
(s_axi_wdata <= orig(s_axi_wdata))  ==>  (orig(m_axi_bid) one of { "0", "x" })
(s_axi_wdata <= orig(s_axi_wdata))  ==>  (orig(s_axi_awready) one of { "0", "1" })
(s_axi_wdata <= orig(s_axi_wdata))  ==>  (orig(s_axi_awvalid) one of { "1", "x" })
(s_axi_wdata <= orig(s_axi_wdata))  ==>  (orig(s_axi_bvalid) one of { "0", "1", "x" })
(s_axi_wdata <= orig(s_axi_wdata))  ==>  (orig(s_axi_wstrb) one of { "1111", "x" })
(s_axi_wdata <= orig(s_axi_wdata))  ==>  (orig(s_axi_wvalid) one of { "0", "1", "x" })
(s_axi_wdata <= orig(s_axi_wdata))  ==>  (s_axi_awready one of { "0", "1" })
(s_axi_wdata <= orig(s_axi_wdata))  ==>  (s_axi_awvalid one of { "1", "x" })
(s_axi_wdata <= orig(s_axi_wdata))  ==>  (s_axi_bvalid one of { "0", "1", "x" })
(s_axi_wdata <= orig(s_axi_wdata))  ==>  (s_axi_wstrb one of { "1111", "x" })
(s_axi_wdata <= orig(s_axi_wdata))  ==>  (s_axi_wvalid one of { "0", "1", "x" })
C_S_AXI_DATA_WIDTH == "100000"
C_S_AXI_ADDR_WIDTH == "1000"
LOG_MAX_OUTS_TRAN == "100"
MAX_OUTS_TRANS == "10000"
C_M_TARGET_SLAVE_BASE_ADDR == "1000000000000000000000000000000"
C_M_AXI_ID_WIDTH == "1"
aresetn one of { "0", "1" }
done == "0"
intr_line_r one of { "0", "x" }
s_axi_awvalid one of { "1", "x" }
s_axi_awready one of { "0", "1" }
s_axi_wstrb one of { "1111", "x" }
s_axi_wvalid one of { "0", "1", "x" }
s_axi_bvalid one of { "0", "1", "x" }
s_axi_araddr == "x"
m_axi_bid one of { "0", "x" }
HW_reset one of { "0", "1", "x" }
HW_r_base_addr == "110000000000000000000000000000"
HW_w_base_addr == "10100000000000000000000000000000"
C_S_AXI_DATA_WIDTH > C_S_AXI_ADDR_WIDTH
C_S_AXI_DATA_WIDTH > LOG_MAX_OUTS_TRAN
C_S_AXI_DATA_WIDTH > MAX_OUTS_TRANS
C_S_AXI_DATA_WIDTH < C_M_TARGET_SLAVE_BASE_ADDR
C_S_AXI_DATA_WIDTH > C_M_AXI_ID_WIDTH
C_S_AXI_DATA_WIDTH > aresetn
C_S_AXI_DATA_WIDTH > done
C_S_AXI_DATA_WIDTH != intr_line_r
C_S_AXI_DATA_WIDTH != s_axi_awaddr
C_S_AXI_DATA_WIDTH != s_axi_awvalid
C_S_AXI_DATA_WIDTH > s_axi_awready
C_S_AXI_DATA_WIDTH < s_axi_wdata
C_S_AXI_DATA_WIDTH < s_axi_wstrb
C_S_AXI_DATA_WIDTH != s_axi_wvalid
C_S_AXI_DATA_WIDTH != s_axi_bvalid
C_S_AXI_DATA_WIDTH < s_axi_araddr
C_S_AXI_DATA_WIDTH != m_axi_bid
C_S_AXI_DATA_WIDTH != HW_reset
C_S_AXI_DATA_WIDTH < HW_r_base_addr
C_S_AXI_DATA_WIDTH < HW_w_base_addr
C_S_AXI_DATA_WIDTH != delay
C_S_AXI_DATA_WIDTH > orig(aresetn)
C_S_AXI_DATA_WIDTH != orig(intr_line_r)
C_S_AXI_DATA_WIDTH != orig(s_axi_awaddr)
C_S_AXI_DATA_WIDTH != orig(s_axi_awvalid)
C_S_AXI_DATA_WIDTH > orig(s_axi_awready)
C_S_AXI_DATA_WIDTH < orig(s_axi_wdata)
C_S_AXI_DATA_WIDTH < orig(s_axi_wstrb)
C_S_AXI_DATA_WIDTH != orig(s_axi_wvalid)
C_S_AXI_DATA_WIDTH != orig(s_axi_bvalid)
C_S_AXI_DATA_WIDTH != orig(m_axi_bid)
C_S_AXI_DATA_WIDTH != orig(HW_reset)
C_S_AXI_DATA_WIDTH != orig(delay)
C_S_AXI_ADDR_WIDTH > LOG_MAX_OUTS_TRAN
C_S_AXI_ADDR_WIDTH < MAX_OUTS_TRANS
C_S_AXI_ADDR_WIDTH < C_M_TARGET_SLAVE_BASE_ADDR
C_S_AXI_ADDR_WIDTH > C_M_AXI_ID_WIDTH
C_S_AXI_ADDR_WIDTH > aresetn
C_S_AXI_ADDR_WIDTH > done
C_S_AXI_ADDR_WIDTH != intr_line_r
C_S_AXI_ADDR_WIDTH != s_axi_awaddr
C_S_AXI_ADDR_WIDTH != s_axi_awvalid
C_S_AXI_ADDR_WIDTH > s_axi_awready
C_S_AXI_ADDR_WIDTH < s_axi_wdata
C_S_AXI_ADDR_WIDTH < s_axi_wstrb
C_S_AXI_ADDR_WIDTH != s_axi_wvalid
C_S_AXI_ADDR_WIDTH != s_axi_bvalid
C_S_AXI_ADDR_WIDTH < s_axi_araddr
C_S_AXI_ADDR_WIDTH != m_axi_bid
C_S_AXI_ADDR_WIDTH != HW_reset
C_S_AXI_ADDR_WIDTH < HW_r_base_addr
C_S_AXI_ADDR_WIDTH < HW_w_base_addr
C_S_AXI_ADDR_WIDTH != delay
C_S_AXI_ADDR_WIDTH > orig(aresetn)
C_S_AXI_ADDR_WIDTH != orig(intr_line_r)
C_S_AXI_ADDR_WIDTH != orig(s_axi_awaddr)
C_S_AXI_ADDR_WIDTH != orig(s_axi_awvalid)
C_S_AXI_ADDR_WIDTH > orig(s_axi_awready)
C_S_AXI_ADDR_WIDTH < orig(s_axi_wdata)
C_S_AXI_ADDR_WIDTH < orig(s_axi_wstrb)
C_S_AXI_ADDR_WIDTH != orig(s_axi_wvalid)
C_S_AXI_ADDR_WIDTH != orig(s_axi_bvalid)
C_S_AXI_ADDR_WIDTH != orig(m_axi_bid)
C_S_AXI_ADDR_WIDTH != orig(HW_reset)
C_S_AXI_ADDR_WIDTH != orig(delay)
LOG_MAX_OUTS_TRAN < MAX_OUTS_TRANS
LOG_MAX_OUTS_TRAN < C_M_TARGET_SLAVE_BASE_ADDR
LOG_MAX_OUTS_TRAN > C_M_AXI_ID_WIDTH
LOG_MAX_OUTS_TRAN > aresetn
LOG_MAX_OUTS_TRAN > done
LOG_MAX_OUTS_TRAN != intr_line_r
LOG_MAX_OUTS_TRAN != s_axi_awaddr
LOG_MAX_OUTS_TRAN != s_axi_awvalid
LOG_MAX_OUTS_TRAN > s_axi_awready
LOG_MAX_OUTS_TRAN < s_axi_wdata
LOG_MAX_OUTS_TRAN < s_axi_wstrb
LOG_MAX_OUTS_TRAN != s_axi_wvalid
LOG_MAX_OUTS_TRAN != s_axi_bvalid
LOG_MAX_OUTS_TRAN < s_axi_araddr
LOG_MAX_OUTS_TRAN != m_axi_bid
LOG_MAX_OUTS_TRAN != HW_reset
LOG_MAX_OUTS_TRAN < HW_r_base_addr
LOG_MAX_OUTS_TRAN < HW_w_base_addr
LOG_MAX_OUTS_TRAN != delay
LOG_MAX_OUTS_TRAN > orig(aresetn)
LOG_MAX_OUTS_TRAN != orig(intr_line_r)
LOG_MAX_OUTS_TRAN != orig(s_axi_awaddr)
LOG_MAX_OUTS_TRAN != orig(s_axi_awvalid)
LOG_MAX_OUTS_TRAN > orig(s_axi_awready)
LOG_MAX_OUTS_TRAN < orig(s_axi_wdata)
LOG_MAX_OUTS_TRAN < orig(s_axi_wstrb)
LOG_MAX_OUTS_TRAN != orig(s_axi_wvalid)
LOG_MAX_OUTS_TRAN != orig(s_axi_bvalid)
LOG_MAX_OUTS_TRAN != orig(m_axi_bid)
LOG_MAX_OUTS_TRAN != orig(HW_reset)
LOG_MAX_OUTS_TRAN != orig(delay)
MAX_OUTS_TRANS < C_M_TARGET_SLAVE_BASE_ADDR
MAX_OUTS_TRANS > C_M_AXI_ID_WIDTH
MAX_OUTS_TRANS > aresetn
MAX_OUTS_TRANS > done
MAX_OUTS_TRANS != intr_line_r
MAX_OUTS_TRANS != s_axi_awaddr
MAX_OUTS_TRANS != s_axi_awvalid
MAX_OUTS_TRANS > s_axi_awready
MAX_OUTS_TRANS < s_axi_wdata
MAX_OUTS_TRANS < s_axi_wstrb
MAX_OUTS_TRANS != s_axi_wvalid
MAX_OUTS_TRANS != s_axi_bvalid
MAX_OUTS_TRANS < s_axi_araddr
MAX_OUTS_TRANS != m_axi_bid
MAX_OUTS_TRANS != HW_reset
MAX_OUTS_TRANS < HW_r_base_addr
MAX_OUTS_TRANS < HW_w_base_addr
MAX_OUTS_TRANS != delay
MAX_OUTS_TRANS > orig(aresetn)
MAX_OUTS_TRANS != orig(intr_line_r)
MAX_OUTS_TRANS != orig(s_axi_awaddr)
MAX_OUTS_TRANS != orig(s_axi_awvalid)
MAX_OUTS_TRANS > orig(s_axi_awready)
MAX_OUTS_TRANS < orig(s_axi_wdata)
MAX_OUTS_TRANS < orig(s_axi_wstrb)
MAX_OUTS_TRANS != orig(s_axi_wvalid)
MAX_OUTS_TRANS != orig(s_axi_bvalid)
MAX_OUTS_TRANS != orig(m_axi_bid)
MAX_OUTS_TRANS != orig(HW_reset)
MAX_OUTS_TRANS != orig(delay)
C_M_TARGET_SLAVE_BASE_ADDR > C_M_AXI_ID_WIDTH
C_M_TARGET_SLAVE_BASE_ADDR > aresetn
C_M_TARGET_SLAVE_BASE_ADDR > done
C_M_TARGET_SLAVE_BASE_ADDR != intr_line_r
C_M_TARGET_SLAVE_BASE_ADDR != s_axi_awaddr
C_M_TARGET_SLAVE_BASE_ADDR != s_axi_awvalid
C_M_TARGET_SLAVE_BASE_ADDR > s_axi_awready
C_M_TARGET_SLAVE_BASE_ADDR < s_axi_wdata
C_M_TARGET_SLAVE_BASE_ADDR < s_axi_wstrb
C_M_TARGET_SLAVE_BASE_ADDR != s_axi_wvalid
C_M_TARGET_SLAVE_BASE_ADDR != s_axi_bvalid
C_M_TARGET_SLAVE_BASE_ADDR < s_axi_araddr
C_M_TARGET_SLAVE_BASE_ADDR != m_axi_bid
C_M_TARGET_SLAVE_BASE_ADDR != HW_reset
C_M_TARGET_SLAVE_BASE_ADDR < HW_r_base_addr
C_M_TARGET_SLAVE_BASE_ADDR < HW_w_base_addr
C_M_TARGET_SLAVE_BASE_ADDR != delay
C_M_TARGET_SLAVE_BASE_ADDR > orig(aresetn)
C_M_TARGET_SLAVE_BASE_ADDR != orig(intr_line_r)
C_M_TARGET_SLAVE_BASE_ADDR != orig(s_axi_awaddr)
C_M_TARGET_SLAVE_BASE_ADDR != orig(s_axi_awvalid)
C_M_TARGET_SLAVE_BASE_ADDR > orig(s_axi_awready)
C_M_TARGET_SLAVE_BASE_ADDR < orig(s_axi_wdata)
C_M_TARGET_SLAVE_BASE_ADDR < orig(s_axi_wstrb)
C_M_TARGET_SLAVE_BASE_ADDR != orig(s_axi_wvalid)
C_M_TARGET_SLAVE_BASE_ADDR != orig(s_axi_bvalid)
C_M_TARGET_SLAVE_BASE_ADDR != orig(m_axi_bid)
C_M_TARGET_SLAVE_BASE_ADDR != orig(HW_reset)
C_M_TARGET_SLAVE_BASE_ADDR != orig(delay)
C_M_AXI_ID_WIDTH >= aresetn
C_M_AXI_ID_WIDTH > done
C_M_AXI_ID_WIDTH != intr_line_r
C_M_AXI_ID_WIDTH != s_axi_awaddr
C_M_AXI_ID_WIDTH <= s_axi_awvalid
C_M_AXI_ID_WIDTH >= s_axi_awready
C_M_AXI_ID_WIDTH < s_axi_wdata
C_M_AXI_ID_WIDTH < s_axi_wstrb
C_M_AXI_ID_WIDTH < s_axi_araddr
C_M_AXI_ID_WIDTH != m_axi_bid
C_M_AXI_ID_WIDTH < HW_r_base_addr
C_M_AXI_ID_WIDTH < HW_w_base_addr
C_M_AXI_ID_WIDTH <= delay
C_M_AXI_ID_WIDTH >= orig(aresetn)
C_M_AXI_ID_WIDTH != orig(intr_line_r)
C_M_AXI_ID_WIDTH != orig(s_axi_awaddr)
C_M_AXI_ID_WIDTH <= orig(s_axi_awvalid)
C_M_AXI_ID_WIDTH >= orig(s_axi_awready)
C_M_AXI_ID_WIDTH < orig(s_axi_wdata)
C_M_AXI_ID_WIDTH < orig(s_axi_wstrb)
C_M_AXI_ID_WIDTH != orig(m_axi_bid)
aresetn >= done
aresetn != s_axi_awaddr
aresetn <= s_axi_awvalid
aresetn >= s_axi_awready
aresetn < s_axi_wdata
aresetn < s_axi_wstrb
aresetn < s_axi_araddr
aresetn != m_axi_bid
aresetn != HW_reset
aresetn < HW_r_base_addr
aresetn < HW_w_base_addr
aresetn <= delay
aresetn != orig(s_axi_awaddr)
aresetn <= orig(s_axi_awvalid)
aresetn >= orig(s_axi_awready)
aresetn < orig(s_axi_wdata)
aresetn < orig(s_axi_wstrb)
aresetn != orig(m_axi_bid)
done <= intr_line_r
done <= s_axi_awaddr
done < s_axi_awvalid
done <= s_axi_awready
done < s_axi_wdata
done < s_axi_wstrb
done <= s_axi_wvalid
done <= s_axi_bvalid
done < s_axi_araddr
done <= m_axi_bid
done <= HW_reset
done < HW_r_base_addr
done < HW_w_base_addr
done < delay
done <= orig(aresetn)
done <= orig(intr_line_r)
done <= orig(s_axi_awaddr)
done < orig(s_axi_awvalid)
done <= orig(s_axi_awready)
done < orig(s_axi_wdata)
done < orig(s_axi_wstrb)
done <= orig(s_axi_wvalid)
done <= orig(s_axi_bvalid)
done <= orig(m_axi_bid)
done <= orig(HW_reset)
done <= orig(delay)
intr_line_r <= s_axi_awaddr
intr_line_r <= s_axi_awvalid
intr_line_r <= s_axi_wdata
intr_line_r <= s_axi_wstrb
intr_line_r <= s_axi_wvalid
intr_line_r <= s_axi_bvalid
intr_line_r <= s_axi_araddr
intr_line_r <= m_axi_bid
intr_line_r <= HW_reset
intr_line_r != HW_r_base_addr
intr_line_r != HW_w_base_addr
intr_line_r != delay
intr_line_r <= orig(intr_line_r)
intr_line_r <= orig(s_axi_awaddr)
intr_line_r <= orig(s_axi_awvalid)
intr_line_r <= orig(s_axi_wdata)
intr_line_r <= orig(s_axi_wstrb)
intr_line_r <= orig(s_axi_wvalid)
intr_line_r <= orig(s_axi_bvalid)
intr_line_r <= orig(m_axi_bid)
intr_line_r <= orig(HW_reset)
intr_line_r != orig(delay)
s_axi_awaddr <= s_axi_wstrb
s_axi_awaddr <= s_axi_araddr
s_axi_awaddr >= m_axi_bid
s_axi_awaddr >= HW_reset
s_axi_awaddr != HW_r_base_addr
s_axi_awaddr != HW_w_base_addr
s_axi_awaddr != delay
s_axi_awaddr != orig(aresetn)
s_axi_awaddr >= orig(intr_line_r)
s_axi_awaddr <= orig(s_axi_wstrb)
s_axi_awaddr >= orig(HW_reset)
s_axi_awaddr != orig(delay)
s_axi_awvalid >= s_axi_awready
s_axi_awvalid <= s_axi_wdata
s_axi_awvalid <= s_axi_wstrb
s_axi_awvalid >= s_axi_bvalid
s_axi_awvalid <= s_axi_araddr
s_axi_awvalid >= m_axi_bid
s_axi_awvalid >= HW_reset
s_axi_awvalid != HW_r_base_addr
s_axi_awvalid != HW_w_base_addr
s_axi_awvalid >= orig(aresetn)
s_axi_awvalid >= orig(intr_line_r)
s_axi_awvalid <= orig(s_axi_awvalid)
s_axi_awvalid >= orig(s_axi_awready)
s_axi_awvalid <= orig(s_axi_wdata)
s_axi_awvalid <= orig(s_axi_wstrb)
s_axi_awvalid >= orig(s_axi_bvalid)
s_axi_awvalid >= orig(HW_reset)
s_axi_awready < s_axi_wdata
s_axi_awready < s_axi_wstrb
s_axi_awready <= s_axi_wvalid
s_axi_awready < s_axi_araddr
s_axi_awready < HW_r_base_addr
s_axi_awready < HW_w_base_addr
s_axi_awready <= delay
s_axi_awready <= orig(aresetn)
s_axi_awready <= orig(s_axi_awvalid)
s_axi_awready < orig(s_axi_wdata)
s_axi_awready < orig(s_axi_wstrb)
s_axi_awready <= orig(s_axi_wvalid)
s_axi_awready <= orig(delay)
s_axi_wdata >= s_axi_wvalid
s_axi_wdata >= s_axi_bvalid
s_axi_wdata <= s_axi_araddr
s_axi_wdata >= m_axi_bid
s_axi_wdata >= HW_reset
s_axi_wdata != HW_r_base_addr
s_axi_wdata != HW_w_base_addr
s_axi_wdata != delay
s_axi_wdata > orig(aresetn)
s_axi_wdata >= orig(intr_line_r)
s_axi_wdata >= orig(s_axi_awvalid)
s_axi_wdata > orig(s_axi_awready)
s_axi_wdata >= orig(s_axi_bvalid)
s_axi_wdata >= orig(m_axi_bid)
s_axi_wdata >= orig(HW_reset)
s_axi_wdata != orig(delay)
s_axi_wstrb >= s_axi_wvalid
s_axi_wstrb >= s_axi_bvalid
s_axi_wstrb <= s_axi_araddr
s_axi_wstrb >= m_axi_bid
s_axi_wstrb >= HW_reset
s_axi_wstrb > HW_r_base_addr
s_axi_wstrb > HW_w_base_addr
s_axi_wstrb != delay
s_axi_wstrb > orig(aresetn)
s_axi_wstrb >= orig(intr_line_r)
s_axi_wstrb >= orig(s_axi_awaddr)
s_axi_wstrb >= orig(s_axi_awvalid)
s_axi_wstrb > orig(s_axi_awready)
s_axi_wstrb <= orig(s_axi_wstrb)
s_axi_wstrb >= orig(s_axi_bvalid)
s_axi_wstrb >= orig(m_axi_bid)
s_axi_wstrb >= orig(HW_reset)
s_axi_wstrb != orig(delay)
s_axi_wvalid <= s_axi_araddr
s_axi_wvalid >= m_axi_bid
s_axi_wvalid >= HW_reset
s_axi_wvalid != HW_r_base_addr
s_axi_wvalid != HW_w_base_addr
s_axi_wvalid >= orig(intr_line_r)
s_axi_wvalid <= orig(s_axi_wdata)
s_axi_wvalid <= orig(s_axi_wstrb)
s_axi_wvalid >= orig(m_axi_bid)
s_axi_wvalid >= orig(HW_reset)
s_axi_bvalid <= s_axi_araddr
s_axi_bvalid != HW_r_base_addr
s_axi_bvalid != HW_w_base_addr
s_axi_bvalid <= orig(s_axi_awvalid)
s_axi_bvalid <= orig(s_axi_wdata)
s_axi_bvalid <= orig(s_axi_wstrb)
s_axi_araddr >= m_axi_bid
s_axi_araddr >= HW_reset
s_axi_araddr > HW_r_base_addr
s_axi_araddr > HW_w_base_addr
s_axi_araddr > delay
s_axi_araddr > orig(aresetn)
s_axi_araddr >= orig(intr_line_r)
s_axi_araddr >= orig(s_axi_awaddr)
s_axi_araddr >= orig(s_axi_awvalid)
s_axi_araddr > orig(s_axi_awready)
s_axi_araddr >= orig(s_axi_wdata)
s_axi_araddr >= orig(s_axi_wstrb)
s_axi_araddr >= orig(s_axi_wvalid)
s_axi_araddr >= orig(s_axi_bvalid)
s_axi_araddr >= orig(m_axi_bid)
s_axi_araddr >= orig(HW_reset)
s_axi_araddr > orig(delay)
m_axi_bid >= HW_reset
m_axi_bid != HW_r_base_addr
m_axi_bid != HW_w_base_addr
m_axi_bid != delay
m_axi_bid != orig(aresetn)
m_axi_bid >= orig(intr_line_r)
m_axi_bid <= orig(s_axi_awaddr)
m_axi_bid <= orig(s_axi_awvalid)
m_axi_bid <= orig(s_axi_wdata)
m_axi_bid <= orig(s_axi_wstrb)
m_axi_bid <= orig(s_axi_wvalid)
m_axi_bid <= orig(m_axi_bid)
m_axi_bid >= orig(HW_reset)
m_axi_bid != orig(delay)
HW_reset != HW_r_base_addr
HW_reset != HW_w_base_addr
HW_reset <= orig(s_axi_awaddr)
HW_reset <= orig(s_axi_awvalid)
HW_reset <= orig(s_axi_wdata)
HW_reset <= orig(s_axi_wstrb)
HW_reset <= orig(s_axi_wvalid)
HW_reset <= orig(m_axi_bid)
HW_reset <= orig(HW_reset)
HW_r_base_addr > HW_w_base_addr
HW_r_base_addr != delay
HW_r_base_addr > orig(aresetn)
HW_r_base_addr != orig(intr_line_r)
HW_r_base_addr != orig(s_axi_awaddr)
HW_r_base_addr != orig(s_axi_awvalid)
HW_r_base_addr > orig(s_axi_awready)
HW_r_base_addr != orig(s_axi_wdata)
HW_r_base_addr < orig(s_axi_wstrb)
HW_r_base_addr != orig(s_axi_wvalid)
HW_r_base_addr != orig(s_axi_bvalid)
HW_r_base_addr != orig(m_axi_bid)
HW_r_base_addr != orig(HW_reset)
HW_r_base_addr != orig(delay)
HW_w_base_addr != delay
HW_w_base_addr > orig(aresetn)
HW_w_base_addr != orig(intr_line_r)
HW_w_base_addr != orig(s_axi_awaddr)
HW_w_base_addr != orig(s_axi_awvalid)
HW_w_base_addr > orig(s_axi_awready)
HW_w_base_addr != orig(s_axi_wdata)
HW_w_base_addr < orig(s_axi_wstrb)
HW_w_base_addr != orig(s_axi_wvalid)
HW_w_base_addr != orig(s_axi_bvalid)
HW_w_base_addr != orig(m_axi_bid)
HW_w_base_addr != orig(HW_reset)
HW_w_base_addr != orig(delay)
delay >= orig(aresetn)
delay != orig(intr_line_r)
delay != orig(s_axi_awaddr)
delay >= orig(s_axi_awready)
delay != orig(s_axi_wdata)
delay != orig(s_axi_wstrb)
delay != orig(m_axi_bid)
delay != orig(delay)
===========================================================================
..tick():::EXIT;condition=""0"==orig(s_axi_wvalid)"
C_M_AXI_ID_WIDTH == aresetn
C_M_AXI_ID_WIDTH == s_axi_awvalid
C_M_AXI_ID_WIDTH == init_flag
C_M_AXI_ID_WIDTH == orig(aresetn)
C_M_AXI_ID_WIDTH == orig(s_axi_awvalid)
C_M_AXI_ID_WIDTH == orig(init_flag)
done == intr_line_r
done == intr_line_w
done == s_axi_awready
done == s_axi_wready
done == s_axi_bresp
done == s_axi_rdata
done == s_axi_rresp
done == s_axi_rvalid
done == m_axi_awid
done == m_axi_awaddr
done == m_axi_awlen
done == m_axi_awsize
done == m_axi_awburst
done == m_axi_awlock
done == m_axi_awcache
done == m_axi_awprot
done == m_axi_awqos
done == m_axi_awuser
done == m_axi_awvalid
done == m_axi_wdata
done == m_axi_wstrb
done == m_axi_wlast
done == m_axi_bid
done == m_axi_bresp
done == m_axi_buser
done == m_axi_bvalid
done == m_axi_arid
done == m_axi_araddr
done == m_axi_arlen
done == m_axi_arsize
done == m_axi_arburst
done == m_axi_arlock
done == m_axi_arcache
done == m_axi_arprot
done == m_axi_arqos
done == m_axi_aruser
done == m_axi_arvalid
done == m_axi_rid
done == m_axi_rdata
done == m_axi_rresp
done == m_axi_rlast
done == m_axi_ruser
done == m_axi_rvalid
done == HW_reset
done == orig(intr_line_r)
done == orig(intr_line_w)
done == orig(s_axi_awready)
done == orig(s_axi_wvalid)
done == orig(s_axi_wready)
done == orig(s_axi_bresp)
done == orig(s_axi_rdata)
done == orig(s_axi_rresp)
done == orig(s_axi_rvalid)
done == orig(m_axi_awid)
done == orig(m_axi_awaddr)
done == orig(m_axi_awlen)
done == orig(m_axi_awsize)
done == orig(m_axi_awburst)
done == orig(m_axi_awlock)
done == orig(m_axi_awcache)
done == orig(m_axi_awprot)
done == orig(m_axi_awqos)
done == orig(m_axi_awuser)
done == orig(m_axi_awvalid)
done == orig(m_axi_wdata)
done == orig(m_axi_wstrb)
done == orig(m_axi_wlast)
done == orig(m_axi_bid)
done == orig(m_axi_bresp)
done == orig(m_axi_buser)
done == orig(m_axi_bvalid)
done == orig(m_axi_arid)
done == orig(m_axi_araddr)
done == orig(m_axi_arlen)
done == orig(m_axi_arsize)
done == orig(m_axi_arburst)
done == orig(m_axi_arlock)
done == orig(m_axi_arcache)
done == orig(m_axi_arprot)
done == orig(m_axi_arqos)
done == orig(m_axi_aruser)
done == orig(m_axi_arvalid)
done == orig(m_axi_rid)
done == orig(m_axi_rdata)
done == orig(m_axi_rresp)
done == orig(m_axi_rlast)
done == orig(m_axi_ruser)
done == orig(m_axi_rvalid)
done == orig(HW_reset)
s_axi_awaddr == orig(s_axi_awaddr)
s_axi_wstrb == orig(s_axi_wstrb)
s_axi_wstrb == "1111"
s_axi_wvalid one of { "0", "1" }
s_axi_bvalid one of { "0", "1" }
delay one of { "1", "2" }
orig(s_axi_bvalid) one of { "0", "1" }
orig(delay) one of { "1", "2" }
C_S_AXI_DATA_WIDTH > s_axi_wvalid
C_S_AXI_DATA_WIDTH > s_axi_bvalid
C_S_AXI_DATA_WIDTH > orig(s_axi_bvalid)
C_S_AXI_ADDR_WIDTH > s_axi_wvalid
C_S_AXI_ADDR_WIDTH > s_axi_bvalid
C_S_AXI_ADDR_WIDTH > orig(s_axi_bvalid)
LOG_MAX_OUTS_TRAN > s_axi_wvalid
LOG_MAX_OUTS_TRAN > s_axi_bvalid
LOG_MAX_OUTS_TRAN > orig(s_axi_bvalid)
MAX_OUTS_TRANS > s_axi_wvalid
MAX_OUTS_TRANS > s_axi_bvalid
MAX_OUTS_TRANS > orig(s_axi_bvalid)
C_M_TARGET_SLAVE_BASE_ADDR > s_axi_wvalid
C_M_TARGET_SLAVE_BASE_ADDR > s_axi_bvalid
C_M_TARGET_SLAVE_BASE_ADDR > orig(s_axi_bvalid)
C_M_AXI_ID_WIDTH >= s_axi_wvalid
C_M_AXI_ID_WIDTH >= s_axi_bvalid
C_M_AXI_ID_WIDTH >= orig(s_axi_bvalid)
C_M_AXI_ID_WIDTH <= orig(delay)
done < orig(delay)
s_axi_awaddr != s_axi_wdata
s_axi_awaddr < s_axi_wstrb
s_axi_awaddr < s_axi_araddr
s_axi_awaddr != orig(s_axi_wdata)
s_axi_wdata != s_axi_wstrb
s_axi_wdata > s_axi_wvalid
s_axi_wdata > s_axi_bvalid
s_axi_wdata < s_axi_araddr
s_axi_wdata >= orig(s_axi_wdata)
s_axi_wdata > orig(s_axi_bvalid)
s_axi_wstrb > s_axi_wvalid
s_axi_wstrb > s_axi_bvalid
s_axi_wstrb < s_axi_araddr
s_axi_wstrb != orig(s_axi_wdata)
s_axi_wstrb > orig(s_axi_bvalid)
s_axi_wvalid < s_axi_araddr
s_axi_wvalid < HW_r_base_addr
s_axi_wvalid < HW_w_base_addr
s_axi_wvalid < delay
s_axi_wvalid < orig(s_axi_wdata)
s_axi_wvalid <= orig(delay)
s_axi_bvalid < s_axi_araddr
s_axi_bvalid < HW_r_base_addr
s_axi_bvalid < HW_w_base_addr
s_axi_bvalid <= delay
s_axi_bvalid < orig(s_axi_wdata)
s_axi_bvalid <= orig(s_axi_bvalid)
s_axi_bvalid < orig(delay)
s_axi_araddr > orig(s_axi_wdata)
s_axi_araddr > orig(s_axi_bvalid)
HW_r_base_addr > orig(s_axi_bvalid)
HW_w_base_addr > orig(s_axi_bvalid)
delay >= orig(s_axi_bvalid)
orig(s_axi_wdata) > orig(s_axi_bvalid)
orig(s_axi_bvalid) <= orig(delay)
===========================================================================
..tick():::EXIT;condition="not("0"==orig(s_axi_wvalid))"
orig(intr_line_r) == orig(s_axi_bvalid)
orig(s_axi_wvalid) one of { "1", "x" }
C_M_AXI_ID_WIDTH <= orig(s_axi_wvalid)
aresetn <= orig(s_axi_wvalid)
done < orig(s_axi_wvalid)
s_axi_awvalid <= orig(s_axi_wvalid)
s_axi_wdata <= orig(s_axi_wdata)
s_axi_wvalid <= orig(s_axi_wvalid)
s_axi_bvalid != delay
s_axi_bvalid <= orig(s_axi_awaddr)
s_axi_bvalid <= orig(s_axi_wvalid)
orig(aresetn) <= orig(s_axi_wvalid)
orig(s_axi_awvalid) <= orig(s_axi_wvalid)
===========================================================================
..tick():::EXIT;condition=""1"==orig(s_axi_wvalid)"
C_S_AXI_DATA_WIDTH == C_M_AXI_ADDR_WIDTH
C_S_AXI_DATA_WIDTH == C_M_AXI_DATA_WIDTH
C_S_AXI_DATA_WIDTH == orig(C_S_AXI_DATA_WIDTH)
C_S_AXI_DATA_WIDTH == orig(C_M_AXI_ADDR_WIDTH)
C_S_AXI_DATA_WIDTH == orig(C_M_AXI_DATA_WIDTH)
C_S_AXI_ADDR_WIDTH == HW_r_burst_len
C_S_AXI_ADDR_WIDTH == HW_w_burst_len
C_S_AXI_ADDR_WIDTH == orig(C_S_AXI_ADDR_WIDTH)
C_S_AXI_ADDR_WIDTH == orig(HW_r_burst_len)
C_S_AXI_ADDR_WIDTH == orig(HW_w_burst_len)
LOG_MAX_OUTS_TRAN == HW_r_num_trans
LOG_MAX_OUTS_TRAN == HW_w_num_trans
LOG_MAX_OUTS_TRAN == orig(LOG_MAX_OUTS_TRAN)
LOG_MAX_OUTS_TRAN == orig(HW_r_num_trans)
LOG_MAX_OUTS_TRAN == orig(HW_w_num_trans)
MAX_OUTS_TRANS == C_M_AXI_BURST_LEN
MAX_OUTS_TRANS == orig(MAX_OUTS_TRANS)
MAX_OUTS_TRANS == orig(C_M_AXI_BURST_LEN)
C_M_TARGET_SLAVE_BASE_ADDR == orig(C_M_TARGET_SLAVE_BASE_ADDR)
C_M_AXI_ID_WIDTH == C_M_AXI_ARUSER_WIDTH
C_M_AXI_ID_WIDTH == C_M_AXI_AWUSER_WIDTH
C_M_AXI_ID_WIDTH == C_M_AXI_WUSER_WIDTH
C_M_AXI_ID_WIDTH == C_M_AXI_RUSER_WIDTH
C_M_AXI_ID_WIDTH == C_M_AXI_BUSER_WIDTH
C_M_AXI_ID_WIDTH == aresetn
C_M_AXI_ID_WIDTH == s_axi_awvalid
C_M_AXI_ID_WIDTH == s_axi_bready
C_M_AXI_ID_WIDTH == s_axi_rready
C_M_AXI_ID_WIDTH == m_axi_awready
C_M_AXI_ID_WIDTH == m_axi_wready
C_M_AXI_ID_WIDTH == m_axi_bready
C_M_AXI_ID_WIDTH == m_axi_arready
C_M_AXI_ID_WIDTH == HW_data_val
C_M_AXI_ID_WIDTH == init_flag
C_M_AXI_ID_WIDTH == orig(C_M_AXI_ID_WIDTH)
C_M_AXI_ID_WIDTH == orig(C_M_AXI_ARUSER_WIDTH)
C_M_AXI_ID_WIDTH == orig(C_M_AXI_AWUSER_WIDTH)
C_M_AXI_ID_WIDTH == orig(C_M_AXI_WUSER_WIDTH)
C_M_AXI_ID_WIDTH == orig(C_M_AXI_RUSER_WIDTH)
C_M_AXI_ID_WIDTH == orig(C_M_AXI_BUSER_WIDTH)
C_M_AXI_ID_WIDTH == orig(aresetn)
C_M_AXI_ID_WIDTH == orig(s_axi_awvalid)
C_M_AXI_ID_WIDTH == orig(s_axi_wvalid)
C_M_AXI_ID_WIDTH == orig(s_axi_bready)
C_M_AXI_ID_WIDTH == orig(s_axi_rready)
C_M_AXI_ID_WIDTH == orig(m_axi_awready)
C_M_AXI_ID_WIDTH == orig(m_axi_wready)
C_M_AXI_ID_WIDTH == orig(m_axi_bready)
C_M_AXI_ID_WIDTH == orig(m_axi_arready)
C_M_AXI_ID_WIDTH == orig(HW_data_val)
C_M_AXI_ID_WIDTH == orig(init_flag)
done == intr_line_r
done == intr_line_w
done == s_axi_awprot
done == s_axi_bresp
done == s_axi_arprot
done == s_axi_arready
done == s_axi_rdata
done == s_axi_rresp
done == s_axi_rvalid
done == m_axi_awid
done == m_axi_awaddr
done == m_axi_awlen
done == m_axi_awsize
done == m_axi_awburst
done == m_axi_awlock
done == m_axi_awcache
done == m_axi_awprot
done == m_axi_awqos
done == m_axi_awuser
done == m_axi_awvalid
done == m_axi_wdata
done == m_axi_wstrb
done == m_axi_wlast
done == m_axi_wuser
done == m_axi_wvalid
done == m_axi_bid
done == m_axi_bresp
done == m_axi_buser
done == m_axi_bvalid
done == m_axi_arid
done == m_axi_araddr
done == m_axi_arlen
done == m_axi_arsize
done == m_axi_arburst
done == m_axi_arlock
done == m_axi_arcache
done == m_axi_arprot
done == m_axi_arqos
done == m_axi_aruser
done == m_axi_arvalid
done == m_axi_rid
done == m_axi_rdata
done == m_axi_rresp
done == m_axi_rlast
done == m_axi_ruser
done == m_axi_rvalid
done == HW_reset
done == HW_w_done
done == HW_r_done
done == orig(done)
done == orig(intr_line_r)
done == orig(intr_line_w)
done == orig(s_axi_awprot)
done == orig(s_axi_bresp)
done == orig(s_axi_bvalid)
done == orig(s_axi_arprot)
done == orig(s_axi_arready)
done == orig(s_axi_rdata)
done == orig(s_axi_rresp)
done == orig(s_axi_rvalid)
done == orig(m_axi_awid)
done == orig(m_axi_awaddr)
done == orig(m_axi_awlen)
done == orig(m_axi_awsize)
done == orig(m_axi_awburst)
done == orig(m_axi_awlock)
done == orig(m_axi_awcache)
done == orig(m_axi_awprot)
done == orig(m_axi_awqos)
done == orig(m_axi_awuser)
done == orig(m_axi_awvalid)
done == orig(m_axi_wdata)
done == orig(m_axi_wstrb)
done == orig(m_axi_wlast)
done == orig(m_axi_wuser)
done == orig(m_axi_wvalid)
done == orig(m_axi_bid)
done == orig(m_axi_bresp)
done == orig(m_axi_buser)
done == orig(m_axi_bvalid)
done == orig(m_axi_arid)
done == orig(m_axi_araddr)
done == orig(m_axi_arlen)
done == orig(m_axi_arsize)
done == orig(m_axi_arburst)
done == orig(m_axi_arlock)
done == orig(m_axi_arcache)
done == orig(m_axi_arprot)
done == orig(m_axi_arqos)
done == orig(m_axi_aruser)
done == orig(m_axi_arvalid)
done == orig(m_axi_rid)
done == orig(m_axi_rdata)
done == orig(m_axi_rresp)
done == orig(m_axi_rlast)
done == orig(m_axi_ruser)
done == orig(m_axi_rvalid)
done == orig(HW_reset)
done == orig(HW_w_done)
done == orig(HW_r_done)
s_axi_awready == s_axi_wready
s_axi_wdata == orig(s_axi_wdata)
s_axi_wstrb == orig(s_axi_wstrb)
s_axi_araddr == s_axi_arvalid
s_axi_araddr == m_axi_rready
s_axi_araddr == HW_r_start
s_axi_araddr == HW_w_start
s_axi_araddr == illegal
s_axi_araddr == orig(s_axi_araddr)
s_axi_araddr == orig(s_axi_arvalid)
s_axi_araddr == orig(m_axi_rready)
s_axi_araddr == orig(HW_r_start)
s_axi_araddr == orig(HW_w_start)
s_axi_araddr == orig(illegal)
HW_r_base_addr == orig(HW_r_base_addr)
HW_w_base_addr == orig(HW_w_base_addr)
orig(s_axi_awready) == orig(s_axi_wready)
C_S_AXI_DATA_WIDTH == "100000"
C_S_AXI_ADDR_WIDTH == "1000"
LOG_MAX_OUTS_TRAN == "100"
MAX_OUTS_TRANS == "10000"
C_M_TARGET_SLAVE_BASE_ADDR == "1000000000000000000000000000000"
C_M_AXI_ID_WIDTH == "1"
done == "0"
s_axi_awready one of { "0", "1" }
s_axi_wstrb == "1111"
s_axi_wvalid one of { "0", "1" }
s_axi_bvalid one of { "0", "1" }
s_axi_araddr == "x"
HW_r_base_addr == "110000000000000000000000000000"
HW_w_base_addr == "10100000000000000000000000000000"
delay one of { "1", "2" }
orig(s_axi_awready) one of { "0", "1" }
orig(delay) one of { "1", "2", "4" }
C_S_AXI_DATA_WIDTH > C_S_AXI_ADDR_WIDTH
C_S_AXI_DATA_WIDTH > LOG_MAX_OUTS_TRAN
C_S_AXI_DATA_WIDTH > MAX_OUTS_TRANS
C_S_AXI_DATA_WIDTH < C_M_TARGET_SLAVE_BASE_ADDR
C_S_AXI_DATA_WIDTH > C_M_AXI_ID_WIDTH
C_S_AXI_DATA_WIDTH > done
C_S_AXI_DATA_WIDTH != s_axi_awaddr
C_S_AXI_DATA_WIDTH > s_axi_awready
C_S_AXI_DATA_WIDTH < s_axi_wdata
C_S_AXI_DATA_WIDTH < s_axi_wstrb
C_S_AXI_DATA_WIDTH > s_axi_wvalid
C_S_AXI_DATA_WIDTH > s_axi_bvalid
C_S_AXI_DATA_WIDTH < s_axi_araddr
C_S_AXI_DATA_WIDTH < HW_r_base_addr
C_S_AXI_DATA_WIDTH < HW_w_base_addr
C_S_AXI_DATA_WIDTH != delay
C_S_AXI_DATA_WIDTH != orig(s_axi_awaddr)
C_S_AXI_DATA_WIDTH > orig(s_axi_awready)
C_S_AXI_DATA_WIDTH != orig(delay)
C_S_AXI_ADDR_WIDTH > LOG_MAX_OUTS_TRAN
C_S_AXI_ADDR_WIDTH < MAX_OUTS_TRANS
C_S_AXI_ADDR_WIDTH < C_M_TARGET_SLAVE_BASE_ADDR
C_S_AXI_ADDR_WIDTH > C_M_AXI_ID_WIDTH
C_S_AXI_ADDR_WIDTH > done
C_S_AXI_ADDR_WIDTH != s_axi_awaddr
C_S_AXI_ADDR_WIDTH > s_axi_awready
C_S_AXI_ADDR_WIDTH < s_axi_wdata
C_S_AXI_ADDR_WIDTH < s_axi_wstrb
C_S_AXI_ADDR_WIDTH > s_axi_wvalid
C_S_AXI_ADDR_WIDTH > s_axi_bvalid
C_S_AXI_ADDR_WIDTH < s_axi_araddr
C_S_AXI_ADDR_WIDTH < HW_r_base_addr
C_S_AXI_ADDR_WIDTH < HW_w_base_addr
C_S_AXI_ADDR_WIDTH != delay
C_S_AXI_ADDR_WIDTH != orig(s_axi_awaddr)
C_S_AXI_ADDR_WIDTH > orig(s_axi_awready)
C_S_AXI_ADDR_WIDTH != orig(delay)
LOG_MAX_OUTS_TRAN < MAX_OUTS_TRANS
LOG_MAX_OUTS_TRAN < C_M_TARGET_SLAVE_BASE_ADDR
LOG_MAX_OUTS_TRAN > C_M_AXI_ID_WIDTH
LOG_MAX_OUTS_TRAN > done
LOG_MAX_OUTS_TRAN != s_axi_awaddr
LOG_MAX_OUTS_TRAN > s_axi_awready
LOG_MAX_OUTS_TRAN < s_axi_wdata
LOG_MAX_OUTS_TRAN < s_axi_wstrb
LOG_MAX_OUTS_TRAN > s_axi_wvalid
LOG_MAX_OUTS_TRAN > s_axi_bvalid
LOG_MAX_OUTS_TRAN < s_axi_araddr
LOG_MAX_OUTS_TRAN < HW_r_base_addr
LOG_MAX_OUTS_TRAN < HW_w_base_addr
LOG_MAX_OUTS_TRAN != delay
LOG_MAX_OUTS_TRAN != orig(s_axi_awaddr)
LOG_MAX_OUTS_TRAN > orig(s_axi_awready)
LOG_MAX_OUTS_TRAN != orig(delay)
MAX_OUTS_TRANS < C_M_TARGET_SLAVE_BASE_ADDR
MAX_OUTS_TRANS > C_M_AXI_ID_WIDTH
MAX_OUTS_TRANS > done
MAX_OUTS_TRANS != s_axi_awaddr
MAX_OUTS_TRANS > s_axi_awready
MAX_OUTS_TRANS < s_axi_wdata
MAX_OUTS_TRANS < s_axi_wstrb
MAX_OUTS_TRANS > s_axi_wvalid
MAX_OUTS_TRANS > s_axi_bvalid
MAX_OUTS_TRANS < s_axi_araddr
MAX_OUTS_TRANS < HW_r_base_addr
MAX_OUTS_TRANS < HW_w_base_addr
MAX_OUTS_TRANS != delay
MAX_OUTS_TRANS != orig(s_axi_awaddr)
MAX_OUTS_TRANS > orig(s_axi_awready)
MAX_OUTS_TRANS != orig(delay)
C_M_TARGET_SLAVE_BASE_ADDR > C_M_AXI_ID_WIDTH
C_M_TARGET_SLAVE_BASE_ADDR > done
C_M_TARGET_SLAVE_BASE_ADDR != s_axi_awaddr
C_M_TARGET_SLAVE_BASE_ADDR > s_axi_awready
C_M_TARGET_SLAVE_BASE_ADDR < s_axi_wdata
C_M_TARGET_SLAVE_BASE_ADDR < s_axi_wstrb
C_M_TARGET_SLAVE_BASE_ADDR > s_axi_wvalid
C_M_TARGET_SLAVE_BASE_ADDR > s_axi_bvalid
C_M_TARGET_SLAVE_BASE_ADDR < s_axi_araddr
C_M_TARGET_SLAVE_BASE_ADDR < HW_r_base_addr
C_M_TARGET_SLAVE_BASE_ADDR < HW_w_base_addr
C_M_TARGET_SLAVE_BASE_ADDR != delay
C_M_TARGET_SLAVE_BASE_ADDR != orig(s_axi_awaddr)
C_M_TARGET_SLAVE_BASE_ADDR > orig(s_axi_awready)
C_M_TARGET_SLAVE_BASE_ADDR != orig(delay)
C_M_AXI_ID_WIDTH > done
C_M_AXI_ID_WIDTH != s_axi_awaddr
C_M_AXI_ID_WIDTH >= s_axi_awready
C_M_AXI_ID_WIDTH < s_axi_wdata
C_M_AXI_ID_WIDTH < s_axi_wstrb
C_M_AXI_ID_WIDTH >= s_axi_wvalid
C_M_AXI_ID_WIDTH >= s_axi_bvalid
C_M_AXI_ID_WIDTH < s_axi_araddr
C_M_AXI_ID_WIDTH < HW_r_base_addr
C_M_AXI_ID_WIDTH < HW_w_base_addr
C_M_AXI_ID_WIDTH <= delay
C_M_AXI_ID_WIDTH != orig(s_axi_awaddr)
C_M_AXI_ID_WIDTH >= orig(s_axi_awready)
C_M_AXI_ID_WIDTH <= orig(delay)
done <= s_axi_awaddr
done <= s_axi_awready
done < s_axi_wdata
done < s_axi_wstrb
done <= s_axi_wvalid
done <= s_axi_bvalid
done < s_axi_araddr
done < HW_r_base_addr
done < HW_w_base_addr
done < delay
done <= orig(s_axi_awaddr)
done <= orig(s_axi_awready)
done < orig(delay)
s_axi_awaddr != s_axi_wdata
s_axi_awaddr < s_axi_wstrb
s_axi_awaddr < s_axi_araddr
s_axi_awaddr != HW_r_base_addr
s_axi_awaddr != HW_w_base_addr
s_axi_awaddr != delay
s_axi_awaddr != orig(delay)
s_axi_awready < s_axi_wdata
s_axi_awready < s_axi_wstrb
s_axi_awready <= s_axi_wvalid
s_axi_awready < s_axi_araddr
s_axi_awready < HW_r_base_addr
s_axi_awready < HW_w_base_addr
s_axi_awready <= delay
s_axi_awready <= orig(delay)
s_axi_wdata != s_axi_wstrb
s_axi_wdata > s_axi_wvalid
s_axi_wdata > s_axi_bvalid
s_axi_wdata < s_axi_araddr
s_axi_wdata != HW_r_base_addr
s_axi_wdata != HW_w_base_addr
s_axi_wdata != delay
s_axi_wdata != orig(s_axi_awaddr)
s_axi_wdata > orig(s_axi_awready)
s_axi_wdata != orig(delay)
s_axi_wstrb > s_axi_wvalid
s_axi_wstrb > s_axi_bvalid
s_axi_wstrb < s_axi_araddr
s_axi_wstrb > HW_r_base_addr
s_axi_wstrb > HW_w_base_addr
s_axi_wstrb != delay
s_axi_wstrb > orig(s_axi_awaddr)
s_axi_wstrb > orig(s_axi_awready)
s_axi_wstrb != orig(delay)
s_axi_wvalid != s_axi_bvalid
s_axi_wvalid < s_axi_araddr
s_axi_wvalid < HW_r_base_addr
s_axi_wvalid < HW_w_base_addr
s_axi_wvalid <= delay
s_axi_wvalid != orig(s_axi_awaddr)
s_axi_wvalid <= orig(delay)
s_axi_bvalid < s_axi_araddr
s_axi_bvalid < HW_r_base_addr
s_axi_bvalid < HW_w_base_addr
s_axi_bvalid < delay
s_axi_bvalid <= orig(s_axi_awaddr)
s_axi_bvalid <= orig(s_axi_awready)
s_axi_bvalid <= orig(delay)
s_axi_araddr > HW_r_base_addr
s_axi_araddr > HW_w_base_addr
s_axi_araddr > delay
s_axi_araddr > orig(s_axi_awaddr)
s_axi_araddr > orig(s_axi_awready)
s_axi_araddr > orig(delay)
HW_r_base_addr > HW_w_base_addr
HW_r_base_addr != delay
HW_r_base_addr != orig(s_axi_awaddr)
HW_r_base_addr > orig(s_axi_awready)
HW_r_base_addr != orig(delay)
HW_w_base_addr != delay
HW_w_base_addr != orig(s_axi_awaddr)
HW_w_base_addr > orig(s_axi_awready)
HW_w_base_addr != orig(delay)
delay != orig(s_axi_awaddr)
delay >= orig(s_axi_awready)
delay != orig(delay)
orig(s_axi_awaddr) != orig(delay)
orig(s_axi_awready) <= orig(delay)
===========================================================================
..tick():::EXIT;condition="not("1"==orig(s_axi_wvalid))"
C_S_AXI_DATA_WIDTH == C_M_AXI_ADDR_WIDTH
C_S_AXI_DATA_WIDTH == C_M_AXI_DATA_WIDTH
C_S_AXI_DATA_WIDTH == orig(C_S_AXI_DATA_WIDTH)
C_S_AXI_DATA_WIDTH == orig(C_M_AXI_ADDR_WIDTH)
C_S_AXI_DATA_WIDTH == orig(C_M_AXI_DATA_WIDTH)
C_S_AXI_ADDR_WIDTH == HW_r_burst_len
C_S_AXI_ADDR_WIDTH == HW_w_burst_len
C_S_AXI_ADDR_WIDTH == orig(C_S_AXI_ADDR_WIDTH)
C_S_AXI_ADDR_WIDTH == orig(HW_r_burst_len)
C_S_AXI_ADDR_WIDTH == orig(HW_w_burst_len)
LOG_MAX_OUTS_TRAN == HW_r_num_trans
LOG_MAX_OUTS_TRAN == HW_w_num_trans
LOG_MAX_OUTS_TRAN == orig(LOG_MAX_OUTS_TRAN)
LOG_MAX_OUTS_TRAN == orig(HW_r_num_trans)
LOG_MAX_OUTS_TRAN == orig(HW_w_num_trans)
MAX_OUTS_TRANS == C_M_AXI_BURST_LEN
MAX_OUTS_TRANS == orig(MAX_OUTS_TRANS)
MAX_OUTS_TRANS == orig(C_M_AXI_BURST_LEN)
C_M_TARGET_SLAVE_BASE_ADDR == orig(C_M_TARGET_SLAVE_BASE_ADDR)
C_M_AXI_ID_WIDTH == C_M_AXI_ARUSER_WIDTH
C_M_AXI_ID_WIDTH == C_M_AXI_AWUSER_WIDTH
C_M_AXI_ID_WIDTH == C_M_AXI_WUSER_WIDTH
C_M_AXI_ID_WIDTH == C_M_AXI_RUSER_WIDTH
C_M_AXI_ID_WIDTH == C_M_AXI_BUSER_WIDTH
C_M_AXI_ID_WIDTH == s_axi_bready
C_M_AXI_ID_WIDTH == s_axi_rready
C_M_AXI_ID_WIDTH == m_axi_awready
C_M_AXI_ID_WIDTH == m_axi_wready
C_M_AXI_ID_WIDTH == m_axi_bready
C_M_AXI_ID_WIDTH == m_axi_arready
C_M_AXI_ID_WIDTH == HW_data_val
C_M_AXI_ID_WIDTH == orig(C_M_AXI_ID_WIDTH)
C_M_AXI_ID_WIDTH == orig(C_M_AXI_ARUSER_WIDTH)
C_M_AXI_ID_WIDTH == orig(C_M_AXI_AWUSER_WIDTH)
C_M_AXI_ID_WIDTH == orig(C_M_AXI_WUSER_WIDTH)
C_M_AXI_ID_WIDTH == orig(C_M_AXI_RUSER_WIDTH)
C_M_AXI_ID_WIDTH == orig(C_M_AXI_BUSER_WIDTH)
C_M_AXI_ID_WIDTH == orig(s_axi_bready)
C_M_AXI_ID_WIDTH == orig(s_axi_rready)
C_M_AXI_ID_WIDTH == orig(m_axi_awready)
C_M_AXI_ID_WIDTH == orig(m_axi_wready)
C_M_AXI_ID_WIDTH == orig(m_axi_bready)
C_M_AXI_ID_WIDTH == orig(m_axi_arready)
C_M_AXI_ID_WIDTH == orig(HW_data_val)
done == s_axi_awprot
done == s_axi_awready
done == s_axi_wready
done == s_axi_arprot
done == s_axi_arready
done == m_axi_wuser
done == m_axi_wvalid
done == HW_w_done
done == HW_r_done
done == orig(done)
done == orig(s_axi_awprot)
done == orig(s_axi_awready)
done == orig(s_axi_wready)
done == orig(s_axi_arprot)
done == orig(s_axi_arready)
done == orig(m_axi_wuser)
done == orig(m_axi_wvalid)
done == orig(HW_w_done)
done == orig(HW_r_done)
intr_line_r == intr_line_w
intr_line_r == s_axi_bresp
intr_line_r == s_axi_rdata
intr_line_r == s_axi_rresp
intr_line_r == s_axi_rvalid
intr_line_r == m_axi_awid
intr_line_r == m_axi_awaddr
intr_line_r == m_axi_awlen
intr_line_r == m_axi_awsize
intr_line_r == m_axi_awburst
intr_line_r == m_axi_awlock
intr_line_r == m_axi_awcache
intr_line_r == m_axi_awprot
intr_line_r == m_axi_awqos
intr_line_r == m_axi_awuser
intr_line_r == m_axi_awvalid
intr_line_r == m_axi_wdata
intr_line_r == m_axi_wstrb
intr_line_r == m_axi_wlast
intr_line_r == m_axi_arid
intr_line_r == m_axi_araddr
intr_line_r == m_axi_arlen
intr_line_r == m_axi_arsize
intr_line_r == m_axi_arburst
intr_line_r == m_axi_arlock
intr_line_r == m_axi_arcache
intr_line_r == m_axi_arprot
intr_line_r == m_axi_arqos
intr_line_r == m_axi_aruser
intr_line_r == m_axi_arvalid
s_axi_awvalid == init_flag
s_axi_araddr == s_axi_arvalid
s_axi_araddr == m_axi_rready
s_axi_araddr == HW_r_start
s_axi_araddr == HW_w_start
s_axi_araddr == illegal
s_axi_araddr == orig(s_axi_araddr)
s_axi_araddr == orig(s_axi_arvalid)
s_axi_araddr == orig(m_axi_rready)
s_axi_araddr == orig(HW_r_start)
s_axi_araddr == orig(HW_w_start)
s_axi_araddr == orig(illegal)
m_axi_bid == m_axi_bresp
m_axi_bid == m_axi_buser
m_axi_bid == m_axi_bvalid
m_axi_bid == m_axi_rid
m_axi_bid == m_axi_rdata
m_axi_bid == m_axi_rresp
m_axi_bid == m_axi_rlast
m_axi_bid == m_axi_ruser
m_axi_bid == m_axi_rvalid
HW_r_base_addr == orig(HW_r_base_addr)
HW_w_base_addr == orig(HW_w_base_addr)
orig(intr_line_r) == orig(intr_line_w)
orig(intr_line_r) == orig(s_axi_bresp)
orig(intr_line_r) == orig(s_axi_rdata)
orig(intr_line_r) == orig(s_axi_rresp)
orig(intr_line_r) == orig(s_axi_rvalid)
orig(intr_line_r) == orig(m_axi_awid)
orig(intr_line_r) == orig(m_axi_awaddr)
orig(intr_line_r) == orig(m_axi_awlen)
orig(intr_line_r) == orig(m_axi_awsize)
orig(intr_line_r) == orig(m_axi_awburst)
orig(intr_line_r) == orig(m_axi_awlock)
orig(intr_line_r) == orig(m_axi_awcache)
orig(intr_line_r) == orig(m_axi_awprot)
orig(intr_line_r) == orig(m_axi_awqos)
orig(intr_line_r) == orig(m_axi_awuser)
orig(intr_line_r) == orig(m_axi_awvalid)
orig(intr_line_r) == orig(m_axi_wdata)
orig(intr_line_r) == orig(m_axi_wstrb)
orig(intr_line_r) == orig(m_axi_wlast)
orig(intr_line_r) == orig(m_axi_arid)
orig(intr_line_r) == orig(m_axi_araddr)
orig(intr_line_r) == orig(m_axi_arlen)
orig(intr_line_r) == orig(m_axi_arsize)
orig(intr_line_r) == orig(m_axi_arburst)
orig(intr_line_r) == orig(m_axi_arlock)
orig(intr_line_r) == orig(m_axi_arcache)
orig(intr_line_r) == orig(m_axi_arprot)
orig(intr_line_r) == orig(m_axi_arqos)
orig(intr_line_r) == orig(m_axi_aruser)
orig(intr_line_r) == orig(m_axi_arvalid)
orig(s_axi_awvalid) == orig(init_flag)
orig(m_axi_bid) == orig(m_axi_bresp)
orig(m_axi_bid) == orig(m_axi_buser)
orig(m_axi_bid) == orig(m_axi_bvalid)
orig(m_axi_bid) == orig(m_axi_rid)
orig(m_axi_bid) == orig(m_axi_rdata)
orig(m_axi_bid) == orig(m_axi_rresp)
orig(m_axi_bid) == orig(m_axi_rlast)
orig(m_axi_bid) == orig(m_axi_ruser)
orig(m_axi_bid) == orig(m_axi_rvalid)
C_S_AXI_DATA_WIDTH == "100000"
C_S_AXI_ADDR_WIDTH == "1000"
LOG_MAX_OUTS_TRAN == "100"
MAX_OUTS_TRANS == "10000"
C_M_TARGET_SLAVE_BASE_ADDR == "1000000000000000000000000000000"
C_M_AXI_ID_WIDTH == "1"
aresetn one of { "0", "1" }
done == "0"
intr_line_r one of { "0", "x" }
s_axi_awvalid one of { "1", "x" }
s_axi_wstrb one of { "1111", "x" }
s_axi_wvalid one of { "0", "1", "x" }
s_axi_bvalid one of { "0", "1", "x" }
s_axi_araddr == "x"
m_axi_bid one of { "0", "x" }
HW_reset one of { "0", "1", "x" }
HW_r_base_addr == "110000000000000000000000000000"
HW_w_base_addr == "10100000000000000000000000000000"
orig(aresetn) one of { "0", "1" }
orig(intr_line_r) one of { "0", "x" }
orig(s_axi_awvalid) one of { "1", "x" }
orig(s_axi_wstrb) one of { "1111", "x" }
orig(s_axi_wvalid) one of { "0", "x" }
orig(s_axi_bvalid) one of { "0", "1", "x" }
orig(m_axi_bid) one of { "0", "x" }
orig(HW_reset) one of { "0", "1", "x" }
C_S_AXI_DATA_WIDTH > C_S_AXI_ADDR_WIDTH
C_S_AXI_DATA_WIDTH > LOG_MAX_OUTS_TRAN
C_S_AXI_DATA_WIDTH > MAX_OUTS_TRANS
C_S_AXI_DATA_WIDTH < C_M_TARGET_SLAVE_BASE_ADDR
C_S_AXI_DATA_WIDTH > C_M_AXI_ID_WIDTH
C_S_AXI_DATA_WIDTH > aresetn
C_S_AXI_DATA_WIDTH > done
C_S_AXI_DATA_WIDTH != intr_line_r
C_S_AXI_DATA_WIDTH != s_axi_awaddr
C_S_AXI_DATA_WIDTH != s_axi_awvalid
C_S_AXI_DATA_WIDTH < s_axi_wdata
C_S_AXI_DATA_WIDTH < s_axi_wstrb
C_S_AXI_DATA_WIDTH != s_axi_wvalid
C_S_AXI_DATA_WIDTH != s_axi_bvalid
C_S_AXI_DATA_WIDTH < s_axi_araddr
C_S_AXI_DATA_WIDTH != m_axi_bid
C_S_AXI_DATA_WIDTH != HW_reset
C_S_AXI_DATA_WIDTH < HW_r_base_addr
C_S_AXI_DATA_WIDTH < HW_w_base_addr
C_S_AXI_DATA_WIDTH != delay
C_S_AXI_DATA_WIDTH > orig(aresetn)
C_S_AXI_DATA_WIDTH != orig(intr_line_r)
C_S_AXI_DATA_WIDTH != orig(s_axi_awaddr)
C_S_AXI_DATA_WIDTH != orig(s_axi_awvalid)
C_S_AXI_DATA_WIDTH < orig(s_axi_wdata)
C_S_AXI_DATA_WIDTH < orig(s_axi_wstrb)
C_S_AXI_DATA_WIDTH != orig(s_axi_wvalid)
C_S_AXI_DATA_WIDTH != orig(s_axi_bvalid)
C_S_AXI_DATA_WIDTH != orig(m_axi_bid)
C_S_AXI_DATA_WIDTH != orig(HW_reset)
C_S_AXI_DATA_WIDTH != orig(delay)
C_S_AXI_ADDR_WIDTH > LOG_MAX_OUTS_TRAN
C_S_AXI_ADDR_WIDTH < MAX_OUTS_TRANS
C_S_AXI_ADDR_WIDTH < C_M_TARGET_SLAVE_BASE_ADDR
C_S_AXI_ADDR_WIDTH > C_M_AXI_ID_WIDTH
C_S_AXI_ADDR_WIDTH > aresetn
C_S_AXI_ADDR_WIDTH > done
C_S_AXI_ADDR_WIDTH != intr_line_r
C_S_AXI_ADDR_WIDTH != s_axi_awaddr
C_S_AXI_ADDR_WIDTH != s_axi_awvalid
C_S_AXI_ADDR_WIDTH < s_axi_wdata
C_S_AXI_ADDR_WIDTH < s_axi_wstrb
C_S_AXI_ADDR_WIDTH != s_axi_wvalid
C_S_AXI_ADDR_WIDTH != s_axi_bvalid
C_S_AXI_ADDR_WIDTH < s_axi_araddr
C_S_AXI_ADDR_WIDTH != m_axi_bid
C_S_AXI_ADDR_WIDTH != HW_reset
C_S_AXI_ADDR_WIDTH < HW_r_base_addr
C_S_AXI_ADDR_WIDTH < HW_w_base_addr
C_S_AXI_ADDR_WIDTH != delay
C_S_AXI_ADDR_WIDTH > orig(aresetn)
C_S_AXI_ADDR_WIDTH != orig(intr_line_r)
C_S_AXI_ADDR_WIDTH != orig(s_axi_awaddr)
C_S_AXI_ADDR_WIDTH != orig(s_axi_awvalid)
C_S_AXI_ADDR_WIDTH < orig(s_axi_wdata)
C_S_AXI_ADDR_WIDTH < orig(s_axi_wstrb)
C_S_AXI_ADDR_WIDTH != orig(s_axi_wvalid)
C_S_AXI_ADDR_WIDTH != orig(s_axi_bvalid)
C_S_AXI_ADDR_WIDTH != orig(m_axi_bid)
C_S_AXI_ADDR_WIDTH != orig(HW_reset)
C_S_AXI_ADDR_WIDTH != orig(delay)
LOG_MAX_OUTS_TRAN < MAX_OUTS_TRANS
LOG_MAX_OUTS_TRAN < C_M_TARGET_SLAVE_BASE_ADDR
LOG_MAX_OUTS_TRAN > C_M_AXI_ID_WIDTH
LOG_MAX_OUTS_TRAN > aresetn
LOG_MAX_OUTS_TRAN > done
LOG_MAX_OUTS_TRAN != intr_line_r
LOG_MAX_OUTS_TRAN != s_axi_awaddr
LOG_MAX_OUTS_TRAN != s_axi_awvalid
LOG_MAX_OUTS_TRAN < s_axi_wdata
LOG_MAX_OUTS_TRAN < s_axi_wstrb
LOG_MAX_OUTS_TRAN != s_axi_wvalid
LOG_MAX_OUTS_TRAN != s_axi_bvalid
LOG_MAX_OUTS_TRAN < s_axi_araddr
LOG_MAX_OUTS_TRAN != m_axi_bid
LOG_MAX_OUTS_TRAN != HW_reset
LOG_MAX_OUTS_TRAN < HW_r_base_addr
LOG_MAX_OUTS_TRAN < HW_w_base_addr
LOG_MAX_OUTS_TRAN != delay
LOG_MAX_OUTS_TRAN > orig(aresetn)
LOG_MAX_OUTS_TRAN != orig(intr_line_r)
LOG_MAX_OUTS_TRAN != orig(s_axi_awaddr)
LOG_MAX_OUTS_TRAN != orig(s_axi_awvalid)
LOG_MAX_OUTS_TRAN < orig(s_axi_wdata)
LOG_MAX_OUTS_TRAN < orig(s_axi_wstrb)
LOG_MAX_OUTS_TRAN != orig(s_axi_wvalid)
LOG_MAX_OUTS_TRAN != orig(s_axi_bvalid)
LOG_MAX_OUTS_TRAN != orig(m_axi_bid)
LOG_MAX_OUTS_TRAN != orig(HW_reset)
LOG_MAX_OUTS_TRAN != orig(delay)
MAX_OUTS_TRANS < C_M_TARGET_SLAVE_BASE_ADDR
MAX_OUTS_TRANS > C_M_AXI_ID_WIDTH
MAX_OUTS_TRANS > aresetn
MAX_OUTS_TRANS > done
MAX_OUTS_TRANS != intr_line_r
MAX_OUTS_TRANS != s_axi_awaddr
MAX_OUTS_TRANS != s_axi_awvalid
MAX_OUTS_TRANS < s_axi_wdata
MAX_OUTS_TRANS < s_axi_wstrb
MAX_OUTS_TRANS != s_axi_wvalid
MAX_OUTS_TRANS != s_axi_bvalid
MAX_OUTS_TRANS < s_axi_araddr
MAX_OUTS_TRANS != m_axi_bid
MAX_OUTS_TRANS != HW_reset
MAX_OUTS_TRANS < HW_r_base_addr
MAX_OUTS_TRANS < HW_w_base_addr
MAX_OUTS_TRANS != delay
MAX_OUTS_TRANS > orig(aresetn)
MAX_OUTS_TRANS != orig(intr_line_r)
MAX_OUTS_TRANS != orig(s_axi_awaddr)
MAX_OUTS_TRANS != orig(s_axi_awvalid)
MAX_OUTS_TRANS < orig(s_axi_wdata)
MAX_OUTS_TRANS < orig(s_axi_wstrb)
MAX_OUTS_TRANS != orig(s_axi_wvalid)
MAX_OUTS_TRANS != orig(s_axi_bvalid)
MAX_OUTS_TRANS != orig(m_axi_bid)
MAX_OUTS_TRANS != orig(HW_reset)
MAX_OUTS_TRANS != orig(delay)
C_M_TARGET_SLAVE_BASE_ADDR > C_M_AXI_ID_WIDTH
C_M_TARGET_SLAVE_BASE_ADDR > aresetn
C_M_TARGET_SLAVE_BASE_ADDR > done
C_M_TARGET_SLAVE_BASE_ADDR != intr_line_r
C_M_TARGET_SLAVE_BASE_ADDR != s_axi_awaddr
C_M_TARGET_SLAVE_BASE_ADDR != s_axi_awvalid
C_M_TARGET_SLAVE_BASE_ADDR < s_axi_wdata
C_M_TARGET_SLAVE_BASE_ADDR < s_axi_wstrb
C_M_TARGET_SLAVE_BASE_ADDR != s_axi_wvalid
C_M_TARGET_SLAVE_BASE_ADDR != s_axi_bvalid
C_M_TARGET_SLAVE_BASE_ADDR < s_axi_araddr
C_M_TARGET_SLAVE_BASE_ADDR != m_axi_bid
C_M_TARGET_SLAVE_BASE_ADDR != HW_reset
C_M_TARGET_SLAVE_BASE_ADDR < HW_r_base_addr
C_M_TARGET_SLAVE_BASE_ADDR < HW_w_base_addr
C_M_TARGET_SLAVE_BASE_ADDR != delay
C_M_TARGET_SLAVE_BASE_ADDR > orig(aresetn)
C_M_TARGET_SLAVE_BASE_ADDR != orig(intr_line_r)
C_M_TARGET_SLAVE_BASE_ADDR != orig(s_axi_awaddr)
C_M_TARGET_SLAVE_BASE_ADDR != orig(s_axi_awvalid)
C_M_TARGET_SLAVE_BASE_ADDR < orig(s_axi_wdata)
C_M_TARGET_SLAVE_BASE_ADDR < orig(s_axi_wstrb)
C_M_TARGET_SLAVE_BASE_ADDR != orig(s_axi_wvalid)
C_M_TARGET_SLAVE_BASE_ADDR != orig(s_axi_bvalid)
C_M_TARGET_SLAVE_BASE_ADDR != orig(m_axi_bid)
C_M_TARGET_SLAVE_BASE_ADDR != orig(HW_reset)
C_M_TARGET_SLAVE_BASE_ADDR != orig(delay)
C_M_AXI_ID_WIDTH >= aresetn
C_M_AXI_ID_WIDTH > done
C_M_AXI_ID_WIDTH != intr_line_r
C_M_AXI_ID_WIDTH != s_axi_awaddr
C_M_AXI_ID_WIDTH <= s_axi_awvalid
C_M_AXI_ID_WIDTH < s_axi_wdata
C_M_AXI_ID_WIDTH < s_axi_wstrb
C_M_AXI_ID_WIDTH < s_axi_araddr
C_M_AXI_ID_WIDTH != m_axi_bid
C_M_AXI_ID_WIDTH < HW_r_base_addr
C_M_AXI_ID_WIDTH < HW_w_base_addr
C_M_AXI_ID_WIDTH <= delay
C_M_AXI_ID_WIDTH >= orig(aresetn)
C_M_AXI_ID_WIDTH != orig(intr_line_r)
C_M_AXI_ID_WIDTH != orig(s_axi_awaddr)
C_M_AXI_ID_WIDTH <= orig(s_axi_awvalid)
C_M_AXI_ID_WIDTH < orig(s_axi_wdata)
C_M_AXI_ID_WIDTH < orig(s_axi_wstrb)
C_M_AXI_ID_WIDTH != orig(s_axi_wvalid)
C_M_AXI_ID_WIDTH != orig(m_axi_bid)
aresetn >= done
aresetn != s_axi_awaddr
aresetn <= s_axi_awvalid
aresetn < s_axi_wdata
aresetn < s_axi_wstrb
aresetn < s_axi_araddr
aresetn != m_axi_bid
aresetn != HW_reset
aresetn < HW_r_base_addr
aresetn < HW_w_base_addr
aresetn <= delay
aresetn != orig(s_axi_awaddr)
aresetn <= orig(s_axi_awvalid)
aresetn < orig(s_axi_wdata)
aresetn < orig(s_axi_wstrb)
aresetn != orig(s_axi_wvalid)
aresetn != orig(m_axi_bid)
done <= intr_line_r
done <= s_axi_awaddr
done < s_axi_awvalid
done < s_axi_wdata
done < s_axi_wstrb
done <= s_axi_wvalid
done <= s_axi_bvalid
done < s_axi_araddr
done <= m_axi_bid
done <= HW_reset
done < HW_r_base_addr
done < HW_w_base_addr
done < delay
done <= orig(aresetn)
done <= orig(intr_line_r)
done <= orig(s_axi_awaddr)
done < orig(s_axi_awvalid)
done < orig(s_axi_wdata)
done < orig(s_axi_wstrb)
done <= orig(s_axi_wvalid)
done <= orig(s_axi_bvalid)
done <= orig(m_axi_bid)
done <= orig(HW_reset)
done <= orig(delay)
intr_line_r <= s_axi_awaddr
intr_line_r <= s_axi_awvalid
intr_line_r <= s_axi_wdata
intr_line_r <= s_axi_wstrb
intr_line_r <= s_axi_wvalid
intr_line_r <= s_axi_bvalid
intr_line_r <= s_axi_araddr
intr_line_r <= m_axi_bid
intr_line_r <= HW_reset
intr_line_r != HW_r_base_addr
intr_line_r != HW_w_base_addr
intr_line_r != delay
intr_line_r <= orig(intr_line_r)
intr_line_r <= orig(s_axi_awaddr)
intr_line_r <= orig(s_axi_awvalid)
intr_line_r <= orig(s_axi_wdata)
intr_line_r <= orig(s_axi_wstrb)
intr_line_r <= orig(s_axi_wvalid)
intr_line_r <= orig(s_axi_bvalid)
intr_line_r <= orig(m_axi_bid)
intr_line_r <= orig(HW_reset)
intr_line_r != orig(delay)
s_axi_awaddr <= s_axi_wstrb
s_axi_awaddr <= s_axi_araddr
s_axi_awaddr >= m_axi_bid
s_axi_awaddr >= HW_reset
s_axi_awaddr != HW_r_base_addr
s_axi_awaddr != HW_w_base_addr
s_axi_awaddr != delay
s_axi_awaddr != orig(aresetn)
s_axi_awaddr >= orig(intr_line_r)
s_axi_awaddr <= orig(s_axi_awaddr)
s_axi_awaddr <= orig(s_axi_wstrb)
s_axi_awaddr >= orig(HW_reset)
s_axi_awaddr != orig(delay)
s_axi_awvalid <= s_axi_wdata
s_axi_awvalid <= s_axi_wstrb
s_axi_awvalid >= s_axi_bvalid
s_axi_awvalid <= s_axi_araddr
s_axi_awvalid >= m_axi_bid
s_axi_awvalid >= HW_reset
s_axi_awvalid != HW_r_base_addr
s_axi_awvalid != HW_w_base_addr
s_axi_awvalid >= orig(aresetn)
s_axi_awvalid >= orig(intr_line_r)
s_axi_awvalid <= orig(s_axi_awvalid)
s_axi_awvalid <= orig(s_axi_wdata)
s_axi_awvalid <= orig(s_axi_wstrb)
s_axi_awvalid >= orig(s_axi_bvalid)
s_axi_awvalid >= orig(HW_reset)
s_axi_wdata >= s_axi_wvalid
s_axi_wdata >= s_axi_bvalid
s_axi_wdata <= s_axi_araddr
s_axi_wdata >= m_axi_bid
s_axi_wdata >= HW_reset
s_axi_wdata != HW_r_base_addr
s_axi_wdata != HW_w_base_addr
s_axi_wdata != delay
s_axi_wdata > orig(aresetn)
s_axi_wdata >= orig(intr_line_r)
s_axi_wdata >= orig(s_axi_awvalid)
s_axi_wdata >= orig(s_axi_bvalid)
s_axi_wdata >= orig(m_axi_bid)
s_axi_wdata >= orig(HW_reset)
s_axi_wdata != orig(delay)
s_axi_wstrb >= s_axi_wvalid
s_axi_wstrb >= s_axi_bvalid
s_axi_wstrb <= s_axi_araddr
s_axi_wstrb >= m_axi_bid
s_axi_wstrb >= HW_reset
s_axi_wstrb > HW_r_base_addr
s_axi_wstrb > HW_w_base_addr
s_axi_wstrb != delay
s_axi_wstrb > orig(aresetn)
s_axi_wstrb >= orig(intr_line_r)
s_axi_wstrb >= orig(s_axi_awaddr)
s_axi_wstrb >= orig(s_axi_awvalid)
s_axi_wstrb <= orig(s_axi_wstrb)
s_axi_wstrb >= orig(s_axi_bvalid)
s_axi_wstrb >= orig(m_axi_bid)
s_axi_wstrb >= orig(HW_reset)
s_axi_wstrb != orig(delay)
s_axi_wvalid <= s_axi_araddr
s_axi_wvalid >= m_axi_bid
s_axi_wvalid >= HW_reset
s_axi_wvalid != HW_r_base_addr
s_axi_wvalid != HW_w_base_addr
s_axi_wvalid != delay
s_axi_wvalid >= orig(intr_line_r)
s_axi_wvalid <= orig(s_axi_wdata)
s_axi_wvalid <= orig(s_axi_wstrb)
s_axi_wvalid >= orig(m_axi_bid)
s_axi_wvalid >= orig(HW_reset)
s_axi_bvalid <= s_axi_araddr
s_axi_bvalid != HW_r_base_addr
s_axi_bvalid != HW_w_base_addr
s_axi_bvalid <= orig(s_axi_awvalid)
s_axi_bvalid <= orig(s_axi_wdata)
s_axi_bvalid <= orig(s_axi_wstrb)
s_axi_bvalid <= orig(s_axi_bvalid)
s_axi_bvalid != orig(delay)
s_axi_araddr >= m_axi_bid
s_axi_araddr >= HW_reset
s_axi_araddr > HW_r_base_addr
s_axi_araddr > HW_w_base_addr
s_axi_araddr > delay
s_axi_araddr > orig(aresetn)
s_axi_araddr >= orig(intr_line_r)
s_axi_araddr >= orig(s_axi_awaddr)
s_axi_araddr >= orig(s_axi_awvalid)
s_axi_araddr >= orig(s_axi_wdata)
s_axi_araddr >= orig(s_axi_wstrb)
s_axi_araddr >= orig(s_axi_wvalid)
s_axi_araddr >= orig(s_axi_bvalid)
s_axi_araddr >= orig(m_axi_bid)
s_axi_araddr >= orig(HW_reset)
s_axi_araddr > orig(delay)
m_axi_bid >= HW_reset
m_axi_bid != HW_r_base_addr
m_axi_bid != HW_w_base_addr
m_axi_bid != delay
m_axi_bid != orig(aresetn)
m_axi_bid >= orig(intr_line_r)
m_axi_bid <= orig(s_axi_awaddr)
m_axi_bid <= orig(s_axi_awvalid)
m_axi_bid <= orig(s_axi_wdata)
m_axi_bid <= orig(s_axi_wstrb)
m_axi_bid <= orig(s_axi_wvalid)
m_axi_bid <= orig(m_axi_bid)
m_axi_bid >= orig(HW_reset)
m_axi_bid != orig(delay)
HW_reset != HW_r_base_addr
HW_reset != HW_w_base_addr
HW_reset <= orig(s_axi_awaddr)
HW_reset <= orig(s_axi_awvalid)
HW_reset <= orig(s_axi_wdata)
HW_reset <= orig(s_axi_wstrb)
HW_reset <= orig(s_axi_wvalid)
HW_reset <= orig(m_axi_bid)
HW_reset <= orig(HW_reset)
HW_r_base_addr > HW_w_base_addr
HW_r_base_addr != delay
HW_r_base_addr > orig(aresetn)
HW_r_base_addr != orig(intr_line_r)
HW_r_base_addr != orig(s_axi_awaddr)
HW_r_base_addr != orig(s_axi_awvalid)
HW_r_base_addr != orig(s_axi_wdata)
HW_r_base_addr < orig(s_axi_wstrb)
HW_r_base_addr != orig(s_axi_wvalid)
HW_r_base_addr != orig(s_axi_bvalid)
HW_r_base_addr != orig(m_axi_bid)
HW_r_base_addr != orig(HW_reset)
HW_r_base_addr != orig(delay)
HW_w_base_addr != delay
HW_w_base_addr > orig(aresetn)
HW_w_base_addr != orig(intr_line_r)
HW_w_base_addr != orig(s_axi_awaddr)
HW_w_base_addr != orig(s_axi_awvalid)
HW_w_base_addr != orig(s_axi_wdata)
HW_w_base_addr < orig(s_axi_wstrb)
HW_w_base_addr != orig(s_axi_wvalid)
HW_w_base_addr != orig(s_axi_bvalid)
HW_w_base_addr != orig(m_axi_bid)
HW_w_base_addr != orig(HW_reset)
HW_w_base_addr != orig(delay)
delay >= orig(aresetn)
delay != orig(intr_line_r)
delay != orig(s_axi_awaddr)
delay != orig(s_axi_wdata)
delay != orig(s_axi_wstrb)
delay != orig(s_axi_wvalid)
delay != orig(m_axi_bid)
delay != orig(delay)
orig(aresetn) != orig(s_axi_awaddr)
orig(aresetn) <= orig(s_axi_awvalid)
orig(aresetn) < orig(s_axi_wdata)
orig(aresetn) < orig(s_axi_wstrb)
orig(aresetn) != orig(s_axi_wvalid)
orig(aresetn) != orig(m_axi_bid)
orig(aresetn) != orig(HW_reset)
orig(intr_line_r) <= orig(s_axi_awaddr)
orig(intr_line_r) <= orig(s_axi_awvalid)
orig(intr_line_r) <= orig(s_axi_wdata)
orig(intr_line_r) <= orig(s_axi_wstrb)
orig(intr_line_r) <= orig(s_axi_wvalid)
orig(intr_line_r) <= orig(s_axi_bvalid)
orig(intr_line_r) <= orig(m_axi_bid)
orig(intr_line_r) <= orig(HW_reset)
orig(intr_line_r) != orig(delay)
orig(s_axi_awaddr) <= orig(s_axi_wstrb)
orig(s_axi_awaddr) >= orig(m_axi_bid)
orig(s_axi_awaddr) >= orig(HW_reset)
orig(s_axi_awaddr) != orig(delay)
orig(s_axi_awvalid) <= orig(s_axi_wdata)
orig(s_axi_awvalid) <= orig(s_axi_wstrb)
orig(s_axi_awvalid) >= orig(s_axi_bvalid)
orig(s_axi_awvalid) >= orig(m_axi_bid)
orig(s_axi_awvalid) >= orig(HW_reset)
orig(s_axi_wdata) >= orig(s_axi_wvalid)
orig(s_axi_wdata) >= orig(s_axi_bvalid)
orig(s_axi_wdata) >= orig(m_axi_bid)
orig(s_axi_wdata) >= orig(HW_reset)
orig(s_axi_wdata) != orig(delay)
orig(s_axi_wstrb) >= orig(s_axi_wvalid)
orig(s_axi_wstrb) >= orig(s_axi_bvalid)
orig(s_axi_wstrb) >= orig(m_axi_bid)
orig(s_axi_wstrb) >= orig(HW_reset)
orig(s_axi_wstrb) != orig(delay)
orig(s_axi_wvalid) >= orig(m_axi_bid)
orig(s_axi_wvalid) >= orig(HW_reset)
orig(s_axi_wvalid) != orig(delay)
orig(m_axi_bid) >= orig(HW_reset)
orig(m_axi_bid) != orig(delay)
===========================================================================
..tick():::EXIT;condition=""0"==s_axi_wvalid && "1"==orig(s_axi_wvalid)"
C_S_AXI_DATA_WIDTH == C_M_AXI_ADDR_WIDTH
C_S_AXI_DATA_WIDTH == C_M_AXI_DATA_WIDTH
C_S_AXI_DATA_WIDTH == orig(C_S_AXI_DATA_WIDTH)
C_S_AXI_DATA_WIDTH == orig(C_M_AXI_ADDR_WIDTH)
C_S_AXI_DATA_WIDTH == orig(C_M_AXI_DATA_WIDTH)
C_S_AXI_ADDR_WIDTH == HW_r_burst_len
C_S_AXI_ADDR_WIDTH == HW_w_burst_len
C_S_AXI_ADDR_WIDTH == orig(C_S_AXI_ADDR_WIDTH)
C_S_AXI_ADDR_WIDTH == orig(HW_r_burst_len)
C_S_AXI_ADDR_WIDTH == orig(HW_w_burst_len)
LOG_MAX_OUTS_TRAN == HW_r_num_trans
LOG_MAX_OUTS_TRAN == HW_w_num_trans
LOG_MAX_OUTS_TRAN == orig(LOG_MAX_OUTS_TRAN)
LOG_MAX_OUTS_TRAN == orig(HW_r_num_trans)
LOG_MAX_OUTS_TRAN == orig(HW_w_num_trans)
MAX_OUTS_TRANS == C_M_AXI_BURST_LEN
MAX_OUTS_TRANS == orig(MAX_OUTS_TRANS)
MAX_OUTS_TRANS == orig(C_M_AXI_BURST_LEN)
C_M_TARGET_SLAVE_BASE_ADDR == orig(C_M_TARGET_SLAVE_BASE_ADDR)
C_M_AXI_ID_WIDTH == C_M_AXI_ARUSER_WIDTH
C_M_AXI_ID_WIDTH == C_M_AXI_AWUSER_WIDTH
C_M_AXI_ID_WIDTH == C_M_AXI_WUSER_WIDTH
C_M_AXI_ID_WIDTH == C_M_AXI_RUSER_WIDTH
C_M_AXI_ID_WIDTH == C_M_AXI_BUSER_WIDTH
C_M_AXI_ID_WIDTH == aresetn
C_M_AXI_ID_WIDTH == s_axi_awvalid
C_M_AXI_ID_WIDTH == s_axi_bvalid
C_M_AXI_ID_WIDTH == s_axi_bready
C_M_AXI_ID_WIDTH == s_axi_rready
C_M_AXI_ID_WIDTH == m_axi_awready
C_M_AXI_ID_WIDTH == m_axi_wready
C_M_AXI_ID_WIDTH == m_axi_bready
C_M_AXI_ID_WIDTH == m_axi_arready
C_M_AXI_ID_WIDTH == HW_data_val
C_M_AXI_ID_WIDTH == init_flag
C_M_AXI_ID_WIDTH == orig(C_M_AXI_ID_WIDTH)
C_M_AXI_ID_WIDTH == orig(C_M_AXI_ARUSER_WIDTH)
C_M_AXI_ID_WIDTH == orig(C_M_AXI_AWUSER_WIDTH)
C_M_AXI_ID_WIDTH == orig(C_M_AXI_WUSER_WIDTH)
C_M_AXI_ID_WIDTH == orig(C_M_AXI_RUSER_WIDTH)
C_M_AXI_ID_WIDTH == orig(C_M_AXI_BUSER_WIDTH)
C_M_AXI_ID_WIDTH == orig(aresetn)
C_M_AXI_ID_WIDTH == orig(s_axi_awvalid)
C_M_AXI_ID_WIDTH == orig(s_axi_awready)
C_M_AXI_ID_WIDTH == orig(s_axi_wvalid)
C_M_AXI_ID_WIDTH == orig(s_axi_wready)
C_M_AXI_ID_WIDTH == orig(s_axi_bready)
C_M_AXI_ID_WIDTH == orig(s_axi_rready)
C_M_AXI_ID_WIDTH == orig(m_axi_awready)
C_M_AXI_ID_WIDTH == orig(m_axi_wready)
C_M_AXI_ID_WIDTH == orig(m_axi_bready)
C_M_AXI_ID_WIDTH == orig(m_axi_arready)
C_M_AXI_ID_WIDTH == orig(HW_data_val)
C_M_AXI_ID_WIDTH == orig(init_flag)
C_M_AXI_ID_WIDTH == orig(delay)
done == intr_line_r
done == intr_line_w
done == s_axi_awprot
done == s_axi_awready
done == s_axi_wvalid
done == s_axi_wready
done == s_axi_bresp
done == s_axi_arprot
done == s_axi_arready
done == s_axi_rdata
done == s_axi_rresp
done == s_axi_rvalid
done == m_axi_awid
done == m_axi_awaddr
done == m_axi_awlen
done == m_axi_awsize
done == m_axi_awburst
done == m_axi_awlock
done == m_axi_awcache
done == m_axi_awprot
done == m_axi_awqos
done == m_axi_awuser
done == m_axi_awvalid
done == m_axi_wdata
done == m_axi_wstrb
done == m_axi_wlast
done == m_axi_wuser
done == m_axi_wvalid
done == m_axi_bid
done == m_axi_bresp
done == m_axi_buser
done == m_axi_bvalid
done == m_axi_arid
done == m_axi_araddr
done == m_axi_arlen
done == m_axi_arsize
done == m_axi_arburst
done == m_axi_arlock
done == m_axi_arcache
done == m_axi_arprot
done == m_axi_arqos
done == m_axi_aruser
done == m_axi_arvalid
done == m_axi_rid
done == m_axi_rdata
done == m_axi_rresp
done == m_axi_rlast
done == m_axi_ruser
done == m_axi_rvalid
done == HW_reset
done == HW_w_done
done == HW_r_done
done == orig(done)
done == orig(intr_line_r)
done == orig(intr_line_w)
done == orig(s_axi_awprot)
done == orig(s_axi_bresp)
done == orig(s_axi_bvalid)
done == orig(s_axi_arprot)
done == orig(s_axi_arready)
done == orig(s_axi_rdata)
done == orig(s_axi_rresp)
done == orig(s_axi_rvalid)
done == orig(m_axi_awid)
done == orig(m_axi_awaddr)
done == orig(m_axi_awlen)
done == orig(m_axi_awsize)
done == orig(m_axi_awburst)
done == orig(m_axi_awlock)
done == orig(m_axi_awcache)
done == orig(m_axi_awprot)
done == orig(m_axi_awqos)
done == orig(m_axi_awuser)
done == orig(m_axi_awvalid)
done == orig(m_axi_wdata)
done == orig(m_axi_wstrb)
done == orig(m_axi_wlast)
done == orig(m_axi_wuser)
done == orig(m_axi_wvalid)
done == orig(m_axi_bid)
done == orig(m_axi_bresp)
done == orig(m_axi_buser)
done == orig(m_axi_bvalid)
done == orig(m_axi_arid)
done == orig(m_axi_araddr)
done == orig(m_axi_arlen)
done == orig(m_axi_arsize)
done == orig(m_axi_arburst)
done == orig(m_axi_arlock)
done == orig(m_axi_arcache)
done == orig(m_axi_arprot)
done == orig(m_axi_arqos)
done == orig(m_axi_aruser)
done == orig(m_axi_arvalid)
done == orig(m_axi_rid)
done == orig(m_axi_rdata)
done == orig(m_axi_rresp)
done == orig(m_axi_rlast)
done == orig(m_axi_ruser)
done == orig(m_axi_rvalid)
done == orig(HW_reset)
done == orig(HW_w_done)
done == orig(HW_r_done)
s_axi_wdata == orig(s_axi_wdata)
s_axi_wstrb == orig(s_axi_wstrb)
s_axi_araddr == s_axi_arvalid
s_axi_araddr == m_axi_rready
s_axi_araddr == HW_r_start
s_axi_araddr == HW_w_start
s_axi_araddr == illegal
s_axi_araddr == orig(s_axi_araddr)
s_axi_araddr == orig(s_axi_arvalid)
s_axi_araddr == orig(m_axi_rready)
s_axi_araddr == orig(HW_r_start)
s_axi_araddr == orig(HW_w_start)
s_axi_araddr == orig(illegal)
HW_r_base_addr == orig(HW_r_base_addr)
HW_w_base_addr == orig(HW_w_base_addr)
C_S_AXI_DATA_WIDTH == "100000"
C_S_AXI_ADDR_WIDTH == "1000"
LOG_MAX_OUTS_TRAN == "100"
MAX_OUTS_TRANS == "10000"
C_M_TARGET_SLAVE_BASE_ADDR == "1000000000000000000000000000000"
C_M_AXI_ID_WIDTH == "1"
done == "0"
s_axi_wstrb == "1111"
s_axi_araddr == "x"
HW_r_base_addr == "110000000000000000000000000000"
HW_w_base_addr == "10100000000000000000000000000000"
delay == "2"
===========================================================================
..tick():::EXIT;condition="not("0"==s_axi_wvalid && "1"==orig(s_axi_wvalid))"
C_S_AXI_DATA_WIDTH == C_M_AXI_ADDR_WIDTH
C_S_AXI_DATA_WIDTH == C_M_AXI_DATA_WIDTH
C_S_AXI_DATA_WIDTH == orig(C_S_AXI_DATA_WIDTH)
C_S_AXI_DATA_WIDTH == orig(C_M_AXI_ADDR_WIDTH)
C_S_AXI_DATA_WIDTH == orig(C_M_AXI_DATA_WIDTH)
C_S_AXI_ADDR_WIDTH == HW_r_burst_len
C_S_AXI_ADDR_WIDTH == HW_w_burst_len
C_S_AXI_ADDR_WIDTH == orig(C_S_AXI_ADDR_WIDTH)
C_S_AXI_ADDR_WIDTH == orig(HW_r_burst_len)
C_S_AXI_ADDR_WIDTH == orig(HW_w_burst_len)
LOG_MAX_OUTS_TRAN == HW_r_num_trans
LOG_MAX_OUTS_TRAN == HW_w_num_trans
LOG_MAX_OUTS_TRAN == orig(LOG_MAX_OUTS_TRAN)
LOG_MAX_OUTS_TRAN == orig(HW_r_num_trans)
LOG_MAX_OUTS_TRAN == orig(HW_w_num_trans)
MAX_OUTS_TRANS == C_M_AXI_BURST_LEN
MAX_OUTS_TRANS == orig(MAX_OUTS_TRANS)
MAX_OUTS_TRANS == orig(C_M_AXI_BURST_LEN)
C_M_TARGET_SLAVE_BASE_ADDR == orig(C_M_TARGET_SLAVE_BASE_ADDR)
C_M_AXI_ID_WIDTH == C_M_AXI_ARUSER_WIDTH
C_M_AXI_ID_WIDTH == C_M_AXI_AWUSER_WIDTH
C_M_AXI_ID_WIDTH == C_M_AXI_WUSER_WIDTH
C_M_AXI_ID_WIDTH == C_M_AXI_RUSER_WIDTH
C_M_AXI_ID_WIDTH == C_M_AXI_BUSER_WIDTH
C_M_AXI_ID_WIDTH == s_axi_bready
C_M_AXI_ID_WIDTH == s_axi_rready
C_M_AXI_ID_WIDTH == m_axi_awready
C_M_AXI_ID_WIDTH == m_axi_wready
C_M_AXI_ID_WIDTH == m_axi_bready
C_M_AXI_ID_WIDTH == m_axi_arready
C_M_AXI_ID_WIDTH == HW_data_val
C_M_AXI_ID_WIDTH == orig(C_M_AXI_ID_WIDTH)
C_M_AXI_ID_WIDTH == orig(C_M_AXI_ARUSER_WIDTH)
C_M_AXI_ID_WIDTH == orig(C_M_AXI_AWUSER_WIDTH)
C_M_AXI_ID_WIDTH == orig(C_M_AXI_WUSER_WIDTH)
C_M_AXI_ID_WIDTH == orig(C_M_AXI_RUSER_WIDTH)
C_M_AXI_ID_WIDTH == orig(C_M_AXI_BUSER_WIDTH)
C_M_AXI_ID_WIDTH == orig(s_axi_bready)
C_M_AXI_ID_WIDTH == orig(s_axi_rready)
C_M_AXI_ID_WIDTH == orig(m_axi_awready)
C_M_AXI_ID_WIDTH == orig(m_axi_wready)
C_M_AXI_ID_WIDTH == orig(m_axi_bready)
C_M_AXI_ID_WIDTH == orig(m_axi_arready)
C_M_AXI_ID_WIDTH == orig(HW_data_val)
done == s_axi_awprot
done == s_axi_arprot
done == s_axi_arready
done == m_axi_wuser
done == m_axi_wvalid
done == HW_w_done
done == HW_r_done
done == orig(done)
done == orig(s_axi_awprot)
done == orig(s_axi_arprot)
done == orig(s_axi_arready)
done == orig(m_axi_wuser)
done == orig(m_axi_wvalid)
done == orig(HW_w_done)
done == orig(HW_r_done)
intr_line_r == intr_line_w
intr_line_r == s_axi_bresp
intr_line_r == s_axi_rdata
intr_line_r == s_axi_rresp
intr_line_r == s_axi_rvalid
intr_line_r == m_axi_awid
intr_line_r == m_axi_awaddr
intr_line_r == m_axi_awlen
intr_line_r == m_axi_awsize
intr_line_r == m_axi_awburst
intr_line_r == m_axi_awlock
intr_line_r == m_axi_awcache
intr_line_r == m_axi_awprot
intr_line_r == m_axi_awqos
intr_line_r == m_axi_awuser
intr_line_r == m_axi_awvalid
intr_line_r == m_axi_wdata
intr_line_r == m_axi_wstrb
intr_line_r == m_axi_wlast
intr_line_r == m_axi_arid
intr_line_r == m_axi_araddr
intr_line_r == m_axi_arlen
intr_line_r == m_axi_arsize
intr_line_r == m_axi_arburst
intr_line_r == m_axi_arlock
intr_line_r == m_axi_arcache
intr_line_r == m_axi_arprot
intr_line_r == m_axi_arqos
intr_line_r == m_axi_aruser
intr_line_r == m_axi_arvalid
s_axi_awvalid == init_flag
s_axi_awready == s_axi_wready
s_axi_araddr == s_axi_arvalid
s_axi_araddr == m_axi_rready
s_axi_araddr == HW_r_start
s_axi_araddr == HW_w_start
s_axi_araddr == illegal
s_axi_araddr == orig(s_axi_araddr)
s_axi_araddr == orig(s_axi_arvalid)
s_axi_araddr == orig(m_axi_rready)
s_axi_araddr == orig(HW_r_start)
s_axi_araddr == orig(HW_w_start)
s_axi_araddr == orig(illegal)
m_axi_bid == m_axi_bresp
m_axi_bid == m_axi_buser
m_axi_bid == m_axi_bvalid
m_axi_bid == m_axi_rid
m_axi_bid == m_axi_rdata
m_axi_bid == m_axi_rresp
m_axi_bid == m_axi_rlast
m_axi_bid == m_axi_ruser
m_axi_bid == m_axi_rvalid
HW_r_base_addr == orig(HW_r_base_addr)
HW_w_base_addr == orig(HW_w_base_addr)
orig(intr_line_r) == orig(intr_line_w)
orig(intr_line_r) == orig(s_axi_bresp)
orig(intr_line_r) == orig(s_axi_rdata)
orig(intr_line_r) == orig(s_axi_rresp)
orig(intr_line_r) == orig(s_axi_rvalid)
orig(intr_line_r) == orig(m_axi_awid)
orig(intr_line_r) == orig(m_axi_awaddr)
orig(intr_line_r) == orig(m_axi_awlen)
orig(intr_line_r) == orig(m_axi_awsize)
orig(intr_line_r) == orig(m_axi_awburst)
orig(intr_line_r) == orig(m_axi_awlock)
orig(intr_line_r) == orig(m_axi_awcache)
orig(intr_line_r) == orig(m_axi_awprot)
orig(intr_line_r) == orig(m_axi_awqos)
orig(intr_line_r) == orig(m_axi_awuser)
orig(intr_line_r) == orig(m_axi_awvalid)
orig(intr_line_r) == orig(m_axi_wdata)
orig(intr_line_r) == orig(m_axi_wstrb)
orig(intr_line_r) == orig(m_axi_wlast)
orig(intr_line_r) == orig(m_axi_arid)
orig(intr_line_r) == orig(m_axi_araddr)
orig(intr_line_r) == orig(m_axi_arlen)
orig(intr_line_r) == orig(m_axi_arsize)
orig(intr_line_r) == orig(m_axi_arburst)
orig(intr_line_r) == orig(m_axi_arlock)
orig(intr_line_r) == orig(m_axi_arcache)
orig(intr_line_r) == orig(m_axi_arprot)
orig(intr_line_r) == orig(m_axi_arqos)
orig(intr_line_r) == orig(m_axi_aruser)
orig(intr_line_r) == orig(m_axi_arvalid)
orig(s_axi_awvalid) == orig(init_flag)
orig(s_axi_awready) == orig(s_axi_wready)
orig(m_axi_bid) == orig(m_axi_bresp)
orig(m_axi_bid) == orig(m_axi_buser)
orig(m_axi_bid) == orig(m_axi_bvalid)
orig(m_axi_bid) == orig(m_axi_rid)
orig(m_axi_bid) == orig(m_axi_rdata)
orig(m_axi_bid) == orig(m_axi_rresp)
orig(m_axi_bid) == orig(m_axi_rlast)
orig(m_axi_bid) == orig(m_axi_ruser)
orig(m_axi_bid) == orig(m_axi_rvalid)
C_S_AXI_DATA_WIDTH == "100000"
C_S_AXI_ADDR_WIDTH == "1000"
LOG_MAX_OUTS_TRAN == "100"
MAX_OUTS_TRANS == "10000"
C_M_TARGET_SLAVE_BASE_ADDR == "1000000000000000000000000000000"
C_M_AXI_ID_WIDTH == "1"
aresetn one of { "0", "1" }
done == "0"
intr_line_r one of { "0", "x" }
s_axi_awvalid one of { "1", "x" }
s_axi_awready one of { "0", "1" }
s_axi_wstrb one of { "1111", "x" }
s_axi_wvalid one of { "0", "1", "x" }
s_axi_bvalid one of { "0", "1", "x" }
s_axi_araddr == "x"
m_axi_bid one of { "0", "x" }
HW_reset one of { "0", "1", "x" }
HW_r_base_addr == "110000000000000000000000000000"
HW_w_base_addr == "10100000000000000000000000000000"
orig(aresetn) one of { "0", "1" }
orig(intr_line_r) one of { "0", "x" }
orig(s_axi_awvalid) one of { "1", "x" }
orig(s_axi_awready) one of { "0", "1" }
orig(s_axi_wstrb) one of { "1111", "x" }
orig(s_axi_wvalid) one of { "0", "1", "x" }
orig(s_axi_bvalid) one of { "0", "1", "x" }
orig(m_axi_bid) one of { "0", "x" }
orig(HW_reset) one of { "0", "1", "x" }
C_S_AXI_DATA_WIDTH > C_S_AXI_ADDR_WIDTH
C_S_AXI_DATA_WIDTH > LOG_MAX_OUTS_TRAN
C_S_AXI_DATA_WIDTH > MAX_OUTS_TRANS
C_S_AXI_DATA_WIDTH < C_M_TARGET_SLAVE_BASE_ADDR
C_S_AXI_DATA_WIDTH > C_M_AXI_ID_WIDTH
C_S_AXI_DATA_WIDTH > aresetn
C_S_AXI_DATA_WIDTH > done
C_S_AXI_DATA_WIDTH != intr_line_r
C_S_AXI_DATA_WIDTH != s_axi_awaddr
C_S_AXI_DATA_WIDTH != s_axi_awvalid
C_S_AXI_DATA_WIDTH > s_axi_awready
C_S_AXI_DATA_WIDTH < s_axi_wdata
C_S_AXI_DATA_WIDTH < s_axi_wstrb
C_S_AXI_DATA_WIDTH != s_axi_wvalid
C_S_AXI_DATA_WIDTH != s_axi_bvalid
C_S_AXI_DATA_WIDTH < s_axi_araddr
C_S_AXI_DATA_WIDTH != m_axi_bid
C_S_AXI_DATA_WIDTH != HW_reset
C_S_AXI_DATA_WIDTH < HW_r_base_addr
C_S_AXI_DATA_WIDTH < HW_w_base_addr
C_S_AXI_DATA_WIDTH != delay
C_S_AXI_DATA_WIDTH > orig(aresetn)
C_S_AXI_DATA_WIDTH != orig(intr_line_r)
C_S_AXI_DATA_WIDTH != orig(s_axi_awaddr)
C_S_AXI_DATA_WIDTH != orig(s_axi_awvalid)
C_S_AXI_DATA_WIDTH > orig(s_axi_awready)
C_S_AXI_DATA_WIDTH < orig(s_axi_wdata)
C_S_AXI_DATA_WIDTH < orig(s_axi_wstrb)
C_S_AXI_DATA_WIDTH != orig(s_axi_wvalid)
C_S_AXI_DATA_WIDTH != orig(s_axi_bvalid)
C_S_AXI_DATA_WIDTH != orig(m_axi_bid)
C_S_AXI_DATA_WIDTH != orig(HW_reset)
C_S_AXI_DATA_WIDTH != orig(delay)
C_S_AXI_ADDR_WIDTH > LOG_MAX_OUTS_TRAN
C_S_AXI_ADDR_WIDTH < MAX_OUTS_TRANS
C_S_AXI_ADDR_WIDTH < C_M_TARGET_SLAVE_BASE_ADDR
C_S_AXI_ADDR_WIDTH > C_M_AXI_ID_WIDTH
C_S_AXI_ADDR_WIDTH > aresetn
C_S_AXI_ADDR_WIDTH > done
C_S_AXI_ADDR_WIDTH != intr_line_r
C_S_AXI_ADDR_WIDTH != s_axi_awaddr
C_S_AXI_ADDR_WIDTH != s_axi_awvalid
C_S_AXI_ADDR_WIDTH > s_axi_awready
C_S_AXI_ADDR_WIDTH < s_axi_wdata
C_S_AXI_ADDR_WIDTH < s_axi_wstrb
C_S_AXI_ADDR_WIDTH != s_axi_wvalid
C_S_AXI_ADDR_WIDTH != s_axi_bvalid
C_S_AXI_ADDR_WIDTH < s_axi_araddr
C_S_AXI_ADDR_WIDTH != m_axi_bid
C_S_AXI_ADDR_WIDTH != HW_reset
C_S_AXI_ADDR_WIDTH < HW_r_base_addr
C_S_AXI_ADDR_WIDTH < HW_w_base_addr
C_S_AXI_ADDR_WIDTH != delay
C_S_AXI_ADDR_WIDTH > orig(aresetn)
C_S_AXI_ADDR_WIDTH != orig(intr_line_r)
C_S_AXI_ADDR_WIDTH != orig(s_axi_awaddr)
C_S_AXI_ADDR_WIDTH != orig(s_axi_awvalid)
C_S_AXI_ADDR_WIDTH > orig(s_axi_awready)
C_S_AXI_ADDR_WIDTH < orig(s_axi_wdata)
C_S_AXI_ADDR_WIDTH < orig(s_axi_wstrb)
C_S_AXI_ADDR_WIDTH != orig(s_axi_wvalid)
C_S_AXI_ADDR_WIDTH != orig(s_axi_bvalid)
C_S_AXI_ADDR_WIDTH != orig(m_axi_bid)
C_S_AXI_ADDR_WIDTH != orig(HW_reset)
C_S_AXI_ADDR_WIDTH != orig(delay)
LOG_MAX_OUTS_TRAN < MAX_OUTS_TRANS
LOG_MAX_OUTS_TRAN < C_M_TARGET_SLAVE_BASE_ADDR
LOG_MAX_OUTS_TRAN > C_M_AXI_ID_WIDTH
LOG_MAX_OUTS_TRAN > aresetn
LOG_MAX_OUTS_TRAN > done
LOG_MAX_OUTS_TRAN != intr_line_r
LOG_MAX_OUTS_TRAN != s_axi_awaddr
LOG_MAX_OUTS_TRAN != s_axi_awvalid
LOG_MAX_OUTS_TRAN > s_axi_awready
LOG_MAX_OUTS_TRAN < s_axi_wdata
LOG_MAX_OUTS_TRAN < s_axi_wstrb
LOG_MAX_OUTS_TRAN != s_axi_wvalid
LOG_MAX_OUTS_TRAN != s_axi_bvalid
LOG_MAX_OUTS_TRAN < s_axi_araddr
LOG_MAX_OUTS_TRAN != m_axi_bid
LOG_MAX_OUTS_TRAN != HW_reset
LOG_MAX_OUTS_TRAN < HW_r_base_addr
LOG_MAX_OUTS_TRAN < HW_w_base_addr
LOG_MAX_OUTS_TRAN != delay
LOG_MAX_OUTS_TRAN > orig(aresetn)
LOG_MAX_OUTS_TRAN != orig(intr_line_r)
LOG_MAX_OUTS_TRAN != orig(s_axi_awaddr)
LOG_MAX_OUTS_TRAN != orig(s_axi_awvalid)
LOG_MAX_OUTS_TRAN > orig(s_axi_awready)
LOG_MAX_OUTS_TRAN < orig(s_axi_wdata)
LOG_MAX_OUTS_TRAN < orig(s_axi_wstrb)
LOG_MAX_OUTS_TRAN != orig(s_axi_wvalid)
LOG_MAX_OUTS_TRAN != orig(s_axi_bvalid)
LOG_MAX_OUTS_TRAN != orig(m_axi_bid)
LOG_MAX_OUTS_TRAN != orig(HW_reset)
LOG_MAX_OUTS_TRAN != orig(delay)
MAX_OUTS_TRANS < C_M_TARGET_SLAVE_BASE_ADDR
MAX_OUTS_TRANS > C_M_AXI_ID_WIDTH
MAX_OUTS_TRANS > aresetn
MAX_OUTS_TRANS > done
MAX_OUTS_TRANS != intr_line_r
MAX_OUTS_TRANS != s_axi_awaddr
MAX_OUTS_TRANS != s_axi_awvalid
MAX_OUTS_TRANS > s_axi_awready
MAX_OUTS_TRANS < s_axi_wdata
MAX_OUTS_TRANS < s_axi_wstrb
MAX_OUTS_TRANS != s_axi_wvalid
MAX_OUTS_TRANS != s_axi_bvalid
MAX_OUTS_TRANS < s_axi_araddr
MAX_OUTS_TRANS != m_axi_bid
MAX_OUTS_TRANS != HW_reset
MAX_OUTS_TRANS < HW_r_base_addr
MAX_OUTS_TRANS < HW_w_base_addr
MAX_OUTS_TRANS != delay
MAX_OUTS_TRANS > orig(aresetn)
MAX_OUTS_TRANS != orig(intr_line_r)
MAX_OUTS_TRANS != orig(s_axi_awaddr)
MAX_OUTS_TRANS != orig(s_axi_awvalid)
MAX_OUTS_TRANS > orig(s_axi_awready)
MAX_OUTS_TRANS < orig(s_axi_wdata)
MAX_OUTS_TRANS < orig(s_axi_wstrb)
MAX_OUTS_TRANS != orig(s_axi_wvalid)
MAX_OUTS_TRANS != orig(s_axi_bvalid)
MAX_OUTS_TRANS != orig(m_axi_bid)
MAX_OUTS_TRANS != orig(HW_reset)
MAX_OUTS_TRANS != orig(delay)
C_M_TARGET_SLAVE_BASE_ADDR > C_M_AXI_ID_WIDTH
C_M_TARGET_SLAVE_BASE_ADDR > aresetn
C_M_TARGET_SLAVE_BASE_ADDR > done
C_M_TARGET_SLAVE_BASE_ADDR != intr_line_r
C_M_TARGET_SLAVE_BASE_ADDR != s_axi_awaddr
C_M_TARGET_SLAVE_BASE_ADDR != s_axi_awvalid
C_M_TARGET_SLAVE_BASE_ADDR > s_axi_awready
C_M_TARGET_SLAVE_BASE_ADDR < s_axi_wdata
C_M_TARGET_SLAVE_BASE_ADDR < s_axi_wstrb
C_M_TARGET_SLAVE_BASE_ADDR != s_axi_wvalid
C_M_TARGET_SLAVE_BASE_ADDR != s_axi_bvalid
C_M_TARGET_SLAVE_BASE_ADDR < s_axi_araddr
C_M_TARGET_SLAVE_BASE_ADDR != m_axi_bid
C_M_TARGET_SLAVE_BASE_ADDR != HW_reset
C_M_TARGET_SLAVE_BASE_ADDR < HW_r_base_addr
C_M_TARGET_SLAVE_BASE_ADDR < HW_w_base_addr
C_M_TARGET_SLAVE_BASE_ADDR != delay
C_M_TARGET_SLAVE_BASE_ADDR > orig(aresetn)
C_M_TARGET_SLAVE_BASE_ADDR != orig(intr_line_r)
C_M_TARGET_SLAVE_BASE_ADDR != orig(s_axi_awaddr)
C_M_TARGET_SLAVE_BASE_ADDR != orig(s_axi_awvalid)
C_M_TARGET_SLAVE_BASE_ADDR > orig(s_axi_awready)
C_M_TARGET_SLAVE_BASE_ADDR < orig(s_axi_wdata)
C_M_TARGET_SLAVE_BASE_ADDR < orig(s_axi_wstrb)
C_M_TARGET_SLAVE_BASE_ADDR != orig(s_axi_wvalid)
C_M_TARGET_SLAVE_BASE_ADDR != orig(s_axi_bvalid)
C_M_TARGET_SLAVE_BASE_ADDR != orig(m_axi_bid)
C_M_TARGET_SLAVE_BASE_ADDR != orig(HW_reset)
C_M_TARGET_SLAVE_BASE_ADDR != orig(delay)
C_M_AXI_ID_WIDTH >= aresetn
C_M_AXI_ID_WIDTH > done
C_M_AXI_ID_WIDTH != intr_line_r
C_M_AXI_ID_WIDTH != s_axi_awaddr
C_M_AXI_ID_WIDTH <= s_axi_awvalid
C_M_AXI_ID_WIDTH >= s_axi_awready
C_M_AXI_ID_WIDTH < s_axi_wdata
C_M_AXI_ID_WIDTH < s_axi_wstrb
C_M_AXI_ID_WIDTH < s_axi_araddr
C_M_AXI_ID_WIDTH != m_axi_bid
C_M_AXI_ID_WIDTH < HW_r_base_addr
C_M_AXI_ID_WIDTH < HW_w_base_addr
C_M_AXI_ID_WIDTH <= delay
C_M_AXI_ID_WIDTH >= orig(aresetn)
C_M_AXI_ID_WIDTH != orig(intr_line_r)
C_M_AXI_ID_WIDTH != orig(s_axi_awaddr)
C_M_AXI_ID_WIDTH <= orig(s_axi_awvalid)
C_M_AXI_ID_WIDTH >= orig(s_axi_awready)
C_M_AXI_ID_WIDTH < orig(s_axi_wdata)
C_M_AXI_ID_WIDTH < orig(s_axi_wstrb)
C_M_AXI_ID_WIDTH != orig(m_axi_bid)
aresetn >= done
aresetn != s_axi_awaddr
aresetn <= s_axi_awvalid
aresetn >= s_axi_awready
aresetn < s_axi_wdata
aresetn < s_axi_wstrb
aresetn < s_axi_araddr
aresetn != m_axi_bid
aresetn != HW_reset
aresetn < HW_r_base_addr
aresetn < HW_w_base_addr
aresetn <= delay
aresetn != orig(s_axi_awaddr)
aresetn <= orig(s_axi_awvalid)
aresetn >= orig(s_axi_awready)
aresetn < orig(s_axi_wdata)
aresetn < orig(s_axi_wstrb)
aresetn != orig(m_axi_bid)
done <= intr_line_r
done <= s_axi_awaddr
done < s_axi_awvalid
done <= s_axi_awready
done < s_axi_wdata
done < s_axi_wstrb
done <= s_axi_wvalid
done <= s_axi_bvalid
done < s_axi_araddr
done <= m_axi_bid
done <= HW_reset
done < HW_r_base_addr
done < HW_w_base_addr
done < delay
done <= orig(aresetn)
done <= orig(intr_line_r)
done <= orig(s_axi_awaddr)
done < orig(s_axi_awvalid)
done <= orig(s_axi_awready)
done < orig(s_axi_wdata)
done < orig(s_axi_wstrb)
done <= orig(s_axi_wvalid)
done <= orig(s_axi_bvalid)
done <= orig(m_axi_bid)
done <= orig(HW_reset)
done <= orig(delay)
intr_line_r <= s_axi_awaddr
intr_line_r <= s_axi_awvalid
intr_line_r <= s_axi_wdata
intr_line_r <= s_axi_wstrb
intr_line_r <= s_axi_wvalid
intr_line_r <= s_axi_bvalid
intr_line_r <= s_axi_araddr
intr_line_r <= m_axi_bid
intr_line_r <= HW_reset
intr_line_r != HW_r_base_addr
intr_line_r != HW_w_base_addr
intr_line_r != delay
intr_line_r <= orig(intr_line_r)
intr_line_r <= orig(s_axi_awaddr)
intr_line_r <= orig(s_axi_awvalid)
intr_line_r <= orig(s_axi_wdata)
intr_line_r <= orig(s_axi_wstrb)
intr_line_r <= orig(s_axi_wvalid)
intr_line_r <= orig(s_axi_bvalid)
intr_line_r <= orig(m_axi_bid)
intr_line_r <= orig(HW_reset)
intr_line_r != orig(delay)
s_axi_awaddr <= s_axi_wstrb
s_axi_awaddr <= s_axi_araddr
s_axi_awaddr >= m_axi_bid
s_axi_awaddr >= HW_reset
s_axi_awaddr != HW_r_base_addr
s_axi_awaddr != HW_w_base_addr
s_axi_awaddr != delay
s_axi_awaddr != orig(aresetn)
s_axi_awaddr >= orig(intr_line_r)
s_axi_awaddr <= orig(s_axi_awaddr)
s_axi_awaddr <= orig(s_axi_wstrb)
s_axi_awaddr >= orig(HW_reset)
s_axi_awaddr != orig(delay)
s_axi_awvalid >= s_axi_awready
s_axi_awvalid <= s_axi_wdata
s_axi_awvalid <= s_axi_wstrb
s_axi_awvalid >= s_axi_bvalid
s_axi_awvalid <= s_axi_araddr
s_axi_awvalid >= m_axi_bid
s_axi_awvalid >= HW_reset
s_axi_awvalid != HW_r_base_addr
s_axi_awvalid != HW_w_base_addr
s_axi_awvalid >= orig(aresetn)
s_axi_awvalid >= orig(intr_line_r)
s_axi_awvalid <= orig(s_axi_awvalid)
s_axi_awvalid >= orig(s_axi_awready)
s_axi_awvalid <= orig(s_axi_wdata)
s_axi_awvalid <= orig(s_axi_wstrb)
s_axi_awvalid >= orig(s_axi_bvalid)
s_axi_awvalid >= orig(HW_reset)
s_axi_awready < s_axi_wdata
s_axi_awready < s_axi_wstrb
s_axi_awready <= s_axi_wvalid
s_axi_awready < s_axi_araddr
s_axi_awready < HW_r_base_addr
s_axi_awready < HW_w_base_addr
s_axi_awready <= delay
s_axi_awready <= orig(aresetn)
s_axi_awready <= orig(s_axi_awvalid)
s_axi_awready >= orig(s_axi_awready)
s_axi_awready < orig(s_axi_wdata)
s_axi_awready < orig(s_axi_wstrb)
s_axi_awready <= orig(s_axi_wvalid)
s_axi_awready <= orig(delay)
s_axi_wdata >= s_axi_wvalid
s_axi_wdata >= s_axi_bvalid
s_axi_wdata <= s_axi_araddr
s_axi_wdata >= m_axi_bid
s_axi_wdata >= HW_reset
s_axi_wdata != HW_r_base_addr
s_axi_wdata != HW_w_base_addr
s_axi_wdata != delay
s_axi_wdata > orig(aresetn)
s_axi_wdata >= orig(intr_line_r)
s_axi_wdata >= orig(s_axi_awvalid)
s_axi_wdata > orig(s_axi_awready)
s_axi_wdata >= orig(s_axi_bvalid)
s_axi_wdata >= orig(m_axi_bid)
s_axi_wdata >= orig(HW_reset)
s_axi_wdata != orig(delay)
s_axi_wstrb >= s_axi_wvalid
s_axi_wstrb >= s_axi_bvalid
s_axi_wstrb <= s_axi_araddr
s_axi_wstrb >= m_axi_bid
s_axi_wstrb >= HW_reset
s_axi_wstrb > HW_r_base_addr
s_axi_wstrb > HW_w_base_addr
s_axi_wstrb != delay
s_axi_wstrb > orig(aresetn)
s_axi_wstrb >= orig(intr_line_r)
s_axi_wstrb >= orig(s_axi_awaddr)
s_axi_wstrb >= orig(s_axi_awvalid)
s_axi_wstrb > orig(s_axi_awready)
s_axi_wstrb <= orig(s_axi_wstrb)
s_axi_wstrb >= orig(s_axi_bvalid)
s_axi_wstrb >= orig(m_axi_bid)
s_axi_wstrb >= orig(HW_reset)
s_axi_wstrb != orig(delay)
s_axi_wvalid <= s_axi_araddr
s_axi_wvalid >= m_axi_bid
s_axi_wvalid >= HW_reset
s_axi_wvalid != HW_r_base_addr
s_axi_wvalid != HW_w_base_addr
s_axi_wvalid >= orig(intr_line_r)
s_axi_wvalid >= orig(s_axi_awready)
s_axi_wvalid <= orig(s_axi_wdata)
s_axi_wvalid <= orig(s_axi_wstrb)
s_axi_wvalid >= orig(m_axi_bid)
s_axi_wvalid >= orig(HW_reset)
s_axi_bvalid <= s_axi_araddr
s_axi_bvalid != HW_r_base_addr
s_axi_bvalid != HW_w_base_addr
s_axi_bvalid <= orig(s_axi_awvalid)
s_axi_bvalid <= orig(s_axi_wdata)
s_axi_bvalid <= orig(s_axi_wstrb)
s_axi_bvalid <= orig(s_axi_bvalid)
s_axi_bvalid != orig(delay)
s_axi_araddr >= m_axi_bid
s_axi_araddr >= HW_reset
s_axi_araddr > HW_r_base_addr
s_axi_araddr > HW_w_base_addr
s_axi_araddr > delay
s_axi_araddr > orig(aresetn)
s_axi_araddr >= orig(intr_line_r)
s_axi_araddr >= orig(s_axi_awaddr)
s_axi_araddr >= orig(s_axi_awvalid)
s_axi_araddr > orig(s_axi_awready)
s_axi_araddr >= orig(s_axi_wdata)
s_axi_araddr >= orig(s_axi_wstrb)
s_axi_araddr >= orig(s_axi_wvalid)
s_axi_araddr >= orig(s_axi_bvalid)
s_axi_araddr >= orig(m_axi_bid)
s_axi_araddr >= orig(HW_reset)
s_axi_araddr > orig(delay)
m_axi_bid >= HW_reset
m_axi_bid != HW_r_base_addr
m_axi_bid != HW_w_base_addr
m_axi_bid != delay
m_axi_bid != orig(aresetn)
m_axi_bid >= orig(intr_line_r)
m_axi_bid <= orig(s_axi_awaddr)
m_axi_bid <= orig(s_axi_awvalid)
m_axi_bid <= orig(s_axi_wdata)
m_axi_bid <= orig(s_axi_wstrb)
m_axi_bid <= orig(s_axi_wvalid)
m_axi_bid <= orig(m_axi_bid)
m_axi_bid >= orig(HW_reset)
m_axi_bid != orig(delay)
HW_reset != HW_r_base_addr
HW_reset != HW_w_base_addr
HW_reset <= orig(s_axi_awaddr)
HW_reset <= orig(s_axi_awvalid)
HW_reset <= orig(s_axi_wdata)
HW_reset <= orig(s_axi_wstrb)
HW_reset <= orig(s_axi_wvalid)
HW_reset <= orig(m_axi_bid)
HW_reset <= orig(HW_reset)
HW_r_base_addr > HW_w_base_addr
HW_r_base_addr != delay
HW_r_base_addr > orig(aresetn)
HW_r_base_addr != orig(intr_line_r)
HW_r_base_addr != orig(s_axi_awaddr)
HW_r_base_addr != orig(s_axi_awvalid)
HW_r_base_addr > orig(s_axi_awready)
HW_r_base_addr != orig(s_axi_wdata)
HW_r_base_addr < orig(s_axi_wstrb)
HW_r_base_addr != orig(s_axi_wvalid)
HW_r_base_addr != orig(s_axi_bvalid)
HW_r_base_addr != orig(m_axi_bid)
HW_r_base_addr != orig(HW_reset)
HW_r_base_addr != orig(delay)
HW_w_base_addr != delay
HW_w_base_addr > orig(aresetn)
HW_w_base_addr != orig(intr_line_r)
HW_w_base_addr != orig(s_axi_awaddr)
HW_w_base_addr != orig(s_axi_awvalid)
HW_w_base_addr > orig(s_axi_awready)
HW_w_base_addr != orig(s_axi_wdata)
HW_w_base_addr < orig(s_axi_wstrb)
HW_w_base_addr != orig(s_axi_wvalid)
HW_w_base_addr != orig(s_axi_bvalid)
HW_w_base_addr != orig(m_axi_bid)
HW_w_base_addr != orig(HW_reset)
HW_w_base_addr != orig(delay)
delay >= orig(aresetn)
delay != orig(intr_line_r)
delay != orig(s_axi_awaddr)
delay >= orig(s_axi_awready)
delay != orig(s_axi_wdata)
delay != orig(s_axi_wstrb)
delay != orig(m_axi_bid)
delay != orig(delay)
orig(aresetn) != orig(s_axi_awaddr)
orig(aresetn) <= orig(s_axi_awvalid)
orig(aresetn) >= orig(s_axi_awready)
orig(aresetn) < orig(s_axi_wdata)
orig(aresetn) < orig(s_axi_wstrb)
orig(aresetn) != orig(m_axi_bid)
orig(aresetn) != orig(HW_reset)
orig(intr_line_r) <= orig(s_axi_awaddr)
orig(intr_line_r) <= orig(s_axi_awvalid)
orig(intr_line_r) <= orig(s_axi_wdata)
orig(intr_line_r) <= orig(s_axi_wstrb)
orig(intr_line_r) <= orig(s_axi_wvalid)
orig(intr_line_r) <= orig(s_axi_bvalid)
orig(intr_line_r) <= orig(m_axi_bid)
orig(intr_line_r) <= orig(HW_reset)
orig(intr_line_r) != orig(delay)
orig(s_axi_awaddr) <= orig(s_axi_wstrb)
orig(s_axi_awaddr) >= orig(m_axi_bid)
orig(s_axi_awaddr) >= orig(HW_reset)
orig(s_axi_awaddr) != orig(delay)
orig(s_axi_awvalid) >= orig(s_axi_awready)
orig(s_axi_awvalid) <= orig(s_axi_wdata)
orig(s_axi_awvalid) <= orig(s_axi_wstrb)
orig(s_axi_awvalid) >= orig(s_axi_bvalid)
orig(s_axi_awvalid) >= orig(m_axi_bid)
orig(s_axi_awvalid) >= orig(HW_reset)
orig(s_axi_awready) < orig(s_axi_wdata)
orig(s_axi_awready) < orig(s_axi_wstrb)
orig(s_axi_awready) <= orig(s_axi_wvalid)
orig(s_axi_awready) <= orig(delay)
orig(s_axi_wdata) >= orig(s_axi_wvalid)
orig(s_axi_wdata) >= orig(s_axi_bvalid)
orig(s_axi_wdata) >= orig(m_axi_bid)
orig(s_axi_wdata) >= orig(HW_reset)
orig(s_axi_wdata) != orig(delay)
orig(s_axi_wstrb) >= orig(s_axi_wvalid)
orig(s_axi_wstrb) >= orig(s_axi_bvalid)
orig(s_axi_wstrb) >= orig(m_axi_bid)
orig(s_axi_wstrb) >= orig(HW_reset)
orig(s_axi_wstrb) != orig(delay)
orig(s_axi_wvalid) >= orig(m_axi_bid)
orig(s_axi_wvalid) >= orig(HW_reset)
orig(m_axi_bid) >= orig(HW_reset)
orig(m_axi_bid) != orig(delay)
===========================================================================
..tick():::EXIT;condition=""1"==s_axi_wvalid && "0"==orig(s_axi_wvalid)"
C_S_AXI_DATA_WIDTH == C_M_AXI_ADDR_WIDTH
C_S_AXI_DATA_WIDTH == C_M_AXI_DATA_WIDTH
C_S_AXI_DATA_WIDTH == orig(C_S_AXI_DATA_WIDTH)
C_S_AXI_DATA_WIDTH == orig(C_M_AXI_ADDR_WIDTH)
C_S_AXI_DATA_WIDTH == orig(C_M_AXI_DATA_WIDTH)
C_S_AXI_ADDR_WIDTH == HW_r_burst_len
C_S_AXI_ADDR_WIDTH == HW_w_burst_len
C_S_AXI_ADDR_WIDTH == orig(C_S_AXI_ADDR_WIDTH)
C_S_AXI_ADDR_WIDTH == orig(HW_r_burst_len)
C_S_AXI_ADDR_WIDTH == orig(HW_w_burst_len)
LOG_MAX_OUTS_TRAN == HW_r_num_trans
LOG_MAX_OUTS_TRAN == HW_w_num_trans
LOG_MAX_OUTS_TRAN == orig(LOG_MAX_OUTS_TRAN)
LOG_MAX_OUTS_TRAN == orig(HW_r_num_trans)
LOG_MAX_OUTS_TRAN == orig(HW_w_num_trans)
MAX_OUTS_TRANS == C_M_AXI_BURST_LEN
MAX_OUTS_TRANS == orig(MAX_OUTS_TRANS)
MAX_OUTS_TRANS == orig(C_M_AXI_BURST_LEN)
C_M_TARGET_SLAVE_BASE_ADDR == orig(C_M_TARGET_SLAVE_BASE_ADDR)
C_M_AXI_ID_WIDTH == C_M_AXI_ARUSER_WIDTH
C_M_AXI_ID_WIDTH == C_M_AXI_AWUSER_WIDTH
C_M_AXI_ID_WIDTH == C_M_AXI_WUSER_WIDTH
C_M_AXI_ID_WIDTH == C_M_AXI_RUSER_WIDTH
C_M_AXI_ID_WIDTH == C_M_AXI_BUSER_WIDTH
C_M_AXI_ID_WIDTH == aresetn
C_M_AXI_ID_WIDTH == s_axi_awvalid
C_M_AXI_ID_WIDTH == s_axi_wvalid
C_M_AXI_ID_WIDTH == s_axi_bready
C_M_AXI_ID_WIDTH == s_axi_rready
C_M_AXI_ID_WIDTH == m_axi_awready
C_M_AXI_ID_WIDTH == m_axi_wready
C_M_AXI_ID_WIDTH == m_axi_bready
C_M_AXI_ID_WIDTH == m_axi_arready
C_M_AXI_ID_WIDTH == HW_data_val
C_M_AXI_ID_WIDTH == init_flag
C_M_AXI_ID_WIDTH == orig(C_M_AXI_ID_WIDTH)
C_M_AXI_ID_WIDTH == orig(C_M_AXI_ARUSER_WIDTH)
C_M_AXI_ID_WIDTH == orig(C_M_AXI_AWUSER_WIDTH)
C_M_AXI_ID_WIDTH == orig(C_M_AXI_WUSER_WIDTH)
C_M_AXI_ID_WIDTH == orig(C_M_AXI_RUSER_WIDTH)
C_M_AXI_ID_WIDTH == orig(C_M_AXI_BUSER_WIDTH)
C_M_AXI_ID_WIDTH == orig(aresetn)
C_M_AXI_ID_WIDTH == orig(s_axi_awvalid)
C_M_AXI_ID_WIDTH == orig(s_axi_bready)
C_M_AXI_ID_WIDTH == orig(s_axi_rready)
C_M_AXI_ID_WIDTH == orig(m_axi_awready)
C_M_AXI_ID_WIDTH == orig(m_axi_wready)
C_M_AXI_ID_WIDTH == orig(m_axi_bready)
C_M_AXI_ID_WIDTH == orig(m_axi_arready)
C_M_AXI_ID_WIDTH == orig(HW_data_val)
C_M_AXI_ID_WIDTH == orig(init_flag)
C_M_AXI_ID_WIDTH == orig(delay)
done == intr_line_r
done == intr_line_w
done == s_axi_awprot
done == s_axi_awready
done == s_axi_wready
done == s_axi_bresp
done == s_axi_bvalid
done == s_axi_arprot
done == s_axi_arready
done == s_axi_rdata
done == s_axi_rresp
done == s_axi_rvalid
done == m_axi_awid
done == m_axi_awaddr
done == m_axi_awlen
done == m_axi_awsize
done == m_axi_awburst
done == m_axi_awlock
done == m_axi_awcache
done == m_axi_awprot
done == m_axi_awqos
done == m_axi_awuser
done == m_axi_awvalid
done == m_axi_wdata
done == m_axi_wstrb
done == m_axi_wlast
done == m_axi_wuser
done == m_axi_wvalid
done == m_axi_bid
done == m_axi_bresp
done == m_axi_buser
done == m_axi_bvalid
done == m_axi_arid
done == m_axi_araddr
done == m_axi_arlen
done == m_axi_arsize
done == m_axi_arburst
done == m_axi_arlock
done == m_axi_arcache
done == m_axi_arprot
done == m_axi_arqos
done == m_axi_aruser
done == m_axi_arvalid
done == m_axi_rid
done == m_axi_rdata
done == m_axi_rresp
done == m_axi_rlast
done == m_axi_ruser
done == m_axi_rvalid
done == HW_reset
done == HW_w_done
done == HW_r_done
done == orig(done)
done == orig(intr_line_r)
done == orig(intr_line_w)
done == orig(s_axi_awprot)
done == orig(s_axi_awready)
done == orig(s_axi_wvalid)
done == orig(s_axi_wready)
done == orig(s_axi_bresp)
done == orig(s_axi_bvalid)
done == orig(s_axi_arprot)
done == orig(s_axi_arready)
done == orig(s_axi_rdata)
done == orig(s_axi_rresp)
done == orig(s_axi_rvalid)
done == orig(m_axi_awid)
done == orig(m_axi_awaddr)
done == orig(m_axi_awlen)
done == orig(m_axi_awsize)
done == orig(m_axi_awburst)
done == orig(m_axi_awlock)
done == orig(m_axi_awcache)
done == orig(m_axi_awprot)
done == orig(m_axi_awqos)
done == orig(m_axi_awuser)
done == orig(m_axi_awvalid)
done == orig(m_axi_wdata)
done == orig(m_axi_wstrb)
done == orig(m_axi_wlast)
done == orig(m_axi_wuser)
done == orig(m_axi_wvalid)
done == orig(m_axi_bid)
done == orig(m_axi_bresp)
done == orig(m_axi_buser)
done == orig(m_axi_bvalid)
done == orig(m_axi_arid)
done == orig(m_axi_araddr)
done == orig(m_axi_arlen)
done == orig(m_axi_arsize)
done == orig(m_axi_arburst)
done == orig(m_axi_arlock)
done == orig(m_axi_arcache)
done == orig(m_axi_arprot)
done == orig(m_axi_arqos)
done == orig(m_axi_aruser)
done == orig(m_axi_arvalid)
done == orig(m_axi_rid)
done == orig(m_axi_rdata)
done == orig(m_axi_rresp)
done == orig(m_axi_rlast)
done == orig(m_axi_ruser)
done == orig(m_axi_rvalid)
done == orig(HW_reset)
done == orig(HW_w_done)
done == orig(HW_r_done)
s_axi_awaddr == orig(s_axi_awaddr)
s_axi_wstrb == orig(s_axi_wstrb)
s_axi_araddr == s_axi_arvalid
s_axi_araddr == m_axi_rready
s_axi_araddr == HW_r_start
s_axi_araddr == HW_w_start
s_axi_araddr == illegal
s_axi_araddr == orig(s_axi_araddr)
s_axi_araddr == orig(s_axi_arvalid)
s_axi_araddr == orig(m_axi_rready)
s_axi_araddr == orig(HW_r_start)
s_axi_araddr == orig(HW_w_start)
s_axi_araddr == orig(illegal)
HW_r_base_addr == orig(HW_r_base_addr)
HW_w_base_addr == orig(HW_w_base_addr)
C_S_AXI_DATA_WIDTH == "100000"
C_S_AXI_ADDR_WIDTH == "1000"
LOG_MAX_OUTS_TRAN == "100"
MAX_OUTS_TRANS == "10000"
C_M_TARGET_SLAVE_BASE_ADDR == "1000000000000000000000000000000"
C_M_AXI_ID_WIDTH == "1"
done == "0"
s_axi_wstrb == "1111"
s_axi_araddr == "x"
HW_r_base_addr == "110000000000000000000000000000"
HW_w_base_addr == "10100000000000000000000000000000"
delay == "2"
===========================================================================
..tick():::EXIT;condition="not("1"==s_axi_wvalid && "0"==orig(s_axi_wvalid))"
C_S_AXI_DATA_WIDTH == C_M_AXI_ADDR_WIDTH
C_S_AXI_DATA_WIDTH == C_M_AXI_DATA_WIDTH
C_S_AXI_DATA_WIDTH == orig(C_S_AXI_DATA_WIDTH)
C_S_AXI_DATA_WIDTH == orig(C_M_AXI_ADDR_WIDTH)
C_S_AXI_DATA_WIDTH == orig(C_M_AXI_DATA_WIDTH)
C_S_AXI_ADDR_WIDTH == HW_r_burst_len
C_S_AXI_ADDR_WIDTH == HW_w_burst_len
C_S_AXI_ADDR_WIDTH == orig(C_S_AXI_ADDR_WIDTH)
C_S_AXI_ADDR_WIDTH == orig(HW_r_burst_len)
C_S_AXI_ADDR_WIDTH == orig(HW_w_burst_len)
LOG_MAX_OUTS_TRAN == HW_r_num_trans
LOG_MAX_OUTS_TRAN == HW_w_num_trans
LOG_MAX_OUTS_TRAN == orig(LOG_MAX_OUTS_TRAN)
LOG_MAX_OUTS_TRAN == orig(HW_r_num_trans)
LOG_MAX_OUTS_TRAN == orig(HW_w_num_trans)
MAX_OUTS_TRANS == C_M_AXI_BURST_LEN
MAX_OUTS_TRANS == orig(MAX_OUTS_TRANS)
MAX_OUTS_TRANS == orig(C_M_AXI_BURST_LEN)
C_M_TARGET_SLAVE_BASE_ADDR == orig(C_M_TARGET_SLAVE_BASE_ADDR)
C_M_AXI_ID_WIDTH == C_M_AXI_ARUSER_WIDTH
C_M_AXI_ID_WIDTH == C_M_AXI_AWUSER_WIDTH
C_M_AXI_ID_WIDTH == C_M_AXI_WUSER_WIDTH
C_M_AXI_ID_WIDTH == C_M_AXI_RUSER_WIDTH
C_M_AXI_ID_WIDTH == C_M_AXI_BUSER_WIDTH
C_M_AXI_ID_WIDTH == s_axi_bready
C_M_AXI_ID_WIDTH == s_axi_rready
C_M_AXI_ID_WIDTH == m_axi_awready
C_M_AXI_ID_WIDTH == m_axi_wready
C_M_AXI_ID_WIDTH == m_axi_bready
C_M_AXI_ID_WIDTH == m_axi_arready
C_M_AXI_ID_WIDTH == HW_data_val
C_M_AXI_ID_WIDTH == orig(C_M_AXI_ID_WIDTH)
C_M_AXI_ID_WIDTH == orig(C_M_AXI_ARUSER_WIDTH)
C_M_AXI_ID_WIDTH == orig(C_M_AXI_AWUSER_WIDTH)
C_M_AXI_ID_WIDTH == orig(C_M_AXI_WUSER_WIDTH)
C_M_AXI_ID_WIDTH == orig(C_M_AXI_RUSER_WIDTH)
C_M_AXI_ID_WIDTH == orig(C_M_AXI_BUSER_WIDTH)
C_M_AXI_ID_WIDTH == orig(s_axi_bready)
C_M_AXI_ID_WIDTH == orig(s_axi_rready)
C_M_AXI_ID_WIDTH == orig(m_axi_awready)
C_M_AXI_ID_WIDTH == orig(m_axi_wready)
C_M_AXI_ID_WIDTH == orig(m_axi_bready)
C_M_AXI_ID_WIDTH == orig(m_axi_arready)
C_M_AXI_ID_WIDTH == orig(HW_data_val)
done == s_axi_awprot
done == s_axi_arprot
done == s_axi_arready
done == m_axi_wuser
done == m_axi_wvalid
done == HW_w_done
done == HW_r_done
done == orig(done)
done == orig(s_axi_awprot)
done == orig(s_axi_arprot)
done == orig(s_axi_arready)
done == orig(m_axi_wuser)
done == orig(m_axi_wvalid)
done == orig(HW_w_done)
done == orig(HW_r_done)
intr_line_r == intr_line_w
intr_line_r == s_axi_bresp
intr_line_r == s_axi_rdata
intr_line_r == s_axi_rresp
intr_line_r == s_axi_rvalid
intr_line_r == m_axi_awid
intr_line_r == m_axi_awaddr
intr_line_r == m_axi_awlen
intr_line_r == m_axi_awsize
intr_line_r == m_axi_awburst
intr_line_r == m_axi_awlock
intr_line_r == m_axi_awcache
intr_line_r == m_axi_awprot
intr_line_r == m_axi_awqos
intr_line_r == m_axi_awuser
intr_line_r == m_axi_awvalid
intr_line_r == m_axi_wdata
intr_line_r == m_axi_wstrb
intr_line_r == m_axi_wlast
intr_line_r == m_axi_arid
intr_line_r == m_axi_araddr
intr_line_r == m_axi_arlen
intr_line_r == m_axi_arsize
intr_line_r == m_axi_arburst
intr_line_r == m_axi_arlock
intr_line_r == m_axi_arcache
intr_line_r == m_axi_arprot
intr_line_r == m_axi_arqos
intr_line_r == m_axi_aruser
intr_line_r == m_axi_arvalid
s_axi_awvalid == init_flag
s_axi_awready == s_axi_wready
s_axi_araddr == s_axi_arvalid
s_axi_araddr == m_axi_rready
s_axi_araddr == HW_r_start
s_axi_araddr == HW_w_start
s_axi_araddr == illegal
s_axi_araddr == orig(s_axi_araddr)
s_axi_araddr == orig(s_axi_arvalid)
s_axi_araddr == orig(m_axi_rready)
s_axi_araddr == orig(HW_r_start)
s_axi_araddr == orig(HW_w_start)
s_axi_araddr == orig(illegal)
m_axi_bid == m_axi_bresp
m_axi_bid == m_axi_buser
m_axi_bid == m_axi_bvalid
m_axi_bid == m_axi_rid
m_axi_bid == m_axi_rdata
m_axi_bid == m_axi_rresp
m_axi_bid == m_axi_rlast
m_axi_bid == m_axi_ruser
m_axi_bid == m_axi_rvalid
HW_r_base_addr == orig(HW_r_base_addr)
HW_w_base_addr == orig(HW_w_base_addr)
orig(intr_line_r) == orig(intr_line_w)
orig(intr_line_r) == orig(s_axi_bresp)
orig(intr_line_r) == orig(s_axi_rdata)
orig(intr_line_r) == orig(s_axi_rresp)
orig(intr_line_r) == orig(s_axi_rvalid)
orig(intr_line_r) == orig(m_axi_awid)
orig(intr_line_r) == orig(m_axi_awaddr)
orig(intr_line_r) == orig(m_axi_awlen)
orig(intr_line_r) == orig(m_axi_awsize)
orig(intr_line_r) == orig(m_axi_awburst)
orig(intr_line_r) == orig(m_axi_awlock)
orig(intr_line_r) == orig(m_axi_awcache)
orig(intr_line_r) == orig(m_axi_awprot)
orig(intr_line_r) == orig(m_axi_awqos)
orig(intr_line_r) == orig(m_axi_awuser)
orig(intr_line_r) == orig(m_axi_awvalid)
orig(intr_line_r) == orig(m_axi_wdata)
orig(intr_line_r) == orig(m_axi_wstrb)
orig(intr_line_r) == orig(m_axi_wlast)
orig(intr_line_r) == orig(m_axi_arid)
orig(intr_line_r) == orig(m_axi_araddr)
orig(intr_line_r) == orig(m_axi_arlen)
orig(intr_line_r) == orig(m_axi_arsize)
orig(intr_line_r) == orig(m_axi_arburst)
orig(intr_line_r) == orig(m_axi_arlock)
orig(intr_line_r) == orig(m_axi_arcache)
orig(intr_line_r) == orig(m_axi_arprot)
orig(intr_line_r) == orig(m_axi_arqos)
orig(intr_line_r) == orig(m_axi_aruser)
orig(intr_line_r) == orig(m_axi_arvalid)
orig(s_axi_awvalid) == orig(init_flag)
orig(s_axi_awready) == orig(s_axi_wready)
orig(m_axi_bid) == orig(m_axi_bresp)
orig(m_axi_bid) == orig(m_axi_buser)
orig(m_axi_bid) == orig(m_axi_bvalid)
orig(m_axi_bid) == orig(m_axi_rid)
orig(m_axi_bid) == orig(m_axi_rdata)
orig(m_axi_bid) == orig(m_axi_rresp)
orig(m_axi_bid) == orig(m_axi_rlast)
orig(m_axi_bid) == orig(m_axi_ruser)
orig(m_axi_bid) == orig(m_axi_rvalid)
C_S_AXI_DATA_WIDTH == "100000"
C_S_AXI_ADDR_WIDTH == "1000"
LOG_MAX_OUTS_TRAN == "100"
MAX_OUTS_TRANS == "10000"
C_M_TARGET_SLAVE_BASE_ADDR == "1000000000000000000000000000000"
C_M_AXI_ID_WIDTH == "1"
aresetn one of { "0", "1" }
done == "0"
intr_line_r one of { "0", "x" }
s_axi_awvalid one of { "1", "x" }
s_axi_awready one of { "0", "1" }
s_axi_wstrb one of { "1111", "x" }
s_axi_wvalid one of { "0", "1", "x" }
s_axi_bvalid one of { "0", "1", "x" }
s_axi_araddr == "x"
m_axi_bid one of { "0", "x" }
HW_reset one of { "0", "1", "x" }
HW_r_base_addr == "110000000000000000000000000000"
HW_w_base_addr == "10100000000000000000000000000000"
orig(aresetn) one of { "0", "1" }
orig(intr_line_r) one of { "0", "x" }
orig(s_axi_awvalid) one of { "1", "x" }
orig(s_axi_awready) one of { "0", "1" }
orig(s_axi_wstrb) one of { "1111", "x" }
orig(s_axi_wvalid) one of { "0", "1", "x" }
orig(s_axi_bvalid) one of { "0", "1", "x" }
orig(m_axi_bid) one of { "0", "x" }
orig(HW_reset) one of { "0", "1", "x" }
C_S_AXI_DATA_WIDTH > C_S_AXI_ADDR_WIDTH
C_S_AXI_DATA_WIDTH > LOG_MAX_OUTS_TRAN
C_S_AXI_DATA_WIDTH > MAX_OUTS_TRANS
C_S_AXI_DATA_WIDTH < C_M_TARGET_SLAVE_BASE_ADDR
C_S_AXI_DATA_WIDTH > C_M_AXI_ID_WIDTH
C_S_AXI_DATA_WIDTH > aresetn
C_S_AXI_DATA_WIDTH > done
C_S_AXI_DATA_WIDTH != intr_line_r
C_S_AXI_DATA_WIDTH != s_axi_awaddr
C_S_AXI_DATA_WIDTH != s_axi_awvalid
C_S_AXI_DATA_WIDTH > s_axi_awready
C_S_AXI_DATA_WIDTH < s_axi_wdata
C_S_AXI_DATA_WIDTH < s_axi_wstrb
C_S_AXI_DATA_WIDTH != s_axi_wvalid
C_S_AXI_DATA_WIDTH != s_axi_bvalid
C_S_AXI_DATA_WIDTH < s_axi_araddr
C_S_AXI_DATA_WIDTH != m_axi_bid
C_S_AXI_DATA_WIDTH != HW_reset
C_S_AXI_DATA_WIDTH < HW_r_base_addr
C_S_AXI_DATA_WIDTH < HW_w_base_addr
C_S_AXI_DATA_WIDTH != delay
C_S_AXI_DATA_WIDTH > orig(aresetn)
C_S_AXI_DATA_WIDTH != orig(intr_line_r)
C_S_AXI_DATA_WIDTH != orig(s_axi_awaddr)
C_S_AXI_DATA_WIDTH != orig(s_axi_awvalid)
C_S_AXI_DATA_WIDTH > orig(s_axi_awready)
C_S_AXI_DATA_WIDTH < orig(s_axi_wdata)
C_S_AXI_DATA_WIDTH < orig(s_axi_wstrb)
C_S_AXI_DATA_WIDTH != orig(s_axi_wvalid)
C_S_AXI_DATA_WIDTH != orig(s_axi_bvalid)
C_S_AXI_DATA_WIDTH != orig(m_axi_bid)
C_S_AXI_DATA_WIDTH != orig(HW_reset)
C_S_AXI_DATA_WIDTH != orig(delay)
C_S_AXI_ADDR_WIDTH > LOG_MAX_OUTS_TRAN
C_S_AXI_ADDR_WIDTH < MAX_OUTS_TRANS
C_S_AXI_ADDR_WIDTH < C_M_TARGET_SLAVE_BASE_ADDR
C_S_AXI_ADDR_WIDTH > C_M_AXI_ID_WIDTH
C_S_AXI_ADDR_WIDTH > aresetn
C_S_AXI_ADDR_WIDTH > done
C_S_AXI_ADDR_WIDTH != intr_line_r
C_S_AXI_ADDR_WIDTH != s_axi_awaddr
C_S_AXI_ADDR_WIDTH != s_axi_awvalid
C_S_AXI_ADDR_WIDTH > s_axi_awready
C_S_AXI_ADDR_WIDTH < s_axi_wdata
C_S_AXI_ADDR_WIDTH < s_axi_wstrb
C_S_AXI_ADDR_WIDTH != s_axi_wvalid
C_S_AXI_ADDR_WIDTH != s_axi_bvalid
C_S_AXI_ADDR_WIDTH < s_axi_araddr
C_S_AXI_ADDR_WIDTH != m_axi_bid
C_S_AXI_ADDR_WIDTH != HW_reset
C_S_AXI_ADDR_WIDTH < HW_r_base_addr
C_S_AXI_ADDR_WIDTH < HW_w_base_addr
C_S_AXI_ADDR_WIDTH != delay
C_S_AXI_ADDR_WIDTH > orig(aresetn)
C_S_AXI_ADDR_WIDTH != orig(intr_line_r)
C_S_AXI_ADDR_WIDTH != orig(s_axi_awaddr)
C_S_AXI_ADDR_WIDTH != orig(s_axi_awvalid)
C_S_AXI_ADDR_WIDTH > orig(s_axi_awready)
C_S_AXI_ADDR_WIDTH < orig(s_axi_wdata)
C_S_AXI_ADDR_WIDTH < orig(s_axi_wstrb)
C_S_AXI_ADDR_WIDTH != orig(s_axi_wvalid)
C_S_AXI_ADDR_WIDTH != orig(s_axi_bvalid)
C_S_AXI_ADDR_WIDTH != orig(m_axi_bid)
C_S_AXI_ADDR_WIDTH != orig(HW_reset)
C_S_AXI_ADDR_WIDTH != orig(delay)
LOG_MAX_OUTS_TRAN < MAX_OUTS_TRANS
LOG_MAX_OUTS_TRAN < C_M_TARGET_SLAVE_BASE_ADDR
LOG_MAX_OUTS_TRAN > C_M_AXI_ID_WIDTH
LOG_MAX_OUTS_TRAN > aresetn
LOG_MAX_OUTS_TRAN > done
LOG_MAX_OUTS_TRAN != intr_line_r
LOG_MAX_OUTS_TRAN != s_axi_awaddr
LOG_MAX_OUTS_TRAN != s_axi_awvalid
LOG_MAX_OUTS_TRAN > s_axi_awready
LOG_MAX_OUTS_TRAN < s_axi_wdata
LOG_MAX_OUTS_TRAN < s_axi_wstrb
LOG_MAX_OUTS_TRAN != s_axi_wvalid
LOG_MAX_OUTS_TRAN != s_axi_bvalid
LOG_MAX_OUTS_TRAN < s_axi_araddr
LOG_MAX_OUTS_TRAN != m_axi_bid
LOG_MAX_OUTS_TRAN != HW_reset
LOG_MAX_OUTS_TRAN < HW_r_base_addr
LOG_MAX_OUTS_TRAN < HW_w_base_addr
LOG_MAX_OUTS_TRAN != delay
LOG_MAX_OUTS_TRAN > orig(aresetn)
LOG_MAX_OUTS_TRAN != orig(intr_line_r)
LOG_MAX_OUTS_TRAN != orig(s_axi_awaddr)
LOG_MAX_OUTS_TRAN != orig(s_axi_awvalid)
LOG_MAX_OUTS_TRAN > orig(s_axi_awready)
LOG_MAX_OUTS_TRAN < orig(s_axi_wdata)
LOG_MAX_OUTS_TRAN < orig(s_axi_wstrb)
LOG_MAX_OUTS_TRAN != orig(s_axi_wvalid)
LOG_MAX_OUTS_TRAN != orig(s_axi_bvalid)
LOG_MAX_OUTS_TRAN != orig(m_axi_bid)
LOG_MAX_OUTS_TRAN != orig(HW_reset)
LOG_MAX_OUTS_TRAN != orig(delay)
MAX_OUTS_TRANS < C_M_TARGET_SLAVE_BASE_ADDR
MAX_OUTS_TRANS > C_M_AXI_ID_WIDTH
MAX_OUTS_TRANS > aresetn
MAX_OUTS_TRANS > done
MAX_OUTS_TRANS != intr_line_r
MAX_OUTS_TRANS != s_axi_awaddr
MAX_OUTS_TRANS != s_axi_awvalid
MAX_OUTS_TRANS > s_axi_awready
MAX_OUTS_TRANS < s_axi_wdata
MAX_OUTS_TRANS < s_axi_wstrb
MAX_OUTS_TRANS != s_axi_wvalid
MAX_OUTS_TRANS != s_axi_bvalid
MAX_OUTS_TRANS < s_axi_araddr
MAX_OUTS_TRANS != m_axi_bid
MAX_OUTS_TRANS != HW_reset
MAX_OUTS_TRANS < HW_r_base_addr
MAX_OUTS_TRANS < HW_w_base_addr
MAX_OUTS_TRANS != delay
MAX_OUTS_TRANS > orig(aresetn)
MAX_OUTS_TRANS != orig(intr_line_r)
MAX_OUTS_TRANS != orig(s_axi_awaddr)
MAX_OUTS_TRANS != orig(s_axi_awvalid)
MAX_OUTS_TRANS > orig(s_axi_awready)
MAX_OUTS_TRANS < orig(s_axi_wdata)
MAX_OUTS_TRANS < orig(s_axi_wstrb)
MAX_OUTS_TRANS != orig(s_axi_wvalid)
MAX_OUTS_TRANS != orig(s_axi_bvalid)
MAX_OUTS_TRANS != orig(m_axi_bid)
MAX_OUTS_TRANS != orig(HW_reset)
MAX_OUTS_TRANS != orig(delay)
C_M_TARGET_SLAVE_BASE_ADDR > C_M_AXI_ID_WIDTH
C_M_TARGET_SLAVE_BASE_ADDR > aresetn
C_M_TARGET_SLAVE_BASE_ADDR > done
C_M_TARGET_SLAVE_BASE_ADDR != intr_line_r
C_M_TARGET_SLAVE_BASE_ADDR != s_axi_awaddr
C_M_TARGET_SLAVE_BASE_ADDR != s_axi_awvalid
C_M_TARGET_SLAVE_BASE_ADDR > s_axi_awready
C_M_TARGET_SLAVE_BASE_ADDR < s_axi_wdata
C_M_TARGET_SLAVE_BASE_ADDR < s_axi_wstrb
C_M_TARGET_SLAVE_BASE_ADDR != s_axi_wvalid
C_M_TARGET_SLAVE_BASE_ADDR != s_axi_bvalid
C_M_TARGET_SLAVE_BASE_ADDR < s_axi_araddr
C_M_TARGET_SLAVE_BASE_ADDR != m_axi_bid
C_M_TARGET_SLAVE_BASE_ADDR != HW_reset
C_M_TARGET_SLAVE_BASE_ADDR < HW_r_base_addr
C_M_TARGET_SLAVE_BASE_ADDR < HW_w_base_addr
C_M_TARGET_SLAVE_BASE_ADDR != delay
C_M_TARGET_SLAVE_BASE_ADDR > orig(aresetn)
C_M_TARGET_SLAVE_BASE_ADDR != orig(intr_line_r)
C_M_TARGET_SLAVE_BASE_ADDR != orig(s_axi_awaddr)
C_M_TARGET_SLAVE_BASE_ADDR != orig(s_axi_awvalid)
C_M_TARGET_SLAVE_BASE_ADDR > orig(s_axi_awready)
C_M_TARGET_SLAVE_BASE_ADDR < orig(s_axi_wdata)
C_M_TARGET_SLAVE_BASE_ADDR < orig(s_axi_wstrb)
C_M_TARGET_SLAVE_BASE_ADDR != orig(s_axi_wvalid)
C_M_TARGET_SLAVE_BASE_ADDR != orig(s_axi_bvalid)
C_M_TARGET_SLAVE_BASE_ADDR != orig(m_axi_bid)
C_M_TARGET_SLAVE_BASE_ADDR != orig(HW_reset)
C_M_TARGET_SLAVE_BASE_ADDR != orig(delay)
C_M_AXI_ID_WIDTH >= aresetn
C_M_AXI_ID_WIDTH > done
C_M_AXI_ID_WIDTH != intr_line_r
C_M_AXI_ID_WIDTH != s_axi_awaddr
C_M_AXI_ID_WIDTH <= s_axi_awvalid
C_M_AXI_ID_WIDTH >= s_axi_awready
C_M_AXI_ID_WIDTH < s_axi_wdata
C_M_AXI_ID_WIDTH < s_axi_wstrb
C_M_AXI_ID_WIDTH < s_axi_araddr
C_M_AXI_ID_WIDTH != m_axi_bid
C_M_AXI_ID_WIDTH < HW_r_base_addr
C_M_AXI_ID_WIDTH < HW_w_base_addr
C_M_AXI_ID_WIDTH <= delay
C_M_AXI_ID_WIDTH >= orig(aresetn)
C_M_AXI_ID_WIDTH != orig(intr_line_r)
C_M_AXI_ID_WIDTH != orig(s_axi_awaddr)
C_M_AXI_ID_WIDTH <= orig(s_axi_awvalid)
C_M_AXI_ID_WIDTH >= orig(s_axi_awready)
C_M_AXI_ID_WIDTH < orig(s_axi_wdata)
C_M_AXI_ID_WIDTH < orig(s_axi_wstrb)
C_M_AXI_ID_WIDTH != orig(m_axi_bid)
aresetn >= done
aresetn != s_axi_awaddr
aresetn <= s_axi_awvalid
aresetn >= s_axi_awready
aresetn < s_axi_wdata
aresetn < s_axi_wstrb
aresetn < s_axi_araddr
aresetn != m_axi_bid
aresetn != HW_reset
aresetn < HW_r_base_addr
aresetn < HW_w_base_addr
aresetn <= delay
aresetn != orig(s_axi_awaddr)
aresetn <= orig(s_axi_awvalid)
aresetn >= orig(s_axi_awready)
aresetn < orig(s_axi_wdata)
aresetn < orig(s_axi_wstrb)
aresetn != orig(m_axi_bid)
done <= intr_line_r
done <= s_axi_awaddr
done < s_axi_awvalid
done <= s_axi_awready
done < s_axi_wdata
done < s_axi_wstrb
done <= s_axi_wvalid
done <= s_axi_bvalid
done < s_axi_araddr
done <= m_axi_bid
done <= HW_reset
done < HW_r_base_addr
done < HW_w_base_addr
done < delay
done <= orig(aresetn)
done <= orig(intr_line_r)
done <= orig(s_axi_awaddr)
done < orig(s_axi_awvalid)
done <= orig(s_axi_awready)
done < orig(s_axi_wdata)
done < orig(s_axi_wstrb)
done <= orig(s_axi_wvalid)
done <= orig(s_axi_bvalid)
done <= orig(m_axi_bid)
done <= orig(HW_reset)
done <= orig(delay)
intr_line_r <= s_axi_awaddr
intr_line_r <= s_axi_awvalid
intr_line_r <= s_axi_wdata
intr_line_r <= s_axi_wstrb
intr_line_r <= s_axi_wvalid
intr_line_r <= s_axi_bvalid
intr_line_r <= s_axi_araddr
intr_line_r <= m_axi_bid
intr_line_r <= HW_reset
intr_line_r != HW_r_base_addr
intr_line_r != HW_w_base_addr
intr_line_r != delay
intr_line_r <= orig(intr_line_r)
intr_line_r <= orig(s_axi_awaddr)
intr_line_r <= orig(s_axi_awvalid)
intr_line_r <= orig(s_axi_wdata)
intr_line_r <= orig(s_axi_wstrb)
intr_line_r <= orig(s_axi_wvalid)
intr_line_r <= orig(s_axi_bvalid)
intr_line_r <= orig(m_axi_bid)
intr_line_r <= orig(HW_reset)
intr_line_r != orig(delay)
s_axi_awaddr <= s_axi_wstrb
s_axi_awaddr <= s_axi_araddr
s_axi_awaddr >= m_axi_bid
s_axi_awaddr >= HW_reset
s_axi_awaddr != HW_r_base_addr
s_axi_awaddr != HW_w_base_addr
s_axi_awaddr != delay
s_axi_awaddr != orig(aresetn)
s_axi_awaddr >= orig(intr_line_r)
s_axi_awaddr <= orig(s_axi_wstrb)
s_axi_awaddr >= orig(HW_reset)
s_axi_awaddr != orig(delay)
s_axi_awvalid >= s_axi_awready
s_axi_awvalid <= s_axi_wdata
s_axi_awvalid <= s_axi_wstrb
s_axi_awvalid >= s_axi_bvalid
s_axi_awvalid <= s_axi_araddr
s_axi_awvalid >= m_axi_bid
s_axi_awvalid >= HW_reset
s_axi_awvalid != HW_r_base_addr
s_axi_awvalid != HW_w_base_addr
s_axi_awvalid >= orig(aresetn)
s_axi_awvalid >= orig(intr_line_r)
s_axi_awvalid <= orig(s_axi_awvalid)
s_axi_awvalid >= orig(s_axi_awready)
s_axi_awvalid <= orig(s_axi_wdata)
s_axi_awvalid <= orig(s_axi_wstrb)
s_axi_awvalid >= orig(s_axi_bvalid)
s_axi_awvalid >= orig(HW_reset)
s_axi_awready < s_axi_wdata
s_axi_awready < s_axi_wstrb
s_axi_awready <= s_axi_wvalid
s_axi_awready < s_axi_araddr
s_axi_awready < HW_r_base_addr
s_axi_awready < HW_w_base_addr
s_axi_awready <= delay
s_axi_awready <= orig(aresetn)
s_axi_awready <= orig(s_axi_awvalid)
s_axi_awready < orig(s_axi_wdata)
s_axi_awready < orig(s_axi_wstrb)
s_axi_awready <= orig(s_axi_wvalid)
s_axi_awready <= orig(delay)
s_axi_wdata >= s_axi_wvalid
s_axi_wdata >= s_axi_bvalid
s_axi_wdata <= s_axi_araddr
s_axi_wdata >= m_axi_bid
s_axi_wdata >= HW_reset
s_axi_wdata != HW_r_base_addr
s_axi_wdata != HW_w_base_addr
s_axi_wdata != delay
s_axi_wdata > orig(aresetn)
s_axi_wdata >= orig(intr_line_r)
s_axi_wdata >= orig(s_axi_awvalid)
s_axi_wdata > orig(s_axi_awready)
s_axi_wdata <= orig(s_axi_wdata)
s_axi_wdata >= orig(s_axi_bvalid)
s_axi_wdata >= orig(m_axi_bid)
s_axi_wdata >= orig(HW_reset)
s_axi_wdata != orig(delay)
s_axi_wstrb >= s_axi_wvalid
s_axi_wstrb >= s_axi_bvalid
s_axi_wstrb <= s_axi_araddr
s_axi_wstrb >= m_axi_bid
s_axi_wstrb >= HW_reset
s_axi_wstrb > HW_r_base_addr
s_axi_wstrb > HW_w_base_addr
s_axi_wstrb != delay
s_axi_wstrb > orig(aresetn)
s_axi_wstrb >= orig(intr_line_r)
s_axi_wstrb >= orig(s_axi_awaddr)
s_axi_wstrb >= orig(s_axi_awvalid)
s_axi_wstrb > orig(s_axi_awready)
s_axi_wstrb <= orig(s_axi_wstrb)
s_axi_wstrb >= orig(s_axi_bvalid)
s_axi_wstrb >= orig(m_axi_bid)
s_axi_wstrb >= orig(HW_reset)
s_axi_wstrb != orig(delay)
s_axi_wvalid <= s_axi_araddr
s_axi_wvalid >= m_axi_bid
s_axi_wvalid >= HW_reset
s_axi_wvalid != HW_r_base_addr
s_axi_wvalid != HW_w_base_addr
s_axi_wvalid >= orig(intr_line_r)
s_axi_wvalid <= orig(s_axi_wdata)
s_axi_wvalid <= orig(s_axi_wstrb)
s_axi_wvalid <= orig(s_axi_wvalid)
s_axi_wvalid >= orig(m_axi_bid)
s_axi_wvalid >= orig(HW_reset)
s_axi_bvalid <= s_axi_araddr
s_axi_bvalid != HW_r_base_addr
s_axi_bvalid != HW_w_base_addr
s_axi_bvalid <= orig(s_axi_awvalid)
s_axi_bvalid <= orig(s_axi_wdata)
s_axi_bvalid <= orig(s_axi_wstrb)
s_axi_araddr >= m_axi_bid
s_axi_araddr >= HW_reset
s_axi_araddr > HW_r_base_addr
s_axi_araddr > HW_w_base_addr
s_axi_araddr > delay
s_axi_araddr > orig(aresetn)
s_axi_araddr >= orig(intr_line_r)
s_axi_araddr >= orig(s_axi_awaddr)
s_axi_araddr >= orig(s_axi_awvalid)
s_axi_araddr > orig(s_axi_awready)
s_axi_araddr >= orig(s_axi_wdata)
s_axi_araddr >= orig(s_axi_wstrb)
s_axi_araddr >= orig(s_axi_wvalid)
s_axi_araddr >= orig(s_axi_bvalid)
s_axi_araddr >= orig(m_axi_bid)
s_axi_araddr >= orig(HW_reset)
s_axi_araddr > orig(delay)
m_axi_bid >= HW_reset
m_axi_bid != HW_r_base_addr
m_axi_bid != HW_w_base_addr
m_axi_bid != delay
m_axi_bid != orig(aresetn)
m_axi_bid >= orig(intr_line_r)
m_axi_bid <= orig(s_axi_awaddr)
m_axi_bid <= orig(s_axi_awvalid)
m_axi_bid <= orig(s_axi_wdata)
m_axi_bid <= orig(s_axi_wstrb)
m_axi_bid <= orig(s_axi_wvalid)
m_axi_bid <= orig(m_axi_bid)
m_axi_bid >= orig(HW_reset)
m_axi_bid != orig(delay)
HW_reset != HW_r_base_addr
HW_reset != HW_w_base_addr
HW_reset <= orig(s_axi_awaddr)
HW_reset <= orig(s_axi_awvalid)
HW_reset <= orig(s_axi_wdata)
HW_reset <= orig(s_axi_wstrb)
HW_reset <= orig(s_axi_wvalid)
HW_reset <= orig(m_axi_bid)
HW_reset <= orig(HW_reset)
HW_r_base_addr > HW_w_base_addr
HW_r_base_addr != delay
HW_r_base_addr > orig(aresetn)
HW_r_base_addr != orig(intr_line_r)
HW_r_base_addr != orig(s_axi_awaddr)
HW_r_base_addr != orig(s_axi_awvalid)
HW_r_base_addr > orig(s_axi_awready)
HW_r_base_addr != orig(s_axi_wdata)
HW_r_base_addr < orig(s_axi_wstrb)
HW_r_base_addr != orig(s_axi_wvalid)
HW_r_base_addr != orig(s_axi_bvalid)
HW_r_base_addr != orig(m_axi_bid)
HW_r_base_addr != orig(HW_reset)
HW_r_base_addr != orig(delay)
HW_w_base_addr != delay
HW_w_base_addr > orig(aresetn)
HW_w_base_addr != orig(intr_line_r)
HW_w_base_addr != orig(s_axi_awaddr)
HW_w_base_addr != orig(s_axi_awvalid)
HW_w_base_addr > orig(s_axi_awready)
HW_w_base_addr != orig(s_axi_wdata)
HW_w_base_addr < orig(s_axi_wstrb)
HW_w_base_addr != orig(s_axi_wvalid)
HW_w_base_addr != orig(s_axi_bvalid)
HW_w_base_addr != orig(m_axi_bid)
HW_w_base_addr != orig(HW_reset)
HW_w_base_addr != orig(delay)
delay >= orig(aresetn)
delay != orig(intr_line_r)
delay != orig(s_axi_awaddr)
delay >= orig(s_axi_awready)
delay != orig(s_axi_wdata)
delay != orig(s_axi_wstrb)
delay != orig(m_axi_bid)
delay != orig(delay)
orig(aresetn) != orig(s_axi_awaddr)
orig(aresetn) <= orig(s_axi_awvalid)
orig(aresetn) >= orig(s_axi_awready)
orig(aresetn) < orig(s_axi_wdata)
orig(aresetn) < orig(s_axi_wstrb)
orig(aresetn) != orig(m_axi_bid)
orig(aresetn) != orig(HW_reset)
orig(intr_line_r) <= orig(s_axi_awaddr)
orig(intr_line_r) <= orig(s_axi_awvalid)
orig(intr_line_r) <= orig(s_axi_wdata)
orig(intr_line_r) <= orig(s_axi_wstrb)
orig(intr_line_r) <= orig(s_axi_wvalid)
orig(intr_line_r) <= orig(s_axi_bvalid)
orig(intr_line_r) <= orig(m_axi_bid)
orig(intr_line_r) <= orig(HW_reset)
orig(intr_line_r) != orig(delay)
orig(s_axi_awaddr) <= orig(s_axi_wstrb)
orig(s_axi_awaddr) >= orig(m_axi_bid)
orig(s_axi_awaddr) >= orig(HW_reset)
orig(s_axi_awaddr) != orig(delay)
orig(s_axi_awvalid) >= orig(s_axi_awready)
orig(s_axi_awvalid) <= orig(s_axi_wdata)
orig(s_axi_awvalid) <= orig(s_axi_wstrb)
orig(s_axi_awvalid) >= orig(s_axi_bvalid)
orig(s_axi_awvalid) >= orig(m_axi_bid)
orig(s_axi_awvalid) >= orig(HW_reset)
orig(s_axi_awready) < orig(s_axi_wdata)
orig(s_axi_awready) < orig(s_axi_wstrb)
orig(s_axi_awready) <= orig(s_axi_wvalid)
orig(s_axi_awready) <= orig(delay)
orig(s_axi_wdata) >= orig(s_axi_wvalid)
orig(s_axi_wdata) >= orig(s_axi_bvalid)
orig(s_axi_wdata) >= orig(m_axi_bid)
orig(s_axi_wdata) >= orig(HW_reset)
orig(s_axi_wdata) != orig(delay)
orig(s_axi_wstrb) >= orig(s_axi_wvalid)
orig(s_axi_wstrb) >= orig(s_axi_bvalid)
orig(s_axi_wstrb) >= orig(m_axi_bid)
orig(s_axi_wstrb) >= orig(HW_reset)
orig(s_axi_wstrb) != orig(delay)
orig(s_axi_wvalid) >= orig(m_axi_bid)
orig(s_axi_wvalid) >= orig(HW_reset)
orig(m_axi_bid) >= orig(HW_reset)
orig(m_axi_bid) != orig(delay)
Exiting Daikon.
