- 21:25
	- Thoughts about pipeline in vertical fusion
		- Current solution:
			- First insert copy for ddr op
			- then optimize schedule
			- then add control edge to make sure the execution is DFS order
		- After adding edges to control DPU/DSP/DMA order + VF/Temporal Tiling order inside
			- DMA DPU
			- DMA DPU
			- D DPU