
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: B[1] (input port clocked by __VIRTUAL_CLK__)
Endpoint: P[2] (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     1    0.002672    0.019868    0.009845    2.009845 ^ B[1] (in)
                                                         B[1] (net)
                      0.019868    0.000000    2.009845 ^ input4/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.004496    0.064920    0.085482    2.095328 ^ input4/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net4 (net)
                      0.064920    0.000014    2.095341 ^ _1_/A (sky130_fd_sc_hd__and2_1)
     1    0.002621    0.046054    0.115332    2.210673 ^ _1_/X (sky130_fd_sc_hd__and2_1)
                                                         pp1 (net)
                      0.046054    0.000006    2.210679 ^ _5_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.003910    0.056209    0.089854    2.300532 ^ _5_/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net7 (net)
                      0.056209    0.000025    2.300557 ^ output7/A (sky130_fd_sc_hd__buf_2)
     1    0.034016    0.168921    0.201786    2.502343 ^ output7/X (sky130_fd_sc_hd__buf_2)
                                                         P[2] (net)
                      0.168921    0.000086    2.502430 ^ P[2] (out)
                                              2.502430   data arrival time

                      0.000000   10.000000   10.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -2.502430   data arrival time
---------------------------------------------------------------------------------------------
                                              5.247571   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 SARSA_WInd_e9_8/HI
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_tt_025C_1v80: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_tt_025C_1v80: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_tt_025C_1v80: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There is 1 unconstrained endpoint.
  P[3]
