/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (C) 2020 MediaTek Inc.
 */

#ifndef __MTK_CPUFREQ_STRUCT_H__
#define __MTK_CPUFREQ_STRUCT_H__

#include <linux/cpufreq.h>
#include "mtk_cpufreq_config.h"
#define NR_FREQ		16
#define IMAX_EN_RATIO_TBL_NUM 2
#define ARRAY_COL_SIZE	4

/* Table Define */
#define OP(khz, volt) {		\
	.cpufreq_khz = khz,	\
	.cpufreq_volt = volt,	\
}

struct mt_cpu_freq_info {
	unsigned int cpufreq_khz;
	unsigned int cpufreq_volt;
};

struct opp_tbl_info {
	struct mt_cpu_freq_info *const opp_tbl;
	const int size;
};

#define FP(pos, clk) {		\
	.pos_div = pos,		\
	.clk_div = clk,		\
}

struct mt_cpu_freq_method {
	char pos_div;
	char clk_div;
};

struct opp_tbl_m_info {
	struct mt_cpu_freq_method *const opp_tbl_m;
};

struct cpudvfs_doe {
	u32 dts_opp_tbl[NR_MT_CPU_DVFS][NR_FREQ * ARRAY_COL_SIZE];
	unsigned int doe_flag;
	unsigned int state;
	unsigned int change_flag;
	unsigned int lt_rs_t;
	unsigned int lt_dw_t;
	unsigned int bg_rs_t;
	unsigned int bg_dw_t;
	char *dtsn[NR_MT_CPU_DVFS];
};

struct mt_cpu_dvfs {
	const char *name;
	const enum mt_cpu_dvfs_id id;
	unsigned int cpu_id;
	unsigned int cpu_level;
	struct cpufreq_policy *mt_policy;
	enum mt_cpu_dvfs_buck_id Vproc_buck_id;
	enum mt_cpu_dvfs_buck_id Vsram_buck_id;
	enum mt_cpu_dvfs_pll_id Pll_id;
	struct mt_cpu_freq_method *freq_tbl;	/* Frequency table */
	struct mt_cpu_freq_info *opp_tbl;	/* OPP table */
	int nr_opp_tbl;		/* size for OPP table */
	int idx_opp_tbl;	/* current OPP idx */
	int idx_opp_ppm_base;	/* ppm update base */
	int idx_opp_ppm_limit;	/* ppm update limit */
	int armpll_is_available;	/* For CCI clock switch flag */
	int idx_normal_max_opp;	/* idx for normal max OPP */
	/* freq table for cpufreq */
	struct cpufreq_frequency_table *freq_tbl_for_cpufreq;

	/* enable/disable DVFS function */
	bool dvfs_disable_by_suspend;
	bool dvfs_disable_by_procfs;

	/* turbo mode */
	unsigned int turbo_mode;
};

struct buck_ctrl_t {
	const char *name;
	enum mt_cpu_dvfs_buck_id buck_id;
	unsigned int cur_volt;
	unsigned int fix_volt;
	struct buck_ctrl_ops *buck_ops;
};

struct buck_ctrl_ops {
	/* return volt (mV * 100) */
	unsigned int (*get_cur_volt)(struct buck_ctrl_t *buck_p);
	/* set volt (mv * 100) */
	int (*set_cur_volt)(struct buck_ctrl_t *buck_p, unsigned int volt);
	unsigned int (*transfer2pmicval)(unsigned int volt);
	unsigned int (*transfer2volt)(unsigned int val);
	unsigned int (*settletime)(unsigned int ori, unsigned int target);
};

struct pll_ctrl_t {
	const char *name;
	enum mt_cpu_dvfs_pll_id pll_id;
	unsigned int *armpll_addr;
	int hopping_id;
	unsigned int *armpll_div_addr;
	int armpll_div_l;
	int armpll_div_h;
	int pll_muxsel_l;
	int pll_muxsel_h;
	struct pll_ctrl_ops *pll_ops;
};

struct pll_ctrl_ops {
	/* return khz */
	unsigned int (*get_cur_freq)(struct pll_ctrl_t *pll_p);
	/* int (*set_cur_freq)(struct pll_ctrl_t *pll_p, unsigned int freq); */
	void (*set_armpll_dds)(struct pll_ctrl_t *pll_p, unsigned int vco,
							unsigned int pos_div);
	void (*set_armpll_posdiv)(struct pll_ctrl_t *pll_p,
							unsigned int pos_div);
	void (*set_armpll_clkdiv)(struct pll_ctrl_t *pll_p,
							unsigned int clk_div);
	void (*set_freq_hopping)(struct pll_ctrl_t *pll_p, unsigned int dds);
	void (*clksrc_switch)(struct pll_ctrl_t *pll_p, enum top_ckmuxsel sel);
	enum top_ckmuxsel (*get_clksrc)(struct pll_ctrl_t *pll_p);
	int (*set_sync_dcm)(unsigned int mhz); /* set mhz */
};

#endif	/* __MTK_CPUFREQ_STRUCT_H__ */
