#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Apr  3 08:41:53 2025
# Process ID: 21956
# Current directory: C:/workspace/rubik/project_rubik
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8304 C:\workspace\rubik\project_rubik\project_rubik.xpr
# Log file: C:/workspace/rubik/project_rubik/vivado.log
# Journal file: C:/workspace/rubik/project_rubik\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/workspace/rubik/project_rubik/project_rubik.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/../../../AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx_2019/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 747.973 ; gain = 145.578
open_bd_design {C:/workspace/rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/design1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:module_ref:rubik_resolver:1.0 - rubik_resolver_0
Adding component instance block -- xilinx.com:module_ref:memory_reader:1.0 - memory_reader_0
Successfully read diagram <design1> from BD file <C:/workspace/rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/design1.bd>
open_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 957.332 ; gain = 0.000
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USB0_PERIPHERAL_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
update_compile_order -fileset sources_1
save_bd_design
Wrote  : <C:\workspace\rubik\project_rubik\project_rubik.srcs\sources_1\bd\design1\design1.bd> 
Wrote  : <C:/workspace/rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/ui/bd_83de4e73.ui> 
validate_bd_design
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /rubik_resolver_0/i_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /memory_reader_0/i_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /memory_reader_0/bram_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design1_memory_reader_0_0_bram_clk 
reset_run design1_processing_system7_0_0_synth_1
save_bd_design
Wrote  : <C:\workspace\rubik\project_rubik\project_rubik.srcs\sources_1\bd\design1\design1.bd> 
reset_run synth_1
launch_runs synth_1 -jobs 12
INFO: [BD 41-1662] The design 'design1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/workspace/rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/synth/design1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/workspace/rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/sim/design1.v
VHDL Output written to : C:/workspace/rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/hdl/design1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block memory_reader_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rubik_resolver_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/workspace/rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/ip/design1_axi_smc_0/bd_0/hw_handoff/design1_axi_smc_0.hwh
Generated Block Design Tcl file c:/workspace/rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/ip/design1_axi_smc_0/bd_0/hw_handoff/design1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/workspace/rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/ip/design1_axi_smc_0/bd_0/synth/design1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
Exporting to file C:/workspace/rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/hw_handoff/design1.hwh
Generated Block Design Tcl file C:/workspace/rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/hw_handoff/design1_bd.tcl
Generated Hardware Definition File C:/workspace/rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/synth/design1.hwdef
[Thu Apr  3 08:49:23 2025] Launched design1_processing_system7_0_0_synth_1...
Run output will be captured here: C:/workspace/rubik/project_rubik/project_rubik.runs/design1_processing_system7_0_0_synth_1/runme.log
[Thu Apr  3 08:49:23 2025] Launched synth_1...
Run output will be captured here: C:/workspace/rubik/project_rubik/project_rubik.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1217.941 ; gain = 259.191
set_property location {2 453 244} [get_bd_cells axi_smc]
set_property location {2 559 246} [get_bd_cells axi_smc]
save_bd_design
Wrote  : <C:/workspace/rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/ui/bd_83de4e73.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Apr  3 09:07:14 2025] Launched impl_1...
Run output will be captured here: C:/workspace/rubik/project_rubik/project_rubik.runs/impl_1/runme.log
file copy -force C:/workspace/rubik/project_rubik/project_rubik.runs/impl_1/design1_wrapper.sysdef D://design1_wrapper.hdf

file copy -force C:/workspace/rubik/project_rubik/project_rubik.runs/impl_1/design1_wrapper.sysdef C:/workspace/rubik/project_rubik/project_rubik.sdk/design1_wrapper.hdf

launch_sdk -workspace C:/workspace/rubik/project_rubik/project_rubik.sdk -hwspec C:/workspace/rubik/project_rubik/project_rubik.sdk/design1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/workspace/rubik/project_rubik/project_rubik.sdk -hwspec C:/workspace/rubik/project_rubik/project_rubik.sdk/design1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr  3 09:24:57 2025...
