$date
	Sun Feb 17 10:07:23 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module carrySaveAdder_tb $end
$var wire 1 ! sum $end
$var reg 1 " clk $end
$var reg 1 # rst_n $end
$var reg 1 $ x $end
$var reg 1 % y $end
$scope module uut $end
$var wire 1 & car2 $end
$var wire 1 " clk $end
$var wire 1 # rst_n $end
$var wire 1 $ x $end
$var wire 1 % y $end
$var wire 1 ' hsum1 $end
$var wire 1 ( car1 $end
$var reg 1 ) sc $end
$var reg 1 ! sum $end
$scope module adder $end
$var wire 1 % d0 $end
$var wire 1 ) d1 $end
$var wire 1 ' hasum $end
$var wire 1 ( co $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#5
1"
#10
0"
1#
#15
1"
#20
1&
1'
0"
1%
1$
#25
0&
0'
1(
1)
1"
#30
1&
1'
0(
0"
0%
#35
1"
#40
0&
0'
1(
0"
1%
#45
1!
1"
#50
1'
0(
0"
0%
0$
#55
0'
0)
1"
#60
0"
#65
0!
1"
#70
0"
#75
