<?xml version="1.0" encoding="UTF-8"?>
<root>
  <macros>
    <macro>
        <type>IOBUF</type>
        <cells>
            <internal>
                <name>IBUF</name>
                <type>IBUF</type>
            </internal>
            <internal>
                <name>OBUFT</name>
                <type>OBUFT</type>
            </internal>
        </cells>
        <rpms>
            <rpm>
              <type>IOB33</type>
              <internal>
                <name>IBUF</name>
                <bel>
                  <id>
                    <site_type>IOB33</site_type>
                    <name>INBUF_EN</name>
                  </id>
                </bel>
                <rloc>X0Y0</rloc>
              </internal>
              <internal>
                <name>OBUFT</name>
                <bel>
                  <id>
                    <site_type>IOB33</site_type>
                    <name>OUTBUF</name>
                  </id>
                </bel>
                <rloc>X0Y0</rloc>
              </internal>
            </rpm>
            <rpm>
              <type>IOB33S</type>
              <internal>
                <name>IBUF</name>
                <bel>
                  <id>
                    <site_type>IOB33S</site_type>
                    <name>INBUF_EN</name>
                  </id>
                </bel>
                <rloc>X0Y0</rloc>
              </internal>
              <internal>
                <name>OBUFT</name>
                <bel>
                  <id>
                    <site_type>IOB33S</site_type>
                    <name>OUTBUF</name>
                  </id>
                </bel>
                <rloc>X0Y0</rloc>
              </internal>
            </rpm>
            <rpm>
              <type>IOB33M</type>
              <internal>
                <name>IBUF</name>
                <bel>
                  <id>
                    <site_type>IOB33M</site_type>
                    <name>INBUF_EN</name>
                  </id>
                </bel>
                <rloc>X0Y0</rloc>
              </internal>
              <internal>
                <name>OBUFT</name>
                <bel>
                  <id>
                    <site_type>IOB33M</site_type>
                    <name>OUTBUF</name>
                  </id>
                </bel>
                <rloc>X0Y0</rloc>
              </internal>
            </rpm>
        </rpms>
        <pins>
            <pin>
                <name>IO</name>
                <direction>inout</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>IBUF/I</pinname>
                    <pinname>OBUFT/O</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>O</name>
                <direction>output</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>IBUF/O</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>I</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>OBUFT/I</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>T</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>OBUFT/T</pinname>
                </internalConnections>
            </pin>
        </pins>
    </macro>
    <macro>
        <type>RAM128X1D</type>
        <cells>
            <internal>
                <name>DP.HIGH</name>
                <type>RAMD64E</type>
            </internal>
            <internal>
                <name>DP.LOW</name>
                <type>RAMD64E</type>
            </internal>
            <internal>
                <name>F7.DP</name>
                <type>MUXF7</type>
            </internal>
            <internal>
                <name>F7.SP</name>
                <type>MUXF7</type>
            </internal>
            <internal>
                <name>SP.HIGH</name>
                <type>RAMD64E</type>
            </internal>
            <internal>
                <name>SP.LOW</name>
                <type>RAMD64E</type>
            </internal>
        </cells>
        <rpms>
            <rpm>
              <type>SLICEM</type>
              <internal>
                <name>DP.HIGH</name>
                <bel>
                  <id>
                    <site_type>SLICEM</site_type>
                    <name>A6LUT</name>
                  </id>
                </bel>
                <rloc>X0Y0</rloc>
              </internal>
              <internal>
                <name>DP.LOW</name>
                <bel>
                  <id>
                    <site_type>SLICEM</site_type>
                    <name>B6LUT</name>
                  </id>
                </bel>
                <rloc>X0Y0</rloc>
              </internal>
              <internal>
                <name>F7.DP</name>
                <bel>
                  <id>
                    <site_type>SLICEM</site_type>
                    <name>F7AMUX</name>
                  </id>
                </bel>
                <rloc>X0Y0</rloc>
              </internal>
              <internal>
                <name>F7.SP</name>
                <bel>
                  <id>
                    <site_type>SLICEM</site_type>
                    <name>F7BMUX</name>
                  </id>
                </bel>
                <rloc>X0Y0</rloc>
              </internal>
              <internal>
                <name>SP.HIGH</name>
                <bel>
                  <id>
                    <site_type>SLICEM</site_type>
                    <name>C6LUT</name>
                  </id>
                </bel>
                <rloc>X0Y0</rloc>
              </internal>
              <internal>
                <name>SP.LOW</name>
                <bel>
                  <id>
                    <site_type>SLICEM</site_type>
                    <name>D6LUT</name>
                  </id>
                </bel>
                <rloc>X0Y0</rloc>
              </internal>
            </rpm>
        </rpms>
        <pins>
            <pin>
                <name>DPO</name>
                <direction>output</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>F7.DP/O</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>SPO</name>
                <direction>output</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>F7.SP/O</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>A[6]</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>F7.SP/S</pinname>
                    <pinname>DP.HIGH/WADR6</pinname>
                    <pinname>DP.LOW/WADR6</pinname>
                    <pinname>SP.HIGH/WADR6</pinname>
                    <pinname>SP.LOW/WADR6</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>A[5]</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>SP.HIGH/RADR5</pinname>
                    <pinname>SP.LOW/RADR5</pinname>
                    <pinname>DP.HIGH/WADR5</pinname>
                    <pinname>DP.LOW/WADR5</pinname>
                    <pinname>SP.HIGH/WADR5</pinname>
                    <pinname>SP.LOW/WADR5</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>A[4]</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>SP.HIGH/RADR4</pinname>
                    <pinname>SP.LOW/RADR4</pinname>
                    <pinname>DP.HIGH/WADR4</pinname>
                    <pinname>DP.LOW/WADR4</pinname>
                    <pinname>SP.HIGH/WADR4</pinname>
                    <pinname>SP.LOW/WADR4</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>A[3]</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>SP.HIGH/RADR3</pinname>
                    <pinname>SP.LOW/RADR3</pinname>
                    <pinname>DP.HIGH/WADR3</pinname>
                    <pinname>DP.LOW/WADR3</pinname>
                    <pinname>SP.HIGH/WADR3</pinname>
                    <pinname>SP.LOW/WADR3</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>A[2]</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>SP.HIGH/RADR2</pinname>
                    <pinname>SP.LOW/RADR2</pinname>
                    <pinname>DP.HIGH/WADR2</pinname>
                    <pinname>DP.LOW/WADR2</pinname>
                    <pinname>SP.HIGH/WADR2</pinname>
                    <pinname>SP.LOW/WADR2</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>A[1]</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>SP.HIGH/RADR1</pinname>
                    <pinname>SP.LOW/RADR1</pinname>
                    <pinname>DP.HIGH/WADR1</pinname>
                    <pinname>DP.LOW/WADR1</pinname>
                    <pinname>SP.HIGH/WADR1</pinname>
                    <pinname>SP.LOW/WADR1</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>A[0]</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>SP.HIGH/RADR0</pinname>
                    <pinname>SP.LOW/RADR0</pinname>
                    <pinname>DP.HIGH/WADR0</pinname>
                    <pinname>DP.LOW/WADR0</pinname>
                    <pinname>SP.HIGH/WADR0</pinname>
                    <pinname>SP.LOW/WADR0</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>D</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>DP.HIGH/I</pinname>
                    <pinname>DP.LOW/I</pinname>
                    <pinname>SP.HIGH/I</pinname>
                    <pinname>SP.LOW/I</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>DPRA[6]</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>F7.DP/S</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>DPRA[5]</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>DP.HIGH/RADR5</pinname>
                    <pinname>DP.LOW/RADR5</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>DPRA[4]</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>DP.HIGH/RADR4</pinname>
                    <pinname>DP.LOW/RADR4</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>DPRA[3]</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>DP.HIGH/RADR3</pinname>
                    <pinname>DP.LOW/RADR3</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>DPRA[2]</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>DP.HIGH/RADR2</pinname>
                    <pinname>DP.LOW/RADR2</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>DPRA[1]</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>DP.HIGH/RADR1</pinname>
                    <pinname>DP.LOW/RADR1</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>DPRA[0]</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>DP.HIGH/RADR0</pinname>
                    <pinname>DP.LOW/RADR0</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>WCLK</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>DP.HIGH/CLK</pinname>
                    <pinname>DP.LOW/CLK</pinname>
                    <pinname>SP.HIGH/CLK</pinname>
                    <pinname>SP.LOW/CLK</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>WE</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>DP.HIGH/WE</pinname>
                    <pinname>DP.LOW/WE</pinname>
                    <pinname>SP.HIGH/WE</pinname>
                    <pinname>SP.LOW/WE</pinname>
                </internalConnections>
            </pin>
        </pins>
        <internalNets>
            <internalNet>
                <name>DPO0</name>
                <pins>
                    <pinname>F7.DP/I0</pinname>
                    <pinname>DP.LOW/O</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>DPO1</name>
                <pins>
                    <pinname>F7.DP/I1</pinname>
                    <pinname>DP.HIGH/O</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>SPO0</name>
                <pins>
                    <pinname>F7.SP/I0</pinname>
                    <pinname>SP.LOW/O</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>SPO1</name>
                <pins>
                    <pinname>F7.SP/I1</pinname>
                    <pinname>SP.HIGH/O</pinname>
                </pins>
            </internalNet>
        </internalNets>
    </macro>
  </macros>
</root>
