// Seed: 630622991
module module_0 ();
  wire id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    output logic id_0
);
  always id_0 <= 1'b0;
  wire id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  tri0 id_5 = 1;
  wor  id_6 = id_5, id_7;
endmodule
module module_3 (
    input  wire id_0,
    output tri  id_1,
    output tri  id_2,
    input  wand id_3
);
  wire id_5, id_6;
  module_2 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6
  );
  assign modCall_1.type_8 = 0;
endmodule
