
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//bc_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401238 <.init>:
  401238:	stp	x29, x30, [sp, #-16]!
  40123c:	mov	x29, sp
  401240:	bl	401630 <ferror@plt+0x60>
  401244:	ldp	x29, x30, [sp], #16
  401248:	ret

Disassembly of section .plt:

0000000000401250 <memcpy@plt-0x20>:
  401250:	stp	x16, x30, [sp, #-16]!
  401254:	adrp	x16, 434000 <ferror@plt+0x32a30>
  401258:	ldr	x17, [x16, #4088]
  40125c:	add	x16, x16, #0xff8
  401260:	br	x17
  401264:	nop
  401268:	nop
  40126c:	nop

0000000000401270 <memcpy@plt>:
  401270:	adrp	x16, 435000 <ferror@plt+0x33a30>
  401274:	ldr	x17, [x16]
  401278:	add	x16, x16, #0x0
  40127c:	br	x17

0000000000401280 <memmove@plt>:
  401280:	adrp	x16, 435000 <ferror@plt+0x33a30>
  401284:	ldr	x17, [x16, #8]
  401288:	add	x16, x16, #0x8
  40128c:	br	x17

0000000000401290 <strlen@plt>:
  401290:	adrp	x16, 435000 <ferror@plt+0x33a30>
  401294:	ldr	x17, [x16, #16]
  401298:	add	x16, x16, #0x10
  40129c:	br	x17

00000000004012a0 <fputs@plt>:
  4012a0:	adrp	x16, 435000 <ferror@plt+0x33a30>
  4012a4:	ldr	x17, [x16, #24]
  4012a8:	add	x16, x16, #0x18
  4012ac:	br	x17

00000000004012b0 <exit@plt>:
  4012b0:	adrp	x16, 435000 <ferror@plt+0x33a30>
  4012b4:	ldr	x17, [x16, #32]
  4012b8:	add	x16, x16, #0x20
  4012bc:	br	x17

00000000004012c0 <ftell@plt>:
  4012c0:	adrp	x16, 435000 <ferror@plt+0x33a30>
  4012c4:	ldr	x17, [x16, #40]
  4012c8:	add	x16, x16, #0x28
  4012cc:	br	x17

00000000004012d0 <fputc@plt>:
  4012d0:	adrp	x16, 435000 <ferror@plt+0x33a30>
  4012d4:	ldr	x17, [x16, #48]
  4012d8:	add	x16, x16, #0x30
  4012dc:	br	x17

00000000004012e0 <snprintf@plt>:
  4012e0:	adrp	x16, 435000 <ferror@plt+0x33a30>
  4012e4:	ldr	x17, [x16, #56]
  4012e8:	add	x16, x16, #0x38
  4012ec:	br	x17

00000000004012f0 <tcgetattr@plt>:
  4012f0:	adrp	x16, 435000 <ferror@plt+0x33a30>
  4012f4:	ldr	x17, [x16, #64]
  4012f8:	add	x16, x16, #0x40
  4012fc:	br	x17

0000000000401300 <fileno@plt>:
  401300:	adrp	x16, 435000 <ferror@plt+0x33a30>
  401304:	ldr	x17, [x16, #72]
  401308:	add	x16, x16, #0x48
  40130c:	br	x17

0000000000401310 <fclose@plt>:
  401310:	adrp	x16, 435000 <ferror@plt+0x33a30>
  401314:	ldr	x17, [x16, #80]
  401318:	add	x16, x16, #0x50
  40131c:	br	x17

0000000000401320 <atoi@plt>:
  401320:	adrp	x16, 435000 <ferror@plt+0x33a30>
  401324:	ldr	x17, [x16, #88]
  401328:	add	x16, x16, #0x58
  40132c:	br	x17

0000000000401330 <fopen@plt>:
  401330:	adrp	x16, 435000 <ferror@plt+0x33a30>
  401334:	ldr	x17, [x16, #96]
  401338:	add	x16, x16, #0x60
  40133c:	br	x17

0000000000401340 <malloc@plt>:
  401340:	adrp	x16, 435000 <ferror@plt+0x33a30>
  401344:	ldr	x17, [x16, #104]
  401348:	add	x16, x16, #0x68
  40134c:	br	x17

0000000000401350 <sigemptyset@plt>:
  401350:	adrp	x16, 435000 <ferror@plt+0x33a30>
  401354:	ldr	x17, [x16, #112]
  401358:	add	x16, x16, #0x70
  40135c:	br	x17

0000000000401360 <strncmp@plt>:
  401360:	adrp	x16, 435000 <ferror@plt+0x33a30>
  401364:	ldr	x17, [x16, #120]
  401368:	add	x16, x16, #0x78
  40136c:	br	x17

0000000000401370 <__libc_start_main@plt>:
  401370:	adrp	x16, 435000 <ferror@plt+0x33a30>
  401374:	ldr	x17, [x16, #128]
  401378:	add	x16, x16, #0x80
  40137c:	br	x17

0000000000401380 <fgetc@plt>:
  401380:	adrp	x16, 435000 <ferror@plt+0x33a30>
  401384:	ldr	x17, [x16, #136]
  401388:	add	x16, x16, #0x88
  40138c:	br	x17

0000000000401390 <memset@plt>:
  401390:	adrp	x16, 435000 <ferror@plt+0x33a30>
  401394:	ldr	x17, [x16, #144]
  401398:	add	x16, x16, #0x90
  40139c:	br	x17

00000000004013a0 <catclose@plt>:
  4013a0:	adrp	x16, 435000 <ferror@plt+0x33a30>
  4013a4:	ldr	x17, [x16, #152]
  4013a8:	add	x16, x16, #0x98
  4013ac:	br	x17

00000000004013b0 <pselect@plt>:
  4013b0:	adrp	x16, 435000 <ferror@plt+0x33a30>
  4013b4:	ldr	x17, [x16, #160]
  4013b8:	add	x16, x16, #0xa0
  4013bc:	br	x17

00000000004013c0 <calloc@plt>:
  4013c0:	adrp	x16, 435000 <ferror@plt+0x33a30>
  4013c4:	ldr	x17, [x16, #168]
  4013c8:	add	x16, x16, #0xa8
  4013cc:	br	x17

00000000004013d0 <strcasecmp@plt>:
  4013d0:	adrp	x16, 435000 <ferror@plt+0x33a30>
  4013d4:	ldr	x17, [x16, #176]
  4013d8:	add	x16, x16, #0xb0
  4013dc:	br	x17

00000000004013e0 <realloc@plt>:
  4013e0:	adrp	x16, 435000 <ferror@plt+0x33a30>
  4013e4:	ldr	x17, [x16, #184]
  4013e8:	add	x16, x16, #0xb8
  4013ec:	br	x17

00000000004013f0 <strdup@plt>:
  4013f0:	adrp	x16, 435000 <ferror@plt+0x33a30>
  4013f4:	ldr	x17, [x16, #192]
  4013f8:	add	x16, x16, #0xc0
  4013fc:	br	x17

0000000000401400 <sigaction@plt>:
  401400:	adrp	x16, 435000 <ferror@plt+0x33a30>
  401404:	ldr	x17, [x16, #200]
  401408:	add	x16, x16, #0xc8
  40140c:	br	x17

0000000000401410 <strrchr@plt>:
  401410:	adrp	x16, 435000 <ferror@plt+0x33a30>
  401414:	ldr	x17, [x16, #208]
  401418:	add	x16, x16, #0xd0
  40141c:	br	x17

0000000000401420 <__gmon_start__@plt>:
  401420:	adrp	x16, 435000 <ferror@plt+0x33a30>
  401424:	ldr	x17, [x16, #216]
  401428:	add	x16, x16, #0xd8
  40142c:	br	x17

0000000000401430 <write@plt>:
  401430:	adrp	x16, 435000 <ferror@plt+0x33a30>
  401434:	ldr	x17, [x16, #224]
  401438:	add	x16, x16, #0xe0
  40143c:	br	x17

0000000000401440 <fseek@plt>:
  401440:	adrp	x16, 435000 <ferror@plt+0x33a30>
  401444:	ldr	x17, [x16, #232]
  401448:	add	x16, x16, #0xe8
  40144c:	br	x17

0000000000401450 <abort@plt>:
  401450:	adrp	x16, 435000 <ferror@plt+0x33a30>
  401454:	ldr	x17, [x16, #240]
  401458:	add	x16, x16, #0xf0
  40145c:	br	x17

0000000000401460 <memcmp@plt>:
  401460:	adrp	x16, 435000 <ferror@plt+0x33a30>
  401464:	ldr	x17, [x16, #248]
  401468:	add	x16, x16, #0xf8
  40146c:	br	x17

0000000000401470 <getopt_long@plt>:
  401470:	adrp	x16, 435000 <ferror@plt+0x33a30>
  401474:	ldr	x17, [x16, #256]
  401478:	add	x16, x16, #0x100
  40147c:	br	x17

0000000000401480 <strcmp@plt>:
  401480:	adrp	x16, 435000 <ferror@plt+0x33a30>
  401484:	ldr	x17, [x16, #264]
  401488:	add	x16, x16, #0x108
  40148c:	br	x17

0000000000401490 <__ctype_b_loc@plt>:
  401490:	adrp	x16, 435000 <ferror@plt+0x33a30>
  401494:	ldr	x17, [x16, #272]
  401498:	add	x16, x16, #0x110
  40149c:	br	x17

00000000004014a0 <fread@plt>:
  4014a0:	adrp	x16, 435000 <ferror@plt+0x33a30>
  4014a4:	ldr	x17, [x16, #280]
  4014a8:	add	x16, x16, #0x118
  4014ac:	br	x17

00000000004014b0 <free@plt>:
  4014b0:	adrp	x16, 435000 <ferror@plt+0x33a30>
  4014b4:	ldr	x17, [x16, #288]
  4014b8:	add	x16, x16, #0x120
  4014bc:	br	x17

00000000004014c0 <catgets@plt>:
  4014c0:	adrp	x16, 435000 <ferror@plt+0x33a30>
  4014c4:	ldr	x17, [x16, #296]
  4014c8:	add	x16, x16, #0x128
  4014cc:	br	x17

00000000004014d0 <catopen@plt>:
  4014d0:	adrp	x16, 435000 <ferror@plt+0x33a30>
  4014d4:	ldr	x17, [x16, #304]
  4014d8:	add	x16, x16, #0x130
  4014dc:	br	x17

00000000004014e0 <strchr@plt>:
  4014e0:	adrp	x16, 435000 <ferror@plt+0x33a30>
  4014e4:	ldr	x17, [x16, #312]
  4014e8:	add	x16, x16, #0x138
  4014ec:	br	x17

00000000004014f0 <fwrite@plt>:
  4014f0:	adrp	x16, 435000 <ferror@plt+0x33a30>
  4014f4:	ldr	x17, [x16, #320]
  4014f8:	add	x16, x16, #0x140
  4014fc:	br	x17

0000000000401500 <fflush@plt>:
  401500:	adrp	x16, 435000 <ferror@plt+0x33a30>
  401504:	ldr	x17, [x16, #328]
  401508:	add	x16, x16, #0x148
  40150c:	br	x17

0000000000401510 <read@plt>:
  401510:	adrp	x16, 435000 <ferror@plt+0x33a30>
  401514:	ldr	x17, [x16, #336]
  401518:	add	x16, x16, #0x150
  40151c:	br	x17

0000000000401520 <tcsetattr@plt>:
  401520:	adrp	x16, 435000 <ferror@plt+0x33a30>
  401524:	ldr	x17, [x16, #344]
  401528:	add	x16, x16, #0x158
  40152c:	br	x17

0000000000401530 <isatty@plt>:
  401530:	adrp	x16, 435000 <ferror@plt+0x33a30>
  401534:	ldr	x17, [x16, #352]
  401538:	add	x16, x16, #0x160
  40153c:	br	x17

0000000000401540 <__fxstat@plt>:
  401540:	adrp	x16, 435000 <ferror@plt+0x33a30>
  401544:	ldr	x17, [x16, #360]
  401548:	add	x16, x16, #0x168
  40154c:	br	x17

0000000000401550 <__isoc99_sscanf@plt>:
  401550:	adrp	x16, 435000 <ferror@plt+0x33a30>
  401554:	ldr	x17, [x16, #368]
  401558:	add	x16, x16, #0x170
  40155c:	br	x17

0000000000401560 <sigaddset@plt>:
  401560:	adrp	x16, 435000 <ferror@plt+0x33a30>
  401564:	ldr	x17, [x16, #376]
  401568:	add	x16, x16, #0x178
  40156c:	br	x17

0000000000401570 <vfprintf@plt>:
  401570:	adrp	x16, 435000 <ferror@plt+0x33a30>
  401574:	ldr	x17, [x16, #384]
  401578:	add	x16, x16, #0x180
  40157c:	br	x17

0000000000401580 <__errno_location@plt>:
  401580:	adrp	x16, 435000 <ferror@plt+0x33a30>
  401584:	ldr	x17, [x16, #392]
  401588:	add	x16, x16, #0x188
  40158c:	br	x17

0000000000401590 <getenv@plt>:
  401590:	adrp	x16, 435000 <ferror@plt+0x33a30>
  401594:	ldr	x17, [x16, #400]
  401598:	add	x16, x16, #0x190
  40159c:	br	x17

00000000004015a0 <fprintf@plt>:
  4015a0:	adrp	x16, 435000 <ferror@plt+0x33a30>
  4015a4:	ldr	x17, [x16, #408]
  4015a8:	add	x16, x16, #0x198
  4015ac:	br	x17

00000000004015b0 <ioctl@plt>:
  4015b0:	adrp	x16, 435000 <ferror@plt+0x33a30>
  4015b4:	ldr	x17, [x16, #416]
  4015b8:	add	x16, x16, #0x1a0
  4015bc:	br	x17

00000000004015c0 <setlocale@plt>:
  4015c0:	adrp	x16, 435000 <ferror@plt+0x33a30>
  4015c4:	ldr	x17, [x16, #424]
  4015c8:	add	x16, x16, #0x1a8
  4015cc:	br	x17

00000000004015d0 <ferror@plt>:
  4015d0:	adrp	x16, 435000 <ferror@plt+0x33a30>
  4015d4:	ldr	x17, [x16, #432]
  4015d8:	add	x16, x16, #0x1b0
  4015dc:	br	x17

Disassembly of section .text:

00000000004015e0 <.text>:
  4015e0:	mov	x29, #0x0                   	// #0
  4015e4:	mov	x30, #0x0                   	// #0
  4015e8:	mov	x5, x0
  4015ec:	ldr	x1, [sp]
  4015f0:	add	x2, sp, #0x8
  4015f4:	mov	x6, sp
  4015f8:	movz	x0, #0x0, lsl #48
  4015fc:	movk	x0, #0x0, lsl #32
  401600:	movk	x0, #0x40, lsl #16
  401604:	movk	x0, #0x6828
  401608:	movz	x3, #0x0, lsl #48
  40160c:	movk	x3, #0x0, lsl #32
  401610:	movk	x3, #0x41, lsl #16
  401614:	movk	x3, #0xb358
  401618:	movz	x4, #0x0, lsl #48
  40161c:	movk	x4, #0x0, lsl #32
  401620:	movk	x4, #0x41, lsl #16
  401624:	movk	x4, #0xb3d8
  401628:	bl	401370 <__libc_start_main@plt>
  40162c:	bl	401450 <abort@plt>
  401630:	adrp	x0, 434000 <ferror@plt+0x32a30>
  401634:	ldr	x0, [x0, #4064]
  401638:	cbz	x0, 401640 <ferror@plt+0x70>
  40163c:	b	401420 <__gmon_start__@plt>
  401640:	ret
  401644:	nop
  401648:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40164c:	add	x0, x0, #0x220
  401650:	adrp	x1, 435000 <ferror@plt+0x33a30>
  401654:	add	x1, x1, #0x220
  401658:	cmp	x1, x0
  40165c:	b.eq	401674 <ferror@plt+0xa4>  // b.none
  401660:	adrp	x1, 41b000 <ferror@plt+0x19a30>
  401664:	ldr	x1, [x1, #1032]
  401668:	cbz	x1, 401674 <ferror@plt+0xa4>
  40166c:	mov	x16, x1
  401670:	br	x16
  401674:	ret
  401678:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40167c:	add	x0, x0, #0x220
  401680:	adrp	x1, 435000 <ferror@plt+0x33a30>
  401684:	add	x1, x1, #0x220
  401688:	sub	x1, x1, x0
  40168c:	lsr	x2, x1, #63
  401690:	add	x1, x2, x1, asr #3
  401694:	cmp	xzr, x1, asr #1
  401698:	asr	x1, x1, #1
  40169c:	b.eq	4016b4 <ferror@plt+0xe4>  // b.none
  4016a0:	adrp	x2, 41b000 <ferror@plt+0x19a30>
  4016a4:	ldr	x2, [x2, #1040]
  4016a8:	cbz	x2, 4016b4 <ferror@plt+0xe4>
  4016ac:	mov	x16, x2
  4016b0:	br	x16
  4016b4:	ret
  4016b8:	stp	x29, x30, [sp, #-32]!
  4016bc:	mov	x29, sp
  4016c0:	str	x19, [sp, #16]
  4016c4:	adrp	x19, 435000 <ferror@plt+0x33a30>
  4016c8:	ldrb	w0, [x19, #584]
  4016cc:	cbnz	w0, 4016dc <ferror@plt+0x10c>
  4016d0:	bl	401648 <ferror@plt+0x78>
  4016d4:	mov	w0, #0x1                   	// #1
  4016d8:	strb	w0, [x19, #584]
  4016dc:	ldr	x19, [sp, #16]
  4016e0:	ldp	x29, x30, [sp], #32
  4016e4:	ret
  4016e8:	b	401678 <ferror@plt+0xa8>
  4016ec:	stp	x29, x30, [sp, #-32]!
  4016f0:	mov	x29, sp
  4016f4:	str	x0, [sp, #24]
  4016f8:	str	x1, [sp, #16]
  4016fc:	adrp	x0, 435000 <ferror@plt+0x33a30>
  401700:	add	x0, x0, #0x250
  401704:	ldr	x0, [x0]
  401708:	ldr	x0, [x0, #1248]
  40170c:	ldrb	w0, [x0]
  401710:	cmp	w0, #0x64
  401714:	b.ne	40173c <ferror@plt+0x16c>  // b.any
  401718:	ldr	x0, [sp, #24]
  40171c:	ldr	x0, [x0, #8]
  401720:	ldr	x1, [sp, #16]
  401724:	cmp	x1, x0
  401728:	b.ls	40173c <ferror@plt+0x16c>  // b.plast
  40172c:	mov	x1, #0x0                   	// #0
  401730:	mov	w0, #0x10                  	// #16
  401734:	bl	410994 <ferror@plt+0xf3c4>
  401738:	b	401740 <ferror@plt+0x170>
  40173c:	mov	w0, #0x0                   	// #0
  401740:	ldp	x29, x30, [sp], #32
  401744:	ret
  401748:	stp	x29, x30, [sp, #-32]!
  40174c:	mov	x29, sp
  401750:	str	x0, [sp, #24]
  401754:	str	x1, [sp, #16]
  401758:	ldr	x0, [sp, #24]
  40175c:	ldr	w0, [x0]
  401760:	cmp	w0, #0x2
  401764:	b.eq	401798 <ferror@plt+0x1c8>  // b.none
  401768:	ldr	x0, [sp, #24]
  40176c:	ldr	w0, [x0]
  401770:	cmp	w0, #0x3
  401774:	b.eq	401798 <ferror@plt+0x1c8>  // b.none
  401778:	ldr	x0, [sp, #16]
  40177c:	ldr	x0, [x0]
  401780:	cmp	x0, #0x0
  401784:	b.ne	4017a8 <ferror@plt+0x1d8>  // b.any
  401788:	ldr	x0, [sp, #16]
  40178c:	ldr	x0, [x0, #32]
  401790:	cmp	x0, #0x0
  401794:	b.ne	4017a8 <ferror@plt+0x1d8>  // b.any
  401798:	mov	x1, #0x0                   	// #0
  40179c:	mov	w0, #0xf                   	// #15
  4017a0:	bl	410994 <ferror@plt+0xf3c4>
  4017a4:	b	4017ac <ferror@plt+0x1dc>
  4017a8:	mov	w0, #0x0                   	// #0
  4017ac:	ldp	x29, x30, [sp], #32
  4017b0:	ret
  4017b4:	stp	x29, x30, [sp, #-32]!
  4017b8:	mov	x29, sp
  4017bc:	str	x0, [sp, #24]
  4017c0:	str	w1, [sp, #20]
  4017c4:	ldr	x0, [sp, #24]
  4017c8:	ldr	w0, [x0]
  4017cc:	cmp	w0, #0x2
  4017d0:	cset	w0, ne  // ne = any
  4017d4:	and	w1, w0, #0xff
  4017d8:	ldr	w0, [sp, #20]
  4017dc:	cmp	w0, #0x0
  4017e0:	cset	w0, eq  // eq = none
  4017e4:	and	w0, w0, #0xff
  4017e8:	eor	w0, w1, w0
  4017ec:	and	w0, w0, #0xff
  4017f0:	cmp	w0, #0x0
  4017f4:	b.eq	401808 <ferror@plt+0x238>  // b.none
  4017f8:	mov	x1, #0x0                   	// #0
  4017fc:	mov	w0, #0xf                   	// #15
  401800:	bl	410994 <ferror@plt+0xf3c4>
  401804:	b	40180c <ferror@plt+0x23c>
  401808:	mov	w0, #0x0                   	// #0
  40180c:	ldp	x29, x30, [sp], #32
  401810:	ret
  401814:	stp	x29, x30, [sp, #-48]!
  401818:	mov	x29, sp
  40181c:	str	x0, [sp, #24]
  401820:	adrp	x0, 435000 <ferror@plt+0x33a30>
  401824:	add	x0, x0, #0x250
  401828:	ldr	x0, [x0]
  40182c:	ldr	x0, [x0, #1248]
  401830:	ldrb	w0, [x0]
  401834:	cmp	w0, #0x64
  401838:	b.eq	401860 <ferror@plt+0x290>  // b.none
  40183c:	ldr	x0, [sp, #24]
  401840:	add	x0, x0, #0xb8
  401844:	mov	x1, #0x0                   	// #0
  401848:	bl	4105c4 <ferror@plt+0xeff4>
  40184c:	str	x0, [sp, #32]
  401850:	ldr	x0, [sp, #32]
  401854:	ldr	x0, [x0]
  401858:	str	x0, [sp, #40]
  40185c:	b	401864 <ferror@plt+0x294>
  401860:	str	xzr, [sp, #40]
  401864:	ldr	x0, [sp, #24]
  401868:	add	x0, x0, #0xe0
  40186c:	ldr	x1, [sp, #40]
  401870:	bl	410594 <ferror@plt+0xefc4>
  401874:	ldp	x29, x30, [sp], #48
  401878:	ret
  40187c:	stp	x29, x30, [sp, #-48]!
  401880:	mov	x29, sp
  401884:	str	x0, [sp, #24]
  401888:	str	x1, [sp, #16]
  40188c:	ldr	x0, [sp, #24]
  401890:	bl	401814 <ferror@plt+0x244>
  401894:	str	x0, [sp, #40]
  401898:	ldr	x0, [sp, #40]
  40189c:	add	x0, x0, #0xa8
  4018a0:	ldr	x1, [sp, #16]
  4018a4:	bl	410594 <ferror@plt+0xefc4>
  4018a8:	ldp	x29, x30, [sp], #48
  4018ac:	ret
  4018b0:	stp	x29, x30, [sp, #-48]!
  4018b4:	mov	x29, sp
  4018b8:	str	x0, [sp, #24]
  4018bc:	str	x1, [sp, #16]
  4018c0:	ldr	x0, [sp, #24]
  4018c4:	bl	401814 <ferror@plt+0x244>
  4018c8:	str	x0, [sp, #40]
  4018cc:	ldr	x0, [sp, #40]
  4018d0:	add	x0, x0, #0x80
  4018d4:	ldr	x1, [sp, #16]
  4018d8:	bl	410594 <ferror@plt+0xefc4>
  4018dc:	ldr	x0, [x0]
  4018e0:	ldp	x29, x30, [sp], #48
  4018e4:	ret
  4018e8:	sub	sp, sp, #0x30
  4018ec:	str	x0, [sp, #8]
  4018f0:	str	x1, [sp]
  4018f4:	ldr	x0, [sp]
  4018f8:	ldr	x0, [x0]
  4018fc:	add	x2, x0, #0x1
  401900:	ldr	x1, [sp]
  401904:	str	x2, [x1]
  401908:	ldr	x1, [sp, #8]
  40190c:	add	x0, x1, x0
  401910:	ldrb	w0, [x0]
  401914:	strb	w0, [sp, #31]
  401918:	strb	wzr, [sp, #47]
  40191c:	str	xzr, [sp, #32]
  401920:	b	40197c <ferror@plt+0x3ac>
  401924:	ldr	x0, [sp]
  401928:	ldr	x0, [x0]
  40192c:	ldr	x1, [sp, #8]
  401930:	add	x0, x1, x0
  401934:	ldrb	w0, [x0]
  401938:	and	x0, x0, #0xff
  40193c:	str	x0, [sp, #16]
  401940:	ldrb	w0, [sp, #47]
  401944:	lsl	w0, w0, #3
  401948:	ldr	x1, [sp, #16]
  40194c:	lsl	x0, x1, x0
  401950:	ldr	x1, [sp, #32]
  401954:	orr	x0, x1, x0
  401958:	str	x0, [sp, #32]
  40195c:	ldrb	w0, [sp, #47]
  401960:	add	w0, w0, #0x1
  401964:	strb	w0, [sp, #47]
  401968:	ldr	x0, [sp]
  40196c:	ldr	x0, [x0]
  401970:	add	x1, x0, #0x1
  401974:	ldr	x0, [sp]
  401978:	str	x1, [x0]
  40197c:	ldrb	w1, [sp, #47]
  401980:	ldrb	w0, [sp, #31]
  401984:	cmp	w1, w0
  401988:	b.cc	401924 <ferror@plt+0x354>  // b.lo, b.ul, b.last
  40198c:	ldr	x0, [sp, #32]
  401990:	add	sp, sp, #0x30
  401994:	ret
  401998:	stp	x29, x30, [sp, #-48]!
  40199c:	mov	x29, sp
  4019a0:	str	x0, [sp, #24]
  4019a4:	str	xzr, [sp, #40]
  4019a8:	b	4019f4 <ferror@plt+0x424>
  4019ac:	ldr	x0, [sp, #24]
  4019b0:	add	x2, x0, #0x18
  4019b4:	ldr	x1, [sp, #40]
  4019b8:	mov	x0, x1
  4019bc:	lsl	x0, x0, #2
  4019c0:	add	x0, x0, x1
  4019c4:	lsl	x0, x0, #3
  4019c8:	add	x2, x2, x0
  4019cc:	ldr	x1, [sp, #24]
  4019d0:	ldr	x0, [sp, #40]
  4019d4:	lsl	x0, x0, #3
  4019d8:	add	x0, x1, x0
  4019dc:	mov	x1, x0
  4019e0:	mov	x0, x2
  4019e4:	bl	4101ac <ferror@plt+0xebdc>
  4019e8:	ldr	x0, [sp, #40]
  4019ec:	add	x0, x0, #0x1
  4019f0:	str	x0, [sp, #40]
  4019f4:	ldr	x0, [sp, #40]
  4019f8:	cmp	x0, #0x2
  4019fc:	b.ls	4019ac <ferror@plt+0x3dc>  // b.plast
  401a00:	nop
  401a04:	nop
  401a08:	ldp	x29, x30, [sp], #48
  401a0c:	ret
  401a10:	stp	x29, x30, [sp, #-64]!
  401a14:	mov	x29, sp
  401a18:	str	x0, [sp, #24]
  401a1c:	str	x1, [sp, #16]
  401a20:	str	xzr, [sp, #32]
  401a24:	ldr	x0, [sp, #16]
  401a28:	ldr	x0, [x0]
  401a2c:	add	x1, sp, #0x20
  401a30:	bl	4018e8 <ferror@plt+0x318>
  401a34:	str	x0, [sp, #56]
  401a38:	ldr	x0, [sp, #16]
  401a3c:	ldr	x0, [x0]
  401a40:	add	x1, sp, #0x20
  401a44:	bl	4018e8 <ferror@plt+0x318>
  401a48:	str	x0, [sp, #48]
  401a4c:	ldr	x0, [sp, #24]
  401a50:	add	x0, x0, #0x180
  401a54:	ldr	x1, [sp, #56]
  401a58:	bl	410594 <ferror@plt+0xefc4>
  401a5c:	ldr	x1, [sp, #48]
  401a60:	bl	410594 <ferror@plt+0xefc4>
  401a64:	str	x0, [sp, #40]
  401a68:	ldr	x0, [sp, #40]
  401a6c:	ldp	x29, x30, [sp], #64
  401a70:	ret
  401a74:	stp	x29, x30, [sp, #-160]!
  401a78:	mov	x29, sp
  401a7c:	str	x0, [sp, #40]
  401a80:	str	x1, [sp, #32]
  401a84:	strb	w2, [sp, #31]
  401a88:	ldrb	w0, [sp, #31]
  401a8c:	cmp	w0, #0x0
  401a90:	b.eq	401aa0 <ferror@plt+0x4d0>  // b.none
  401a94:	ldr	x0, [sp, #40]
  401a98:	add	x0, x0, #0x130
  401a9c:	b	401aa8 <ferror@plt+0x4d8>
  401aa0:	ldr	x0, [sp, #40]
  401aa4:	add	x0, x0, #0x180
  401aa8:	str	x0, [sp, #152]
  401aac:	ldrb	w0, [sp, #31]
  401ab0:	cmp	w0, #0x0
  401ab4:	b.eq	401ac4 <ferror@plt+0x4f4>  // b.none
  401ab8:	ldr	x0, [sp, #40]
  401abc:	add	x0, x0, #0x158
  401ac0:	b	401acc <ferror@plt+0x4fc>
  401ac4:	ldr	x0, [sp, #40]
  401ac8:	add	x0, x0, #0x1a8
  401acc:	str	x0, [sp, #144]
  401ad0:	ldr	x0, [sp, #32]
  401ad4:	str	x0, [sp, #112]
  401ad8:	ldr	x0, [sp, #152]
  401adc:	ldr	x0, [x0, #8]
  401ae0:	str	x0, [sp, #120]
  401ae4:	add	x1, sp, #0x68
  401ae8:	add	x0, sp, #0x70
  401aec:	mov	x2, x1
  401af0:	mov	x1, x0
  401af4:	ldr	x0, [sp, #144]
  401af8:	bl	4106f0 <ferror@plt+0xf120>
  401afc:	strb	w0, [sp, #143]
  401b00:	ldrb	w0, [sp, #143]
  401b04:	cmp	w0, #0x0
  401b08:	b.eq	401b28 <ferror@plt+0x558>  // b.none
  401b0c:	add	x0, sp, #0x38
  401b10:	ldrb	w1, [sp, #31]
  401b14:	bl	40fbb8 <ferror@plt+0xe5e8>
  401b18:	add	x0, sp, #0x38
  401b1c:	mov	x1, x0
  401b20:	ldr	x0, [sp, #152]
  401b24:	bl	4101ac <ferror@plt+0xebdc>
  401b28:	ldr	x0, [sp, #104]
  401b2c:	mov	x1, x0
  401b30:	ldr	x0, [sp, #144]
  401b34:	bl	410594 <ferror@plt+0xefc4>
  401b38:	str	x0, [sp, #128]
  401b3c:	ldrb	w0, [sp, #143]
  401b40:	cmp	w0, #0x0
  401b44:	b.eq	401b5c <ferror@plt+0x58c>  // b.none
  401b48:	ldr	x0, [sp, #112]
  401b4c:	bl	411114 <ferror@plt+0xfb44>
  401b50:	mov	x1, x0
  401b54:	ldr	x0, [sp, #128]
  401b58:	str	x1, [x0]
  401b5c:	ldr	x0, [sp, #128]
  401b60:	ldr	x0, [x0, #8]
  401b64:	ldp	x29, x30, [sp], #160
  401b68:	ret
  401b6c:	stp	x29, x30, [sp, #-64]!
  401b70:	mov	x29, sp
  401b74:	str	x0, [sp, #40]
  401b78:	str	x1, [sp, #32]
  401b7c:	str	w2, [sp, #28]
  401b80:	ldr	w0, [sp, #28]
  401b84:	cmp	w0, #0x0
  401b88:	b.ne	401b98 <ferror@plt+0x5c8>  // b.any
  401b8c:	ldr	x0, [sp, #40]
  401b90:	add	x0, x0, #0x130
  401b94:	b	401ba0 <ferror@plt+0x5d0>
  401b98:	ldr	x0, [sp, #40]
  401b9c:	add	x0, x0, #0x180
  401ba0:	str	x0, [sp, #56]
  401ba4:	ldr	x1, [sp, #32]
  401ba8:	ldr	x0, [sp, #56]
  401bac:	bl	410594 <ferror@plt+0xefc4>
  401bb0:	ldp	x29, x30, [sp], #64
  401bb4:	ret
  401bb8:	stp	x29, x30, [sp, #-128]!
  401bbc:	mov	x29, sp
  401bc0:	str	x19, [sp, #16]
  401bc4:	str	x0, [sp, #56]
  401bc8:	str	x1, [sp, #48]
  401bcc:	str	x2, [sp, #40]
  401bd0:	str	wzr, [sp, #124]
  401bd4:	ldr	x0, [sp, #48]
  401bd8:	ldr	w0, [x0]
  401bdc:	cmp	w0, #0xb
  401be0:	b.hi	401e80 <ferror@plt+0x8b0>  // b.pmore
  401be4:	cmp	w0, #0x9
  401be8:	b.cs	401d6c <ferror@plt+0x79c>  // b.hs, b.nlast
  401bec:	cmp	w0, #0x8
  401bf0:	b.eq	401e70 <ferror@plt+0x8a0>  // b.none
  401bf4:	cmp	w0, #0x8
  401bf8:	b.hi	401e80 <ferror@plt+0x8b0>  // b.pmore
  401bfc:	cmp	w0, #0x7
  401c00:	b.eq	401e60 <ferror@plt+0x890>  // b.none
  401c04:	cmp	w0, #0x7
  401c08:	b.hi	401e80 <ferror@plt+0x8b0>  // b.pmore
  401c0c:	cmp	w0, #0x6
  401c10:	b.eq	401e50 <ferror@plt+0x880>  // b.none
  401c14:	cmp	w0, #0x6
  401c18:	b.hi	401e80 <ferror@plt+0x8b0>  // b.pmore
  401c1c:	cmp	w0, #0x5
  401c20:	b.eq	401d6c <ferror@plt+0x79c>  // b.none
  401c24:	cmp	w0, #0x5
  401c28:	b.hi	401e80 <ferror@plt+0x8b0>  // b.pmore
  401c2c:	cmp	w0, #0x4
  401c30:	b.eq	401c50 <ferror@plt+0x680>  // b.none
  401c34:	cmp	w0, #0x4
  401c38:	b.hi	401e80 <ferror@plt+0x8b0>  // b.pmore
  401c3c:	cmp	w0, #0x2
  401c40:	b.ls	401d7c <ferror@plt+0x7ac>  // b.plast
  401c44:	cmp	w0, #0x3
  401c48:	b.eq	401d6c <ferror@plt+0x79c>  // b.none
  401c4c:	b	401e80 <ferror@plt+0x8b0>
  401c50:	ldr	x0, [sp, #48]
  401c54:	ldr	x0, [x0, #8]
  401c58:	mov	x1, x0
  401c5c:	ldr	x0, [sp, #56]
  401c60:	bl	40187c <ferror@plt+0x2ac>
  401c64:	str	x0, [sp, #96]
  401c68:	ldr	x0, [sp, #56]
  401c6c:	ldr	x0, [x0]
  401c70:	str	x0, [sp, #88]
  401c74:	ldr	x0, [sp, #96]
  401c78:	ldr	x0, [x0, #8]
  401c7c:	ldr	x1, [sp, #88]
  401c80:	cmp	x1, x0
  401c84:	b.eq	401d3c <ferror@plt+0x76c>  // b.none
  401c88:	ldr	x0, [sp, #96]
  401c8c:	ldr	x0, [x0, #16]
  401c90:	cmp	x0, #0x0
  401c94:	b.ne	401cdc <ferror@plt+0x70c>  // b.any
  401c98:	ldr	x0, [sp, #96]
  401c9c:	add	x19, x0, #0x10
  401ca0:	ldr	x0, [sp, #96]
  401ca4:	ldr	x0, [x0]
  401ca8:	bl	401290 <strlen@plt>
  401cac:	mov	x1, #0x8                   	// #8
  401cb0:	bl	41103c <ferror@plt+0xfa6c>
  401cb4:	mov	x1, x0
  401cb8:	mov	x0, #0xe38f                	// #58255
  401cbc:	movk	x0, #0x8e38, lsl #16
  401cc0:	movk	x0, #0x38e3, lsl #32
  401cc4:	movk	x0, #0xe38e, lsl #48
  401cc8:	umulh	x0, x1, x0
  401ccc:	lsr	x0, x0, #3
  401cd0:	mov	x1, x0
  401cd4:	mov	x0, x19
  401cd8:	bl	40e424 <ferror@plt+0xce54>
  401cdc:	ldr	x0, [sp, #96]
  401ce0:	add	x4, x0, #0x10
  401ce4:	ldr	x0, [sp, #96]
  401ce8:	ldr	x1, [x0]
  401cec:	ldr	x0, [sp, #96]
  401cf0:	ldr	x0, [x0]
  401cf4:	add	x0, x0, #0x1
  401cf8:	ldrb	w0, [x0]
  401cfc:	cmp	w0, #0x0
  401d00:	cset	w0, eq  // eq = none
  401d04:	and	w0, w0, #0xff
  401d08:	mov	w3, w0
  401d0c:	ldr	x2, [sp, #88]
  401d10:	mov	x0, x4
  401d14:	bl	40e6e0 <ferror@plt+0xd110>
  401d18:	str	w0, [sp, #124]
  401d1c:	ldr	w0, [sp, #124]
  401d20:	cmp	w0, #0x0
  401d24:	b.eq	401d30 <ferror@plt+0x760>  // b.none
  401d28:	ldr	w0, [sp, #124]
  401d2c:	b	401e90 <ferror@plt+0x8c0>
  401d30:	ldr	x0, [sp, #96]
  401d34:	ldr	x1, [sp, #88]
  401d38:	str	x1, [x0, #8]
  401d3c:	ldr	x0, [sp, #48]
  401d40:	add	x0, x0, #0x8
  401d44:	str	x0, [sp, #112]
  401d48:	ldr	x0, [sp, #96]
  401d4c:	add	x0, x0, #0x10
  401d50:	mov	x1, x0
  401d54:	ldr	x0, [sp, #112]
  401d58:	bl	40e544 <ferror@plt+0xcf74>
  401d5c:	ldr	x0, [sp, #48]
  401d60:	mov	w1, #0x5                   	// #5
  401d64:	str	w1, [x0]
  401d68:	b	401e80 <ferror@plt+0x8b0>
  401d6c:	ldr	x0, [sp, #48]
  401d70:	add	x0, x0, #0x8
  401d74:	str	x0, [sp, #112]
  401d78:	b	401e80 <ferror@plt+0x8b0>
  401d7c:	ldr	x0, [sp, #48]
  401d80:	ldr	w0, [x0]
  401d84:	cmp	w0, #0x0
  401d88:	cset	w0, ne  // ne = any
  401d8c:	and	w0, w0, #0xff
  401d90:	str	w0, [sp, #84]
  401d94:	ldr	x0, [sp, #48]
  401d98:	ldr	x0, [x0, #8]
  401d9c:	ldr	w2, [sp, #84]
  401da0:	mov	x1, x0
  401da4:	ldr	x0, [sp, #56]
  401da8:	bl	401b6c <ferror@plt+0x59c>
  401dac:	str	x0, [sp, #104]
  401db0:	ldr	x0, [sp, #48]
  401db4:	ldr	w0, [x0]
  401db8:	cmp	w0, #0x1
  401dbc:	b.ne	401e3c <ferror@plt+0x86c>  // b.any
  401dc0:	ldr	x0, [sp, #48]
  401dc4:	ldr	x0, [x0, #16]
  401dc8:	str	x0, [sp, #72]
  401dcc:	mov	x1, #0x0                   	// #0
  401dd0:	ldr	x0, [sp, #104]
  401dd4:	bl	4105c4 <ferror@plt+0xeff4>
  401dd8:	str	x0, [sp, #104]
  401ddc:	ldr	x0, [sp, #104]
  401de0:	ldr	x0, [x0, #24]
  401de4:	cmp	x0, #0x1
  401de8:	b.ne	401dfc <ferror@plt+0x82c>  // b.any
  401dec:	ldr	x1, [sp, #104]
  401df0:	ldr	x0, [sp, #56]
  401df4:	bl	401a10 <ferror@plt+0x440>
  401df8:	str	x0, [sp, #104]
  401dfc:	ldr	x0, [sp, #104]
  401e00:	ldr	x0, [x0, #8]
  401e04:	ldr	x1, [sp, #72]
  401e08:	cmp	x1, x0
  401e0c:	b.cc	401e28 <ferror@plt+0x858>  // b.lo, b.ul, b.last
  401e10:	mov	x1, #0x1                   	// #1
  401e14:	ldr	x0, [sp, #72]
  401e18:	bl	41103c <ferror@plt+0xfa6c>
  401e1c:	mov	x1, x0
  401e20:	ldr	x0, [sp, #104]
  401e24:	bl	40fcc4 <ferror@plt+0xe6f4>
  401e28:	ldr	x1, [sp, #72]
  401e2c:	ldr	x0, [sp, #104]
  401e30:	bl	410594 <ferror@plt+0xefc4>
  401e34:	str	x0, [sp, #112]
  401e38:	b	401e80 <ferror@plt+0x8b0>
  401e3c:	mov	x1, #0x0                   	// #0
  401e40:	ldr	x0, [sp, #104]
  401e44:	bl	4105c4 <ferror@plt+0xeff4>
  401e48:	str	x0, [sp, #112]
  401e4c:	b	401e80 <ferror@plt+0x8b0>
  401e50:	ldr	x0, [sp, #56]
  401e54:	add	x0, x0, #0x230
  401e58:	str	x0, [sp, #112]
  401e5c:	b	401e80 <ferror@plt+0x8b0>
  401e60:	ldr	x0, [sp, #56]
  401e64:	add	x0, x0, #0x260
  401e68:	str	x0, [sp, #112]
  401e6c:	b	401e80 <ferror@plt+0x8b0>
  401e70:	ldr	x0, [sp, #48]
  401e74:	add	x0, x0, #0x8
  401e78:	str	x0, [sp, #112]
  401e7c:	nop
  401e80:	ldr	x0, [sp, #40]
  401e84:	ldr	x1, [sp, #112]
  401e88:	str	x1, [x0]
  401e8c:	ldr	w0, [sp, #124]
  401e90:	ldr	x19, [sp, #16]
  401e94:	ldp	x29, x30, [sp], #128
  401e98:	ret
  401e9c:	stp	x29, x30, [sp, #-64]!
  401ea0:	mov	x29, sp
  401ea4:	str	x0, [sp, #40]
  401ea8:	str	x1, [sp, #32]
  401eac:	str	x2, [sp, #24]
  401eb0:	str	x3, [sp, #16]
  401eb4:	ldr	x0, [sp, #40]
  401eb8:	add	x2, x0, #0x90
  401ebc:	ldr	x0, [sp, #16]
  401ec0:	add	x0, x0, #0x1
  401ec4:	mov	x1, x0
  401ec8:	mov	x0, x2
  401ecc:	bl	4016ec <ferror@plt+0x11c>
  401ed0:	str	w0, [sp, #60]
  401ed4:	ldr	w0, [sp, #60]
  401ed8:	cmp	w0, #0x0
  401edc:	b.eq	401ee8 <ferror@plt+0x918>  // b.none
  401ee0:	ldr	w0, [sp, #60]
  401ee4:	b	401f40 <ferror@plt+0x970>
  401ee8:	ldr	x0, [sp, #40]
  401eec:	add	x0, x0, #0x90
  401ef0:	ldr	x1, [sp, #16]
  401ef4:	bl	4105c4 <ferror@plt+0xeff4>
  401ef8:	mov	x1, x0
  401efc:	ldr	x0, [sp, #32]
  401f00:	str	x1, [x0]
  401f04:	ldr	x0, [sp, #32]
  401f08:	ldr	x0, [x0]
  401f0c:	ldr	w0, [x0]
  401f10:	cmp	w0, #0x8
  401f14:	b.ne	401f28 <ferror@plt+0x958>  // b.any
  401f18:	mov	x1, #0x0                   	// #0
  401f1c:	mov	w0, #0x13                  	// #19
  401f20:	bl	410994 <ferror@plt+0xf3c4>
  401f24:	b	401f40 <ferror@plt+0x970>
  401f28:	ldr	x0, [sp, #32]
  401f2c:	ldr	x0, [x0]
  401f30:	ldr	x2, [sp, #24]
  401f34:	mov	x1, x0
  401f38:	ldr	x0, [sp, #40]
  401f3c:	bl	401bb8 <ferror@plt+0x5e8>
  401f40:	ldp	x29, x30, [sp], #64
  401f44:	ret
  401f48:	stp	x29, x30, [sp, #-80]!
  401f4c:	mov	x29, sp
  401f50:	str	x0, [sp, #56]
  401f54:	str	x1, [sp, #48]
  401f58:	str	x2, [sp, #40]
  401f5c:	str	x3, [sp, #32]
  401f60:	str	x4, [sp, #24]
  401f64:	mov	x3, #0x1                   	// #1
  401f68:	ldr	x2, [sp, #40]
  401f6c:	ldr	x1, [sp, #48]
  401f70:	ldr	x0, [sp, #56]
  401f74:	bl	401e9c <ferror@plt+0x8cc>
  401f78:	str	w0, [sp, #76]
  401f7c:	ldr	w0, [sp, #76]
  401f80:	cmp	w0, #0x0
  401f84:	b.eq	401f90 <ferror@plt+0x9c0>  // b.none
  401f88:	ldr	w0, [sp, #76]
  401f8c:	b	402044 <ferror@plt+0xa74>
  401f90:	mov	x3, #0x0                   	// #0
  401f94:	ldr	x2, [sp, #24]
  401f98:	ldr	x1, [sp, #32]
  401f9c:	ldr	x0, [sp, #56]
  401fa0:	bl	401e9c <ferror@plt+0x8cc>
  401fa4:	str	w0, [sp, #76]
  401fa8:	ldr	w0, [sp, #76]
  401fac:	cmp	w0, #0x0
  401fb0:	b.eq	401fbc <ferror@plt+0x9ec>  // b.none
  401fb4:	ldr	w0, [sp, #76]
  401fb8:	b	402044 <ferror@plt+0xa74>
  401fbc:	ldr	x0, [sp, #48]
  401fc0:	ldr	x0, [x0]
  401fc4:	ldr	w0, [x0]
  401fc8:	str	w0, [sp, #72]
  401fcc:	ldr	x0, [sp, #32]
  401fd0:	ldr	x0, [x0]
  401fd4:	ldr	w0, [x0]
  401fd8:	ldr	w1, [sp, #72]
  401fdc:	cmp	w1, w0
  401fe0:	b.ne	402018 <ferror@plt+0xa48>  // b.any
  401fe4:	ldr	w0, [sp, #72]
  401fe8:	cmp	w0, #0x0
  401fec:	b.eq	401ffc <ferror@plt+0xa2c>  // b.none
  401ff0:	ldr	w0, [sp, #72]
  401ff4:	cmp	w0, #0x1
  401ff8:	b.ne	402018 <ferror@plt+0xa48>  // b.any
  401ffc:	ldr	x0, [sp, #48]
  402000:	ldr	x0, [x0]
  402004:	ldr	x2, [sp, #40]
  402008:	mov	x1, x0
  40200c:	ldr	x0, [sp, #56]
  402010:	bl	401bb8 <ferror@plt+0x5e8>
  402014:	str	w0, [sp, #76]
  402018:	ldr	w0, [sp, #76]
  40201c:	cmp	w0, #0x0
  402020:	b.ne	402040 <ferror@plt+0xa70>  // b.any
  402024:	ldr	w0, [sp, #72]
  402028:	cmp	w0, #0x3
  40202c:	b.ne	402040 <ferror@plt+0xa70>  // b.any
  402030:	mov	x1, #0x0                   	// #0
  402034:	mov	w0, #0xf                   	// #15
  402038:	bl	410994 <ferror@plt+0xf3c4>
  40203c:	b	402044 <ferror@plt+0xa74>
  402040:	ldr	w0, [sp, #76]
  402044:	ldp	x29, x30, [sp], #80
  402048:	ret
  40204c:	stp	x29, x30, [sp, #-80]!
  402050:	mov	x29, sp
  402054:	str	x0, [sp, #56]
  402058:	str	x1, [sp, #48]
  40205c:	str	x2, [sp, #40]
  402060:	str	x3, [sp, #32]
  402064:	str	x4, [sp, #24]
  402068:	ldr	x4, [sp, #24]
  40206c:	ldr	x3, [sp, #32]
  402070:	ldr	x2, [sp, #40]
  402074:	ldr	x1, [sp, #48]
  402078:	ldr	x0, [sp, #56]
  40207c:	bl	401f48 <ferror@plt+0x978>
  402080:	str	w0, [sp, #76]
  402084:	ldr	w0, [sp, #76]
  402088:	cmp	w0, #0x0
  40208c:	b.eq	402098 <ferror@plt+0xac8>  // b.none
  402090:	ldr	w0, [sp, #76]
  402094:	b	4020e8 <ferror@plt+0xb18>
  402098:	ldr	x0, [sp, #48]
  40209c:	ldr	x2, [x0]
  4020a0:	ldr	x0, [sp, #40]
  4020a4:	ldr	x0, [x0]
  4020a8:	mov	x1, x0
  4020ac:	mov	x0, x2
  4020b0:	bl	401748 <ferror@plt+0x178>
  4020b4:	str	w0, [sp, #76]
  4020b8:	ldr	w0, [sp, #76]
  4020bc:	cmp	w0, #0x0
  4020c0:	b.eq	4020cc <ferror@plt+0xafc>  // b.none
  4020c4:	ldr	w0, [sp, #76]
  4020c8:	b	4020e8 <ferror@plt+0xb18>
  4020cc:	ldr	x0, [sp, #32]
  4020d0:	ldr	x2, [x0]
  4020d4:	ldr	x0, [sp, #24]
  4020d8:	ldr	x0, [x0]
  4020dc:	mov	x1, x0
  4020e0:	mov	x0, x2
  4020e4:	bl	401748 <ferror@plt+0x178>
  4020e8:	ldp	x29, x30, [sp], #80
  4020ec:	ret
  4020f0:	stp	x29, x30, [sp, #-80]!
  4020f4:	mov	x29, sp
  4020f8:	str	x0, [sp, #56]
  4020fc:	str	x1, [sp, #48]
  402100:	str	x2, [sp, #40]
  402104:	str	x3, [sp, #32]
  402108:	str	x4, [sp, #24]
  40210c:	strb	wzr, [sp, #75]
  402110:	ldr	x4, [sp, #24]
  402114:	ldr	x3, [sp, #32]
  402118:	ldr	x2, [sp, #40]
  40211c:	ldr	x1, [sp, #48]
  402120:	ldr	x0, [sp, #56]
  402124:	bl	401f48 <ferror@plt+0x978>
  402128:	str	w0, [sp, #76]
  40212c:	ldr	w0, [sp, #76]
  402130:	cmp	w0, #0x0
  402134:	b.eq	402140 <ferror@plt+0xb70>  // b.none
  402138:	ldr	w0, [sp, #76]
  40213c:	b	402264 <ferror@plt+0xc94>
  402140:	ldr	x0, [sp, #48]
  402144:	ldr	x0, [x0]
  402148:	ldr	w0, [x0]
  40214c:	str	w0, [sp, #68]
  402150:	ldr	w0, [sp, #68]
  402154:	cmp	w0, #0x4
  402158:	b.eq	402174 <ferror@plt+0xba4>  // b.none
  40215c:	ldr	w0, [sp, #68]
  402160:	cmp	w0, #0x5
  402164:	b.eq	402174 <ferror@plt+0xba4>  // b.none
  402168:	ldr	w0, [sp, #68]
  40216c:	cmp	w0, #0x6
  402170:	b.ne	402184 <ferror@plt+0xbb4>  // b.any
  402174:	mov	x1, #0x0                   	// #0
  402178:	mov	w0, #0xf                   	// #15
  40217c:	bl	410994 <ferror@plt+0xf3c4>
  402180:	b	402264 <ferror@plt+0xc94>
  402184:	ldr	w0, [sp, #68]
  402188:	cmp	w0, #0x2
  40218c:	b.ne	4021a0 <ferror@plt+0xbd0>  // b.any
  402190:	mov	x1, #0x0                   	// #0
  402194:	mov	w0, #0xf                   	// #15
  402198:	bl	410994 <ferror@plt+0xf3c4>
  40219c:	b	402264 <ferror@plt+0xc94>
  4021a0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4021a4:	add	x0, x0, #0x250
  4021a8:	ldr	x0, [x0]
  4021ac:	ldr	x0, [x0, #1248]
  4021b0:	ldrb	w0, [x0]
  4021b4:	cmp	w0, #0x64
  4021b8:	b.ne	40222c <ferror@plt+0xc5c>  // b.any
  4021bc:	ldr	x0, [sp, #32]
  4021c0:	ldr	x0, [x0]
  4021c4:	ldr	w0, [x0]
  4021c8:	cmp	w0, #0x3
  4021cc:	b.eq	4021f8 <ferror@plt+0xc28>  // b.none
  4021d0:	ldr	x0, [sp, #24]
  4021d4:	ldr	x0, [x0]
  4021d8:	ldr	x0, [x0]
  4021dc:	cmp	x0, #0x0
  4021e0:	b.ne	402218 <ferror@plt+0xc48>  // b.any
  4021e4:	ldr	x0, [sp, #24]
  4021e8:	ldr	x0, [x0]
  4021ec:	ldr	x0, [x0, #32]
  4021f0:	cmp	x0, #0x0
  4021f4:	b.ne	402218 <ferror@plt+0xc48>  // b.any
  4021f8:	ldr	w0, [sp, #68]
  4021fc:	cmp	w0, #0x0
  402200:	b.eq	402210 <ferror@plt+0xc40>  // b.none
  402204:	ldr	w0, [sp, #68]
  402208:	cmp	w0, #0x1
  40220c:	b.ne	402218 <ferror@plt+0xc48>  // b.any
  402210:	mov	w0, #0x1                   	// #1
  402214:	b	40221c <ferror@plt+0xc4c>
  402218:	mov	w0, #0x0                   	// #0
  40221c:	strb	w0, [sp, #75]
  402220:	ldrb	w0, [sp, #75]
  402224:	and	w0, w0, #0x1
  402228:	strb	w0, [sp, #75]
  40222c:	ldrb	w0, [sp, #75]
  402230:	eor	w0, w0, #0x1
  402234:	and	w0, w0, #0xff
  402238:	cmp	w0, #0x0
  40223c:	b.eq	402260 <ferror@plt+0xc90>  // b.none
  402240:	ldr	x0, [sp, #32]
  402244:	ldr	x2, [x0]
  402248:	ldr	x0, [sp, #24]
  40224c:	ldr	x0, [x0]
  402250:	mov	x1, x0
  402254:	mov	x0, x2
  402258:	bl	401748 <ferror@plt+0x178>
  40225c:	str	w0, [sp, #76]
  402260:	ldr	w0, [sp, #76]
  402264:	ldp	x29, x30, [sp], #80
  402268:	ret
  40226c:	stp	x29, x30, [sp, #-32]!
  402270:	mov	x29, sp
  402274:	str	x0, [sp, #24]
  402278:	str	x1, [sp, #16]
  40227c:	ldr	x0, [sp, #16]
  402280:	mov	w1, #0x5                   	// #5
  402284:	str	w1, [x0]
  402288:	ldr	x0, [sp, #24]
  40228c:	add	x0, x0, #0x90
  402290:	mov	x1, #0x1                   	// #1
  402294:	bl	410054 <ferror@plt+0xea84>
  402298:	ldr	x0, [sp, #24]
  40229c:	add	x0, x0, #0x90
  4022a0:	mov	x1, #0x1                   	// #1
  4022a4:	bl	410054 <ferror@plt+0xea84>
  4022a8:	ldr	x0, [sp, #24]
  4022ac:	add	x0, x0, #0x90
  4022b0:	ldr	x1, [sp, #16]
  4022b4:	bl	4101ac <ferror@plt+0xebdc>
  4022b8:	nop
  4022bc:	ldp	x29, x30, [sp], #32
  4022c0:	ret
  4022c4:	stp	x29, x30, [sp, #-64]!
  4022c8:	mov	x29, sp
  4022cc:	str	x0, [sp, #40]
  4022d0:	str	x1, [sp, #32]
  4022d4:	str	x2, [sp, #24]
  4022d8:	mov	x3, #0x0                   	// #0
  4022dc:	ldr	x2, [sp, #24]
  4022e0:	ldr	x1, [sp, #32]
  4022e4:	ldr	x0, [sp, #40]
  4022e8:	bl	401e9c <ferror@plt+0x8cc>
  4022ec:	str	w0, [sp, #60]
  4022f0:	ldr	w0, [sp, #60]
  4022f4:	cmp	w0, #0x0
  4022f8:	b.eq	402304 <ferror@plt+0xd34>  // b.none
  4022fc:	ldr	w0, [sp, #60]
  402300:	b	402320 <ferror@plt+0xd50>
  402304:	ldr	x0, [sp, #32]
  402308:	ldr	x2, [x0]
  40230c:	ldr	x0, [sp, #24]
  402310:	ldr	x0, [x0]
  402314:	mov	x1, x0
  402318:	mov	x0, x2
  40231c:	bl	401748 <ferror@plt+0x178>
  402320:	ldp	x29, x30, [sp], #64
  402324:	ret
  402328:	stp	x29, x30, [sp, #-48]!
  40232c:	mov	x29, sp
  402330:	str	x0, [sp, #40]
  402334:	str	x1, [sp, #32]
  402338:	str	w2, [sp, #28]
  40233c:	ldr	x0, [sp, #32]
  402340:	ldr	w1, [sp, #28]
  402344:	str	w1, [x0]
  402348:	ldr	x0, [sp, #40]
  40234c:	add	x0, x0, #0x90
  402350:	mov	x1, #0x1                   	// #1
  402354:	bl	410054 <ferror@plt+0xea84>
  402358:	ldr	x0, [sp, #40]
  40235c:	add	x0, x0, #0x90
  402360:	ldr	x1, [sp, #32]
  402364:	bl	4101ac <ferror@plt+0xebdc>
  402368:	nop
  40236c:	ldp	x29, x30, [sp], #48
  402370:	ret
  402374:	stp	x29, x30, [sp, #-144]!
  402378:	mov	x29, sp
  40237c:	str	x0, [sp, #24]
  402380:	strb	w1, [sp, #23]
  402384:	ldrb	w0, [sp, #23]
  402388:	sub	w0, w0, #0x7
  40238c:	sxtw	x0, w0
  402390:	str	x0, [sp, #136]
  402394:	add	x3, sp, #0x28
  402398:	add	x2, sp, #0x70
  40239c:	add	x1, sp, #0x30
  4023a0:	add	x0, sp, #0x78
  4023a4:	mov	x4, x3
  4023a8:	mov	x3, x2
  4023ac:	mov	x2, x1
  4023b0:	mov	x1, x0
  4023b4:	ldr	x0, [sp, #24]
  4023b8:	bl	40204c <ferror@plt+0xa7c>
  4023bc:	str	w0, [sp, #132]
  4023c0:	ldr	w0, [sp, #132]
  4023c4:	cmp	w0, #0x0
  4023c8:	b.eq	4023d4 <ferror@plt+0xe04>  // b.none
  4023cc:	ldr	w0, [sp, #132]
  4023d0:	b	402484 <ferror@plt+0xeb4>
  4023d4:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  4023d8:	add	x0, x0, #0x368
  4023dc:	ldr	x1, [sp, #136]
  4023e0:	ldr	x3, [x0, x1, lsl #3]
  4023e4:	ldr	x4, [sp, #48]
  4023e8:	ldr	x1, [sp, #40]
  4023ec:	ldr	x0, [sp, #24]
  4023f0:	ldr	x0, [x0, #16]
  4023f4:	mov	x2, x0
  4023f8:	mov	x0, x4
  4023fc:	blr	x3
  402400:	mov	x1, x0
  402404:	add	x0, sp, #0x38
  402408:	add	x0, x0, #0x8
  40240c:	bl	40e424 <ferror@plt+0xce54>
  402410:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  402414:	add	x0, x0, #0x320
  402418:	ldr	x1, [sp, #136]
  40241c:	ldr	x4, [x0, x1, lsl #3]
  402420:	ldr	x5, [sp, #48]
  402424:	ldr	x1, [sp, #40]
  402428:	ldr	x0, [sp, #24]
  40242c:	ldr	x2, [x0, #16]
  402430:	add	x0, sp, #0x38
  402434:	add	x0, x0, #0x8
  402438:	mov	x3, x2
  40243c:	mov	x2, x0
  402440:	mov	x0, x5
  402444:	blr	x4
  402448:	str	w0, [sp, #132]
  40244c:	ldr	w0, [sp, #132]
  402450:	cmp	w0, #0x0
  402454:	b.ne	402470 <ferror@plt+0xea0>  // b.any
  402458:	add	x0, sp, #0x38
  40245c:	mov	x1, x0
  402460:	ldr	x0, [sp, #24]
  402464:	bl	40226c <ferror@plt+0xc9c>
  402468:	ldr	w0, [sp, #132]
  40246c:	b	402484 <ferror@plt+0xeb4>
  402470:	nop
  402474:	add	x0, sp, #0x38
  402478:	add	x0, x0, #0x8
  40247c:	bl	40e474 <ferror@plt+0xcea4>
  402480:	ldr	w0, [sp, #132]
  402484:	ldp	x29, x30, [sp], #144
  402488:	ret
  40248c:	stp	x29, x30, [sp, #-464]!
  402490:	mov	x29, sp
  402494:	str	x0, [sp, #24]
  402498:	ldr	x0, [sp, #24]
  40249c:	add	x0, x0, #0xe0
  4024a0:	mov	x1, #0x1                   	// #1
  4024a4:	bl	410594 <ferror@plt+0xefc4>
  4024a8:	str	x0, [sp, #440]
  4024ac:	str	xzr, [sp, #448]
  4024b0:	b	4024f4 <ferror@plt+0xf24>
  4024b4:	ldr	x0, [sp, #24]
  4024b8:	add	x0, x0, #0xb8
  4024bc:	ldr	x1, [sp, #448]
  4024c0:	bl	410594 <ferror@plt+0xefc4>
  4024c4:	str	x0, [sp, #424]
  4024c8:	ldr	x0, [sp, #424]
  4024cc:	ldr	x0, [x0]
  4024d0:	cmp	x0, #0x1
  4024d4:	b.ne	4024e8 <ferror@plt+0xf18>  // b.any
  4024d8:	mov	x1, #0x0                   	// #0
  4024dc:	mov	w0, #0xe                   	// #14
  4024e0:	bl	410994 <ferror@plt+0xf3c4>
  4024e4:	b	402748 <ferror@plt+0x1178>
  4024e8:	ldr	x0, [sp, #448]
  4024ec:	add	x0, x0, #0x1
  4024f0:	str	x0, [sp, #448]
  4024f4:	ldr	x0, [sp, #24]
  4024f8:	ldr	x0, [x0, #192]
  4024fc:	ldr	x1, [sp, #448]
  402500:	cmp	x1, x0
  402504:	b.cc	4024b4 <ferror@plt+0xee4>  // b.lo, b.ul, b.last
  402508:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40250c:	add	x0, x0, #0x250
  402510:	ldr	x0, [x0]
  402514:	ldr	x0, [x0, #1112]
  402518:	str	x0, [sp, #432]
  40251c:	add	x2, sp, #0x70
  402520:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  402524:	add	x1, x0, #0x3d0
  402528:	mov	x0, x2
  40252c:	bl	406684 <ferror@plt+0x50b4>
  402530:	ldr	x2, [sp, #440]
  402534:	ldr	x0, [sp, #440]
  402538:	ldr	x0, [x0, #8]
  40253c:	mov	x1, x0
  402540:	mov	x0, x2
  402544:	bl	410054 <ferror@plt+0xea84>
  402548:	add	x0, sp, #0x48
  40254c:	mov	x2, #0x0                   	// #0
  402550:	mov	x1, #0x1                   	// #1
  402554:	bl	40ff74 <ferror@plt+0xe9a4>
  402558:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40255c:	add	x0, x0, #0x250
  402560:	ldr	x0, [x0]
  402564:	ldr	x0, [x0, #1248]
  402568:	ldrb	w0, [x0]
  40256c:	cmp	w0, #0x64
  402570:	b.eq	402580 <ferror@plt+0xfb0>  // b.none
  402574:	adrp	x0, 41b000 <ferror@plt+0x19a30>
  402578:	add	x0, x0, #0x418
  40257c:	b	402588 <ferror@plt+0xfb8>
  402580:	adrp	x0, 41b000 <ferror@plt+0x19a30>
  402584:	add	x0, x0, #0x420
  402588:	add	x2, sp, #0x48
  40258c:	mov	x1, x0
  402590:	mov	x0, x2
  402594:	bl	407a54 <ferror@plt+0x6484>
  402598:	str	w0, [sp, #460]
  40259c:	ldr	w0, [sp, #460]
  4025a0:	cmp	w0, #0x0
  4025a4:	b.eq	4025c8 <ferror@plt+0xff8>  // b.none
  4025a8:	ldr	w0, [sp, #460]
  4025ac:	cmp	w0, #0x5
  4025b0:	b.ne	402724 <ferror@plt+0x1154>  // b.any
  4025b4:	mov	x1, #0x0                   	// #0
  4025b8:	mov	w0, #0xd                   	// #13
  4025bc:	bl	410994 <ferror@plt+0xf3c4>
  4025c0:	str	w0, [sp, #460]
  4025c4:	b	402724 <ferror@plt+0x1154>
  4025c8:	add	x0, sp, #0x70
  4025cc:	mov	x2, #0x1                   	// #1
  4025d0:	ldr	x1, [sp, #24]
  4025d4:	bl	4075d8 <ferror@plt+0x6008>
  4025d8:	ldr	x1, [sp, #72]
  4025dc:	add	x0, sp, #0x70
  4025e0:	bl	407410 <ferror@plt+0x5e40>
  4025e4:	str	w0, [sp, #460]
  4025e8:	ldr	w0, [sp, #460]
  4025ec:	cmp	w0, #0x0
  4025f0:	b.ne	402704 <ferror@plt+0x1134>  // b.any
  4025f4:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4025f8:	add	x0, x0, #0x250
  4025fc:	ldr	x0, [x0]
  402600:	ldr	x2, [x0, #1800]
  402604:	add	x0, sp, #0x70
  402608:	mov	w1, #0x28                  	// #40
  40260c:	blr	x2
  402610:	str	w0, [sp, #460]
  402614:	ldr	w0, [sp, #460]
  402618:	cmp	w0, #0x0
  40261c:	b.ne	40270c <ferror@plt+0x113c>  // b.any
  402620:	ldr	w0, [sp, #144]
  402624:	cmp	w0, #0x22
  402628:	b.eq	40264c <ferror@plt+0x107c>  // b.none
  40262c:	ldr	w0, [sp, #144]
  402630:	cmp	w0, #0x0
  402634:	b.eq	40264c <ferror@plt+0x107c>  // b.none
  402638:	mov	x1, #0x0                   	// #0
  40263c:	mov	w0, #0xd                   	// #13
  402640:	bl	410994 <ferror@plt+0xf3c4>
  402644:	str	w0, [sp, #460]
  402648:	b	402718 <ferror@plt+0x1148>
  40264c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  402650:	add	x0, x0, #0x250
  402654:	ldr	x0, [x0]
  402658:	ldrh	w0, [x0, #1138]
  40265c:	and	x0, x0, #0xffff
  402660:	and	x0, x0, #0x40
  402664:	cmp	x0, #0x0
  402668:	b.eq	402674 <ferror@plt+0x10a4>  // b.none
  40266c:	ldr	x0, [sp, #24]
  402670:	bl	401998 <ferror@plt+0x3c8>
  402674:	mov	x0, #0x1                   	// #1
  402678:	str	x0, [sp, #48]
  40267c:	str	xzr, [sp, #56]
  402680:	ldr	x0, [sp, #24]
  402684:	ldr	x0, [x0, #152]
  402688:	str	x0, [sp, #64]
  40268c:	ldr	x0, [sp, #24]
  402690:	add	x0, x0, #0xe0
  402694:	mov	x1, #0x1                   	// #1
  402698:	bl	410594 <ferror@plt+0xefc4>
  40269c:	str	x0, [sp, #440]
  4026a0:	ldr	x2, [sp, #440]
  4026a4:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4026a8:	add	x0, x0, #0x250
  4026ac:	ldr	x0, [x0]
  4026b0:	ldrb	w0, [x0, #1140]
  4026b4:	mov	w1, w0
  4026b8:	mov	x0, x2
  4026bc:	bl	4101d8 <ferror@plt+0xec08>
  4026c0:	ldr	x0, [sp, #24]
  4026c4:	add	x0, x0, #0xb8
  4026c8:	add	x1, sp, #0x30
  4026cc:	bl	4101ac <ferror@plt+0xebdc>
  4026d0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4026d4:	add	x0, x0, #0x250
  4026d8:	ldr	x0, [x0]
  4026dc:	ldr	x0, [x0, #1248]
  4026e0:	ldrb	w0, [x0]
  4026e4:	cmp	w0, #0x64
  4026e8:	b.ne	402714 <ferror@plt+0x1144>  // b.any
  4026ec:	str	xzr, [sp, #40]
  4026f0:	ldr	x0, [sp, #24]
  4026f4:	add	x0, x0, #0x1d0
  4026f8:	add	x1, sp, #0x28
  4026fc:	bl	4101ac <ferror@plt+0xebdc>
  402700:	b	402718 <ferror@plt+0x1148>
  402704:	nop
  402708:	b	402718 <ferror@plt+0x1148>
  40270c:	nop
  402710:	b	402718 <ferror@plt+0x1148>
  402714:	nop
  402718:	add	x0, sp, #0x70
  40271c:	bl	407560 <ferror@plt+0x5f90>
  402720:	b	402728 <ferror@plt+0x1158>
  402724:	nop
  402728:	add	x0, sp, #0x48
  40272c:	bl	410604 <ferror@plt+0xf034>
  402730:	adrp	x0, 435000 <ferror@plt+0x33a30>
  402734:	add	x0, x0, #0x250
  402738:	ldr	x0, [x0]
  40273c:	ldr	x1, [sp, #432]
  402740:	str	x1, [x0, #1112]
  402744:	ldr	w0, [sp, #460]
  402748:	ldp	x29, x30, [sp], #464
  40274c:	ret
  402750:	stp	x29, x30, [sp, #-64]!
  402754:	mov	x29, sp
  402758:	str	x19, [sp, #16]
  40275c:	str	x0, [sp, #40]
  402760:	ldr	x1, [sp, #40]
  402764:	adrp	x0, 41b000 <ferror@plt+0x19a30>
  402768:	add	x0, x0, #0x428
  40276c:	bl	41114c <ferror@plt+0xfb7c>
  402770:	mov	x2, x0
  402774:	adrp	x0, 435000 <ferror@plt+0x33a30>
  402778:	add	x0, x0, #0x250
  40277c:	ldr	x0, [x0]
  402780:	ldr	x1, [x0, #1104]
  402784:	adrp	x0, 435000 <ferror@plt+0x33a30>
  402788:	add	x0, x0, #0x250
  40278c:	ldr	x0, [x0]
  402790:	add	x1, x2, x1
  402794:	str	x1, [x0, #1104]
  402798:	mov	w1, #0xa                   	// #10
  40279c:	ldr	x0, [sp, #40]
  4027a0:	bl	401410 <strrchr@plt>
  4027a4:	str	x0, [sp, #56]
  4027a8:	ldr	x0, [sp, #56]
  4027ac:	cmp	x0, #0x0
  4027b0:	b.eq	4027d4 <ferror@plt+0x1204>  // b.none
  4027b4:	ldr	x0, [sp, #56]
  4027b8:	add	x1, x0, #0x1
  4027bc:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4027c0:	add	x0, x0, #0x250
  4027c4:	ldr	x19, [x0]
  4027c8:	mov	x0, x1
  4027cc:	bl	401290 <strlen@plt>
  4027d0:	str	x0, [x19, #1104]
  4027d4:	nop
  4027d8:	ldr	x19, [sp, #16]
  4027dc:	ldp	x29, x30, [sp], #64
  4027e0:	ret
  4027e4:	stp	x29, x30, [sp, #-64]!
  4027e8:	mov	x29, sp
  4027ec:	str	x0, [sp, #24]
  4027f0:	ldr	x0, [sp, #24]
  4027f4:	bl	401290 <strlen@plt>
  4027f8:	str	x0, [sp, #40]
  4027fc:	ldr	x0, [sp, #40]
  402800:	cmp	x0, #0x0
  402804:	b.ne	402830 <ferror@plt+0x1260>  // b.any
  402808:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40280c:	add	x0, x0, #0x250
  402810:	ldr	x0, [x0]
  402814:	ldr	x0, [x0, #1248]
  402818:	ldrb	w0, [x0]
  40281c:	cmp	w0, #0x64
  402820:	b.ne	402830 <ferror@plt+0x1260>  // b.any
  402824:	mov	w0, #0x0                   	// #0
  402828:	bl	411288 <ferror@plt+0xfcb8>
  40282c:	b	402920 <ferror@plt+0x1350>
  402830:	str	xzr, [sp, #56]
  402834:	b	402910 <ferror@plt+0x1340>
  402838:	ldr	x1, [sp, #24]
  40283c:	ldr	x0, [sp, #56]
  402840:	add	x0, x1, x0
  402844:	ldrb	w0, [x0]
  402848:	str	w0, [sp, #52]
  40284c:	ldr	w0, [sp, #52]
  402850:	cmp	w0, #0x5c
  402854:	b.ne	4028fc <ferror@plt+0x132c>  // b.any
  402858:	ldr	x0, [sp, #40]
  40285c:	sub	x0, x0, #0x1
  402860:	ldr	x1, [sp, #56]
  402864:	cmp	x1, x0
  402868:	b.eq	4028fc <ferror@plt+0x132c>  // b.none
  40286c:	ldr	x0, [sp, #56]
  402870:	add	x0, x0, #0x1
  402874:	str	x0, [sp, #56]
  402878:	ldr	x1, [sp, #24]
  40287c:	ldr	x0, [sp, #56]
  402880:	add	x0, x1, x0
  402884:	ldrb	w0, [x0]
  402888:	str	w0, [sp, #52]
  40288c:	ldr	w1, [sp, #52]
  402890:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  402894:	add	x0, x0, #0x3f8
  402898:	bl	4014e0 <strchr@plt>
  40289c:	str	x0, [sp, #32]
  4028a0:	ldr	x0, [sp, #32]
  4028a4:	cmp	x0, #0x0
  4028a8:	b.eq	4028f4 <ferror@plt+0x1324>  // b.none
  4028ac:	ldr	w0, [sp, #52]
  4028b0:	cmp	w0, #0x6e
  4028b4:	b.ne	4028cc <ferror@plt+0x12fc>  // b.any
  4028b8:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4028bc:	add	x0, x0, #0x250
  4028c0:	ldr	x0, [x0]
  4028c4:	mov	x1, #0xffffffffffffffff    	// #-1
  4028c8:	str	x1, [x0, #1104]
  4028cc:	ldr	x1, [sp, #32]
  4028d0:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  4028d4:	add	x0, x0, #0x3f8
  4028d8:	sub	x0, x1, x0
  4028dc:	mov	x1, x0
  4028e0:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  4028e4:	add	x0, x0, #0x408
  4028e8:	ldrb	w0, [x0, x1]
  4028ec:	str	w0, [sp, #52]
  4028f0:	b	4028fc <ferror@plt+0x132c>
  4028f4:	mov	w0, #0x5c                  	// #92
  4028f8:	bl	411288 <ferror@plt+0xfcb8>
  4028fc:	ldr	w0, [sp, #52]
  402900:	bl	411288 <ferror@plt+0xfcb8>
  402904:	ldr	x0, [sp, #56]
  402908:	add	x0, x0, #0x1
  40290c:	str	x0, [sp, #56]
  402910:	ldr	x1, [sp, #56]
  402914:	ldr	x0, [sp, #40]
  402918:	cmp	x1, x0
  40291c:	b.cc	402838 <ferror@plt+0x1268>  // b.lo, b.ul, b.last
  402920:	ldp	x29, x30, [sp], #64
  402924:	ret
  402928:	stp	x29, x30, [sp, #-96]!
  40292c:	mov	x29, sp
  402930:	str	x0, [sp, #40]
  402934:	strb	w1, [sp, #39]
  402938:	str	x2, [sp, #24]
  40293c:	str	wzr, [sp, #92]
  402940:	ldrb	w0, [sp, #39]
  402944:	cmp	w0, #0x3f
  402948:	cset	w0, ne  // ne = any
  40294c:	strb	w0, [sp, #91]
  402950:	ldr	x0, [sp, #40]
  402954:	add	x2, x0, #0x90
  402958:	ldr	x0, [sp, #24]
  40295c:	add	x0, x0, #0x1
  402960:	mov	x1, x0
  402964:	mov	x0, x2
  402968:	bl	4016ec <ferror@plt+0x11c>
  40296c:	str	w0, [sp, #92]
  402970:	ldr	w0, [sp, #92]
  402974:	cmp	w0, #0x0
  402978:	b.eq	402984 <ferror@plt+0x13b4>  // b.none
  40297c:	ldr	w0, [sp, #92]
  402980:	b	402b7c <ferror@plt+0x15ac>
  402984:	ldr	x0, [sp, #40]
  402988:	add	x0, x0, #0x90
  40298c:	ldr	x1, [sp, #24]
  402990:	bl	4105c4 <ferror@plt+0xeff4>
  402994:	str	x0, [sp, #80]
  402998:	ldr	x0, [sp, #80]
  40299c:	ldr	w0, [x0]
  4029a0:	cmp	w0, #0x8
  4029a4:	b.ne	4029dc <ferror@plt+0x140c>  // b.any
  4029a8:	ldrb	w0, [sp, #91]
  4029ac:	cmp	w0, #0x0
  4029b0:	b.eq	4029c4 <ferror@plt+0x13f4>  // b.none
  4029b4:	mov	x1, #0x0                   	// #0
  4029b8:	mov	w0, #0x13                  	// #19
  4029bc:	bl	410994 <ferror@plt+0xf3c4>
  4029c0:	b	402b7c <ferror@plt+0x15ac>
  4029c4:	ldr	x0, [sp, #40]
  4029c8:	add	x0, x0, #0x90
  4029cc:	mov	x1, #0x1                   	// #1
  4029d0:	bl	410054 <ferror@plt+0xea84>
  4029d4:	ldr	w0, [sp, #92]
  4029d8:	b	402b7c <ferror@plt+0x15ac>
  4029dc:	add	x0, sp, #0x38
  4029e0:	mov	x2, x0
  4029e4:	ldr	x1, [sp, #80]
  4029e8:	ldr	x0, [sp, #40]
  4029ec:	bl	401bb8 <ferror@plt+0x5e8>
  4029f0:	str	w0, [sp, #92]
  4029f4:	ldr	w0, [sp, #92]
  4029f8:	cmp	w0, #0x0
  4029fc:	b.eq	402a08 <ferror@plt+0x1438>  // b.none
  402a00:	ldr	w0, [sp, #92]
  402a04:	b	402b7c <ferror@plt+0x15ac>
  402a08:	ldr	x0, [sp, #80]
  402a0c:	ldr	w0, [x0]
  402a10:	cmp	w0, #0x2
  402a14:	b.eq	402ac0 <ferror@plt+0x14f0>  // b.none
  402a18:	ldr	x0, [sp, #80]
  402a1c:	ldr	w0, [x0]
  402a20:	cmp	w0, #0x3
  402a24:	b.eq	402ac0 <ferror@plt+0x14f0>  // b.none
  402a28:	ldr	x0, [sp, #56]
  402a2c:	ldr	x0, [x0]
  402a30:	cmp	x0, #0x0
  402a34:	b.ne	402a48 <ferror@plt+0x1478>  // b.any
  402a38:	ldr	x0, [sp, #56]
  402a3c:	ldr	x0, [x0, #32]
  402a40:	cmp	x0, #0x0
  402a44:	b.eq	402ac0 <ferror@plt+0x14f0>  // b.none
  402a48:	ldr	x3, [sp, #56]
  402a4c:	ldr	x0, [sp, #40]
  402a50:	ldr	x1, [x0, #8]
  402a54:	ldrb	w0, [sp, #91]
  402a58:	cmp	w0, #0x0
  402a5c:	cset	w0, ne  // ne = any
  402a60:	and	w0, w0, #0xff
  402a64:	eor	w0, w0, #0x1
  402a68:	and	w0, w0, #0xff
  402a6c:	and	w0, w0, #0x1
  402a70:	and	w0, w0, #0xff
  402a74:	mov	w2, w0
  402a78:	mov	x0, x3
  402a7c:	bl	40e768 <ferror@plt+0xd198>
  402a80:	str	w0, [sp, #92]
  402a84:	ldr	w0, [sp, #92]
  402a88:	cmp	w0, #0x0
  402a8c:	b.ne	402b30 <ferror@plt+0x1560>  // b.any
  402a90:	adrp	x0, 435000 <ferror@plt+0x33a30>
  402a94:	add	x0, x0, #0x250
  402a98:	ldr	x0, [x0]
  402a9c:	ldr	x0, [x0, #1248]
  402aa0:	ldrb	w0, [x0]
  402aa4:	cmp	w0, #0x64
  402aa8:	b.eq	402b30 <ferror@plt+0x1560>  // b.none
  402aac:	ldr	x0, [sp, #40]
  402ab0:	add	x0, x0, #0x260
  402ab4:	ldr	x1, [sp, #56]
  402ab8:	bl	40e498 <ferror@plt+0xcec8>
  402abc:	b	402b30 <ferror@plt+0x1560>
  402ac0:	ldr	x0, [sp, #80]
  402ac4:	ldr	w0, [x0]
  402ac8:	cmp	w0, #0x3
  402acc:	b.ne	402adc <ferror@plt+0x150c>  // b.any
  402ad0:	ldr	x0, [sp, #80]
  402ad4:	ldr	x0, [x0, #8]
  402ad8:	b	402ae4 <ferror@plt+0x1514>
  402adc:	ldr	x0, [sp, #56]
  402ae0:	ldr	x0, [x0, #16]
  402ae4:	str	x0, [sp, #72]
  402ae8:	ldr	x1, [sp, #72]
  402aec:	ldr	x0, [sp, #40]
  402af0:	bl	4018b0 <ferror@plt+0x2e0>
  402af4:	str	x0, [sp, #64]
  402af8:	ldrb	w0, [sp, #39]
  402afc:	cmp	w0, #0x42
  402b00:	b.ne	402b10 <ferror@plt+0x1540>  // b.any
  402b04:	ldr	x0, [sp, #64]
  402b08:	bl	402750 <ferror@plt+0x1180>
  402b0c:	b	402b34 <ferror@plt+0x1564>
  402b10:	ldr	x0, [sp, #64]
  402b14:	bl	4027e4 <ferror@plt+0x1214>
  402b18:	ldrb	w0, [sp, #39]
  402b1c:	cmp	w0, #0x3f
  402b20:	b.ne	402b34 <ferror@plt+0x1564>  // b.any
  402b24:	mov	w0, #0xa                   	// #10
  402b28:	bl	411288 <ferror@plt+0xfcb8>
  402b2c:	b	402b34 <ferror@plt+0x1564>
  402b30:	nop
  402b34:	ldr	w0, [sp, #92]
  402b38:	cmp	w0, #0x0
  402b3c:	b.ne	402b78 <ferror@plt+0x15a8>  // b.any
  402b40:	adrp	x0, 435000 <ferror@plt+0x33a30>
  402b44:	add	x0, x0, #0x250
  402b48:	ldr	x0, [x0]
  402b4c:	ldr	x0, [x0, #1248]
  402b50:	ldrb	w0, [x0]
  402b54:	cmp	w0, #0x64
  402b58:	b.ne	402b68 <ferror@plt+0x1598>  // b.any
  402b5c:	ldrb	w0, [sp, #91]
  402b60:	cmp	w0, #0x0
  402b64:	b.eq	402b78 <ferror@plt+0x15a8>  // b.none
  402b68:	ldr	x0, [sp, #40]
  402b6c:	add	x0, x0, #0x90
  402b70:	mov	x1, #0x1                   	// #1
  402b74:	bl	410054 <ferror@plt+0xea84>
  402b78:	ldr	w0, [sp, #92]
  402b7c:	ldp	x29, x30, [sp], #96
  402b80:	ret
  402b84:	stp	x29, x30, [sp, #-48]!
  402b88:	mov	x29, sp
  402b8c:	str	x0, [sp, #24]
  402b90:	str	x1, [sp, #16]
  402b94:	ldr	x0, [sp, #24]
  402b98:	add	x0, x0, #0x8
  402b9c:	str	x0, [sp, #40]
  402ba0:	ldr	x1, [sp, #16]
  402ba4:	ldr	x0, [sp, #40]
  402ba8:	bl	40e498 <ferror@plt+0xcec8>
  402bac:	ldr	x0, [sp, #40]
  402bb0:	ldr	x0, [x0, #24]
  402bb4:	cmp	x0, #0x0
  402bb8:	b.eq	402be8 <ferror@plt+0x1618>  // b.none
  402bbc:	ldr	x0, [sp, #40]
  402bc0:	ldrb	w0, [x0, #40]
  402bc4:	cmp	w0, #0x0
  402bc8:	cset	w0, ne  // ne = any
  402bcc:	and	w0, w0, #0xff
  402bd0:	eor	w0, w0, #0x1
  402bd4:	and	w0, w0, #0xff
  402bd8:	and	w0, w0, #0x1
  402bdc:	and	w1, w0, #0xff
  402be0:	ldr	x0, [sp, #40]
  402be4:	strb	w1, [x0, #40]
  402be8:	nop
  402bec:	ldp	x29, x30, [sp], #48
  402bf0:	ret
  402bf4:	stp	x29, x30, [sp, #-32]!
  402bf8:	mov	x29, sp
  402bfc:	str	x0, [sp, #24]
  402c00:	str	x1, [sp, #16]
  402c04:	ldr	x0, [sp, #16]
  402c08:	bl	407cec <ferror@plt+0x671c>
  402c0c:	cmp	x0, #0x0
  402c10:	b.ne	402c20 <ferror@plt+0x1650>  // b.any
  402c14:	ldr	x0, [sp, #24]
  402c18:	add	x0, x0, #0x8
  402c1c:	bl	407e4c <ferror@plt+0x687c>
  402c20:	nop
  402c24:	ldp	x29, x30, [sp], #32
  402c28:	ret
  402c2c:	stp	x29, x30, [sp, #-48]!
  402c30:	mov	x29, sp
  402c34:	str	x0, [sp, #24]
  402c38:	str	x1, [sp, #16]
  402c3c:	ldr	x0, [sp, #24]
  402c40:	add	x0, x0, #0x8
  402c44:	str	x0, [sp, #40]
  402c48:	ldr	x1, [sp, #16]
  402c4c:	ldr	x0, [sp, #40]
  402c50:	bl	40e498 <ferror@plt+0xcec8>
  402c54:	ldr	x0, [sp, #16]
  402c58:	ldr	x0, [x0, #16]
  402c5c:	mov	x1, x0
  402c60:	ldr	x0, [sp, #40]
  402c64:	bl	408c90 <ferror@plt+0x76c0>
  402c68:	nop
  402c6c:	ldp	x29, x30, [sp], #48
  402c70:	ret
  402c74:	stp	x29, x30, [sp, #-112]!
  402c78:	mov	x29, sp
  402c7c:	str	x0, [sp, #24]
  402c80:	strb	w1, [sp, #23]
  402c84:	add	x1, sp, #0x20
  402c88:	add	x0, sp, #0x28
  402c8c:	mov	x2, x1
  402c90:	mov	x1, x0
  402c94:	ldr	x0, [sp, #24]
  402c98:	bl	4022c4 <ferror@plt+0xcf4>
  402c9c:	str	w0, [sp, #108]
  402ca0:	ldr	w0, [sp, #108]
  402ca4:	cmp	w0, #0x0
  402ca8:	b.eq	402cb4 <ferror@plt+0x16e4>  // b.none
  402cac:	ldr	w0, [sp, #108]
  402cb0:	b	402d04 <ferror@plt+0x1734>
  402cb4:	ldr	x0, [sp, #32]
  402cb8:	ldr	x1, [x0, #24]
  402cbc:	add	x0, sp, #0x30
  402cc0:	add	x0, x0, #0x8
  402cc4:	bl	40e424 <ferror@plt+0xce54>
  402cc8:	ldrb	w0, [sp, #23]
  402ccc:	sub	w1, w0, #0x4
  402cd0:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  402cd4:	add	x0, x0, #0x3b0
  402cd8:	sxtw	x1, w1
  402cdc:	ldr	x2, [x0, x1, lsl #3]
  402ce0:	ldr	x1, [sp, #32]
  402ce4:	add	x0, sp, #0x30
  402ce8:	blr	x2
  402cec:	add	x0, sp, #0x30
  402cf0:	mov	w2, #0x5                   	// #5
  402cf4:	mov	x1, x0
  402cf8:	ldr	x0, [sp, #24]
  402cfc:	bl	402328 <ferror@plt+0xd58>
  402d00:	ldr	w0, [sp, #108]
  402d04:	ldp	x29, x30, [sp], #112
  402d08:	ret
  402d0c:	stp	x29, x30, [sp, #-144]!
  402d10:	mov	x29, sp
  402d14:	str	x0, [sp, #24]
  402d18:	strb	w1, [sp, #23]
  402d1c:	strb	wzr, [sp, #143]
  402d20:	add	x3, sp, #0x28
  402d24:	add	x2, sp, #0x70
  402d28:	add	x1, sp, #0x30
  402d2c:	add	x0, sp, #0x78
  402d30:	mov	x4, x3
  402d34:	mov	x3, x2
  402d38:	mov	x2, x1
  402d3c:	mov	x1, x0
  402d40:	ldr	x0, [sp, #24]
  402d44:	bl	40204c <ferror@plt+0xa7c>
  402d48:	str	w0, [sp, #136]
  402d4c:	ldr	w0, [sp, #136]
  402d50:	cmp	w0, #0x0
  402d54:	b.eq	402d60 <ferror@plt+0x1790>  // b.none
  402d58:	ldr	w0, [sp, #136]
  402d5c:	b	402f28 <ferror@plt+0x1958>
  402d60:	ldrb	w0, [sp, #23]
  402d64:	cmp	w0, #0x17
  402d68:	b.ne	402dac <ferror@plt+0x17dc>  // b.any
  402d6c:	ldr	x0, [sp, #48]
  402d70:	bl	407cec <ferror@plt+0x671c>
  402d74:	cmp	x0, #0x0
  402d78:	b.eq	402d94 <ferror@plt+0x17c4>  // b.none
  402d7c:	ldr	x0, [sp, #40]
  402d80:	bl	407cec <ferror@plt+0x671c>
  402d84:	cmp	x0, #0x0
  402d88:	b.eq	402d94 <ferror@plt+0x17c4>  // b.none
  402d8c:	mov	w0, #0x1                   	// #1
  402d90:	b	402d98 <ferror@plt+0x17c8>
  402d94:	mov	w0, #0x0                   	// #0
  402d98:	strb	w0, [sp, #143]
  402d9c:	ldrb	w0, [sp, #143]
  402da0:	and	w0, w0, #0x1
  402da4:	strb	w0, [sp, #143]
  402da8:	b	402eec <ferror@plt+0x191c>
  402dac:	ldrb	w0, [sp, #23]
  402db0:	cmp	w0, #0x16
  402db4:	b.ne	402df8 <ferror@plt+0x1828>  // b.any
  402db8:	ldr	x0, [sp, #48]
  402dbc:	bl	407cec <ferror@plt+0x671c>
  402dc0:	cmp	x0, #0x0
  402dc4:	b.ne	402dd8 <ferror@plt+0x1808>  // b.any
  402dc8:	ldr	x0, [sp, #40]
  402dcc:	bl	407cec <ferror@plt+0x671c>
  402dd0:	cmp	x0, #0x0
  402dd4:	b.eq	402de0 <ferror@plt+0x1810>  // b.none
  402dd8:	mov	w0, #0x1                   	// #1
  402ddc:	b	402de4 <ferror@plt+0x1814>
  402de0:	mov	w0, #0x0                   	// #0
  402de4:	strb	w0, [sp, #143]
  402de8:	ldrb	w0, [sp, #143]
  402dec:	and	w0, w0, #0x1
  402df0:	strb	w0, [sp, #143]
  402df4:	b	402eec <ferror@plt+0x191c>
  402df8:	ldr	x0, [sp, #48]
  402dfc:	ldr	x1, [sp, #40]
  402e00:	bl	4088f4 <ferror@plt+0x7324>
  402e04:	str	x0, [sp, #128]
  402e08:	ldr	x1, [sp, #128]
  402e0c:	mov	x0, #0x8000000000000000    	// #-9223372036854775808
  402e10:	cmp	x1, x0
  402e14:	b.ne	402e20 <ferror@plt+0x1850>  // b.any
  402e18:	mov	w0, #0x8                   	// #8
  402e1c:	b	402f28 <ferror@plt+0x1958>
  402e20:	ldrb	w0, [sp, #23]
  402e24:	cmp	w0, #0x15
  402e28:	b.eq	402ed8 <ferror@plt+0x1908>  // b.none
  402e2c:	cmp	w0, #0x15
  402e30:	b.gt	402eec <ferror@plt+0x191c>
  402e34:	cmp	w0, #0x14
  402e38:	b.eq	402ec8 <ferror@plt+0x18f8>  // b.none
  402e3c:	cmp	w0, #0x14
  402e40:	b.gt	402eec <ferror@plt+0x191c>
  402e44:	cmp	w0, #0x13
  402e48:	b.eq	402eb4 <ferror@plt+0x18e4>  // b.none
  402e4c:	cmp	w0, #0x13
  402e50:	b.gt	402eec <ferror@plt+0x191c>
  402e54:	cmp	w0, #0x12
  402e58:	b.eq	402ea0 <ferror@plt+0x18d0>  // b.none
  402e5c:	cmp	w0, #0x12
  402e60:	b.gt	402eec <ferror@plt+0x191c>
  402e64:	cmp	w0, #0x10
  402e68:	b.eq	402e78 <ferror@plt+0x18a8>  // b.none
  402e6c:	cmp	w0, #0x11
  402e70:	b.eq	402e8c <ferror@plt+0x18bc>  // b.none
  402e74:	b	402eec <ferror@plt+0x191c>
  402e78:	ldr	x0, [sp, #128]
  402e7c:	cmp	x0, #0x0
  402e80:	cset	w0, eq  // eq = none
  402e84:	strb	w0, [sp, #143]
  402e88:	b	402eec <ferror@plt+0x191c>
  402e8c:	ldr	x0, [sp, #128]
  402e90:	cmp	x0, #0x0
  402e94:	cset	w0, le
  402e98:	strb	w0, [sp, #143]
  402e9c:	b	402eec <ferror@plt+0x191c>
  402ea0:	ldr	x0, [sp, #128]
  402ea4:	mvn	x0, x0
  402ea8:	lsr	x0, x0, #63
  402eac:	strb	w0, [sp, #143]
  402eb0:	b	402eec <ferror@plt+0x191c>
  402eb4:	ldr	x0, [sp, #128]
  402eb8:	cmp	x0, #0x0
  402ebc:	cset	w0, ne  // ne = any
  402ec0:	strb	w0, [sp, #143]
  402ec4:	b	402eec <ferror@plt+0x191c>
  402ec8:	ldr	x0, [sp, #128]
  402ecc:	lsr	x0, x0, #63
  402ed0:	strb	w0, [sp, #143]
  402ed4:	b	402eec <ferror@plt+0x191c>
  402ed8:	ldr	x0, [sp, #128]
  402edc:	cmp	x0, #0x0
  402ee0:	cset	w0, gt
  402ee4:	strb	w0, [sp, #143]
  402ee8:	nop
  402eec:	add	x0, sp, #0x38
  402ef0:	add	x0, x0, #0x8
  402ef4:	mov	x1, #0x2                   	// #2
  402ef8:	bl	40e424 <ferror@plt+0xce54>
  402efc:	ldrb	w0, [sp, #143]
  402f00:	cmp	w0, #0x0
  402f04:	b.eq	402f14 <ferror@plt+0x1944>  // b.none
  402f08:	add	x0, sp, #0x38
  402f0c:	add	x0, x0, #0x8
  402f10:	bl	407e4c <ferror@plt+0x687c>
  402f14:	add	x0, sp, #0x38
  402f18:	mov	x1, x0
  402f1c:	ldr	x0, [sp, #24]
  402f20:	bl	40226c <ferror@plt+0xc9c>
  402f24:	ldr	w0, [sp, #136]
  402f28:	ldp	x29, x30, [sp], #144
  402f2c:	ret
  402f30:	stp	x29, x30, [sp, #-112]!
  402f34:	mov	x29, sp
  402f38:	str	x0, [sp, #40]
  402f3c:	str	x1, [sp, #32]
  402f40:	str	x2, [sp, #24]
  402f44:	strb	w3, [sp, #23]
  402f48:	add	x0, sp, #0x38
  402f4c:	mov	x2, #0x30                  	// #48
  402f50:	mov	w1, #0x0                   	// #0
  402f54:	bl	401390 <memset@plt>
  402f58:	str	xzr, [sp, #56]
  402f5c:	ldr	x0, [sp, #32]
  402f60:	ldr	x0, [x0, #8]
  402f64:	str	x0, [sp, #72]
  402f68:	ldrb	w0, [sp, #23]
  402f6c:	eor	w0, w0, #0x1
  402f70:	and	w0, w0, #0xff
  402f74:	cmp	w0, #0x0
  402f78:	b.eq	402fc0 <ferror@plt+0x19f0>  // b.none
  402f7c:	ldr	x0, [sp, #40]
  402f80:	add	x0, x0, #0x90
  402f84:	mov	x1, #0x2                   	// #2
  402f88:	bl	4016ec <ferror@plt+0x11c>
  402f8c:	str	w0, [sp, #108]
  402f90:	ldr	w0, [sp, #108]
  402f94:	cmp	w0, #0x0
  402f98:	b.eq	402fa4 <ferror@plt+0x19d4>  // b.none
  402f9c:	ldr	w0, [sp, #108]
  402fa0:	b	402fe4 <ferror@plt+0x1a14>
  402fa4:	mov	x1, #0x1                   	// #1
  402fa8:	ldr	x0, [sp, #24]
  402fac:	bl	410054 <ferror@plt+0xea84>
  402fb0:	ldr	x0, [sp, #40]
  402fb4:	add	x0, x0, #0x90
  402fb8:	mov	x1, #0x1                   	// #1
  402fbc:	bl	410054 <ferror@plt+0xea84>
  402fc0:	ldr	x0, [sp, #40]
  402fc4:	add	x0, x0, #0x90
  402fc8:	mov	x1, #0x1                   	// #1
  402fcc:	bl	410054 <ferror@plt+0xea84>
  402fd0:	add	x0, sp, #0x38
  402fd4:	mov	x1, x0
  402fd8:	ldr	x0, [sp, #24]
  402fdc:	bl	4101ac <ferror@plt+0xebdc>
  402fe0:	mov	w0, #0x0                   	// #0
  402fe4:	ldp	x29, x30, [sp], #112
  402fe8:	ret
  402fec:	stp	x29, x30, [sp, #-176]!
  402ff0:	mov	x29, sp
  402ff4:	str	x0, [sp, #40]
  402ff8:	str	x1, [sp, #32]
  402ffc:	str	w2, [sp, #28]
  403000:	strb	w3, [sp, #27]
  403004:	str	wzr, [sp, #172]
  403008:	str	xzr, [sp, #48]
  40300c:	ldr	w0, [sp, #28]
  403010:	cmp	w0, #0x0
  403014:	cset	w0, eq  // eq = none
  403018:	strb	w0, [sp, #151]
  40301c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  403020:	add	x0, x0, #0x250
  403024:	ldr	x0, [x0]
  403028:	ldr	x0, [x0, #1248]
  40302c:	ldrb	w0, [x0]
  403030:	cmp	w0, #0x64
  403034:	b.ne	40305c <ferror@plt+0x1a8c>  // b.any
  403038:	add	x1, sp, #0x30
  40303c:	add	x0, sp, #0x70
  403040:	mov	x3, #0x0                   	// #0
  403044:	mov	x2, x1
  403048:	mov	x1, x0
  40304c:	ldr	x0, [sp, #40]
  403050:	bl	401e9c <ferror@plt+0x8cc>
  403054:	str	w0, [sp, #172]
  403058:	b	4030f0 <ferror@plt+0x1b20>
  40305c:	ldr	x0, [sp, #40]
  403060:	add	x0, x0, #0x90
  403064:	mov	x1, #0x0                   	// #0
  403068:	bl	4105c4 <ferror@plt+0xeff4>
  40306c:	str	x0, [sp, #112]
  403070:	ldr	x0, [sp, #112]
  403074:	ldr	w1, [sp, #28]
  403078:	bl	4017b4 <ferror@plt+0x1e4>
  40307c:	str	w0, [sp, #172]
  403080:	ldr	w0, [sp, #172]
  403084:	cmp	w0, #0x0
  403088:	b.eq	403094 <ferror@plt+0x1ac4>  // b.none
  40308c:	ldr	w0, [sp, #172]
  403090:	b	403380 <ferror@plt+0x1db0>
  403094:	ldrb	w0, [sp, #27]
  403098:	cmp	w0, #0x0
  40309c:	b.eq	4030c0 <ferror@plt+0x1af0>  // b.none
  4030a0:	ldr	x0, [sp, #112]
  4030a4:	add	x1, sp, #0x30
  4030a8:	mov	x2, x1
  4030ac:	mov	x1, x0
  4030b0:	ldr	x0, [sp, #40]
  4030b4:	bl	401bb8 <ferror@plt+0x5e8>
  4030b8:	str	w0, [sp, #172]
  4030bc:	b	4030f0 <ferror@plt+0x1b20>
  4030c0:	ldrb	w0, [sp, #151]
  4030c4:	cmp	w0, #0x0
  4030c8:	b.eq	4030f0 <ferror@plt+0x1b20>  // b.none
  4030cc:	ldr	x0, [sp, #112]
  4030d0:	ldr	x0, [x0, #8]
  4030d4:	ldr	w2, [sp, #28]
  4030d8:	mov	x1, x0
  4030dc:	ldr	x0, [sp, #40]
  4030e0:	bl	401b6c <ferror@plt+0x59c>
  4030e4:	mov	x1, #0x1                   	// #1
  4030e8:	bl	4105c4 <ferror@plt+0xeff4>
  4030ec:	str	x0, [sp, #48]
  4030f0:	ldr	w0, [sp, #172]
  4030f4:	cmp	w0, #0x0
  4030f8:	b.eq	403104 <ferror@plt+0x1b34>  // b.none
  4030fc:	ldr	w0, [sp, #172]
  403100:	b	403380 <ferror@plt+0x1db0>
  403104:	ldr	w2, [sp, #28]
  403108:	ldr	x1, [sp, #32]
  40310c:	ldr	x0, [sp, #40]
  403110:	bl	401b6c <ferror@plt+0x59c>
  403114:	str	x0, [sp, #160]
  403118:	ldr	x0, [sp, #112]
  40311c:	ldr	w0, [x0]
  403120:	cmp	w0, #0x3
  403124:	b.ne	403168 <ferror@plt+0x1b98>  // b.any
  403128:	ldrb	w0, [sp, #151]
  40312c:	eor	w0, w0, #0x1
  403130:	and	w0, w0, #0xff
  403134:	cmp	w0, #0x0
  403138:	b.eq	40314c <ferror@plt+0x1b7c>  // b.none
  40313c:	mov	x1, #0x0                   	// #0
  403140:	mov	w0, #0xf                   	// #15
  403144:	bl	410994 <ferror@plt+0xf3c4>
  403148:	b	403380 <ferror@plt+0x1db0>
  40314c:	ldr	x0, [sp, #112]
  403150:	mov	w3, #0x1                   	// #1
  403154:	ldr	x2, [sp, #160]
  403158:	mov	x1, x0
  40315c:	ldr	x0, [sp, #40]
  403160:	bl	402f30 <ferror@plt+0x1960>
  403164:	b	403380 <ferror@plt+0x1db0>
  403168:	ldrb	w0, [sp, #151]
  40316c:	cmp	w0, #0x0
  403170:	b.eq	403188 <ferror@plt+0x1bb8>  // b.none
  403174:	ldr	x1, [sp, #48]
  403178:	add	x0, sp, #0x38
  40317c:	add	x0, x0, #0x8
  403180:	bl	40e544 <ferror@plt+0xcf74>
  403184:	b	403358 <ferror@plt+0x1d88>
  403188:	ldr	x0, [sp, #48]
  40318c:	str	x0, [sp, #152]
  403190:	add	x0, sp, #0x38
  403194:	add	x0, x0, #0x8
  403198:	str	x0, [sp, #136]
  40319c:	ldr	x0, [sp, #112]
  4031a0:	ldr	x0, [x0, #8]
  4031a4:	ldr	w2, [sp, #28]
  4031a8:	mov	x1, x0
  4031ac:	ldr	x0, [sp, #40]
  4031b0:	bl	401b6c <ferror@plt+0x59c>
  4031b4:	str	x0, [sp, #128]
  4031b8:	ldrb	w0, [sp, #27]
  4031bc:	eor	w0, w0, #0x1
  4031c0:	and	w0, w0, #0xff
  4031c4:	cmp	w0, #0x0
  4031c8:	b.eq	4031ec <ferror@plt+0x1c1c>  // b.none
  4031cc:	ldrb	w0, [sp, #27]
  4031d0:	eor	w0, w0, #0x1
  4031d4:	and	w0, w0, #0xff
  4031d8:	and	x0, x0, #0xff
  4031dc:	mov	x1, x0
  4031e0:	ldr	x0, [sp, #128]
  4031e4:	bl	4105c4 <ferror@plt+0xeff4>
  4031e8:	str	x0, [sp, #152]
  4031ec:	ldr	x0, [sp, #152]
  4031f0:	ldr	x0, [x0, #24]
  4031f4:	cmp	x0, #0x30
  4031f8:	b.ne	403210 <ferror@plt+0x1c40>  // b.any
  4031fc:	ldr	w0, [sp, #28]
  403200:	cmp	w0, #0x2
  403204:	b.ne	403210 <ferror@plt+0x1c40>  // b.any
  403208:	mov	w0, #0x1                   	// #1
  40320c:	b	403214 <ferror@plt+0x1c44>
  403210:	mov	w0, #0x0                   	// #0
  403214:	strb	w0, [sp, #127]
  403218:	ldrb	w0, [sp, #127]
  40321c:	and	w0, w0, #0x1
  403220:	strb	w0, [sp, #127]
  403224:	ldr	x0, [sp, #152]
  403228:	ldr	x0, [x0, #24]
  40322c:	cmp	x0, #0x1
  403230:	cset	w0, eq  // eq = none
  403234:	strb	w0, [sp, #126]
  403238:	ldrb	w0, [sp, #127]
  40323c:	cmp	w0, #0x0
  403240:	b.ne	40325c <ferror@plt+0x1c8c>  // b.any
  403244:	ldrb	w0, [sp, #126]
  403248:	cmp	w0, #0x0
  40324c:	b.eq	403318 <ferror@plt+0x1d48>  // b.none
  403250:	ldr	w0, [sp, #28]
  403254:	cmp	w0, #0x2
  403258:	b.ne	403318 <ferror@plt+0x1d48>  // b.any
  40325c:	mov	x2, #0x0                   	// #0
  403260:	mov	x1, #0x1                   	// #1
  403264:	ldr	x0, [sp, #136]
  403268:	bl	40ff74 <ferror@plt+0xe9a4>
  40326c:	ldrb	w0, [sp, #127]
  403270:	cmp	w0, #0x0
  403274:	b.eq	4032d0 <ferror@plt+0x1d00>  // b.none
  403278:	ldr	w2, [sp, #28]
  40327c:	ldr	x1, [sp, #32]
  403280:	ldr	x0, [sp, #40]
  403284:	bl	401b6c <ferror@plt+0x59c>
  403288:	str	x0, [sp, #160]
  40328c:	ldr	x0, [sp, #112]
  403290:	ldr	x0, [x0, #8]
  403294:	mov	x1, x0
  403298:	ldr	x0, [sp, #136]
  40329c:	bl	410204 <ferror@plt+0xec34>
  4032a0:	ldr	x0, [sp, #128]
  4032a4:	ldr	x1, [x0, #8]
  4032a8:	ldrb	w0, [sp, #27]
  4032ac:	eor	w0, w0, #0x1
  4032b0:	and	w0, w0, #0xff
  4032b4:	and	x0, x0, #0xff
  4032b8:	sub	x0, x1, x0
  4032bc:	sub	x0, x0, #0x1
  4032c0:	mov	x1, x0
  4032c4:	ldr	x0, [sp, #136]
  4032c8:	bl	410204 <ferror@plt+0xec34>
  4032cc:	b	4032ec <ferror@plt+0x1d1c>
  4032d0:	ldr	x0, [sp, #152]
  4032d4:	ldr	x1, [x0, #8]
  4032d8:	ldr	x0, [sp, #152]
  4032dc:	ldr	x0, [x0]
  4032e0:	mov	x2, x0
  4032e4:	ldr	x0, [sp, #136]
  4032e8:	bl	410108 <ferror@plt+0xeb38>
  4032ec:	add	x0, sp, #0x38
  4032f0:	add	x0, x0, #0x8
  4032f4:	mov	x1, x0
  4032f8:	ldr	x0, [sp, #160]
  4032fc:	bl	4101ac <ferror@plt+0xebdc>
  403300:	ldr	x0, [sp, #40]
  403304:	add	x0, x0, #0x90
  403308:	mov	x1, #0x1                   	// #1
  40330c:	bl	410054 <ferror@plt+0xea84>
  403310:	ldr	w0, [sp, #172]
  403314:	b	403380 <ferror@plt+0x1db0>
  403318:	ldrb	w0, [sp, #126]
  40331c:	cmp	w0, #0x0
  403320:	b.eq	403340 <ferror@plt+0x1d70>  // b.none
  403324:	ldr	w0, [sp, #28]
  403328:	cmp	w0, #0x2
  40332c:	b.eq	403340 <ferror@plt+0x1d70>  // b.none
  403330:	ldr	x1, [sp, #152]
  403334:	ldr	x0, [sp, #40]
  403338:	bl	401a10 <ferror@plt+0x440>
  40333c:	str	x0, [sp, #152]
  403340:	mov	w1, #0x1                   	// #1
  403344:	ldr	x0, [sp, #136]
  403348:	bl	40fbb8 <ferror@plt+0xe5e8>
  40334c:	ldr	x1, [sp, #152]
  403350:	ldr	x0, [sp, #136]
  403354:	bl	40fc18 <ferror@plt+0xe648>
  403358:	add	x0, sp, #0x38
  40335c:	add	x0, x0, #0x8
  403360:	mov	x1, x0
  403364:	ldr	x0, [sp, #160]
  403368:	bl	4101ac <ferror@plt+0xebdc>
  40336c:	ldr	x0, [sp, #40]
  403370:	add	x0, x0, #0x90
  403374:	mov	x1, #0x1                   	// #1
  403378:	bl	410054 <ferror@plt+0xea84>
  40337c:	ldr	w0, [sp, #172]
  403380:	ldp	x29, x30, [sp], #176
  403384:	ret
  403388:	stp	x29, x30, [sp, #-224]!
  40338c:	mov	x29, sp
  403390:	str	x0, [sp, #24]
  403394:	strb	w1, [sp, #23]
  403398:	ldrb	w0, [sp, #23]
  40339c:	cmp	w0, #0x21
  4033a0:	cset	w0, ls  // ls = plast
  4033a4:	strb	w0, [sp, #183]
  4033a8:	add	x3, sp, #0x30
  4033ac:	add	x2, sp, #0x78
  4033b0:	add	x1, sp, #0x38
  4033b4:	add	x0, sp, #0x80
  4033b8:	mov	x4, x3
  4033bc:	mov	x3, x2
  4033c0:	mov	x2, x1
  4033c4:	mov	x1, x0
  4033c8:	ldr	x0, [sp, #24]
  4033cc:	bl	4020f0 <ferror@plt+0xb20>
  4033d0:	str	w0, [sp, #220]
  4033d4:	ldr	w0, [sp, #220]
  4033d8:	cmp	w0, #0x0
  4033dc:	b.eq	4033e8 <ferror@plt+0x1e18>  // b.none
  4033e0:	ldr	w0, [sp, #220]
  4033e4:	b	40376c <ferror@plt+0x219c>
  4033e8:	ldr	x0, [sp, #120]
  4033ec:	ldr	w0, [x0]
  4033f0:	cmp	w0, #0x3
  4033f4:	b.ne	403484 <ferror@plt+0x1eb4>  // b.any
  4033f8:	ldr	x0, [sp, #120]
  4033fc:	ldr	x0, [x0, #8]
  403400:	str	x0, [sp, #144]
  403404:	ldr	x0, [sp, #128]
  403408:	ldr	w0, [x0]
  40340c:	cmp	w0, #0x1
  403410:	b.ne	403444 <ferror@plt+0x1e74>  // b.any
  403414:	ldr	x0, [sp, #56]
  403418:	bl	40e474 <ferror@plt+0xcea4>
  40341c:	ldr	x0, [sp, #56]
  403420:	mov	x2, #0x30                  	// #48
  403424:	mov	w1, #0x0                   	// #0
  403428:	bl	401390 <memset@plt>
  40342c:	ldr	x0, [sp, #56]
  403430:	str	xzr, [x0]
  403434:	ldr	x0, [sp, #56]
  403438:	ldr	x1, [sp, #144]
  40343c:	str	x1, [x0, #16]
  403440:	b	40347c <ferror@plt+0x1eac>
  403444:	ldr	x0, [sp, #128]
  403448:	ldr	x0, [x0, #8]
  40344c:	mov	w2, #0x0                   	// #0
  403450:	mov	x1, x0
  403454:	ldr	x0, [sp, #24]
  403458:	bl	401b6c <ferror@plt+0x59c>
  40345c:	str	x0, [sp, #136]
  403460:	ldr	x0, [sp, #120]
  403464:	mov	w3, #0x0                   	// #0
  403468:	ldr	x2, [sp, #136]
  40346c:	mov	x1, x0
  403470:	ldr	x0, [sp, #24]
  403474:	bl	402f30 <ferror@plt+0x1960>
  403478:	str	w0, [sp, #220]
  40347c:	ldr	w0, [sp, #220]
  403480:	b	40376c <ferror@plt+0x219c>
  403484:	ldrb	w0, [sp, #23]
  403488:	cmp	w0, #0x21
  40348c:	b.eq	40349c <ferror@plt+0x1ecc>  // b.none
  403490:	ldrb	w0, [sp, #23]
  403494:	cmp	w0, #0x2d
  403498:	b.ne	4034ac <ferror@plt+0x1edc>  // b.any
  40349c:	ldr	x0, [sp, #56]
  4034a0:	ldr	x1, [sp, #48]
  4034a4:	bl	40e498 <ferror@plt+0xcec8>
  4034a8:	b	40351c <ferror@plt+0x1f4c>
  4034ac:	ldr	x0, [sp, #24]
  4034b0:	ldr	x0, [x0, #16]
  4034b4:	str	x0, [sp, #168]
  4034b8:	ldrb	w0, [sp, #183]
  4034bc:	eor	w0, w0, #0x1
  4034c0:	and	w0, w0, #0xff
  4034c4:	cmp	w0, #0x0
  4034c8:	b.eq	4034d8 <ferror@plt+0x1f08>  // b.none
  4034cc:	ldrb	w0, [sp, #23]
  4034d0:	sub	w0, w0, #0xc
  4034d4:	strb	w0, [sp, #23]
  4034d8:	ldrb	w0, [sp, #23]
  4034dc:	sub	w1, w0, #0x18
  4034e0:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  4034e4:	add	x0, x0, #0x320
  4034e8:	sxtw	x1, w1
  4034ec:	ldr	x4, [x0, x1, lsl #3]
  4034f0:	ldr	x0, [sp, #56]
  4034f4:	ldr	x1, [sp, #48]
  4034f8:	ldr	x2, [sp, #56]
  4034fc:	ldr	x3, [sp, #168]
  403500:	blr	x4
  403504:	str	w0, [sp, #220]
  403508:	ldr	w0, [sp, #220]
  40350c:	cmp	w0, #0x0
  403510:	b.eq	40351c <ferror@plt+0x1f4c>  // b.none
  403514:	ldr	w0, [sp, #220]
  403518:	b	40376c <ferror@plt+0x219c>
  40351c:	ldr	x0, [sp, #128]
  403520:	ldr	w0, [x0]
  403524:	cmp	w0, #0xa
  403528:	cset	w0, eq  // eq = none
  40352c:	strb	w0, [sp, #167]
  403530:	ldr	x0, [sp, #128]
  403534:	ldr	w0, [x0]
  403538:	cmp	w0, #0xb
  40353c:	cset	w0, eq  // eq = none
  403540:	strb	w0, [sp, #166]
  403544:	ldrb	w0, [sp, #167]
  403548:	cmp	w0, #0x0
  40354c:	b.ne	40356c <ferror@plt+0x1f9c>  // b.any
  403550:	ldrb	w0, [sp, #166]
  403554:	cmp	w0, #0x0
  403558:	b.ne	40356c <ferror@plt+0x1f9c>  // b.any
  40355c:	ldr	x0, [sp, #128]
  403560:	ldr	w0, [x0]
  403564:	cmp	w0, #0x9
  403568:	b.ne	403718 <ferror@plt+0x2148>  // b.any
  40356c:	ldr	x0, [sp, #56]
  403570:	add	x1, sp, #0x28
  403574:	bl	40e838 <ferror@plt+0xd268>
  403578:	str	w0, [sp, #220]
  40357c:	ldr	w0, [sp, #220]
  403580:	cmp	w0, #0x0
  403584:	b.eq	403590 <ferror@plt+0x1fc0>  // b.none
  403588:	ldr	w0, [sp, #220]
  40358c:	b	40376c <ferror@plt+0x219c>
  403590:	ldr	x0, [sp, #128]
  403594:	ldr	w0, [x0]
  403598:	add	w0, w0, #0x1
  40359c:	str	w0, [sp, #160]
  4035a0:	ldrb	w0, [sp, #166]
  4035a4:	cmp	w0, #0x0
  4035a8:	b.eq	4035e4 <ferror@plt+0x2014>  // b.none
  4035ac:	str	xzr, [sp, #184]
  4035b0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4035b4:	add	x0, x0, #0x250
  4035b8:	ldr	x0, [x0]
  4035bc:	ldr	x0, [x0, #1160]
  4035c0:	str	x0, [sp, #192]
  4035c4:	ldr	x0, [sp, #24]
  4035c8:	add	x0, x0, #0x18
  4035cc:	add	x0, x0, #0x50
  4035d0:	str	x0, [sp, #208]
  4035d4:	ldr	x0, [sp, #24]
  4035d8:	add	x0, x0, #0x10
  4035dc:	str	x0, [sp, #200]
  4035e0:	b	4036b8 <ferror@plt+0x20e8>
  4035e4:	mov	x0, #0x2                   	// #2
  4035e8:	str	x0, [sp, #184]
  4035ec:	ldrb	w0, [sp, #167]
  4035f0:	cmp	w0, #0x0
  4035f4:	b.eq	403658 <ferror@plt+0x2088>  // b.none
  4035f8:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4035fc:	add	x0, x0, #0x250
  403600:	ldr	x0, [x0]
  403604:	ldr	x0, [x0, #1248]
  403608:	ldrb	w0, [x0]
  40360c:	cmp	w0, #0x64
  403610:	b.eq	403654 <ferror@plt+0x2084>  // b.none
  403614:	adrp	x0, 435000 <ferror@plt+0x33a30>
  403618:	add	x0, x0, #0x250
  40361c:	ldr	x0, [x0]
  403620:	ldrh	w0, [x0, #1138]
  403624:	and	x0, x0, #0xffff
  403628:	and	x0, x0, #0x4
  40362c:	cmp	x0, #0x0
  403630:	b.ne	403658 <ferror@plt+0x2088>  // b.any
  403634:	adrp	x0, 435000 <ferror@plt+0x33a30>
  403638:	add	x0, x0, #0x250
  40363c:	ldr	x0, [x0]
  403640:	ldrh	w0, [x0, #1138]
  403644:	and	x0, x0, #0xffff
  403648:	and	x0, x0, #0x2
  40364c:	cmp	x0, #0x0
  403650:	b.ne	403658 <ferror@plt+0x2088>  // b.any
  403654:	str	xzr, [sp, #184]
  403658:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40365c:	add	x0, x0, #0x250
  403660:	ldr	x1, [x0]
  403664:	ldrb	w0, [sp, #167]
  403668:	sxtw	x0, w0
  40366c:	add	x0, x0, #0x8e
  403670:	lsl	x0, x0, #3
  403674:	add	x0, x1, x0
  403678:	ldr	x0, [x0, #8]
  40367c:	str	x0, [sp, #192]
  403680:	ldr	x0, [sp, #24]
  403684:	add	x2, x0, #0x18
  403688:	ldrb	w1, [sp, #167]
  40368c:	mov	x0, x1
  403690:	lsl	x0, x0, #2
  403694:	add	x0, x0, x1
  403698:	lsl	x0, x0, #3
  40369c:	add	x0, x2, x0
  4036a0:	str	x0, [sp, #208]
  4036a4:	ldr	x1, [sp, #24]
  4036a8:	ldrb	w0, [sp, #167]
  4036ac:	lsl	x0, x0, #3
  4036b0:	add	x0, x1, x0
  4036b4:	str	x0, [sp, #200]
  4036b8:	ldr	x0, [sp, #40]
  4036bc:	ldr	x1, [sp, #192]
  4036c0:	cmp	x1, x0
  4036c4:	b.cc	4036d8 <ferror@plt+0x2108>  // b.lo, b.ul, b.last
  4036c8:	ldr	x0, [sp, #40]
  4036cc:	ldr	x1, [sp, #184]
  4036d0:	cmp	x1, x0
  4036d4:	b.ls	4036f0 <ferror@plt+0x2120>  // b.plast
  4036d8:	ldr	x3, [sp, #192]
  4036dc:	ldr	x2, [sp, #184]
  4036e0:	mov	x1, #0x0                   	// #0
  4036e4:	ldr	w0, [sp, #160]
  4036e8:	bl	410994 <ferror@plt+0xf3c4>
  4036ec:	b	40376c <ferror@plt+0x219c>
  4036f0:	mov	x1, #0x0                   	// #0
  4036f4:	ldr	x0, [sp, #208]
  4036f8:	bl	4105c4 <ferror@plt+0xeff4>
  4036fc:	str	x0, [sp, #152]
  403700:	ldr	x1, [sp, #40]
  403704:	ldr	x0, [sp, #152]
  403708:	str	x1, [x0]
  40370c:	ldr	x1, [sp, #40]
  403710:	ldr	x0, [sp, #200]
  403714:	str	x1, [x0]
  403718:	ldrb	w0, [sp, #183]
  40371c:	cmp	w0, #0x0
  403720:	b.eq	403748 <ferror@plt+0x2178>  // b.none
  403724:	ldr	x1, [sp, #56]
  403728:	add	x0, sp, #0x40
  40372c:	add	x0, x0, #0x8
  403730:	bl	40e544 <ferror@plt+0xcf74>
  403734:	add	x0, sp, #0x40
  403738:	mov	x1, x0
  40373c:	ldr	x0, [sp, #24]
  403740:	bl	40226c <ferror@plt+0xc9c>
  403744:	b	403768 <ferror@plt+0x2198>
  403748:	ldr	x0, [sp, #24]
  40374c:	add	x0, x0, #0x90
  403750:	mov	x1, #0x1                   	// #1
  403754:	bl	410054 <ferror@plt+0xea84>
  403758:	ldr	x0, [sp, #24]
  40375c:	add	x0, x0, #0x90
  403760:	mov	x1, #0x1                   	// #1
  403764:	bl	410054 <ferror@plt+0xea84>
  403768:	ldr	w0, [sp, #220]
  40376c:	ldp	x29, x30, [sp], #224
  403770:	ret
  403774:	stp	x29, x30, [sp, #-144]!
  403778:	mov	x29, sp
  40377c:	str	x0, [sp, #40]
  403780:	str	x1, [sp, #32]
  403784:	str	x2, [sp, #24]
  403788:	strb	w3, [sp, #23]
  40378c:	strb	w4, [sp, #22]
  403790:	str	wzr, [sp, #140]
  403794:	ldr	x1, [sp, #24]
  403798:	ldr	x0, [sp, #32]
  40379c:	bl	4018e8 <ferror@plt+0x318>
  4037a0:	str	x0, [sp, #128]
  4037a4:	str	wzr, [sp, #56]
  4037a8:	ldr	x0, [sp, #128]
  4037ac:	str	x0, [sp, #64]
  4037b0:	ldrb	w0, [sp, #23]
  4037b4:	cmp	w0, #0x0
  4037b8:	b.ne	4037c8 <ferror@plt+0x21f8>  // b.any
  4037bc:	ldrb	w0, [sp, #22]
  4037c0:	cmp	w0, #0x0
  4037c4:	b.eq	403890 <ferror@plt+0x22c0>  // b.none
  4037c8:	mov	w2, #0x0                   	// #0
  4037cc:	ldr	x1, [sp, #128]
  4037d0:	ldr	x0, [sp, #40]
  4037d4:	bl	401b6c <ferror@plt+0x59c>
  4037d8:	str	x0, [sp, #120]
  4037dc:	mov	x1, #0x0                   	// #0
  4037e0:	ldr	x0, [sp, #120]
  4037e4:	bl	4105c4 <ferror@plt+0xeff4>
  4037e8:	str	x0, [sp, #112]
  4037ec:	ldrb	w0, [sp, #22]
  4037f0:	mov	w1, #0x2                   	// #2
  4037f4:	sub	w0, w1, w0
  4037f8:	sxtw	x0, w0
  4037fc:	mov	x1, x0
  403800:	ldr	x0, [sp, #120]
  403804:	bl	4016ec <ferror@plt+0x11c>
  403808:	str	w0, [sp, #140]
  40380c:	ldr	w0, [sp, #140]
  403810:	cmp	w0, #0x0
  403814:	b.eq	403820 <ferror@plt+0x2250>  // b.none
  403818:	ldr	w0, [sp, #140]
  40381c:	b	4038a4 <ferror@plt+0x22d4>
  403820:	ldr	x0, [sp, #112]
  403824:	ldr	x0, [x0]
  403828:	cmp	x0, #0x0
  40382c:	b.ne	403840 <ferror@plt+0x2270>  // b.any
  403830:	ldr	x0, [sp, #112]
  403834:	ldr	x0, [x0, #32]
  403838:	cmp	x0, #0x0
  40383c:	b.eq	40385c <ferror@plt+0x228c>  // b.none
  403840:	mov	w0, #0x5                   	// #5
  403844:	str	w0, [sp, #56]
  403848:	add	x0, sp, #0x38
  40384c:	add	x0, x0, #0x8
  403850:	ldr	x1, [sp, #112]
  403854:	bl	40e544 <ferror@plt+0xcf74>
  403858:	b	403870 <ferror@plt+0x22a0>
  40385c:	mov	w0, #0x3                   	// #3
  403860:	str	w0, [sp, #56]
  403864:	ldr	x0, [sp, #112]
  403868:	ldr	x0, [x0, #16]
  40386c:	str	x0, [sp, #64]
  403870:	ldrb	w0, [sp, #22]
  403874:	eor	w0, w0, #0x1
  403878:	and	w0, w0, #0xff
  40387c:	cmp	w0, #0x0
  403880:	b.eq	403890 <ferror@plt+0x22c0>  // b.none
  403884:	mov	x1, #0x1                   	// #1
  403888:	ldr	x0, [sp, #120]
  40388c:	bl	410054 <ferror@plt+0xea84>
  403890:	ldr	x0, [sp, #40]
  403894:	add	x0, x0, #0x90
  403898:	add	x1, sp, #0x38
  40389c:	bl	4101ac <ferror@plt+0xebdc>
  4038a0:	ldr	w0, [sp, #140]
  4038a4:	ldp	x29, x30, [sp], #144
  4038a8:	ret
  4038ac:	stp	x29, x30, [sp, #-144]!
  4038b0:	mov	x29, sp
  4038b4:	str	x0, [sp, #40]
  4038b8:	str	x1, [sp, #32]
  4038bc:	str	x2, [sp, #24]
  4038c0:	strb	w3, [sp, #23]
  4038c4:	str	wzr, [sp, #140]
  4038c8:	ldr	x1, [sp, #24]
  4038cc:	ldr	x0, [sp, #32]
  4038d0:	bl	4018e8 <ferror@plt+0x318>
  4038d4:	str	x0, [sp, #88]
  4038d8:	ldrb	w0, [sp, #23]
  4038dc:	cmp	w0, #0x31
  4038e0:	b.ne	403904 <ferror@plt+0x2334>  // b.any
  4038e4:	mov	w0, #0x2                   	// #2
  4038e8:	str	w0, [sp, #80]
  4038ec:	ldr	x0, [sp, #40]
  4038f0:	add	x0, x0, #0x90
  4038f4:	add	x1, sp, #0x50
  4038f8:	bl	4101ac <ferror@plt+0xebdc>
  4038fc:	ldr	w0, [sp, #140]
  403900:	b	403978 <ferror@plt+0x23a8>
  403904:	add	x1, sp, #0x40
  403908:	add	x0, sp, #0x48
  40390c:	mov	x2, x1
  403910:	mov	x1, x0
  403914:	ldr	x0, [sp, #40]
  403918:	bl	4022c4 <ferror@plt+0xcf4>
  40391c:	str	w0, [sp, #140]
  403920:	ldr	w0, [sp, #140]
  403924:	cmp	w0, #0x0
  403928:	b.eq	403934 <ferror@plt+0x2364>  // b.none
  40392c:	ldr	w0, [sp, #140]
  403930:	b	403978 <ferror@plt+0x23a8>
  403934:	ldr	x0, [sp, #64]
  403938:	add	x1, sp, #0x38
  40393c:	bl	40e838 <ferror@plt+0xd268>
  403940:	str	w0, [sp, #140]
  403944:	ldr	w0, [sp, #140]
  403948:	cmp	w0, #0x0
  40394c:	b.eq	403958 <ferror@plt+0x2388>  // b.none
  403950:	ldr	w0, [sp, #140]
  403954:	b	403978 <ferror@plt+0x23a8>
  403958:	ldr	x0, [sp, #56]
  40395c:	str	x0, [sp, #96]
  403960:	add	x0, sp, #0x50
  403964:	mov	w2, #0x1                   	// #1
  403968:	mov	x1, x0
  40396c:	ldr	x0, [sp, #40]
  403970:	bl	402328 <ferror@plt+0xd58>
  403974:	ldr	w0, [sp, #140]
  403978:	ldp	x29, x30, [sp], #144
  40397c:	ret
  403980:	stp	x29, x30, [sp, #-176]!
  403984:	mov	x29, sp
  403988:	str	x0, [sp, #24]
  40398c:	strb	w1, [sp, #23]
  403990:	add	x1, sp, #0x20
  403994:	add	x0, sp, #0x98
  403998:	mov	x2, x1
  40399c:	mov	x1, x0
  4039a0:	ldr	x0, [sp, #24]
  4039a4:	bl	4022c4 <ferror@plt+0xcf4>
  4039a8:	str	w0, [sp, #168]
  4039ac:	ldr	w0, [sp, #168]
  4039b0:	cmp	w0, #0x0
  4039b4:	b.eq	4039c0 <ferror@plt+0x23f0>  // b.none
  4039b8:	ldr	w0, [sp, #168]
  4039bc:	b	403b34 <ferror@plt+0x2564>
  4039c0:	ldrb	w0, [sp, #23]
  4039c4:	cmp	w0, #0x22
  4039c8:	b.eq	4039e0 <ferror@plt+0x2410>  // b.none
  4039cc:	ldrb	w0, [sp, #23]
  4039d0:	cmp	w0, #0x23
  4039d4:	b.eq	4039e0 <ferror@plt+0x2410>  // b.none
  4039d8:	mov	w0, #0x1                   	// #1
  4039dc:	b	4039e4 <ferror@plt+0x2414>
  4039e0:	mov	w0, #0x0                   	// #0
  4039e4:	strb	w0, [sp, #167]
  4039e8:	ldrb	w0, [sp, #167]
  4039ec:	and	w0, w0, #0x1
  4039f0:	strb	w0, [sp, #167]
  4039f4:	ldrb	w0, [sp, #167]
  4039f8:	cmp	w0, #0x0
  4039fc:	b.eq	403a20 <ferror@plt+0x2450>  // b.none
  403a00:	ldrb	w0, [sp, #23]
  403a04:	cmp	w0, #0x0
  403a08:	b.eq	403a18 <ferror@plt+0x2448>  // b.none
  403a0c:	ldrb	w0, [sp, #23]
  403a10:	cmp	w0, #0x1
  403a14:	b.ne	403a20 <ferror@plt+0x2450>  // b.any
  403a18:	mov	w0, #0x1                   	// #1
  403a1c:	b	403a24 <ferror@plt+0x2454>
  403a20:	mov	w0, #0x0                   	// #0
  403a24:	strb	w0, [sp, #166]
  403a28:	ldrb	w0, [sp, #166]
  403a2c:	and	w0, w0, #0x1
  403a30:	strb	w0, [sp, #166]
  403a34:	ldrb	w0, [sp, #166]
  403a38:	cmp	w0, #0x0
  403a3c:	b.eq	403a58 <ferror@plt+0x2488>  // b.none
  403a40:	mov	w0, #0x5                   	// #5
  403a44:	str	w0, [sp, #40]
  403a48:	ldr	x1, [sp, #32]
  403a4c:	add	x0, sp, #0x28
  403a50:	add	x0, x0, #0x8
  403a54:	bl	40e544 <ferror@plt+0xcf74>
  403a58:	mov	w0, #0x6                   	// #6
  403a5c:	str	w0, [sp, #96]
  403a60:	mov	w0, #0x1c                  	// #28
  403a64:	strb	w0, [sp, #175]
  403a68:	ldrb	w0, [sp, #167]
  403a6c:	eor	w0, w0, #0x1
  403a70:	and	w0, w0, #0xff
  403a74:	cmp	w0, #0x0
  403a78:	b.eq	403aac <ferror@plt+0x24dc>  // b.none
  403a7c:	ldrb	w0, [sp, #23]
  403a80:	cmp	w0, #0x23
  403a84:	cset	w0, eq  // eq = none
  403a88:	and	w0, w0, #0xff
  403a8c:	mov	w1, w0
  403a90:	ldrb	w0, [sp, #175]
  403a94:	add	w0, w1, w0
  403a98:	strb	w0, [sp, #175]
  403a9c:	ldrb	w0, [sp, #175]
  403aa0:	add	w0, w0, #0xc
  403aa4:	strb	w0, [sp, #175]
  403aa8:	b	403ac4 <ferror@plt+0x24f4>
  403aac:	ldrb	w0, [sp, #23]
  403ab0:	and	w0, w0, #0x1
  403ab4:	and	w0, w0, #0xff
  403ab8:	ldrb	w1, [sp, #175]
  403abc:	add	w0, w0, w1
  403ac0:	strb	w0, [sp, #175]
  403ac4:	ldr	x0, [sp, #24]
  403ac8:	add	x0, x0, #0x90
  403acc:	add	x1, sp, #0x60
  403ad0:	bl	4101ac <ferror@plt+0xebdc>
  403ad4:	ldrb	w1, [sp, #175]
  403ad8:	ldr	x0, [sp, #24]
  403adc:	bl	403388 <ferror@plt+0x1db8>
  403ae0:	str	w0, [sp, #168]
  403ae4:	ldrb	w0, [sp, #166]
  403ae8:	cmp	w0, #0x0
  403aec:	b.eq	403b30 <ferror@plt+0x2560>  // b.none
  403af0:	ldr	w0, [sp, #168]
  403af4:	cmp	w0, #0x0
  403af8:	b.eq	403b10 <ferror@plt+0x2540>  // b.none
  403afc:	add	x0, sp, #0x28
  403b00:	add	x0, x0, #0x8
  403b04:	bl	40e474 <ferror@plt+0xcea4>
  403b08:	ldr	w0, [sp, #168]
  403b0c:	b	403b34 <ferror@plt+0x2564>
  403b10:	ldr	x0, [sp, #24]
  403b14:	add	x0, x0, #0x90
  403b18:	mov	x1, #0x1                   	// #1
  403b1c:	bl	410054 <ferror@plt+0xea84>
  403b20:	ldr	x0, [sp, #24]
  403b24:	add	x0, x0, #0x90
  403b28:	add	x1, sp, #0x28
  403b2c:	bl	4101ac <ferror@plt+0xebdc>
  403b30:	ldr	w0, [sp, #168]
  403b34:	ldp	x29, x30, [sp], #176
  403b38:	ret
  403b3c:	stp	x29, x30, [sp, #-192]!
  403b40:	mov	x29, sp
  403b44:	str	x0, [sp, #40]
  403b48:	str	x1, [sp, #32]
  403b4c:	str	x2, [sp, #24]
  403b50:	str	wzr, [sp, #168]
  403b54:	ldr	x1, [sp, #24]
  403b58:	ldr	x0, [sp, #32]
  403b5c:	bl	4018e8 <ferror@plt+0x318>
  403b60:	str	x0, [sp, #160]
  403b64:	str	xzr, [sp, #104]
  403b68:	ldr	x1, [sp, #24]
  403b6c:	ldr	x0, [sp, #32]
  403b70:	bl	4018e8 <ferror@plt+0x318>
  403b74:	str	x0, [sp, #96]
  403b78:	ldr	x0, [sp, #40]
  403b7c:	add	x0, x0, #0xe0
  403b80:	ldr	x1, [sp, #96]
  403b84:	bl	410594 <ferror@plt+0xefc4>
  403b88:	str	x0, [sp, #152]
  403b8c:	ldr	x0, [sp, #152]
  403b90:	ldr	x0, [x0, #8]
  403b94:	cmp	x0, #0x0
  403b98:	b.ne	403bb8 <ferror@plt+0x25e8>  // b.any
  403b9c:	ldr	x0, [sp, #152]
  403ba0:	ldr	x0, [x0, #208]
  403ba4:	mov	x2, x0
  403ba8:	mov	x1, #0x0                   	// #0
  403bac:	mov	w0, #0x12                  	// #18
  403bb0:	bl	410994 <ferror@plt+0xf3c4>
  403bb4:	b	403e84 <ferror@plt+0x28b4>
  403bb8:	ldr	x0, [sp, #152]
  403bbc:	ldr	x0, [x0, #120]
  403bc0:	ldr	x1, [sp, #160]
  403bc4:	cmp	x1, x0
  403bc8:	b.eq	403bec <ferror@plt+0x261c>  // b.none
  403bcc:	ldr	x0, [sp, #152]
  403bd0:	ldr	x0, [x0, #120]
  403bd4:	ldr	x3, [sp, #160]
  403bd8:	mov	x2, x0
  403bdc:	mov	x1, #0x0                   	// #0
  403be0:	mov	w0, #0x11                  	// #17
  403be4:	bl	410994 <ferror@plt+0xf3c4>
  403be8:	b	403e84 <ferror@plt+0x28b4>
  403bec:	ldr	x0, [sp, #40]
  403bf0:	ldr	x1, [x0, #152]
  403bf4:	ldr	x0, [sp, #160]
  403bf8:	sub	x0, x1, x0
  403bfc:	str	x0, [sp, #112]
  403c00:	adrp	x0, 435000 <ferror@plt+0x33a30>
  403c04:	add	x0, x0, #0x250
  403c08:	ldr	x0, [x0]
  403c0c:	ldrh	w0, [x0, #1138]
  403c10:	and	x0, x0, #0xffff
  403c14:	and	x0, x0, #0x40
  403c18:	cmp	x0, #0x0
  403c1c:	b.eq	403c28 <ferror@plt+0x2658>  // b.none
  403c20:	ldr	x0, [sp, #40]
  403c24:	bl	401998 <ferror@plt+0x3c8>
  403c28:	str	xzr, [sp, #184]
  403c2c:	b	403dbc <ferror@plt+0x27ec>
  403c30:	mov	w0, #0x1                   	// #1
  403c34:	strb	w0, [sp, #175]
  403c38:	ldr	x0, [sp, #40]
  403c3c:	add	x0, x0, #0x90
  403c40:	mov	x1, #0x0                   	// #0
  403c44:	bl	4105c4 <ferror@plt+0xeff4>
  403c48:	str	x0, [sp, #128]
  403c4c:	ldr	x0, [sp, #128]
  403c50:	ldr	w0, [x0]
  403c54:	cmp	w0, #0x8
  403c58:	b.ne	403c6c <ferror@plt+0x269c>  // b.any
  403c5c:	mov	x1, #0x0                   	// #0
  403c60:	mov	w0, #0x13                  	// #19
  403c64:	bl	410994 <ferror@plt+0xf3c4>
  403c68:	b	403e84 <ferror@plt+0x28b4>
  403c6c:	ldr	x0, [sp, #152]
  403c70:	add	x2, x0, #0x50
  403c74:	ldr	x1, [sp, #160]
  403c78:	ldr	x0, [sp, #184]
  403c7c:	sub	x0, x1, x0
  403c80:	sub	x0, x0, #0x1
  403c84:	mov	x1, x0
  403c88:	mov	x0, x2
  403c8c:	bl	410594 <ferror@plt+0xefc4>
  403c90:	str	x0, [sp, #144]
  403c94:	ldr	x0, [sp, #128]
  403c98:	ldr	w0, [x0]
  403c9c:	cmp	w0, #0x0
  403ca0:	b.eq	403cb4 <ferror@plt+0x26e4>  // b.none
  403ca4:	ldr	x0, [sp, #128]
  403ca8:	ldr	w0, [x0]
  403cac:	cmp	w0, #0x2
  403cb0:	b.ne	403d78 <ferror@plt+0x27a8>  // b.any
  403cb4:	str	xzr, [sp, #176]
  403cb8:	b	403d5c <ferror@plt+0x278c>
  403cbc:	ldr	x0, [sp, #152]
  403cc0:	add	x2, x0, #0x50
  403cc4:	ldr	x1, [sp, #160]
  403cc8:	ldr	x0, [sp, #176]
  403ccc:	sub	x0, x1, x0
  403cd0:	sub	x0, x0, #0x1
  403cd4:	mov	x1, x0
  403cd8:	mov	x0, x2
  403cdc:	bl	410594 <ferror@plt+0xefc4>
  403ce0:	str	x0, [sp, #120]
  403ce4:	ldr	x0, [sp, #128]
  403ce8:	ldr	x1, [x0, #8]
  403cec:	ldr	x0, [sp, #120]
  403cf0:	ldr	x0, [x0]
  403cf4:	cmp	x1, x0
  403cf8:	b.ne	403d34 <ferror@plt+0x2764>  // b.any
  403cfc:	ldr	x0, [sp, #120]
  403d00:	ldr	x0, [x0, #8]
  403d04:	cmp	x0, #0x0
  403d08:	cset	w0, eq  // eq = none
  403d0c:	and	w1, w0, #0xff
  403d10:	ldr	x0, [sp, #128]
  403d14:	ldr	w0, [x0]
  403d18:	cmp	w0, #0x0
  403d1c:	cset	w0, eq  // eq = none
  403d20:	and	w0, w0, #0xff
  403d24:	eor	w0, w1, w0
  403d28:	and	w0, w0, #0xff
  403d2c:	cmp	w0, #0x0
  403d30:	b.eq	403d3c <ferror@plt+0x276c>  // b.none
  403d34:	mov	w0, #0x1                   	// #1
  403d38:	b	403d40 <ferror@plt+0x2770>
  403d3c:	mov	w0, #0x0                   	// #0
  403d40:	strb	w0, [sp, #175]
  403d44:	ldrb	w0, [sp, #175]
  403d48:	and	w0, w0, #0x1
  403d4c:	strb	w0, [sp, #175]
  403d50:	ldr	x0, [sp, #176]
  403d54:	add	x0, x0, #0x1
  403d58:	str	x0, [sp, #176]
  403d5c:	ldr	x1, [sp, #176]
  403d60:	ldr	x0, [sp, #184]
  403d64:	cmp	x1, x0
  403d68:	b.cs	403d78 <ferror@plt+0x27a8>  // b.hs, b.nlast
  403d6c:	ldrb	w0, [sp, #175]
  403d70:	cmp	w0, #0x0
  403d74:	b.ne	403cbc <ferror@plt+0x26ec>  // b.any
  403d78:	ldr	x0, [sp, #144]
  403d7c:	ldr	x1, [x0]
  403d80:	ldr	x0, [sp, #144]
  403d84:	ldr	x0, [x0, #8]
  403d88:	ldrb	w3, [sp, #175]
  403d8c:	mov	w2, w0
  403d90:	ldr	x0, [sp, #40]
  403d94:	bl	402fec <ferror@plt+0x1a1c>
  403d98:	str	w0, [sp, #168]
  403d9c:	ldr	w0, [sp, #168]
  403da0:	cmp	w0, #0x0
  403da4:	b.eq	403db0 <ferror@plt+0x27e0>  // b.none
  403da8:	ldr	w0, [sp, #168]
  403dac:	b	403e84 <ferror@plt+0x28b4>
  403db0:	ldr	x0, [sp, #184]
  403db4:	add	x0, x0, #0x1
  403db8:	str	x0, [sp, #184]
  403dbc:	ldr	x1, [sp, #184]
  403dc0:	ldr	x0, [sp, #160]
  403dc4:	cmp	x1, x0
  403dc8:	b.cc	403c30 <ferror@plt+0x2660>  // b.lo, b.ul, b.last
  403dcc:	b	403e5c <ferror@plt+0x288c>
  403dd0:	ldr	x0, [sp, #152]
  403dd4:	add	x0, x0, #0x50
  403dd8:	ldr	x1, [sp, #184]
  403ddc:	bl	410594 <ferror@plt+0xefc4>
  403de0:	str	x0, [sp, #144]
  403de4:	ldr	x0, [sp, #144]
  403de8:	ldr	x1, [x0]
  403dec:	ldr	x0, [sp, #144]
  403df0:	ldr	x0, [x0, #8]
  403df4:	mov	w2, w0
  403df8:	ldr	x0, [sp, #40]
  403dfc:	bl	401b6c <ferror@plt+0x59c>
  403e00:	str	x0, [sp, #136]
  403e04:	ldr	x0, [sp, #144]
  403e08:	ldr	x0, [x0, #8]
  403e0c:	cmp	x0, #0x0
  403e10:	b.ne	403e34 <ferror@plt+0x2864>  // b.any
  403e14:	add	x0, sp, #0x30
  403e18:	mov	x1, #0x2                   	// #2
  403e1c:	bl	40e424 <ferror@plt+0xce54>
  403e20:	add	x0, sp, #0x30
  403e24:	mov	x1, x0
  403e28:	ldr	x0, [sp, #136]
  403e2c:	bl	4101ac <ferror@plt+0xebdc>
  403e30:	b	403e50 <ferror@plt+0x2880>
  403e34:	add	x0, sp, #0x30
  403e38:	mov	w1, #0x1                   	// #1
  403e3c:	bl	40fbb8 <ferror@plt+0xe5e8>
  403e40:	add	x0, sp, #0x30
  403e44:	mov	x1, x0
  403e48:	ldr	x0, [sp, #136]
  403e4c:	bl	4101ac <ferror@plt+0xebdc>
  403e50:	ldr	x0, [sp, #184]
  403e54:	add	x0, x0, #0x1
  403e58:	str	x0, [sp, #184]
  403e5c:	ldr	x0, [sp, #152]
  403e60:	ldr	x0, [x0, #88]
  403e64:	ldr	x1, [sp, #184]
  403e68:	cmp	x1, x0
  403e6c:	b.cc	403dd0 <ferror@plt+0x2800>  // b.lo, b.ul, b.last
  403e70:	ldr	x0, [sp, #40]
  403e74:	add	x0, x0, #0xb8
  403e78:	add	x1, sp, #0x60
  403e7c:	bl	4101ac <ferror@plt+0xebdc>
  403e80:	mov	w0, #0x0                   	// #0
  403e84:	ldp	x29, x30, [sp], #192
  403e88:	ret
  403e8c:	stp	x29, x30, [sp, #-160]!
  403e90:	mov	x29, sp
  403e94:	str	x0, [sp, #24]
  403e98:	strb	w1, [sp, #23]
  403e9c:	ldr	x0, [sp, #24]
  403ea0:	add	x0, x0, #0xb8
  403ea4:	mov	x1, #0x0                   	// #0
  403ea8:	bl	4105c4 <ferror@plt+0xeff4>
  403eac:	str	x0, [sp, #144]
  403eb0:	ldr	x0, [sp, #24]
  403eb4:	add	x2, x0, #0x90
  403eb8:	ldr	x0, [sp, #144]
  403ebc:	ldr	x1, [x0, #16]
  403ec0:	ldrb	w0, [sp, #23]
  403ec4:	cmp	w0, #0x46
  403ec8:	cset	w0, eq  // eq = none
  403ecc:	and	w0, w0, #0xff
  403ed0:	and	x0, x0, #0xff
  403ed4:	add	x0, x1, x0
  403ed8:	mov	x1, x0
  403edc:	mov	x0, x2
  403ee0:	bl	4016ec <ferror@plt+0x11c>
  403ee4:	str	w0, [sp, #140]
  403ee8:	ldr	w0, [sp, #140]
  403eec:	cmp	w0, #0x0
  403ef0:	b.eq	403efc <ferror@plt+0x292c>  // b.none
  403ef4:	ldr	w0, [sp, #140]
  403ef8:	b	4040e0 <ferror@plt+0x2b10>
  403efc:	ldr	x0, [sp, #24]
  403f00:	add	x2, x0, #0xe0
  403f04:	ldr	x0, [sp, #144]
  403f08:	ldr	x0, [x0]
  403f0c:	mov	x1, x0
  403f10:	mov	x0, x2
  403f14:	bl	410594 <ferror@plt+0xefc4>
  403f18:	str	x0, [sp, #128]
  403f1c:	mov	w0, #0x5                   	// #5
  403f20:	str	w0, [sp, #48]
  403f24:	ldrb	w0, [sp, #23]
  403f28:	cmp	w0, #0x46
  403f2c:	b.ne	403f78 <ferror@plt+0x29a8>  // b.any
  403f30:	add	x1, sp, #0x28
  403f34:	add	x0, sp, #0x20
  403f38:	mov	x3, #0x0                   	// #0
  403f3c:	mov	x2, x1
  403f40:	mov	x1, x0
  403f44:	ldr	x0, [sp, #24]
  403f48:	bl	401e9c <ferror@plt+0x8cc>
  403f4c:	str	w0, [sp, #140]
  403f50:	ldr	w0, [sp, #140]
  403f54:	cmp	w0, #0x0
  403f58:	b.eq	403f64 <ferror@plt+0x2994>  // b.none
  403f5c:	ldr	w0, [sp, #140]
  403f60:	b	4040e0 <ferror@plt+0x2b10>
  403f64:	ldr	x1, [sp, #40]
  403f68:	add	x0, sp, #0x30
  403f6c:	add	x0, x0, #0x8
  403f70:	bl	40e544 <ferror@plt+0xcf74>
  403f74:	b	403fa0 <ferror@plt+0x29d0>
  403f78:	ldrb	w0, [sp, #23]
  403f7c:	cmp	w0, #0x48
  403f80:	b.ne	403f90 <ferror@plt+0x29c0>  // b.any
  403f84:	mov	w0, #0x8                   	// #8
  403f88:	str	w0, [sp, #48]
  403f8c:	b	403fa0 <ferror@plt+0x29d0>
  403f90:	add	x0, sp, #0x30
  403f94:	add	x0, x0, #0x8
  403f98:	mov	x1, #0x2                   	// #2
  403f9c:	bl	40e424 <ferror@plt+0xce54>
  403fa0:	str	xzr, [sp, #152]
  403fa4:	b	403ff4 <ferror@plt+0x2a24>
  403fa8:	ldr	x0, [sp, #128]
  403fac:	add	x0, x0, #0x50
  403fb0:	ldr	x1, [sp, #152]
  403fb4:	bl	410594 <ferror@plt+0xefc4>
  403fb8:	str	x0, [sp, #112]
  403fbc:	ldr	x0, [sp, #112]
  403fc0:	ldr	x1, [x0]
  403fc4:	ldr	x0, [sp, #112]
  403fc8:	ldr	x0, [x0, #8]
  403fcc:	mov	w2, w0
  403fd0:	ldr	x0, [sp, #24]
  403fd4:	bl	401b6c <ferror@plt+0x59c>
  403fd8:	str	x0, [sp, #104]
  403fdc:	mov	x1, #0x1                   	// #1
  403fe0:	ldr	x0, [sp, #104]
  403fe4:	bl	410054 <ferror@plt+0xea84>
  403fe8:	ldr	x0, [sp, #152]
  403fec:	add	x0, x0, #0x1
  403ff0:	str	x0, [sp, #152]
  403ff4:	ldr	x0, [sp, #128]
  403ff8:	ldr	x0, [x0, #88]
  403ffc:	ldr	x1, [sp, #152]
  404000:	cmp	x1, x0
  404004:	b.cc	403fa8 <ferror@plt+0x29d8>  // b.lo, b.ul, b.last
  404008:	ldr	x0, [sp, #24]
  40400c:	add	x2, x0, #0x90
  404010:	ldr	x0, [sp, #24]
  404014:	ldr	x1, [x0, #152]
  404018:	ldr	x0, [sp, #144]
  40401c:	ldr	x0, [x0, #16]
  404020:	sub	x0, x1, x0
  404024:	mov	x1, x0
  404028:	mov	x0, x2
  40402c:	bl	410054 <ferror@plt+0xea84>
  404030:	adrp	x0, 435000 <ferror@plt+0x33a30>
  404034:	add	x0, x0, #0x250
  404038:	ldr	x0, [x0]
  40403c:	ldrh	w0, [x0, #1138]
  404040:	and	x0, x0, #0xffff
  404044:	and	x0, x0, #0x40
  404048:	cmp	x0, #0x0
  40404c:	b.eq	4040bc <ferror@plt+0x2aec>  // b.none
  404050:	str	xzr, [sp, #152]
  404054:	b	4040b0 <ferror@plt+0x2ae0>
  404058:	ldr	x0, [sp, #24]
  40405c:	add	x2, x0, #0x18
  404060:	ldr	x1, [sp, #152]
  404064:	mov	x0, x1
  404068:	lsl	x0, x0, #2
  40406c:	add	x0, x0, x1
  404070:	lsl	x0, x0, #3
  404074:	add	x0, x2, x0
  404078:	str	x0, [sp, #120]
  40407c:	mov	x1, #0x1                   	// #1
  404080:	ldr	x0, [sp, #120]
  404084:	bl	410054 <ferror@plt+0xea84>
  404088:	mov	x1, #0x0                   	// #0
  40408c:	ldr	x0, [sp, #120]
  404090:	bl	4105c4 <ferror@plt+0xeff4>
  404094:	ldr	x2, [x0]
  404098:	ldr	x0, [sp, #24]
  40409c:	ldr	x1, [sp, #152]
  4040a0:	str	x2, [x0, x1, lsl #3]
  4040a4:	ldr	x0, [sp, #152]
  4040a8:	add	x0, x0, #0x1
  4040ac:	str	x0, [sp, #152]
  4040b0:	ldr	x0, [sp, #152]
  4040b4:	cmp	x0, #0x2
  4040b8:	b.ls	404058 <ferror@plt+0x2a88>  // b.plast
  4040bc:	ldr	x0, [sp, #24]
  4040c0:	add	x0, x0, #0x90
  4040c4:	add	x1, sp, #0x30
  4040c8:	bl	4101ac <ferror@plt+0xebdc>
  4040cc:	ldr	x0, [sp, #24]
  4040d0:	add	x0, x0, #0xb8
  4040d4:	mov	x1, #0x1                   	// #1
  4040d8:	bl	410054 <ferror@plt+0xea84>
  4040dc:	mov	w0, #0x0                   	// #0
  4040e0:	ldp	x29, x30, [sp], #160
  4040e4:	ret
  4040e8:	stp	x29, x30, [sp, #-144]!
  4040ec:	mov	x29, sp
  4040f0:	str	x0, [sp, #24]
  4040f4:	strb	w1, [sp, #23]
  4040f8:	add	x0, sp, #0x28
  4040fc:	add	x0, x0, #0x8
  404100:	str	x0, [sp, #120]
  404104:	ldrb	w0, [sp, #23]
  404108:	cmp	w0, #0x37
  40410c:	cset	w0, eq  // eq = none
  404110:	strb	w0, [sp, #119]
  404114:	add	x1, sp, #0x20
  404118:	add	x0, sp, #0x60
  40411c:	mov	x3, #0x0                   	// #0
  404120:	mov	x2, x1
  404124:	mov	x1, x0
  404128:	ldr	x0, [sp, #24]
  40412c:	bl	401e9c <ferror@plt+0x8cc>
  404130:	str	w0, [sp, #140]
  404134:	ldr	w0, [sp, #140]
  404138:	cmp	w0, #0x0
  40413c:	b.eq	404148 <ferror@plt+0x2b78>  // b.none
  404140:	ldr	w0, [sp, #140]
  404144:	b	40435c <ferror@plt+0x2d8c>
  404148:	ldrb	w0, [sp, #119]
  40414c:	eor	w0, w0, #0x1
  404150:	and	w0, w0, #0xff
  404154:	cmp	w0, #0x0
  404158:	b.eq	40418c <ferror@plt+0x2bbc>  // b.none
  40415c:	ldrb	w0, [sp, #23]
  404160:	cmp	w0, #0x38
  404164:	b.eq	40418c <ferror@plt+0x2bbc>  // b.none
  404168:	ldr	x0, [sp, #96]
  40416c:	ldr	x1, [sp, #32]
  404170:	bl	401748 <ferror@plt+0x178>
  404174:	str	w0, [sp, #140]
  404178:	ldr	w0, [sp, #140]
  40417c:	cmp	w0, #0x0
  404180:	b.eq	40418c <ferror@plt+0x2bbc>  // b.none
  404184:	ldr	w0, [sp, #140]
  404188:	b	40435c <ferror@plt+0x2d8c>
  40418c:	ldrb	w0, [sp, #23]
  404190:	cmp	w0, #0x39
  404194:	b.ne	4041cc <ferror@plt+0x2bfc>  // b.any
  404198:	ldr	x3, [sp, #32]
  40419c:	ldr	x0, [sp, #24]
  4041a0:	ldr	x0, [x0, #16]
  4041a4:	mov	x2, x0
  4041a8:	ldr	x1, [sp, #120]
  4041ac:	mov	x0, x3
  4041b0:	bl	40eee0 <ferror@plt+0xd910>
  4041b4:	str	w0, [sp, #140]
  4041b8:	ldr	w0, [sp, #140]
  4041bc:	cmp	w0, #0x0
  4041c0:	b.eq	404344 <ferror@plt+0x2d74>  // b.none
  4041c4:	ldr	w0, [sp, #140]
  4041c8:	b	40435c <ferror@plt+0x2d8c>
  4041cc:	ldrb	w0, [sp, #23]
  4041d0:	cmp	w0, #0x3a
  4041d4:	b.ne	4041f4 <ferror@plt+0x2c24>  // b.any
  4041d8:	ldr	x0, [sp, #32]
  4041dc:	mov	x1, x0
  4041e0:	ldr	x0, [sp, #120]
  4041e4:	bl	40e544 <ferror@plt+0xcf74>
  4041e8:	ldr	x0, [sp, #120]
  4041ec:	strb	wzr, [x0, #40]
  4041f0:	b	404344 <ferror@plt+0x2d74>
  4041f4:	str	xzr, [sp, #128]
  4041f8:	ldrb	w0, [sp, #119]
  4041fc:	cmp	w0, #0x0
  404200:	b.eq	4042d0 <ferror@plt+0x2d00>  // b.none
  404204:	adrp	x0, 435000 <ferror@plt+0x33a30>
  404208:	add	x0, x0, #0x250
  40420c:	ldr	x0, [x0]
  404210:	ldr	x0, [x0, #1248]
  404214:	ldrb	w0, [x0]
  404218:	cmp	w0, #0x64
  40421c:	b.eq	404240 <ferror@plt+0x2c70>  // b.none
  404220:	ldr	x0, [sp, #96]
  404224:	ldr	w0, [x0]
  404228:	cmp	w0, #0x2
  40422c:	b.ne	404240 <ferror@plt+0x2c70>  // b.any
  404230:	ldr	x0, [sp, #32]
  404234:	ldr	x0, [x0, #8]
  404238:	str	x0, [sp, #128]
  40423c:	b	404338 <ferror@plt+0x2d68>
  404240:	ldr	x0, [sp, #96]
  404244:	ldr	w0, [x0]
  404248:	cmp	w0, #0x2
  40424c:	b.eq	404280 <ferror@plt+0x2cb0>  // b.none
  404250:	ldr	x0, [sp, #96]
  404254:	ldr	w0, [x0]
  404258:	cmp	w0, #0x3
  40425c:	b.eq	404280 <ferror@plt+0x2cb0>  // b.none
  404260:	ldr	x0, [sp, #32]
  404264:	ldr	x0, [x0]
  404268:	cmp	x0, #0x0
  40426c:	b.ne	4042c0 <ferror@plt+0x2cf0>  // b.any
  404270:	ldr	x0, [sp, #32]
  404274:	ldr	x0, [x0, #32]
  404278:	cmp	x0, #0x0
  40427c:	b.ne	4042c0 <ferror@plt+0x2cf0>  // b.any
  404280:	ldr	x0, [sp, #96]
  404284:	ldr	w0, [x0]
  404288:	cmp	w0, #0x3
  40428c:	b.ne	40429c <ferror@plt+0x2ccc>  // b.any
  404290:	ldr	x0, [sp, #96]
  404294:	ldr	x0, [x0, #8]
  404298:	b	4042a4 <ferror@plt+0x2cd4>
  40429c:	ldr	x0, [sp, #32]
  4042a0:	ldr	x0, [x0, #16]
  4042a4:	str	x0, [sp, #104]
  4042a8:	ldr	x1, [sp, #104]
  4042ac:	ldr	x0, [sp, #24]
  4042b0:	bl	4018b0 <ferror@plt+0x2e0>
  4042b4:	bl	401290 <strlen@plt>
  4042b8:	str	x0, [sp, #128]
  4042bc:	b	404338 <ferror@plt+0x2d68>
  4042c0:	ldr	x0, [sp, #32]
  4042c4:	bl	40e5cc <ferror@plt+0xcffc>
  4042c8:	str	x0, [sp, #128]
  4042cc:	b	404338 <ferror@plt+0x2d68>
  4042d0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4042d4:	add	x0, x0, #0x250
  4042d8:	ldr	x0, [x0]
  4042dc:	ldr	x0, [x0, #1248]
  4042e0:	ldrb	w0, [x0]
  4042e4:	cmp	w0, #0x64
  4042e8:	b.ne	40432c <ferror@plt+0x2d5c>  // b.any
  4042ec:	ldr	x0, [sp, #96]
  4042f0:	ldr	w0, [x0]
  4042f4:	cmp	w0, #0x2
  4042f8:	b.eq	404338 <ferror@plt+0x2d68>  // b.none
  4042fc:	ldr	x0, [sp, #96]
  404300:	ldr	w0, [x0]
  404304:	cmp	w0, #0x3
  404308:	b.eq	404338 <ferror@plt+0x2d68>  // b.none
  40430c:	ldr	x0, [sp, #32]
  404310:	ldr	x0, [x0]
  404314:	cmp	x0, #0x0
  404318:	b.ne	40432c <ferror@plt+0x2d5c>  // b.any
  40431c:	ldr	x0, [sp, #32]
  404320:	ldr	x0, [x0, #32]
  404324:	cmp	x0, #0x0
  404328:	b.eq	404338 <ferror@plt+0x2d68>  // b.none
  40432c:	ldr	x0, [sp, #32]
  404330:	bl	40e5b4 <ferror@plt+0xcfe4>
  404334:	str	x0, [sp, #128]
  404338:	ldr	x1, [sp, #128]
  40433c:	ldr	x0, [sp, #120]
  404340:	bl	40e580 <ferror@plt+0xcfb0>
  404344:	add	x0, sp, #0x28
  404348:	mov	w2, #0x5                   	// #5
  40434c:	mov	x1, x0
  404350:	ldr	x0, [sp, #24]
  404354:	bl	402328 <ferror@plt+0xd58>
  404358:	ldr	w0, [sp, #140]
  40435c:	ldp	x29, x30, [sp], #144
  404360:	ret
  404364:	stp	x29, x30, [sp, #-208]!
  404368:	mov	x29, sp
  40436c:	str	x0, [sp, #24]
  404370:	add	x0, sp, #0x68
  404374:	add	x0, x0, #0x8
  404378:	str	x0, [sp, #200]
  40437c:	add	x0, sp, #0x30
  404380:	add	x0, x0, #0x8
  404384:	str	x0, [sp, #192]
  404388:	add	x3, sp, #0x20
  40438c:	add	x2, sp, #0xa0
  404390:	add	x1, sp, #0x28
  404394:	add	x0, sp, #0xa8
  404398:	mov	x4, x3
  40439c:	mov	x3, x2
  4043a0:	mov	x2, x1
  4043a4:	mov	x1, x0
  4043a8:	ldr	x0, [sp, #24]
  4043ac:	bl	40204c <ferror@plt+0xa7c>
  4043b0:	str	w0, [sp, #188]
  4043b4:	ldr	w0, [sp, #188]
  4043b8:	cmp	w0, #0x0
  4043bc:	b.eq	4043c8 <ferror@plt+0x2df8>  // b.none
  4043c0:	ldr	w0, [sp, #188]
  4043c4:	b	40447c <ferror@plt+0x2eac>
  4043c8:	ldr	x3, [sp, #40]
  4043cc:	ldr	x1, [sp, #32]
  4043d0:	ldr	x0, [sp, #24]
  4043d4:	ldr	x0, [x0, #16]
  4043d8:	mov	x2, x0
  4043dc:	mov	x0, x3
  4043e0:	bl	40eabc <ferror@plt+0xd4ec>
  4043e4:	str	x0, [sp, #176]
  4043e8:	ldr	x1, [sp, #176]
  4043ec:	ldr	x0, [sp, #200]
  4043f0:	bl	40e424 <ferror@plt+0xce54>
  4043f4:	ldr	x1, [sp, #176]
  4043f8:	ldr	x0, [sp, #192]
  4043fc:	bl	40e424 <ferror@plt+0xce54>
  404400:	ldr	x5, [sp, #40]
  404404:	ldr	x1, [sp, #32]
  404408:	ldr	x0, [sp, #24]
  40440c:	ldr	x0, [x0, #16]
  404410:	mov	x4, x0
  404414:	ldr	x3, [sp, #200]
  404418:	ldr	x2, [sp, #192]
  40441c:	mov	x0, x5
  404420:	bl	40f380 <ferror@plt+0xddb0>
  404424:	str	w0, [sp, #188]
  404428:	ldr	w0, [sp, #188]
  40442c:	cmp	w0, #0x0
  404430:	b.ne	404464 <ferror@plt+0x2e94>  // b.any
  404434:	add	x0, sp, #0x30
  404438:	mov	x1, x0
  40443c:	ldr	x0, [sp, #24]
  404440:	bl	40226c <ferror@plt+0xc9c>
  404444:	mov	w0, #0x5                   	// #5
  404448:	str	w0, [sp, #104]
  40444c:	ldr	x0, [sp, #24]
  404450:	add	x0, x0, #0x90
  404454:	add	x1, sp, #0x68
  404458:	bl	4101ac <ferror@plt+0xebdc>
  40445c:	ldr	w0, [sp, #188]
  404460:	b	40447c <ferror@plt+0x2eac>
  404464:	nop
  404468:	ldr	x0, [sp, #192]
  40446c:	bl	40e474 <ferror@plt+0xcea4>
  404470:	ldr	x0, [sp, #200]
  404474:	bl	40e474 <ferror@plt+0xcea4>
  404478:	ldr	w0, [sp, #188]
  40447c:	ldp	x29, x30, [sp], #208
  404480:	ret
  404484:	stp	x29, x30, [sp, #-160]!
  404488:	mov	x29, sp
  40448c:	str	x0, [sp, #24]
  404490:	add	x0, sp, #0x40
  404494:	add	x0, x0, #0x8
  404498:	str	x0, [sp, #152]
  40449c:	add	x1, sp, #0x38
  4044a0:	add	x0, sp, #0x88
  4044a4:	mov	x3, #0x2                   	// #2
  4044a8:	mov	x2, x1
  4044ac:	mov	x1, x0
  4044b0:	ldr	x0, [sp, #24]
  4044b4:	bl	401e9c <ferror@plt+0x8cc>
  4044b8:	str	w0, [sp, #148]
  4044bc:	ldr	w0, [sp, #148]
  4044c0:	cmp	w0, #0x0
  4044c4:	b.eq	4044d0 <ferror@plt+0x2f00>  // b.none
  4044c8:	ldr	w0, [sp, #148]
  4044cc:	b	404614 <ferror@plt+0x3044>
  4044d0:	ldr	x0, [sp, #136]
  4044d4:	ldr	x1, [sp, #56]
  4044d8:	bl	401748 <ferror@plt+0x178>
  4044dc:	str	w0, [sp, #148]
  4044e0:	ldr	w0, [sp, #148]
  4044e4:	cmp	w0, #0x0
  4044e8:	b.eq	4044f4 <ferror@plt+0x2f24>  // b.none
  4044ec:	ldr	w0, [sp, #148]
  4044f0:	b	404614 <ferror@plt+0x3044>
  4044f4:	add	x3, sp, #0x28
  4044f8:	add	x2, sp, #0x78
  4044fc:	add	x1, sp, #0x30
  404500:	add	x0, sp, #0x80
  404504:	mov	x4, x3
  404508:	mov	x3, x2
  40450c:	mov	x2, x1
  404510:	mov	x1, x0
  404514:	ldr	x0, [sp, #24]
  404518:	bl	40204c <ferror@plt+0xa7c>
  40451c:	str	w0, [sp, #148]
  404520:	ldr	w0, [sp, #148]
  404524:	cmp	w0, #0x0
  404528:	b.eq	404534 <ferror@plt+0x2f64>  // b.none
  40452c:	ldr	w0, [sp, #148]
  404530:	b	404614 <ferror@plt+0x3044>
  404534:	ldr	x0, [sp, #136]
  404538:	ldr	w0, [x0]
  40453c:	cmp	w0, #0x1
  404540:	b.ne	4045a4 <ferror@plt+0x2fd4>  // b.any
  404544:	ldr	x0, [sp, #136]
  404548:	ldr	w1, [x0]
  40454c:	ldr	x0, [sp, #128]
  404550:	ldr	w0, [x0]
  404554:	cmp	w1, w0
  404558:	b.eq	404574 <ferror@plt+0x2fa4>  // b.none
  40455c:	ldr	x0, [sp, #136]
  404560:	ldr	w1, [x0]
  404564:	ldr	x0, [sp, #120]
  404568:	ldr	w0, [x0]
  40456c:	cmp	w1, w0
  404570:	b.ne	4045a4 <ferror@plt+0x2fd4>  // b.any
  404574:	ldr	x0, [sp, #136]
  404578:	add	x1, sp, #0x38
  40457c:	mov	x2, x1
  404580:	mov	x1, x0
  404584:	ldr	x0, [sp, #24]
  404588:	bl	401bb8 <ferror@plt+0x5e8>
  40458c:	str	w0, [sp, #148]
  404590:	ldr	w0, [sp, #148]
  404594:	cmp	w0, #0x0
  404598:	b.eq	4045a4 <ferror@plt+0x2fd4>  // b.none
  40459c:	ldr	w0, [sp, #148]
  4045a0:	b	404614 <ferror@plt+0x3044>
  4045a4:	ldr	x0, [sp, #40]
  4045a8:	ldr	x0, [x0, #24]
  4045ac:	mov	x1, x0
  4045b0:	ldr	x0, [sp, #152]
  4045b4:	bl	40e424 <ferror@plt+0xce54>
  4045b8:	ldr	x0, [sp, #56]
  4045bc:	ldr	x1, [sp, #48]
  4045c0:	ldr	x2, [sp, #40]
  4045c4:	ldr	x3, [sp, #152]
  4045c8:	bl	40f514 <ferror@plt+0xdf44>
  4045cc:	str	w0, [sp, #148]
  4045d0:	ldr	w0, [sp, #148]
  4045d4:	cmp	w0, #0x0
  4045d8:	b.ne	404604 <ferror@plt+0x3034>  // b.any
  4045dc:	ldr	x0, [sp, #24]
  4045e0:	add	x0, x0, #0x90
  4045e4:	mov	x1, #0x1                   	// #1
  4045e8:	bl	410054 <ferror@plt+0xea84>
  4045ec:	add	x0, sp, #0x40
  4045f0:	mov	x1, x0
  4045f4:	ldr	x0, [sp, #24]
  4045f8:	bl	40226c <ferror@plt+0xc9c>
  4045fc:	ldr	w0, [sp, #148]
  404600:	b	404614 <ferror@plt+0x3044>
  404604:	nop
  404608:	ldr	x0, [sp, #152]
  40460c:	bl	40e474 <ferror@plt+0xcea4>
  404610:	ldr	w0, [sp, #148]
  404614:	ldp	x29, x30, [sp], #160
  404618:	ret
  40461c:	stp	x29, x30, [sp, #-96]!
  404620:	mov	x29, sp
  404624:	str	x0, [sp, #24]
  404628:	mov	w0, #0x5                   	// #5
  40462c:	str	w0, [sp, #40]
  404630:	ldr	x0, [sp, #24]
  404634:	ldr	x1, [x0, #152]
  404638:	add	x0, sp, #0x28
  40463c:	add	x0, x0, #0x8
  404640:	bl	40e580 <ferror@plt+0xcfb0>
  404644:	ldr	x0, [sp, #24]
  404648:	add	x0, x0, #0x90
  40464c:	add	x1, sp, #0x28
  404650:	bl	4101ac <ferror@plt+0xebdc>
  404654:	nop
  404658:	ldp	x29, x30, [sp], #96
  40465c:	ret
  404660:	stp	x29, x30, [sp, #-432]!
  404664:	mov	x29, sp
  404668:	str	x0, [sp, #24]
  40466c:	add	x1, sp, #0x148
  404670:	add	x0, sp, #0x188
  404674:	mov	x3, #0x0                   	// #0
  404678:	mov	x2, x1
  40467c:	mov	x1, x0
  404680:	ldr	x0, [sp, #24]
  404684:	bl	401e9c <ferror@plt+0x8cc>
  404688:	str	w0, [sp, #428]
  40468c:	ldr	w0, [sp, #428]
  404690:	cmp	w0, #0x0
  404694:	b.eq	4046a0 <ferror@plt+0x30d0>  // b.none
  404698:	ldr	w0, [sp, #428]
  40469c:	b	404860 <ferror@plt+0x3290>
  4046a0:	ldr	x0, [sp, #24]
  4046a4:	add	x0, x0, #0xe0
  4046a8:	mov	x1, #0x0                   	// #0
  4046ac:	bl	410594 <ferror@plt+0xefc4>
  4046b0:	str	x0, [sp, #416]
  4046b4:	ldr	x0, [sp, #416]
  4046b8:	ldr	x0, [x0, #136]
  4046bc:	str	x0, [sp, #408]
  4046c0:	ldr	x0, [sp, #392]
  4046c4:	ldr	w0, [x0]
  4046c8:	cmp	w0, #0x2
  4046cc:	b.eq	404774 <ferror@plt+0x31a4>  // b.none
  4046d0:	ldr	x0, [sp, #392]
  4046d4:	ldr	w0, [x0]
  4046d8:	cmp	w0, #0x3
  4046dc:	b.eq	404774 <ferror@plt+0x31a4>  // b.none
  4046e0:	ldr	x0, [sp, #328]
  4046e4:	ldr	x0, [x0]
  4046e8:	cmp	x0, #0x0
  4046ec:	b.ne	404700 <ferror@plt+0x3130>  // b.any
  4046f0:	ldr	x0, [sp, #328]
  4046f4:	ldr	x0, [x0, #32]
  4046f8:	cmp	x0, #0x0
  4046fc:	b.eq	404774 <ferror@plt+0x31a4>  // b.none
  404700:	ldr	x1, [sp, #328]
  404704:	add	x0, sp, #0x118
  404708:	bl	40e544 <ferror@plt+0xcf74>
  40470c:	ldr	x1, [sp, #296]
  404710:	add	x0, sp, #0x118
  404714:	bl	408c90 <ferror@plt+0x76c0>
  404718:	strb	wzr, [sp, #320]
  40471c:	ldr	x0, [sp, #24]
  404720:	add	x1, x0, #0x200
  404724:	add	x2, sp, #0x118
  404728:	add	x0, sp, #0x118
  40472c:	mov	x3, #0x0                   	// #0
  404730:	bl	40ed40 <ferror@plt+0xd770>
  404734:	str	w0, [sp, #428]
  404738:	ldr	w0, [sp, #428]
  40473c:	cmp	w0, #0x0
  404740:	b.ne	404848 <ferror@plt+0x3278>  // b.any
  404744:	add	x1, sp, #0x100
  404748:	add	x0, sp, #0x118
  40474c:	bl	40e838 <ferror@plt+0xd268>
  404750:	str	w0, [sp, #428]
  404754:	ldr	w0, [sp, #428]
  404758:	cmp	w0, #0x0
  40475c:	b.ne	404850 <ferror@plt+0x3280>  // b.any
  404760:	ldr	x0, [sp, #256]
  404764:	strb	w0, [sp, #427]
  404768:	add	x0, sp, #0x118
  40476c:	bl	40e474 <ferror@plt+0xcea4>
  404770:	b	4047c0 <ferror@plt+0x31f0>
  404774:	ldr	x0, [sp, #392]
  404778:	ldr	w0, [x0]
  40477c:	cmp	w0, #0x3
  404780:	b.ne	404790 <ferror@plt+0x31c0>  // b.any
  404784:	ldr	x0, [sp, #392]
  404788:	ldr	x0, [x0, #8]
  40478c:	b	404798 <ferror@plt+0x31c8>
  404790:	ldr	x0, [sp, #328]
  404794:	ldr	x0, [x0, #16]
  404798:	str	x0, [sp, #400]
  40479c:	ldr	x0, [sp, #416]
  4047a0:	add	x0, x0, #0x80
  4047a4:	ldr	x1, [sp, #400]
  4047a8:	bl	410594 <ferror@plt+0xefc4>
  4047ac:	ldr	x0, [x0]
  4047b0:	str	x0, [sp, #264]
  4047b4:	ldr	x0, [sp, #264]
  4047b8:	ldrb	w0, [x0]
  4047bc:	strb	w0, [sp, #427]
  4047c0:	ldrb	w0, [sp, #427]
  4047c4:	strb	w0, [sp, #272]
  4047c8:	strb	wzr, [sp, #273]
  4047cc:	add	x1, sp, #0x20
  4047d0:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  4047d4:	add	x2, x0, #0x58
  4047d8:	ldr	x0, [sp, #24]
  4047dc:	bl	4051b0 <ferror@plt+0x3be0>
  4047e0:	add	x0, sp, #0x110
  4047e4:	bl	411114 <ferror@plt+0xfb44>
  4047e8:	str	x0, [sp, #264]
  4047ec:	ldr	x0, [sp, #24]
  4047f0:	add	x0, x0, #0xe0
  4047f4:	mov	x1, #0x0                   	// #0
  4047f8:	bl	410594 <ferror@plt+0xefc4>
  4047fc:	str	x0, [sp, #416]
  404800:	ldr	x0, [sp, #416]
  404804:	add	x0, x0, #0x80
  404808:	add	x1, sp, #0x108
  40480c:	bl	4101ac <ferror@plt+0xebdc>
  404810:	mov	w0, #0x3                   	// #3
  404814:	str	w0, [sp, #336]
  404818:	ldr	x0, [sp, #408]
  40481c:	str	x0, [sp, #344]
  404820:	ldr	x0, [sp, #24]
  404824:	add	x0, x0, #0x90
  404828:	mov	x1, #0x1                   	// #1
  40482c:	bl	410054 <ferror@plt+0xea84>
  404830:	ldr	x0, [sp, #24]
  404834:	add	x0, x0, #0x90
  404838:	add	x1, sp, #0x150
  40483c:	bl	4101ac <ferror@plt+0xebdc>
  404840:	mov	w0, #0x0                   	// #0
  404844:	b	404860 <ferror@plt+0x3290>
  404848:	nop
  40484c:	b	404854 <ferror@plt+0x3284>
  404850:	nop
  404854:	add	x0, sp, #0x118
  404858:	bl	40e474 <ferror@plt+0xcea4>
  40485c:	ldr	w0, [sp, #428]
  404860:	ldp	x29, x30, [sp], #432
  404864:	ret
  404868:	stp	x29, x30, [sp, #-64]!
  40486c:	mov	x29, sp
  404870:	str	x0, [sp, #24]
  404874:	add	x1, sp, #0x20
  404878:	add	x0, sp, #0x28
  40487c:	mov	x3, #0x0                   	// #0
  404880:	mov	x2, x1
  404884:	mov	x1, x0
  404888:	ldr	x0, [sp, #24]
  40488c:	bl	401e9c <ferror@plt+0x8cc>
  404890:	str	w0, [sp, #60]
  404894:	ldr	w0, [sp, #60]
  404898:	cmp	w0, #0x0
  40489c:	b.eq	4048a8 <ferror@plt+0x32d8>  // b.none
  4048a0:	ldr	w0, [sp, #60]
  4048a4:	b	404944 <ferror@plt+0x3374>
  4048a8:	ldr	x0, [sp, #40]
  4048ac:	ldr	w0, [x0]
  4048b0:	cmp	w0, #0x2
  4048b4:	b.eq	404908 <ferror@plt+0x3338>  // b.none
  4048b8:	ldr	x0, [sp, #40]
  4048bc:	ldr	w0, [x0]
  4048c0:	cmp	w0, #0x3
  4048c4:	b.eq	404908 <ferror@plt+0x3338>  // b.none
  4048c8:	ldr	x0, [sp, #32]
  4048cc:	ldr	x0, [x0]
  4048d0:	cmp	x0, #0x0
  4048d4:	b.ne	4048e8 <ferror@plt+0x3318>  // b.any
  4048d8:	ldr	x0, [sp, #32]
  4048dc:	ldr	x0, [x0, #32]
  4048e0:	cmp	x0, #0x0
  4048e4:	b.eq	404908 <ferror@plt+0x3338>  // b.none
  4048e8:	ldr	x2, [sp, #32]
  4048ec:	ldr	x0, [sp, #24]
  4048f0:	ldr	x0, [x0, #504]
  4048f4:	mov	x1, x0
  4048f8:	mov	x0, x2
  4048fc:	bl	40e3b4 <ferror@plt+0xcde4>
  404900:	str	w0, [sp, #60]
  404904:	b	404940 <ferror@plt+0x3370>
  404908:	ldr	x0, [sp, #40]
  40490c:	ldr	w0, [x0]
  404910:	cmp	w0, #0x3
  404914:	b.ne	404924 <ferror@plt+0x3354>  // b.any
  404918:	ldr	x0, [sp, #40]
  40491c:	ldr	x0, [x0, #8]
  404920:	b	40492c <ferror@plt+0x335c>
  404924:	ldr	x0, [sp, #32]
  404928:	ldr	x0, [x0, #16]
  40492c:	str	x0, [sp, #48]
  404930:	ldr	x1, [sp, #48]
  404934:	ldr	x0, [sp, #24]
  404938:	bl	4018b0 <ferror@plt+0x2e0>
  40493c:	bl	402750 <ferror@plt+0x1180>
  404940:	ldr	w0, [sp, #60]
  404944:	ldp	x29, x30, [sp], #64
  404948:	ret
  40494c:	stp	x29, x30, [sp, #-80]!
  404950:	mov	x29, sp
  404954:	str	x0, [sp, #24]
  404958:	strb	w1, [sp, #23]
  40495c:	ldrb	w0, [sp, #23]
  404960:	cmp	w0, #0x5a
  404964:	b.ne	404978 <ferror@plt+0x33a8>  // b.any
  404968:	mov	x0, #0x2                   	// #2
  40496c:	str	x0, [sp, #32]
  404970:	str	wzr, [sp, #76]
  404974:	b	4049dc <ferror@plt+0x340c>
  404978:	add	x1, sp, #0x28
  40497c:	add	x0, sp, #0x30
  404980:	mov	x2, x1
  404984:	mov	x1, x0
  404988:	ldr	x0, [sp, #24]
  40498c:	bl	4022c4 <ferror@plt+0xcf4>
  404990:	str	w0, [sp, #76]
  404994:	ldr	w0, [sp, #76]
  404998:	cmp	w0, #0x0
  40499c:	b.eq	4049a8 <ferror@plt+0x33d8>  // b.none
  4049a0:	ldr	w0, [sp, #76]
  4049a4:	b	404a98 <ferror@plt+0x34c8>
  4049a8:	ldr	x0, [sp, #40]
  4049ac:	add	x1, sp, #0x20
  4049b0:	bl	40e838 <ferror@plt+0xd268>
  4049b4:	str	w0, [sp, #76]
  4049b8:	ldr	w0, [sp, #76]
  4049bc:	cmp	w0, #0x0
  4049c0:	b.eq	4049cc <ferror@plt+0x33fc>  // b.none
  4049c4:	ldr	w0, [sp, #76]
  4049c8:	b	404a98 <ferror@plt+0x34c8>
  4049cc:	ldr	x0, [sp, #24]
  4049d0:	add	x0, x0, #0x90
  4049d4:	mov	x1, #0x1                   	// #1
  4049d8:	bl	410054 <ferror@plt+0xea84>
  4049dc:	str	xzr, [sp, #64]
  4049e0:	b	404a34 <ferror@plt+0x3464>
  4049e4:	ldr	x0, [sp, #24]
  4049e8:	add	x0, x0, #0x1d0
  4049ec:	ldr	x1, [sp, #64]
  4049f0:	bl	4105c4 <ferror@plt+0xeff4>
  4049f4:	ldr	x0, [x0]
  4049f8:	add	x0, x0, #0x1
  4049fc:	str	x0, [sp, #56]
  404a00:	ldr	x0, [sp, #32]
  404a04:	ldr	x1, [sp, #56]
  404a08:	cmp	x1, x0
  404a0c:	b.cc	404a18 <ferror@plt+0x3448>  // b.lo, b.ul, b.last
  404a10:	str	xzr, [sp, #32]
  404a14:	b	404a28 <ferror@plt+0x3458>
  404a18:	ldr	x1, [sp, #32]
  404a1c:	ldr	x0, [sp, #56]
  404a20:	sub	x0, x1, x0
  404a24:	str	x0, [sp, #32]
  404a28:	ldr	x0, [sp, #64]
  404a2c:	add	x0, x0, #0x1
  404a30:	str	x0, [sp, #64]
  404a34:	ldr	x0, [sp, #32]
  404a38:	cmp	x0, #0x0
  404a3c:	b.eq	404a54 <ferror@plt+0x3484>  // b.none
  404a40:	ldr	x0, [sp, #24]
  404a44:	ldr	x0, [x0, #472]
  404a48:	ldr	x1, [sp, #64]
  404a4c:	cmp	x1, x0
  404a50:	b.cc	4049e4 <ferror@plt+0x3414>  // b.lo, b.ul, b.last
  404a54:	ldr	x0, [sp, #24]
  404a58:	ldr	x0, [x0, #192]
  404a5c:	ldr	x1, [sp, #64]
  404a60:	cmp	x1, x0
  404a64:	b.ne	404a74 <ferror@plt+0x34a4>  // b.any
  404a68:	mov	w0, #0x7                   	// #7
  404a6c:	str	w0, [sp, #76]
  404a70:	b	404a94 <ferror@plt+0x34c4>
  404a74:	ldr	x0, [sp, #24]
  404a78:	add	x0, x0, #0xb8
  404a7c:	ldr	x1, [sp, #64]
  404a80:	bl	410054 <ferror@plt+0xea84>
  404a84:	ldr	x0, [sp, #24]
  404a88:	add	x0, x0, #0x1d0
  404a8c:	ldr	x1, [sp, #64]
  404a90:	bl	410054 <ferror@plt+0xea84>
  404a94:	ldr	w0, [sp, #76]
  404a98:	ldp	x29, x30, [sp], #80
  404a9c:	ret
  404aa0:	stp	x29, x30, [sp, #-496]!
  404aa4:	mov	x29, sp
  404aa8:	str	x0, [sp, #56]
  404aac:	str	x1, [sp, #48]
  404ab0:	str	x2, [sp, #40]
  404ab4:	strb	w3, [sp, #39]
  404ab8:	str	x4, [sp, #24]
  404abc:	str	wzr, [sp, #492]
  404ac0:	add	x1, sp, #0x40
  404ac4:	add	x0, sp, #0x198
  404ac8:	mov	x3, #0x0                   	// #0
  404acc:	mov	x2, x1
  404ad0:	mov	x1, x0
  404ad4:	ldr	x0, [sp, #56]
  404ad8:	bl	401e9c <ferror@plt+0x8cc>
  404adc:	str	w0, [sp, #492]
  404ae0:	ldr	w0, [sp, #492]
  404ae4:	cmp	w0, #0x0
  404ae8:	b.eq	404af4 <ferror@plt+0x3524>  // b.none
  404aec:	ldr	w0, [sp, #492]
  404af0:	b	404dec <ferror@plt+0x381c>
  404af4:	ldrb	w0, [sp, #39]
  404af8:	cmp	w0, #0x0
  404afc:	b.eq	404bd8 <ferror@plt+0x3608>  // b.none
  404b00:	mov	x0, #0xffffffffffffffff    	// #-1
  404b04:	str	x0, [sp, #464]
  404b08:	ldr	x1, [sp, #40]
  404b0c:	ldr	x0, [sp, #48]
  404b10:	bl	4018e8 <ferror@plt+0x318>
  404b14:	str	x0, [sp, #456]
  404b18:	ldr	x1, [sp, #40]
  404b1c:	ldr	x0, [sp, #48]
  404b20:	bl	4018e8 <ferror@plt+0x318>
  404b24:	str	x0, [sp, #448]
  404b28:	ldr	x0, [sp, #408]
  404b2c:	ldr	x0, [x0, #32]
  404b30:	cmp	x0, #0x0
  404b34:	cset	w0, ne  // ne = any
  404b38:	strb	w0, [sp, #479]
  404b3c:	ldrb	w0, [sp, #479]
  404b40:	cmp	w0, #0x0
  404b44:	b.eq	404b54 <ferror@plt+0x3584>  // b.none
  404b48:	ldr	x0, [sp, #456]
  404b4c:	str	x0, [sp, #464]
  404b50:	b	404b6c <ferror@plt+0x359c>
  404b54:	ldr	x0, [sp, #448]
  404b58:	cmn	x0, #0x1
  404b5c:	cset	w0, ne  // ne = any
  404b60:	strb	w0, [sp, #479]
  404b64:	ldr	x0, [sp, #448]
  404b68:	str	x0, [sp, #464]
  404b6c:	ldrb	w0, [sp, #479]
  404b70:	cmp	w0, #0x0
  404b74:	b.eq	404dcc <ferror@plt+0x37fc>  // b.none
  404b78:	mov	w2, #0x0                   	// #0
  404b7c:	ldr	x1, [sp, #464]
  404b80:	ldr	x0, [sp, #56]
  404b84:	bl	401b6c <ferror@plt+0x59c>
  404b88:	mov	x1, #0x0                   	// #0
  404b8c:	bl	4105c4 <ferror@plt+0xeff4>
  404b90:	str	x0, [sp, #64]
  404b94:	ldr	x0, [sp, #64]
  404b98:	ldr	x0, [x0]
  404b9c:	cmp	x0, #0x0
  404ba0:	b.ne	404bb4 <ferror@plt+0x35e4>  // b.any
  404ba4:	ldr	x0, [sp, #64]
  404ba8:	ldr	x0, [x0, #32]
  404bac:	cmp	x0, #0x0
  404bb0:	b.eq	404bc8 <ferror@plt+0x35f8>  // b.none
  404bb4:	mov	x1, #0x0                   	// #0
  404bb8:	mov	w0, #0xf                   	// #15
  404bbc:	bl	410994 <ferror@plt+0xf3c4>
  404bc0:	str	w0, [sp, #492]
  404bc4:	b	404dd0 <ferror@plt+0x3800>
  404bc8:	ldr	x0, [sp, #64]
  404bcc:	ldr	x0, [x0, #16]
  404bd0:	str	x0, [sp, #480]
  404bd4:	b	404bf4 <ferror@plt+0x3624>
  404bd8:	ldr	x0, [sp, #408]
  404bdc:	ldr	w0, [x0]
  404be0:	cmp	w0, #0x3
  404be4:	b.ne	404de4 <ferror@plt+0x3814>  // b.any
  404be8:	ldr	x0, [sp, #408]
  404bec:	ldr	x0, [x0, #8]
  404bf0:	str	x0, [sp, #480]
  404bf4:	ldr	x0, [sp, #480]
  404bf8:	add	x0, x0, #0x2
  404bfc:	str	x0, [sp, #440]
  404c00:	ldr	x1, [sp, #480]
  404c04:	ldr	x0, [sp, #56]
  404c08:	bl	4018b0 <ferror@plt+0x2e0>
  404c0c:	str	x0, [sp, #432]
  404c10:	ldr	x0, [sp, #56]
  404c14:	add	x0, x0, #0xe0
  404c18:	ldr	x1, [sp, #440]
  404c1c:	bl	410594 <ferror@plt+0xefc4>
  404c20:	str	x0, [sp, #424]
  404c24:	ldr	x0, [sp, #424]
  404c28:	ldr	x0, [x0, #8]
  404c2c:	cmp	x0, #0x0
  404c30:	b.ne	404cac <ferror@plt+0x36dc>  // b.any
  404c34:	add	x0, sp, #0x60
  404c38:	ldr	x2, [sp, #440]
  404c3c:	ldr	x1, [sp, #56]
  404c40:	bl	4075d8 <ferror@plt+0x6008>
  404c44:	adrp	x0, 435000 <ferror@plt+0x33a30>
  404c48:	add	x0, x0, #0x250
  404c4c:	ldr	x0, [x0]
  404c50:	ldr	x1, [x0, #1112]
  404c54:	add	x0, sp, #0x60
  404c58:	bl	406684 <ferror@plt+0x50b4>
  404c5c:	add	x0, sp, #0x60
  404c60:	ldr	x1, [sp, #432]
  404c64:	bl	407410 <ferror@plt+0x5e40>
  404c68:	str	w0, [sp, #492]
  404c6c:	ldr	w0, [sp, #492]
  404c70:	cmp	w0, #0x0
  404c74:	b.ne	404d88 <ferror@plt+0x37b8>  // b.any
  404c78:	adrp	x0, 435000 <ferror@plt+0x33a30>
  404c7c:	add	x0, x0, #0x250
  404c80:	ldr	x0, [x0]
  404c84:	ldr	x2, [x0, #1800]
  404c88:	add	x0, sp, #0x60
  404c8c:	mov	w1, #0x4                   	// #4
  404c90:	blr	x2
  404c94:	str	w0, [sp, #492]
  404c98:	ldr	w0, [sp, #492]
  404c9c:	cmp	w0, #0x0
  404ca0:	b.ne	404d90 <ferror@plt+0x37c0>  // b.any
  404ca4:	add	x0, sp, #0x60
  404ca8:	bl	407560 <ferror@plt+0x5f90>
  404cac:	str	xzr, [sp, #80]
  404cb0:	ldr	x0, [sp, #56]
  404cb4:	ldr	x0, [x0, #152]
  404cb8:	str	x0, [sp, #88]
  404cbc:	ldr	x0, [sp, #440]
  404cc0:	str	x0, [sp, #72]
  404cc4:	ldr	x0, [sp, #56]
  404cc8:	add	x0, x0, #0x90
  404ccc:	mov	x1, #0x1                   	// #1
  404cd0:	bl	410054 <ferror@plt+0xea84>
  404cd4:	ldr	x0, [sp, #56]
  404cd8:	ldr	x0, [x0, #192]
  404cdc:	cmp	x0, #0x1
  404ce0:	b.ls	404d54 <ferror@plt+0x3784>  // b.plast
  404ce4:	ldr	x0, [sp, #40]
  404ce8:	ldr	x1, [x0]
  404cec:	ldr	x0, [sp, #24]
  404cf0:	sub	x0, x0, #0x1
  404cf4:	cmp	x1, x0
  404cf8:	b.ne	404d54 <ferror@plt+0x3784>  // b.any
  404cfc:	ldr	x0, [sp, #40]
  404d00:	ldr	x0, [x0]
  404d04:	ldr	x1, [sp, #48]
  404d08:	add	x0, x1, x0
  404d0c:	ldrb	w0, [x0]
  404d10:	cmp	w0, #0x4b
  404d14:	b.ne	404d54 <ferror@plt+0x3784>  // b.any
  404d18:	ldr	x0, [sp, #56]
  404d1c:	add	x0, x0, #0x1d0
  404d20:	mov	x1, #0x0                   	// #0
  404d24:	bl	4105c4 <ferror@plt+0xeff4>
  404d28:	str	x0, [sp, #416]
  404d2c:	ldr	x0, [sp, #416]
  404d30:	ldr	x0, [x0]
  404d34:	add	x1, x0, #0x1
  404d38:	ldr	x0, [sp, #416]
  404d3c:	str	x1, [x0]
  404d40:	ldr	x0, [sp, #56]
  404d44:	add	x0, x0, #0xb8
  404d48:	mov	x1, #0x1                   	// #1
  404d4c:	bl	410054 <ferror@plt+0xea84>
  404d50:	b	404d70 <ferror@plt+0x37a0>
  404d54:	ldr	x0, [sp, #56]
  404d58:	add	x2, x0, #0x1d0
  404d5c:	add	x0, sp, #0x48
  404d60:	add	x0, x0, #0x8
  404d64:	mov	x1, x0
  404d68:	mov	x0, x2
  404d6c:	bl	4101ac <ferror@plt+0xebdc>
  404d70:	ldr	x0, [sp, #56]
  404d74:	add	x0, x0, #0xb8
  404d78:	add	x1, sp, #0x48
  404d7c:	bl	4101ac <ferror@plt+0xebdc>
  404d80:	mov	w0, #0x0                   	// #0
  404d84:	b	404dec <ferror@plt+0x381c>
  404d88:	nop
  404d8c:	b	404d94 <ferror@plt+0x37c4>
  404d90:	nop
  404d94:	add	x0, sp, #0x60
  404d98:	bl	407560 <ferror@plt+0x5f90>
  404d9c:	ldr	x0, [sp, #56]
  404da0:	add	x0, x0, #0xe0
  404da4:	ldr	x1, [sp, #440]
  404da8:	bl	410594 <ferror@plt+0xefc4>
  404dac:	str	x0, [sp, #424]
  404db0:	ldr	x2, [sp, #424]
  404db4:	ldr	x0, [sp, #424]
  404db8:	ldr	x0, [x0, #8]
  404dbc:	mov	x1, x0
  404dc0:	mov	x0, x2
  404dc4:	bl	410054 <ferror@plt+0xea84>
  404dc8:	b	404dd0 <ferror@plt+0x3800>
  404dcc:	nop
  404dd0:	ldr	x0, [sp, #56]
  404dd4:	add	x0, x0, #0x90
  404dd8:	mov	x1, #0x1                   	// #1
  404ddc:	bl	410054 <ferror@plt+0xea84>
  404de0:	b	404de8 <ferror@plt+0x3818>
  404de4:	nop
  404de8:	ldr	w0, [sp, #492]
  404dec:	ldp	x29, x30, [sp], #496
  404df0:	ret
  404df4:	stp	x29, x30, [sp, #-48]!
  404df8:	mov	x29, sp
  404dfc:	str	x0, [sp, #24]
  404e00:	str	wzr, [sp, #44]
  404e04:	str	xzr, [sp, #32]
  404e08:	b	404e2c <ferror@plt+0x385c>
  404e0c:	ldr	x2, [sp, #32]
  404e10:	mov	w1, #0x3f                  	// #63
  404e14:	ldr	x0, [sp, #24]
  404e18:	bl	402928 <ferror@plt+0x1358>
  404e1c:	str	w0, [sp, #44]
  404e20:	ldr	x0, [sp, #32]
  404e24:	add	x0, x0, #0x1
  404e28:	str	x0, [sp, #32]
  404e2c:	ldr	w0, [sp, #44]
  404e30:	cmp	w0, #0x0
  404e34:	b.ne	404e4c <ferror@plt+0x387c>  // b.any
  404e38:	ldr	x0, [sp, #24]
  404e3c:	ldr	x0, [x0, #152]
  404e40:	ldr	x1, [sp, #32]
  404e44:	cmp	x1, x0
  404e48:	b.cc	404e0c <ferror@plt+0x383c>  // b.lo, b.ul, b.last
  404e4c:	ldr	w0, [sp, #44]
  404e50:	ldp	x29, x30, [sp], #48
  404e54:	ret
  404e58:	stp	x29, x30, [sp, #-112]!
  404e5c:	mov	x29, sp
  404e60:	str	x0, [sp, #40]
  404e64:	str	x1, [sp, #32]
  404e68:	str	w2, [sp, #28]
  404e6c:	add	x0, sp, #0x38
  404e70:	add	x0, x0, #0x8
  404e74:	ldr	x1, [sp, #32]
  404e78:	bl	40e580 <ferror@plt+0xcfb0>
  404e7c:	ldr	w0, [sp, #28]
  404e80:	str	w0, [sp, #56]
  404e84:	ldr	x0, [sp, #40]
  404e88:	add	x0, x0, #0x90
  404e8c:	add	x1, sp, #0x38
  404e90:	bl	4101ac <ferror@plt+0xebdc>
  404e94:	nop
  404e98:	ldp	x29, x30, [sp], #112
  404e9c:	ret
  404ea0:	stp	x29, x30, [sp, #-48]!
  404ea4:	mov	x29, sp
  404ea8:	str	x0, [sp, #24]
  404eac:	strb	w1, [sp, #23]
  404eb0:	ldrb	w0, [sp, #23]
  404eb4:	sub	w0, w0, #0x2b
  404eb8:	str	w0, [sp, #44]
  404ebc:	ldrb	w0, [sp, #23]
  404ec0:	sub	w1, w0, #0x34
  404ec4:	ldr	x0, [sp, #24]
  404ec8:	sxtw	x1, w1
  404ecc:	ldr	x0, [x0, x1, lsl #3]
  404ed0:	ldr	w2, [sp, #44]
  404ed4:	mov	x1, x0
  404ed8:	ldr	x0, [sp, #24]
  404edc:	bl	404e58 <ferror@plt+0x3888>
  404ee0:	nop
  404ee4:	ldp	x29, x30, [sp], #48
  404ee8:	ret
  404eec:	stp	x29, x30, [sp, #-80]!
  404ef0:	mov	x29, sp
  404ef4:	str	x0, [sp, #24]
  404ef8:	mov	x0, #0xa                   	// #10
  404efc:	str	x0, [sp, #40]
  404f00:	mov	x2, #0x318                 	// #792
  404f04:	mov	w1, #0x0                   	// #0
  404f08:	ldr	x0, [sp, #24]
  404f0c:	bl	401390 <memset@plt>
  404f10:	add	x0, sp, #0x38
  404f14:	mov	x2, #0x18                  	// #24
  404f18:	mov	w1, #0x0                   	// #0
  404f1c:	bl	401390 <memset@plt>
  404f20:	str	xzr, [sp, #48]
  404f24:	b	404fb4 <ferror@plt+0x39e4>
  404f28:	ldr	x0, [sp, #24]
  404f2c:	add	x2, x0, #0x18
  404f30:	ldr	x1, [sp, #48]
  404f34:	mov	x0, x1
  404f38:	lsl	x0, x0, #2
  404f3c:	add	x0, x0, x1
  404f40:	lsl	x0, x0, #3
  404f44:	add	x0, x2, x0
  404f48:	mov	x2, #0x0                   	// #0
  404f4c:	mov	x1, #0x8                   	// #8
  404f50:	bl	40ff74 <ferror@plt+0xe9a4>
  404f54:	ldr	x0, [sp, #48]
  404f58:	cmp	x0, #0x2
  404f5c:	b.eq	404f68 <ferror@plt+0x3998>  // b.none
  404f60:	ldr	x0, [sp, #40]
  404f64:	b	404f6c <ferror@plt+0x399c>
  404f68:	mov	x0, #0x0                   	// #0
  404f6c:	str	x0, [sp, #40]
  404f70:	ldr	x0, [sp, #24]
  404f74:	add	x2, x0, #0x18
  404f78:	ldr	x1, [sp, #48]
  404f7c:	mov	x0, x1
  404f80:	lsl	x0, x0, #2
  404f84:	add	x0, x0, x1
  404f88:	lsl	x0, x0, #3
  404f8c:	add	x0, x2, x0
  404f90:	add	x1, sp, #0x28
  404f94:	bl	4101ac <ferror@plt+0xebdc>
  404f98:	ldr	x1, [sp, #48]
  404f9c:	ldr	x2, [sp, #40]
  404fa0:	ldr	x0, [sp, #24]
  404fa4:	str	x2, [x0, x1, lsl #3]
  404fa8:	ldr	x0, [sp, #48]
  404fac:	add	x0, x0, #0x1
  404fb0:	str	x0, [sp, #48]
  404fb4:	ldr	x0, [sp, #48]
  404fb8:	cmp	x0, #0x2
  404fbc:	b.ls	404f28 <ferror@plt+0x3958>  // b.plast
  404fc0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  404fc4:	add	x0, x0, #0x250
  404fc8:	ldr	x0, [x0]
  404fcc:	ldr	x0, [x0, #1248]
  404fd0:	ldrb	w0, [x0]
  404fd4:	cmp	w0, #0x64
  404fd8:	b.ne	40504c <ferror@plt+0x3a7c>  // b.any
  404fdc:	ldr	x0, [sp, #24]
  404fe0:	add	x0, x0, #0x1d0
  404fe4:	mov	x2, #0x0                   	// #0
  404fe8:	mov	x1, #0x8                   	// #8
  404fec:	bl	40ff74 <ferror@plt+0xe9a4>
  404ff0:	str	xzr, [sp, #48]
  404ff4:	ldr	x0, [sp, #24]
  404ff8:	add	x0, x0, #0x1d0
  404ffc:	add	x1, sp, #0x30
  405000:	bl	4101ac <ferror@plt+0xebdc>
  405004:	ldr	x0, [sp, #24]
  405008:	mov	x1, #0x100                 	// #256
  40500c:	str	x1, [x0, #504]
  405010:	ldr	x0, [sp, #24]
  405014:	add	x3, x0, #0x200
  405018:	ldr	x0, [sp, #24]
  40501c:	add	x0, x0, #0x290
  405020:	mov	x2, #0x21                  	// #33
  405024:	mov	x1, x0
  405028:	mov	x0, x3
  40502c:	bl	40e3e4 <ferror@plt+0xce14>
  405030:	ldr	x0, [sp, #24]
  405034:	add	x2, x0, #0x200
  405038:	ldr	x0, [sp, #24]
  40503c:	ldr	x0, [x0, #504]
  405040:	mov	x1, x0
  405044:	mov	x0, x2
  405048:	bl	40e94c <ferror@plt+0xd37c>
  40504c:	ldr	x0, [sp, #24]
  405050:	add	x3, x0, #0x230
  405054:	ldr	x0, [sp, #24]
  405058:	add	x0, x0, #0x314
  40505c:	mov	x2, #0x1                   	// #1
  405060:	mov	x1, x0
  405064:	mov	x0, x3
  405068:	bl	40e3e4 <ferror@plt+0xce14>
  40506c:	ldr	x0, [sp, #24]
  405070:	add	x0, x0, #0x230
  405074:	bl	407e4c <ferror@plt+0x687c>
  405078:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40507c:	add	x0, x0, #0x250
  405080:	ldr	x0, [x0]
  405084:	ldr	x0, [x0, #1248]
  405088:	ldrb	w0, [x0]
  40508c:	cmp	w0, #0x64
  405090:	b.eq	4050a4 <ferror@plt+0x3ad4>  // b.none
  405094:	ldr	x0, [sp, #24]
  405098:	add	x0, x0, #0x260
  40509c:	mov	x1, #0x2                   	// #2
  4050a0:	bl	40e424 <ferror@plt+0xce54>
  4050a4:	ldr	x0, [sp, #24]
  4050a8:	add	x3, x0, #0xe0
  4050ac:	adrp	x0, 40f000 <ferror@plt+0xda30>
  4050b0:	add	x2, x0, #0xb44
  4050b4:	mov	x1, #0xe0                  	// #224
  4050b8:	mov	x0, x3
  4050bc:	bl	40ff74 <ferror@plt+0xe9a4>
  4050c0:	ldr	x0, [sp, #24]
  4050c4:	add	x0, x0, #0x108
  4050c8:	mov	x2, #0x0                   	// #0
  4050cc:	mov	x1, #0x10                  	// #16
  4050d0:	bl	40ff74 <ferror@plt+0xe9a4>
  4050d4:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  4050d8:	add	x0, x0, #0x58
  4050dc:	bl	411114 <ferror@plt+0xfb44>
  4050e0:	mov	x1, x0
  4050e4:	ldr	x0, [sp, #24]
  4050e8:	bl	4051ec <ferror@plt+0x3c1c>
  4050ec:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  4050f0:	add	x0, x0, #0x60
  4050f4:	bl	411114 <ferror@plt+0xfb44>
  4050f8:	mov	x1, x0
  4050fc:	ldr	x0, [sp, #24]
  405100:	bl	4051ec <ferror@plt+0x3c1c>
  405104:	ldr	x0, [sp, #24]
  405108:	add	x3, x0, #0x130
  40510c:	adrp	x0, 410000 <ferror@plt+0xea30>
  405110:	add	x2, x0, #0x604
  405114:	mov	x1, #0x28                  	// #40
  405118:	mov	x0, x3
  40511c:	bl	40ff74 <ferror@plt+0xe9a4>
  405120:	ldr	x0, [sp, #24]
  405124:	add	x0, x0, #0x158
  405128:	mov	x2, #0x0                   	// #0
  40512c:	mov	x1, #0x10                  	// #16
  405130:	bl	40ff74 <ferror@plt+0xe9a4>
  405134:	ldr	x0, [sp, #24]
  405138:	add	x3, x0, #0x180
  40513c:	adrp	x0, 410000 <ferror@plt+0xea30>
  405140:	add	x2, x0, #0x604
  405144:	mov	x1, #0x28                  	// #40
  405148:	mov	x0, x3
  40514c:	bl	40ff74 <ferror@plt+0xe9a4>
  405150:	ldr	x0, [sp, #24]
  405154:	add	x0, x0, #0x1a8
  405158:	mov	x2, #0x0                   	// #0
  40515c:	mov	x1, #0x10                  	// #16
  405160:	bl	40ff74 <ferror@plt+0xe9a4>
  405164:	ldr	x0, [sp, #24]
  405168:	add	x3, x0, #0x90
  40516c:	adrp	x0, 40f000 <ferror@plt+0xda30>
  405170:	add	x2, x0, #0xe60
  405174:	mov	x1, #0x38                  	// #56
  405178:	mov	x0, x3
  40517c:	bl	40ff74 <ferror@plt+0xe9a4>
  405180:	ldr	x0, [sp, #24]
  405184:	add	x0, x0, #0xb8
  405188:	mov	x2, #0x0                   	// #0
  40518c:	mov	x1, #0x18                  	// #24
  405190:	bl	40ff74 <ferror@plt+0xe9a4>
  405194:	ldr	x0, [sp, #24]
  405198:	add	x0, x0, #0xb8
  40519c:	add	x1, sp, #0x38
  4051a0:	bl	4101ac <ferror@plt+0xebdc>
  4051a4:	nop
  4051a8:	ldp	x29, x30, [sp], #80
  4051ac:	ret
  4051b0:	stp	x29, x30, [sp, #-48]!
  4051b4:	mov	x29, sp
  4051b8:	str	x0, [sp, #40]
  4051bc:	str	x1, [sp, #32]
  4051c0:	str	x2, [sp, #24]
  4051c4:	ldr	x1, [sp, #24]
  4051c8:	ldr	x0, [sp, #32]
  4051cc:	bl	40f9b4 <ferror@plt+0xe3e4>
  4051d0:	ldr	x0, [sp, #40]
  4051d4:	add	x0, x0, #0xe0
  4051d8:	ldr	x1, [sp, #32]
  4051dc:	bl	4101ac <ferror@plt+0xebdc>
  4051e0:	nop
  4051e4:	ldp	x29, x30, [sp], #48
  4051e8:	ret
  4051ec:	stp	x29, x30, [sp, #-304]!
  4051f0:	mov	x29, sp
  4051f4:	str	x0, [sp, #24]
  4051f8:	str	x1, [sp, #16]
  4051fc:	ldr	x0, [sp, #16]
  405200:	str	x0, [sp, #272]
  405204:	ldr	x0, [sp, #24]
  405208:	ldr	x0, [x0, #232]
  40520c:	str	x0, [sp, #280]
  405210:	ldr	x0, [sp, #24]
  405214:	add	x0, x0, #0x108
  405218:	add	x2, sp, #0x28
  40521c:	add	x1, sp, #0x110
  405220:	bl	4106f0 <ferror@plt+0xf120>
  405224:	strb	w0, [sp, #303]
  405228:	ldr	x0, [sp, #24]
  40522c:	add	x0, x0, #0x108
  405230:	ldr	x1, [sp, #40]
  405234:	bl	410594 <ferror@plt+0xefc4>
  405238:	ldr	x0, [x0, #8]
  40523c:	str	x0, [sp, #40]
  405240:	ldrb	w0, [sp, #303]
  405244:	eor	w0, w0, #0x1
  405248:	and	w0, w0, #0xff
  40524c:	cmp	w0, #0x0
  405250:	b.eq	40527c <ferror@plt+0x3cac>  // b.none
  405254:	ldr	x0, [sp, #24]
  405258:	add	x0, x0, #0xe0
  40525c:	ldr	x1, [sp, #40]
  405260:	bl	410594 <ferror@plt+0xefc4>
  405264:	str	x0, [sp, #288]
  405268:	ldr	x0, [sp, #288]
  40526c:	bl	40fa78 <ferror@plt+0xe4a8>
  405270:	ldr	x0, [sp, #16]
  405274:	bl	4014b0 <free@plt>
  405278:	b	405290 <ferror@plt+0x3cc0>
  40527c:	add	x0, sp, #0x30
  405280:	ldr	x2, [sp, #16]
  405284:	mov	x1, x0
  405288:	ldr	x0, [sp, #24]
  40528c:	bl	4051b0 <ferror@plt+0x3be0>
  405290:	ldr	x0, [sp, #40]
  405294:	ldp	x29, x30, [sp], #304
  405298:	ret
  40529c:	stp	x29, x30, [sp, #-48]!
  4052a0:	mov	x29, sp
  4052a4:	str	x0, [sp, #24]
  4052a8:	str	w1, [sp, #20]
  4052ac:	ldr	x0, [sp, #24]
  4052b0:	add	x2, x0, #0xb8
  4052b4:	ldr	x0, [sp, #24]
  4052b8:	ldr	x0, [x0, #192]
  4052bc:	sub	x0, x0, #0x1
  4052c0:	mov	x1, x0
  4052c4:	mov	x0, x2
  4052c8:	bl	410054 <ferror@plt+0xea84>
  4052cc:	ldr	x0, [sp, #24]
  4052d0:	add	x2, x0, #0x90
  4052d4:	ldr	x0, [sp, #24]
  4052d8:	ldr	x0, [x0, #152]
  4052dc:	mov	x1, x0
  4052e0:	mov	x0, x2
  4052e4:	bl	410054 <ferror@plt+0xea84>
  4052e8:	ldr	x0, [sp, #24]
  4052ec:	add	x0, x0, #0xe0
  4052f0:	mov	x1, #0x0                   	// #0
  4052f4:	bl	410594 <ferror@plt+0xefc4>
  4052f8:	str	x0, [sp, #40]
  4052fc:	ldr	x0, [sp, #24]
  405300:	add	x0, x0, #0xb8
  405304:	mov	x1, #0x0                   	// #0
  405308:	bl	4105c4 <ferror@plt+0xeff4>
  40530c:	str	x0, [sp, #32]
  405310:	ldr	x0, [sp, #40]
  405314:	ldr	x1, [x0, #8]
  405318:	ldr	x0, [sp, #32]
  40531c:	str	x1, [x0, #8]
  405320:	adrp	x0, 435000 <ferror@plt+0x33a30>
  405324:	add	x0, x0, #0x250
  405328:	ldr	x0, [x0]
  40532c:	ldr	w1, [x0, #1128]
  405330:	mov	w0, #0x7fffffff            	// #2147483647
  405334:	cmp	w1, w0
  405338:	b.eq	40539c <ferror@plt+0x3dcc>  // b.none
  40533c:	ldr	w0, [sp, #20]
  405340:	cmp	w0, #0x0
  405344:	b.ne	4053a4 <ferror@plt+0x3dd4>  // b.any
  405348:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40534c:	add	x0, x0, #0x250
  405350:	ldr	x0, [x0]
  405354:	ldr	w0, [x0, #1128]
  405358:	cmp	w0, #0x0
  40535c:	b.eq	4053a4 <ferror@plt+0x3dd4>  // b.none
  405360:	adrp	x0, 435000 <ferror@plt+0x33a30>
  405364:	add	x0, x0, #0x250
  405368:	ldr	x0, [x0]
  40536c:	ldr	w1, [x0, #1128]
  405370:	mov	w0, #0x7fffffff            	// #2147483647
  405374:	cmp	w1, w0
  405378:	b.eq	4053a4 <ferror@plt+0x3dd4>  // b.none
  40537c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  405380:	add	x0, x0, #0x250
  405384:	ldr	x0, [x0]
  405388:	ldrh	w0, [x0, #1138]
  40538c:	and	x0, x0, #0xffff
  405390:	and	x0, x0, #0x20
  405394:	cmp	x0, #0x0
  405398:	b.eq	4053a4 <ferror@plt+0x3dd4>  // b.none
  40539c:	mov	w0, #0x7                   	// #7
  4053a0:	b	40545c <ferror@plt+0x3e8c>
  4053a4:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4053a8:	add	x0, x0, #0x250
  4053ac:	ldr	x1, [x0]
  4053b0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4053b4:	add	x0, x0, #0x250
  4053b8:	ldr	x0, [x0]
  4053bc:	ldr	w1, [x1, #1128]
  4053c0:	str	w1, [x0, #1132]
  4053c4:	ldr	w0, [sp, #20]
  4053c8:	cmp	w0, #0x0
  4053cc:	b.eq	4053dc <ferror@plt+0x3e0c>  // b.none
  4053d0:	ldr	w0, [sp, #20]
  4053d4:	cmp	w0, #0x8
  4053d8:	b.ne	405458 <ferror@plt+0x3e88>  // b.any
  4053dc:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4053e0:	add	x0, x0, #0x250
  4053e4:	ldr	x0, [x0]
  4053e8:	ldrh	w0, [x0, #1138]
  4053ec:	and	x0, x0, #0xffff
  4053f0:	and	x0, x0, #0x100
  4053f4:	cmp	x0, #0x0
  4053f8:	b.ne	40541c <ferror@plt+0x3e4c>  // b.any
  4053fc:	adrp	x0, 435000 <ferror@plt+0x33a30>
  405400:	add	x0, x0, #0x250
  405404:	ldr	x0, [x0]
  405408:	ldrh	w0, [x0, #1138]
  40540c:	and	x0, x0, #0xffff
  405410:	and	x0, x0, #0x20
  405414:	cmp	x0, #0x0
  405418:	b.eq	405450 <ferror@plt+0x3e80>  // b.none
  40541c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  405420:	add	x0, x0, #0x220
  405424:	ldr	x0, [x0]
  405428:	mov	x1, x0
  40542c:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  405430:	add	x0, x0, #0x3d8
  405434:	bl	411240 <ferror@plt+0xfc70>
  405438:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40543c:	add	x0, x0, #0x220
  405440:	ldr	x0, [x0]
  405444:	bl	411318 <ferror@plt+0xfd48>
  405448:	str	wzr, [sp, #20]
  40544c:	b	405458 <ferror@plt+0x3e88>
  405450:	mov	w0, #0x7                   	// #7
  405454:	str	w0, [sp, #20]
  405458:	ldr	w0, [sp, #20]
  40545c:	ldp	x29, x30, [sp], #48
  405460:	ret
  405464:	stp	x29, x30, [sp, #-192]!
  405468:	mov	x29, sp
  40546c:	str	x0, [sp, #24]
  405470:	str	wzr, [sp, #188]
  405474:	ldr	x0, [sp, #24]
  405478:	add	x0, x0, #0xb8
  40547c:	mov	x1, #0x0                   	// #0
  405480:	bl	4105c4 <ferror@plt+0xeff4>
  405484:	str	x0, [sp, #176]
  405488:	ldr	x0, [sp, #24]
  40548c:	add	x2, x0, #0xe0
  405490:	ldr	x0, [sp, #176]
  405494:	ldr	x0, [x0]
  405498:	mov	x1, x0
  40549c:	mov	x0, x2
  4054a0:	bl	410594 <ferror@plt+0xefc4>
  4054a4:	str	x0, [sp, #168]
  4054a8:	ldr	x0, [sp, #168]
  4054ac:	ldr	x0, [x0]
  4054b0:	str	x0, [sp, #160]
  4054b4:	strb	wzr, [sp, #159]
  4054b8:	nop
  4054bc:	b	405bf0 <ferror@plt+0x4620>
  4054c0:	ldr	x0, [sp, #176]
  4054c4:	ldr	x0, [x0, #8]
  4054c8:	add	x2, x0, #0x1
  4054cc:	ldr	x1, [sp, #176]
  4054d0:	str	x2, [x1, #8]
  4054d4:	ldr	x1, [sp, #160]
  4054d8:	add	x0, x1, x0
  4054dc:	ldrb	w0, [x0]
  4054e0:	strb	w0, [sp, #158]
  4054e4:	ldrb	w0, [sp, #158]
  4054e8:	cmp	w0, #0x5b
  4054ec:	b.hi	405bf0 <ferror@plt+0x4620>  // b.pmore
  4054f0:	adrp	x1, 41b000 <ferror@plt+0x19a30>
  4054f4:	add	x1, x1, #0x42c
  4054f8:	ldr	w0, [x1, w0, uxtw #2]
  4054fc:	adr	x1, 405508 <ferror@plt+0x3f38>
  405500:	add	x0, x1, w0, sxtw #2
  405504:	br	x0
  405508:	add	x1, sp, #0x28
  40550c:	add	x0, sp, #0x30
  405510:	mov	x2, x1
  405514:	mov	x1, x0
  405518:	ldr	x0, [sp, #24]
  40551c:	bl	4022c4 <ferror@plt+0xcf4>
  405520:	str	w0, [sp, #188]
  405524:	ldr	w0, [sp, #188]
  405528:	cmp	w0, #0x0
  40552c:	b.eq	405538 <ferror@plt+0x3f68>  // b.none
  405530:	ldr	w0, [sp, #188]
  405534:	b	405c90 <ferror@plt+0x46c0>
  405538:	ldr	x0, [sp, #40]
  40553c:	bl	407cec <ferror@plt+0x671c>
  405540:	cmp	x0, #0x0
  405544:	cset	w0, eq  // eq = none
  405548:	strb	w0, [sp, #159]
  40554c:	ldr	x0, [sp, #24]
  405550:	add	x0, x0, #0x90
  405554:	mov	x1, #0x1                   	// #1
  405558:	bl	410054 <ferror@plt+0xea84>
  40555c:	ldr	x0, [sp, #176]
  405560:	add	x0, x0, #0x8
  405564:	mov	x1, x0
  405568:	ldr	x0, [sp, #160]
  40556c:	bl	4018e8 <ferror@plt+0x318>
  405570:	str	x0, [sp, #144]
  405574:	ldrb	w0, [sp, #158]
  405578:	cmp	w0, #0x43
  40557c:	b.eq	40558c <ferror@plt+0x3fbc>  // b.none
  405580:	ldrb	w0, [sp, #159]
  405584:	cmp	w0, #0x0
  405588:	b.eq	405bf0 <ferror@plt+0x4620>  // b.none
  40558c:	ldr	x0, [sp, #168]
  405590:	add	x0, x0, #0x28
  405594:	ldr	x1, [sp, #144]
  405598:	bl	410594 <ferror@plt+0xefc4>
  40559c:	str	x0, [sp, #120]
  4055a0:	ldr	x0, [sp, #120]
  4055a4:	ldr	x1, [x0]
  4055a8:	ldr	x0, [sp, #176]
  4055ac:	str	x1, [x0, #8]
  4055b0:	b	405bf0 <ferror@plt+0x4620>
  4055b4:	ldr	x0, [sp, #176]
  4055b8:	add	x0, x0, #0x8
  4055bc:	mov	x2, x0
  4055c0:	ldr	x1, [sp, #160]
  4055c4:	ldr	x0, [sp, #24]
  4055c8:	bl	403b3c <ferror@plt+0x256c>
  4055cc:	str	w0, [sp, #188]
  4055d0:	ldr	x0, [sp, #24]
  4055d4:	add	x0, x0, #0xb8
  4055d8:	mov	x1, #0x0                   	// #0
  4055dc:	bl	4105c4 <ferror@plt+0xeff4>
  4055e0:	str	x0, [sp, #176]
  4055e4:	ldr	x0, [sp, #24]
  4055e8:	add	x2, x0, #0xe0
  4055ec:	ldr	x0, [sp, #176]
  4055f0:	ldr	x0, [x0]
  4055f4:	mov	x1, x0
  4055f8:	mov	x0, x2
  4055fc:	bl	410594 <ferror@plt+0xefc4>
  405600:	str	x0, [sp, #168]
  405604:	ldr	x0, [sp, #168]
  405608:	ldr	x0, [x0]
  40560c:	str	x0, [sp, #160]
  405610:	b	405bf0 <ferror@plt+0x4620>
  405614:	ldrb	w1, [sp, #158]
  405618:	ldr	x0, [sp, #24]
  40561c:	bl	403980 <ferror@plt+0x23b0>
  405620:	str	w0, [sp, #188]
  405624:	b	405bf0 <ferror@plt+0x4620>
  405628:	mov	w0, #0x7                   	// #7
  40562c:	str	w0, [sp, #188]
  405630:	b	405bf0 <ferror@plt+0x4620>
  405634:	ldrb	w1, [sp, #158]
  405638:	ldr	x0, [sp, #24]
  40563c:	bl	403e8c <ferror@plt+0x28bc>
  405640:	str	w0, [sp, #188]
  405644:	ldr	x0, [sp, #24]
  405648:	add	x0, x0, #0xb8
  40564c:	mov	x1, #0x0                   	// #0
  405650:	bl	4105c4 <ferror@plt+0xeff4>
  405654:	str	x0, [sp, #176]
  405658:	ldr	x0, [sp, #24]
  40565c:	add	x2, x0, #0xe0
  405660:	ldr	x0, [sp, #176]
  405664:	ldr	x0, [x0]
  405668:	mov	x1, x0
  40566c:	mov	x0, x2
  405670:	bl	410594 <ferror@plt+0xefc4>
  405674:	str	x0, [sp, #168]
  405678:	ldr	x0, [sp, #168]
  40567c:	ldr	x0, [x0]
  405680:	str	x0, [sp, #160]
  405684:	b	405bf0 <ferror@plt+0x4620>
  405688:	ldrb	w1, [sp, #158]
  40568c:	ldr	x0, [sp, #24]
  405690:	bl	402d0c <ferror@plt+0x173c>
  405694:	str	w0, [sp, #188]
  405698:	b	405bf0 <ferror@plt+0x4620>
  40569c:	ldr	x0, [sp, #24]
  4056a0:	bl	40248c <ferror@plt+0xebc>
  4056a4:	str	w0, [sp, #188]
  4056a8:	ldr	x0, [sp, #24]
  4056ac:	add	x0, x0, #0xb8
  4056b0:	mov	x1, #0x0                   	// #0
  4056b4:	bl	4105c4 <ferror@plt+0xeff4>
  4056b8:	str	x0, [sp, #176]
  4056bc:	ldr	x0, [sp, #24]
  4056c0:	add	x2, x0, #0xe0
  4056c4:	ldr	x0, [sp, #176]
  4056c8:	ldr	x0, [x0]
  4056cc:	mov	x1, x0
  4056d0:	mov	x0, x2
  4056d4:	bl	410594 <ferror@plt+0xefc4>
  4056d8:	str	x0, [sp, #168]
  4056dc:	ldr	x0, [sp, #168]
  4056e0:	ldr	x0, [x0]
  4056e4:	str	x0, [sp, #160]
  4056e8:	b	405bf0 <ferror@plt+0x4620>
  4056ec:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4056f0:	add	x0, x0, #0x250
  4056f4:	ldr	x1, [x0]
  4056f8:	ldrb	w0, [sp, #158]
  4056fc:	sub	w0, w0, #0x3c
  405700:	sxtw	x0, w0
  405704:	add	x0, x0, #0x8e
  405708:	lsl	x0, x0, #3
  40570c:	add	x0, x1, x0
  405710:	ldr	x0, [x0, #8]
  405714:	str	x0, [sp, #112]
  405718:	mov	w2, #0x5                   	// #5
  40571c:	ldr	x1, [sp, #112]
  405720:	ldr	x0, [sp, #24]
  405724:	bl	404e58 <ferror@plt+0x3888>
  405728:	b	405bf0 <ferror@plt+0x4620>
  40572c:	ldr	x0, [sp, #176]
  405730:	add	x0, x0, #0x8
  405734:	mov	w4, #0x0                   	// #0
  405738:	mov	w3, #0x0                   	// #0
  40573c:	mov	x2, x0
  405740:	ldr	x1, [sp, #160]
  405744:	ldr	x0, [sp, #24]
  405748:	bl	403774 <ferror@plt+0x21a4>
  40574c:	str	w0, [sp, #188]
  405750:	b	405bf0 <ferror@plt+0x4620>
  405754:	ldr	x0, [sp, #176]
  405758:	add	x0, x0, #0x8
  40575c:	ldrb	w3, [sp, #158]
  405760:	mov	x2, x0
  405764:	ldr	x1, [sp, #160]
  405768:	ldr	x0, [sp, #24]
  40576c:	bl	4038ac <ferror@plt+0x22dc>
  405770:	str	w0, [sp, #188]
  405774:	b	405bf0 <ferror@plt+0x4620>
  405778:	ldrb	w1, [sp, #158]
  40577c:	ldr	x0, [sp, #24]
  405780:	bl	404ea0 <ferror@plt+0x38d0>
  405784:	b	405bf0 <ferror@plt+0x4620>
  405788:	ldrb	w1, [sp, #158]
  40578c:	ldr	x0, [sp, #24]
  405790:	bl	4040e8 <ferror@plt+0x2b18>
  405794:	str	w0, [sp, #188]
  405798:	b	405bf0 <ferror@plt+0x4620>
  40579c:	mov	w0, #0x4                   	// #4
  4057a0:	str	w0, [sp, #56]
  4057a4:	ldr	x0, [sp, #176]
  4057a8:	add	x0, x0, #0x8
  4057ac:	mov	x1, x0
  4057b0:	ldr	x0, [sp, #160]
  4057b4:	bl	4018e8 <ferror@plt+0x318>
  4057b8:	str	x0, [sp, #64]
  4057bc:	ldr	x0, [sp, #24]
  4057c0:	add	x0, x0, #0x90
  4057c4:	add	x1, sp, #0x38
  4057c8:	bl	4101ac <ferror@plt+0xebdc>
  4057cc:	b	405bf0 <ferror@plt+0x4620>
  4057d0:	ldrb	w0, [sp, #158]
  4057d4:	sub	w0, w0, #0x2c
  4057d8:	str	w0, [sp, #56]
  4057dc:	ldr	x0, [sp, #24]
  4057e0:	add	x0, x0, #0x90
  4057e4:	add	x1, sp, #0x38
  4057e8:	bl	4101ac <ferror@plt+0xebdc>
  4057ec:	b	405bf0 <ferror@plt+0x4620>
  4057f0:	mov	x2, #0x0                   	// #0
  4057f4:	ldrb	w1, [sp, #158]
  4057f8:	ldr	x0, [sp, #24]
  4057fc:	bl	402928 <ferror@plt+0x1358>
  405800:	str	w0, [sp, #188]
  405804:	b	405bf0 <ferror@plt+0x4620>
  405808:	mov	w0, #0x3                   	// #3
  40580c:	str	w0, [sp, #56]
  405810:	ldr	x0, [sp, #176]
  405814:	add	x0, x0, #0x8
  405818:	mov	x1, x0
  40581c:	ldr	x0, [sp, #160]
  405820:	bl	4018e8 <ferror@plt+0x318>
  405824:	str	x0, [sp, #64]
  405828:	ldr	x0, [sp, #24]
  40582c:	add	x0, x0, #0x90
  405830:	add	x1, sp, #0x38
  405834:	bl	4101ac <ferror@plt+0xebdc>
  405838:	b	405bf0 <ferror@plt+0x4620>
  40583c:	ldrb	w1, [sp, #158]
  405840:	ldr	x0, [sp, #24]
  405844:	bl	402374 <ferror@plt+0xda4>
  405848:	str	w0, [sp, #188]
  40584c:	b	405bf0 <ferror@plt+0x4620>
  405850:	ldrb	w1, [sp, #158]
  405854:	ldr	x0, [sp, #24]
  405858:	bl	402c74 <ferror@plt+0x16a4>
  40585c:	str	w0, [sp, #188]
  405860:	b	405bf0 <ferror@plt+0x4620>
  405864:	ldrb	w1, [sp, #158]
  405868:	ldr	x0, [sp, #24]
  40586c:	bl	403388 <ferror@plt+0x1db8>
  405870:	str	w0, [sp, #188]
  405874:	b	405bf0 <ferror@plt+0x4620>
  405878:	ldr	x0, [sp, #24]
  40587c:	add	x0, x0, #0x90
  405880:	mov	x1, #0x1                   	// #1
  405884:	bl	4016ec <ferror@plt+0x11c>
  405888:	str	w0, [sp, #188]
  40588c:	ldr	w0, [sp, #188]
  405890:	cmp	w0, #0x0
  405894:	b.eq	4058a0 <ferror@plt+0x42d0>  // b.none
  405898:	ldr	w0, [sp, #188]
  40589c:	b	405c90 <ferror@plt+0x46c0>
  4058a0:	ldr	x0, [sp, #24]
  4058a4:	add	x0, x0, #0x90
  4058a8:	mov	x1, #0x1                   	// #1
  4058ac:	bl	410054 <ferror@plt+0xea84>
  4058b0:	b	405bf0 <ferror@plt+0x4620>
  4058b4:	ldr	x0, [sp, #24]
  4058b8:	add	x0, x0, #0xb8
  4058bc:	mov	x1, #0x1                   	// #1
  4058c0:	bl	410054 <ferror@plt+0xea84>
  4058c4:	ldr	x0, [sp, #24]
  4058c8:	add	x0, x0, #0x1d0
  4058cc:	mov	x1, #0x1                   	// #1
  4058d0:	bl	410054 <ferror@plt+0xea84>
  4058d4:	ldr	x0, [sp, #24]
  4058d8:	add	x0, x0, #0xb8
  4058dc:	mov	x1, #0x0                   	// #0
  4058e0:	bl	4105c4 <ferror@plt+0xeff4>
  4058e4:	str	x0, [sp, #176]
  4058e8:	ldr	x0, [sp, #24]
  4058ec:	add	x2, x0, #0xe0
  4058f0:	ldr	x0, [sp, #176]
  4058f4:	ldr	x0, [x0]
  4058f8:	mov	x1, x0
  4058fc:	mov	x0, x2
  405900:	bl	410594 <ferror@plt+0xefc4>
  405904:	str	x0, [sp, #168]
  405908:	ldr	x0, [sp, #168]
  40590c:	ldr	x0, [x0]
  405910:	str	x0, [sp, #160]
  405914:	b	405bf0 <ferror@plt+0x4620>
  405918:	ldr	x0, [sp, #24]
  40591c:	bl	404484 <ferror@plt+0x2eb4>
  405920:	str	w0, [sp, #188]
  405924:	b	405bf0 <ferror@plt+0x4620>
  405928:	ldr	x0, [sp, #24]
  40592c:	bl	404364 <ferror@plt+0x2d94>
  405930:	str	w0, [sp, #188]
  405934:	b	405bf0 <ferror@plt+0x4620>
  405938:	ldrb	w0, [sp, #158]
  40593c:	cmp	w0, #0x4f
  405940:	cset	w0, eq  // eq = none
  405944:	strb	w0, [sp, #159]
  405948:	ldr	x0, [sp, #176]
  40594c:	add	x1, x0, #0x8
  405950:	ldr	x0, [sp, #168]
  405954:	ldr	x0, [x0, #8]
  405958:	mov	x4, x0
  40595c:	ldrb	w3, [sp, #159]
  405960:	mov	x2, x1
  405964:	ldr	x1, [sp, #160]
  405968:	ldr	x0, [sp, #24]
  40596c:	bl	404aa0 <ferror@plt+0x34d0>
  405970:	str	w0, [sp, #188]
  405974:	ldr	x0, [sp, #24]
  405978:	add	x0, x0, #0xb8
  40597c:	mov	x1, #0x0                   	// #0
  405980:	bl	4105c4 <ferror@plt+0xeff4>
  405984:	str	x0, [sp, #176]
  405988:	ldr	x0, [sp, #24]
  40598c:	add	x2, x0, #0xe0
  405990:	ldr	x0, [sp, #176]
  405994:	ldr	x0, [x0]
  405998:	mov	x1, x0
  40599c:	mov	x0, x2
  4059a0:	bl	410594 <ferror@plt+0xefc4>
  4059a4:	str	x0, [sp, #168]
  4059a8:	ldr	x0, [sp, #168]
  4059ac:	ldr	x0, [x0]
  4059b0:	str	x0, [sp, #160]
  4059b4:	b	405bf0 <ferror@plt+0x4620>
  4059b8:	ldr	x0, [sp, #24]
  4059bc:	bl	404df4 <ferror@plt+0x3824>
  4059c0:	str	w0, [sp, #188]
  4059c4:	b	405bf0 <ferror@plt+0x4620>
  4059c8:	ldr	x0, [sp, #24]
  4059cc:	add	x2, x0, #0x90
  4059d0:	ldr	x0, [sp, #24]
  4059d4:	ldr	x0, [x0, #152]
  4059d8:	mov	x1, x0
  4059dc:	mov	x0, x2
  4059e0:	bl	410054 <ferror@plt+0xea84>
  4059e4:	b	405bf0 <ferror@plt+0x4620>
  4059e8:	ldr	x0, [sp, #24]
  4059ec:	bl	40461c <ferror@plt+0x304c>
  4059f0:	b	405bf0 <ferror@plt+0x4620>
  4059f4:	ldr	x0, [sp, #24]
  4059f8:	add	x0, x0, #0x90
  4059fc:	mov	x1, #0x1                   	// #1
  405a00:	bl	4016ec <ferror@plt+0x11c>
  405a04:	str	w0, [sp, #188]
  405a08:	ldr	w0, [sp, #188]
  405a0c:	cmp	w0, #0x0
  405a10:	b.eq	405a18 <ferror@plt+0x4448>  // b.none
  405a14:	b	405bf0 <ferror@plt+0x4620>
  405a18:	ldr	x0, [sp, #24]
  405a1c:	add	x0, x0, #0x90
  405a20:	mov	x1, #0x0                   	// #0
  405a24:	bl	4105c4 <ferror@plt+0xeff4>
  405a28:	str	x0, [sp, #48]
  405a2c:	ldr	x1, [sp, #48]
  405a30:	add	x0, sp, #0x38
  405a34:	bl	40fd80 <ferror@plt+0xe7b0>
  405a38:	ldr	x0, [sp, #24]
  405a3c:	add	x0, x0, #0x90
  405a40:	add	x1, sp, #0x38
  405a44:	bl	4101ac <ferror@plt+0xebdc>
  405a48:	b	405bf0 <ferror@plt+0x4620>
  405a4c:	ldr	x0, [sp, #24]
  405a50:	add	x0, x0, #0x90
  405a54:	mov	x1, #0x2                   	// #2
  405a58:	bl	4016ec <ferror@plt+0x11c>
  405a5c:	str	w0, [sp, #188]
  405a60:	ldr	w0, [sp, #188]
  405a64:	cmp	w0, #0x0
  405a68:	b.eq	405a70 <ferror@plt+0x44a0>  // b.none
  405a6c:	b	405bf0 <ferror@plt+0x4620>
  405a70:	ldr	x0, [sp, #24]
  405a74:	add	x0, x0, #0x90
  405a78:	mov	x1, #0x0                   	// #0
  405a7c:	bl	4105c4 <ferror@plt+0xeff4>
  405a80:	str	x0, [sp, #48]
  405a84:	ldr	x0, [sp, #24]
  405a88:	add	x0, x0, #0x90
  405a8c:	mov	x1, #0x1                   	// #1
  405a90:	bl	4105c4 <ferror@plt+0xeff4>
  405a94:	str	x0, [sp, #128]
  405a98:	ldr	x1, [sp, #48]
  405a9c:	add	x0, sp, #0x38
  405aa0:	mov	x2, #0x38                  	// #56
  405aa4:	bl	401270 <memcpy@plt>
  405aa8:	ldr	x0, [sp, #48]
  405aac:	mov	x2, #0x38                  	// #56
  405ab0:	ldr	x1, [sp, #128]
  405ab4:	bl	401270 <memcpy@plt>
  405ab8:	add	x0, sp, #0x38
  405abc:	mov	x2, #0x38                  	// #56
  405ac0:	mov	x1, x0
  405ac4:	ldr	x0, [sp, #128]
  405ac8:	bl	401270 <memcpy@plt>
  405acc:	b	405bf0 <ferror@plt+0x4620>
  405ad0:	ldr	x0, [sp, #24]
  405ad4:	bl	404660 <ferror@plt+0x3090>
  405ad8:	str	w0, [sp, #188]
  405adc:	ldr	x0, [sp, #24]
  405ae0:	add	x0, x0, #0xb8
  405ae4:	mov	x1, #0x0                   	// #0
  405ae8:	bl	4105c4 <ferror@plt+0xeff4>
  405aec:	str	x0, [sp, #176]
  405af0:	ldr	x0, [sp, #24]
  405af4:	add	x2, x0, #0xe0
  405af8:	ldr	x0, [sp, #176]
  405afc:	ldr	x0, [x0]
  405b00:	mov	x1, x0
  405b04:	mov	x0, x2
  405b08:	bl	410594 <ferror@plt+0xefc4>
  405b0c:	str	x0, [sp, #168]
  405b10:	ldr	x0, [sp, #168]
  405b14:	ldr	x0, [x0]
  405b18:	str	x0, [sp, #160]
  405b1c:	b	405bf0 <ferror@plt+0x4620>
  405b20:	ldr	x0, [sp, #24]
  405b24:	bl	404868 <ferror@plt+0x3298>
  405b28:	str	w0, [sp, #188]
  405b2c:	b	405bf0 <ferror@plt+0x4620>
  405b30:	ldrb	w0, [sp, #158]
  405b34:	cmp	w0, #0x57
  405b38:	cset	w0, eq  // eq = none
  405b3c:	strb	w0, [sp, #143]
  405b40:	ldr	x0, [sp, #176]
  405b44:	add	x0, x0, #0x8
  405b48:	ldrb	w4, [sp, #143]
  405b4c:	mov	w3, #0x1                   	// #1
  405b50:	mov	x2, x0
  405b54:	ldr	x1, [sp, #160]
  405b58:	ldr	x0, [sp, #24]
  405b5c:	bl	403774 <ferror@plt+0x21a4>
  405b60:	str	w0, [sp, #188]
  405b64:	b	405bf0 <ferror@plt+0x4620>
  405b68:	ldr	x0, [sp, #176]
  405b6c:	add	x0, x0, #0x8
  405b70:	mov	x1, x0
  405b74:	ldr	x0, [sp, #160]
  405b78:	bl	4018e8 <ferror@plt+0x318>
  405b7c:	str	x0, [sp, #144]
  405b80:	mov	w3, #0x1                   	// #1
  405b84:	mov	w2, #0x0                   	// #0
  405b88:	ldr	x1, [sp, #144]
  405b8c:	ldr	x0, [sp, #24]
  405b90:	bl	402fec <ferror@plt+0x1a1c>
  405b94:	str	w0, [sp, #188]
  405b98:	b	405bf0 <ferror@plt+0x4620>
  405b9c:	ldrb	w1, [sp, #158]
  405ba0:	ldr	x0, [sp, #24]
  405ba4:	bl	40494c <ferror@plt+0x337c>
  405ba8:	str	w0, [sp, #188]
  405bac:	ldr	x0, [sp, #24]
  405bb0:	add	x0, x0, #0xb8
  405bb4:	mov	x1, #0x0                   	// #0
  405bb8:	bl	4105c4 <ferror@plt+0xeff4>
  405bbc:	str	x0, [sp, #176]
  405bc0:	ldr	x0, [sp, #24]
  405bc4:	add	x2, x0, #0xe0
  405bc8:	ldr	x0, [sp, #176]
  405bcc:	ldr	x0, [x0]
  405bd0:	mov	x1, x0
  405bd4:	mov	x0, x2
  405bd8:	bl	410594 <ferror@plt+0xefc4>
  405bdc:	str	x0, [sp, #168]
  405be0:	ldr	x0, [sp, #168]
  405be4:	ldr	x0, [x0]
  405be8:	str	x0, [sp, #160]
  405bec:	nop
  405bf0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  405bf4:	add	x0, x0, #0x250
  405bf8:	ldr	x0, [x0]
  405bfc:	ldr	w1, [x0, #1128]
  405c00:	adrp	x0, 435000 <ferror@plt+0x33a30>
  405c04:	add	x0, x0, #0x250
  405c08:	ldr	x0, [x0]
  405c0c:	ldr	w0, [x0, #1132]
  405c10:	cmp	w1, w0
  405c14:	b.ne	405c3c <ferror@plt+0x466c>  // b.any
  405c18:	ldr	w0, [sp, #188]
  405c1c:	cmp	w0, #0x0
  405c20:	b.ne	405c3c <ferror@plt+0x466c>  // b.any
  405c24:	ldr	x0, [sp, #176]
  405c28:	ldr	x1, [x0, #8]
  405c2c:	ldr	x0, [sp, #168]
  405c30:	ldr	x0, [x0, #8]
  405c34:	cmp	x1, x0
  405c38:	b.cc	4054c0 <ferror@plt+0x3ef0>  // b.lo, b.ul, b.last
  405c3c:	ldr	w0, [sp, #188]
  405c40:	cmp	w0, #0x0
  405c44:	b.eq	405c54 <ferror@plt+0x4684>  // b.none
  405c48:	ldr	w0, [sp, #188]
  405c4c:	cmp	w0, #0x7
  405c50:	b.ne	405c7c <ferror@plt+0x46ac>  // b.any
  405c54:	adrp	x0, 435000 <ferror@plt+0x33a30>
  405c58:	add	x0, x0, #0x250
  405c5c:	ldr	x0, [x0]
  405c60:	ldr	w1, [x0, #1128]
  405c64:	adrp	x0, 435000 <ferror@plt+0x33a30>
  405c68:	add	x0, x0, #0x250
  405c6c:	ldr	x0, [x0]
  405c70:	ldr	w0, [x0, #1132]
  405c74:	cmp	w1, w0
  405c78:	b.eq	405c8c <ferror@plt+0x46bc>  // b.none
  405c7c:	ldr	w1, [sp, #188]
  405c80:	ldr	x0, [sp, #24]
  405c84:	bl	40529c <ferror@plt+0x3ccc>
  405c88:	str	w0, [sp, #188]
  405c8c:	ldr	w0, [sp, #188]
  405c90:	ldp	x29, x30, [sp], #192
  405c94:	ret
  405c98:	stp	x29, x30, [sp, #-32]!
  405c9c:	mov	x29, sp
  405ca0:	str	x0, [sp, #24]
  405ca4:	strb	w1, [sp, #23]
  405ca8:	ldr	x0, [sp, #24]
  405cac:	mov	w1, #0x1                   	// #1
  405cb0:	str	w1, [x0, #32]
  405cb4:	ldr	x0, [sp, #24]
  405cb8:	ldr	x0, [x0, #16]
  405cbc:	ldrb	w1, [sp, #23]
  405cc0:	mov	w2, w1
  405cc4:	mov	x1, x0
  405cc8:	mov	w0, #0x15                  	// #21
  405ccc:	bl	410994 <ferror@plt+0xf3c4>
  405cd0:	ldp	x29, x30, [sp], #32
  405cd4:	ret
  405cd8:	sub	sp, sp, #0x10
  405cdc:	str	x0, [sp, #8]
  405ce0:	ldr	x0, [sp, #8]
  405ce4:	mov	w1, #0x23                  	// #35
  405ce8:	str	w1, [x0, #32]
  405cec:	b	405d04 <ferror@plt+0x4734>
  405cf0:	ldr	x0, [sp, #8]
  405cf4:	ldr	x0, [x0, #8]
  405cf8:	add	x1, x0, #0x1
  405cfc:	ldr	x0, [sp, #8]
  405d00:	str	x1, [x0, #8]
  405d04:	ldr	x0, [sp, #8]
  405d08:	ldr	x1, [x0, #8]
  405d0c:	ldr	x0, [sp, #8]
  405d10:	ldr	x0, [x0, #24]
  405d14:	cmp	x1, x0
  405d18:	b.cs	405d3c <ferror@plt+0x476c>  // b.hs, b.nlast
  405d1c:	ldr	x0, [sp, #8]
  405d20:	ldr	x1, [x0]
  405d24:	ldr	x0, [sp, #8]
  405d28:	ldr	x0, [x0, #8]
  405d2c:	add	x0, x1, x0
  405d30:	ldrb	w0, [x0]
  405d34:	cmp	w0, #0xa
  405d38:	b.ne	405cf0 <ferror@plt+0x4720>  // b.any
  405d3c:	nop
  405d40:	add	sp, sp, #0x10
  405d44:	ret
  405d48:	stp	x29, x30, [sp, #-80]!
  405d4c:	mov	x29, sp
  405d50:	str	x0, [sp, #24]
  405d54:	str	xzr, [sp, #64]
  405d58:	ldr	x0, [sp, #24]
  405d5c:	ldr	x0, [x0]
  405d60:	str	x0, [sp, #48]
  405d64:	strb	wzr, [sp, #63]
  405d68:	ldr	x0, [sp, #24]
  405d6c:	ldr	x0, [x0, #8]
  405d70:	add	x1, x0, #0x1
  405d74:	ldr	x0, [sp, #24]
  405d78:	str	x1, [x0, #8]
  405d7c:	ldr	x0, [sp, #24]
  405d80:	mov	w1, #0x23                  	// #35
  405d84:	str	w1, [x0, #32]
  405d88:	ldr	x0, [sp, #24]
  405d8c:	ldr	x0, [x0, #8]
  405d90:	str	x0, [sp, #72]
  405d94:	b	405e78 <ferror@plt+0x48a8>
  405d98:	ldrb	w0, [sp, #47]
  405d9c:	cmp	w0, #0xa
  405da0:	cset	w0, eq  // eq = none
  405da4:	and	w0, w0, #0xff
  405da8:	and	x0, x0, #0xff
  405dac:	ldr	x1, [sp, #64]
  405db0:	add	x0, x1, x0
  405db4:	str	x0, [sp, #64]
  405db8:	ldr	x0, [sp, #72]
  405dbc:	add	x0, x0, #0x1
  405dc0:	str	x0, [sp, #72]
  405dc4:	ldr	x1, [sp, #48]
  405dc8:	ldr	x0, [sp, #72]
  405dcc:	add	x0, x1, x0
  405dd0:	ldrb	w0, [x0]
  405dd4:	strb	w0, [sp, #47]
  405dd8:	ldrb	w0, [sp, #47]
  405ddc:	cmp	w0, #0x0
  405de0:	b.eq	405df0 <ferror@plt+0x4820>  // b.none
  405de4:	ldrb	w0, [sp, #47]
  405de8:	cmp	w0, #0x2a
  405dec:	b.ne	405d98 <ferror@plt+0x47c8>  // b.any
  405df0:	ldrb	w0, [sp, #47]
  405df4:	cmp	w0, #0x0
  405df8:	b.eq	405e18 <ferror@plt+0x4848>  // b.none
  405dfc:	ldr	x0, [sp, #72]
  405e00:	add	x0, x0, #0x1
  405e04:	ldr	x1, [sp, #48]
  405e08:	add	x0, x1, x0
  405e0c:	ldrb	w0, [x0]
  405e10:	cmp	w0, #0x0
  405e14:	b.ne	405e3c <ferror@plt+0x486c>  // b.any
  405e18:	ldr	x0, [sp, #24]
  405e1c:	ldr	x1, [sp, #72]
  405e20:	str	x1, [x0, #8]
  405e24:	ldr	x0, [sp, #24]
  405e28:	ldr	x0, [x0, #16]
  405e2c:	mov	x1, x0
  405e30:	mov	w0, #0x17                  	// #23
  405e34:	bl	410994 <ferror@plt+0xf3c4>
  405e38:	b	405eb8 <ferror@plt+0x48e8>
  405e3c:	ldr	x0, [sp, #72]
  405e40:	add	x0, x0, #0x1
  405e44:	ldr	x1, [sp, #48]
  405e48:	add	x0, x1, x0
  405e4c:	ldrb	w0, [x0]
  405e50:	cmp	w0, #0x2f
  405e54:	cset	w0, eq  // eq = none
  405e58:	strb	w0, [sp, #63]
  405e5c:	ldrb	w0, [sp, #63]
  405e60:	eor	w0, w0, #0x1
  405e64:	and	w0, w0, #0xff
  405e68:	and	x0, x0, #0xff
  405e6c:	ldr	x1, [sp, #72]
  405e70:	add	x0, x1, x0
  405e74:	str	x0, [sp, #72]
  405e78:	ldrb	w0, [sp, #63]
  405e7c:	eor	w0, w0, #0x1
  405e80:	and	w0, w0, #0xff
  405e84:	cmp	w0, #0x0
  405e88:	b.ne	405dc4 <ferror@plt+0x47f4>  // b.any
  405e8c:	ldr	x0, [sp, #72]
  405e90:	add	x1, x0, #0x2
  405e94:	ldr	x0, [sp, #24]
  405e98:	str	x1, [x0, #8]
  405e9c:	ldr	x0, [sp, #24]
  405ea0:	ldr	x1, [x0, #16]
  405ea4:	ldr	x0, [sp, #64]
  405ea8:	add	x1, x1, x0
  405eac:	ldr	x0, [sp, #24]
  405eb0:	str	x1, [x0, #16]
  405eb4:	mov	w0, #0x0                   	// #0
  405eb8:	ldp	x29, x30, [sp], #80
  405ebc:	ret
  405ec0:	stp	x29, x30, [sp, #-48]!
  405ec4:	mov	x29, sp
  405ec8:	str	x0, [sp, #24]
  405ecc:	ldr	x0, [sp, #24]
  405ed0:	mov	w1, #0x23                  	// #35
  405ed4:	str	w1, [x0, #32]
  405ed8:	ldr	x0, [sp, #24]
  405edc:	ldr	x1, [x0]
  405ee0:	ldr	x0, [sp, #24]
  405ee4:	ldr	x0, [x0, #8]
  405ee8:	add	x0, x1, x0
  405eec:	ldrb	w0, [x0]
  405ef0:	strb	w0, [sp, #47]
  405ef4:	b	405f28 <ferror@plt+0x4958>
  405ef8:	ldr	x0, [sp, #24]
  405efc:	ldr	x1, [x0]
  405f00:	ldr	x0, [sp, #24]
  405f04:	ldr	x0, [x0, #8]
  405f08:	add	x2, x0, #0x1
  405f0c:	ldr	x0, [sp, #24]
  405f10:	str	x2, [x0, #8]
  405f14:	ldr	x0, [sp, #24]
  405f18:	ldr	x0, [x0, #8]
  405f1c:	add	x0, x1, x0
  405f20:	ldrb	w0, [x0]
  405f24:	strb	w0, [sp, #47]
  405f28:	ldrb	w0, [sp, #47]
  405f2c:	cmp	w0, #0xa
  405f30:	b.eq	405f58 <ferror@plt+0x4988>  // b.none
  405f34:	bl	401490 <__ctype_b_loc@plt>
  405f38:	ldr	x1, [x0]
  405f3c:	ldrb	w0, [sp, #47]
  405f40:	lsl	x0, x0, #1
  405f44:	add	x0, x1, x0
  405f48:	ldrh	w0, [x0]
  405f4c:	and	w0, w0, #0x2000
  405f50:	cmp	w0, #0x0
  405f54:	b.ne	405ef8 <ferror@plt+0x4928>  // b.any
  405f58:	nop
  405f5c:	ldp	x29, x30, [sp], #48
  405f60:	ret
  405f64:	stp	x29, x30, [sp, #-32]!
  405f68:	mov	x29, sp
  405f6c:	str	x0, [sp, #24]
  405f70:	strb	w1, [sp, #23]
  405f74:	ldrb	w0, [sp, #23]
  405f78:	cmp	w0, #0x0
  405f7c:	b.ne	405f8c <ferror@plt+0x49bc>  // b.any
  405f80:	ldr	x0, [sp, #24]
  405f84:	str	wzr, [x0, #32]
  405f88:	b	405fb0 <ferror@plt+0x49e0>
  405f8c:	ldrb	w0, [sp, #23]
  405f90:	cmp	w0, #0xa
  405f94:	b.ne	405fa8 <ferror@plt+0x49d8>  // b.any
  405f98:	ldr	x0, [sp, #24]
  405f9c:	mov	w1, #0x22                  	// #34
  405fa0:	str	w1, [x0, #32]
  405fa4:	b	405fb0 <ferror@plt+0x49e0>
  405fa8:	ldr	x0, [sp, #24]
  405fac:	bl	405ec0 <ferror@plt+0x48f0>
  405fb0:	nop
  405fb4:	ldp	x29, x30, [sp], #32
  405fb8:	ret
  405fbc:	stp	x29, x30, [sp, #-64]!
  405fc0:	mov	x29, sp
  405fc4:	str	x0, [sp, #24]
  405fc8:	strb	w1, [sp, #23]
  405fcc:	strb	w2, [sp, #22]
  405fd0:	ldr	x0, [sp, #24]
  405fd4:	ldr	x1, [x0]
  405fd8:	ldr	x0, [sp, #24]
  405fdc:	ldr	x0, [x0, #8]
  405fe0:	add	x0, x1, x0
  405fe4:	str	x0, [sp, #40]
  405fe8:	ldrb	w0, [sp, #23]
  405fec:	cmp	w0, #0x2e
  405ff0:	cset	w0, eq  // eq = none
  405ff4:	strb	w0, [sp, #55]
  405ff8:	str	xzr, [sp, #56]
  405ffc:	b	4061ac <ferror@plt+0x4bdc>
  406000:	ldrb	w0, [sp, #38]
  406004:	cmp	w0, #0x5c
  406008:	b.ne	406134 <ferror@plt+0x4b64>  // b.any
  40600c:	ldr	x0, [sp, #56]
  406010:	add	x0, x0, #0x1
  406014:	ldr	x1, [sp, #40]
  406018:	add	x0, x1, x0
  40601c:	ldrb	w0, [x0]
  406020:	cmp	w0, #0xa
  406024:	b.ne	406298 <ferror@plt+0x4cc8>  // b.any
  406028:	ldr	x0, [sp, #56]
  40602c:	add	x0, x0, #0x2
  406030:	str	x0, [sp, #56]
  406034:	b	406044 <ferror@plt+0x4a74>
  406038:	ldr	x0, [sp, #56]
  40603c:	add	x0, x0, #0x1
  406040:	str	x0, [sp, #56]
  406044:	bl	401490 <__ctype_b_loc@plt>
  406048:	ldr	x1, [x0]
  40604c:	ldr	x2, [sp, #40]
  406050:	ldr	x0, [sp, #56]
  406054:	add	x0, x2, x0
  406058:	ldrb	w0, [x0]
  40605c:	and	x0, x0, #0xff
  406060:	lsl	x0, x0, #1
  406064:	add	x0, x1, x0
  406068:	ldrh	w0, [x0]
  40606c:	and	w0, w0, #0x2000
  406070:	cmp	w0, #0x0
  406074:	b.eq	406090 <ferror@plt+0x4ac0>  // b.none
  406078:	ldr	x1, [sp, #40]
  40607c:	ldr	x0, [sp, #56]
  406080:	add	x0, x1, x0
  406084:	ldrb	w0, [x0]
  406088:	cmp	w0, #0xa
  40608c:	b.ne	406038 <ferror@plt+0x4a68>  // b.any
  406090:	ldr	x1, [sp, #40]
  406094:	ldr	x0, [sp, #56]
  406098:	add	x0, x1, x0
  40609c:	ldrb	w0, [x0]
  4060a0:	strb	w0, [sp, #38]
  4060a4:	bl	401490 <__ctype_b_loc@plt>
  4060a8:	ldr	x1, [x0]
  4060ac:	ldrb	w0, [sp, #38]
  4060b0:	and	x0, x0, #0xff
  4060b4:	lsl	x0, x0, #1
  4060b8:	add	x0, x1, x0
  4060bc:	ldrh	w0, [x0]
  4060c0:	and	w0, w0, #0x800
  4060c4:	cmp	w0, #0x0
  4060c8:	b.ne	406134 <ferror@plt+0x4b64>  // b.any
  4060cc:	ldrb	w0, [sp, #38]
  4060d0:	cmp	w0, #0x40
  4060d4:	b.ls	406110 <ferror@plt+0x4b40>  // b.plast
  4060d8:	ldrb	w0, [sp, #38]
  4060dc:	mov	w1, w0
  4060e0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4060e4:	add	x0, x0, #0x250
  4060e8:	ldr	x0, [x0]
  4060ec:	ldr	x0, [x0, #1248]
  4060f0:	ldrb	w0, [x0]
  4060f4:	cmp	w0, #0x64
  4060f8:	b.eq	406104 <ferror@plt+0x4b34>  // b.none
  4060fc:	mov	w0, #0x5a                  	// #90
  406100:	b	406108 <ferror@plt+0x4b38>
  406104:	mov	w0, #0x46                  	// #70
  406108:	cmp	w0, w1
  40610c:	b.ge	406134 <ferror@plt+0x4b64>  // b.tcont
  406110:	ldrb	w0, [sp, #38]
  406114:	cmp	w0, #0x2e
  406118:	b.ne	4062a4 <ferror@plt+0x4cd4>  // b.any
  40611c:	ldrb	w0, [sp, #55]
  406120:	cmp	w0, #0x0
  406124:	b.ne	4062a4 <ferror@plt+0x4cd4>  // b.any
  406128:	ldrb	w0, [sp, #22]
  40612c:	cmp	w0, #0x0
  406130:	b.ne	4062a4 <ferror@plt+0x4cd4>  // b.any
  406134:	ldrb	w0, [sp, #38]
  406138:	cmp	w0, #0x2e
  40613c:	cset	w0, eq  // eq = none
  406140:	strb	w0, [sp, #39]
  406144:	ldrb	w0, [sp, #55]
  406148:	cmp	w0, #0x0
  40614c:	b.eq	40615c <ferror@plt+0x4b8c>  // b.none
  406150:	ldrb	w0, [sp, #39]
  406154:	cmp	w0, #0x0
  406158:	b.ne	4062a0 <ferror@plt+0x4cd0>  // b.any
  40615c:	ldrb	w0, [sp, #55]
  406160:	cmp	w0, #0x0
  406164:	b.ne	406174 <ferror@plt+0x4ba4>  // b.any
  406168:	ldrb	w0, [sp, #39]
  40616c:	cmp	w0, #0x0
  406170:	b.eq	40617c <ferror@plt+0x4bac>  // b.none
  406174:	mov	w0, #0x1                   	// #1
  406178:	b	406180 <ferror@plt+0x4bb0>
  40617c:	mov	w0, #0x0                   	// #0
  406180:	strb	w0, [sp, #55]
  406184:	ldrb	w0, [sp, #55]
  406188:	and	w0, w0, #0x1
  40618c:	strb	w0, [sp, #55]
  406190:	ldr	x0, [sp, #24]
  406194:	add	x0, x0, #0x28
  406198:	add	x1, sp, #0x26
  40619c:	bl	4101ac <ferror@plt+0xebdc>
  4061a0:	ldr	x0, [sp, #56]
  4061a4:	add	x0, x0, #0x1
  4061a8:	str	x0, [sp, #56]
  4061ac:	ldr	x1, [sp, #40]
  4061b0:	ldr	x0, [sp, #56]
  4061b4:	add	x0, x1, x0
  4061b8:	ldrb	w0, [x0]
  4061bc:	strb	w0, [sp, #38]
  4061c0:	ldrb	w0, [sp, #38]
  4061c4:	cmp	w0, #0x0
  4061c8:	b.eq	4062a4 <ferror@plt+0x4cd4>  // b.none
  4061cc:	bl	401490 <__ctype_b_loc@plt>
  4061d0:	ldr	x1, [x0]
  4061d4:	ldrb	w0, [sp, #38]
  4061d8:	and	x0, x0, #0xff
  4061dc:	lsl	x0, x0, #1
  4061e0:	add	x0, x1, x0
  4061e4:	ldrh	w0, [x0]
  4061e8:	and	w0, w0, #0x800
  4061ec:	cmp	w0, #0x0
  4061f0:	b.ne	406000 <ferror@plt+0x4a30>  // b.any
  4061f4:	ldrb	w0, [sp, #38]
  4061f8:	cmp	w0, #0x40
  4061fc:	b.ls	406238 <ferror@plt+0x4c68>  // b.plast
  406200:	ldrb	w0, [sp, #38]
  406204:	mov	w1, w0
  406208:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40620c:	add	x0, x0, #0x250
  406210:	ldr	x0, [x0]
  406214:	ldr	x0, [x0, #1248]
  406218:	ldrb	w0, [x0]
  40621c:	cmp	w0, #0x64
  406220:	b.eq	40622c <ferror@plt+0x4c5c>  // b.none
  406224:	mov	w0, #0x5a                  	// #90
  406228:	b	406230 <ferror@plt+0x4c60>
  40622c:	mov	w0, #0x46                  	// #70
  406230:	cmp	w0, w1
  406234:	b.ge	406000 <ferror@plt+0x4a30>  // b.tcont
  406238:	ldrb	w0, [sp, #38]
  40623c:	cmp	w0, #0x2e
  406240:	b.ne	40626c <ferror@plt+0x4c9c>  // b.any
  406244:	ldrb	w0, [sp, #55]
  406248:	eor	w0, w0, #0x1
  40624c:	and	w0, w0, #0xff
  406250:	cmp	w0, #0x0
  406254:	b.eq	40626c <ferror@plt+0x4c9c>  // b.none
  406258:	ldrb	w0, [sp, #22]
  40625c:	eor	w0, w0, #0x1
  406260:	and	w0, w0, #0xff
  406264:	cmp	w0, #0x0
  406268:	b.ne	406000 <ferror@plt+0x4a30>  // b.any
  40626c:	ldrb	w0, [sp, #38]
  406270:	cmp	w0, #0x5c
  406274:	b.ne	4062a4 <ferror@plt+0x4cd4>  // b.any
  406278:	ldr	x0, [sp, #56]
  40627c:	add	x0, x0, #0x1
  406280:	ldr	x1, [sp, #40]
  406284:	add	x0, x1, x0
  406288:	ldrb	w0, [x0]
  40628c:	cmp	w0, #0xa
  406290:	b.eq	406000 <ferror@plt+0x4a30>  // b.none
  406294:	b	4062a4 <ferror@plt+0x4cd4>
  406298:	nop
  40629c:	b	4062a4 <ferror@plt+0x4cd4>
  4062a0:	nop
  4062a4:	ldr	x0, [sp, #56]
  4062a8:	ldp	x29, x30, [sp], #64
  4062ac:	ret
  4062b0:	stp	x29, x30, [sp, #-48]!
  4062b4:	mov	x29, sp
  4062b8:	str	x0, [sp, #24]
  4062bc:	strb	w1, [sp, #23]
  4062c0:	ldr	x0, [sp, #24]
  4062c4:	mov	w1, #0x2e                  	// #46
  4062c8:	str	w1, [x0, #32]
  4062cc:	ldr	x0, [sp, #24]
  4062d0:	add	x2, x0, #0x28
  4062d4:	ldr	x0, [sp, #24]
  4062d8:	ldr	x0, [x0, #48]
  4062dc:	mov	x1, x0
  4062e0:	mov	x0, x2
  4062e4:	bl	410054 <ferror@plt+0xea84>
  4062e8:	ldr	x0, [sp, #24]
  4062ec:	add	x0, x0, #0x28
  4062f0:	add	x1, sp, #0x17
  4062f4:	bl	4101ac <ferror@plt+0xebdc>
  4062f8:	ldrb	w0, [sp, #23]
  4062fc:	mov	w2, #0x0                   	// #0
  406300:	mov	w1, w0
  406304:	ldr	x0, [sp, #24]
  406308:	bl	405fbc <ferror@plt+0x49ec>
  40630c:	mov	x1, x0
  406310:	ldr	x0, [sp, #24]
  406314:	ldr	x0, [x0, #8]
  406318:	add	x1, x1, x0
  40631c:	ldr	x0, [sp, #24]
  406320:	str	x1, [x0, #8]
  406324:	ldr	x0, [sp, #24]
  406328:	ldr	x1, [x0]
  40632c:	ldr	x0, [sp, #24]
  406330:	ldr	x0, [x0, #8]
  406334:	add	x0, x1, x0
  406338:	ldrb	w0, [x0]
  40633c:	strb	w0, [sp, #43]
  406340:	ldrb	w0, [sp, #43]
  406344:	cmp	w0, #0x65
  406348:	b.ne	406524 <ferror@plt+0x4f54>  // b.any
  40634c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  406350:	add	x0, x0, #0x250
  406354:	ldr	x0, [x0]
  406358:	ldrh	w0, [x0, #1138]
  40635c:	and	x0, x0, #0xffff
  406360:	and	x0, x0, #0x4
  406364:	cmp	x0, #0x0
  406368:	b.ne	40638c <ferror@plt+0x4dbc>  // b.any
  40636c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  406370:	add	x0, x0, #0x250
  406374:	ldr	x0, [x0]
  406378:	ldrh	w0, [x0, #1138]
  40637c:	and	x0, x0, #0xffff
  406380:	and	x0, x0, #0x2
  406384:	cmp	x0, #0x0
  406388:	b.eq	4063b8 <ferror@plt+0x4de8>  // b.none
  40638c:	ldr	x0, [sp, #24]
  406390:	ldr	x0, [x0, #16]
  406394:	mov	x1, x0
  406398:	mov	w0, #0x2c                  	// #44
  40639c:	bl	410994 <ferror@plt+0xf3c4>
  4063a0:	str	w0, [sp, #44]
  4063a4:	ldr	w0, [sp, #44]
  4063a8:	cmp	w0, #0x0
  4063ac:	b.eq	4063b8 <ferror@plt+0x4de8>  // b.none
  4063b0:	ldr	w0, [sp, #44]
  4063b4:	b	406538 <ferror@plt+0x4f68>
  4063b8:	ldr	x0, [sp, #24]
  4063bc:	add	x0, x0, #0x28
  4063c0:	add	x1, sp, #0x2b
  4063c4:	bl	4101ac <ferror@plt+0xebdc>
  4063c8:	ldr	x0, [sp, #24]
  4063cc:	ldr	x0, [x0, #8]
  4063d0:	add	x1, x0, #0x1
  4063d4:	ldr	x0, [sp, #24]
  4063d8:	str	x1, [x0, #8]
  4063dc:	ldr	x0, [sp, #24]
  4063e0:	ldr	x1, [x0]
  4063e4:	ldr	x0, [sp, #24]
  4063e8:	ldr	x0, [x0, #8]
  4063ec:	add	x0, x1, x0
  4063f0:	ldrb	w0, [x0]
  4063f4:	strb	w0, [sp, #43]
  4063f8:	ldrb	w0, [sp, #43]
  4063fc:	mov	w1, w0
  406400:	adrp	x0, 435000 <ferror@plt+0x33a30>
  406404:	add	x0, x0, #0x250
  406408:	ldr	x0, [x0]
  40640c:	ldr	x0, [x0, #1248]
  406410:	ldrb	w0, [x0]
  406414:	cmp	w0, #0x64
  406418:	b.eq	406424 <ferror@plt+0x4e54>  // b.none
  40641c:	mov	w0, #0x2d                  	// #45
  406420:	b	406428 <ferror@plt+0x4e58>
  406424:	mov	w0, #0x5f                  	// #95
  406428:	cmp	w0, w1
  40642c:	b.ne	406470 <ferror@plt+0x4ea0>  // b.any
  406430:	ldr	x0, [sp, #24]
  406434:	add	x0, x0, #0x28
  406438:	add	x1, sp, #0x2b
  40643c:	bl	4101ac <ferror@plt+0xebdc>
  406440:	ldr	x0, [sp, #24]
  406444:	ldr	x0, [x0, #8]
  406448:	add	x1, x0, #0x1
  40644c:	ldr	x0, [sp, #24]
  406450:	str	x1, [x0, #8]
  406454:	ldr	x0, [sp, #24]
  406458:	ldr	x1, [x0]
  40645c:	ldr	x0, [sp, #24]
  406460:	ldr	x0, [x0, #8]
  406464:	add	x0, x1, x0
  406468:	ldrb	w0, [x0]
  40646c:	strb	w0, [sp, #43]
  406470:	bl	401490 <__ctype_b_loc@plt>
  406474:	ldr	x1, [x0]
  406478:	ldrb	w0, [sp, #43]
  40647c:	and	x0, x0, #0xff
  406480:	lsl	x0, x0, #1
  406484:	add	x0, x1, x0
  406488:	ldrh	w0, [x0]
  40648c:	and	w0, w0, #0x800
  406490:	cmp	w0, #0x0
  406494:	b.ne	4064fc <ferror@plt+0x4f2c>  // b.any
  406498:	ldrb	w0, [sp, #43]
  40649c:	cmp	w0, #0x40
  4064a0:	b.ls	4064dc <ferror@plt+0x4f0c>  // b.plast
  4064a4:	ldrb	w0, [sp, #43]
  4064a8:	mov	w1, w0
  4064ac:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4064b0:	add	x0, x0, #0x250
  4064b4:	ldr	x0, [x0]
  4064b8:	ldr	x0, [x0, #1248]
  4064bc:	ldrb	w0, [x0]
  4064c0:	cmp	w0, #0x64
  4064c4:	b.eq	4064d0 <ferror@plt+0x4f00>  // b.none
  4064c8:	mov	w0, #0x5a                  	// #90
  4064cc:	b	4064d4 <ferror@plt+0x4f04>
  4064d0:	mov	w0, #0x46                  	// #70
  4064d4:	cmp	w0, w1
  4064d8:	b.ge	4064fc <ferror@plt+0x4f2c>  // b.tcont
  4064dc:	ldr	x0, [sp, #24]
  4064e0:	ldr	x0, [x0, #16]
  4064e4:	ldrb	w1, [sp, #43]
  4064e8:	mov	w2, w1
  4064ec:	mov	x1, x0
  4064f0:	mov	w0, #0x15                  	// #21
  4064f4:	bl	410994 <ferror@plt+0xf3c4>
  4064f8:	b	406538 <ferror@plt+0x4f68>
  4064fc:	mov	w2, #0x1                   	// #1
  406500:	mov	w1, #0x0                   	// #0
  406504:	ldr	x0, [sp, #24]
  406508:	bl	405fbc <ferror@plt+0x49ec>
  40650c:	mov	x1, x0
  406510:	ldr	x0, [sp, #24]
  406514:	ldr	x0, [x0, #8]
  406518:	add	x1, x1, x0
  40651c:	ldr	x0, [sp, #24]
  406520:	str	x1, [x0, #8]
  406524:	ldr	x0, [sp, #24]
  406528:	add	x0, x0, #0x28
  40652c:	mov	w1, #0x0                   	// #0
  406530:	bl	4101d8 <ferror@plt+0xec08>
  406534:	mov	w0, #0x0                   	// #0
  406538:	ldp	x29, x30, [sp], #48
  40653c:	ret
  406540:	stp	x29, x30, [sp, #-64]!
  406544:	mov	x29, sp
  406548:	str	x0, [sp, #24]
  40654c:	str	xzr, [sp, #56]
  406550:	ldr	x0, [sp, #24]
  406554:	ldr	x1, [x0]
  406558:	ldr	x0, [sp, #24]
  40655c:	ldr	x0, [x0, #8]
  406560:	sub	x0, x0, #0x1
  406564:	add	x0, x1, x0
  406568:	str	x0, [sp, #40]
  40656c:	ldr	x1, [sp, #40]
  406570:	ldr	x0, [sp, #56]
  406574:	add	x0, x1, x0
  406578:	ldrb	w0, [x0]
  40657c:	strb	w0, [sp, #55]
  406580:	ldr	x0, [sp, #24]
  406584:	mov	w1, #0x2d                  	// #45
  406588:	str	w1, [x0, #32]
  40658c:	b	4065b0 <ferror@plt+0x4fe0>
  406590:	ldr	x0, [sp, #56]
  406594:	add	x0, x0, #0x1
  406598:	str	x0, [sp, #56]
  40659c:	ldr	x1, [sp, #40]
  4065a0:	ldr	x0, [sp, #56]
  4065a4:	add	x0, x1, x0
  4065a8:	ldrb	w0, [x0]
  4065ac:	strb	w0, [sp, #55]
  4065b0:	ldrb	w0, [sp, #55]
  4065b4:	cmp	w0, #0x60
  4065b8:	b.ls	4065c8 <ferror@plt+0x4ff8>  // b.plast
  4065bc:	ldrb	w0, [sp, #55]
  4065c0:	cmp	w0, #0x7a
  4065c4:	b.ls	406590 <ferror@plt+0x4fc0>  // b.plast
  4065c8:	bl	401490 <__ctype_b_loc@plt>
  4065cc:	ldr	x1, [x0]
  4065d0:	ldrb	w0, [sp, #55]
  4065d4:	lsl	x0, x0, #1
  4065d8:	add	x0, x1, x0
  4065dc:	ldrh	w0, [x0]
  4065e0:	and	w0, w0, #0x800
  4065e4:	cmp	w0, #0x0
  4065e8:	b.ne	406590 <ferror@plt+0x4fc0>  // b.any
  4065ec:	ldrb	w0, [sp, #55]
  4065f0:	cmp	w0, #0x5f
  4065f4:	b.eq	406590 <ferror@plt+0x4fc0>  // b.none
  4065f8:	ldr	x0, [sp, #24]
  4065fc:	add	x0, x0, #0x28
  406600:	ldr	x2, [sp, #40]
  406604:	ldr	x1, [sp, #56]
  406608:	bl	41038c <ferror@plt+0xedbc>
  40660c:	ldr	x0, [sp, #24]
  406610:	ldr	x1, [x0, #8]
  406614:	ldr	x0, [sp, #56]
  406618:	add	x0, x1, x0
  40661c:	sub	x1, x0, #0x1
  406620:	ldr	x0, [sp, #24]
  406624:	str	x1, [x0, #8]
  406628:	nop
  40662c:	ldp	x29, x30, [sp], #64
  406630:	ret
  406634:	stp	x29, x30, [sp, #-32]!
  406638:	mov	x29, sp
  40663c:	str	x0, [sp, #24]
  406640:	ldr	x0, [sp, #24]
  406644:	add	x0, x0, #0x28
  406648:	mov	x2, #0x0                   	// #0
  40664c:	mov	x1, #0x1                   	// #1
  406650:	bl	40ff74 <ferror@plt+0xe9a4>
  406654:	nop
  406658:	ldp	x29, x30, [sp], #32
  40665c:	ret
  406660:	stp	x29, x30, [sp, #-32]!
  406664:	mov	x29, sp
  406668:	str	x0, [sp, #24]
  40666c:	ldr	x0, [sp, #24]
  406670:	add	x0, x0, #0x28
  406674:	bl	410604 <ferror@plt+0xf034>
  406678:	nop
  40667c:	ldp	x29, x30, [sp], #32
  406680:	ret
  406684:	sub	sp, sp, #0x10
  406688:	str	x0, [sp, #8]
  40668c:	str	x1, [sp]
  406690:	ldr	x0, [sp, #8]
  406694:	mov	x1, #0x1                   	// #1
  406698:	str	x1, [x0, #16]
  40669c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4066a0:	add	x0, x0, #0x250
  4066a4:	ldr	x0, [x0]
  4066a8:	ldr	x1, [sp]
  4066ac:	str	x1, [x0, #1112]
  4066b0:	nop
  4066b4:	add	sp, sp, #0x10
  4066b8:	ret
  4066bc:	stp	x29, x30, [sp, #-48]!
  4066c0:	mov	x29, sp
  4066c4:	str	x0, [sp, #24]
  4066c8:	ldr	x0, [sp, #24]
  4066cc:	ldr	w1, [x0, #32]
  4066d0:	ldr	x0, [sp, #24]
  4066d4:	str	w1, [x0, #36]
  4066d8:	ldr	x0, [sp, #24]
  4066dc:	ldr	x1, [x0, #16]
  4066e0:	ldr	x0, [sp, #24]
  4066e4:	ldr	x0, [x0, #8]
  4066e8:	cmp	x0, #0x0
  4066ec:	b.eq	40671c <ferror@plt+0x514c>  // b.none
  4066f0:	ldr	x0, [sp, #24]
  4066f4:	ldr	x2, [x0]
  4066f8:	ldr	x0, [sp, #24]
  4066fc:	ldr	x0, [x0, #8]
  406700:	sub	x0, x0, #0x1
  406704:	add	x0, x2, x0
  406708:	ldrb	w0, [x0]
  40670c:	cmp	w0, #0xa
  406710:	b.ne	40671c <ferror@plt+0x514c>  // b.any
  406714:	mov	w0, #0x1                   	// #1
  406718:	b	406720 <ferror@plt+0x5150>
  40671c:	mov	w0, #0x0                   	// #0
  406720:	sxtw	x0, w0
  406724:	add	x1, x1, x0
  406728:	ldr	x0, [sp, #24]
  40672c:	str	x1, [x0, #16]
  406730:	ldr	x0, [sp, #24]
  406734:	ldr	w0, [x0, #36]
  406738:	cmp	w0, #0x0
  40673c:	b.ne	406758 <ferror@plt+0x5188>  // b.any
  406740:	ldr	x0, [sp, #24]
  406744:	ldr	x0, [x0, #16]
  406748:	mov	x1, x0
  40674c:	mov	w0, #0x14                  	// #20
  406750:	bl	410994 <ferror@plt+0xf3c4>
  406754:	b	4067bc <ferror@plt+0x51ec>
  406758:	ldr	x0, [sp, #24]
  40675c:	str	wzr, [x0, #32]
  406760:	ldr	x0, [sp, #24]
  406764:	ldr	x1, [x0, #8]
  406768:	ldr	x0, [sp, #24]
  40676c:	ldr	x0, [x0, #24]
  406770:	cmp	x1, x0
  406774:	b.ne	406780 <ferror@plt+0x51b0>  // b.any
  406778:	mov	w0, #0x0                   	// #0
  40677c:	b	4067bc <ferror@plt+0x51ec>
  406780:	adrp	x0, 435000 <ferror@plt+0x33a30>
  406784:	add	x0, x0, #0x250
  406788:	ldr	x0, [x0]
  40678c:	ldr	x1, [x0, #1784]
  406790:	ldr	x0, [sp, #24]
  406794:	blr	x1
  406798:	str	w0, [sp, #44]
  40679c:	ldr	w0, [sp, #44]
  4067a0:	cmp	w0, #0x0
  4067a4:	b.ne	4067b8 <ferror@plt+0x51e8>  // b.any
  4067a8:	ldr	x0, [sp, #24]
  4067ac:	ldr	w0, [x0, #32]
  4067b0:	cmp	w0, #0x23
  4067b4:	b.eq	406780 <ferror@plt+0x51b0>  // b.none
  4067b8:	ldr	w0, [sp, #44]
  4067bc:	ldp	x29, x30, [sp], #48
  4067c0:	ret
  4067c4:	stp	x29, x30, [sp, #-32]!
  4067c8:	mov	x29, sp
  4067cc:	str	x0, [sp, #24]
  4067d0:	str	x1, [sp, #16]
  4067d4:	ldr	x0, [sp, #24]
  4067d8:	ldr	x1, [sp, #16]
  4067dc:	str	x1, [x0]
  4067e0:	ldr	x0, [sp, #24]
  4067e4:	str	xzr, [x0, #8]
  4067e8:	ldr	x0, [sp, #16]
  4067ec:	bl	401290 <strlen@plt>
  4067f0:	mov	x1, x0
  4067f4:	ldr	x0, [sp, #24]
  4067f8:	str	x1, [x0, #24]
  4067fc:	ldr	x0, [sp, #24]
  406800:	mov	w1, #0x1                   	// #1
  406804:	str	w1, [x0, #36]
  406808:	ldr	x0, [sp, #24]
  40680c:	ldr	w1, [x0, #36]
  406810:	ldr	x0, [sp, #24]
  406814:	str	w1, [x0, #32]
  406818:	ldr	x0, [sp, #24]
  40681c:	bl	4066bc <ferror@plt+0x50ec>
  406820:	ldp	x29, x30, [sp], #32
  406824:	ret
  406828:	stp	x29, x30, [sp, #-80]!
  40682c:	mov	x29, sp
  406830:	str	x19, [sp, #16]
  406834:	str	w0, [sp, #44]
  406838:	str	x1, [sp, #32]
  40683c:	str	xzr, [sp, #64]
  406840:	mov	x1, #0x8f0                 	// #2288
  406844:	mov	x0, #0x1                   	// #1
  406848:	bl	4013c0 <calloc@plt>
  40684c:	mov	x1, x0
  406850:	adrp	x0, 435000 <ferror@plt+0x33a30>
  406854:	add	x0, x0, #0x250
  406858:	str	x1, [x0]
  40685c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  406860:	add	x0, x0, #0x250
  406864:	ldr	x0, [x0]
  406868:	cmp	x0, #0x0
  40686c:	b.ne	406880 <ferror@plt+0x52b0>  // b.any
  406870:	mov	x1, #0x0                   	// #0
  406874:	mov	w0, #0x4                   	// #4
  406878:	bl	410994 <ferror@plt+0xf3c4>
  40687c:	b	406974 <ferror@plt+0x53a4>
  406880:	adrp	x0, 435000 <ferror@plt+0x33a30>
  406884:	add	x0, x0, #0x250
  406888:	ldr	x19, [x0]
  40688c:	adrp	x0, 41b000 <ferror@plt+0x19a30>
  406890:	add	x1, x0, #0x5a0
  406894:	mov	w0, #0x6                   	// #6
  406898:	bl	4015c0 <setlocale@plt>
  40689c:	str	x0, [x19, #2240]
  4068a0:	ldr	x0, [sp, #32]
  4068a4:	ldr	x0, [x0]
  4068a8:	mov	w1, #0x2f                  	// #47
  4068ac:	bl	401410 <strrchr@plt>
  4068b0:	str	x0, [sp, #56]
  4068b4:	ldr	x0, [sp, #56]
  4068b8:	cmp	x0, #0x0
  4068bc:	b.ne	4068cc <ferror@plt+0x52fc>  // b.any
  4068c0:	ldr	x0, [sp, #32]
  4068c4:	ldr	x0, [x0]
  4068c8:	b	4068d4 <ferror@plt+0x5304>
  4068cc:	ldr	x0, [sp, #56]
  4068d0:	add	x0, x0, #0x1
  4068d4:	adrp	x1, 435000 <ferror@plt+0x33a30>
  4068d8:	add	x1, x1, #0x250
  4068dc:	ldr	x1, [x1]
  4068e0:	str	x0, [x1, #1248]
  4068e4:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4068e8:	add	x0, x0, #0x250
  4068ec:	ldr	x0, [x0]
  4068f0:	ldr	x0, [x0, #1248]
  4068f4:	bl	401290 <strlen@plt>
  4068f8:	mov	x1, x0
  4068fc:	ldr	x0, [sp, #64]
  406900:	cmp	x0, x1
  406904:	b.cs	406930 <ferror@plt+0x5360>  // b.hs, b.nlast
  406908:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40690c:	add	x0, x0, #0x250
  406910:	ldr	x0, [x0]
  406914:	ldr	x2, [x0, #1248]
  406918:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40691c:	add	x0, x0, #0x250
  406920:	ldr	x0, [x0]
  406924:	ldr	x1, [sp, #64]
  406928:	add	x1, x2, x1
  40692c:	str	x1, [x0, #1248]
  406930:	adrp	x0, 435000 <ferror@plt+0x33a30>
  406934:	add	x0, x0, #0x250
  406938:	ldr	x0, [x0]
  40693c:	ldr	x0, [x0, #1248]
  406940:	ldrb	w0, [x0]
  406944:	cmp	w0, #0x64
  406948:	b.eq	406960 <ferror@plt+0x5390>  // b.none
  40694c:	ldr	x1, [sp, #32]
  406950:	ldr	w0, [sp, #44]
  406954:	bl	418744 <ferror@plt+0x17174>
  406958:	str	w0, [sp, #76]
  40695c:	b	406970 <ferror@plt+0x53a0>
  406960:	ldr	x1, [sp, #32]
  406964:	ldr	w0, [sp, #44]
  406968:	bl	413884 <ferror@plt+0x122b4>
  40696c:	str	w0, [sp, #76]
  406970:	ldr	w0, [sp, #76]
  406974:	ldr	x19, [sp, #16]
  406978:	ldp	x29, x30, [sp], #80
  40697c:	ret
  406980:	stp	x29, x30, [sp, #-32]!
  406984:	mov	x29, sp
  406988:	str	x0, [sp, #24]
  40698c:	str	x1, [sp, #16]
  406990:	ldr	x1, [sp, #16]
  406994:	ldr	x0, [sp, #24]
  406998:	bl	410404 <ferror@plt+0xee34>
  40699c:	adrp	x0, 41b000 <ferror@plt+0x19a30>
  4069a0:	add	x1, x0, #0x7f8
  4069a4:	ldr	x0, [sp, #24]
  4069a8:	bl	410404 <ferror@plt+0xee34>
  4069ac:	nop
  4069b0:	ldp	x29, x30, [sp], #32
  4069b4:	ret
  4069b8:	stp	x29, x30, [sp, #-48]!
  4069bc:	mov	x29, sp
  4069c0:	str	x0, [sp, #24]
  4069c4:	str	x1, [sp, #16]
  4069c8:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4069cc:	add	x0, x0, #0x250
  4069d0:	ldr	x0, [x0]
  4069d4:	ldr	x1, [sp, #16]
  4069d8:	str	x1, [x0, #1112]
  4069dc:	add	x0, sp, #0x20
  4069e0:	mov	x1, x0
  4069e4:	ldr	x0, [sp, #16]
  4069e8:	bl	407b04 <ferror@plt+0x6534>
  4069ec:	str	w0, [sp, #44]
  4069f0:	ldr	w0, [sp, #44]
  4069f4:	cmp	w0, #0x0
  4069f8:	b.eq	406a04 <ferror@plt+0x5434>  // b.none
  4069fc:	ldr	w0, [sp, #44]
  406a00:	b	406a20 <ferror@plt+0x5450>
  406a04:	ldr	x0, [sp, #32]
  406a08:	mov	x1, x0
  406a0c:	ldr	x0, [sp, #24]
  406a10:	bl	406980 <ferror@plt+0x53b0>
  406a14:	ldr	x0, [sp, #32]
  406a18:	bl	4014b0 <free@plt>
  406a1c:	ldr	w0, [sp, #44]
  406a20:	ldp	x29, x30, [sp], #48
  406a24:	ret
  406a28:	stp	x29, x30, [sp, #-64]!
  406a2c:	mov	x29, sp
  406a30:	str	w0, [sp, #28]
  406a34:	str	x1, [sp, #16]
  406a38:	str	wzr, [sp, #60]
  406a3c:	str	wzr, [sp, #56]
  406a40:	strb	wzr, [sp, #55]
  406a44:	strb	wzr, [sp, #54]
  406a48:	adrp	x0, 435000 <ferror@plt+0x33a30>
  406a4c:	add	x0, x0, #0x230
  406a50:	str	wzr, [x0]
  406a54:	str	wzr, [sp, #36]
  406a58:	b	406f30 <ferror@plt+0x5960>
  406a5c:	ldr	w0, [sp, #48]
  406a60:	cmp	w0, #0x78
  406a64:	b.eq	406e20 <ferror@plt+0x5850>  // b.none
  406a68:	ldr	w0, [sp, #48]
  406a6c:	cmp	w0, #0x78
  406a70:	b.gt	406e70 <ferror@plt+0x58a0>
  406a74:	ldr	w0, [sp, #48]
  406a78:	cmp	w0, #0x77
  406a7c:	b.eq	406dbc <ferror@plt+0x57ec>  // b.none
  406a80:	ldr	w0, [sp, #48]
  406a84:	cmp	w0, #0x77
  406a88:	b.gt	406e70 <ferror@plt+0x58a0>
  406a8c:	ldr	w0, [sp, #48]
  406a90:	cmp	w0, #0x76
  406a94:	b.eq	406e0c <ferror@plt+0x583c>  // b.none
  406a98:	ldr	w0, [sp, #48]
  406a9c:	cmp	w0, #0x76
  406aa0:	b.gt	406e70 <ferror@plt+0x58a0>
  406aa4:	ldr	w0, [sp, #48]
  406aa8:	cmp	w0, #0x73
  406aac:	b.eq	406d6c <ferror@plt+0x579c>  // b.none
  406ab0:	ldr	w0, [sp, #48]
  406ab4:	cmp	w0, #0x73
  406ab8:	b.gt	406e70 <ferror@plt+0x58a0>
  406abc:	ldr	w0, [sp, #48]
  406ac0:	cmp	w0, #0x71
  406ac4:	b.eq	406d1c <ferror@plt+0x574c>  // b.none
  406ac8:	ldr	w0, [sp, #48]
  406acc:	cmp	w0, #0x71
  406ad0:	b.gt	406e70 <ferror@plt+0x58a0>
  406ad4:	ldr	w0, [sp, #48]
  406ad8:	cmp	w0, #0x6c
  406adc:	b.eq	406ccc <ferror@plt+0x56fc>  // b.none
  406ae0:	ldr	w0, [sp, #48]
  406ae4:	cmp	w0, #0x6c
  406ae8:	b.gt	406e70 <ferror@plt+0x58a0>
  406aec:	ldr	w0, [sp, #48]
  406af0:	cmp	w0, #0x69
  406af4:	b.eq	406c24 <ferror@plt+0x5654>  // b.none
  406af8:	ldr	w0, [sp, #48]
  406afc:	cmp	w0, #0x69
  406b00:	b.gt	406e70 <ferror@plt+0x58a0>
  406b04:	ldr	w0, [sp, #48]
  406b08:	cmp	w0, #0x68
  406b0c:	b.eq	406c04 <ferror@plt+0x5634>  // b.none
  406b10:	ldr	w0, [sp, #48]
  406b14:	cmp	w0, #0x68
  406b18:	b.gt	406e70 <ferror@plt+0x58a0>
  406b1c:	ldr	w0, [sp, #48]
  406b20:	cmp	w0, #0x67
  406b24:	b.eq	406c7c <ferror@plt+0x56ac>  // b.none
  406b28:	ldr	w0, [sp, #48]
  406b2c:	cmp	w0, #0x67
  406b30:	b.gt	406e70 <ferror@plt+0x58a0>
  406b34:	ldr	w0, [sp, #48]
  406b38:	cmp	w0, #0x66
  406b3c:	b.eq	406bc4 <ferror@plt+0x55f4>  // b.none
  406b40:	ldr	w0, [sp, #48]
  406b44:	cmp	w0, #0x66
  406b48:	b.gt	406e70 <ferror@plt+0x58a0>
  406b4c:	ldr	w0, [sp, #48]
  406b50:	cmp	w0, #0x65
  406b54:	b.eq	406b98 <ferror@plt+0x55c8>  // b.none
  406b58:	ldr	w0, [sp, #48]
  406b5c:	cmp	w0, #0x65
  406b60:	b.gt	406e70 <ferror@plt+0x58a0>
  406b64:	ldr	w0, [sp, #48]
  406b68:	cmp	w0, #0x56
  406b6c:	b.eq	406e0c <ferror@plt+0x583c>  // b.none
  406b70:	ldr	w0, [sp, #48]
  406b74:	cmp	w0, #0x56
  406b78:	b.gt	406e70 <ferror@plt+0x58a0>
  406b7c:	ldr	w0, [sp, #48]
  406b80:	cmp	w0, #0x0
  406b84:	b.eq	406e78 <ferror@plt+0x58a8>  // b.none
  406b88:	ldr	w0, [sp, #48]
  406b8c:	cmp	w0, #0x50
  406b90:	b.eq	406c50 <ferror@plt+0x5680>  // b.none
  406b94:	b	406e70 <ferror@plt+0x58a0>
  406b98:	adrp	x0, 435000 <ferror@plt+0x33a30>
  406b9c:	add	x0, x0, #0x250
  406ba0:	ldr	x0, [x0]
  406ba4:	add	x2, x0, #0x4b8
  406ba8:	adrp	x0, 435000 <ferror@plt+0x33a30>
  406bac:	add	x0, x0, #0x228
  406bb0:	ldr	x0, [x0]
  406bb4:	mov	x1, x0
  406bb8:	mov	x0, x2
  406bbc:	bl	406980 <ferror@plt+0x53b0>
  406bc0:	b	406e84 <ferror@plt+0x58b4>
  406bc4:	adrp	x0, 435000 <ferror@plt+0x33a30>
  406bc8:	add	x0, x0, #0x250
  406bcc:	ldr	x0, [x0]
  406bd0:	add	x2, x0, #0x4b8
  406bd4:	adrp	x0, 435000 <ferror@plt+0x33a30>
  406bd8:	add	x0, x0, #0x228
  406bdc:	ldr	x0, [x0]
  406be0:	mov	x1, x0
  406be4:	mov	x0, x2
  406be8:	bl	4069b8 <ferror@plt+0x53e8>
  406bec:	str	w0, [sp, #60]
  406bf0:	ldr	w0, [sp, #60]
  406bf4:	cmp	w0, #0x0
  406bf8:	b.eq	406e80 <ferror@plt+0x58b0>  // b.none
  406bfc:	ldr	w0, [sp, #60]
  406c00:	b	4070cc <ferror@plt+0x5afc>
  406c04:	adrp	x0, 435000 <ferror@plt+0x33a30>
  406c08:	add	x0, x0, #0x250
  406c0c:	ldr	x0, [x0]
  406c10:	ldr	x0, [x0, #1256]
  406c14:	bl	4108fc <ferror@plt+0xf32c>
  406c18:	mov	w0, #0x1                   	// #1
  406c1c:	strb	w0, [sp, #55]
  406c20:	b	406e84 <ferror@plt+0x58b4>
  406c24:	adrp	x0, 435000 <ferror@plt+0x33a30>
  406c28:	add	x0, x0, #0x250
  406c2c:	ldr	x0, [x0]
  406c30:	ldrh	w1, [x0, #1138]
  406c34:	adrp	x0, 435000 <ferror@plt+0x33a30>
  406c38:	add	x0, x0, #0x250
  406c3c:	ldr	x0, [x0]
  406c40:	orr	w1, w1, #0x20
  406c44:	and	w1, w1, #0xffff
  406c48:	strh	w1, [x0, #1138]
  406c4c:	b	406e84 <ferror@plt+0x58b4>
  406c50:	adrp	x0, 435000 <ferror@plt+0x33a30>
  406c54:	add	x0, x0, #0x250
  406c58:	ldr	x0, [x0]
  406c5c:	ldrh	w1, [x0, #1138]
  406c60:	adrp	x0, 435000 <ferror@plt+0x33a30>
  406c64:	add	x0, x0, #0x250
  406c68:	ldr	x0, [x0]
  406c6c:	orr	w1, w1, #0x80
  406c70:	and	w1, w1, #0xffff
  406c74:	strh	w1, [x0, #1138]
  406c78:	b	406e84 <ferror@plt+0x58b4>
  406c7c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  406c80:	add	x0, x0, #0x250
  406c84:	ldr	x0, [x0]
  406c88:	ldr	x0, [x0, #1248]
  406c8c:	ldrb	w0, [x0]
  406c90:	cmp	w0, #0x64
  406c94:	b.ne	406ca0 <ferror@plt+0x56d0>  // b.any
  406c98:	ldr	w0, [sp, #48]
  406c9c:	str	w0, [sp, #56]
  406ca0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  406ca4:	add	x0, x0, #0x250
  406ca8:	ldr	x0, [x0]
  406cac:	ldrh	w1, [x0, #1138]
  406cb0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  406cb4:	add	x0, x0, #0x250
  406cb8:	ldr	x0, [x0]
  406cbc:	orr	w1, w1, #0x40
  406cc0:	and	w1, w1, #0xffff
  406cc4:	strh	w1, [x0, #1138]
  406cc8:	b	406e84 <ferror@plt+0x58b4>
  406ccc:	adrp	x0, 435000 <ferror@plt+0x33a30>
  406cd0:	add	x0, x0, #0x250
  406cd4:	ldr	x0, [x0]
  406cd8:	ldr	x0, [x0, #1248]
  406cdc:	ldrb	w0, [x0]
  406ce0:	cmp	w0, #0x64
  406ce4:	b.ne	406cf0 <ferror@plt+0x5720>  // b.any
  406ce8:	ldr	w0, [sp, #48]
  406cec:	str	w0, [sp, #56]
  406cf0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  406cf4:	add	x0, x0, #0x250
  406cf8:	ldr	x0, [x0]
  406cfc:	ldrh	w1, [x0, #1138]
  406d00:	adrp	x0, 435000 <ferror@plt+0x33a30>
  406d04:	add	x0, x0, #0x250
  406d08:	ldr	x0, [x0]
  406d0c:	orr	w1, w1, #0x10
  406d10:	and	w1, w1, #0xffff
  406d14:	strh	w1, [x0, #1138]
  406d18:	b	406e84 <ferror@plt+0x58b4>
  406d1c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  406d20:	add	x0, x0, #0x250
  406d24:	ldr	x0, [x0]
  406d28:	ldr	x0, [x0, #1248]
  406d2c:	ldrb	w0, [x0]
  406d30:	cmp	w0, #0x64
  406d34:	b.ne	406d40 <ferror@plt+0x5770>  // b.any
  406d38:	ldr	w0, [sp, #48]
  406d3c:	str	w0, [sp, #56]
  406d40:	adrp	x0, 435000 <ferror@plt+0x33a30>
  406d44:	add	x0, x0, #0x250
  406d48:	ldr	x0, [x0]
  406d4c:	ldrh	w1, [x0, #1138]
  406d50:	adrp	x0, 435000 <ferror@plt+0x33a30>
  406d54:	add	x0, x0, #0x250
  406d58:	ldr	x0, [x0]
  406d5c:	orr	w1, w1, #0x8
  406d60:	and	w1, w1, #0xffff
  406d64:	strh	w1, [x0, #1138]
  406d68:	b	406e84 <ferror@plt+0x58b4>
  406d6c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  406d70:	add	x0, x0, #0x250
  406d74:	ldr	x0, [x0]
  406d78:	ldr	x0, [x0, #1248]
  406d7c:	ldrb	w0, [x0]
  406d80:	cmp	w0, #0x64
  406d84:	b.ne	406d90 <ferror@plt+0x57c0>  // b.any
  406d88:	ldr	w0, [sp, #48]
  406d8c:	str	w0, [sp, #56]
  406d90:	adrp	x0, 435000 <ferror@plt+0x33a30>
  406d94:	add	x0, x0, #0x250
  406d98:	ldr	x0, [x0]
  406d9c:	ldrh	w1, [x0, #1138]
  406da0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  406da4:	add	x0, x0, #0x250
  406da8:	ldr	x0, [x0]
  406dac:	orr	w1, w1, #0x4
  406db0:	and	w1, w1, #0xffff
  406db4:	strh	w1, [x0, #1138]
  406db8:	b	406e84 <ferror@plt+0x58b4>
  406dbc:	adrp	x0, 435000 <ferror@plt+0x33a30>
  406dc0:	add	x0, x0, #0x250
  406dc4:	ldr	x0, [x0]
  406dc8:	ldr	x0, [x0, #1248]
  406dcc:	ldrb	w0, [x0]
  406dd0:	cmp	w0, #0x64
  406dd4:	b.ne	406de0 <ferror@plt+0x5810>  // b.any
  406dd8:	ldr	w0, [sp, #48]
  406ddc:	str	w0, [sp, #56]
  406de0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  406de4:	add	x0, x0, #0x250
  406de8:	ldr	x0, [x0]
  406dec:	ldrh	w1, [x0, #1138]
  406df0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  406df4:	add	x0, x0, #0x250
  406df8:	ldr	x0, [x0]
  406dfc:	orr	w1, w1, #0x2
  406e00:	and	w1, w1, #0xffff
  406e04:	strh	w1, [x0, #1138]
  406e08:	b	406e84 <ferror@plt+0x58b4>
  406e0c:	mov	w0, #0x1                   	// #1
  406e10:	strb	w0, [sp, #54]
  406e14:	ldrb	w0, [sp, #54]
  406e18:	strb	w0, [sp, #55]
  406e1c:	b	406e84 <ferror@plt+0x58b4>
  406e20:	adrp	x0, 435000 <ferror@plt+0x33a30>
  406e24:	add	x0, x0, #0x250
  406e28:	ldr	x0, [x0]
  406e2c:	ldr	x0, [x0, #1248]
  406e30:	ldrb	w0, [x0]
  406e34:	cmp	w0, #0x64
  406e38:	b.eq	406e44 <ferror@plt+0x5874>  // b.none
  406e3c:	ldr	w0, [sp, #48]
  406e40:	str	w0, [sp, #56]
  406e44:	adrp	x0, 435000 <ferror@plt+0x33a30>
  406e48:	add	x0, x0, #0x250
  406e4c:	ldr	x0, [x0]
  406e50:	ldrh	w1, [x0, #1138]
  406e54:	adrp	x0, 435000 <ferror@plt+0x33a30>
  406e58:	add	x0, x0, #0x250
  406e5c:	ldr	x0, [x0]
  406e60:	orr	w1, w1, #0x1
  406e64:	and	w1, w1, #0xffff
  406e68:	strh	w1, [x0, #1138]
  406e6c:	b	406e84 <ferror@plt+0x58b4>
  406e70:	mov	w0, #0x4                   	// #4
  406e74:	b	4070cc <ferror@plt+0x5afc>
  406e78:	nop
  406e7c:	b	406e84 <ferror@plt+0x58b4>
  406e80:	nop
  406e84:	ldr	w0, [sp, #56]
  406e88:	cmp	w0, #0x0
  406e8c:	b.eq	406f30 <ferror@plt+0x5960>  // b.none
  406e90:	str	wzr, [sp, #36]
  406e94:	b	406ecc <ferror@plt+0x58fc>
  406e98:	ldr	w2, [sp, #36]
  406e9c:	adrp	x0, 41b000 <ferror@plt+0x19a30>
  406ea0:	add	x1, x0, #0x640
  406ea4:	sxtw	x0, w2
  406ea8:	lsl	x0, x0, #5
  406eac:	add	x0, x1, x0
  406eb0:	ldr	w0, [x0, #24]
  406eb4:	ldr	w1, [sp, #56]
  406eb8:	cmp	w1, w0
  406ebc:	b.eq	406ef4 <ferror@plt+0x5924>  // b.none
  406ec0:	ldr	w0, [sp, #36]
  406ec4:	add	w0, w0, #0x1
  406ec8:	str	w0, [sp, #36]
  406ecc:	ldr	w2, [sp, #36]
  406ed0:	adrp	x0, 41b000 <ferror@plt+0x19a30>
  406ed4:	add	x1, x0, #0x640
  406ed8:	sxtw	x0, w2
  406edc:	lsl	x0, x0, #5
  406ee0:	add	x0, x1, x0
  406ee4:	ldr	x0, [x0]
  406ee8:	cmp	x0, #0x0
  406eec:	b.ne	406e98 <ferror@plt+0x58c8>  // b.any
  406ef0:	b	406ef8 <ferror@plt+0x5928>
  406ef4:	nop
  406ef8:	ldr	w2, [sp, #36]
  406efc:	adrp	x0, 41b000 <ferror@plt+0x19a30>
  406f00:	add	x1, x0, #0x640
  406f04:	sxtw	x0, w2
  406f08:	lsl	x0, x0, #5
  406f0c:	add	x0, x1, x0
  406f10:	ldr	x0, [x0]
  406f14:	str	x0, [sp, #40]
  406f18:	ldr	x3, [sp, #40]
  406f1c:	ldr	w2, [sp, #56]
  406f20:	mov	x1, #0x0                   	// #0
  406f24:	mov	w0, #0x9                   	// #9
  406f28:	bl	410994 <ferror@plt+0xf3c4>
  406f2c:	b	4070cc <ferror@plt+0x5afc>
  406f30:	adrp	x0, 41b000 <ferror@plt+0x19a30>
  406f34:	add	x1, x0, #0x7e0
  406f38:	add	x0, sp, #0x24
  406f3c:	mov	x4, x0
  406f40:	adrp	x0, 41b000 <ferror@plt+0x19a30>
  406f44:	add	x3, x0, #0x640
  406f48:	mov	x2, x1
  406f4c:	ldr	x1, [sp, #16]
  406f50:	ldr	w0, [sp, #28]
  406f54:	bl	401470 <getopt_long@plt>
  406f58:	str	w0, [sp, #48]
  406f5c:	ldr	w0, [sp, #48]
  406f60:	cmn	w0, #0x1
  406f64:	b.ne	406a5c <ferror@plt+0x548c>  // b.any
  406f68:	ldrb	w0, [sp, #54]
  406f6c:	cmp	w0, #0x0
  406f70:	b.eq	406f7c <ferror@plt+0x59ac>  // b.none
  406f74:	mov	x0, #0x0                   	// #0
  406f78:	bl	4108fc <ferror@plt+0xf32c>
  406f7c:	ldrb	w0, [sp, #55]
  406f80:	cmp	w0, #0x0
  406f84:	b.eq	406f90 <ferror@plt+0x59c0>  // b.none
  406f88:	ldr	w0, [sp, #60]
  406f8c:	bl	4012b0 <exit@plt>
  406f90:	adrp	x0, 435000 <ferror@plt+0x33a30>
  406f94:	add	x0, x0, #0x250
  406f98:	ldr	x0, [x0]
  406f9c:	ldr	x0, [x0, #1216]
  406fa0:	cmp	x0, #0x1
  406fa4:	b.hi	406fc4 <ferror@plt+0x59f4>  // b.pmore
  406fa8:	adrp	x0, 435000 <ferror@plt+0x33a30>
  406fac:	add	x0, x0, #0x250
  406fb0:	ldr	x0, [x0]
  406fb4:	ldr	x0, [x0, #1248]
  406fb8:	ldrb	w0, [x0]
  406fbc:	cmp	w0, #0x64
  406fc0:	b.ne	406fec <ferror@plt+0x5a1c>  // b.any
  406fc4:	adrp	x0, 435000 <ferror@plt+0x33a30>
  406fc8:	add	x0, x0, #0x250
  406fcc:	ldr	x0, [x0]
  406fd0:	ldrh	w1, [x0, #1138]
  406fd4:	adrp	x0, 435000 <ferror@plt+0x33a30>
  406fd8:	add	x0, x0, #0x250
  406fdc:	ldr	x0, [x0]
  406fe0:	orr	w1, w1, #0x8
  406fe4:	and	w1, w1, #0xffff
  406fe8:	strh	w1, [x0, #1138]
  406fec:	adrp	x0, 435000 <ferror@plt+0x33a30>
  406ff0:	add	x0, x0, #0x230
  406ff4:	ldr	w0, [x0]
  406ff8:	sxtw	x0, w0
  406ffc:	lsl	x0, x0, #3
  407000:	ldr	x1, [sp, #16]
  407004:	add	x0, x1, x0
  407008:	ldr	x0, [x0]
  40700c:	cmp	x0, #0x0
  407010:	b.eq	407068 <ferror@plt+0x5a98>  // b.none
  407014:	adrp	x0, 435000 <ferror@plt+0x33a30>
  407018:	add	x0, x0, #0x230
  40701c:	ldr	w0, [x0]
  407020:	sxtw	x0, w0
  407024:	lsl	x0, x0, #3
  407028:	ldr	x1, [sp, #16]
  40702c:	add	x0, x1, x0
  407030:	ldr	x2, [x0]
  407034:	adrp	x0, 41b000 <ferror@plt+0x19a30>
  407038:	add	x1, x0, #0x800
  40703c:	mov	x0, x2
  407040:	bl	401480 <strcmp@plt>
  407044:	cmp	w0, #0x0
  407048:	b.ne	407068 <ferror@plt+0x5a98>  // b.any
  40704c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  407050:	add	x0, x0, #0x230
  407054:	ldr	w0, [x0]
  407058:	add	w1, w0, #0x1
  40705c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  407060:	add	x0, x0, #0x230
  407064:	str	w1, [x0]
  407068:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40706c:	add	x0, x0, #0x230
  407070:	ldr	w0, [x0]
  407074:	str	w0, [sp, #36]
  407078:	b	4070b8 <ferror@plt+0x5ae8>
  40707c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  407080:	add	x0, x0, #0x250
  407084:	ldr	x0, [x0]
  407088:	add	x2, x0, #0x490
  40708c:	ldr	w0, [sp, #36]
  407090:	sxtw	x0, w0
  407094:	lsl	x0, x0, #3
  407098:	ldr	x1, [sp, #16]
  40709c:	add	x0, x1, x0
  4070a0:	mov	x1, x0
  4070a4:	mov	x0, x2
  4070a8:	bl	4101ac <ferror@plt+0xebdc>
  4070ac:	ldr	w0, [sp, #36]
  4070b0:	add	w0, w0, #0x1
  4070b4:	str	w0, [sp, #36]
  4070b8:	ldr	w0, [sp, #36]
  4070bc:	ldr	w1, [sp, #28]
  4070c0:	cmp	w1, w0
  4070c4:	b.gt	40707c <ferror@plt+0x5aac>
  4070c8:	ldr	w0, [sp, #60]
  4070cc:	ldp	x29, x30, [sp], #64
  4070d0:	ret
  4070d4:	stp	x29, x30, [sp, #-32]!
  4070d8:	mov	x29, sp
  4070dc:	str	x0, [sp, #24]
  4070e0:	str	x1, [sp, #16]
  4070e4:	ldr	x0, [sp, #24]
  4070e8:	ldr	x1, [sp, #16]
  4070ec:	str	x1, [x0, #296]
  4070f0:	ldr	x0, [sp, #24]
  4070f4:	ldr	x0, [x0, #280]
  4070f8:	add	x0, x0, #0xe0
  4070fc:	ldr	x1, [sp, #16]
  407100:	bl	410594 <ferror@plt+0xefc4>
  407104:	mov	x1, x0
  407108:	ldr	x0, [sp, #24]
  40710c:	str	x1, [x0, #288]
  407110:	nop
  407114:	ldp	x29, x30, [sp], #32
  407118:	ret
  40711c:	stp	x29, x30, [sp, #-64]!
  407120:	mov	x29, sp
  407124:	str	x0, [sp, #40]
  407128:	str	x1, [sp, #32]
  40712c:	strb	w2, [sp, #31]
  407130:	ldr	x0, [sp, #40]
  407134:	ldr	x0, [x0, #280]
  407138:	ldrb	w2, [sp, #31]
  40713c:	ldr	x1, [sp, #32]
  407140:	bl	401a74 <ferror@plt+0x4a4>
  407144:	str	x0, [sp, #56]
  407148:	ldr	x0, [sp, #40]
  40714c:	ldr	x0, [x0, #288]
  407150:	ldr	x1, [sp, #56]
  407154:	bl	410204 <ferror@plt+0xec34>
  407158:	nop
  40715c:	ldp	x29, x30, [sp], #64
  407160:	ret
  407164:	stp	x29, x30, [sp, #-160]!
  407168:	mov	x29, sp
  40716c:	str	x0, [sp, #40]
  407170:	str	x1, [sp, #32]
  407174:	strb	w2, [sp, #31]
  407178:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40717c:	add	x0, x0, #0x250
  407180:	ldr	x0, [x0]
  407184:	ldr	x0, [x0, #1248]
  407188:	ldrb	w0, [x0]
  40718c:	cmp	w0, #0x64
  407190:	b.eq	4071a0 <ferror@plt+0x5bd0>  // b.none
  407194:	ldr	x0, [sp, #40]
  407198:	ldr	x0, [x0, #288]
  40719c:	b	4071b4 <ferror@plt+0x5be4>
  4071a0:	ldr	x0, [sp, #40]
  4071a4:	ldr	x0, [x0, #280]
  4071a8:	add	x0, x0, #0xe0
  4071ac:	mov	x1, #0x0                   	// #0
  4071b0:	bl	410594 <ferror@plt+0xefc4>
  4071b4:	str	x0, [sp, #152]
  4071b8:	ldrb	w0, [sp, #31]
  4071bc:	cmp	w0, #0x2e
  4071c0:	b.ne	4071d0 <ferror@plt+0x5c00>  // b.any
  4071c4:	ldr	x0, [sp, #152]
  4071c8:	add	x0, x0, #0xa8
  4071cc:	b	4071d8 <ferror@plt+0x5c08>
  4071d0:	ldr	x0, [sp, #152]
  4071d4:	add	x0, x0, #0x80
  4071d8:	str	x0, [sp, #144]
  4071dc:	ldr	x0, [sp, #144]
  4071e0:	ldr	x0, [x0, #8]
  4071e4:	str	x0, [sp, #136]
  4071e8:	ldrb	w0, [sp, #31]
  4071ec:	cmp	w0, #0x2e
  4071f0:	b.ne	407288 <ferror@plt+0x5cb8>  // b.any
  4071f4:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  4071f8:	add	x0, x0, #0x2b0
  4071fc:	ldrb	w1, [x0]
  407200:	ldr	x0, [sp, #32]
  407204:	ldrb	w0, [x0]
  407208:	cmp	w1, w0
  40720c:	b.ne	407244 <ferror@plt+0x5c74>  // b.any
  407210:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  407214:	add	x0, x0, #0x2b0
  407218:	ldrb	w1, [x0, #1]
  40721c:	ldr	x0, [sp, #32]
  407220:	add	x0, x0, #0x1
  407224:	ldrb	w0, [x0]
  407228:	cmp	w1, w0
  40722c:	b.ne	407244 <ferror@plt+0x5c74>  // b.any
  407230:	ldr	x0, [sp, #40]
  407234:	ldr	x0, [x0, #288]
  407238:	mov	w1, #0x32                  	// #50
  40723c:	bl	4101d8 <ferror@plt+0xec08>
  407240:	b	4072d8 <ferror@plt+0x5d08>
  407244:	ldr	x0, [sp, #32]
  407248:	bl	411114 <ferror@plt+0xfb44>
  40724c:	str	x0, [sp, #128]
  407250:	ldr	x0, [sp, #128]
  407254:	str	x0, [sp, #56]
  407258:	mov	x0, #0xffffffffffffffff    	// #-1
  40725c:	str	x0, [sp, #64]
  407260:	add	x0, sp, #0x38
  407264:	add	x0, x0, #0x10
  407268:	mov	x2, #0x30                  	// #48
  40726c:	mov	w1, #0x0                   	// #0
  407270:	bl	401390 <memset@plt>
  407274:	add	x0, sp, #0x38
  407278:	mov	x1, x0
  40727c:	ldr	x0, [sp, #144]
  407280:	bl	4101ac <ferror@plt+0xebdc>
  407284:	b	4072a4 <ferror@plt+0x5cd4>
  407288:	ldr	x0, [sp, #32]
  40728c:	bl	411114 <ferror@plt+0xfb44>
  407290:	str	x0, [sp, #120]
  407294:	add	x0, sp, #0x78
  407298:	mov	x1, x0
  40729c:	ldr	x0, [sp, #144]
  4072a0:	bl	4101ac <ferror@plt+0xebdc>
  4072a4:	ldr	x0, [sp, #40]
  4072a8:	ldr	x0, [x0, #296]
  4072ac:	mov	x1, x0
  4072b0:	ldr	x0, [sp, #40]
  4072b4:	bl	4070d4 <ferror@plt+0x5b04>
  4072b8:	ldr	x0, [sp, #40]
  4072bc:	ldr	x0, [x0, #288]
  4072c0:	ldrb	w1, [sp, #31]
  4072c4:	bl	4101d8 <ferror@plt+0xec08>
  4072c8:	ldr	x0, [sp, #40]
  4072cc:	ldr	x0, [x0, #288]
  4072d0:	ldr	x1, [sp, #136]
  4072d4:	bl	410204 <ferror@plt+0xec34>
  4072d8:	ldp	x29, x30, [sp], #160
  4072dc:	ret
  4072e0:	stp	x29, x30, [sp, #-64]!
  4072e4:	mov	x29, sp
  4072e8:	str	x0, [sp, #24]
  4072ec:	ldr	x0, [sp, #24]
  4072f0:	ldr	x0, [x0, #40]
  4072f4:	mov	w1, #0x65                  	// #101
  4072f8:	bl	4014e0 <strchr@plt>
  4072fc:	str	x0, [sp, #48]
  407300:	mov	x0, #0xffffffffffffffff    	// #-1
  407304:	str	x0, [sp, #56]
  407308:	ldr	x0, [sp, #48]
  40730c:	cmp	x0, #0x0
  407310:	b.eq	407330 <ferror@plt+0x5d60>  // b.none
  407314:	ldr	x0, [sp, #24]
  407318:	ldr	x0, [x0, #40]
  40731c:	ldr	x1, [sp, #48]
  407320:	sub	x0, x1, x0
  407324:	str	x0, [sp, #56]
  407328:	ldr	x0, [sp, #48]
  40732c:	strb	wzr, [x0]
  407330:	ldr	x0, [sp, #24]
  407334:	ldr	x0, [x0, #40]
  407338:	mov	w2, #0x2e                  	// #46
  40733c:	mov	x1, x0
  407340:	ldr	x0, [sp, #24]
  407344:	bl	407164 <ferror@plt+0x5b94>
  407348:	ldr	x0, [sp, #48]
  40734c:	cmp	x0, #0x0
  407350:	b.eq	407404 <ferror@plt+0x5e34>  // b.none
  407354:	ldr	x0, [sp, #24]
  407358:	add	x2, x0, #0x28
  40735c:	ldr	x0, [sp, #56]
  407360:	add	x0, x0, #0x1
  407364:	mov	x1, x0
  407368:	mov	x0, x2
  40736c:	bl	410594 <ferror@plt+0xefc4>
  407370:	ldrb	w0, [x0]
  407374:	mov	w1, w0
  407378:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40737c:	add	x0, x0, #0x250
  407380:	ldr	x0, [x0]
  407384:	ldr	x0, [x0, #1248]
  407388:	ldrb	w0, [x0]
  40738c:	cmp	w0, #0x64
  407390:	b.eq	40739c <ferror@plt+0x5dcc>  // b.none
  407394:	mov	w0, #0x2d                  	// #45
  407398:	b	4073a0 <ferror@plt+0x5dd0>
  40739c:	mov	w0, #0x5f                  	// #95
  4073a0:	cmp	w0, w1
  4073a4:	cset	w0, eq  // eq = none
  4073a8:	strb	w0, [sp, #47]
  4073ac:	ldr	x0, [sp, #24]
  4073b0:	add	x2, x0, #0x28
  4073b4:	ldrb	w1, [sp, #47]
  4073b8:	ldr	x0, [sp, #56]
  4073bc:	add	x0, x1, x0
  4073c0:	add	x0, x0, #0x1
  4073c4:	mov	x1, x0
  4073c8:	mov	x0, x2
  4073cc:	bl	410594 <ferror@plt+0xefc4>
  4073d0:	mov	w2, #0x2e                  	// #46
  4073d4:	mov	x1, x0
  4073d8:	ldr	x0, [sp, #24]
  4073dc:	bl	407164 <ferror@plt+0x5b94>
  4073e0:	ldr	x0, [sp, #24]
  4073e4:	ldr	x0, [x0, #288]
  4073e8:	mov	x2, x0
  4073ec:	ldrb	w0, [sp, #47]
  4073f0:	add	w0, w0, #0xe
  4073f4:	and	w0, w0, #0xff
  4073f8:	mov	w1, w0
  4073fc:	mov	x0, x2
  407400:	bl	4101d8 <ferror@plt+0xec08>
  407404:	nop
  407408:	ldp	x29, x30, [sp], #64
  40740c:	ret
  407410:	stp	x29, x30, [sp, #-32]!
  407414:	mov	x29, sp
  407418:	str	x0, [sp, #24]
  40741c:	str	x1, [sp, #16]
  407420:	ldr	x0, [sp, #24]
  407424:	ldr	x0, [x0, #280]
  407428:	add	x2, x0, #0xe0
  40742c:	ldr	x0, [sp, #24]
  407430:	ldr	x0, [x0, #296]
  407434:	mov	x1, x0
  407438:	mov	x0, x2
  40743c:	bl	410594 <ferror@plt+0xefc4>
  407440:	mov	x1, x0
  407444:	ldr	x0, [sp, #24]
  407448:	str	x1, [x0, #288]
  40744c:	ldr	x0, [sp, #24]
  407450:	ldr	x1, [sp, #16]
  407454:	bl	4067c4 <ferror@plt+0x51f4>
  407458:	ldp	x29, x30, [sp], #32
  40745c:	ret
  407460:	stp	x29, x30, [sp, #-32]!
  407464:	mov	x29, sp
  407468:	str	x0, [sp, #24]
  40746c:	str	w1, [sp, #20]
  407470:	ldr	x0, [sp, #24]
  407474:	ldr	x0, [x0, #296]
  407478:	cmp	x0, #0x0
  40747c:	b.eq	407498 <ferror@plt+0x5ec8>  // b.none
  407480:	ldr	x0, [sp, #24]
  407484:	ldr	x0, [x0, #288]
  407488:	bl	40fa78 <ferror@plt+0xe4a8>
  40748c:	mov	x1, #0x0                   	// #0
  407490:	ldr	x0, [sp, #24]
  407494:	bl	4070d4 <ferror@plt+0x5b04>
  407498:	ldr	x0, [sp, #24]
  40749c:	ldr	x1, [x0, #24]
  4074a0:	ldr	x0, [sp, #24]
  4074a4:	str	x1, [x0, #8]
  4074a8:	ldr	x0, [sp, #24]
  4074ac:	str	wzr, [x0, #32]
  4074b0:	ldr	x0, [sp, #24]
  4074b4:	strb	wzr, [x0, #304]
  4074b8:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4074bc:	add	x0, x0, #0x250
  4074c0:	ldr	x0, [x0]
  4074c4:	ldr	x0, [x0, #1248]
  4074c8:	ldrb	w0, [x0]
  4074cc:	cmp	w0, #0x64
  4074d0:	b.eq	407548 <ferror@plt+0x5f78>  // b.none
  4074d4:	ldr	x0, [sp, #24]
  4074d8:	add	x2, x0, #0x50
  4074dc:	ldr	x0, [sp, #24]
  4074e0:	ldr	x0, [x0, #88]
  4074e4:	sub	x0, x0, #0x1
  4074e8:	mov	x1, x0
  4074ec:	mov	x0, x2
  4074f0:	bl	410054 <ferror@plt+0xea84>
  4074f4:	ldr	x0, [sp, #24]
  4074f8:	add	x2, x0, #0x78
  4074fc:	ldr	x0, [sp, #24]
  407500:	ldr	x0, [x0, #128]
  407504:	mov	x1, x0
  407508:	mov	x0, x2
  40750c:	bl	410054 <ferror@plt+0xea84>
  407510:	ldr	x0, [sp, #24]
  407514:	add	x2, x0, #0xa0
  407518:	ldr	x0, [sp, #24]
  40751c:	ldr	x0, [x0, #168]
  407520:	mov	x1, x0
  407524:	mov	x0, x2
  407528:	bl	410054 <ferror@plt+0xea84>
  40752c:	ldr	x0, [sp, #24]
  407530:	add	x2, x0, #0xc8
  407534:	ldr	x0, [sp, #24]
  407538:	ldr	x0, [x0, #208]
  40753c:	mov	x1, x0
  407540:	mov	x0, x2
  407544:	bl	410054 <ferror@plt+0xea84>
  407548:	ldr	x0, [sp, #24]
  40754c:	ldr	x0, [x0, #280]
  407550:	ldr	w1, [sp, #20]
  407554:	bl	40529c <ferror@plt+0x3ccc>
  407558:	ldp	x29, x30, [sp], #32
  40755c:	ret
  407560:	stp	x29, x30, [sp, #-32]!
  407564:	mov	x29, sp
  407568:	str	x0, [sp, #24]
  40756c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  407570:	add	x0, x0, #0x250
  407574:	ldr	x0, [x0]
  407578:	ldr	x0, [x0, #1248]
  40757c:	ldrb	w0, [x0]
  407580:	cmp	w0, #0x64
  407584:	b.eq	4075c4 <ferror@plt+0x5ff4>  // b.none
  407588:	ldr	x0, [sp, #24]
  40758c:	add	x0, x0, #0x50
  407590:	bl	410604 <ferror@plt+0xf034>
  407594:	ldr	x0, [sp, #24]
  407598:	add	x0, x0, #0x78
  40759c:	bl	410604 <ferror@plt+0xf034>
  4075a0:	ldr	x0, [sp, #24]
  4075a4:	add	x0, x0, #0xa0
  4075a8:	bl	410604 <ferror@plt+0xf034>
  4075ac:	ldr	x0, [sp, #24]
  4075b0:	add	x0, x0, #0xc8
  4075b4:	bl	410604 <ferror@plt+0xf034>
  4075b8:	ldr	x0, [sp, #24]
  4075bc:	add	x0, x0, #0xf0
  4075c0:	bl	410604 <ferror@plt+0xf034>
  4075c4:	ldr	x0, [sp, #24]
  4075c8:	bl	406660 <ferror@plt+0x5090>
  4075cc:	nop
  4075d0:	ldp	x29, x30, [sp], #32
  4075d4:	ret
  4075d8:	stp	x29, x30, [sp, #-64]!
  4075dc:	mov	x29, sp
  4075e0:	str	x0, [sp, #40]
  4075e4:	str	x1, [sp, #32]
  4075e8:	str	x2, [sp, #24]
  4075ec:	strh	wzr, [sp, #62]
  4075f0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4075f4:	add	x0, x0, #0x250
  4075f8:	ldr	x0, [x0]
  4075fc:	ldr	x0, [x0, #1248]
  407600:	ldrb	w0, [x0]
  407604:	cmp	w0, #0x64
  407608:	b.eq	407680 <ferror@plt+0x60b0>  // b.none
  40760c:	ldr	x0, [sp, #40]
  407610:	add	x0, x0, #0x50
  407614:	mov	x2, #0x0                   	// #0
  407618:	mov	x1, #0x2                   	// #2
  40761c:	bl	40ff74 <ferror@plt+0xe9a4>
  407620:	ldr	x0, [sp, #40]
  407624:	add	x0, x0, #0x50
  407628:	add	x1, sp, #0x3e
  40762c:	bl	4101ac <ferror@plt+0xebdc>
  407630:	ldr	x0, [sp, #40]
  407634:	add	x0, x0, #0x78
  407638:	mov	x2, #0x0                   	// #0
  40763c:	mov	x1, #0x18                  	// #24
  407640:	bl	40ff74 <ferror@plt+0xe9a4>
  407644:	ldr	x0, [sp, #40]
  407648:	add	x0, x0, #0xa0
  40764c:	mov	x2, #0x0                   	// #0
  407650:	mov	x1, #0x8                   	// #8
  407654:	bl	40ff74 <ferror@plt+0xe9a4>
  407658:	ldr	x0, [sp, #40]
  40765c:	add	x0, x0, #0xc8
  407660:	mov	x2, #0x0                   	// #0
  407664:	mov	x1, #0x4                   	// #4
  407668:	bl	40ff74 <ferror@plt+0xe9a4>
  40766c:	ldr	x0, [sp, #40]
  407670:	add	x0, x0, #0xf0
  407674:	mov	x2, #0x0                   	// #0
  407678:	mov	x1, #0x1                   	// #1
  40767c:	bl	40ff74 <ferror@plt+0xe9a4>
  407680:	ldr	x0, [sp, #40]
  407684:	bl	406634 <ferror@plt+0x5064>
  407688:	ldr	x0, [sp, #40]
  40768c:	ldr	x1, [sp, #32]
  407690:	str	x1, [x0, #280]
  407694:	ldr	x0, [sp, #40]
  407698:	strb	wzr, [x0, #304]
  40769c:	ldr	x1, [sp, #24]
  4076a0:	ldr	x0, [sp, #40]
  4076a4:	bl	4070d4 <ferror@plt+0x5b04>
  4076a8:	nop
  4076ac:	ldp	x29, x30, [sp], #64
  4076b0:	ret
  4076b4:	stp	x29, x30, [sp, #-48]!
  4076b8:	mov	x29, sp
  4076bc:	str	x0, [sp, #24]
  4076c0:	str	x1, [sp, #16]
  4076c4:	str	xzr, [sp, #40]
  4076c8:	b	407744 <ferror@plt+0x6174>
  4076cc:	ldr	x1, [sp, #24]
  4076d0:	ldr	x0, [sp, #40]
  4076d4:	add	x0, x1, x0
  4076d8:	ldrb	w0, [x0]
  4076dc:	cmp	w0, #0x1f
  4076e0:	b.hi	407718 <ferror@plt+0x6148>  // b.pmore
  4076e4:	bl	401490 <__ctype_b_loc@plt>
  4076e8:	ldr	x1, [x0]
  4076ec:	ldr	x2, [sp, #24]
  4076f0:	ldr	x0, [sp, #40]
  4076f4:	add	x0, x2, x0
  4076f8:	ldrb	w0, [x0]
  4076fc:	and	x0, x0, #0xff
  407700:	lsl	x0, x0, #1
  407704:	add	x0, x1, x0
  407708:	ldrh	w0, [x0]
  40770c:	and	w0, w0, #0x2000
  407710:	cmp	w0, #0x0
  407714:	b.eq	407730 <ferror@plt+0x6160>  // b.none
  407718:	ldr	x1, [sp, #24]
  40771c:	ldr	x0, [sp, #40]
  407720:	add	x0, x1, x0
  407724:	ldrb	w0, [x0]
  407728:	cmp	w0, #0x7e
  40772c:	b.ls	407738 <ferror@plt+0x6168>  // b.plast
  407730:	mov	w0, #0x1                   	// #1
  407734:	b	407758 <ferror@plt+0x6188>
  407738:	ldr	x0, [sp, #40]
  40773c:	add	x0, x0, #0x1
  407740:	str	x0, [sp, #40]
  407744:	ldr	x1, [sp, #40]
  407748:	ldr	x0, [sp, #16]
  40774c:	cmp	x1, x0
  407750:	b.cc	4076cc <ferror@plt+0x60fc>  // b.lo, b.ul, b.last
  407754:	mov	w0, #0x0                   	// #0
  407758:	ldp	x29, x30, [sp], #48
  40775c:	ret
  407760:	stp	x29, x30, [sp, #-48]!
  407764:	mov	x29, sp
  407768:	str	x0, [sp, #24]
  40776c:	str	x1, [sp, #16]
  407770:	strb	wzr, [sp, #43]
  407774:	ldr	x0, [sp, #24]
  407778:	ldr	x0, [x0, #8]
  40777c:	mov	x1, x0
  407780:	ldr	x0, [sp, #24]
  407784:	bl	410054 <ferror@plt+0xea84>
  407788:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40778c:	add	x0, x0, #0x250
  407790:	ldr	x0, [x0]
  407794:	ldrh	w0, [x0, #1138]
  407798:	and	x0, x0, #0xffff
  40779c:	and	x0, x0, #0x80
  4077a0:	cmp	x0, #0x0
  4077a4:	b.ne	4079d8 <ferror@plt+0x6408>  // b.any
  4077a8:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4077ac:	add	x0, x0, #0x250
  4077b0:	ldr	x0, [x0]
  4077b4:	ldrb	w0, [x0, #1141]
  4077b8:	cmp	w0, #0x0
  4077bc:	b.eq	4079d8 <ferror@plt+0x6408>  // b.none
  4077c0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4077c4:	add	x0, x0, #0x250
  4077c8:	ldr	x0, [x0]
  4077cc:	ldrh	w0, [x0, #1138]
  4077d0:	and	x0, x0, #0xffff
  4077d4:	and	x0, x0, #0x4
  4077d8:	cmp	x0, #0x0
  4077dc:	b.ne	4079d8 <ferror@plt+0x6408>  // b.any
  4077e0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4077e4:	add	x0, x0, #0x250
  4077e8:	ldr	x0, [x0]
  4077ec:	ldrh	w0, [x0, #1138]
  4077f0:	and	x0, x0, #0xffff
  4077f4:	and	x0, x0, #0x2
  4077f8:	cmp	x0, #0x0
  4077fc:	b.ne	4079d8 <ferror@plt+0x6408>  // b.any
  407800:	adrp	x0, 435000 <ferror@plt+0x33a30>
  407804:	add	x0, x0, #0x220
  407808:	ldr	x0, [x0]
  40780c:	mov	x1, x0
  407810:	ldr	x0, [sp, #16]
  407814:	bl	411240 <ferror@plt+0xfc70>
  407818:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40781c:	add	x0, x0, #0x220
  407820:	ldr	x0, [x0]
  407824:	bl	411318 <ferror@plt+0xfd48>
  407828:	b	4079d8 <ferror@plt+0x6408>
  40782c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  407830:	add	x0, x0, #0x240
  407834:	ldr	x0, [x0]
  407838:	bl	401380 <fgetc@plt>
  40783c:	str	w0, [sp, #44]
  407840:	ldr	w0, [sp, #44]
  407844:	cmn	w0, #0x1
  407848:	b.ne	4079bc <ferror@plt+0x63ec>  // b.any
  40784c:	bl	401580 <__errno_location@plt>
  407850:	ldr	w0, [x0]
  407854:	cmp	w0, #0x4
  407858:	b.ne	4079a8 <ferror@plt+0x63d8>  // b.any
  40785c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  407860:	add	x0, x0, #0x250
  407864:	ldr	x0, [x0]
  407868:	ldr	w1, [x0, #1128]
  40786c:	mov	w0, #0x7fffffff            	// #2147483647
  407870:	cmp	w1, w0
  407874:	b.ne	407880 <ferror@plt+0x62b0>  // b.any
  407878:	mov	w0, #0x7                   	// #7
  40787c:	b	407a4c <ferror@plt+0x647c>
  407880:	adrp	x0, 435000 <ferror@plt+0x33a30>
  407884:	add	x0, x0, #0x250
  407888:	ldr	x1, [x0]
  40788c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  407890:	add	x0, x0, #0x250
  407894:	ldr	x0, [x0]
  407898:	ldr	w1, [x1, #1128]
  40789c:	str	w1, [x0, #1132]
  4078a0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4078a4:	add	x0, x0, #0x250
  4078a8:	ldr	x0, [x0]
  4078ac:	ldrh	w0, [x0, #1138]
  4078b0:	and	x0, x0, #0xffff
  4078b4:	and	x0, x0, #0x100
  4078b8:	cmp	x0, #0x0
  4078bc:	b.ne	4078e0 <ferror@plt+0x6310>  // b.any
  4078c0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4078c4:	add	x0, x0, #0x250
  4078c8:	ldr	x0, [x0]
  4078cc:	ldrh	w0, [x0, #1138]
  4078d0:	and	x0, x0, #0xffff
  4078d4:	and	x0, x0, #0x20
  4078d8:	cmp	x0, #0x0
  4078dc:	b.eq	4079a0 <ferror@plt+0x63d0>  // b.none
  4078e0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4078e4:	add	x0, x0, #0x220
  4078e8:	ldr	x0, [x0]
  4078ec:	mov	x1, x0
  4078f0:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  4078f4:	add	x0, x0, #0x3d8
  4078f8:	bl	411240 <ferror@plt+0xfc70>
  4078fc:	adrp	x0, 435000 <ferror@plt+0x33a30>
  407900:	add	x0, x0, #0x250
  407904:	ldr	x0, [x0]
  407908:	ldrh	w0, [x0, #1138]
  40790c:	and	x0, x0, #0xffff
  407910:	and	x0, x0, #0x80
  407914:	cmp	x0, #0x0
  407918:	b.ne	40798c <ferror@plt+0x63bc>  // b.any
  40791c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  407920:	add	x0, x0, #0x250
  407924:	ldr	x0, [x0]
  407928:	ldrb	w0, [x0, #1141]
  40792c:	cmp	w0, #0x0
  407930:	b.eq	40798c <ferror@plt+0x63bc>  // b.none
  407934:	adrp	x0, 435000 <ferror@plt+0x33a30>
  407938:	add	x0, x0, #0x250
  40793c:	ldr	x0, [x0]
  407940:	ldrh	w0, [x0, #1138]
  407944:	and	x0, x0, #0xffff
  407948:	and	x0, x0, #0x4
  40794c:	cmp	x0, #0x0
  407950:	b.ne	40798c <ferror@plt+0x63bc>  // b.any
  407954:	adrp	x0, 435000 <ferror@plt+0x33a30>
  407958:	add	x0, x0, #0x250
  40795c:	ldr	x0, [x0]
  407960:	ldrh	w0, [x0, #1138]
  407964:	and	x0, x0, #0xffff
  407968:	and	x0, x0, #0x2
  40796c:	cmp	x0, #0x0
  407970:	b.ne	40798c <ferror@plt+0x63bc>  // b.any
  407974:	adrp	x0, 435000 <ferror@plt+0x33a30>
  407978:	add	x0, x0, #0x220
  40797c:	ldr	x0, [x0]
  407980:	mov	x1, x0
  407984:	ldr	x0, [sp, #16]
  407988:	bl	411240 <ferror@plt+0xfc70>
  40798c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  407990:	add	x0, x0, #0x220
  407994:	ldr	x0, [x0]
  407998:	bl	411318 <ferror@plt+0xfd48>
  40799c:	b	4079d8 <ferror@plt+0x6408>
  4079a0:	mov	w0, #0x8                   	// #8
  4079a4:	b	407a4c <ferror@plt+0x647c>
  4079a8:	mov	w1, #0x0                   	// #0
  4079ac:	ldr	x0, [sp, #24]
  4079b0:	bl	4101d8 <ferror@plt+0xec08>
  4079b4:	mov	w0, #0x5                   	// #5
  4079b8:	b	407a4c <ferror@plt+0x647c>
  4079bc:	ldr	w0, [sp, #44]
  4079c0:	sxtb	w0, w0
  4079c4:	strb	w0, [sp, #43]
  4079c8:	add	x0, sp, #0x2b
  4079cc:	mov	x1, x0
  4079d0:	ldr	x0, [sp, #24]
  4079d4:	bl	4101ac <ferror@plt+0xebdc>
  4079d8:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4079dc:	add	x0, x0, #0x250
  4079e0:	ldr	x0, [x0]
  4079e4:	ldr	w1, [x0, #1128]
  4079e8:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4079ec:	add	x0, x0, #0x250
  4079f0:	ldr	x0, [x0]
  4079f4:	ldr	w0, [x0, #1132]
  4079f8:	cmp	w1, w0
  4079fc:	b.ne	407a0c <ferror@plt+0x643c>  // b.any
  407a00:	ldrsb	w0, [sp, #43]
  407a04:	cmp	w0, #0xa
  407a08:	b.ne	40782c <ferror@plt+0x625c>  // b.any
  407a0c:	mov	w1, #0x0                   	// #0
  407a10:	ldr	x0, [sp, #24]
  407a14:	bl	4101d8 <ferror@plt+0xec08>
  407a18:	adrp	x0, 435000 <ferror@plt+0x33a30>
  407a1c:	add	x0, x0, #0x250
  407a20:	ldr	x0, [x0]
  407a24:	ldr	w1, [x0, #1128]
  407a28:	adrp	x0, 435000 <ferror@plt+0x33a30>
  407a2c:	add	x0, x0, #0x250
  407a30:	ldr	x0, [x0]
  407a34:	ldr	w0, [x0, #1132]
  407a38:	cmp	w1, w0
  407a3c:	b.eq	407a48 <ferror@plt+0x6478>  // b.none
  407a40:	mov	w0, #0x8                   	// #8
  407a44:	b	407a4c <ferror@plt+0x647c>
  407a48:	mov	w0, #0x0                   	// #0
  407a4c:	ldp	x29, x30, [sp], #48
  407a50:	ret
  407a54:	stp	x29, x30, [sp, #-48]!
  407a58:	mov	x29, sp
  407a5c:	str	x0, [sp, #24]
  407a60:	str	x1, [sp, #16]
  407a64:	adrp	x0, 435000 <ferror@plt+0x33a30>
  407a68:	add	x0, x0, #0x238
  407a6c:	ldr	x0, [x0]
  407a70:	bl	411318 <ferror@plt+0xfd48>
  407a74:	adrp	x0, 435000 <ferror@plt+0x33a30>
  407a78:	add	x0, x0, #0x250
  407a7c:	ldr	x0, [x0]
  407a80:	add	x0, x0, #0x4f0
  407a84:	ldr	x2, [sp, #16]
  407a88:	ldr	x1, [sp, #24]
  407a8c:	bl	41b0c4 <ferror@plt+0x19af4>
  407a90:	str	w0, [sp, #44]
  407a94:	ldr	w0, [sp, #44]
  407a98:	cmp	w0, #0x0
  407a9c:	b.eq	407ab4 <ferror@plt+0x64e4>  // b.none
  407aa0:	ldr	w0, [sp, #44]
  407aa4:	cmp	w0, #0x5
  407aa8:	b.eq	407ab4 <ferror@plt+0x64e4>  // b.none
  407aac:	ldr	w0, [sp, #44]
  407ab0:	b	407afc <ferror@plt+0x652c>
  407ab4:	ldr	x0, [sp, #24]
  407ab8:	ldr	x2, [x0]
  407abc:	ldr	x0, [sp, #24]
  407ac0:	ldr	x0, [x0, #8]
  407ac4:	sub	x0, x0, #0x1
  407ac8:	mov	x1, x0
  407acc:	mov	x0, x2
  407ad0:	bl	4076b4 <ferror@plt+0x60e4>
  407ad4:	and	w0, w0, #0xff
  407ad8:	cmp	w0, #0x0
  407adc:	b.eq	407af8 <ferror@plt+0x6528>  // b.none
  407ae0:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  407ae4:	add	x2, x0, #0x3d0
  407ae8:	mov	x1, #0x0                   	// #0
  407aec:	mov	w0, #0x7                   	// #7
  407af0:	bl	410994 <ferror@plt+0xf3c4>
  407af4:	b	407afc <ferror@plt+0x652c>
  407af8:	ldr	w0, [sp, #44]
  407afc:	ldp	x29, x30, [sp], #48
  407b00:	ret
  407b04:	stp	x29, x30, [sp, #-208]!
  407b08:	mov	x29, sp
  407b0c:	str	x0, [sp, #24]
  407b10:	str	x1, [sp, #16]
  407b14:	mov	w0, #0x5                   	// #5
  407b18:	str	w0, [sp, #204]
  407b1c:	adrp	x0, 41b000 <ferror@plt+0x19a30>
  407b20:	add	x1, x0, #0x808
  407b24:	ldr	x0, [sp, #24]
  407b28:	bl	401330 <fopen@plt>
  407b2c:	str	x0, [sp, #192]
  407b30:	ldr	x0, [sp, #192]
  407b34:	cmp	x0, #0x0
  407b38:	b.ne	407b50 <ferror@plt+0x6580>  // b.any
  407b3c:	ldr	x2, [sp, #24]
  407b40:	mov	x1, #0x0                   	// #0
  407b44:	mov	w0, #0x6                   	// #6
  407b48:	bl	410994 <ferror@plt+0xf3c4>
  407b4c:	b	407cb8 <ferror@plt+0x66e8>
  407b50:	ldr	x0, [sp, #192]
  407b54:	bl	401300 <fileno@plt>
  407b58:	mov	w2, w0
  407b5c:	add	x0, sp, #0x28
  407b60:	mov	x1, x0
  407b64:	mov	w0, w2
  407b68:	bl	41b3e0 <ferror@plt+0x19e10>
  407b6c:	cmn	w0, #0x1
  407b70:	b.eq	407c84 <ferror@plt+0x66b4>  // b.none
  407b74:	ldr	w0, [sp, #56]
  407b78:	and	w0, w0, #0xf000
  407b7c:	cmp	w0, #0x4, lsl #12
  407b80:	b.ne	407b90 <ferror@plt+0x65c0>  // b.any
  407b84:	mov	w0, #0x8                   	// #8
  407b88:	str	w0, [sp, #204]
  407b8c:	b	407ca0 <ferror@plt+0x66d0>
  407b90:	mov	w2, #0x2                   	// #2
  407b94:	mov	x1, #0x0                   	// #0
  407b98:	ldr	x0, [sp, #192]
  407b9c:	bl	401440 <fseek@plt>
  407ba0:	cmn	w0, #0x1
  407ba4:	b.eq	407c8c <ferror@plt+0x66bc>  // b.none
  407ba8:	ldr	x0, [sp, #192]
  407bac:	bl	4012c0 <ftell@plt>
  407bb0:	str	x0, [sp, #184]
  407bb4:	ldr	x0, [sp, #184]
  407bb8:	cmp	x0, #0x0
  407bbc:	b.lt	407c94 <ferror@plt+0x66c4>  // b.tstop
  407bc0:	mov	w2, #0x0                   	// #0
  407bc4:	mov	x1, #0x0                   	// #0
  407bc8:	ldr	x0, [sp, #192]
  407bcc:	bl	401440 <fseek@plt>
  407bd0:	cmn	w0, #0x1
  407bd4:	b.eq	407c9c <ferror@plt+0x66cc>  // b.none
  407bd8:	ldr	x0, [sp, #184]
  407bdc:	str	x0, [sp, #176]
  407be0:	ldr	x0, [sp, #176]
  407be4:	add	x0, x0, #0x1
  407be8:	bl	41109c <ferror@plt+0xfacc>
  407bec:	mov	x1, x0
  407bf0:	ldr	x0, [sp, #16]
  407bf4:	str	x1, [x0]
  407bf8:	ldr	x0, [sp, #16]
  407bfc:	ldr	x0, [x0]
  407c00:	ldr	x3, [sp, #192]
  407c04:	ldr	x2, [sp, #176]
  407c08:	mov	x1, #0x1                   	// #1
  407c0c:	bl	4014a0 <fread@plt>
  407c10:	str	x0, [sp, #168]
  407c14:	ldr	x1, [sp, #168]
  407c18:	ldr	x0, [sp, #176]
  407c1c:	cmp	x1, x0
  407c20:	b.ne	407c70 <ferror@plt+0x66a0>  // b.any
  407c24:	ldr	x0, [sp, #16]
  407c28:	ldr	x1, [x0]
  407c2c:	ldr	x0, [sp, #176]
  407c30:	add	x0, x1, x0
  407c34:	strb	wzr, [x0]
  407c38:	ldr	x0, [sp, #16]
  407c3c:	ldr	x0, [x0]
  407c40:	ldr	x1, [sp, #176]
  407c44:	bl	4076b4 <ferror@plt+0x60e4>
  407c48:	and	w0, w0, #0xff
  407c4c:	cmp	w0, #0x0
  407c50:	b.eq	407c60 <ferror@plt+0x6690>  // b.none
  407c54:	mov	w0, #0x7                   	// #7
  407c58:	str	w0, [sp, #204]
  407c5c:	b	407c74 <ferror@plt+0x66a4>
  407c60:	ldr	x0, [sp, #192]
  407c64:	bl	401310 <fclose@plt>
  407c68:	mov	w0, #0x0                   	// #0
  407c6c:	b	407cb8 <ferror@plt+0x66e8>
  407c70:	nop
  407c74:	ldr	x0, [sp, #16]
  407c78:	ldr	x0, [x0]
  407c7c:	bl	4014b0 <free@plt>
  407c80:	b	407ca0 <ferror@plt+0x66d0>
  407c84:	nop
  407c88:	b	407ca0 <ferror@plt+0x66d0>
  407c8c:	nop
  407c90:	b	407ca0 <ferror@plt+0x66d0>
  407c94:	nop
  407c98:	b	407ca0 <ferror@plt+0x66d0>
  407c9c:	nop
  407ca0:	ldr	x0, [sp, #192]
  407ca4:	bl	401310 <fclose@plt>
  407ca8:	ldr	x2, [sp, #24]
  407cac:	mov	x1, #0x0                   	// #0
  407cb0:	ldr	w0, [sp, #204]
  407cb4:	bl	410994 <ferror@plt+0xf3c4>
  407cb8:	ldp	x29, x30, [sp], #208
  407cbc:	ret
  407cc0:	sub	sp, sp, #0x10
  407cc4:	str	x0, [sp, #8]
  407cc8:	strb	w1, [sp, #7]
  407ccc:	ldrb	w0, [sp, #7]
  407cd0:	neg	x1, x0
  407cd4:	ldr	x0, [sp, #8]
  407cd8:	eor	x1, x1, x0
  407cdc:	ldrb	w0, [sp, #7]
  407ce0:	add	x0, x1, x0
  407ce4:	add	sp, sp, #0x10
  407ce8:	ret
  407cec:	stp	x29, x30, [sp, #-32]!
  407cf0:	mov	x29, sp
  407cf4:	str	x0, [sp, #24]
  407cf8:	ldr	x0, [sp, #24]
  407cfc:	ldr	x0, [x0, #24]
  407d00:	cmp	x0, #0x0
  407d04:	cset	w0, ne  // ne = any
  407d08:	and	w0, w0, #0xff
  407d0c:	and	x2, x0, #0xff
  407d10:	ldr	x0, [sp, #24]
  407d14:	ldrb	w0, [x0, #40]
  407d18:	mov	w1, w0
  407d1c:	mov	x0, x2
  407d20:	bl	407cc0 <ferror@plt+0x66f0>
  407d24:	ldp	x29, x30, [sp], #32
  407d28:	ret
  407d2c:	sub	sp, sp, #0x10
  407d30:	str	x0, [sp, #8]
  407d34:	ldr	x0, [sp, #8]
  407d38:	ldr	x0, [x0, #24]
  407d3c:	cmp	x0, #0x0
  407d40:	b.eq	407d5c <ferror@plt+0x678c>  // b.none
  407d44:	ldr	x0, [sp, #8]
  407d48:	ldr	x1, [x0, #24]
  407d4c:	ldr	x0, [sp, #8]
  407d50:	ldr	x0, [x0, #8]
  407d54:	sub	x0, x1, x0
  407d58:	b	407d60 <ferror@plt+0x6790>
  407d5c:	mov	x0, #0x0                   	// #0
  407d60:	add	sp, sp, #0x10
  407d64:	ret
  407d68:	stp	x29, x30, [sp, #-32]!
  407d6c:	mov	x29, sp
  407d70:	str	x0, [sp, #24]
  407d74:	str	x1, [sp, #16]
  407d78:	ldr	x2, [sp, #16]
  407d7c:	ldr	x1, [sp, #16]
  407d80:	mov	x0, #0x2                   	// #2
  407d84:	cmp	x2, #0x2
  407d88:	csel	x0, x1, x0, cs  // cs = hs, nlast
  407d8c:	str	x0, [sp, #16]
  407d90:	ldr	x0, [sp, #24]
  407d94:	ldr	x0, [x0, #32]
  407d98:	ldr	x1, [sp, #16]
  407d9c:	cmp	x1, x0
  407da0:	b.ls	407dd8 <ferror@plt+0x6808>  // b.plast
  407da4:	ldr	x0, [sp, #24]
  407da8:	ldr	x2, [x0]
  407dac:	ldr	x0, [sp, #16]
  407db0:	lsl	x0, x0, #2
  407db4:	mov	x1, x0
  407db8:	mov	x0, x2
  407dbc:	bl	4110d4 <ferror@plt+0xfb04>
  407dc0:	mov	x1, x0
  407dc4:	ldr	x0, [sp, #24]
  407dc8:	str	x1, [x0]
  407dcc:	ldr	x0, [sp, #24]
  407dd0:	ldr	x1, [sp, #16]
  407dd4:	str	x1, [x0, #32]
  407dd8:	nop
  407ddc:	ldp	x29, x30, [sp], #32
  407de0:	ret
  407de4:	sub	sp, sp, #0x10
  407de8:	str	x0, [sp, #8]
  407dec:	str	x1, [sp]
  407df0:	ldr	x0, [sp, #8]
  407df4:	ldr	x1, [sp]
  407df8:	str	x1, [x0, #16]
  407dfc:	ldr	x0, [sp, #8]
  407e00:	str	xzr, [x0, #8]
  407e04:	ldr	x0, [sp, #8]
  407e08:	ldr	x1, [x0, #8]
  407e0c:	ldr	x0, [sp, #8]
  407e10:	str	x1, [x0, #24]
  407e14:	ldr	x0, [sp, #8]
  407e18:	strb	wzr, [x0, #40]
  407e1c:	nop
  407e20:	add	sp, sp, #0x10
  407e24:	ret
  407e28:	stp	x29, x30, [sp, #-32]!
  407e2c:	mov	x29, sp
  407e30:	str	x0, [sp, #24]
  407e34:	mov	x1, #0x0                   	// #0
  407e38:	ldr	x0, [sp, #24]
  407e3c:	bl	407de4 <ferror@plt+0x6814>
  407e40:	nop
  407e44:	ldp	x29, x30, [sp], #32
  407e48:	ret
  407e4c:	stp	x29, x30, [sp, #-32]!
  407e50:	mov	x29, sp
  407e54:	str	x0, [sp, #24]
  407e58:	ldr	x0, [sp, #24]
  407e5c:	bl	407e28 <ferror@plt+0x6858>
  407e60:	ldr	x0, [sp, #24]
  407e64:	mov	x1, #0x1                   	// #1
  407e68:	str	x1, [x0, #24]
  407e6c:	ldr	x0, [sp, #24]
  407e70:	ldr	x0, [x0]
  407e74:	mov	w1, #0x1                   	// #1
  407e78:	str	w1, [x0]
  407e7c:	nop
  407e80:	ldp	x29, x30, [sp], #32
  407e84:	ret
  407e88:	sub	sp, sp, #0x10
  407e8c:	str	x0, [sp, #8]
  407e90:	b	407ea8 <ferror@plt+0x68d8>
  407e94:	ldr	x0, [sp, #8]
  407e98:	ldr	x0, [x0, #24]
  407e9c:	sub	x1, x0, #0x1
  407ea0:	ldr	x0, [sp, #8]
  407ea4:	str	x1, [x0, #24]
  407ea8:	ldr	x0, [sp, #8]
  407eac:	ldr	x0, [x0, #24]
  407eb0:	cmp	x0, #0x0
  407eb4:	b.eq	407ee0 <ferror@plt+0x6910>  // b.none
  407eb8:	ldr	x0, [sp, #8]
  407ebc:	ldr	x1, [x0]
  407ec0:	ldr	x0, [sp, #8]
  407ec4:	ldr	x0, [x0, #24]
  407ec8:	lsl	x0, x0, #2
  407ecc:	sub	x0, x0, #0x4
  407ed0:	add	x0, x1, x0
  407ed4:	ldr	w0, [x0]
  407ed8:	cmp	w0, #0x0
  407edc:	b.eq	407e94 <ferror@plt+0x68c4>  // b.none
  407ee0:	ldr	x0, [sp, #8]
  407ee4:	ldr	x0, [x0, #24]
  407ee8:	cmp	x0, #0x0
  407eec:	b.ne	407f04 <ferror@plt+0x6934>  // b.any
  407ef0:	ldr	x0, [sp, #8]
  407ef4:	strb	wzr, [x0, #40]
  407ef8:	ldr	x0, [sp, #8]
  407efc:	str	xzr, [x0, #8]
  407f00:	b	407f2c <ferror@plt+0x695c>
  407f04:	ldr	x0, [sp, #8]
  407f08:	ldr	x1, [x0, #24]
  407f0c:	ldr	x0, [sp, #8]
  407f10:	ldr	x0, [x0, #8]
  407f14:	cmp	x1, x0
  407f18:	b.cs	407f2c <ferror@plt+0x695c>  // b.hs, b.nlast
  407f1c:	ldr	x0, [sp, #8]
  407f20:	ldr	x1, [x0, #8]
  407f24:	ldr	x0, [sp, #8]
  407f28:	str	x1, [x0, #24]
  407f2c:	nop
  407f30:	add	sp, sp, #0x10
  407f34:	ret
  407f38:	sub	sp, sp, #0x20
  407f3c:	str	x0, [sp, #8]
  407f40:	mov	x0, #0x1                   	// #1
  407f44:	str	x0, [sp, #24]
  407f48:	b	407f70 <ferror@plt+0x69a0>
  407f4c:	ldr	x1, [sp, #8]
  407f50:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  407f54:	movk	x0, #0xcccd
  407f58:	umulh	x0, x1, x0
  407f5c:	lsr	x0, x0, #3
  407f60:	str	x0, [sp, #8]
  407f64:	ldr	x0, [sp, #24]
  407f68:	add	x0, x0, #0x1
  407f6c:	str	x0, [sp, #24]
  407f70:	ldr	x0, [sp, #8]
  407f74:	cmp	x0, #0x0
  407f78:	b.ne	407f4c <ferror@plt+0x697c>  // b.any
  407f7c:	ldr	x0, [sp, #24]
  407f80:	sub	x0, x0, #0x1
  407f84:	add	sp, sp, #0x20
  407f88:	ret
  407f8c:	stp	x29, x30, [sp, #-32]!
  407f90:	mov	x29, sp
  407f94:	str	x0, [sp, #24]
  407f98:	ldr	x0, [sp, #24]
  407f9c:	ldr	w0, [x0]
  407fa0:	sxtw	x0, w0
  407fa4:	bl	407f38 <ferror@plt+0x6968>
  407fa8:	mov	x1, x0
  407fac:	mov	x0, #0x9                   	// #9
  407fb0:	sub	x0, x0, x1
  407fb4:	ldp	x29, x30, [sp], #32
  407fb8:	ret
  407fbc:	stp	x29, x30, [sp, #-48]!
  407fc0:	mov	x29, sp
  407fc4:	str	x0, [sp, #24]
  407fc8:	ldr	x0, [sp, #24]
  407fcc:	bl	407d2c <ferror@plt+0x675c>
  407fd0:	mov	x1, x0
  407fd4:	mov	x0, x1
  407fd8:	lsl	x0, x0, #3
  407fdc:	add	x0, x0, x1
  407fe0:	str	x0, [sp, #40]
  407fe4:	ldr	x0, [sp, #40]
  407fe8:	cmp	x0, #0x0
  407fec:	b.eq	408020 <ferror@plt+0x6a50>  // b.none
  407ff0:	ldr	x0, [sp, #24]
  407ff4:	ldr	x1, [x0]
  407ff8:	ldr	x0, [sp, #24]
  407ffc:	ldr	x0, [x0, #24]
  408000:	lsl	x0, x0, #2
  408004:	sub	x0, x0, #0x4
  408008:	add	x0, x1, x0
  40800c:	bl	407f8c <ferror@plt+0x69bc>
  408010:	mov	x1, x0
  408014:	ldr	x0, [sp, #40]
  408018:	sub	x0, x0, x1
  40801c:	str	x0, [sp, #40]
  408020:	ldr	x0, [sp, #40]
  408024:	ldp	x29, x30, [sp], #48
  408028:	ret
  40802c:	sub	sp, sp, #0x20
  408030:	str	x0, [sp, #8]
  408034:	ldr	x0, [sp, #8]
  408038:	ldr	x0, [x0, #24]
  40803c:	str	x0, [sp, #16]
  408040:	ldr	x0, [sp, #16]
  408044:	sub	x0, x0, #0x1
  408048:	str	x0, [sp, #24]
  40804c:	b	40805c <ferror@plt+0x6a8c>
  408050:	ldr	x0, [sp, #24]
  408054:	sub	x0, x0, #0x1
  408058:	str	x0, [sp, #24]
  40805c:	ldr	x1, [sp, #24]
  408060:	ldr	x0, [sp, #16]
  408064:	cmp	x1, x0
  408068:	b.cs	40808c <ferror@plt+0x6abc>  // b.hs, b.nlast
  40806c:	ldr	x0, [sp, #8]
  408070:	ldr	x1, [x0]
  408074:	ldr	x0, [sp, #24]
  408078:	lsl	x0, x0, #2
  40807c:	add	x0, x1, x0
  408080:	ldr	w0, [x0]
  408084:	cmp	w0, #0x0
  408088:	b.eq	408050 <ferror@plt+0x6a80>  // b.none
  40808c:	ldr	x0, [sp, #24]
  408090:	add	x0, x0, #0x1
  408094:	add	sp, sp, #0x20
  408098:	ret
  40809c:	sub	sp, sp, #0x10
  4080a0:	str	w0, [sp, #12]
  4080a4:	str	w1, [sp, #8]
  4080a8:	str	x2, [sp]
  4080ac:	ldr	x0, [sp]
  4080b0:	ldrb	w0, [x0]
  4080b4:	mov	w1, w0
  4080b8:	ldr	w0, [sp, #8]
  4080bc:	add	w0, w1, w0
  4080c0:	ldr	w1, [sp, #12]
  4080c4:	add	w0, w1, w0
  4080c8:	str	w0, [sp, #12]
  4080cc:	ldr	w1, [sp, #12]
  4080d0:	mov	w0, #0xc9ff                	// #51711
  4080d4:	movk	w0, #0x3b9a, lsl #16
  4080d8:	cmp	w1, w0
  4080dc:	cset	w0, gt
  4080e0:	and	w1, w0, #0xff
  4080e4:	ldr	x0, [sp]
  4080e8:	strb	w1, [x0]
  4080ec:	ldr	x0, [sp]
  4080f0:	ldrb	w0, [x0]
  4080f4:	cmp	w0, #0x0
  4080f8:	b.eq	408110 <ferror@plt+0x6b40>  // b.none
  4080fc:	ldr	w1, [sp, #12]
  408100:	mov	w0, #0x3600                	// #13824
  408104:	movk	w0, #0xc465, lsl #16
  408108:	add	w0, w1, w0
  40810c:	str	w0, [sp, #12]
  408110:	ldr	w0, [sp, #12]
  408114:	add	sp, sp, #0x10
  408118:	ret
  40811c:	sub	sp, sp, #0x10
  408120:	str	w0, [sp, #12]
  408124:	str	w1, [sp, #8]
  408128:	str	x2, [sp]
  40812c:	ldr	x0, [sp]
  408130:	ldrb	w0, [x0]
  408134:	mov	w1, w0
  408138:	ldr	w0, [sp, #8]
  40813c:	add	w0, w0, w1
  408140:	str	w0, [sp, #8]
  408144:	ldr	w1, [sp, #12]
  408148:	ldr	w0, [sp, #8]
  40814c:	cmp	w1, w0
  408150:	cset	w0, lt  // lt = tstop
  408154:	and	w1, w0, #0xff
  408158:	ldr	x0, [sp]
  40815c:	strb	w1, [x0]
  408160:	ldr	x0, [sp]
  408164:	ldrb	w0, [x0]
  408168:	cmp	w0, #0x0
  40816c:	b.eq	408184 <ferror@plt+0x6bb4>  // b.none
  408170:	ldr	w1, [sp, #12]
  408174:	mov	w0, #0xca00                	// #51712
  408178:	movk	w0, #0x3b9a, lsl #16
  40817c:	add	w0, w1, w0
  408180:	str	w0, [sp, #12]
  408184:	ldr	w1, [sp, #12]
  408188:	ldr	w0, [sp, #8]
  40818c:	sub	w0, w1, w0
  408190:	add	sp, sp, #0x10
  408194:	ret
  408198:	stp	x29, x30, [sp, #-80]!
  40819c:	mov	x29, sp
  4081a0:	str	x19, [sp, #16]
  4081a4:	str	x0, [sp, #56]
  4081a8:	str	x1, [sp, #48]
  4081ac:	str	x2, [sp, #40]
  4081b0:	strb	wzr, [sp, #71]
  4081b4:	str	xzr, [sp, #72]
  4081b8:	b	408218 <ferror@plt+0x6c48>
  4081bc:	ldr	x0, [sp, #72]
  4081c0:	lsl	x0, x0, #2
  4081c4:	ldr	x1, [sp, #56]
  4081c8:	add	x0, x1, x0
  4081cc:	ldr	w3, [x0]
  4081d0:	ldr	x0, [sp, #72]
  4081d4:	lsl	x0, x0, #2
  4081d8:	ldr	x1, [sp, #48]
  4081dc:	add	x0, x1, x0
  4081e0:	ldr	w4, [x0]
  4081e4:	ldr	x0, [sp, #72]
  4081e8:	lsl	x0, x0, #2
  4081ec:	ldr	x1, [sp, #56]
  4081f0:	add	x19, x1, x0
  4081f4:	add	x0, sp, #0x47
  4081f8:	mov	x2, x0
  4081fc:	mov	w1, w4
  408200:	mov	w0, w3
  408204:	bl	40809c <ferror@plt+0x6acc>
  408208:	str	w0, [x19]
  40820c:	ldr	x0, [sp, #72]
  408210:	add	x0, x0, #0x1
  408214:	str	x0, [sp, #72]
  408218:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40821c:	add	x0, x0, #0x250
  408220:	ldr	x0, [x0]
  408224:	ldr	w1, [x0, #1128]
  408228:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40822c:	add	x0, x0, #0x250
  408230:	ldr	x0, [x0]
  408234:	ldr	w0, [x0, #1132]
  408238:	cmp	w1, w0
  40823c:	b.ne	40829c <ferror@plt+0x6ccc>  // b.any
  408240:	ldr	x1, [sp, #72]
  408244:	ldr	x0, [sp, #40]
  408248:	cmp	x1, x0
  40824c:	b.cc	4081bc <ferror@plt+0x6bec>  // b.lo, b.ul, b.last
  408250:	b	40829c <ferror@plt+0x6ccc>
  408254:	ldr	x0, [sp, #72]
  408258:	lsl	x0, x0, #2
  40825c:	ldr	x1, [sp, #56]
  408260:	add	x0, x1, x0
  408264:	ldr	w3, [x0]
  408268:	ldr	x0, [sp, #72]
  40826c:	lsl	x0, x0, #2
  408270:	ldr	x1, [sp, #56]
  408274:	add	x19, x1, x0
  408278:	add	x0, sp, #0x47
  40827c:	mov	x2, x0
  408280:	mov	w1, #0x0                   	// #0
  408284:	mov	w0, w3
  408288:	bl	40809c <ferror@plt+0x6acc>
  40828c:	str	w0, [x19]
  408290:	ldr	x0, [sp, #72]
  408294:	add	x0, x0, #0x1
  408298:	str	x0, [sp, #72]
  40829c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4082a0:	add	x0, x0, #0x250
  4082a4:	ldr	x0, [x0]
  4082a8:	ldr	w1, [x0, #1128]
  4082ac:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4082b0:	add	x0, x0, #0x250
  4082b4:	ldr	x0, [x0]
  4082b8:	ldr	w0, [x0, #1132]
  4082bc:	cmp	w1, w0
  4082c0:	b.ne	4082d0 <ferror@plt+0x6d00>  // b.any
  4082c4:	ldrb	w0, [sp, #71]
  4082c8:	cmp	w0, #0x0
  4082cc:	b.ne	408254 <ferror@plt+0x6c84>  // b.any
  4082d0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4082d4:	add	x0, x0, #0x250
  4082d8:	ldr	x0, [x0]
  4082dc:	ldr	w1, [x0, #1128]
  4082e0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4082e4:	add	x0, x0, #0x250
  4082e8:	ldr	x0, [x0]
  4082ec:	ldr	w0, [x0, #1132]
  4082f0:	cmp	w1, w0
  4082f4:	b.eq	408300 <ferror@plt+0x6d30>  // b.none
  4082f8:	mov	w0, #0x8                   	// #8
  4082fc:	b	408304 <ferror@plt+0x6d34>
  408300:	mov	w0, #0x0                   	// #0
  408304:	ldr	x19, [sp, #16]
  408308:	ldp	x29, x30, [sp], #80
  40830c:	ret
  408310:	stp	x29, x30, [sp, #-80]!
  408314:	mov	x29, sp
  408318:	str	x19, [sp, #16]
  40831c:	str	x0, [sp, #56]
  408320:	str	x1, [sp, #48]
  408324:	str	x2, [sp, #40]
  408328:	strb	wzr, [sp, #71]
  40832c:	str	xzr, [sp, #72]
  408330:	b	408390 <ferror@plt+0x6dc0>
  408334:	ldr	x0, [sp, #72]
  408338:	lsl	x0, x0, #2
  40833c:	ldr	x1, [sp, #56]
  408340:	add	x0, x1, x0
  408344:	ldr	w3, [x0]
  408348:	ldr	x0, [sp, #72]
  40834c:	lsl	x0, x0, #2
  408350:	ldr	x1, [sp, #48]
  408354:	add	x0, x1, x0
  408358:	ldr	w4, [x0]
  40835c:	ldr	x0, [sp, #72]
  408360:	lsl	x0, x0, #2
  408364:	ldr	x1, [sp, #56]
  408368:	add	x19, x1, x0
  40836c:	add	x0, sp, #0x47
  408370:	mov	x2, x0
  408374:	mov	w1, w4
  408378:	mov	w0, w3
  40837c:	bl	40811c <ferror@plt+0x6b4c>
  408380:	str	w0, [x19]
  408384:	ldr	x0, [sp, #72]
  408388:	add	x0, x0, #0x1
  40838c:	str	x0, [sp, #72]
  408390:	adrp	x0, 435000 <ferror@plt+0x33a30>
  408394:	add	x0, x0, #0x250
  408398:	ldr	x0, [x0]
  40839c:	ldr	w1, [x0, #1128]
  4083a0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4083a4:	add	x0, x0, #0x250
  4083a8:	ldr	x0, [x0]
  4083ac:	ldr	w0, [x0, #1132]
  4083b0:	cmp	w1, w0
  4083b4:	b.ne	408414 <ferror@plt+0x6e44>  // b.any
  4083b8:	ldr	x1, [sp, #72]
  4083bc:	ldr	x0, [sp, #40]
  4083c0:	cmp	x1, x0
  4083c4:	b.cc	408334 <ferror@plt+0x6d64>  // b.lo, b.ul, b.last
  4083c8:	b	408414 <ferror@plt+0x6e44>
  4083cc:	ldr	x0, [sp, #72]
  4083d0:	lsl	x0, x0, #2
  4083d4:	ldr	x1, [sp, #56]
  4083d8:	add	x0, x1, x0
  4083dc:	ldr	w3, [x0]
  4083e0:	ldr	x0, [sp, #72]
  4083e4:	lsl	x0, x0, #2
  4083e8:	ldr	x1, [sp, #56]
  4083ec:	add	x19, x1, x0
  4083f0:	add	x0, sp, #0x47
  4083f4:	mov	x2, x0
  4083f8:	mov	w1, #0x0                   	// #0
  4083fc:	mov	w0, w3
  408400:	bl	40811c <ferror@plt+0x6b4c>
  408404:	str	w0, [x19]
  408408:	ldr	x0, [sp, #72]
  40840c:	add	x0, x0, #0x1
  408410:	str	x0, [sp, #72]
  408414:	adrp	x0, 435000 <ferror@plt+0x33a30>
  408418:	add	x0, x0, #0x250
  40841c:	ldr	x0, [x0]
  408420:	ldr	w1, [x0, #1128]
  408424:	adrp	x0, 435000 <ferror@plt+0x33a30>
  408428:	add	x0, x0, #0x250
  40842c:	ldr	x0, [x0]
  408430:	ldr	w0, [x0, #1132]
  408434:	cmp	w1, w0
  408438:	b.ne	408448 <ferror@plt+0x6e78>  // b.any
  40843c:	ldrb	w0, [sp, #71]
  408440:	cmp	w0, #0x0
  408444:	b.ne	4083cc <ferror@plt+0x6dfc>  // b.any
  408448:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40844c:	add	x0, x0, #0x250
  408450:	ldr	x0, [x0]
  408454:	ldr	w1, [x0, #1128]
  408458:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40845c:	add	x0, x0, #0x250
  408460:	ldr	x0, [x0]
  408464:	ldr	w0, [x0, #1132]
  408468:	cmp	w1, w0
  40846c:	b.eq	408478 <ferror@plt+0x6ea8>  // b.none
  408470:	mov	w0, #0x8                   	// #8
  408474:	b	40847c <ferror@plt+0x6eac>
  408478:	mov	w0, #0x0                   	// #0
  40847c:	ldr	x19, [sp, #16]
  408480:	ldp	x29, x30, [sp], #80
  408484:	ret
  408488:	stp	x29, x30, [sp, #-80]!
  40848c:	mov	x29, sp
  408490:	str	x0, [sp, #40]
  408494:	str	x1, [sp, #32]
  408498:	str	x2, [sp, #24]
  40849c:	str	xzr, [sp, #64]
  4084a0:	ldr	x0, [sp, #40]
  4084a4:	ldr	x0, [x0, #24]
  4084a8:	add	x1, x0, #0x1
  4084ac:	ldr	x0, [sp, #24]
  4084b0:	ldr	x0, [x0, #32]
  4084b4:	cmp	x1, x0
  4084b8:	b.ls	4084d4 <ferror@plt+0x6f04>  // b.plast
  4084bc:	ldr	x0, [sp, #40]
  4084c0:	ldr	x0, [x0, #24]
  4084c4:	add	x0, x0, #0x1
  4084c8:	mov	x1, x0
  4084cc:	ldr	x0, [sp, #24]
  4084d0:	bl	407d68 <ferror@plt+0x6798>
  4084d4:	ldr	x0, [sp, #24]
  4084d8:	ldr	x3, [x0]
  4084dc:	ldr	x0, [sp, #24]
  4084e0:	ldr	x0, [x0, #32]
  4084e4:	lsl	x0, x0, #2
  4084e8:	mov	x2, x0
  4084ec:	mov	w1, #0x0                   	// #0
  4084f0:	mov	x0, x3
  4084f4:	bl	401390 <memset@plt>
  4084f8:	str	xzr, [sp, #72]
  4084fc:	b	4085a8 <ferror@plt+0x6fd8>
  408500:	ldr	x0, [sp, #40]
  408504:	ldr	x1, [x0]
  408508:	ldr	x0, [sp, #72]
  40850c:	lsl	x0, x0, #2
  408510:	add	x0, x1, x0
  408514:	ldr	w0, [x0]
  408518:	sxtw	x1, w0
  40851c:	ldr	x0, [sp, #32]
  408520:	mul	x0, x1, x0
  408524:	ldr	x1, [sp, #64]
  408528:	add	x0, x1, x0
  40852c:	str	x0, [sp, #56]
  408530:	ldr	x1, [sp, #56]
  408534:	lsr	x2, x1, #9
  408538:	mov	x0, #0x5a53                	// #23123
  40853c:	movk	x0, #0xa09b, lsl #16
  408540:	movk	x0, #0xb82f, lsl #32
  408544:	movk	x0, #0x44, lsl #48
  408548:	umulh	x0, x2, x0
  40854c:	lsr	x0, x0, #11
  408550:	mov	x2, #0xca00                	// #51712
  408554:	movk	x2, #0x3b9a, lsl #16
  408558:	mul	x0, x0, x2
  40855c:	sub	x0, x1, x0
  408560:	ldr	x1, [sp, #24]
  408564:	ldr	x2, [x1]
  408568:	ldr	x1, [sp, #72]
  40856c:	lsl	x1, x1, #2
  408570:	add	x1, x2, x1
  408574:	str	w0, [x1]
  408578:	ldr	x0, [sp, #56]
  40857c:	lsr	x1, x0, #9
  408580:	mov	x0, #0x5a53                	// #23123
  408584:	movk	x0, #0xa09b, lsl #16
  408588:	movk	x0, #0xb82f, lsl #32
  40858c:	movk	x0, #0x44, lsl #48
  408590:	umulh	x0, x1, x0
  408594:	lsr	x0, x0, #11
  408598:	str	x0, [sp, #64]
  40859c:	ldr	x0, [sp, #72]
  4085a0:	add	x0, x0, #0x1
  4085a4:	str	x0, [sp, #72]
  4085a8:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4085ac:	add	x0, x0, #0x250
  4085b0:	ldr	x0, [x0]
  4085b4:	ldr	w1, [x0, #1128]
  4085b8:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4085bc:	add	x0, x0, #0x250
  4085c0:	ldr	x0, [x0]
  4085c4:	ldr	w0, [x0, #1132]
  4085c8:	cmp	w1, w0
  4085cc:	b.ne	4085e4 <ferror@plt+0x7014>  // b.any
  4085d0:	ldr	x0, [sp, #40]
  4085d4:	ldr	x0, [x0, #24]
  4085d8:	ldr	x1, [sp, #72]
  4085dc:	cmp	x1, x0
  4085e0:	b.cc	408500 <ferror@plt+0x6f30>  // b.lo, b.ul, b.last
  4085e4:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4085e8:	add	x0, x0, #0x250
  4085ec:	ldr	x0, [x0]
  4085f0:	ldr	w1, [x0, #1128]
  4085f4:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4085f8:	add	x0, x0, #0x250
  4085fc:	ldr	x0, [x0]
  408600:	ldr	w0, [x0, #1132]
  408604:	cmp	w1, w0
  408608:	b.ne	408660 <ferror@plt+0x7090>  // b.any
  40860c:	ldr	x0, [sp, #24]
  408610:	ldr	x1, [x0]
  408614:	ldr	x0, [sp, #72]
  408618:	lsl	x0, x0, #2
  40861c:	add	x0, x1, x0
  408620:	ldr	x1, [sp, #64]
  408624:	str	w1, [x0]
  408628:	ldr	x0, [sp, #40]
  40862c:	ldr	x1, [x0, #24]
  408630:	ldr	x0, [sp, #24]
  408634:	str	x1, [x0, #24]
  408638:	ldr	x0, [sp, #24]
  40863c:	ldr	x1, [x0, #24]
  408640:	ldr	x0, [sp, #64]
  408644:	cmp	x0, #0x0
  408648:	cset	w0, ne  // ne = any
  40864c:	and	w0, w0, #0xff
  408650:	and	x0, x0, #0xff
  408654:	add	x1, x1, x0
  408658:	ldr	x0, [sp, #24]
  40865c:	str	x1, [x0, #24]
  408660:	ldr	x0, [sp, #24]
  408664:	bl	407e88 <ferror@plt+0x68b8>
  408668:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40866c:	add	x0, x0, #0x250
  408670:	ldr	x0, [x0]
  408674:	ldr	w1, [x0, #1128]
  408678:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40867c:	add	x0, x0, #0x250
  408680:	ldr	x0, [x0]
  408684:	ldr	w0, [x0, #1132]
  408688:	cmp	w1, w0
  40868c:	b.eq	408698 <ferror@plt+0x70c8>  // b.none
  408690:	mov	w0, #0x8                   	// #8
  408694:	b	40869c <ferror@plt+0x70cc>
  408698:	mov	w0, #0x0                   	// #0
  40869c:	ldp	x29, x30, [sp], #80
  4086a0:	ret
  4086a4:	stp	x29, x30, [sp, #-80]!
  4086a8:	mov	x29, sp
  4086ac:	str	x0, [sp, #40]
  4086b0:	str	x1, [sp, #32]
  4086b4:	str	x2, [sp, #24]
  4086b8:	str	x3, [sp, #16]
  4086bc:	str	xzr, [sp, #64]
  4086c0:	ldr	x0, [sp, #40]
  4086c4:	ldr	x0, [x0, #24]
  4086c8:	sub	x0, x0, #0x1
  4086cc:	str	x0, [sp, #72]
  4086d0:	b	408758 <ferror@plt+0x7188>
  4086d4:	ldr	x0, [sp, #40]
  4086d8:	ldr	x1, [x0]
  4086dc:	ldr	x0, [sp, #72]
  4086e0:	lsl	x0, x0, #2
  4086e4:	add	x0, x1, x0
  4086e8:	ldr	w0, [x0]
  4086ec:	sxtw	x1, w0
  4086f0:	ldr	x2, [sp, #64]
  4086f4:	mov	x0, #0xca00                	// #51712
  4086f8:	movk	x0, #0x3b9a, lsl #16
  4086fc:	mul	x0, x2, x0
  408700:	add	x0, x1, x0
  408704:	str	x0, [sp, #56]
  408708:	ldr	x1, [sp, #56]
  40870c:	ldr	x0, [sp, #32]
  408710:	udiv	x2, x1, x0
  408714:	ldr	x0, [sp, #24]
  408718:	ldr	x1, [x0]
  40871c:	ldr	x0, [sp, #72]
  408720:	lsl	x0, x0, #2
  408724:	add	x0, x1, x0
  408728:	mov	w1, w2
  40872c:	str	w1, [x0]
  408730:	ldr	x0, [sp, #56]
  408734:	ldr	x1, [sp, #32]
  408738:	udiv	x2, x0, x1
  40873c:	ldr	x1, [sp, #32]
  408740:	mul	x1, x2, x1
  408744:	sub	x0, x0, x1
  408748:	str	x0, [sp, #64]
  40874c:	ldr	x0, [sp, #72]
  408750:	sub	x0, x0, #0x1
  408754:	str	x0, [sp, #72]
  408758:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40875c:	add	x0, x0, #0x250
  408760:	ldr	x0, [x0]
  408764:	ldr	w1, [x0, #1128]
  408768:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40876c:	add	x0, x0, #0x250
  408770:	ldr	x0, [x0]
  408774:	ldr	w0, [x0, #1132]
  408778:	cmp	w1, w0
  40877c:	b.ne	408794 <ferror@plt+0x71c4>  // b.any
  408780:	ldr	x0, [sp, #40]
  408784:	ldr	x0, [x0, #24]
  408788:	ldr	x1, [sp, #72]
  40878c:	cmp	x1, x0
  408790:	b.cc	4086d4 <ferror@plt+0x7104>  // b.lo, b.ul, b.last
  408794:	ldr	x0, [sp, #40]
  408798:	ldr	x1, [x0, #24]
  40879c:	ldr	x0, [sp, #24]
  4087a0:	str	x1, [x0, #24]
  4087a4:	ldr	x0, [sp, #24]
  4087a8:	bl	407e88 <ferror@plt+0x68b8>
  4087ac:	ldr	x0, [sp, #16]
  4087b0:	ldr	x1, [sp, #64]
  4087b4:	str	x1, [x0]
  4087b8:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4087bc:	add	x0, x0, #0x250
  4087c0:	ldr	x0, [x0]
  4087c4:	ldr	w1, [x0, #1128]
  4087c8:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4087cc:	add	x0, x0, #0x250
  4087d0:	ldr	x0, [x0]
  4087d4:	ldr	w0, [x0, #1132]
  4087d8:	cmp	w1, w0
  4087dc:	b.eq	4087e8 <ferror@plt+0x7218>  // b.none
  4087e0:	mov	w0, #0x8                   	// #8
  4087e4:	b	4087ec <ferror@plt+0x721c>
  4087e8:	mov	w0, #0x0                   	// #0
  4087ec:	ldp	x29, x30, [sp], #80
  4087f0:	ret
  4087f4:	stp	x29, x30, [sp, #-64]!
  4087f8:	mov	x29, sp
  4087fc:	str	x0, [sp, #40]
  408800:	str	x1, [sp, #32]
  408804:	str	x2, [sp, #24]
  408808:	str	wzr, [sp, #52]
  40880c:	ldr	x0, [sp, #24]
  408810:	sub	x0, x0, #0x1
  408814:	str	x0, [sp, #56]
  408818:	b	408828 <ferror@plt+0x7258>
  40881c:	ldr	x0, [sp, #56]
  408820:	sub	x0, x0, #0x1
  408824:	str	x0, [sp, #56]
  408828:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40882c:	add	x0, x0, #0x250
  408830:	ldr	x0, [x0]
  408834:	ldr	w1, [x0, #1128]
  408838:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40883c:	add	x0, x0, #0x250
  408840:	ldr	x0, [x0]
  408844:	ldr	w0, [x0, #1132]
  408848:	cmp	w1, w0
  40884c:	b.ne	40889c <ferror@plt+0x72cc>  // b.any
  408850:	ldr	x1, [sp, #56]
  408854:	ldr	x0, [sp, #24]
  408858:	cmp	x1, x0
  40885c:	b.cs	40889c <ferror@plt+0x72cc>  // b.hs, b.nlast
  408860:	ldr	x0, [sp, #56]
  408864:	lsl	x0, x0, #2
  408868:	ldr	x1, [sp, #40]
  40886c:	add	x0, x1, x0
  408870:	ldr	w1, [x0]
  408874:	ldr	x0, [sp, #56]
  408878:	lsl	x0, x0, #2
  40887c:	ldr	x2, [sp, #32]
  408880:	add	x0, x2, x0
  408884:	ldr	w0, [x0]
  408888:	sub	w0, w1, w0
  40888c:	str	w0, [sp, #52]
  408890:	ldr	w0, [sp, #52]
  408894:	cmp	w0, #0x0
  408898:	b.eq	40881c <ferror@plt+0x724c>  // b.none
  40889c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4088a0:	add	x0, x0, #0x250
  4088a4:	ldr	x0, [x0]
  4088a8:	ldr	w1, [x0, #1128]
  4088ac:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4088b0:	add	x0, x0, #0x250
  4088b4:	ldr	x0, [x0]
  4088b8:	ldr	w0, [x0, #1132]
  4088bc:	cmp	w1, w0
  4088c0:	b.ne	4088e8 <ferror@plt+0x7318>  // b.any
  4088c4:	ldr	x0, [sp, #56]
  4088c8:	add	x2, x0, #0x1
  4088cc:	ldr	w0, [sp, #52]
  4088d0:	lsr	w0, w0, #31
  4088d4:	and	w0, w0, #0xff
  4088d8:	mov	w1, w0
  4088dc:	mov	x0, x2
  4088e0:	bl	407cc0 <ferror@plt+0x66f0>
  4088e4:	b	4088ec <ferror@plt+0x731c>
  4088e8:	mov	x0, #0x8000000000000000    	// #-9223372036854775808
  4088ec:	ldp	x29, x30, [sp], #64
  4088f0:	ret
  4088f4:	stp	x29, x30, [sp, #-112]!
  4088f8:	mov	x29, sp
  4088fc:	str	x0, [sp, #24]
  408900:	str	x1, [sp, #16]
  408904:	strb	wzr, [sp, #71]
  408908:	ldr	x1, [sp, #24]
  40890c:	ldr	x0, [sp, #16]
  408910:	cmp	x1, x0
  408914:	b.ne	408920 <ferror@plt+0x7350>  // b.any
  408918:	mov	x0, #0x0                   	// #0
  40891c:	b	408c88 <ferror@plt+0x76b8>
  408920:	ldr	x0, [sp, #24]
  408924:	ldr	x0, [x0, #24]
  408928:	cmp	x0, #0x0
  40892c:	b.ne	40897c <ferror@plt+0x73ac>  // b.any
  408930:	ldr	x0, [sp, #16]
  408934:	ldr	x0, [x0, #24]
  408938:	cmp	x0, #0x0
  40893c:	cset	w0, ne  // ne = any
  408940:	and	w0, w0, #0xff
  408944:	and	x2, x0, #0xff
  408948:	ldr	x0, [sp, #16]
  40894c:	ldrb	w0, [x0, #40]
  408950:	cmp	w0, #0x0
  408954:	cset	w0, ne  // ne = any
  408958:	and	w0, w0, #0xff
  40895c:	eor	w0, w0, #0x1
  408960:	and	w0, w0, #0xff
  408964:	and	w0, w0, #0x1
  408968:	and	w0, w0, #0xff
  40896c:	mov	w1, w0
  408970:	mov	x0, x2
  408974:	bl	407cc0 <ferror@plt+0x66f0>
  408978:	b	408c88 <ferror@plt+0x76b8>
  40897c:	ldr	x0, [sp, #16]
  408980:	ldr	x0, [x0, #24]
  408984:	cmp	x0, #0x0
  408988:	b.ne	408998 <ferror@plt+0x73c8>  // b.any
  40898c:	ldr	x0, [sp, #24]
  408990:	bl	407cec <ferror@plt+0x671c>
  408994:	b	408c88 <ferror@plt+0x76b8>
  408998:	ldr	x0, [sp, #24]
  40899c:	ldrb	w0, [x0, #40]
  4089a0:	cmp	w0, #0x0
  4089a4:	b.eq	4089cc <ferror@plt+0x73fc>  // b.none
  4089a8:	ldr	x0, [sp, #16]
  4089ac:	ldrb	w0, [x0, #40]
  4089b0:	cmp	w0, #0x0
  4089b4:	b.eq	4089c4 <ferror@plt+0x73f4>  // b.none
  4089b8:	mov	w0, #0x1                   	// #1
  4089bc:	strb	w0, [sp, #71]
  4089c0:	b	4089e4 <ferror@plt+0x7414>
  4089c4:	mov	x0, #0xffffffffffffffff    	// #-1
  4089c8:	b	408c88 <ferror@plt+0x76b8>
  4089cc:	ldr	x0, [sp, #16]
  4089d0:	ldrb	w0, [x0, #40]
  4089d4:	cmp	w0, #0x0
  4089d8:	b.eq	4089e4 <ferror@plt+0x7414>  // b.none
  4089dc:	mov	x0, #0x1                   	// #1
  4089e0:	b	408c88 <ferror@plt+0x76b8>
  4089e4:	ldr	x0, [sp, #24]
  4089e8:	bl	407d2c <ferror@plt+0x675c>
  4089ec:	str	x0, [sp, #56]
  4089f0:	ldr	x0, [sp, #16]
  4089f4:	bl	407d2c <ferror@plt+0x675c>
  4089f8:	str	x0, [sp, #48]
  4089fc:	ldr	x1, [sp, #56]
  408a00:	ldr	x0, [sp, #48]
  408a04:	sub	x0, x1, x0
  408a08:	str	x0, [sp, #56]
  408a0c:	ldr	x0, [sp, #24]
  408a10:	ldr	x1, [x0, #8]
  408a14:	ldr	x0, [sp, #16]
  408a18:	ldr	x0, [x0, #8]
  408a1c:	cmp	x1, x0
  408a20:	cset	w0, hi  // hi = pmore
  408a24:	strb	w0, [sp, #47]
  408a28:	ldr	x0, [sp, #56]
  408a2c:	cmp	x0, #0x0
  408a30:	b.eq	408a54 <ferror@plt+0x7484>  // b.none
  408a34:	ldrb	w0, [sp, #71]
  408a38:	cmp	w0, #0x0
  408a3c:	b.eq	408a4c <ferror@plt+0x747c>  // b.none
  408a40:	ldr	x0, [sp, #56]
  408a44:	neg	x0, x0
  408a48:	b	408c88 <ferror@plt+0x76b8>
  408a4c:	ldr	x0, [sp, #56]
  408a50:	b	408c88 <ferror@plt+0x76b8>
  408a54:	ldrb	w0, [sp, #47]
  408a58:	cmp	w0, #0x0
  408a5c:	b.eq	408aac <ferror@plt+0x74dc>  // b.none
  408a60:	ldr	x0, [sp, #16]
  408a64:	ldr	x0, [x0, #8]
  408a68:	str	x0, [sp, #96]
  408a6c:	ldr	x0, [sp, #24]
  408a70:	ldr	x1, [x0, #8]
  408a74:	ldr	x0, [sp, #16]
  408a78:	ldr	x0, [x0, #8]
  408a7c:	sub	x0, x1, x0
  408a80:	str	x0, [sp, #88]
  408a84:	ldr	x0, [sp, #24]
  408a88:	ldr	x1, [x0]
  408a8c:	ldr	x0, [sp, #88]
  408a90:	lsl	x0, x0, #2
  408a94:	add	x0, x1, x0
  408a98:	str	x0, [sp, #80]
  408a9c:	ldr	x0, [sp, #16]
  408aa0:	ldr	x0, [x0]
  408aa4:	str	x0, [sp, #72]
  408aa8:	b	408af4 <ferror@plt+0x7524>
  408aac:	ldr	x0, [sp, #24]
  408ab0:	ldr	x0, [x0, #8]
  408ab4:	str	x0, [sp, #96]
  408ab8:	ldr	x0, [sp, #16]
  408abc:	ldr	x1, [x0, #8]
  408ac0:	ldr	x0, [sp, #24]
  408ac4:	ldr	x0, [x0, #8]
  408ac8:	sub	x0, x1, x0
  408acc:	str	x0, [sp, #88]
  408ad0:	ldr	x0, [sp, #16]
  408ad4:	ldr	x1, [x0]
  408ad8:	ldr	x0, [sp, #88]
  408adc:	lsl	x0, x0, #2
  408ae0:	add	x0, x1, x0
  408ae4:	str	x0, [sp, #80]
  408ae8:	ldr	x0, [sp, #24]
  408aec:	ldr	x0, [x0]
  408af0:	str	x0, [sp, #72]
  408af4:	ldr	x1, [sp, #48]
  408af8:	ldr	x0, [sp, #96]
  408afc:	add	x0, x1, x0
  408b00:	mov	x2, x0
  408b04:	ldr	x1, [sp, #72]
  408b08:	ldr	x0, [sp, #80]
  408b0c:	bl	4087f4 <ferror@plt+0x7224>
  408b10:	str	x0, [sp, #32]
  408b14:	ldr	x1, [sp, #32]
  408b18:	mov	x0, #0x8000000000000000    	// #-9223372036854775808
  408b1c:	cmp	x1, x0
  408b20:	b.ne	408b2c <ferror@plt+0x755c>  // b.any
  408b24:	ldr	x0, [sp, #32]
  408b28:	b	408c88 <ferror@plt+0x76b8>
  408b2c:	ldr	x0, [sp, #32]
  408b30:	cmp	x0, #0x0
  408b34:	b.eq	408b84 <ferror@plt+0x75b4>  // b.none
  408b38:	ldr	x2, [sp, #32]
  408b3c:	ldrb	w0, [sp, #47]
  408b40:	cmp	w0, #0x0
  408b44:	cset	w0, ne  // ne = any
  408b48:	and	w0, w0, #0xff
  408b4c:	eor	w0, w0, #0x1
  408b50:	and	w1, w0, #0xff
  408b54:	ldrb	w0, [sp, #71]
  408b58:	cmp	w0, #0x0
  408b5c:	cset	w0, ne  // ne = any
  408b60:	and	w0, w0, #0xff
  408b64:	eor	w0, w1, w0
  408b68:	and	w0, w0, #0xff
  408b6c:	and	w0, w0, #0x1
  408b70:	and	w0, w0, #0xff
  408b74:	mov	w1, w0
  408b78:	mov	x0, x2
  408b7c:	bl	407cc0 <ferror@plt+0x66f0>
  408b80:	b	408c88 <ferror@plt+0x76b8>
  408b84:	ldr	x0, [sp, #88]
  408b88:	lsl	x0, x0, #2
  408b8c:	neg	x0, x0
  408b90:	ldr	x1, [sp, #80]
  408b94:	add	x0, x1, x0
  408b98:	str	x0, [sp, #80]
  408b9c:	ldr	x0, [sp, #88]
  408ba0:	sub	x0, x0, #0x1
  408ba4:	str	x0, [sp, #104]
  408ba8:	b	408c1c <ferror@plt+0x764c>
  408bac:	ldr	x0, [sp, #104]
  408bb0:	lsl	x0, x0, #2
  408bb4:	ldr	x1, [sp, #80]
  408bb8:	add	x0, x1, x0
  408bbc:	ldr	w0, [x0]
  408bc0:	cmp	w0, #0x0
  408bc4:	b.eq	408c10 <ferror@plt+0x7640>  // b.none
  408bc8:	ldrb	w0, [sp, #47]
  408bcc:	cmp	w0, #0x0
  408bd0:	cset	w0, ne  // ne = any
  408bd4:	and	w0, w0, #0xff
  408bd8:	eor	w0, w0, #0x1
  408bdc:	and	w1, w0, #0xff
  408be0:	ldrb	w0, [sp, #71]
  408be4:	cmp	w0, #0x0
  408be8:	cset	w0, ne  // ne = any
  408bec:	and	w0, w0, #0xff
  408bf0:	eor	w0, w1, w0
  408bf4:	and	w0, w0, #0xff
  408bf8:	and	w0, w0, #0x1
  408bfc:	and	w0, w0, #0xff
  408c00:	mov	w1, w0
  408c04:	mov	x0, #0x1                   	// #1
  408c08:	bl	407cc0 <ferror@plt+0x66f0>
  408c0c:	b	408c88 <ferror@plt+0x76b8>
  408c10:	ldr	x0, [sp, #104]
  408c14:	sub	x0, x0, #0x1
  408c18:	str	x0, [sp, #104]
  408c1c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  408c20:	add	x0, x0, #0x250
  408c24:	ldr	x0, [x0]
  408c28:	ldr	w1, [x0, #1128]
  408c2c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  408c30:	add	x0, x0, #0x250
  408c34:	ldr	x0, [x0]
  408c38:	ldr	w0, [x0, #1132]
  408c3c:	cmp	w1, w0
  408c40:	b.ne	408c54 <ferror@plt+0x7684>  // b.any
  408c44:	ldr	x1, [sp, #104]
  408c48:	ldr	x0, [sp, #88]
  408c4c:	cmp	x1, x0
  408c50:	b.cc	408bac <ferror@plt+0x75dc>  // b.lo, b.ul, b.last
  408c54:	adrp	x0, 435000 <ferror@plt+0x33a30>
  408c58:	add	x0, x0, #0x250
  408c5c:	ldr	x0, [x0]
  408c60:	ldr	w1, [x0, #1128]
  408c64:	adrp	x0, 435000 <ferror@plt+0x33a30>
  408c68:	add	x0, x0, #0x250
  408c6c:	ldr	x0, [x0]
  408c70:	ldr	w0, [x0, #1132]
  408c74:	cmp	w1, w0
  408c78:	b.eq	408c84 <ferror@plt+0x76b4>  // b.none
  408c7c:	mov	x0, #0x8000000000000000    	// #-9223372036854775808
  408c80:	b	408c88 <ferror@plt+0x76b8>
  408c84:	mov	x0, #0x0                   	// #0
  408c88:	ldp	x29, x30, [sp], #112
  408c8c:	ret
  408c90:	stp	x29, x30, [sp, #-64]!
  408c94:	mov	x29, sp
  408c98:	str	x19, [sp, #16]
  408c9c:	str	x0, [sp, #40]
  408ca0:	str	x1, [sp, #32]
  408ca4:	ldr	x0, [sp, #32]
  408ca8:	cmp	x0, #0x0
  408cac:	b.eq	408e58 <ferror@plt+0x7888>  // b.none
  408cb0:	ldr	x0, [sp, #40]
  408cb4:	ldr	x0, [x0, #8]
  408cb8:	cmp	x0, #0x0
  408cbc:	b.eq	408d04 <ferror@plt+0x7734>  // b.none
  408cc0:	ldr	x0, [sp, #40]
  408cc4:	ldr	x19, [x0, #8]
  408cc8:	ldr	x0, [sp, #40]
  408ccc:	ldr	x1, [x0, #16]
  408cd0:	ldr	x0, [sp, #32]
  408cd4:	sub	x0, x1, x0
  408cd8:	mov	x1, #0x8                   	// #8
  408cdc:	bl	41103c <ferror@plt+0xfa6c>
  408ce0:	mov	x1, x0
  408ce4:	mov	x0, #0xe38f                	// #58255
  408ce8:	movk	x0, #0x8e38, lsl #16
  408cec:	movk	x0, #0x38e3, lsl #32
  408cf0:	movk	x0, #0xe38e, lsl #48
  408cf4:	umulh	x0, x1, x0
  408cf8:	lsr	x0, x0, #3
  408cfc:	sub	x0, x19, x0
  408d00:	b	408d08 <ferror@plt+0x7738>
  408d04:	mov	x0, #0x0                   	// #0
  408d08:	str	x0, [sp, #56]
  408d0c:	ldr	x0, [sp, #40]
  408d10:	ldr	x1, [x0, #16]
  408d14:	ldr	x0, [sp, #32]
  408d18:	sub	x1, x1, x0
  408d1c:	ldr	x0, [sp, #40]
  408d20:	str	x1, [x0, #16]
  408d24:	ldr	x0, [sp, #40]
  408d28:	ldr	x1, [x0, #8]
  408d2c:	ldr	x0, [sp, #56]
  408d30:	sub	x1, x1, x0
  408d34:	ldr	x0, [sp, #40]
  408d38:	str	x1, [x0, #8]
  408d3c:	ldr	x0, [sp, #40]
  408d40:	ldr	x0, [x0, #24]
  408d44:	cmp	x0, #0x0
  408d48:	b.eq	408e5c <ferror@plt+0x788c>  // b.none
  408d4c:	ldr	x0, [sp, #40]
  408d50:	ldr	x1, [x0, #16]
  408d54:	mov	x0, #0xe38f                	// #58255
  408d58:	movk	x0, #0x8e38, lsl #16
  408d5c:	movk	x0, #0x38e3, lsl #32
  408d60:	movk	x0, #0xe38e, lsl #48
  408d64:	umulh	x0, x1, x0
  408d68:	lsr	x2, x0, #3
  408d6c:	mov	x0, x2
  408d70:	lsl	x0, x0, #3
  408d74:	add	x0, x0, x2
  408d78:	sub	x0, x1, x0
  408d7c:	str	x0, [sp, #48]
  408d80:	ldr	x0, [sp, #48]
  408d84:	cmp	x0, #0x0
  408d88:	b.eq	408d9c <ferror@plt+0x77cc>  // b.none
  408d8c:	mov	x1, #0x9                   	// #9
  408d90:	ldr	x0, [sp, #48]
  408d94:	sub	x0, x1, x0
  408d98:	b	408da0 <ferror@plt+0x77d0>
  408d9c:	mov	x0, #0x0                   	// #0
  408da0:	str	x0, [sp, #48]
  408da4:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  408da8:	add	x0, x0, #0x2d0
  408dac:	ldr	x1, [sp, #48]
  408db0:	ldr	x0, [x0, x1, lsl #3]
  408db4:	str	x0, [sp, #48]
  408db8:	ldr	x0, [sp, #40]
  408dbc:	ldr	x1, [x0, #24]
  408dc0:	ldr	x0, [sp, #56]
  408dc4:	sub	x1, x1, x0
  408dc8:	ldr	x0, [sp, #40]
  408dcc:	str	x1, [x0, #24]
  408dd0:	ldr	x0, [sp, #40]
  408dd4:	ldr	x3, [x0]
  408dd8:	ldr	x0, [sp, #40]
  408ddc:	ldr	x1, [x0]
  408de0:	ldr	x0, [sp, #56]
  408de4:	lsl	x0, x0, #2
  408de8:	add	x1, x1, x0
  408dec:	ldr	x0, [sp, #40]
  408df0:	ldr	x0, [x0, #24]
  408df4:	lsl	x0, x0, #2
  408df8:	mov	x2, x0
  408dfc:	mov	x0, x3
  408e00:	bl	401280 <memmove@plt>
  408e04:	ldr	x0, [sp, #40]
  408e08:	ldr	x0, [x0, #24]
  408e0c:	cmp	x0, #0x0
  408e10:	b.eq	408e4c <ferror@plt+0x787c>  // b.none
  408e14:	ldr	x0, [sp, #40]
  408e18:	ldr	x0, [x0]
  408e1c:	ldr	w2, [x0]
  408e20:	ldr	x0, [sp, #40]
  408e24:	ldr	x0, [x0]
  408e28:	ldr	w0, [x0]
  408e2c:	ldr	x1, [sp, #48]
  408e30:	sdiv	w3, w0, w1
  408e34:	mul	w1, w3, w1
  408e38:	sub	w1, w0, w1
  408e3c:	ldr	x0, [sp, #40]
  408e40:	ldr	x0, [x0]
  408e44:	sub	w1, w2, w1
  408e48:	str	w1, [x0]
  408e4c:	ldr	x0, [sp, #40]
  408e50:	bl	407e88 <ferror@plt+0x68b8>
  408e54:	b	408e5c <ferror@plt+0x788c>
  408e58:	nop
  408e5c:	ldr	x19, [sp, #16]
  408e60:	ldp	x29, x30, [sp], #64
  408e64:	ret
  408e68:	stp	x29, x30, [sp, #-48]!
  408e6c:	mov	x29, sp
  408e70:	str	x0, [sp, #24]
  408e74:	str	x1, [sp, #16]
  408e78:	ldr	x0, [sp, #16]
  408e7c:	cmp	x0, #0x0
  408e80:	b.eq	408fbc <ferror@plt+0x79ec>  // b.none
  408e84:	ldr	x0, [sp, #24]
  408e88:	ldr	x0, [x0, #24]
  408e8c:	cmp	x0, #0x0
  408e90:	b.ne	408eb0 <ferror@plt+0x78e0>  // b.any
  408e94:	ldr	x0, [sp, #24]
  408e98:	ldr	x1, [x0, #16]
  408e9c:	ldr	x0, [sp, #16]
  408ea0:	add	x1, x1, x0
  408ea4:	ldr	x0, [sp, #24]
  408ea8:	str	x1, [x0, #16]
  408eac:	b	408fc0 <ferror@plt+0x79f0>
  408eb0:	ldr	x0, [sp, #24]
  408eb4:	ldr	x1, [x0, #16]
  408eb8:	ldr	x0, [sp, #16]
  408ebc:	add	x0, x1, x0
  408ec0:	mov	x1, #0x8                   	// #8
  408ec4:	bl	41103c <ferror@plt+0xfa6c>
  408ec8:	mov	x1, x0
  408ecc:	mov	x0, #0xe38f                	// #58255
  408ed0:	movk	x0, #0x8e38, lsl #16
  408ed4:	movk	x0, #0x38e3, lsl #32
  408ed8:	movk	x0, #0xe38e, lsl #48
  408edc:	umulh	x0, x1, x0
  408ee0:	lsr	x1, x0, #3
  408ee4:	ldr	x0, [sp, #24]
  408ee8:	ldr	x0, [x0, #8]
  408eec:	sub	x0, x1, x0
  408ef0:	str	x0, [sp, #40]
  408ef4:	ldr	x0, [sp, #40]
  408ef8:	cmp	x0, #0x0
  408efc:	b.eq	408f70 <ferror@plt+0x79a0>  // b.none
  408f00:	ldr	x0, [sp, #24]
  408f04:	ldr	x0, [x0, #24]
  408f08:	ldr	x1, [sp, #40]
  408f0c:	bl	41103c <ferror@plt+0xfa6c>
  408f10:	mov	x1, x0
  408f14:	ldr	x0, [sp, #24]
  408f18:	bl	407d68 <ferror@plt+0x6798>
  408f1c:	ldr	x0, [sp, #24]
  408f20:	ldr	x1, [x0]
  408f24:	ldr	x0, [sp, #40]
  408f28:	lsl	x0, x0, #2
  408f2c:	add	x3, x1, x0
  408f30:	ldr	x0, [sp, #24]
  408f34:	ldr	x1, [x0]
  408f38:	ldr	x0, [sp, #24]
  408f3c:	ldr	x0, [x0, #24]
  408f40:	lsl	x0, x0, #2
  408f44:	mov	x2, x0
  408f48:	mov	x0, x3
  408f4c:	bl	401280 <memmove@plt>
  408f50:	ldr	x0, [sp, #24]
  408f54:	ldr	x3, [x0]
  408f58:	ldr	x0, [sp, #40]
  408f5c:	lsl	x0, x0, #2
  408f60:	mov	x2, x0
  408f64:	mov	w1, #0x0                   	// #0
  408f68:	mov	x0, x3
  408f6c:	bl	401390 <memset@plt>
  408f70:	ldr	x0, [sp, #24]
  408f74:	ldr	x1, [x0, #8]
  408f78:	ldr	x0, [sp, #40]
  408f7c:	add	x1, x1, x0
  408f80:	ldr	x0, [sp, #24]
  408f84:	str	x1, [x0, #8]
  408f88:	ldr	x0, [sp, #24]
  408f8c:	ldr	x1, [x0, #16]
  408f90:	ldr	x0, [sp, #16]
  408f94:	add	x1, x1, x0
  408f98:	ldr	x0, [sp, #24]
  408f9c:	str	x1, [x0, #16]
  408fa0:	ldr	x0, [sp, #24]
  408fa4:	ldr	x1, [x0, #24]
  408fa8:	ldr	x0, [sp, #40]
  408fac:	add	x1, x1, x0
  408fb0:	ldr	x0, [sp, #24]
  408fb4:	str	x1, [x0, #24]
  408fb8:	b	408fc0 <ferror@plt+0x79f0>
  408fbc:	nop
  408fc0:	ldp	x29, x30, [sp], #48
  408fc4:	ret
  408fc8:	stp	x29, x30, [sp, #-48]!
  408fcc:	mov	x29, sp
  408fd0:	str	x0, [sp, #40]
  408fd4:	str	x1, [sp, #32]
  408fd8:	strb	w2, [sp, #31]
  408fdc:	strb	w3, [sp, #30]
  408fe0:	ldr	x0, [sp, #40]
  408fe4:	ldr	x0, [x0, #16]
  408fe8:	ldr	x1, [sp, #32]
  408fec:	cmp	x1, x0
  408ff0:	b.ls	409014 <ferror@plt+0x7a44>  // b.plast
  408ff4:	ldr	x0, [sp, #40]
  408ff8:	ldr	x0, [x0, #16]
  408ffc:	ldr	x1, [sp, #32]
  409000:	sub	x0, x1, x0
  409004:	mov	x1, x0
  409008:	ldr	x0, [sp, #40]
  40900c:	bl	408e68 <ferror@plt+0x7898>
  409010:	b	409030 <ferror@plt+0x7a60>
  409014:	ldr	x0, [sp, #40]
  409018:	ldr	x1, [x0, #16]
  40901c:	ldr	x0, [sp, #32]
  409020:	sub	x0, x1, x0
  409024:	mov	x1, x0
  409028:	ldr	x0, [sp, #40]
  40902c:	bl	408c90 <ferror@plt+0x76c0>
  409030:	ldr	x0, [sp, #40]
  409034:	bl	407e88 <ferror@plt+0x68b8>
  409038:	ldr	x0, [sp, #40]
  40903c:	ldr	x0, [x0, #24]
  409040:	cmp	x0, #0x0
  409044:	b.eq	409090 <ferror@plt+0x7ac0>  // b.none
  409048:	ldrb	w0, [sp, #31]
  40904c:	cmp	w0, #0x0
  409050:	cset	w0, ne  // ne = any
  409054:	and	w0, w0, #0xff
  409058:	eor	w0, w0, #0x1
  40905c:	and	w1, w0, #0xff
  409060:	ldrb	w0, [sp, #30]
  409064:	cmp	w0, #0x0
  409068:	cset	w0, ne  // ne = any
  40906c:	and	w0, w0, #0xff
  409070:	eor	w0, w0, #0x1
  409074:	and	w0, w0, #0xff
  409078:	eor	w0, w1, w0
  40907c:	and	w0, w0, #0xff
  409080:	and	w0, w0, #0x1
  409084:	and	w1, w0, #0xff
  409088:	ldr	x0, [sp, #40]
  40908c:	strb	w1, [x0, #40]
  409090:	nop
  409094:	ldp	x29, x30, [sp], #48
  409098:	ret
  40909c:	stp	x29, x30, [sp, #-48]!
  4090a0:	mov	x29, sp
  4090a4:	str	x0, [sp, #40]
  4090a8:	str	x1, [sp, #32]
  4090ac:	str	x2, [sp, #24]
  4090b0:	str	x3, [sp, #16]
  4090b4:	ldr	x0, [sp, #40]
  4090b8:	ldr	x0, [x0, #24]
  4090bc:	ldr	x1, [sp, #32]
  4090c0:	cmp	x1, x0
  4090c4:	b.cs	409188 <ferror@plt+0x7bb8>  // b.hs, b.nlast
  4090c8:	ldr	x0, [sp, #40]
  4090cc:	ldr	x1, [x0, #24]
  4090d0:	ldr	x0, [sp, #32]
  4090d4:	sub	x1, x1, x0
  4090d8:	ldr	x0, [sp, #16]
  4090dc:	str	x1, [x0, #24]
  4090e0:	ldr	x0, [sp, #24]
  4090e4:	ldr	x1, [sp, #32]
  4090e8:	str	x1, [x0, #24]
  4090ec:	ldr	x0, [sp, #16]
  4090f0:	str	xzr, [x0, #8]
  4090f4:	ldr	x0, [sp, #16]
  4090f8:	ldr	x1, [x0, #8]
  4090fc:	ldr	x0, [sp, #16]
  409100:	str	x1, [x0, #16]
  409104:	ldr	x0, [sp, #16]
  409108:	ldr	x1, [x0, #16]
  40910c:	ldr	x0, [sp, #24]
  409110:	str	x1, [x0, #8]
  409114:	ldr	x0, [sp, #24]
  409118:	ldr	x1, [x0, #8]
  40911c:	ldr	x0, [sp, #24]
  409120:	str	x1, [x0, #16]
  409124:	ldr	x0, [sp, #16]
  409128:	ldr	x3, [x0]
  40912c:	ldr	x0, [sp, #40]
  409130:	ldr	x1, [x0]
  409134:	ldr	x0, [sp, #32]
  409138:	lsl	x0, x0, #2
  40913c:	add	x1, x1, x0
  409140:	ldr	x0, [sp, #16]
  409144:	ldr	x0, [x0, #24]
  409148:	lsl	x0, x0, #2
  40914c:	mov	x2, x0
  409150:	mov	x0, x3
  409154:	bl	401270 <memcpy@plt>
  409158:	ldr	x0, [sp, #24]
  40915c:	ldr	x3, [x0]
  409160:	ldr	x0, [sp, #40]
  409164:	ldr	x1, [x0]
  409168:	ldr	x0, [sp, #32]
  40916c:	lsl	x0, x0, #2
  409170:	mov	x2, x0
  409174:	mov	x0, x3
  409178:	bl	401270 <memcpy@plt>
  40917c:	ldr	x0, [sp, #16]
  409180:	bl	407e88 <ferror@plt+0x68b8>
  409184:	b	409194 <ferror@plt+0x7bc4>
  409188:	ldr	x1, [sp, #40]
  40918c:	ldr	x0, [sp, #24]
  409190:	bl	40e498 <ferror@plt+0xcec8>
  409194:	ldr	x0, [sp, #24]
  409198:	bl	407e88 <ferror@plt+0x68b8>
  40919c:	nop
  4091a0:	ldp	x29, x30, [sp], #48
  4091a4:	ret
  4091a8:	sub	sp, sp, #0x20
  4091ac:	str	x0, [sp, #8]
  4091b0:	str	xzr, [sp, #24]
  4091b4:	b	4091c4 <ferror@plt+0x7bf4>
  4091b8:	ldr	x0, [sp, #24]
  4091bc:	add	x0, x0, #0x1
  4091c0:	str	x0, [sp, #24]
  4091c4:	ldr	x0, [sp, #8]
  4091c8:	ldr	x0, [x0, #24]
  4091cc:	ldr	x1, [sp, #24]
  4091d0:	cmp	x1, x0
  4091d4:	b.cs	4091f8 <ferror@plt+0x7c28>  // b.hs, b.nlast
  4091d8:	ldr	x0, [sp, #8]
  4091dc:	ldr	x1, [x0]
  4091e0:	ldr	x0, [sp, #24]
  4091e4:	lsl	x0, x0, #2
  4091e8:	add	x0, x1, x0
  4091ec:	ldr	w0, [x0]
  4091f0:	cmp	w0, #0x0
  4091f4:	b.eq	4091b8 <ferror@plt+0x7be8>  // b.none
  4091f8:	ldr	x0, [sp, #8]
  4091fc:	ldr	x1, [x0, #24]
  409200:	ldr	x0, [sp, #24]
  409204:	sub	x1, x1, x0
  409208:	ldr	x0, [sp, #8]
  40920c:	str	x1, [x0, #24]
  409210:	ldr	x0, [sp, #8]
  409214:	ldr	x1, [x0]
  409218:	ldr	x0, [sp, #24]
  40921c:	lsl	x0, x0, #2
  409220:	add	x1, x1, x0
  409224:	ldr	x0, [sp, #8]
  409228:	str	x1, [x0]
  40922c:	ldr	x0, [sp, #24]
  409230:	add	sp, sp, #0x20
  409234:	ret
  409238:	sub	sp, sp, #0x10
  40923c:	str	x0, [sp, #8]
  409240:	str	x1, [sp]
  409244:	ldr	x0, [sp, #8]
  409248:	ldr	x1, [x0, #24]
  40924c:	ldr	x0, [sp]
  409250:	add	x1, x1, x0
  409254:	ldr	x0, [sp, #8]
  409258:	str	x1, [x0, #24]
  40925c:	ldr	x0, [sp, #8]
  409260:	ldr	x1, [x0]
  409264:	ldr	x0, [sp]
  409268:	lsl	x0, x0, #2
  40926c:	neg	x0, x0
  409270:	add	x1, x1, x0
  409274:	ldr	x0, [sp, #8]
  409278:	str	x1, [x0]
  40927c:	nop
  409280:	add	sp, sp, #0x10
  409284:	ret
  409288:	sub	sp, sp, #0x50
  40928c:	str	x0, [sp, #8]
  409290:	str	x1, [sp]
  409294:	ldr	x0, [sp, #8]
  409298:	ldr	x0, [x0, #24]
  40929c:	str	x0, [sp, #56]
  4092a0:	str	xzr, [sp, #64]
  4092a4:	ldr	x0, [sp, #8]
  4092a8:	ldr	x0, [x0]
  4092ac:	str	x0, [sp, #48]
  4092b0:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  4092b4:	add	x0, x0, #0x2d0
  4092b8:	ldr	x1, [sp]
  4092bc:	ldr	x0, [x0, x1, lsl #3]
  4092c0:	str	x0, [sp, #40]
  4092c4:	mov	x1, #0x9                   	// #9
  4092c8:	ldr	x0, [sp]
  4092cc:	sub	x1, x1, x0
  4092d0:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  4092d4:	add	x0, x0, #0x2d0
  4092d8:	ldr	x0, [x0, x1, lsl #3]
  4092dc:	str	x0, [sp]
  4092e0:	ldr	x0, [sp, #56]
  4092e4:	sub	x0, x0, #0x1
  4092e8:	str	x0, [sp, #72]
  4092ec:	b	409374 <ferror@plt+0x7da4>
  4092f0:	ldr	x0, [sp, #72]
  4092f4:	lsl	x0, x0, #2
  4092f8:	ldr	x1, [sp, #48]
  4092fc:	add	x0, x1, x0
  409300:	ldr	w0, [x0]
  409304:	sxtw	x0, w0
  409308:	str	x0, [sp, #32]
  40930c:	ldr	x1, [sp, #64]
  409310:	ldr	x0, [sp]
  409314:	mul	x0, x1, x0
  409318:	str	x0, [sp, #24]
  40931c:	ldr	x0, [sp, #32]
  409320:	ldr	x1, [sp, #40]
  409324:	udiv	x2, x0, x1
  409328:	ldr	x1, [sp, #40]
  40932c:	mul	x1, x2, x1
  409330:	sub	x0, x0, x1
  409334:	str	x0, [sp, #64]
  409338:	ldr	x1, [sp, #32]
  40933c:	ldr	x0, [sp, #40]
  409340:	udiv	x0, x1, x0
  409344:	mov	w3, w0
  409348:	ldr	x0, [sp, #24]
  40934c:	mov	w2, w0
  409350:	ldr	x0, [sp, #72]
  409354:	lsl	x0, x0, #2
  409358:	ldr	x1, [sp, #48]
  40935c:	add	x0, x1, x0
  409360:	add	w1, w3, w2
  409364:	str	w1, [x0]
  409368:	ldr	x0, [sp, #72]
  40936c:	sub	x0, x0, #0x1
  409370:	str	x0, [sp, #72]
  409374:	adrp	x0, 435000 <ferror@plt+0x33a30>
  409378:	add	x0, x0, #0x250
  40937c:	ldr	x0, [x0]
  409380:	ldr	w1, [x0, #1128]
  409384:	adrp	x0, 435000 <ferror@plt+0x33a30>
  409388:	add	x0, x0, #0x250
  40938c:	ldr	x0, [x0]
  409390:	ldr	w0, [x0, #1132]
  409394:	cmp	w1, w0
  409398:	b.ne	4093ac <ferror@plt+0x7ddc>  // b.any
  40939c:	ldr	x1, [sp, #72]
  4093a0:	ldr	x0, [sp, #56]
  4093a4:	cmp	x1, x0
  4093a8:	b.cc	4092f0 <ferror@plt+0x7d20>  // b.lo, b.ul, b.last
  4093ac:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4093b0:	add	x0, x0, #0x250
  4093b4:	ldr	x0, [x0]
  4093b8:	ldr	w1, [x0, #1128]
  4093bc:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4093c0:	add	x0, x0, #0x250
  4093c4:	ldr	x0, [x0]
  4093c8:	ldr	w0, [x0, #1132]
  4093cc:	cmp	w1, w0
  4093d0:	b.eq	4093dc <ferror@plt+0x7e0c>  // b.none
  4093d4:	mov	w0, #0x8                   	// #8
  4093d8:	b	4093e0 <ferror@plt+0x7e10>
  4093dc:	mov	w0, #0x0                   	// #0
  4093e0:	add	sp, sp, #0x50
  4093e4:	ret
  4093e8:	stp	x29, x30, [sp, #-96]!
  4093ec:	mov	x29, sp
  4093f0:	str	x0, [sp, #24]
  4093f4:	str	x1, [sp, #16]
  4093f8:	str	wzr, [sp, #92]
  4093fc:	ldr	x0, [sp, #16]
  409400:	cmp	x0, #0x0
  409404:	b.ne	409410 <ferror@plt+0x7e40>  // b.any
  409408:	ldr	w0, [sp, #92]
  40940c:	b	40979c <ferror@plt+0x81cc>
  409410:	ldr	x0, [sp, #24]
  409414:	ldr	x0, [x0, #16]
  409418:	ldr	x1, [sp, #16]
  40941c:	cmp	x1, x0
  409420:	b.ls	40948c <ferror@plt+0x7ebc>  // b.plast
  409424:	ldr	x0, [sp, #24]
  409428:	ldr	x0, [x0, #16]
  40942c:	ldr	x1, [sp, #16]
  409430:	sub	x0, x1, x0
  409434:	mov	x1, #0x8                   	// #8
  409438:	bl	41103c <ferror@plt+0xfa6c>
  40943c:	mov	x1, x0
  409440:	mov	x0, #0xe38f                	// #58255
  409444:	movk	x0, #0x8e38, lsl #16
  409448:	movk	x0, #0x38e3, lsl #32
  40944c:	movk	x0, #0xe38e, lsl #48
  409450:	umulh	x0, x1, x0
  409454:	lsr	x2, x0, #3
  409458:	ldr	x0, [sp, #24]
  40945c:	ldr	x0, [x0, #24]
  409460:	mov	x1, x0
  409464:	mov	x0, x2
  409468:	bl	41103c <ferror@plt+0xfa6c>
  40946c:	str	x0, [sp, #72]
  409470:	ldr	x0, [sp, #72]
  409474:	cmn	x0, #0x1
  409478:	b.ne	40948c <ferror@plt+0x7ebc>  // b.any
  40947c:	mov	x1, #0x0                   	// #0
  409480:	mov	w0, #0x2                   	// #2
  409484:	bl	410994 <ferror@plt+0xf3c4>
  409488:	b	40979c <ferror@plt+0x81cc>
  40948c:	ldr	x0, [sp, #24]
  409490:	ldr	x0, [x0, #24]
  409494:	cmp	x0, #0x0
  409498:	b.ne	4094dc <ferror@plt+0x7f0c>  // b.any
  40949c:	ldr	x0, [sp, #24]
  4094a0:	ldr	x0, [x0, #16]
  4094a4:	ldr	x1, [sp, #16]
  4094a8:	cmp	x1, x0
  4094ac:	b.hi	4094cc <ferror@plt+0x7efc>  // b.pmore
  4094b0:	ldr	x0, [sp, #24]
  4094b4:	ldr	x1, [x0, #16]
  4094b8:	ldr	x0, [sp, #16]
  4094bc:	sub	x1, x1, x0
  4094c0:	ldr	x0, [sp, #24]
  4094c4:	str	x1, [x0, #16]
  4094c8:	b	4094d4 <ferror@plt+0x7f04>
  4094cc:	ldr	x0, [sp, #24]
  4094d0:	str	xzr, [x0, #16]
  4094d4:	ldr	w0, [sp, #92]
  4094d8:	b	40979c <ferror@plt+0x81cc>
  4094dc:	ldr	x1, [sp, #16]
  4094e0:	mov	x0, #0xe38f                	// #58255
  4094e4:	movk	x0, #0x8e38, lsl #16
  4094e8:	movk	x0, #0x38e3, lsl #32
  4094ec:	movk	x0, #0xe38e, lsl #48
  4094f0:	umulh	x0, x1, x0
  4094f4:	lsr	x2, x0, #3
  4094f8:	mov	x0, x2
  4094fc:	lsl	x0, x0, #3
  409500:	add	x0, x0, x2
  409504:	sub	x0, x1, x0
  409508:	str	x0, [sp, #64]
  40950c:	ldr	x0, [sp, #64]
  409510:	cmp	x0, #0x0
  409514:	cset	w0, ne  // ne = any
  409518:	strb	w0, [sp, #63]
  40951c:	mov	x1, #0x8                   	// #8
  409520:	ldr	x0, [sp, #16]
  409524:	bl	41103c <ferror@plt+0xfa6c>
  409528:	mov	x1, x0
  40952c:	mov	x0, #0xe38f                	// #58255
  409530:	movk	x0, #0x8e38, lsl #16
  409534:	movk	x0, #0x38e3, lsl #32
  409538:	movk	x0, #0xe38e, lsl #48
  40953c:	umulh	x0, x1, x0
  409540:	lsr	x0, x0, #3
  409544:	str	x0, [sp, #80]
  409548:	ldr	x0, [sp, #24]
  40954c:	ldr	x0, [x0, #16]
  409550:	cmp	x0, #0x0
  409554:	b.eq	40961c <ferror@plt+0x804c>  // b.none
  409558:	ldr	x0, [sp, #24]
  40955c:	ldr	x0, [x0, #8]
  409560:	ldr	x1, [sp, #80]
  409564:	cmp	x1, x0
  409568:	b.hi	409608 <ferror@plt+0x8038>  // b.pmore
  40956c:	ldr	x0, [sp, #24]
  409570:	ldr	x1, [x0, #16]
  409574:	mov	x0, #0xe38f                	// #58255
  409578:	movk	x0, #0x8e38, lsl #16
  40957c:	movk	x0, #0x38e3, lsl #32
  409580:	movk	x0, #0xe38e, lsl #48
  409584:	umulh	x0, x1, x0
  409588:	lsr	x2, x0, #3
  40958c:	mov	x0, x2
  409590:	lsl	x0, x0, #3
  409594:	add	x0, x0, x2
  409598:	sub	x0, x1, x0
  40959c:	str	x0, [sp, #48]
  4095a0:	ldr	x0, [sp, #48]
  4095a4:	cmp	x0, #0x0
  4095a8:	b.eq	4095b4 <ferror@plt+0x7fe4>  // b.none
  4095ac:	ldr	x0, [sp, #48]
  4095b0:	b	4095b8 <ferror@plt+0x7fe8>
  4095b4:	mov	x0, #0x9                   	// #9
  4095b8:	str	x0, [sp, #48]
  4095bc:	ldr	x0, [sp, #64]
  4095c0:	cmp	x0, #0x0
  4095c4:	b.eq	4095d8 <ferror@plt+0x8008>  // b.none
  4095c8:	mov	x1, #0x9                   	// #9
  4095cc:	ldr	x0, [sp, #64]
  4095d0:	sub	x0, x1, x0
  4095d4:	b	4095dc <ferror@plt+0x800c>
  4095d8:	mov	x0, #0x0                   	// #0
  4095dc:	str	x0, [sp, #40]
  4095e0:	ldr	x1, [sp, #48]
  4095e4:	ldr	x0, [sp, #40]
  4095e8:	add	x0, x1, x0
  4095ec:	cmp	x0, #0x9
  4095f0:	b.ls	409600 <ferror@plt+0x8030>  // b.plast
  4095f4:	mov	x0, #0x1                   	// #1
  4095f8:	str	x0, [sp, #80]
  4095fc:	b	40961c <ferror@plt+0x804c>
  409600:	str	xzr, [sp, #80]
  409604:	b	40961c <ferror@plt+0x804c>
  409608:	ldr	x0, [sp, #24]
  40960c:	ldr	x0, [x0, #8]
  409610:	ldr	x1, [sp, #80]
  409614:	sub	x0, x1, x0
  409618:	str	x0, [sp, #80]
  40961c:	ldr	x0, [sp, #80]
  409620:	cmp	x0, #0x0
  409624:	b.eq	4096b0 <ferror@plt+0x80e0>  // b.none
  409628:	ldr	x0, [sp, #24]
  40962c:	ldr	x0, [x0, #24]
  409630:	ldr	x1, [sp, #80]
  409634:	bl	41103c <ferror@plt+0xfa6c>
  409638:	mov	x1, x0
  40963c:	ldr	x0, [sp, #24]
  409640:	bl	407d68 <ferror@plt+0x6798>
  409644:	ldr	x0, [sp, #24]
  409648:	ldr	x1, [x0]
  40964c:	ldr	x0, [sp, #80]
  409650:	lsl	x0, x0, #2
  409654:	add	x3, x1, x0
  409658:	ldr	x0, [sp, #24]
  40965c:	ldr	x1, [x0]
  409660:	ldr	x0, [sp, #24]
  409664:	ldr	x0, [x0, #24]
  409668:	lsl	x0, x0, #2
  40966c:	mov	x2, x0
  409670:	mov	x0, x3
  409674:	bl	401280 <memmove@plt>
  409678:	ldr	x0, [sp, #24]
  40967c:	ldr	x3, [x0]
  409680:	ldr	x0, [sp, #80]
  409684:	lsl	x0, x0, #2
  409688:	mov	x2, x0
  40968c:	mov	w1, #0x0                   	// #0
  409690:	mov	x0, x3
  409694:	bl	401390 <memset@plt>
  409698:	ldr	x0, [sp, #24]
  40969c:	ldr	x1, [x0, #24]
  4096a0:	ldr	x0, [sp, #80]
  4096a4:	add	x1, x1, x0
  4096a8:	ldr	x0, [sp, #24]
  4096ac:	str	x1, [x0, #24]
  4096b0:	ldr	x0, [sp, #24]
  4096b4:	ldr	x0, [x0, #16]
  4096b8:	ldr	x1, [sp, #16]
  4096bc:	cmp	x1, x0
  4096c0:	b.ls	4096e0 <ferror@plt+0x8110>  // b.plast
  4096c4:	ldr	x0, [sp, #24]
  4096c8:	str	xzr, [x0, #8]
  4096cc:	ldr	x0, [sp, #24]
  4096d0:	ldr	x1, [x0, #8]
  4096d4:	ldr	x0, [sp, #24]
  4096d8:	str	x1, [x0, #16]
  4096dc:	b	40972c <ferror@plt+0x815c>
  4096e0:	ldr	x0, [sp, #24]
  4096e4:	ldr	x1, [x0, #16]
  4096e8:	ldr	x0, [sp, #16]
  4096ec:	sub	x1, x1, x0
  4096f0:	ldr	x0, [sp, #24]
  4096f4:	str	x1, [x0, #16]
  4096f8:	ldr	x0, [sp, #24]
  4096fc:	ldr	x0, [x0, #16]
  409700:	mov	x1, #0x8                   	// #8
  409704:	bl	41103c <ferror@plt+0xfa6c>
  409708:	mov	x1, x0
  40970c:	mov	x0, #0xe38f                	// #58255
  409710:	movk	x0, #0x8e38, lsl #16
  409714:	movk	x0, #0x38e3, lsl #32
  409718:	movk	x0, #0xe38e, lsl #48
  40971c:	umulh	x0, x1, x0
  409720:	lsr	x1, x0, #3
  409724:	ldr	x0, [sp, #24]
  409728:	str	x1, [x0, #8]
  40972c:	ldrb	w0, [sp, #63]
  409730:	cmp	w0, #0x0
  409734:	b.eq	409754 <ferror@plt+0x8184>  // b.none
  409738:	mov	x1, #0x9                   	// #9
  40973c:	ldr	x0, [sp, #64]
  409740:	sub	x0, x1, x0
  409744:	mov	x1, x0
  409748:	ldr	x0, [sp, #24]
  40974c:	bl	409288 <ferror@plt+0x7cb8>
  409750:	str	w0, [sp, #92]
  409754:	ldr	x0, [sp, #24]
  409758:	bl	407e88 <ferror@plt+0x68b8>
  40975c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  409760:	add	x0, x0, #0x250
  409764:	ldr	x0, [x0]
  409768:	ldr	w1, [x0, #1128]
  40976c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  409770:	add	x0, x0, #0x250
  409774:	ldr	x0, [x0]
  409778:	ldr	w0, [x0, #1132]
  40977c:	cmp	w1, w0
  409780:	b.eq	409790 <ferror@plt+0x81c0>  // b.none
  409784:	ldr	w0, [sp, #92]
  409788:	cmp	w0, #0x0
  40978c:	b.eq	409798 <ferror@plt+0x81c8>  // b.none
  409790:	ldr	w0, [sp, #92]
  409794:	b	40979c <ferror@plt+0x81cc>
  409798:	mov	w0, #0x8                   	// #8
  40979c:	ldp	x29, x30, [sp], #96
  4097a0:	ret
  4097a4:	stp	x29, x30, [sp, #-96]!
  4097a8:	mov	x29, sp
  4097ac:	str	x0, [sp, #24]
  4097b0:	str	x1, [sp, #16]
  4097b4:	str	wzr, [sp, #92]
  4097b8:	ldr	x0, [sp, #16]
  4097bc:	cmp	x0, #0x0
  4097c0:	b.ne	4097cc <ferror@plt+0x81fc>  // b.any
  4097c4:	ldr	w0, [sp, #92]
  4097c8:	b	409aac <ferror@plt+0x84dc>
  4097cc:	ldr	x0, [sp, #24]
  4097d0:	ldr	x0, [x0, #24]
  4097d4:	cmp	x0, #0x0
  4097d8:	b.ne	409834 <ferror@plt+0x8264>  // b.any
  4097dc:	ldr	x0, [sp, #24]
  4097e0:	ldr	x1, [x0, #16]
  4097e4:	ldr	x0, [sp, #16]
  4097e8:	add	x1, x1, x0
  4097ec:	ldr	x0, [sp, #24]
  4097f0:	str	x1, [x0, #16]
  4097f4:	ldr	x0, [sp, #24]
  4097f8:	ldr	x0, [x0, #16]
  4097fc:	mov	x1, #0x8                   	// #8
  409800:	bl	41103c <ferror@plt+0xfa6c>
  409804:	mov	x1, x0
  409808:	mov	x0, #0xe38f                	// #58255
  40980c:	movk	x0, #0x8e38, lsl #16
  409810:	movk	x0, #0x38e3, lsl #32
  409814:	movk	x0, #0xe38e, lsl #48
  409818:	umulh	x0, x1, x0
  40981c:	lsr	x0, x0, #3
  409820:	mov	x1, x0
  409824:	ldr	x0, [sp, #24]
  409828:	bl	407d68 <ferror@plt+0x6798>
  40982c:	ldr	w0, [sp, #92]
  409830:	b	409aac <ferror@plt+0x84dc>
  409834:	ldr	x1, [sp, #16]
  409838:	mov	x0, #0xe38f                	// #58255
  40983c:	movk	x0, #0x8e38, lsl #16
  409840:	movk	x0, #0x38e3, lsl #32
  409844:	movk	x0, #0xe38e, lsl #48
  409848:	umulh	x0, x1, x0
  40984c:	lsr	x2, x0, #3
  409850:	mov	x0, x2
  409854:	lsl	x0, x0, #3
  409858:	add	x0, x0, x2
  40985c:	sub	x0, x1, x0
  409860:	str	x0, [sp, #64]
  409864:	ldr	x0, [sp, #64]
  409868:	cmp	x0, #0x0
  40986c:	cset	w0, ne  // ne = any
  409870:	strb	w0, [sp, #63]
  409874:	ldr	x0, [sp, #24]
  409878:	ldr	x0, [x0, #16]
  40987c:	str	x0, [sp, #48]
  409880:	ldr	x1, [sp, #48]
  409884:	mov	x0, #0xe38f                	// #58255
  409888:	movk	x0, #0x8e38, lsl #16
  40988c:	movk	x0, #0x38e3, lsl #32
  409890:	movk	x0, #0xe38e, lsl #48
  409894:	umulh	x0, x1, x0
  409898:	lsr	x2, x0, #3
  40989c:	mov	x0, x2
  4098a0:	lsl	x0, x0, #3
  4098a4:	add	x0, x0, x2
  4098a8:	sub	x0, x1, x0
  4098ac:	str	x0, [sp, #40]
  4098b0:	ldr	x0, [sp, #40]
  4098b4:	cmp	x0, #0x0
  4098b8:	b.eq	4098c4 <ferror@plt+0x82f4>  // b.none
  4098bc:	ldr	x0, [sp, #40]
  4098c0:	b	4098c8 <ferror@plt+0x82f8>
  4098c4:	mov	x0, #0x9                   	// #9
  4098c8:	str	x0, [sp, #40]
  4098cc:	ldr	x0, [sp, #24]
  4098d0:	bl	407d2c <ferror@plt+0x675c>
  4098d4:	str	x0, [sp, #32]
  4098d8:	mov	x1, #0x8                   	// #8
  4098dc:	ldr	x0, [sp, #16]
  4098e0:	bl	41103c <ferror@plt+0xfa6c>
  4098e4:	mov	x1, x0
  4098e8:	mov	x0, #0xe38f                	// #58255
  4098ec:	movk	x0, #0x8e38, lsl #16
  4098f0:	movk	x0, #0x38e3, lsl #32
  4098f4:	movk	x0, #0xe38e, lsl #48
  4098f8:	umulh	x0, x1, x0
  4098fc:	lsr	x0, x0, #3
  409900:	str	x0, [sp, #80]
  409904:	ldr	x1, [sp, #40]
  409908:	ldr	x0, [sp, #64]
  40990c:	add	x0, x1, x0
  409910:	cmp	x0, #0x9
  409914:	b.ls	409930 <ferror@plt+0x8360>  // b.plast
  409918:	ldr	x0, [sp, #80]
  40991c:	sub	x0, x0, #0x1
  409920:	str	x0, [sp, #72]
  409924:	mov	x0, #0x1                   	// #1
  409928:	str	x0, [sp, #80]
  40992c:	b	40993c <ferror@plt+0x836c>
  409930:	ldr	x0, [sp, #80]
  409934:	str	x0, [sp, #72]
  409938:	str	xzr, [sp, #80]
  40993c:	ldr	x1, [sp, #72]
  409940:	ldr	x0, [sp, #32]
  409944:	cmp	x1, x0
  409948:	b.ls	409960 <ferror@plt+0x8390>  // b.plast
  40994c:	ldr	x1, [sp, #72]
  409950:	ldr	x0, [sp, #32]
  409954:	sub	x0, x1, x0
  409958:	str	x0, [sp, #72]
  40995c:	b	409964 <ferror@plt+0x8394>
  409960:	str	xzr, [sp, #72]
  409964:	ldr	x1, [sp, #80]
  409968:	mov	x0, x1
  40996c:	lsl	x0, x0, #3
  409970:	add	x0, x0, x1
  409974:	mov	x1, x0
  409978:	ldr	x0, [sp, #24]
  40997c:	bl	408e68 <ferror@plt+0x7898>
  409980:	ldr	x0, [sp, #24]
  409984:	ldr	x0, [x0, #24]
  409988:	mov	x1, x0
  40998c:	ldr	x0, [sp, #72]
  409990:	bl	41103c <ferror@plt+0xfa6c>
  409994:	mov	x1, x0
  409998:	ldr	x0, [sp, #24]
  40999c:	bl	407d68 <ferror@plt+0x6798>
  4099a0:	ldr	x0, [sp, #24]
  4099a4:	ldr	x1, [x0]
  4099a8:	ldr	x0, [sp, #24]
  4099ac:	ldr	x0, [x0, #24]
  4099b0:	lsl	x0, x0, #2
  4099b4:	add	x3, x1, x0
  4099b8:	ldr	x0, [sp, #72]
  4099bc:	lsl	x0, x0, #2
  4099c0:	mov	x2, x0
  4099c4:	mov	w1, #0x0                   	// #0
  4099c8:	mov	x0, x3
  4099cc:	bl	401390 <memset@plt>
  4099d0:	ldr	x0, [sp, #24]
  4099d4:	ldr	x1, [x0, #24]
  4099d8:	ldr	x0, [sp, #72]
  4099dc:	add	x1, x1, x0
  4099e0:	ldr	x0, [sp, #24]
  4099e4:	str	x1, [x0, #24]
  4099e8:	ldr	x0, [sp, #24]
  4099ec:	str	xzr, [x0, #8]
  4099f0:	ldr	x0, [sp, #24]
  4099f4:	ldr	x1, [x0, #8]
  4099f8:	ldr	x0, [sp, #24]
  4099fc:	str	x1, [x0, #16]
  409a00:	ldrb	w0, [sp, #63]
  409a04:	cmp	w0, #0x0
  409a08:	b.eq	409a1c <ferror@plt+0x844c>  // b.none
  409a0c:	ldr	x1, [sp, #64]
  409a10:	ldr	x0, [sp, #24]
  409a14:	bl	409288 <ferror@plt+0x7cb8>
  409a18:	str	w0, [sp, #92]
  409a1c:	ldr	x1, [sp, #48]
  409a20:	ldr	x0, [sp, #16]
  409a24:	add	x1, x1, x0
  409a28:	ldr	x0, [sp, #24]
  409a2c:	str	x1, [x0, #16]
  409a30:	ldr	x0, [sp, #24]
  409a34:	ldr	x0, [x0, #16]
  409a38:	mov	x1, #0x8                   	// #8
  409a3c:	bl	41103c <ferror@plt+0xfa6c>
  409a40:	mov	x1, x0
  409a44:	mov	x0, #0xe38f                	// #58255
  409a48:	movk	x0, #0x8e38, lsl #16
  409a4c:	movk	x0, #0x38e3, lsl #32
  409a50:	movk	x0, #0xe38e, lsl #48
  409a54:	umulh	x0, x1, x0
  409a58:	lsr	x1, x0, #3
  409a5c:	ldr	x0, [sp, #24]
  409a60:	str	x1, [x0, #8]
  409a64:	ldr	x0, [sp, #24]
  409a68:	bl	407e88 <ferror@plt+0x68b8>
  409a6c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  409a70:	add	x0, x0, #0x250
  409a74:	ldr	x0, [x0]
  409a78:	ldr	w1, [x0, #1128]
  409a7c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  409a80:	add	x0, x0, #0x250
  409a84:	ldr	x0, [x0]
  409a88:	ldr	w0, [x0, #1132]
  409a8c:	cmp	w1, w0
  409a90:	b.eq	409aa0 <ferror@plt+0x84d0>  // b.none
  409a94:	ldr	w0, [sp, #92]
  409a98:	cmp	w0, #0x0
  409a9c:	b.eq	409aa8 <ferror@plt+0x84d8>  // b.none
  409aa0:	ldr	w0, [sp, #92]
  409aa4:	b	409aac <ferror@plt+0x84dc>
  409aa8:	mov	w0, #0x8                   	// #8
  409aac:	ldp	x29, x30, [sp], #96
  409ab0:	ret
  409ab4:	stp	x29, x30, [sp, #-112]!
  409ab8:	mov	x29, sp
  409abc:	str	x0, [sp, #40]
  409ac0:	str	x1, [sp, #32]
  409ac4:	str	x2, [sp, #24]
  409ac8:	add	x1, sp, #0x38
  409acc:	add	x0, sp, #0x40
  409ad0:	mov	x2, #0x2                   	// #2
  409ad4:	bl	40e3e4 <ferror@plt+0xce14>
  409ad8:	add	x0, sp, #0x40
  409adc:	bl	407e4c <ferror@plt+0x687c>
  409ae0:	add	x0, sp, #0x40
  409ae4:	ldr	x3, [sp, #24]
  409ae8:	ldr	x2, [sp, #32]
  409aec:	ldr	x1, [sp, #40]
  409af0:	bl	40ecf0 <ferror@plt+0xd720>
  409af4:	ldp	x29, x30, [sp], #112
  409af8:	ret
  409afc:	stp	x29, x30, [sp, #-48]!
  409b00:	mov	x29, sp
  409b04:	str	x0, [sp, #40]
  409b08:	str	x1, [sp, #32]
  409b0c:	str	x2, [sp, #24]
  409b10:	str	x3, [sp, #16]
  409b14:	ldr	x0, [sp, #32]
  409b18:	ldr	x0, [x0, #8]
  409b1c:	cmp	x0, #0x0
  409b20:	b.eq	409b34 <ferror@plt+0x8564>  // b.none
  409b24:	mov	x1, #0x0                   	// #0
  409b28:	mov	w0, #0x1                   	// #1
  409b2c:	bl	410994 <ferror@plt+0xf3c4>
  409b30:	b	409b4c <ferror@plt+0x857c>
  409b34:	ldr	x1, [sp, #40]
  409b38:	ldr	x0, [sp, #24]
  409b3c:	bl	40e498 <ferror@plt+0xcec8>
  409b40:	ldr	x1, [sp, #16]
  409b44:	ldr	x0, [sp, #32]
  409b48:	bl	40e838 <ferror@plt+0xd268>
  409b4c:	ldp	x29, x30, [sp], #48
  409b50:	ret
  409b54:	stp	x29, x30, [sp, #-192]!
  409b58:	mov	x29, sp
  409b5c:	str	x19, [sp, #16]
  409b60:	str	x0, [sp, #56]
  409b64:	str	x1, [sp, #48]
  409b68:	str	x2, [sp, #40]
  409b6c:	str	x3, [sp, #32]
  409b70:	ldr	x0, [sp, #48]
  409b74:	ldr	x0, [x0, #24]
  409b78:	cmp	x0, #0x0
  409b7c:	b.ne	409b94 <ferror@plt+0x85c4>  // b.any
  409b80:	ldr	x1, [sp, #56]
  409b84:	ldr	x0, [sp, #40]
  409b88:	bl	40e498 <ferror@plt+0xcec8>
  409b8c:	mov	w0, #0x0                   	// #0
  409b90:	b	40a498 <ferror@plt+0x8ec8>
  409b94:	ldr	x0, [sp, #56]
  409b98:	ldr	x0, [x0, #24]
  409b9c:	cmp	x0, #0x0
  409ba0:	b.ne	409bdc <ferror@plt+0x860c>  // b.any
  409ba4:	ldr	x1, [sp, #48]
  409ba8:	ldr	x0, [sp, #40]
  409bac:	bl	40e498 <ferror@plt+0xcec8>
  409bb0:	ldr	x0, [sp, #48]
  409bb4:	ldrb	w0, [x0, #40]
  409bb8:	and	x0, x0, #0xff
  409bbc:	ldr	x1, [sp, #32]
  409bc0:	cmp	x1, x0
  409bc4:	cset	w0, ne  // ne = any
  409bc8:	and	w1, w0, #0xff
  409bcc:	ldr	x0, [sp, #40]
  409bd0:	strb	w1, [x0, #40]
  409bd4:	mov	w0, #0x0                   	// #0
  409bd8:	b	40a498 <ferror@plt+0x8ec8>
  409bdc:	ldr	x0, [sp, #48]
  409be0:	ldrb	w0, [x0, #40]
  409be4:	and	x0, x0, #0xff
  409be8:	ldr	x1, [sp, #32]
  409bec:	cmp	x1, x0
  409bf0:	cset	w0, ne  // ne = any
  409bf4:	strb	w0, [sp, #134]
  409bf8:	ldr	x0, [sp, #56]
  409bfc:	ldrb	w0, [x0, #40]
  409c00:	ldrb	w1, [sp, #134]
  409c04:	cmp	w1, w0
  409c08:	cset	w0, ne  // ne = any
  409c0c:	strb	w0, [sp, #133]
  409c10:	ldr	x0, [sp, #56]
  409c14:	bl	407d2c <ferror@plt+0x675c>
  409c18:	str	x0, [sp, #120]
  409c1c:	ldr	x0, [sp, #48]
  409c20:	bl	407d2c <ferror@plt+0x675c>
  409c24:	str	x0, [sp, #112]
  409c28:	ldr	x0, [sp, #120]
  409c2c:	ldr	x2, [sp, #112]
  409c30:	ldr	x1, [sp, #112]
  409c34:	cmp	x2, x0
  409c38:	csel	x0, x1, x0, cs  // cs = hs, nlast
  409c3c:	str	x0, [sp, #104]
  409c40:	ldr	x0, [sp, #48]
  409c44:	ldr	x1, [x0, #8]
  409c48:	ldr	x0, [sp, #56]
  409c4c:	ldr	x0, [x0, #8]
  409c50:	cmp	x1, x0
  409c54:	csel	x0, x1, x0, ls  // ls = plast
  409c58:	str	x0, [sp, #96]
  409c5c:	ldr	x0, [sp, #48]
  409c60:	ldr	x1, [x0, #8]
  409c64:	ldr	x0, [sp, #56]
  409c68:	ldr	x0, [x0, #8]
  409c6c:	cmp	x1, x0
  409c70:	csel	x0, x1, x0, cs  // cs = hs, nlast
  409c74:	str	x0, [sp, #88]
  409c78:	ldr	x1, [sp, #88]
  409c7c:	ldr	x0, [sp, #96]
  409c80:	sub	x0, x1, x0
  409c84:	str	x0, [sp, #80]
  409c88:	ldr	x1, [sp, #104]
  409c8c:	ldr	x0, [sp, #88]
  409c90:	add	x0, x1, x0
  409c94:	str	x0, [sp, #152]
  409c98:	ldrb	w0, [sp, #133]
  409c9c:	cmp	w0, #0x0
  409ca0:	b.eq	409d60 <ferror@plt+0x8790>  // b.none
  409ca4:	ldr	x1, [sp, #120]
  409ca8:	ldr	x0, [sp, #112]
  409cac:	cmp	x1, x0
  409cb0:	b.eq	409ccc <ferror@plt+0x86fc>  // b.none
  409cb4:	ldr	x1, [sp, #120]
  409cb8:	ldr	x0, [sp, #112]
  409cbc:	cmp	x1, x0
  409cc0:	cset	w0, cc  // cc = lo, ul, last
  409cc4:	strb	w0, [sp, #135]
  409cc8:	b	409d70 <ferror@plt+0x87a0>
  409ccc:	ldr	x0, [sp, #56]
  409cd0:	ldr	x1, [x0, #8]
  409cd4:	ldr	x0, [sp, #48]
  409cd8:	ldr	x0, [x0, #8]
  409cdc:	cmp	x1, x0
  409ce0:	b.ls	409d20 <ferror@plt+0x8750>  // b.plast
  409ce4:	ldr	x0, [sp, #56]
  409ce8:	ldr	x1, [x0]
  409cec:	ldr	x0, [sp, #80]
  409cf0:	lsl	x0, x0, #2
  409cf4:	add	x3, x1, x0
  409cf8:	ldr	x0, [sp, #48]
  409cfc:	ldr	x1, [x0]
  409d00:	ldr	x0, [sp, #48]
  409d04:	ldr	x0, [x0, #24]
  409d08:	mov	x2, x0
  409d0c:	mov	x0, x3
  409d10:	bl	4087f4 <ferror@plt+0x7224>
  409d14:	lsr	x0, x0, #63
  409d18:	strb	w0, [sp, #135]
  409d1c:	b	409d70 <ferror@plt+0x87a0>
  409d20:	ldr	x0, [sp, #56]
  409d24:	ldr	x3, [x0]
  409d28:	ldr	x0, [sp, #48]
  409d2c:	ldr	x1, [x0]
  409d30:	ldr	x0, [sp, #80]
  409d34:	lsl	x0, x0, #2
  409d38:	add	x1, x1, x0
  409d3c:	ldr	x0, [sp, #56]
  409d40:	ldr	x0, [x0, #24]
  409d44:	mov	x2, x0
  409d48:	mov	x0, x3
  409d4c:	bl	4087f4 <ferror@plt+0x7224>
  409d50:	cmp	x0, #0x0
  409d54:	cset	w0, le
  409d58:	strb	w0, [sp, #135]
  409d5c:	b	409d70 <ferror@plt+0x87a0>
  409d60:	ldr	x0, [sp, #152]
  409d64:	add	x0, x0, #0x1
  409d68:	str	x0, [sp, #152]
  409d6c:	strb	wzr, [sp, #135]
  409d70:	ldrb	w0, [sp, #135]
  409d74:	cmp	w0, #0x0
  409d78:	b.eq	409db0 <ferror@plt+0x87e0>  // b.none
  409d7c:	ldr	x0, [sp, #48]
  409d80:	ldr	x0, [x0]
  409d84:	str	x0, [sp, #176]
  409d88:	ldr	x0, [sp, #56]
  409d8c:	ldr	x0, [x0]
  409d90:	str	x0, [sp, #168]
  409d94:	ldr	x0, [sp, #48]
  409d98:	ldr	x0, [x0, #24]
  409d9c:	str	x0, [sp, #144]
  409da0:	ldr	x0, [sp, #56]
  409da4:	ldr	x0, [x0, #24]
  409da8:	str	x0, [sp, #136]
  409dac:	b	409de0 <ferror@plt+0x8810>
  409db0:	ldr	x0, [sp, #56]
  409db4:	ldr	x0, [x0]
  409db8:	str	x0, [sp, #176]
  409dbc:	ldr	x0, [sp, #48]
  409dc0:	ldr	x0, [x0]
  409dc4:	str	x0, [sp, #168]
  409dc8:	ldr	x0, [sp, #56]
  409dcc:	ldr	x0, [x0, #24]
  409dd0:	str	x0, [sp, #144]
  409dd4:	ldr	x0, [sp, #48]
  409dd8:	ldr	x0, [x0, #24]
  409ddc:	str	x0, [sp, #136]
  409de0:	ldr	x0, [sp, #40]
  409de4:	ldr	x0, [x0]
  409de8:	str	x0, [sp, #184]
  409dec:	strb	wzr, [sp, #71]
  409df0:	ldr	x0, [sp, #80]
  409df4:	cmp	x0, #0x0
  409df8:	b.eq	409f7c <ferror@plt+0x89ac>  // b.none
  409dfc:	ldr	x0, [sp, #56]
  409e00:	ldr	x1, [x0, #8]
  409e04:	ldr	x0, [sp, #48]
  409e08:	ldr	x0, [x0, #8]
  409e0c:	cmp	x1, x0
  409e10:	cset	w0, hi  // hi = pmore
  409e14:	and	w0, w0, #0xff
  409e18:	mov	w1, w0
  409e1c:	ldrb	w0, [sp, #135]
  409e20:	cmp	w1, w0
  409e24:	b.eq	409e68 <ferror@plt+0x8898>  // b.none
  409e28:	ldr	x0, [sp, #80]
  409e2c:	lsl	x0, x0, #2
  409e30:	mov	x2, x0
  409e34:	ldr	x1, [sp, #176]
  409e38:	ldr	x0, [sp, #184]
  409e3c:	bl	401270 <memcpy@plt>
  409e40:	ldr	x0, [sp, #80]
  409e44:	lsl	x0, x0, #2
  409e48:	ldr	x1, [sp, #176]
  409e4c:	add	x0, x1, x0
  409e50:	str	x0, [sp, #176]
  409e54:	ldr	x1, [sp, #144]
  409e58:	ldr	x0, [sp, #80]
  409e5c:	sub	x0, x1, x0
  409e60:	str	x0, [sp, #144]
  409e64:	b	409f68 <ferror@plt+0x8998>
  409e68:	ldrb	w0, [sp, #133]
  409e6c:	cmp	w0, #0x0
  409e70:	b.eq	409f2c <ferror@plt+0x895c>  // b.none
  409e74:	str	xzr, [sp, #160]
  409e78:	b	409ec4 <ferror@plt+0x88f4>
  409e7c:	ldr	x0, [sp, #160]
  409e80:	lsl	x0, x0, #2
  409e84:	ldr	x1, [sp, #168]
  409e88:	add	x0, x1, x0
  409e8c:	ldr	w3, [x0]
  409e90:	ldr	x0, [sp, #160]
  409e94:	lsl	x0, x0, #2
  409e98:	ldr	x1, [sp, #184]
  409e9c:	add	x19, x1, x0
  409ea0:	add	x0, sp, #0x47
  409ea4:	mov	x2, x0
  409ea8:	mov	w1, w3
  409eac:	mov	w0, #0x0                   	// #0
  409eb0:	bl	40811c <ferror@plt+0x6b4c>
  409eb4:	str	w0, [x19]
  409eb8:	ldr	x0, [sp, #160]
  409ebc:	add	x0, x0, #0x1
  409ec0:	str	x0, [sp, #160]
  409ec4:	adrp	x0, 435000 <ferror@plt+0x33a30>
  409ec8:	add	x0, x0, #0x250
  409ecc:	ldr	x0, [x0]
  409ed0:	ldr	w1, [x0, #1128]
  409ed4:	adrp	x0, 435000 <ferror@plt+0x33a30>
  409ed8:	add	x0, x0, #0x250
  409edc:	ldr	x0, [x0]
  409ee0:	ldr	w0, [x0, #1132]
  409ee4:	cmp	w1, w0
  409ee8:	b.ne	409efc <ferror@plt+0x892c>  // b.any
  409eec:	ldr	x1, [sp, #160]
  409ef0:	ldr	x0, [sp, #80]
  409ef4:	cmp	x1, x0
  409ef8:	b.cc	409e7c <ferror@plt+0x88ac>  // b.lo, b.ul, b.last
  409efc:	adrp	x0, 435000 <ferror@plt+0x33a30>
  409f00:	add	x0, x0, #0x250
  409f04:	ldr	x0, [x0]
  409f08:	ldr	w1, [x0, #1128]
  409f0c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  409f10:	add	x0, x0, #0x250
  409f14:	ldr	x0, [x0]
  409f18:	ldr	w0, [x0, #1132]
  409f1c:	cmp	w1, w0
  409f20:	b.eq	409f44 <ferror@plt+0x8974>  // b.none
  409f24:	mov	w0, #0x8                   	// #8
  409f28:	b	40a498 <ferror@plt+0x8ec8>
  409f2c:	ldr	x0, [sp, #80]
  409f30:	lsl	x0, x0, #2
  409f34:	mov	x2, x0
  409f38:	ldr	x1, [sp, #168]
  409f3c:	ldr	x0, [sp, #184]
  409f40:	bl	401270 <memcpy@plt>
  409f44:	ldr	x0, [sp, #80]
  409f48:	lsl	x0, x0, #2
  409f4c:	ldr	x1, [sp, #168]
  409f50:	add	x0, x1, x0
  409f54:	str	x0, [sp, #168]
  409f58:	ldr	x1, [sp, #136]
  409f5c:	ldr	x0, [sp, #80]
  409f60:	sub	x0, x1, x0
  409f64:	str	x0, [sp, #136]
  409f68:	ldr	x0, [sp, #80]
  409f6c:	lsl	x0, x0, #2
  409f70:	ldr	x1, [sp, #184]
  409f74:	add	x0, x1, x0
  409f78:	str	x0, [sp, #184]
  409f7c:	ldr	x0, [sp, #144]
  409f80:	ldr	x2, [sp, #136]
  409f84:	ldr	x1, [sp, #136]
  409f88:	cmp	x2, x0
  409f8c:	csel	x0, x1, x0, ls  // ls = plast
  409f90:	str	x0, [sp, #72]
  409f94:	ldrb	w0, [sp, #133]
  409f98:	cmp	w0, #0x0
  409f9c:	b.eq	40a1c0 <ferror@plt+0x8bf0>  // b.none
  409fa0:	str	xzr, [sp, #160]
  409fa4:	b	40a004 <ferror@plt+0x8a34>
  409fa8:	ldr	x0, [sp, #160]
  409fac:	lsl	x0, x0, #2
  409fb0:	ldr	x1, [sp, #176]
  409fb4:	add	x0, x1, x0
  409fb8:	ldr	w3, [x0]
  409fbc:	ldr	x0, [sp, #160]
  409fc0:	lsl	x0, x0, #2
  409fc4:	ldr	x1, [sp, #168]
  409fc8:	add	x0, x1, x0
  409fcc:	ldr	w4, [x0]
  409fd0:	ldr	x0, [sp, #160]
  409fd4:	lsl	x0, x0, #2
  409fd8:	ldr	x1, [sp, #184]
  409fdc:	add	x19, x1, x0
  409fe0:	add	x0, sp, #0x47
  409fe4:	mov	x2, x0
  409fe8:	mov	w1, w4
  409fec:	mov	w0, w3
  409ff0:	bl	40811c <ferror@plt+0x6b4c>
  409ff4:	str	w0, [x19]
  409ff8:	ldr	x0, [sp, #160]
  409ffc:	add	x0, x0, #0x1
  40a000:	str	x0, [sp, #160]
  40a004:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40a008:	add	x0, x0, #0x250
  40a00c:	ldr	x0, [x0]
  40a010:	ldr	w1, [x0, #1128]
  40a014:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40a018:	add	x0, x0, #0x250
  40a01c:	ldr	x0, [x0]
  40a020:	ldr	w0, [x0, #1132]
  40a024:	cmp	w1, w0
  40a028:	b.ne	40a088 <ferror@plt+0x8ab8>  // b.any
  40a02c:	ldr	x1, [sp, #160]
  40a030:	ldr	x0, [sp, #72]
  40a034:	cmp	x1, x0
  40a038:	b.cc	409fa8 <ferror@plt+0x89d8>  // b.lo, b.ul, b.last
  40a03c:	b	40a088 <ferror@plt+0x8ab8>
  40a040:	ldr	x0, [sp, #160]
  40a044:	lsl	x0, x0, #2
  40a048:	ldr	x1, [sp, #176]
  40a04c:	add	x0, x1, x0
  40a050:	ldr	w3, [x0]
  40a054:	ldr	x0, [sp, #160]
  40a058:	lsl	x0, x0, #2
  40a05c:	ldr	x1, [sp, #184]
  40a060:	add	x19, x1, x0
  40a064:	add	x0, sp, #0x47
  40a068:	mov	x2, x0
  40a06c:	mov	w1, #0x0                   	// #0
  40a070:	mov	w0, w3
  40a074:	bl	40811c <ferror@plt+0x6b4c>
  40a078:	str	w0, [x19]
  40a07c:	ldr	x0, [sp, #160]
  40a080:	add	x0, x0, #0x1
  40a084:	str	x0, [sp, #160]
  40a088:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40a08c:	add	x0, x0, #0x250
  40a090:	ldr	x0, [x0]
  40a094:	ldr	w1, [x0, #1128]
  40a098:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40a09c:	add	x0, x0, #0x250
  40a0a0:	ldr	x0, [x0]
  40a0a4:	ldr	w0, [x0, #1132]
  40a0a8:	cmp	w1, w0
  40a0ac:	b.ne	40a10c <ferror@plt+0x8b3c>  // b.any
  40a0b0:	ldr	x1, [sp, #160]
  40a0b4:	ldr	x0, [sp, #144]
  40a0b8:	cmp	x1, x0
  40a0bc:	b.cc	40a040 <ferror@plt+0x8a70>  // b.lo, b.ul, b.last
  40a0c0:	b	40a10c <ferror@plt+0x8b3c>
  40a0c4:	ldr	x0, [sp, #160]
  40a0c8:	lsl	x0, x0, #2
  40a0cc:	ldr	x1, [sp, #168]
  40a0d0:	add	x0, x1, x0
  40a0d4:	ldr	w3, [x0]
  40a0d8:	ldr	x0, [sp, #160]
  40a0dc:	lsl	x0, x0, #2
  40a0e0:	ldr	x1, [sp, #184]
  40a0e4:	add	x19, x1, x0
  40a0e8:	add	x0, sp, #0x47
  40a0ec:	mov	x2, x0
  40a0f0:	mov	w1, w3
  40a0f4:	mov	w0, #0x0                   	// #0
  40a0f8:	bl	40811c <ferror@plt+0x6b4c>
  40a0fc:	str	w0, [x19]
  40a100:	ldr	x0, [sp, #160]
  40a104:	add	x0, x0, #0x1
  40a108:	str	x0, [sp, #160]
  40a10c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40a110:	add	x0, x0, #0x250
  40a114:	ldr	x0, [x0]
  40a118:	ldr	w1, [x0, #1128]
  40a11c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40a120:	add	x0, x0, #0x250
  40a124:	ldr	x0, [x0]
  40a128:	ldr	w0, [x0, #1132]
  40a12c:	cmp	w1, w0
  40a130:	b.ne	40a17c <ferror@plt+0x8bac>  // b.any
  40a134:	ldr	x1, [sp, #160]
  40a138:	ldr	x0, [sp, #136]
  40a13c:	cmp	x1, x0
  40a140:	b.cc	40a0c4 <ferror@plt+0x8af4>  // b.lo, b.ul, b.last
  40a144:	b	40a17c <ferror@plt+0x8bac>
  40a148:	ldr	x0, [sp, #160]
  40a14c:	lsl	x0, x0, #2
  40a150:	ldr	x1, [sp, #184]
  40a154:	add	x19, x1, x0
  40a158:	add	x0, sp, #0x47
  40a15c:	mov	x2, x0
  40a160:	mov	w1, #0x0                   	// #0
  40a164:	mov	w0, #0x0                   	// #0
  40a168:	bl	40811c <ferror@plt+0x6b4c>
  40a16c:	str	w0, [x19]
  40a170:	ldr	x0, [sp, #160]
  40a174:	add	x0, x0, #0x1
  40a178:	str	x0, [sp, #160]
  40a17c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40a180:	add	x0, x0, #0x250
  40a184:	ldr	x0, [x0]
  40a188:	ldr	w1, [x0, #1128]
  40a18c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40a190:	add	x0, x0, #0x250
  40a194:	ldr	x0, [x0]
  40a198:	ldr	w0, [x0, #1132]
  40a19c:	cmp	w1, w0
  40a1a0:	b.ne	40a3dc <ferror@plt+0x8e0c>  // b.any
  40a1a4:	ldr	x1, [sp, #152]
  40a1a8:	ldr	x0, [sp, #80]
  40a1ac:	sub	x0, x1, x0
  40a1b0:	ldr	x1, [sp, #160]
  40a1b4:	cmp	x1, x0
  40a1b8:	b.cc	40a148 <ferror@plt+0x8b78>  // b.lo, b.ul, b.last
  40a1bc:	b	40a3dc <ferror@plt+0x8e0c>
  40a1c0:	str	xzr, [sp, #160]
  40a1c4:	b	40a224 <ferror@plt+0x8c54>
  40a1c8:	ldr	x0, [sp, #160]
  40a1cc:	lsl	x0, x0, #2
  40a1d0:	ldr	x1, [sp, #176]
  40a1d4:	add	x0, x1, x0
  40a1d8:	ldr	w3, [x0]
  40a1dc:	ldr	x0, [sp, #160]
  40a1e0:	lsl	x0, x0, #2
  40a1e4:	ldr	x1, [sp, #168]
  40a1e8:	add	x0, x1, x0
  40a1ec:	ldr	w4, [x0]
  40a1f0:	ldr	x0, [sp, #160]
  40a1f4:	lsl	x0, x0, #2
  40a1f8:	ldr	x1, [sp, #184]
  40a1fc:	add	x19, x1, x0
  40a200:	add	x0, sp, #0x47
  40a204:	mov	x2, x0
  40a208:	mov	w1, w4
  40a20c:	mov	w0, w3
  40a210:	bl	40809c <ferror@plt+0x6acc>
  40a214:	str	w0, [x19]
  40a218:	ldr	x0, [sp, #160]
  40a21c:	add	x0, x0, #0x1
  40a220:	str	x0, [sp, #160]
  40a224:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40a228:	add	x0, x0, #0x250
  40a22c:	ldr	x0, [x0]
  40a230:	ldr	w1, [x0, #1128]
  40a234:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40a238:	add	x0, x0, #0x250
  40a23c:	ldr	x0, [x0]
  40a240:	ldr	w0, [x0, #1132]
  40a244:	cmp	w1, w0
  40a248:	b.ne	40a2a8 <ferror@plt+0x8cd8>  // b.any
  40a24c:	ldr	x1, [sp, #160]
  40a250:	ldr	x0, [sp, #72]
  40a254:	cmp	x1, x0
  40a258:	b.cc	40a1c8 <ferror@plt+0x8bf8>  // b.lo, b.ul, b.last
  40a25c:	b	40a2a8 <ferror@plt+0x8cd8>
  40a260:	ldr	x0, [sp, #160]
  40a264:	lsl	x0, x0, #2
  40a268:	ldr	x1, [sp, #176]
  40a26c:	add	x0, x1, x0
  40a270:	ldr	w3, [x0]
  40a274:	ldr	x0, [sp, #160]
  40a278:	lsl	x0, x0, #2
  40a27c:	ldr	x1, [sp, #184]
  40a280:	add	x19, x1, x0
  40a284:	add	x0, sp, #0x47
  40a288:	mov	x2, x0
  40a28c:	mov	w1, #0x0                   	// #0
  40a290:	mov	w0, w3
  40a294:	bl	40809c <ferror@plt+0x6acc>
  40a298:	str	w0, [x19]
  40a29c:	ldr	x0, [sp, #160]
  40a2a0:	add	x0, x0, #0x1
  40a2a4:	str	x0, [sp, #160]
  40a2a8:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40a2ac:	add	x0, x0, #0x250
  40a2b0:	ldr	x0, [x0]
  40a2b4:	ldr	w1, [x0, #1128]
  40a2b8:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40a2bc:	add	x0, x0, #0x250
  40a2c0:	ldr	x0, [x0]
  40a2c4:	ldr	w0, [x0, #1132]
  40a2c8:	cmp	w1, w0
  40a2cc:	b.ne	40a32c <ferror@plt+0x8d5c>  // b.any
  40a2d0:	ldr	x1, [sp, #160]
  40a2d4:	ldr	x0, [sp, #144]
  40a2d8:	cmp	x1, x0
  40a2dc:	b.cc	40a260 <ferror@plt+0x8c90>  // b.lo, b.ul, b.last
  40a2e0:	b	40a32c <ferror@plt+0x8d5c>
  40a2e4:	ldr	x0, [sp, #160]
  40a2e8:	lsl	x0, x0, #2
  40a2ec:	ldr	x1, [sp, #168]
  40a2f0:	add	x0, x1, x0
  40a2f4:	ldr	w3, [x0]
  40a2f8:	ldr	x0, [sp, #160]
  40a2fc:	lsl	x0, x0, #2
  40a300:	ldr	x1, [sp, #184]
  40a304:	add	x19, x1, x0
  40a308:	add	x0, sp, #0x47
  40a30c:	mov	x2, x0
  40a310:	mov	w1, w3
  40a314:	mov	w0, #0x0                   	// #0
  40a318:	bl	40809c <ferror@plt+0x6acc>
  40a31c:	str	w0, [x19]
  40a320:	ldr	x0, [sp, #160]
  40a324:	add	x0, x0, #0x1
  40a328:	str	x0, [sp, #160]
  40a32c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40a330:	add	x0, x0, #0x250
  40a334:	ldr	x0, [x0]
  40a338:	ldr	w1, [x0, #1128]
  40a33c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40a340:	add	x0, x0, #0x250
  40a344:	ldr	x0, [x0]
  40a348:	ldr	w0, [x0, #1132]
  40a34c:	cmp	w1, w0
  40a350:	b.ne	40a39c <ferror@plt+0x8dcc>  // b.any
  40a354:	ldr	x1, [sp, #160]
  40a358:	ldr	x0, [sp, #136]
  40a35c:	cmp	x1, x0
  40a360:	b.cc	40a2e4 <ferror@plt+0x8d14>  // b.lo, b.ul, b.last
  40a364:	b	40a39c <ferror@plt+0x8dcc>
  40a368:	ldr	x0, [sp, #160]
  40a36c:	lsl	x0, x0, #2
  40a370:	ldr	x1, [sp, #184]
  40a374:	add	x19, x1, x0
  40a378:	add	x0, sp, #0x47
  40a37c:	mov	x2, x0
  40a380:	mov	w1, #0x0                   	// #0
  40a384:	mov	w0, #0x0                   	// #0
  40a388:	bl	40809c <ferror@plt+0x6acc>
  40a38c:	str	w0, [x19]
  40a390:	ldr	x0, [sp, #160]
  40a394:	add	x0, x0, #0x1
  40a398:	str	x0, [sp, #160]
  40a39c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40a3a0:	add	x0, x0, #0x250
  40a3a4:	ldr	x0, [x0]
  40a3a8:	ldr	w1, [x0, #1128]
  40a3ac:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40a3b0:	add	x0, x0, #0x250
  40a3b4:	ldr	x0, [x0]
  40a3b8:	ldr	w0, [x0, #1132]
  40a3bc:	cmp	w1, w0
  40a3c0:	b.ne	40a3dc <ferror@plt+0x8e0c>  // b.any
  40a3c4:	ldr	x1, [sp, #152]
  40a3c8:	ldr	x0, [sp, #80]
  40a3cc:	sub	x0, x1, x0
  40a3d0:	ldr	x1, [sp, #160]
  40a3d4:	cmp	x1, x0
  40a3d8:	b.cc	40a368 <ferror@plt+0x8d98>  // b.lo, b.ul, b.last
  40a3dc:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40a3e0:	add	x0, x0, #0x250
  40a3e4:	ldr	x0, [x0]
  40a3e8:	ldr	w1, [x0, #1128]
  40a3ec:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40a3f0:	add	x0, x0, #0x250
  40a3f4:	ldr	x0, [x0]
  40a3f8:	ldr	w0, [x0, #1132]
  40a3fc:	cmp	w1, w0
  40a400:	b.ne	40a464 <ferror@plt+0x8e94>  // b.any
  40a404:	ldr	x0, [sp, #56]
  40a408:	ldrb	w0, [x0, #40]
  40a40c:	ldrb	w1, [sp, #135]
  40a410:	cmp	w1, w0
  40a414:	cset	w0, ne  // ne = any
  40a418:	and	w1, w0, #0xff
  40a41c:	ldr	x0, [sp, #40]
  40a420:	strb	w1, [x0, #40]
  40a424:	ldr	x0, [sp, #40]
  40a428:	ldr	x1, [sp, #152]
  40a42c:	str	x1, [x0, #24]
  40a430:	ldr	x0, [sp, #40]
  40a434:	ldr	x1, [sp, #88]
  40a438:	str	x1, [x0, #8]
  40a43c:	ldr	x0, [sp, #48]
  40a440:	ldr	x1, [x0, #16]
  40a444:	ldr	x0, [sp, #56]
  40a448:	ldr	x0, [x0, #16]
  40a44c:	cmp	x1, x0
  40a450:	csel	x1, x1, x0, cs  // cs = hs, nlast
  40a454:	ldr	x0, [sp, #40]
  40a458:	str	x1, [x0, #16]
  40a45c:	ldr	x0, [sp, #40]
  40a460:	bl	407e88 <ferror@plt+0x68b8>
  40a464:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40a468:	add	x0, x0, #0x250
  40a46c:	ldr	x0, [x0]
  40a470:	ldr	w1, [x0, #1128]
  40a474:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40a478:	add	x0, x0, #0x250
  40a47c:	ldr	x0, [x0]
  40a480:	ldr	w0, [x0, #1132]
  40a484:	cmp	w1, w0
  40a488:	b.eq	40a494 <ferror@plt+0x8ec4>  // b.none
  40a48c:	mov	w0, #0x8                   	// #8
  40a490:	b	40a498 <ferror@plt+0x8ec8>
  40a494:	mov	w0, #0x0                   	// #0
  40a498:	ldr	x19, [sp, #16]
  40a49c:	ldp	x29, x30, [sp], #192
  40a4a0:	ret
  40a4a4:	stp	x29, x30, [sp, #-144]!
  40a4a8:	mov	x29, sp
  40a4ac:	str	x0, [sp, #40]
  40a4b0:	str	x1, [sp, #32]
  40a4b4:	str	x2, [sp, #24]
  40a4b8:	ldr	x0, [sp, #40]
  40a4bc:	ldr	x0, [x0, #24]
  40a4c0:	str	x0, [sp, #88]
  40a4c4:	ldr	x0, [sp, #32]
  40a4c8:	ldr	x0, [x0, #24]
  40a4cc:	str	x0, [sp, #80]
  40a4d0:	ldr	x0, [sp, #40]
  40a4d4:	ldr	x0, [x0]
  40a4d8:	str	x0, [sp, #72]
  40a4dc:	ldr	x0, [sp, #32]
  40a4e0:	ldr	x0, [x0]
  40a4e4:	str	x0, [sp, #64]
  40a4e8:	str	xzr, [sp, #120]
  40a4ec:	str	xzr, [sp, #112]
  40a4f0:	ldr	x1, [sp, #80]
  40a4f4:	ldr	x0, [sp, #88]
  40a4f8:	bl	41103c <ferror@plt+0xfa6c>
  40a4fc:	str	x0, [sp, #128]
  40a500:	mov	x1, #0x1                   	// #1
  40a504:	ldr	x0, [sp, #128]
  40a508:	bl	41103c <ferror@plt+0xfa6c>
  40a50c:	mov	x1, x0
  40a510:	ldr	x0, [sp, #24]
  40a514:	bl	407d68 <ferror@plt+0x6798>
  40a518:	ldr	x0, [sp, #24]
  40a51c:	ldr	x0, [x0]
  40a520:	str	x0, [sp, #56]
  40a524:	ldr	x0, [sp, #24]
  40a528:	ldr	x0, [x0, #32]
  40a52c:	lsl	x0, x0, #2
  40a530:	mov	x2, x0
  40a534:	mov	w1, #0x0                   	// #0
  40a538:	ldr	x0, [sp, #56]
  40a53c:	bl	401390 <memset@plt>
  40a540:	str	xzr, [sp, #136]
  40a544:	b	40a750 <ferror@plt+0x9180>
  40a548:	ldr	x1, [sp, #136]
  40a54c:	ldr	x0, [sp, #80]
  40a550:	sub	x0, x1, x0
  40a554:	add	x0, x0, #0x1
  40a558:	str	x0, [sp, #48]
  40a55c:	ldr	x1, [sp, #48]
  40a560:	ldr	x0, [sp, #48]
  40a564:	mov	x2, #0x0                   	// #0
  40a568:	cmp	x1, #0x0
  40a56c:	csel	x0, x0, x2, ge  // ge = tcont
  40a570:	str	x0, [sp, #104]
  40a574:	ldr	x0, [sp, #80]
  40a578:	sub	x0, x0, #0x1
  40a57c:	ldr	x2, [sp, #136]
  40a580:	ldr	x1, [sp, #136]
  40a584:	cmp	x2, x0
  40a588:	csel	x0, x1, x0, ls  // ls = plast
  40a58c:	str	x0, [sp, #96]
  40a590:	b	40a664 <ferror@plt+0x9094>
  40a594:	ldr	x0, [sp, #104]
  40a598:	lsl	x0, x0, #2
  40a59c:	ldr	x1, [sp, #72]
  40a5a0:	add	x0, x1, x0
  40a5a4:	ldr	w0, [x0]
  40a5a8:	sxtw	x1, w0
  40a5ac:	ldr	x0, [sp, #96]
  40a5b0:	lsl	x0, x0, #2
  40a5b4:	ldr	x2, [sp, #64]
  40a5b8:	add	x0, x2, x0
  40a5bc:	ldr	w0, [x0]
  40a5c0:	sxtw	x0, w0
  40a5c4:	mul	x0, x1, x0
  40a5c8:	ldr	x1, [sp, #120]
  40a5cc:	add	x0, x1, x0
  40a5d0:	str	x0, [sp, #120]
  40a5d4:	ldr	x1, [sp, #120]
  40a5d8:	mov	x0, #0xffffffffa763ffff    	// #-1486618625
  40a5dc:	movk	x0, #0xb6b3, lsl #32
  40a5e0:	movk	x0, #0xde0, lsl #48
  40a5e4:	cmp	x1, x0
  40a5e8:	b.ls	40a64c <ferror@plt+0x907c>  // b.plast
  40a5ec:	ldr	x0, [sp, #120]
  40a5f0:	lsr	x1, x0, #9
  40a5f4:	mov	x0, #0x5a53                	// #23123
  40a5f8:	movk	x0, #0xa09b, lsl #16
  40a5fc:	movk	x0, #0xb82f, lsl #32
  40a600:	movk	x0, #0x44, lsl #48
  40a604:	umulh	x0, x1, x0
  40a608:	lsr	x0, x0, #11
  40a60c:	ldr	x1, [sp, #112]
  40a610:	add	x0, x1, x0
  40a614:	str	x0, [sp, #112]
  40a618:	ldr	x0, [sp, #120]
  40a61c:	lsr	x2, x0, #9
  40a620:	mov	x1, #0x5a53                	// #23123
  40a624:	movk	x1, #0xa09b, lsl #16
  40a628:	movk	x1, #0xb82f, lsl #32
  40a62c:	movk	x1, #0x44, lsl #48
  40a630:	umulh	x1, x2, x1
  40a634:	lsr	x2, x1, #11
  40a638:	mov	x1, #0xca00                	// #51712
  40a63c:	movk	x1, #0x3b9a, lsl #16
  40a640:	mul	x1, x2, x1
  40a644:	sub	x0, x0, x1
  40a648:	str	x0, [sp, #120]
  40a64c:	ldr	x0, [sp, #104]
  40a650:	add	x0, x0, #0x1
  40a654:	str	x0, [sp, #104]
  40a658:	ldr	x0, [sp, #96]
  40a65c:	sub	x0, x0, #0x1
  40a660:	str	x0, [sp, #96]
  40a664:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40a668:	add	x0, x0, #0x250
  40a66c:	ldr	x0, [x0]
  40a670:	ldr	w1, [x0, #1128]
  40a674:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40a678:	add	x0, x0, #0x250
  40a67c:	ldr	x0, [x0]
  40a680:	ldr	w0, [x0, #1132]
  40a684:	cmp	w1, w0
  40a688:	b.ne	40a6ac <ferror@plt+0x90dc>  // b.any
  40a68c:	ldr	x1, [sp, #104]
  40a690:	ldr	x0, [sp, #88]
  40a694:	cmp	x1, x0
  40a698:	b.cs	40a6ac <ferror@plt+0x90dc>  // b.hs, b.nlast
  40a69c:	ldr	x1, [sp, #96]
  40a6a0:	ldr	x0, [sp, #80]
  40a6a4:	cmp	x1, x0
  40a6a8:	b.cc	40a594 <ferror@plt+0x8fc4>  // b.lo, b.ul, b.last
  40a6ac:	ldr	x1, [sp, #120]
  40a6b0:	mov	x0, #0xc9ff                	// #51711
  40a6b4:	movk	x0, #0x3b9a, lsl #16
  40a6b8:	cmp	x1, x0
  40a6bc:	b.ls	40a720 <ferror@plt+0x9150>  // b.plast
  40a6c0:	ldr	x0, [sp, #120]
  40a6c4:	lsr	x1, x0, #9
  40a6c8:	mov	x0, #0x5a53                	// #23123
  40a6cc:	movk	x0, #0xa09b, lsl #16
  40a6d0:	movk	x0, #0xb82f, lsl #32
  40a6d4:	movk	x0, #0x44, lsl #48
  40a6d8:	umulh	x0, x1, x0
  40a6dc:	lsr	x0, x0, #11
  40a6e0:	ldr	x1, [sp, #112]
  40a6e4:	add	x0, x1, x0
  40a6e8:	str	x0, [sp, #112]
  40a6ec:	ldr	x0, [sp, #120]
  40a6f0:	lsr	x2, x0, #9
  40a6f4:	mov	x1, #0x5a53                	// #23123
  40a6f8:	movk	x1, #0xa09b, lsl #16
  40a6fc:	movk	x1, #0xb82f, lsl #32
  40a700:	movk	x1, #0x44, lsl #48
  40a704:	umulh	x1, x2, x1
  40a708:	lsr	x2, x1, #11
  40a70c:	mov	x1, #0xca00                	// #51712
  40a710:	movk	x1, #0x3b9a, lsl #16
  40a714:	mul	x1, x2, x1
  40a718:	sub	x0, x0, x1
  40a71c:	str	x0, [sp, #120]
  40a720:	ldr	x0, [sp, #136]
  40a724:	lsl	x0, x0, #2
  40a728:	ldr	x1, [sp, #56]
  40a72c:	add	x0, x1, x0
  40a730:	ldr	x1, [sp, #120]
  40a734:	str	w1, [x0]
  40a738:	ldr	x0, [sp, #112]
  40a73c:	str	x0, [sp, #120]
  40a740:	str	xzr, [sp, #112]
  40a744:	ldr	x0, [sp, #136]
  40a748:	add	x0, x0, #0x1
  40a74c:	str	x0, [sp, #136]
  40a750:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40a754:	add	x0, x0, #0x250
  40a758:	ldr	x0, [x0]
  40a75c:	ldr	w1, [x0, #1128]
  40a760:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40a764:	add	x0, x0, #0x250
  40a768:	ldr	x0, [x0]
  40a76c:	ldr	w0, [x0, #1132]
  40a770:	cmp	w1, w0
  40a774:	b.ne	40a788 <ferror@plt+0x91b8>  // b.any
  40a778:	ldr	x1, [sp, #136]
  40a77c:	ldr	x0, [sp, #128]
  40a780:	cmp	x1, x0
  40a784:	b.cc	40a548 <ferror@plt+0x8f78>  // b.lo, b.ul, b.last
  40a788:	ldr	x0, [sp, #120]
  40a78c:	cmp	x0, #0x0
  40a790:	b.eq	40a7b8 <ferror@plt+0x91e8>  // b.none
  40a794:	ldr	x0, [sp, #128]
  40a798:	lsl	x0, x0, #2
  40a79c:	ldr	x1, [sp, #56]
  40a7a0:	add	x0, x1, x0
  40a7a4:	ldr	x1, [sp, #120]
  40a7a8:	str	w1, [x0]
  40a7ac:	ldr	x0, [sp, #128]
  40a7b0:	add	x0, x0, #0x1
  40a7b4:	str	x0, [sp, #128]
  40a7b8:	ldr	x0, [sp, #24]
  40a7bc:	ldr	x1, [sp, #128]
  40a7c0:	str	x1, [x0, #24]
  40a7c4:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40a7c8:	add	x0, x0, #0x250
  40a7cc:	ldr	x0, [x0]
  40a7d0:	ldr	w1, [x0, #1128]
  40a7d4:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40a7d8:	add	x0, x0, #0x250
  40a7dc:	ldr	x0, [x0]
  40a7e0:	ldr	w0, [x0, #1132]
  40a7e4:	cmp	w1, w0
  40a7e8:	b.eq	40a7f4 <ferror@plt+0x9224>  // b.none
  40a7ec:	mov	w0, #0x8                   	// #8
  40a7f0:	b	40a7f8 <ferror@plt+0x9228>
  40a7f4:	mov	w0, #0x0                   	// #0
  40a7f8:	ldp	x29, x30, [sp], #144
  40a7fc:	ret
  40a800:	stp	x29, x30, [sp, #-48]!
  40a804:	mov	x29, sp
  40a808:	str	x0, [sp, #40]
  40a80c:	str	x1, [sp, #32]
  40a810:	str	x2, [sp, #24]
  40a814:	str	x3, [sp, #16]
  40a818:	ldr	x0, [sp, #40]
  40a81c:	ldr	x1, [x0]
  40a820:	ldr	x0, [sp, #24]
  40a824:	lsl	x0, x0, #2
  40a828:	add	x4, x1, x0
  40a82c:	ldr	x0, [sp, #32]
  40a830:	ldr	x1, [x0]
  40a834:	ldr	x0, [sp, #32]
  40a838:	ldr	x0, [x0, #24]
  40a83c:	ldr	x3, [sp, #16]
  40a840:	mov	x2, x0
  40a844:	mov	x0, x4
  40a848:	blr	x3
  40a84c:	ldp	x29, x30, [sp], #48
  40a850:	ret
  40a854:	sub	sp, sp, #0x250
  40a858:	stp	x29, x30, [sp]
  40a85c:	mov	x29, sp
  40a860:	str	x0, [sp, #40]
  40a864:	str	x1, [sp, #32]
  40a868:	str	x2, [sp, #24]
  40a86c:	ldr	x0, [sp, #40]
  40a870:	ldr	x0, [x0, #24]
  40a874:	cmp	x0, #0x1
  40a878:	b.ne	40a8a8 <ferror@plt+0x92d8>  // b.any
  40a87c:	ldr	x0, [sp, #40]
  40a880:	ldr	x0, [x0, #8]
  40a884:	cmp	x0, #0x0
  40a888:	b.ne	40a8a8 <ferror@plt+0x92d8>  // b.any
  40a88c:	ldr	x0, [sp, #40]
  40a890:	ldr	x0, [x0]
  40a894:	ldr	w0, [x0]
  40a898:	cmp	w0, #0x1
  40a89c:	b.ne	40a8a8 <ferror@plt+0x92d8>  // b.any
  40a8a0:	mov	w0, #0x1                   	// #1
  40a8a4:	b	40a8ac <ferror@plt+0x92dc>
  40a8a8:	mov	w0, #0x0                   	// #0
  40a8ac:	strb	w0, [sp, #587]
  40a8b0:	ldrb	w0, [sp, #587]
  40a8b4:	and	w0, w0, #0x1
  40a8b8:	strb	w0, [sp, #587]
  40a8bc:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40a8c0:	add	x0, x0, #0x250
  40a8c4:	ldr	x0, [x0]
  40a8c8:	ldr	w1, [x0, #1128]
  40a8cc:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40a8d0:	add	x0, x0, #0x250
  40a8d4:	ldr	x0, [x0]
  40a8d8:	ldr	w0, [x0, #1132]
  40a8dc:	cmp	w1, w0
  40a8e0:	b.eq	40a8ec <ferror@plt+0x931c>  // b.none
  40a8e4:	mov	w0, #0x8                   	// #8
  40a8e8:	b	40ae84 <ferror@plt+0x98b4>
  40a8ec:	ldr	x0, [sp, #40]
  40a8f0:	ldr	x0, [x0, #24]
  40a8f4:	cmp	x0, #0x0
  40a8f8:	b.eq	40a90c <ferror@plt+0x933c>  // b.none
  40a8fc:	ldr	x0, [sp, #32]
  40a900:	ldr	x0, [x0, #24]
  40a904:	cmp	x0, #0x0
  40a908:	b.ne	40a914 <ferror@plt+0x9344>  // b.any
  40a90c:	mov	w0, #0x0                   	// #0
  40a910:	b	40ae84 <ferror@plt+0x98b4>
  40a914:	ldrb	w0, [sp, #587]
  40a918:	cmp	w0, #0x0
  40a91c:	b.ne	40a954 <ferror@plt+0x9384>  // b.any
  40a920:	ldr	x0, [sp, #32]
  40a924:	ldr	x0, [x0, #24]
  40a928:	cmp	x0, #0x1
  40a92c:	b.ne	40a9d8 <ferror@plt+0x9408>  // b.any
  40a930:	ldr	x0, [sp, #32]
  40a934:	ldr	x0, [x0, #8]
  40a938:	cmp	x0, #0x0
  40a93c:	b.ne	40a9d8 <ferror@plt+0x9408>  // b.any
  40a940:	ldr	x0, [sp, #32]
  40a944:	ldr	x0, [x0]
  40a948:	ldr	w0, [x0]
  40a94c:	cmp	w0, #0x1
  40a950:	b.ne	40a9d8 <ferror@plt+0x9408>  // b.any
  40a954:	ldrb	w0, [sp, #587]
  40a958:	cmp	w0, #0x0
  40a95c:	b.eq	40a968 <ferror@plt+0x9398>  // b.none
  40a960:	ldr	x0, [sp, #32]
  40a964:	b	40a96c <ferror@plt+0x939c>
  40a968:	ldr	x0, [sp, #40]
  40a96c:	mov	x1, x0
  40a970:	ldr	x0, [sp, #24]
  40a974:	bl	40e498 <ferror@plt+0xcec8>
  40a978:	ldrb	w0, [sp, #587]
  40a97c:	cmp	w0, #0x0
  40a980:	b.eq	40a994 <ferror@plt+0x93c4>  // b.none
  40a984:	ldr	x0, [sp, #40]
  40a988:	ldrb	w0, [x0, #40]
  40a98c:	cmp	w0, #0x0
  40a990:	b.ne	40a9a4 <ferror@plt+0x93d4>  // b.any
  40a994:	ldr	x0, [sp, #32]
  40a998:	ldrb	w0, [x0, #40]
  40a99c:	cmp	w0, #0x0
  40a9a0:	b.eq	40a9d0 <ferror@plt+0x9400>  // b.none
  40a9a4:	ldr	x0, [sp, #24]
  40a9a8:	ldrb	w0, [x0, #40]
  40a9ac:	cmp	w0, #0x0
  40a9b0:	cset	w0, ne  // ne = any
  40a9b4:	and	w0, w0, #0xff
  40a9b8:	eor	w0, w0, #0x1
  40a9bc:	and	w0, w0, #0xff
  40a9c0:	and	w0, w0, #0x1
  40a9c4:	and	w1, w0, #0xff
  40a9c8:	ldr	x0, [sp, #24]
  40a9cc:	strb	w1, [x0, #40]
  40a9d0:	mov	w0, #0x0                   	// #0
  40a9d4:	b	40ae84 <ferror@plt+0x98b4>
  40a9d8:	ldr	x0, [sp, #40]
  40a9dc:	ldr	x0, [x0, #24]
  40a9e0:	cmp	x0, #0x3f
  40a9e4:	b.ls	40a9f8 <ferror@plt+0x9428>  // b.plast
  40a9e8:	ldr	x0, [sp, #32]
  40a9ec:	ldr	x0, [x0, #24]
  40a9f0:	cmp	x0, #0x3f
  40a9f4:	b.hi	40aa0c <ferror@plt+0x943c>  // b.pmore
  40a9f8:	ldr	x2, [sp, #24]
  40a9fc:	ldr	x1, [sp, #32]
  40aa00:	ldr	x0, [sp, #40]
  40aa04:	bl	40a4a4 <ferror@plt+0x8ed4>
  40aa08:	b	40ae84 <ferror@plt+0x98b4>
  40aa0c:	ldr	x0, [sp, #32]
  40aa10:	ldr	x1, [x0, #24]
  40aa14:	ldr	x0, [sp, #40]
  40aa18:	ldr	x0, [x0, #24]
  40aa1c:	cmp	x1, x0
  40aa20:	csel	x0, x1, x0, cs  // cs = hs, nlast
  40aa24:	str	x0, [sp, #576]
  40aa28:	ldr	x2, [sp, #576]
  40aa2c:	ldr	x1, [sp, #576]
  40aa30:	mov	x0, #0x2                   	// #2
  40aa34:	cmp	x2, #0x2
  40aa38:	csel	x0, x1, x0, cs  // cs = hs, nlast
  40aa3c:	str	x0, [sp, #576]
  40aa40:	ldr	x0, [sp, #576]
  40aa44:	add	x0, x0, #0x1
  40aa48:	lsr	x0, x0, #1
  40aa4c:	str	x0, [sp, #568]
  40aa50:	ldr	x1, [sp, #576]
  40aa54:	mov	x0, #0x6                   	// #6
  40aa58:	bl	410fd8 <ferror@plt+0xfa08>
  40aa5c:	str	x0, [sp, #560]
  40aa60:	ldr	x0, [sp, #560]
  40aa64:	lsl	x0, x0, #2
  40aa68:	bl	41109c <ferror@plt+0xfacc>
  40aa6c:	str	x0, [sp, #552]
  40aa70:	ldr	x0, [sp, #552]
  40aa74:	str	x0, [sp, #544]
  40aa78:	add	x0, sp, #0x1e8
  40aa7c:	ldr	x2, [sp, #576]
  40aa80:	ldr	x1, [sp, #552]
  40aa84:	bl	40e3e4 <ferror@plt+0xce14>
  40aa88:	ldr	x0, [sp, #576]
  40aa8c:	lsl	x0, x0, #2
  40aa90:	ldr	x1, [sp, #552]
  40aa94:	add	x0, x1, x0
  40aa98:	str	x0, [sp, #552]
  40aa9c:	add	x0, sp, #0x1b8
  40aaa0:	ldr	x2, [sp, #576]
  40aaa4:	ldr	x1, [sp, #552]
  40aaa8:	bl	40e3e4 <ferror@plt+0xce14>
  40aaac:	ldr	x0, [sp, #576]
  40aab0:	lsl	x0, x0, #2
  40aab4:	ldr	x1, [sp, #552]
  40aab8:	add	x0, x1, x0
  40aabc:	str	x0, [sp, #552]
  40aac0:	add	x0, sp, #0x188
  40aac4:	ldr	x2, [sp, #576]
  40aac8:	ldr	x1, [sp, #552]
  40aacc:	bl	40e3e4 <ferror@plt+0xce14>
  40aad0:	ldr	x0, [sp, #576]
  40aad4:	lsl	x0, x0, #2
  40aad8:	ldr	x1, [sp, #552]
  40aadc:	add	x0, x1, x0
  40aae0:	str	x0, [sp, #552]
  40aae4:	add	x0, sp, #0x158
  40aae8:	ldr	x2, [sp, #576]
  40aaec:	ldr	x1, [sp, #552]
  40aaf0:	bl	40e3e4 <ferror@plt+0xce14>
  40aaf4:	ldr	x0, [sp, #576]
  40aaf8:	lsl	x0, x0, #2
  40aafc:	ldr	x1, [sp, #552]
  40ab00:	add	x0, x1, x0
  40ab04:	str	x0, [sp, #552]
  40ab08:	add	x0, sp, #0xf8
  40ab0c:	ldr	x2, [sp, #576]
  40ab10:	ldr	x1, [sp, #552]
  40ab14:	bl	40e3e4 <ferror@plt+0xce14>
  40ab18:	ldr	x0, [sp, #576]
  40ab1c:	lsl	x0, x0, #2
  40ab20:	ldr	x1, [sp, #552]
  40ab24:	add	x0, x1, x0
  40ab28:	str	x0, [sp, #552]
  40ab2c:	add	x0, sp, #0x128
  40ab30:	ldr	x2, [sp, #576]
  40ab34:	ldr	x1, [sp, #552]
  40ab38:	bl	40e3e4 <ferror@plt+0xce14>
  40ab3c:	mov	x1, #0x1                   	// #1
  40ab40:	ldr	x0, [sp, #576]
  40ab44:	bl	41103c <ferror@plt+0xfa6c>
  40ab48:	str	x0, [sp, #576]
  40ab4c:	add	x0, sp, #0xc8
  40ab50:	ldr	x1, [sp, #576]
  40ab54:	bl	40e424 <ferror@plt+0xce54>
  40ab58:	add	x0, sp, #0x98
  40ab5c:	ldr	x1, [sp, #576]
  40ab60:	bl	40e424 <ferror@plt+0xce54>
  40ab64:	add	x0, sp, #0x68
  40ab68:	ldr	x1, [sp, #576]
  40ab6c:	bl	40e424 <ferror@plt+0xce54>
  40ab70:	ldr	x1, [sp, #576]
  40ab74:	ldr	x0, [sp, #576]
  40ab78:	bl	41103c <ferror@plt+0xfa6c>
  40ab7c:	add	x0, x0, #0x1
  40ab80:	str	x0, [sp, #576]
  40ab84:	add	x0, sp, #0x38
  40ab88:	ldr	x1, [sp, #576]
  40ab8c:	bl	40e424 <ferror@plt+0xce54>
  40ab90:	add	x1, sp, #0x1b8
  40ab94:	add	x0, sp, #0x1e8
  40ab98:	mov	x3, x1
  40ab9c:	mov	x2, x0
  40aba0:	ldr	x1, [sp, #568]
  40aba4:	ldr	x0, [sp, #40]
  40aba8:	bl	40909c <ferror@plt+0x7acc>
  40abac:	add	x1, sp, #0x158
  40abb0:	add	x0, sp, #0x188
  40abb4:	mov	x3, x1
  40abb8:	mov	x2, x0
  40abbc:	ldr	x1, [sp, #568]
  40abc0:	ldr	x0, [sp, #32]
  40abc4:	bl	40909c <ferror@plt+0x7acc>
  40abc8:	ldr	x1, [sp, #576]
  40abcc:	ldr	x0, [sp, #24]
  40abd0:	bl	407d68 <ferror@plt+0x6798>
  40abd4:	ldr	x0, [sp, #24]
  40abd8:	ldr	x1, [sp, #576]
  40abdc:	str	x1, [x0, #24]
  40abe0:	ldr	x0, [sp, #24]
  40abe4:	ldr	x3, [x0]
  40abe8:	ldr	x0, [sp, #24]
  40abec:	ldr	x0, [x0, #24]
  40abf0:	lsl	x0, x0, #2
  40abf4:	mov	x2, x0
  40abf8:	mov	w1, #0x0                   	// #0
  40abfc:	mov	x0, x3
  40ac00:	bl	401390 <memset@plt>
  40ac04:	add	x2, sp, #0xf8
  40ac08:	add	x1, sp, #0x1e8
  40ac0c:	add	x0, sp, #0x1b8
  40ac10:	mov	x3, #0x0                   	// #0
  40ac14:	bl	40ec50 <ferror@plt+0xd680>
  40ac18:	str	w0, [sp, #588]
  40ac1c:	ldr	w0, [sp, #588]
  40ac20:	cmp	w0, #0x0
  40ac24:	b.ne	40ae0c <ferror@plt+0x983c>  // b.any
  40ac28:	add	x2, sp, #0x128
  40ac2c:	add	x1, sp, #0x158
  40ac30:	add	x0, sp, #0x188
  40ac34:	mov	x3, #0x0                   	// #0
  40ac38:	bl	40ec50 <ferror@plt+0xd680>
  40ac3c:	str	w0, [sp, #588]
  40ac40:	ldr	w0, [sp, #588]
  40ac44:	cmp	w0, #0x0
  40ac48:	b.ne	40ae14 <ferror@plt+0x9844>  // b.any
  40ac4c:	ldr	x0, [sp, #464]
  40ac50:	cmp	x0, #0x0
  40ac54:	b.eq	40ace4 <ferror@plt+0x9714>  // b.none
  40ac58:	ldr	x0, [sp, #368]
  40ac5c:	cmp	x0, #0x0
  40ac60:	b.eq	40ace4 <ferror@plt+0x9714>  // b.none
  40ac64:	add	x2, sp, #0x68
  40ac68:	add	x1, sp, #0x158
  40ac6c:	add	x0, sp, #0x1b8
  40ac70:	mov	x3, #0x0                   	// #0
  40ac74:	bl	40ae90 <ferror@plt+0x98c0>
  40ac78:	str	w0, [sp, #588]
  40ac7c:	ldr	w0, [sp, #588]
  40ac80:	cmp	w0, #0x0
  40ac84:	b.ne	40ae1c <ferror@plt+0x984c>  // b.any
  40ac88:	add	x0, sp, #0x68
  40ac8c:	bl	407e88 <ferror@plt+0x68b8>
  40ac90:	ldr	x0, [sp, #568]
  40ac94:	lsl	x2, x0, #1
  40ac98:	add	x1, sp, #0x68
  40ac9c:	adrp	x0, 408000 <ferror@plt+0x6a30>
  40aca0:	add	x3, x0, #0x198
  40aca4:	ldr	x0, [sp, #24]
  40aca8:	bl	40a800 <ferror@plt+0x9230>
  40acac:	str	w0, [sp, #588]
  40acb0:	ldr	w0, [sp, #588]
  40acb4:	cmp	w0, #0x0
  40acb8:	b.ne	40ae24 <ferror@plt+0x9854>  // b.any
  40acbc:	add	x1, sp, #0x68
  40acc0:	adrp	x0, 408000 <ferror@plt+0x6a30>
  40acc4:	add	x3, x0, #0x198
  40acc8:	ldr	x2, [sp, #568]
  40accc:	ldr	x0, [sp, #24]
  40acd0:	bl	40a800 <ferror@plt+0x9230>
  40acd4:	str	w0, [sp, #588]
  40acd8:	ldr	w0, [sp, #588]
  40acdc:	cmp	w0, #0x0
  40ace0:	b.ne	40ae2c <ferror@plt+0x985c>  // b.any
  40ace4:	ldr	x0, [sp, #512]
  40ace8:	cmp	x0, #0x0
  40acec:	b.eq	40ad78 <ferror@plt+0x97a8>  // b.none
  40acf0:	ldr	x0, [sp, #416]
  40acf4:	cmp	x0, #0x0
  40acf8:	b.eq	40ad78 <ferror@plt+0x97a8>  // b.none
  40acfc:	add	x2, sp, #0xc8
  40ad00:	add	x1, sp, #0x188
  40ad04:	add	x0, sp, #0x1e8
  40ad08:	mov	x3, #0x0                   	// #0
  40ad0c:	bl	40ae90 <ferror@plt+0x98c0>
  40ad10:	str	w0, [sp, #588]
  40ad14:	ldr	w0, [sp, #588]
  40ad18:	cmp	w0, #0x0
  40ad1c:	b.ne	40ae34 <ferror@plt+0x9864>  // b.any
  40ad20:	add	x0, sp, #0xc8
  40ad24:	bl	407e88 <ferror@plt+0x68b8>
  40ad28:	add	x1, sp, #0xc8
  40ad2c:	adrp	x0, 408000 <ferror@plt+0x6a30>
  40ad30:	add	x3, x0, #0x198
  40ad34:	ldr	x2, [sp, #568]
  40ad38:	ldr	x0, [sp, #24]
  40ad3c:	bl	40a800 <ferror@plt+0x9230>
  40ad40:	str	w0, [sp, #588]
  40ad44:	ldr	w0, [sp, #588]
  40ad48:	cmp	w0, #0x0
  40ad4c:	b.ne	40ae3c <ferror@plt+0x986c>  // b.any
  40ad50:	add	x1, sp, #0xc8
  40ad54:	adrp	x0, 408000 <ferror@plt+0x6a30>
  40ad58:	add	x3, x0, #0x198
  40ad5c:	mov	x2, #0x0                   	// #0
  40ad60:	ldr	x0, [sp, #24]
  40ad64:	bl	40a800 <ferror@plt+0x9230>
  40ad68:	str	w0, [sp, #588]
  40ad6c:	ldr	w0, [sp, #588]
  40ad70:	cmp	w0, #0x0
  40ad74:	b.ne	40ae44 <ferror@plt+0x9874>  // b.any
  40ad78:	ldr	x0, [sp, #272]
  40ad7c:	cmp	x0, #0x0
  40ad80:	b.eq	40ae4c <ferror@plt+0x987c>  // b.none
  40ad84:	ldr	x0, [sp, #320]
  40ad88:	cmp	x0, #0x0
  40ad8c:	b.eq	40ae4c <ferror@plt+0x987c>  // b.none
  40ad90:	add	x2, sp, #0x98
  40ad94:	add	x1, sp, #0x128
  40ad98:	add	x0, sp, #0xf8
  40ad9c:	mov	x3, #0x0                   	// #0
  40ada0:	bl	40ae90 <ferror@plt+0x98c0>
  40ada4:	str	w0, [sp, #588]
  40ada8:	ldr	w0, [sp, #588]
  40adac:	cmp	w0, #0x0
  40adb0:	b.ne	40ae54 <ferror@plt+0x9884>  // b.any
  40adb4:	add	x0, sp, #0x98
  40adb8:	bl	407e88 <ferror@plt+0x68b8>
  40adbc:	ldrb	w1, [sp, #288]
  40adc0:	ldrb	w0, [sp, #336]
  40adc4:	cmp	w1, w0
  40adc8:	b.eq	40add8 <ferror@plt+0x9808>  // b.none
  40adcc:	adrp	x0, 408000 <ferror@plt+0x6a30>
  40add0:	add	x0, x0, #0x310
  40add4:	b	40ade0 <ferror@plt+0x9810>
  40add8:	adrp	x0, 408000 <ferror@plt+0x6a30>
  40addc:	add	x0, x0, #0x198
  40ade0:	str	x0, [sp, #536]
  40ade4:	add	x0, sp, #0x98
  40ade8:	ldr	x3, [sp, #536]
  40adec:	ldr	x2, [sp, #568]
  40adf0:	mov	x1, x0
  40adf4:	ldr	x0, [sp, #24]
  40adf8:	bl	40a800 <ferror@plt+0x9230>
  40adfc:	str	w0, [sp, #588]
  40ae00:	ldr	w0, [sp, #588]
  40ae04:	cmp	w0, #0x0
  40ae08:	b	40ae4c <ferror@plt+0x987c>
  40ae0c:	nop
  40ae10:	b	40ae58 <ferror@plt+0x9888>
  40ae14:	nop
  40ae18:	b	40ae58 <ferror@plt+0x9888>
  40ae1c:	nop
  40ae20:	b	40ae58 <ferror@plt+0x9888>
  40ae24:	nop
  40ae28:	b	40ae58 <ferror@plt+0x9888>
  40ae2c:	nop
  40ae30:	b	40ae58 <ferror@plt+0x9888>
  40ae34:	nop
  40ae38:	b	40ae58 <ferror@plt+0x9888>
  40ae3c:	nop
  40ae40:	b	40ae58 <ferror@plt+0x9888>
  40ae44:	nop
  40ae48:	b	40ae58 <ferror@plt+0x9888>
  40ae4c:	nop
  40ae50:	b	40ae58 <ferror@plt+0x9888>
  40ae54:	nop
  40ae58:	ldr	x0, [sp, #544]
  40ae5c:	bl	4014b0 <free@plt>
  40ae60:	add	x0, sp, #0x38
  40ae64:	bl	40e474 <ferror@plt+0xcea4>
  40ae68:	add	x0, sp, #0x68
  40ae6c:	bl	40e474 <ferror@plt+0xcea4>
  40ae70:	add	x0, sp, #0x98
  40ae74:	bl	40e474 <ferror@plt+0xcea4>
  40ae78:	add	x0, sp, #0xc8
  40ae7c:	bl	40e474 <ferror@plt+0xcea4>
  40ae80:	ldr	w0, [sp, #588]
  40ae84:	ldp	x29, x30, [sp]
  40ae88:	add	sp, sp, #0x250
  40ae8c:	ret
  40ae90:	stp	x29, x30, [sp, #-240]!
  40ae94:	mov	x29, sp
  40ae98:	str	x0, [sp, #40]
  40ae9c:	str	x1, [sp, #32]
  40aea0:	str	x2, [sp, #24]
  40aea4:	str	x3, [sp, #16]
  40aea8:	str	xzr, [sp, #224]
  40aeac:	str	xzr, [sp, #216]
  40aeb0:	ldr	x0, [sp, #24]
  40aeb4:	bl	407e28 <ferror@plt+0x6858>
  40aeb8:	ldr	x0, [sp, #40]
  40aebc:	ldr	x0, [x0, #16]
  40aec0:	str	x0, [sp, #192]
  40aec4:	ldr	x0, [sp, #32]
  40aec8:	ldr	x0, [x0, #16]
  40aecc:	str	x0, [sp, #184]
  40aed0:	ldr	x0, [sp, #16]
  40aed4:	ldr	x2, [sp, #192]
  40aed8:	ldr	x1, [sp, #192]
  40aedc:	cmp	x2, x0
  40aee0:	csel	x0, x1, x0, cs  // cs = hs, nlast
  40aee4:	str	x0, [sp, #16]
  40aee8:	ldr	x0, [sp, #16]
  40aeec:	ldr	x2, [sp, #184]
  40aef0:	ldr	x1, [sp, #184]
  40aef4:	cmp	x2, x0
  40aef8:	csel	x0, x1, x0, cs  // cs = hs, nlast
  40aefc:	str	x0, [sp, #16]
  40af00:	ldr	x1, [sp, #192]
  40af04:	ldr	x0, [sp, #184]
  40af08:	add	x0, x1, x0
  40af0c:	str	x0, [sp, #176]
  40af10:	ldr	x0, [sp, #176]
  40af14:	ldr	x2, [sp, #16]
  40af18:	ldr	x1, [sp, #16]
  40af1c:	cmp	x2, x0
  40af20:	csel	x0, x1, x0, ls  // ls = plast
  40af24:	str	x0, [sp, #16]
  40af28:	ldr	x0, [sp, #40]
  40af2c:	ldr	x0, [x0, #24]
  40af30:	cmp	x0, #0x1
  40af34:	b.eq	40af48 <ferror@plt+0x9978>  // b.none
  40af38:	ldr	x0, [sp, #32]
  40af3c:	ldr	x0, [x0, #24]
  40af40:	cmp	x0, #0x1
  40af44:	b.ne	40b018 <ferror@plt+0x9a48>  // b.any
  40af48:	ldr	x0, [sp, #40]
  40af4c:	ldr	x0, [x0, #8]
  40af50:	cmp	x0, #0x0
  40af54:	b.ne	40b018 <ferror@plt+0x9a48>  // b.any
  40af58:	ldr	x0, [sp, #32]
  40af5c:	ldr	x0, [x0, #8]
  40af60:	cmp	x0, #0x0
  40af64:	b.ne	40b018 <ferror@plt+0x9a48>  // b.any
  40af68:	ldr	x0, [sp, #40]
  40af6c:	ldr	x0, [x0, #24]
  40af70:	cmp	x0, #0x1
  40af74:	b.ne	40af98 <ferror@plt+0x99c8>  // b.any
  40af78:	ldr	x0, [sp, #40]
  40af7c:	ldr	x0, [x0]
  40af80:	ldr	w0, [x0]
  40af84:	sxtw	x0, w0
  40af88:	str	x0, [sp, #200]
  40af8c:	ldr	x0, [sp, #32]
  40af90:	str	x0, [sp, #208]
  40af94:	b	40afb4 <ferror@plt+0x99e4>
  40af98:	ldr	x0, [sp, #32]
  40af9c:	ldr	x0, [x0]
  40afa0:	ldr	w0, [x0]
  40afa4:	sxtw	x0, w0
  40afa8:	str	x0, [sp, #200]
  40afac:	ldr	x0, [sp, #40]
  40afb0:	str	x0, [sp, #208]
  40afb4:	ldr	x2, [sp, #24]
  40afb8:	ldr	x1, [sp, #200]
  40afbc:	ldr	x0, [sp, #208]
  40afc0:	bl	408488 <ferror@plt+0x6eb8>
  40afc4:	str	w0, [sp, #236]
  40afc8:	ldr	w0, [sp, #236]
  40afcc:	cmp	w0, #0x0
  40afd0:	b.eq	40afdc <ferror@plt+0x9a0c>  // b.none
  40afd4:	ldr	w0, [sp, #236]
  40afd8:	b	40b224 <ferror@plt+0x9c54>
  40afdc:	ldr	x0, [sp, #24]
  40afe0:	ldr	x0, [x0, #24]
  40afe4:	cmp	x0, #0x0
  40afe8:	b.eq	40b010 <ferror@plt+0x9a40>  // b.none
  40afec:	ldr	x0, [sp, #40]
  40aff0:	ldrb	w1, [x0, #40]
  40aff4:	ldr	x0, [sp, #32]
  40aff8:	ldrb	w0, [x0, #40]
  40affc:	cmp	w1, w0
  40b000:	cset	w0, ne  // ne = any
  40b004:	and	w1, w0, #0xff
  40b008:	ldr	x0, [sp, #24]
  40b00c:	strb	w1, [x0, #40]
  40b010:	ldr	w0, [sp, #236]
  40b014:	b	40b224 <ferror@plt+0x9c54>
  40b018:	ldr	x0, [sp, #40]
  40b01c:	ldr	x1, [x0, #24]
  40b020:	ldr	x0, [sp, #40]
  40b024:	ldr	x0, [x0, #8]
  40b028:	add	x1, x1, x0
  40b02c:	add	x0, sp, #0x60
  40b030:	bl	40e424 <ferror@plt+0xce54>
  40b034:	ldr	x0, [sp, #32]
  40b038:	ldr	x1, [x0, #24]
  40b03c:	ldr	x0, [sp, #32]
  40b040:	ldr	x0, [x0, #8]
  40b044:	add	x1, x1, x0
  40b048:	add	x0, sp, #0x30
  40b04c:	bl	40e424 <ferror@plt+0xce54>
  40b050:	add	x0, sp, #0x60
  40b054:	ldr	x1, [sp, #40]
  40b058:	bl	40e498 <ferror@plt+0xcec8>
  40b05c:	add	x0, sp, #0x30
  40b060:	ldr	x1, [sp, #32]
  40b064:	bl	40e498 <ferror@plt+0xcec8>
  40b068:	strb	wzr, [sp, #88]
  40b06c:	ldrb	w0, [sp, #88]
  40b070:	strb	w0, [sp, #136]
  40b074:	ldr	x1, [sp, #104]
  40b078:	mov	x0, x1
  40b07c:	lsl	x0, x0, #3
  40b080:	add	x0, x0, x1
  40b084:	str	x0, [sp, #168]
  40b088:	add	x0, sp, #0x60
  40b08c:	ldr	x1, [sp, #168]
  40b090:	bl	4093e8 <ferror@plt+0x7e18>
  40b094:	str	w0, [sp, #236]
  40b098:	ldr	w0, [sp, #236]
  40b09c:	cmp	w0, #0x0
  40b0a0:	b.ne	40b1d4 <ferror@plt+0x9c04>  // b.any
  40b0a4:	add	x0, sp, #0x60
  40b0a8:	bl	407e88 <ferror@plt+0x68b8>
  40b0ac:	add	x0, sp, #0x60
  40b0b0:	bl	4091a8 <ferror@plt+0x7bd8>
  40b0b4:	str	x0, [sp, #224]
  40b0b8:	ldr	x1, [sp, #56]
  40b0bc:	mov	x0, x1
  40b0c0:	lsl	x0, x0, #3
  40b0c4:	add	x0, x0, x1
  40b0c8:	str	x0, [sp, #160]
  40b0cc:	add	x0, sp, #0x30
  40b0d0:	ldr	x1, [sp, #160]
  40b0d4:	bl	4093e8 <ferror@plt+0x7e18>
  40b0d8:	str	w0, [sp, #236]
  40b0dc:	ldr	w0, [sp, #236]
  40b0e0:	cmp	w0, #0x0
  40b0e4:	b.ne	40b1dc <ferror@plt+0x9c0c>  // b.any
  40b0e8:	add	x0, sp, #0x30
  40b0ec:	bl	4091a8 <ferror@plt+0x7bd8>
  40b0f0:	str	x0, [sp, #216]
  40b0f4:	add	x0, sp, #0x30
  40b0f8:	bl	407e88 <ferror@plt+0x68b8>
  40b0fc:	add	x1, sp, #0x30
  40b100:	add	x0, sp, #0x60
  40b104:	ldr	x2, [sp, #24]
  40b108:	bl	40a854 <ferror@plt+0x9284>
  40b10c:	str	w0, [sp, #236]
  40b110:	ldr	w0, [sp, #236]
  40b114:	cmp	w0, #0x0
  40b118:	b.ne	40b1e4 <ferror@plt+0x9c14>  // b.any
  40b11c:	ldr	x1, [sp, #216]
  40b120:	ldr	x0, [sp, #224]
  40b124:	bl	41103c <ferror@plt+0xfa6c>
  40b128:	str	x0, [sp, #152]
  40b12c:	ldr	x0, [sp, #24]
  40b130:	ldr	x0, [x0, #24]
  40b134:	ldr	x1, [sp, #152]
  40b138:	bl	41103c <ferror@plt+0xfa6c>
  40b13c:	str	x0, [sp, #144]
  40b140:	ldr	x1, [sp, #144]
  40b144:	ldr	x0, [sp, #24]
  40b148:	bl	407d68 <ferror@plt+0x6798>
  40b14c:	ldr	x0, [sp, #24]
  40b150:	ldr	x0, [x0, #24]
  40b154:	ldr	x1, [sp, #144]
  40b158:	sub	x1, x1, x0
  40b15c:	mov	x0, x1
  40b160:	lsl	x0, x0, #3
  40b164:	add	x0, x0, x1
  40b168:	mov	x1, x0
  40b16c:	ldr	x0, [sp, #24]
  40b170:	bl	4093e8 <ferror@plt+0x7e18>
  40b174:	str	w0, [sp, #236]
  40b178:	ldr	w0, [sp, #236]
  40b17c:	cmp	w0, #0x0
  40b180:	b.ne	40b1ec <ferror@plt+0x9c1c>  // b.any
  40b184:	ldr	x1, [sp, #168]
  40b188:	ldr	x0, [sp, #160]
  40b18c:	add	x0, x1, x0
  40b190:	mov	x1, x0
  40b194:	ldr	x0, [sp, #24]
  40b198:	bl	4097a4 <ferror@plt+0x81d4>
  40b19c:	str	w0, [sp, #236]
  40b1a0:	ldr	w0, [sp, #236]
  40b1a4:	cmp	w0, #0x0
  40b1a8:	b.ne	40b1f4 <ferror@plt+0x9c24>  // b.any
  40b1ac:	ldr	x0, [sp, #40]
  40b1b0:	ldrb	w1, [x0, #40]
  40b1b4:	ldr	x0, [sp, #32]
  40b1b8:	ldrb	w0, [x0, #40]
  40b1bc:	mov	w3, w0
  40b1c0:	mov	w2, w1
  40b1c4:	ldr	x1, [sp, #16]
  40b1c8:	ldr	x0, [sp, #24]
  40b1cc:	bl	408fc8 <ferror@plt+0x79f8>
  40b1d0:	b	40b1f8 <ferror@plt+0x9c28>
  40b1d4:	nop
  40b1d8:	b	40b1f8 <ferror@plt+0x9c28>
  40b1dc:	nop
  40b1e0:	b	40b1f8 <ferror@plt+0x9c28>
  40b1e4:	nop
  40b1e8:	b	40b1f8 <ferror@plt+0x9c28>
  40b1ec:	nop
  40b1f0:	b	40b1f8 <ferror@plt+0x9c28>
  40b1f4:	nop
  40b1f8:	add	x0, sp, #0x30
  40b1fc:	ldr	x1, [sp, #216]
  40b200:	bl	409238 <ferror@plt+0x7c68>
  40b204:	add	x0, sp, #0x30
  40b208:	bl	40e474 <ferror@plt+0xcea4>
  40b20c:	add	x0, sp, #0x60
  40b210:	ldr	x1, [sp, #224]
  40b214:	bl	409238 <ferror@plt+0x7c68>
  40b218:	add	x0, sp, #0x60
  40b21c:	bl	40e474 <ferror@plt+0xcea4>
  40b220:	ldr	w0, [sp, #236]
  40b224:	ldp	x29, x30, [sp], #240
  40b228:	ret
  40b22c:	sub	sp, sp, #0x20
  40b230:	str	x0, [sp, #8]
  40b234:	str	x1, [sp]
  40b238:	strb	wzr, [sp, #23]
  40b23c:	ldr	x0, [sp]
  40b240:	sub	x0, x0, #0x1
  40b244:	str	x0, [sp, #24]
  40b248:	b	40b278 <ferror@plt+0x9ca8>
  40b24c:	ldr	x0, [sp, #24]
  40b250:	lsl	x0, x0, #2
  40b254:	ldr	x1, [sp, #8]
  40b258:	add	x0, x1, x0
  40b25c:	ldr	w0, [x0]
  40b260:	cmp	w0, #0x0
  40b264:	cset	w0, ne  // ne = any
  40b268:	strb	w0, [sp, #23]
  40b26c:	ldr	x0, [sp, #24]
  40b270:	sub	x0, x0, #0x1
  40b274:	str	x0, [sp, #24]
  40b278:	ldrb	w0, [sp, #23]
  40b27c:	eor	w0, w0, #0x1
  40b280:	and	w0, w0, #0xff
  40b284:	cmp	w0, #0x0
  40b288:	b.eq	40b29c <ferror@plt+0x9ccc>  // b.none
  40b28c:	ldr	x1, [sp, #24]
  40b290:	ldr	x0, [sp]
  40b294:	cmp	x1, x0
  40b298:	b.cc	40b24c <ferror@plt+0x9c7c>  // b.lo, b.ul, b.last
  40b29c:	ldrb	w0, [sp, #23]
  40b2a0:	add	sp, sp, #0x20
  40b2a4:	ret
  40b2a8:	stp	x29, x30, [sp, #-64]!
  40b2ac:	mov	x29, sp
  40b2b0:	str	x0, [sp, #40]
  40b2b4:	str	x1, [sp, #32]
  40b2b8:	str	x2, [sp, #24]
  40b2bc:	ldr	x0, [sp, #32]
  40b2c0:	ldr	x0, [x0, #24]
  40b2c4:	ldr	x1, [sp, #24]
  40b2c8:	cmp	x1, x0
  40b2cc:	b.cs	40b310 <ferror@plt+0x9d40>  // b.hs, b.nlast
  40b2d0:	ldr	x0, [sp, #24]
  40b2d4:	lsl	x0, x0, #2
  40b2d8:	ldr	x1, [sp, #40]
  40b2dc:	add	x0, x1, x0
  40b2e0:	ldr	w0, [x0]
  40b2e4:	cmp	w0, #0x0
  40b2e8:	b.eq	40b310 <ferror@plt+0x9d40>  // b.none
  40b2ec:	ldr	x0, [sp, #32]
  40b2f0:	ldr	x1, [x0]
  40b2f4:	ldr	x0, [sp, #24]
  40b2f8:	add	x0, x0, #0x1
  40b2fc:	mov	x2, x0
  40b300:	ldr	x0, [sp, #40]
  40b304:	bl	4087f4 <ferror@plt+0x7224>
  40b308:	str	x0, [sp, #56]
  40b30c:	b	40b374 <ferror@plt+0x9da4>
  40b310:	ldr	x0, [sp, #32]
  40b314:	ldr	x0, [x0, #24]
  40b318:	ldr	x1, [sp, #24]
  40b31c:	cmp	x1, x0
  40b320:	b.cc	40b36c <ferror@plt+0x9d9c>  // b.lo, b.ul, b.last
  40b324:	ldr	x0, [sp, #24]
  40b328:	lsl	x0, x0, #2
  40b32c:	ldr	x1, [sp, #40]
  40b330:	add	x0, x1, x0
  40b334:	ldr	w0, [x0]
  40b338:	cmp	w0, #0x0
  40b33c:	b.eq	40b34c <ferror@plt+0x9d7c>  // b.none
  40b340:	mov	x0, #0x1                   	// #1
  40b344:	str	x0, [sp, #56]
  40b348:	b	40b374 <ferror@plt+0x9da4>
  40b34c:	ldr	x0, [sp, #32]
  40b350:	ldr	x0, [x0]
  40b354:	ldr	x2, [sp, #24]
  40b358:	mov	x1, x0
  40b35c:	ldr	x0, [sp, #40]
  40b360:	bl	4087f4 <ferror@plt+0x7224>
  40b364:	str	x0, [sp, #56]
  40b368:	b	40b374 <ferror@plt+0x9da4>
  40b36c:	mov	x0, #0xffffffffffffffff    	// #-1
  40b370:	str	x0, [sp, #56]
  40b374:	ldr	x0, [sp, #56]
  40b378:	ldp	x29, x30, [sp], #64
  40b37c:	ret
  40b380:	stp	x29, x30, [sp, #-64]!
  40b384:	mov	x29, sp
  40b388:	str	x0, [sp, #40]
  40b38c:	str	x1, [sp, #32]
  40b390:	str	x2, [sp, #24]
  40b394:	ldr	x0, [sp, #24]
  40b398:	bl	407f38 <ferror@plt+0x6968>
  40b39c:	mov	x1, x0
  40b3a0:	mov	x0, #0x9                   	// #9
  40b3a4:	sub	x0, x0, x1
  40b3a8:	str	x0, [sp, #56]
  40b3ac:	ldr	x1, [sp, #56]
  40b3b0:	ldr	x0, [sp, #40]
  40b3b4:	bl	4093e8 <ferror@plt+0x7e18>
  40b3b8:	str	w0, [sp, #52]
  40b3bc:	ldr	w0, [sp, #52]
  40b3c0:	cmp	w0, #0x0
  40b3c4:	b.eq	40b3d0 <ferror@plt+0x9e00>  // b.none
  40b3c8:	ldr	w0, [sp, #52]
  40b3cc:	b	40b3dc <ferror@plt+0x9e0c>
  40b3d0:	ldr	x1, [sp, #56]
  40b3d4:	ldr	x0, [sp, #32]
  40b3d8:	bl	4093e8 <ferror@plt+0x7e18>
  40b3dc:	ldp	x29, x30, [sp], #64
  40b3e0:	ret
  40b3e4:	stp	x29, x30, [sp, #-224]!
  40b3e8:	mov	x29, sp
  40b3ec:	str	x19, [sp, #16]
  40b3f0:	str	x0, [sp, #56]
  40b3f4:	str	x1, [sp, #48]
  40b3f8:	str	x2, [sp, #40]
  40b3fc:	str	x3, [sp, #32]
  40b400:	str	wzr, [sp, #220]
  40b404:	strb	wzr, [sp, #183]
  40b408:	ldr	x0, [sp, #48]
  40b40c:	ldr	x0, [x0, #24]
  40b410:	str	x0, [sp, #200]
  40b414:	ldr	x0, [sp, #56]
  40b418:	ldr	x1, [x0, #24]
  40b41c:	ldr	x0, [sp, #200]
  40b420:	sub	x0, x1, x0
  40b424:	str	x0, [sp, #192]
  40b428:	ldr	x0, [sp, #56]
  40b42c:	ldr	x0, [x0, #24]
  40b430:	mov	x1, x0
  40b434:	ldr	x0, [sp, #40]
  40b438:	bl	407d68 <ferror@plt+0x6798>
  40b43c:	ldr	x0, [sp, #40]
  40b440:	ldr	x3, [x0]
  40b444:	ldr	x0, [sp, #40]
  40b448:	ldr	x0, [x0, #32]
  40b44c:	lsl	x0, x0, #2
  40b450:	mov	x2, x0
  40b454:	mov	w1, #0x0                   	// #0
  40b458:	mov	x0, x3
  40b45c:	bl	401390 <memset@plt>
  40b460:	ldr	x0, [sp, #56]
  40b464:	ldr	x1, [x0, #8]
  40b468:	ldr	x0, [sp, #40]
  40b46c:	str	x1, [x0, #8]
  40b470:	ldr	x0, [sp, #56]
  40b474:	ldr	x1, [x0, #16]
  40b478:	ldr	x0, [sp, #40]
  40b47c:	str	x1, [x0, #16]
  40b480:	ldr	x0, [sp, #56]
  40b484:	ldr	x1, [x0, #24]
  40b488:	ldr	x0, [sp, #40]
  40b48c:	str	x1, [x0, #24]
  40b490:	ldr	x0, [sp, #48]
  40b494:	ldr	x1, [x0]
  40b498:	ldr	x0, [sp, #200]
  40b49c:	lsl	x0, x0, #2
  40b4a0:	sub	x0, x0, #0x4
  40b4a4:	add	x0, x1, x0
  40b4a8:	ldr	w0, [x0]
  40b4ac:	sxtw	x0, w0
  40b4b0:	str	x0, [sp, #208]
  40b4b4:	ldr	x0, [sp, #200]
  40b4b8:	cmp	x0, #0x1
  40b4bc:	b.ls	40b5f0 <ferror@plt+0xa020>  // b.plast
  40b4c0:	ldr	x0, [sp, #48]
  40b4c4:	ldr	x2, [x0]
  40b4c8:	ldr	x0, [sp, #200]
  40b4cc:	sub	x0, x0, #0x1
  40b4d0:	mov	x1, x0
  40b4d4:	mov	x0, x2
  40b4d8:	bl	40b22c <ferror@plt+0x9c5c>
  40b4dc:	and	w0, w0, #0xff
  40b4e0:	cmp	w0, #0x0
  40b4e4:	b.eq	40b5f0 <ferror@plt+0xa020>  // b.none
  40b4e8:	ldr	x0, [sp, #208]
  40b4ec:	cmp	x0, #0x10, lsl #12
  40b4f0:	cset	w0, hi  // hi = pmore
  40b4f4:	strb	w0, [sp, #183]
  40b4f8:	ldrb	w0, [sp, #183]
  40b4fc:	eor	w0, w0, #0x1
  40b500:	and	w0, w0, #0xff
  40b504:	cmp	w0, #0x0
  40b508:	b.eq	40b5f0 <ferror@plt+0xa020>  // b.none
  40b50c:	ldr	x2, [sp, #208]
  40b510:	ldr	x1, [sp, #48]
  40b514:	ldr	x0, [sp, #56]
  40b518:	bl	40b380 <ferror@plt+0x9db0>
  40b51c:	str	w0, [sp, #220]
  40b520:	ldr	w0, [sp, #220]
  40b524:	cmp	w0, #0x0
  40b528:	b.eq	40b534 <ferror@plt+0x9f64>  // b.none
  40b52c:	ldr	w0, [sp, #220]
  40b530:	b	40b908 <ferror@plt+0xa338>
  40b534:	ldr	x0, [sp, #48]
  40b538:	ldr	x1, [x0, #24]
  40b53c:	ldr	x0, [sp, #56]
  40b540:	ldr	x0, [x0, #24]
  40b544:	cmp	x1, x0
  40b548:	csel	x0, x1, x0, cs  // cs = hs, nlast
  40b54c:	str	x0, [sp, #200]
  40b550:	ldr	x0, [sp, #200]
  40b554:	add	x0, x0, #0x1
  40b558:	mov	x1, x0
  40b55c:	ldr	x0, [sp, #56]
  40b560:	bl	407d68 <ferror@plt+0x6798>
  40b564:	ldr	x0, [sp, #200]
  40b568:	add	x1, x0, #0x1
  40b56c:	ldr	x0, [sp, #56]
  40b570:	ldr	x0, [x0, #24]
  40b574:	cmp	x1, x0
  40b578:	b.ls	40b58c <ferror@plt+0x9fbc>  // b.plast
  40b57c:	ldr	x0, [sp, #200]
  40b580:	add	x1, x0, #0x1
  40b584:	ldr	x0, [sp, #56]
  40b588:	str	x1, [x0, #24]
  40b58c:	ldr	x0, [sp, #48]
  40b590:	ldr	x0, [x0, #24]
  40b594:	str	x0, [sp, #200]
  40b598:	ldr	x0, [sp, #56]
  40b59c:	ldr	x1, [x0, #24]
  40b5a0:	ldr	x0, [sp, #200]
  40b5a4:	sub	x0, x1, x0
  40b5a8:	str	x0, [sp, #192]
  40b5ac:	ldr	x0, [sp, #48]
  40b5b0:	ldr	x1, [x0]
  40b5b4:	ldr	x0, [sp, #200]
  40b5b8:	lsl	x0, x0, #2
  40b5bc:	sub	x0, x0, #0x4
  40b5c0:	add	x0, x1, x0
  40b5c4:	ldr	w0, [x0]
  40b5c8:	sxtw	x0, w0
  40b5cc:	str	x0, [sp, #208]
  40b5d0:	ldr	x0, [sp, #48]
  40b5d4:	ldr	x2, [x0]
  40b5d8:	ldr	x0, [sp, #200]
  40b5dc:	sub	x0, x0, #0x1
  40b5e0:	mov	x1, x0
  40b5e4:	mov	x0, x2
  40b5e8:	bl	40b22c <ferror@plt+0x9c5c>
  40b5ec:	strb	w0, [sp, #183]
  40b5f0:	ldrb	w0, [sp, #183]
  40b5f4:	ldr	x1, [sp, #208]
  40b5f8:	add	x0, x1, x0
  40b5fc:	str	x0, [sp, #208]
  40b600:	ldr	x0, [sp, #56]
  40b604:	ldr	x0, [x0, #24]
  40b608:	mov	x1, x0
  40b60c:	ldr	x0, [sp, #40]
  40b610:	bl	407d68 <ferror@plt+0x6798>
  40b614:	ldr	x0, [sp, #40]
  40b618:	ldr	x3, [x0]
  40b61c:	ldr	x0, [sp, #40]
  40b620:	ldr	x0, [x0, #32]
  40b624:	lsl	x0, x0, #2
  40b628:	mov	x2, x0
  40b62c:	mov	w1, #0x0                   	// #0
  40b630:	mov	x0, x3
  40b634:	bl	401390 <memset@plt>
  40b638:	ldr	x0, [sp, #40]
  40b63c:	ldr	x19, [x0, #8]
  40b640:	mov	x1, #0x8                   	// #8
  40b644:	ldr	x0, [sp, #32]
  40b648:	bl	41103c <ferror@plt+0xfa6c>
  40b64c:	mov	x1, x0
  40b650:	mov	x0, #0xe38f                	// #58255
  40b654:	movk	x0, #0x8e38, lsl #16
  40b658:	movk	x0, #0x38e3, lsl #32
  40b65c:	movk	x0, #0xe38e, lsl #48
  40b660:	umulh	x0, x1, x0
  40b664:	lsr	x0, x0, #3
  40b668:	sub	x0, x19, x0
  40b66c:	str	x0, [sp, #144]
  40b670:	ldr	x0, [sp, #200]
  40b674:	add	x1, x0, #0x1
  40b678:	add	x0, sp, #0x48
  40b67c:	bl	40e424 <ferror@plt+0xce54>
  40b680:	ldr	x0, [sp, #192]
  40b684:	sub	x0, x0, #0x1
  40b688:	str	x0, [sp, #184]
  40b68c:	b	40b848 <ferror@plt+0xa278>
  40b690:	ldr	x0, [sp, #56]
  40b694:	ldr	x1, [x0]
  40b698:	ldr	x0, [sp, #184]
  40b69c:	lsl	x0, x0, #2
  40b6a0:	add	x0, x1, x0
  40b6a4:	str	x0, [sp, #136]
  40b6a8:	str	xzr, [sp, #160]
  40b6ac:	ldr	x0, [sp, #160]
  40b6b0:	str	x0, [sp, #152]
  40b6b4:	ldr	x2, [sp, #200]
  40b6b8:	ldr	x1, [sp, #48]
  40b6bc:	ldr	x0, [sp, #136]
  40b6c0:	bl	40b2a8 <ferror@plt+0x9cd8>
  40b6c4:	str	x0, [sp, #168]
  40b6c8:	ldr	x1, [sp, #168]
  40b6cc:	mov	x0, #0x8000000000000000    	// #-9223372036854775808
  40b6d0:	cmp	x1, x0
  40b6d4:	b.eq	40b8a4 <ferror@plt+0xa2d4>  // b.none
  40b6d8:	b	40b814 <ferror@plt+0xa244>
  40b6dc:	ldr	x0, [sp, #200]
  40b6e0:	lsl	x0, x0, #2
  40b6e4:	ldr	x1, [sp, #136]
  40b6e8:	add	x0, x1, x0
  40b6ec:	ldr	w0, [x0]
  40b6f0:	sxtw	x0, w0
  40b6f4:	str	x0, [sp, #128]
  40b6f8:	ldr	x1, [sp, #128]
  40b6fc:	mov	x0, #0xca00                	// #51712
  40b700:	movk	x0, #0x3b9a, lsl #16
  40b704:	mul	x1, x1, x0
  40b708:	ldr	x0, [sp, #200]
  40b70c:	lsl	x0, x0, #2
  40b710:	sub	x0, x0, #0x4
  40b714:	ldr	x2, [sp, #136]
  40b718:	add	x0, x2, x0
  40b71c:	ldr	w0, [x0]
  40b720:	sxtw	x0, w0
  40b724:	add	x0, x1, x0
  40b728:	str	x0, [sp, #120]
  40b72c:	ldr	x1, [sp, #120]
  40b730:	ldr	x0, [sp, #208]
  40b734:	udiv	x0, x1, x0
  40b738:	str	x0, [sp, #160]
  40b73c:	ldr	x0, [sp, #160]
  40b740:	cmp	x0, #0x1
  40b744:	b.hi	40b77c <ferror@plt+0xa1ac>  // b.pmore
  40b748:	mov	x0, #0x1                   	// #1
  40b74c:	str	x0, [sp, #160]
  40b750:	ldr	x0, [sp, #48]
  40b754:	ldr	x0, [x0]
  40b758:	ldr	x2, [sp, #200]
  40b75c:	mov	x1, x0
  40b760:	ldr	x0, [sp, #136]
  40b764:	bl	408310 <ferror@plt+0x6d40>
  40b768:	str	w0, [sp, #220]
  40b76c:	ldr	w0, [sp, #220]
  40b770:	cmp	w0, #0x0
  40b774:	b.eq	40b7c8 <ferror@plt+0xa1f8>  // b.none
  40b778:	b	40b8c0 <ferror@plt+0xa2f0>
  40b77c:	add	x0, sp, #0x48
  40b780:	mov	x2, x0
  40b784:	ldr	x1, [sp, #160]
  40b788:	ldr	x0, [sp, #48]
  40b78c:	bl	408488 <ferror@plt+0x6eb8>
  40b790:	str	w0, [sp, #220]
  40b794:	ldr	w0, [sp, #220]
  40b798:	cmp	w0, #0x0
  40b79c:	b.ne	40b8ac <ferror@plt+0xa2dc>  // b.any
  40b7a0:	ldr	x0, [sp, #72]
  40b7a4:	ldr	x1, [sp, #96]
  40b7a8:	mov	x2, x1
  40b7ac:	mov	x1, x0
  40b7b0:	ldr	x0, [sp, #136]
  40b7b4:	bl	408310 <ferror@plt+0x6d40>
  40b7b8:	str	w0, [sp, #220]
  40b7bc:	ldr	w0, [sp, #220]
  40b7c0:	cmp	w0, #0x0
  40b7c4:	b.ne	40b8b4 <ferror@plt+0xa2e4>  // b.any
  40b7c8:	ldr	x1, [sp, #152]
  40b7cc:	ldr	x0, [sp, #160]
  40b7d0:	add	x0, x1, x0
  40b7d4:	str	x0, [sp, #152]
  40b7d8:	ldrb	w0, [sp, #183]
  40b7dc:	cmp	w0, #0x0
  40b7e0:	b.eq	40b80c <ferror@plt+0xa23c>  // b.none
  40b7e4:	ldr	x2, [sp, #200]
  40b7e8:	ldr	x1, [sp, #48]
  40b7ec:	ldr	x0, [sp, #136]
  40b7f0:	bl	40b2a8 <ferror@plt+0x9cd8>
  40b7f4:	str	x0, [sp, #168]
  40b7f8:	ldr	x1, [sp, #168]
  40b7fc:	mov	x0, #0x8000000000000000    	// #-9223372036854775808
  40b800:	cmp	x1, x0
  40b804:	b.ne	40b814 <ferror@plt+0xa244>  // b.any
  40b808:	b	40b8c0 <ferror@plt+0xa2f0>
  40b80c:	mov	x0, #0xffffffffffffffff    	// #-1
  40b810:	str	x0, [sp, #168]
  40b814:	ldr	x0, [sp, #168]
  40b818:	cmp	x0, #0x0
  40b81c:	b.ge	40b6dc <ferror@plt+0xa10c>  // b.tcont
  40b820:	ldr	x0, [sp, #40]
  40b824:	ldr	x1, [x0]
  40b828:	ldr	x0, [sp, #184]
  40b82c:	lsl	x0, x0, #2
  40b830:	add	x0, x1, x0
  40b834:	ldr	x1, [sp, #152]
  40b838:	str	w1, [x0]
  40b83c:	ldr	x0, [sp, #184]
  40b840:	sub	x0, x0, #0x1
  40b844:	str	x0, [sp, #184]
  40b848:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40b84c:	add	x0, x0, #0x250
  40b850:	ldr	x0, [x0]
  40b854:	ldr	w1, [x0, #1128]
  40b858:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40b85c:	add	x0, x0, #0x250
  40b860:	ldr	x0, [x0]
  40b864:	ldr	w0, [x0, #1132]
  40b868:	cmp	w1, w0
  40b86c:	b.ne	40b8bc <ferror@plt+0xa2ec>  // b.any
  40b870:	ldr	x1, [sp, #184]
  40b874:	ldr	x0, [sp, #192]
  40b878:	cmp	x1, x0
  40b87c:	b.cs	40b8bc <ferror@plt+0xa2ec>  // b.hs, b.nlast
  40b880:	ldr	x1, [sp, #184]
  40b884:	ldr	x0, [sp, #144]
  40b888:	cmp	x1, x0
  40b88c:	b.cc	40b8bc <ferror@plt+0xa2ec>  // b.lo, b.ul, b.last
  40b890:	ldr	x0, [sp, #56]
  40b894:	ldr	x0, [x0, #24]
  40b898:	cmp	x0, #0x0
  40b89c:	b.ne	40b690 <ferror@plt+0xa0c0>  // b.any
  40b8a0:	b	40b8bc <ferror@plt+0xa2ec>
  40b8a4:	nop
  40b8a8:	b	40b8c0 <ferror@plt+0xa2f0>
  40b8ac:	nop
  40b8b0:	b	40b8c0 <ferror@plt+0xa2f0>
  40b8b4:	nop
  40b8b8:	b	40b8c0 <ferror@plt+0xa2f0>
  40b8bc:	nop
  40b8c0:	ldr	w0, [sp, #220]
  40b8c4:	cmp	w0, #0x0
  40b8c8:	b.ne	40b8fc <ferror@plt+0xa32c>  // b.any
  40b8cc:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40b8d0:	add	x0, x0, #0x250
  40b8d4:	ldr	x0, [x0]
  40b8d8:	ldr	w1, [x0, #1128]
  40b8dc:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40b8e0:	add	x0, x0, #0x250
  40b8e4:	ldr	x0, [x0]
  40b8e8:	ldr	w0, [x0, #1132]
  40b8ec:	cmp	w1, w0
  40b8f0:	b.eq	40b8fc <ferror@plt+0xa32c>  // b.none
  40b8f4:	mov	w0, #0x8                   	// #8
  40b8f8:	str	w0, [sp, #220]
  40b8fc:	add	x0, sp, #0x48
  40b900:	bl	40e474 <ferror@plt+0xcea4>
  40b904:	ldr	w0, [sp, #220]
  40b908:	ldr	x19, [sp, #16]
  40b90c:	ldp	x29, x30, [sp], #224
  40b910:	ret
  40b914:	stp	x29, x30, [sp, #-176]!
  40b918:	mov	x29, sp
  40b91c:	str	x0, [sp, #40]
  40b920:	str	x1, [sp, #32]
  40b924:	str	x2, [sp, #24]
  40b928:	str	x3, [sp, #16]
  40b92c:	str	wzr, [sp, #172]
  40b930:	ldr	x0, [sp, #32]
  40b934:	ldr	x0, [x0, #24]
  40b938:	cmp	x0, #0x0
  40b93c:	b.ne	40b950 <ferror@plt+0xa380>  // b.any
  40b940:	mov	x1, #0x0                   	// #0
  40b944:	mov	w0, #0x3                   	// #3
  40b948:	bl	410994 <ferror@plt+0xf3c4>
  40b94c:	b	40bcb8 <ferror@plt+0xa6e8>
  40b950:	ldr	x0, [sp, #40]
  40b954:	ldr	x0, [x0, #24]
  40b958:	cmp	x0, #0x0
  40b95c:	b.ne	40b974 <ferror@plt+0xa3a4>  // b.any
  40b960:	ldr	x1, [sp, #16]
  40b964:	ldr	x0, [sp, #24]
  40b968:	bl	407de4 <ferror@plt+0x6814>
  40b96c:	mov	w0, #0x0                   	// #0
  40b970:	b	40bcb8 <ferror@plt+0xa6e8>
  40b974:	ldr	x0, [sp, #32]
  40b978:	ldr	x0, [x0, #24]
  40b97c:	cmp	x0, #0x1
  40b980:	b.ne	40b9e0 <ferror@plt+0xa410>  // b.any
  40b984:	ldr	x0, [sp, #32]
  40b988:	ldr	x0, [x0, #8]
  40b98c:	cmp	x0, #0x0
  40b990:	b.ne	40b9e0 <ferror@plt+0xa410>  // b.any
  40b994:	ldr	x0, [sp, #32]
  40b998:	ldr	x0, [x0]
  40b99c:	ldr	w0, [x0]
  40b9a0:	cmp	w0, #0x1
  40b9a4:	b.ne	40b9e0 <ferror@plt+0xa410>  // b.any
  40b9a8:	ldr	x1, [sp, #40]
  40b9ac:	ldr	x0, [sp, #24]
  40b9b0:	bl	40e498 <ferror@plt+0xcec8>
  40b9b4:	ldr	x0, [sp, #40]
  40b9b8:	ldrb	w1, [x0, #40]
  40b9bc:	ldr	x0, [sp, #32]
  40b9c0:	ldrb	w0, [x0, #40]
  40b9c4:	mov	w3, w0
  40b9c8:	mov	w2, w1
  40b9cc:	ldr	x1, [sp, #16]
  40b9d0:	ldr	x0, [sp, #24]
  40b9d4:	bl	408fc8 <ferror@plt+0x79f8>
  40b9d8:	mov	w0, #0x0                   	// #0
  40b9dc:	b	40bcb8 <ferror@plt+0xa6e8>
  40b9e0:	ldr	x0, [sp, #40]
  40b9e4:	ldr	x0, [x0, #8]
  40b9e8:	cmp	x0, #0x0
  40b9ec:	b.ne	40ba74 <ferror@plt+0xa4a4>  // b.any
  40b9f0:	ldr	x0, [sp, #32]
  40b9f4:	ldr	x0, [x0, #8]
  40b9f8:	cmp	x0, #0x0
  40b9fc:	b.ne	40ba74 <ferror@plt+0xa4a4>  // b.any
  40ba00:	ldr	x0, [sp, #32]
  40ba04:	ldr	x0, [x0, #24]
  40ba08:	cmp	x0, #0x1
  40ba0c:	b.ne	40ba74 <ferror@plt+0xa4a4>  // b.any
  40ba10:	ldr	x0, [sp, #16]
  40ba14:	cmp	x0, #0x0
  40ba18:	b.ne	40ba74 <ferror@plt+0xa4a4>  // b.any
  40ba1c:	ldr	x0, [sp, #32]
  40ba20:	ldr	x0, [x0]
  40ba24:	ldr	w0, [x0]
  40ba28:	sxtw	x0, w0
  40ba2c:	add	x1, sp, #0x38
  40ba30:	mov	x3, x1
  40ba34:	ldr	x2, [sp, #24]
  40ba38:	mov	x1, x0
  40ba3c:	ldr	x0, [sp, #40]
  40ba40:	bl	4086a4 <ferror@plt+0x70d4>
  40ba44:	str	w0, [sp, #172]
  40ba48:	ldr	x0, [sp, #40]
  40ba4c:	ldrb	w1, [x0, #40]
  40ba50:	ldr	x0, [sp, #32]
  40ba54:	ldrb	w0, [x0, #40]
  40ba58:	mov	w3, w0
  40ba5c:	mov	w2, w1
  40ba60:	ldr	x1, [sp, #16]
  40ba64:	ldr	x0, [sp, #24]
  40ba68:	bl	408fc8 <ferror@plt+0x79f8>
  40ba6c:	ldr	w0, [sp, #172]
  40ba70:	b	40bcb8 <ferror@plt+0xa6e8>
  40ba74:	ldr	x2, [sp, #16]
  40ba78:	ldr	x1, [sp, #32]
  40ba7c:	ldr	x0, [sp, #40]
  40ba80:	bl	40eabc <ferror@plt+0xd4ec>
  40ba84:	str	x0, [sp, #160]
  40ba88:	add	x0, sp, #0x70
  40ba8c:	ldr	x1, [sp, #160]
  40ba90:	bl	40e424 <ferror@plt+0xce54>
  40ba94:	add	x0, sp, #0x70
  40ba98:	ldr	x1, [sp, #40]
  40ba9c:	bl	40e498 <ferror@plt+0xcec8>
  40baa0:	add	x0, sp, #0x40
  40baa4:	ldr	x1, [sp, #32]
  40baa8:	bl	40e544 <ferror@plt+0xcf74>
  40baac:	ldr	x0, [sp, #32]
  40bab0:	ldr	x0, [x0, #24]
  40bab4:	str	x0, [sp, #160]
  40bab8:	ldr	x0, [sp, #136]
  40babc:	ldr	x1, [sp, #160]
  40bac0:	cmp	x1, x0
  40bac4:	b.ls	40bb00 <ferror@plt+0xa530>  // b.plast
  40bac8:	mov	x1, #0x2                   	// #2
  40bacc:	ldr	x0, [sp, #160]
  40bad0:	bl	41103c <ferror@plt+0xfa6c>
  40bad4:	mov	x1, x0
  40bad8:	add	x0, sp, #0x70
  40badc:	bl	407d68 <ferror@plt+0x6798>
  40bae0:	ldr	x0, [sp, #136]
  40bae4:	ldr	x1, [sp, #160]
  40bae8:	sub	x1, x1, x0
  40baec:	mov	x0, x1
  40baf0:	lsl	x0, x0, #3
  40baf4:	add	x1, x0, x1
  40baf8:	add	x0, sp, #0x70
  40bafc:	bl	408e68 <ferror@plt+0x7898>
  40bb00:	ldr	x1, [sp, #120]
  40bb04:	mov	x0, x1
  40bb08:	lsl	x0, x0, #3
  40bb0c:	add	x0, x0, x1
  40bb10:	str	x0, [sp, #128]
  40bb14:	ldr	x0, [sp, #32]
  40bb18:	ldr	x1, [x0, #16]
  40bb1c:	add	x0, sp, #0x70
  40bb20:	bl	408e68 <ferror@plt+0x7898>
  40bb24:	ldr	x0, [sp, #32]
  40bb28:	ldr	x0, [x0, #16]
  40bb2c:	mov	x1, #0x8                   	// #8
  40bb30:	bl	41103c <ferror@plt+0xfa6c>
  40bb34:	mov	x1, x0
  40bb38:	mov	x0, #0xe38f                	// #58255
  40bb3c:	movk	x0, #0x8e38, lsl #16
  40bb40:	movk	x0, #0x38e3, lsl #32
  40bb44:	movk	x0, #0xe38e, lsl #48
  40bb48:	umulh	x0, x1, x0
  40bb4c:	lsr	x0, x0, #3
  40bb50:	ldr	x1, [sp, #120]
  40bb54:	sub	x0, x1, x0
  40bb58:	str	x0, [sp, #120]
  40bb5c:	ldr	x1, [sp, #120]
  40bb60:	mov	x0, x1
  40bb64:	lsl	x0, x0, #3
  40bb68:	add	x0, x0, x1
  40bb6c:	str	x0, [sp, #128]
  40bb70:	ldr	x0, [sp, #128]
  40bb74:	ldr	x1, [sp, #16]
  40bb78:	cmp	x1, x0
  40bb7c:	b.ls	40bba0 <ferror@plt+0xa5d0>  // b.plast
  40bb80:	add	x0, sp, #0x70
  40bb84:	ldr	x1, [sp, #16]
  40bb88:	bl	408e68 <ferror@plt+0x7898>
  40bb8c:	ldr	x1, [sp, #120]
  40bb90:	mov	x0, x1
  40bb94:	lsl	x0, x0, #3
  40bb98:	add	x0, x0, x1
  40bb9c:	str	x0, [sp, #128]
  40bba0:	ldr	x1, [sp, #144]
  40bba4:	ldr	x0, [sp, #136]
  40bba8:	cmp	x1, x0
  40bbac:	b.ne	40bbc8 <ferror@plt+0xa5f8>  // b.any
  40bbb0:	ldr	x0, [sp, #136]
  40bbb4:	mov	x1, #0x1                   	// #1
  40bbb8:	bl	41103c <ferror@plt+0xfa6c>
  40bbbc:	mov	x1, x0
  40bbc0:	add	x0, sp, #0x70
  40bbc4:	bl	407d68 <ferror@plt+0x6798>
  40bbc8:	ldr	x1, [sp, #112]
  40bbcc:	ldr	x0, [sp, #136]
  40bbd0:	add	x2, x0, #0x1
  40bbd4:	str	x2, [sp, #136]
  40bbd8:	lsl	x0, x0, #2
  40bbdc:	add	x0, x1, x0
  40bbe0:	str	wzr, [x0]
  40bbe4:	ldr	x1, [sp, #120]
  40bbe8:	ldr	x0, [sp, #136]
  40bbec:	cmp	x1, x0
  40bbf0:	b.ne	40bc00 <ferror@plt+0xa630>  // b.any
  40bbf4:	add	x0, sp, #0x70
  40bbf8:	bl	40802c <ferror@plt+0x6a5c>
  40bbfc:	str	x0, [sp, #136]
  40bc00:	ldr	x1, [sp, #72]
  40bc04:	ldr	x0, [sp, #88]
  40bc08:	cmp	x1, x0
  40bc0c:	b.ne	40bc1c <ferror@plt+0xa64c>  // b.any
  40bc10:	add	x0, sp, #0x40
  40bc14:	bl	40802c <ferror@plt+0x6a5c>
  40bc18:	str	x0, [sp, #88]
  40bc1c:	str	xzr, [sp, #72]
  40bc20:	ldr	x0, [sp, #72]
  40bc24:	str	x0, [sp, #80]
  40bc28:	add	x1, sp, #0x40
  40bc2c:	add	x0, sp, #0x70
  40bc30:	ldr	x3, [sp, #16]
  40bc34:	ldr	x2, [sp, #24]
  40bc38:	bl	40b3e4 <ferror@plt+0x9e14>
  40bc3c:	str	w0, [sp, #172]
  40bc40:	ldr	w0, [sp, #172]
  40bc44:	cmp	w0, #0x0
  40bc48:	b.ne	40bca4 <ferror@plt+0xa6d4>  // b.any
  40bc4c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40bc50:	add	x0, x0, #0x250
  40bc54:	ldr	x0, [x0]
  40bc58:	ldr	w1, [x0, #1128]
  40bc5c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40bc60:	add	x0, x0, #0x250
  40bc64:	ldr	x0, [x0]
  40bc68:	ldr	w0, [x0, #1132]
  40bc6c:	cmp	w1, w0
  40bc70:	b.eq	40bc80 <ferror@plt+0xa6b0>  // b.none
  40bc74:	mov	w0, #0x8                   	// #8
  40bc78:	str	w0, [sp, #172]
  40bc7c:	b	40bca4 <ferror@plt+0xa6d4>
  40bc80:	ldr	x0, [sp, #40]
  40bc84:	ldrb	w1, [x0, #40]
  40bc88:	ldr	x0, [sp, #32]
  40bc8c:	ldrb	w0, [x0, #40]
  40bc90:	mov	w3, w0
  40bc94:	mov	w2, w1
  40bc98:	ldr	x1, [sp, #16]
  40bc9c:	ldr	x0, [sp, #24]
  40bca0:	bl	408fc8 <ferror@plt+0x79f8>
  40bca4:	add	x0, sp, #0x40
  40bca8:	bl	40e474 <ferror@plt+0xcea4>
  40bcac:	add	x0, sp, #0x70
  40bcb0:	bl	40e474 <ferror@plt+0xcea4>
  40bcb4:	ldr	w0, [sp, #172]
  40bcb8:	ldp	x29, x30, [sp], #176
  40bcbc:	ret
  40bcc0:	stp	x29, x30, [sp, #-128]!
  40bcc4:	mov	x29, sp
  40bcc8:	str	x0, [sp, #56]
  40bccc:	str	x1, [sp, #48]
  40bcd0:	str	x2, [sp, #40]
  40bcd4:	str	x3, [sp, #32]
  40bcd8:	str	x4, [sp, #24]
  40bcdc:	str	x5, [sp, #16]
  40bce0:	ldr	x0, [sp, #48]
  40bce4:	ldr	x0, [x0, #24]
  40bce8:	cmp	x0, #0x0
  40bcec:	b.ne	40bd00 <ferror@plt+0xa730>  // b.any
  40bcf0:	mov	x1, #0x0                   	// #0
  40bcf4:	mov	w0, #0x3                   	// #3
  40bcf8:	bl	410994 <ferror@plt+0xf3c4>
  40bcfc:	b	40be90 <ferror@plt+0xa8c0>
  40bd00:	ldr	x0, [sp, #56]
  40bd04:	ldr	x0, [x0, #24]
  40bd08:	cmp	x0, #0x0
  40bd0c:	b.ne	40bd30 <ferror@plt+0xa760>  // b.any
  40bd10:	ldr	x1, [sp, #16]
  40bd14:	ldr	x0, [sp, #40]
  40bd18:	bl	407de4 <ferror@plt+0x6814>
  40bd1c:	ldr	x1, [sp, #16]
  40bd20:	ldr	x0, [sp, #32]
  40bd24:	bl	407de4 <ferror@plt+0x6814>
  40bd28:	mov	w0, #0x0                   	// #0
  40bd2c:	b	40be90 <ferror@plt+0xa8c0>
  40bd30:	ldr	x0, [sp, #32]
  40bd34:	ldr	x1, [x0, #32]
  40bd38:	add	x0, sp, #0x48
  40bd3c:	bl	40e424 <ferror@plt+0xce54>
  40bd40:	ldr	x3, [sp, #24]
  40bd44:	ldr	x2, [sp, #40]
  40bd48:	ldr	x1, [sp, #48]
  40bd4c:	ldr	x0, [sp, #56]
  40bd50:	bl	40b914 <ferror@plt+0xa344>
  40bd54:	str	w0, [sp, #124]
  40bd58:	ldr	w0, [sp, #124]
  40bd5c:	cmp	w0, #0x0
  40bd60:	b.ne	40be70 <ferror@plt+0xa8a0>  // b.any
  40bd64:	ldr	x0, [sp, #24]
  40bd68:	cmp	x0, #0x0
  40bd6c:	b.eq	40bd7c <ferror@plt+0xa7ac>  // b.none
  40bd70:	ldr	x0, [sp, #16]
  40bd74:	add	x0, x0, #0x1
  40bd78:	str	x0, [sp, #24]
  40bd7c:	add	x0, sp, #0x48
  40bd80:	ldr	x3, [sp, #24]
  40bd84:	mov	x2, x0
  40bd88:	ldr	x1, [sp, #48]
  40bd8c:	ldr	x0, [sp, #40]
  40bd90:	bl	40ae90 <ferror@plt+0x98c0>
  40bd94:	str	w0, [sp, #124]
  40bd98:	ldr	w0, [sp, #124]
  40bd9c:	cmp	w0, #0x0
  40bda0:	b.ne	40be78 <ferror@plt+0xa8a8>  // b.any
  40bda4:	add	x0, sp, #0x48
  40bda8:	ldr	x3, [sp, #24]
  40bdac:	ldr	x2, [sp, #32]
  40bdb0:	mov	x1, x0
  40bdb4:	ldr	x0, [sp, #56]
  40bdb8:	bl	40ec50 <ferror@plt+0xd680>
  40bdbc:	str	w0, [sp, #124]
  40bdc0:	ldr	w0, [sp, #124]
  40bdc4:	cmp	w0, #0x0
  40bdc8:	b.ne	40be80 <ferror@plt+0xa8b0>  // b.any
  40bdcc:	ldr	x0, [sp, #32]
  40bdd0:	ldr	x0, [x0, #16]
  40bdd4:	ldr	x1, [sp, #16]
  40bdd8:	cmp	x1, x0
  40bddc:	b.ls	40be0c <ferror@plt+0xa83c>  // b.plast
  40bde0:	ldr	x0, [sp, #32]
  40bde4:	ldr	x0, [x0, #24]
  40bde8:	cmp	x0, #0x0
  40bdec:	b.eq	40be0c <ferror@plt+0xa83c>  // b.none
  40bdf0:	ldr	x0, [sp, #32]
  40bdf4:	ldr	x0, [x0, #16]
  40bdf8:	ldr	x1, [sp, #16]
  40bdfc:	sub	x0, x1, x0
  40be00:	mov	x1, x0
  40be04:	ldr	x0, [sp, #32]
  40be08:	bl	408e68 <ferror@plt+0x7898>
  40be0c:	ldr	x0, [sp, #32]
  40be10:	ldrb	w0, [x0, #40]
  40be14:	strb	w0, [sp, #123]
  40be18:	ldr	x0, [sp, #56]
  40be1c:	ldrb	w1, [x0, #40]
  40be20:	ldr	x0, [sp, #48]
  40be24:	ldrb	w0, [x0, #40]
  40be28:	mov	w3, w0
  40be2c:	mov	w2, w1
  40be30:	ldr	x1, [sp, #16]
  40be34:	ldr	x0, [sp, #32]
  40be38:	bl	408fc8 <ferror@plt+0x79f8>
  40be3c:	ldr	x0, [sp, #32]
  40be40:	ldr	x0, [x0, #24]
  40be44:	cmp	x0, #0x0
  40be48:	b.eq	40be60 <ferror@plt+0xa890>  // b.none
  40be4c:	ldrb	w0, [sp, #123]
  40be50:	cmp	w0, #0x0
  40be54:	b.eq	40be60 <ferror@plt+0xa890>  // b.none
  40be58:	mov	w1, #0x1                   	// #1
  40be5c:	b	40be64 <ferror@plt+0xa894>
  40be60:	mov	w1, #0x0                   	// #0
  40be64:	ldr	x0, [sp, #32]
  40be68:	strb	w1, [x0, #40]
  40be6c:	b	40be84 <ferror@plt+0xa8b4>
  40be70:	nop
  40be74:	b	40be84 <ferror@plt+0xa8b4>
  40be78:	nop
  40be7c:	b	40be84 <ferror@plt+0xa8b4>
  40be80:	nop
  40be84:	add	x0, sp, #0x48
  40be88:	bl	40e474 <ferror@plt+0xcea4>
  40be8c:	ldr	w0, [sp, #124]
  40be90:	ldp	x29, x30, [sp], #128
  40be94:	ret
  40be98:	stp	x29, x30, [sp, #-112]!
  40be9c:	mov	x29, sp
  40bea0:	str	x0, [sp, #40]
  40bea4:	str	x1, [sp, #32]
  40bea8:	str	x2, [sp, #24]
  40beac:	str	x3, [sp, #16]
  40beb0:	ldr	x0, [sp, #32]
  40beb4:	ldr	x0, [x0, #16]
  40beb8:	mov	x1, x0
  40bebc:	ldr	x0, [sp, #16]
  40bec0:	bl	41103c <ferror@plt+0xfa6c>
  40bec4:	str	x0, [sp, #104]
  40bec8:	ldr	x0, [sp, #40]
  40becc:	ldr	x0, [x0, #16]
  40bed0:	ldr	x2, [sp, #104]
  40bed4:	ldr	x1, [sp, #104]
  40bed8:	cmp	x2, x0
  40bedc:	csel	x0, x1, x0, cs  // cs = hs, nlast
  40bee0:	str	x0, [sp, #104]
  40bee4:	ldr	x2, [sp, #104]
  40bee8:	ldr	x1, [sp, #32]
  40beec:	ldr	x0, [sp, #40]
  40bef0:	bl	40eabc <ferror@plt+0xd4ec>
  40bef4:	mov	x1, x0
  40bef8:	add	x0, sp, #0x30
  40befc:	bl	40e424 <ferror@plt+0xce54>
  40bf00:	add	x0, sp, #0x30
  40bf04:	ldr	x5, [sp, #104]
  40bf08:	ldr	x4, [sp, #16]
  40bf0c:	ldr	x3, [sp, #24]
  40bf10:	mov	x2, x0
  40bf14:	ldr	x1, [sp, #32]
  40bf18:	ldr	x0, [sp, #40]
  40bf1c:	bl	40bcc0 <ferror@plt+0xa6f0>
  40bf20:	str	w0, [sp, #100]
  40bf24:	add	x0, sp, #0x30
  40bf28:	bl	40e474 <ferror@plt+0xcea4>
  40bf2c:	ldr	w0, [sp, #100]
  40bf30:	ldp	x29, x30, [sp], #112
  40bf34:	ret
  40bf38:	stp	x29, x30, [sp, #-160]!
  40bf3c:	mov	x29, sp
  40bf40:	str	x0, [sp, #40]
  40bf44:	str	x1, [sp, #32]
  40bf48:	str	x2, [sp, #24]
  40bf4c:	str	x3, [sp, #16]
  40bf50:	str	wzr, [sp, #156]
  40bf54:	str	xzr, [sp, #48]
  40bf58:	ldr	x0, [sp, #32]
  40bf5c:	ldr	x0, [x0, #8]
  40bf60:	cmp	x0, #0x0
  40bf64:	b.eq	40bf78 <ferror@plt+0xa9a8>  // b.none
  40bf68:	mov	x1, #0x0                   	// #0
  40bf6c:	mov	w0, #0x1                   	// #1
  40bf70:	bl	410994 <ferror@plt+0xf3c4>
  40bf74:	b	40c408 <ferror@plt+0xae38>
  40bf78:	ldr	x0, [sp, #32]
  40bf7c:	ldr	x0, [x0, #24]
  40bf80:	cmp	x0, #0x0
  40bf84:	b.ne	40bf98 <ferror@plt+0xa9c8>  // b.any
  40bf88:	ldr	x0, [sp, #24]
  40bf8c:	bl	407e4c <ferror@plt+0x687c>
  40bf90:	mov	w0, #0x0                   	// #0
  40bf94:	b	40c408 <ferror@plt+0xae38>
  40bf98:	ldr	x0, [sp, #40]
  40bf9c:	ldr	x0, [x0, #24]
  40bfa0:	cmp	x0, #0x0
  40bfa4:	b.ne	40bfdc <ferror@plt+0xaa0c>  // b.any
  40bfa8:	ldr	x0, [sp, #32]
  40bfac:	ldrb	w0, [x0, #40]
  40bfb0:	cmp	w0, #0x0
  40bfb4:	b.eq	40bfc8 <ferror@plt+0xa9f8>  // b.none
  40bfb8:	mov	x1, #0x0                   	// #0
  40bfbc:	mov	w0, #0x3                   	// #3
  40bfc0:	bl	410994 <ferror@plt+0xf3c4>
  40bfc4:	b	40c408 <ferror@plt+0xae38>
  40bfc8:	ldr	x1, [sp, #16]
  40bfcc:	ldr	x0, [sp, #24]
  40bfd0:	bl	407de4 <ferror@plt+0x6814>
  40bfd4:	mov	w0, #0x0                   	// #0
  40bfd8:	b	40c408 <ferror@plt+0xae38>
  40bfdc:	ldr	x0, [sp, #32]
  40bfe0:	ldr	x0, [x0, #24]
  40bfe4:	cmp	x0, #0x1
  40bfe8:	b.ne	40c054 <ferror@plt+0xaa84>  // b.any
  40bfec:	ldr	x0, [sp, #32]
  40bff0:	ldr	x0, [x0, #8]
  40bff4:	cmp	x0, #0x0
  40bff8:	b.ne	40c054 <ferror@plt+0xaa84>  // b.any
  40bffc:	ldr	x0, [sp, #32]
  40c000:	ldr	x0, [x0]
  40c004:	ldr	w0, [x0]
  40c008:	cmp	w0, #0x1
  40c00c:	b.ne	40c054 <ferror@plt+0xaa84>  // b.any
  40c010:	ldr	x0, [sp, #32]
  40c014:	ldrb	w0, [x0, #40]
  40c018:	eor	w0, w0, #0x1
  40c01c:	and	w0, w0, #0xff
  40c020:	cmp	w0, #0x0
  40c024:	b.eq	40c038 <ferror@plt+0xaa68>  // b.none
  40c028:	ldr	x1, [sp, #40]
  40c02c:	ldr	x0, [sp, #24]
  40c030:	bl	40e498 <ferror@plt+0xcec8>
  40c034:	b	40c04c <ferror@plt+0xaa7c>
  40c038:	ldr	x2, [sp, #16]
  40c03c:	ldr	x1, [sp, #24]
  40c040:	ldr	x0, [sp, #40]
  40c044:	bl	409ab4 <ferror@plt+0x84e4>
  40c048:	str	w0, [sp, #156]
  40c04c:	ldr	w0, [sp, #156]
  40c050:	b	40c408 <ferror@plt+0xae38>
  40c054:	ldr	x0, [sp, #32]
  40c058:	ldrb	w0, [x0, #40]
  40c05c:	strb	w0, [sp, #126]
  40c060:	ldr	x0, [sp, #32]
  40c064:	strb	wzr, [x0, #40]
  40c068:	add	x0, sp, #0x30
  40c06c:	mov	x1, x0
  40c070:	ldr	x0, [sp, #32]
  40c074:	bl	40e838 <ferror@plt+0xd268>
  40c078:	str	w0, [sp, #156]
  40c07c:	ldr	x0, [sp, #32]
  40c080:	ldrb	w1, [sp, #126]
  40c084:	strb	w1, [x0, #40]
  40c088:	ldr	w0, [sp, #156]
  40c08c:	cmp	w0, #0x0
  40c090:	b.eq	40c09c <ferror@plt+0xaacc>  // b.none
  40c094:	ldr	w0, [sp, #156]
  40c098:	b	40c408 <ferror@plt+0xae38>
  40c09c:	add	x0, sp, #0x38
  40c0a0:	ldr	x1, [sp, #40]
  40c0a4:	bl	40e544 <ferror@plt+0xcf74>
  40c0a8:	ldrb	w0, [sp, #126]
  40c0ac:	eor	w0, w0, #0x1
  40c0b0:	and	w0, w0, #0xff
  40c0b4:	cmp	w0, #0x0
  40c0b8:	b.eq	40c104 <ferror@plt+0xab34>  // b.none
  40c0bc:	ldr	x0, [sp, #40]
  40c0c0:	ldr	x0, [x0, #16]
  40c0c4:	ldr	x2, [sp, #16]
  40c0c8:	ldr	x1, [sp, #16]
  40c0cc:	cmp	x2, x0
  40c0d0:	csel	x0, x1, x0, cs  // cs = hs, nlast
  40c0d4:	str	x0, [sp, #112]
  40c0d8:	ldr	x0, [sp, #40]
  40c0dc:	ldr	x1, [x0, #16]
  40c0e0:	ldr	x0, [sp, #48]
  40c0e4:	mul	x0, x1, x0
  40c0e8:	str	x0, [sp, #104]
  40c0ec:	ldr	x0, [sp, #104]
  40c0f0:	ldr	x2, [sp, #112]
  40c0f4:	ldr	x1, [sp, #112]
  40c0f8:	cmp	x2, x0
  40c0fc:	csel	x0, x1, x0, ls  // ls = plast
  40c100:	str	x0, [sp, #16]
  40c104:	ldr	x0, [sp, #40]
  40c108:	ldr	x0, [x0, #16]
  40c10c:	str	x0, [sp, #136]
  40c110:	b	40c150 <ferror@plt+0xab80>
  40c114:	ldr	x0, [sp, #136]
  40c118:	lsl	x0, x0, #1
  40c11c:	str	x0, [sp, #136]
  40c120:	add	x2, sp, #0x38
  40c124:	add	x1, sp, #0x38
  40c128:	add	x0, sp, #0x38
  40c12c:	ldr	x3, [sp, #136]
  40c130:	bl	40eca0 <ferror@plt+0xd6d0>
  40c134:	str	w0, [sp, #156]
  40c138:	ldr	w0, [sp, #156]
  40c13c:	cmp	w0, #0x0
  40c140:	b.ne	40c3d8 <ferror@plt+0xae08>  // b.any
  40c144:	ldr	x0, [sp, #48]
  40c148:	lsr	x0, x0, #1
  40c14c:	str	x0, [sp, #48]
  40c150:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40c154:	add	x0, x0, #0x250
  40c158:	ldr	x0, [x0]
  40c15c:	ldr	w1, [x0, #1128]
  40c160:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40c164:	add	x0, x0, #0x250
  40c168:	ldr	x0, [x0]
  40c16c:	ldr	w0, [x0, #1132]
  40c170:	cmp	w1, w0
  40c174:	b.ne	40c188 <ferror@plt+0xabb8>  // b.any
  40c178:	ldr	x0, [sp, #48]
  40c17c:	and	x0, x0, #0x1
  40c180:	cmp	x0, #0x0
  40c184:	b.eq	40c114 <ferror@plt+0xab44>  // b.none
  40c188:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40c18c:	add	x0, x0, #0x250
  40c190:	ldr	x0, [x0]
  40c194:	ldr	w1, [x0, #1128]
  40c198:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40c19c:	add	x0, x0, #0x250
  40c1a0:	ldr	x0, [x0]
  40c1a4:	ldr	w0, [x0, #1132]
  40c1a8:	cmp	w1, w0
  40c1ac:	b.ne	40c384 <ferror@plt+0xadb4>  // b.any
  40c1b0:	add	x0, sp, #0x38
  40c1b4:	mov	x1, x0
  40c1b8:	ldr	x0, [sp, #24]
  40c1bc:	bl	40e498 <ferror@plt+0xcec8>
  40c1c0:	ldr	x0, [sp, #136]
  40c1c4:	str	x0, [sp, #128]
  40c1c8:	b	40c244 <ferror@plt+0xac74>
  40c1cc:	ldr	x0, [sp, #136]
  40c1d0:	lsl	x0, x0, #1
  40c1d4:	str	x0, [sp, #136]
  40c1d8:	add	x2, sp, #0x38
  40c1dc:	add	x1, sp, #0x38
  40c1e0:	add	x0, sp, #0x38
  40c1e4:	ldr	x3, [sp, #136]
  40c1e8:	bl	40eca0 <ferror@plt+0xd6d0>
  40c1ec:	str	w0, [sp, #156]
  40c1f0:	ldr	w0, [sp, #156]
  40c1f4:	cmp	w0, #0x0
  40c1f8:	b.ne	40c3e0 <ferror@plt+0xae10>  // b.any
  40c1fc:	ldr	x0, [sp, #48]
  40c200:	and	x0, x0, #0x1
  40c204:	cmp	x0, #0x0
  40c208:	b.eq	40c244 <ferror@plt+0xac74>  // b.none
  40c20c:	ldr	x1, [sp, #128]
  40c210:	ldr	x0, [sp, #136]
  40c214:	add	x0, x1, x0
  40c218:	str	x0, [sp, #128]
  40c21c:	add	x0, sp, #0x38
  40c220:	ldr	x3, [sp, #128]
  40c224:	ldr	x2, [sp, #24]
  40c228:	mov	x1, x0
  40c22c:	ldr	x0, [sp, #24]
  40c230:	bl	40eca0 <ferror@plt+0xd6d0>
  40c234:	str	w0, [sp, #156]
  40c238:	ldr	w0, [sp, #156]
  40c23c:	cmp	w0, #0x0
  40c240:	b.ne	40c3e8 <ferror@plt+0xae18>  // b.any
  40c244:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40c248:	add	x0, x0, #0x250
  40c24c:	ldr	x0, [x0]
  40c250:	ldr	w1, [x0, #1128]
  40c254:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40c258:	add	x0, x0, #0x250
  40c25c:	ldr	x0, [x0]
  40c260:	ldr	w0, [x0, #1132]
  40c264:	cmp	w1, w0
  40c268:	b.ne	40c284 <ferror@plt+0xacb4>  // b.any
  40c26c:	ldr	x0, [sp, #48]
  40c270:	lsr	x0, x0, #1
  40c274:	str	x0, [sp, #48]
  40c278:	ldr	x0, [sp, #48]
  40c27c:	cmp	x0, #0x0
  40c280:	b.ne	40c1cc <ferror@plt+0xabfc>  // b.any
  40c284:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40c288:	add	x0, x0, #0x250
  40c28c:	ldr	x0, [x0]
  40c290:	ldr	w1, [x0, #1128]
  40c294:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40c298:	add	x0, x0, #0x250
  40c29c:	ldr	x0, [x0]
  40c2a0:	ldr	w0, [x0, #1132]
  40c2a4:	cmp	w1, w0
  40c2a8:	b.ne	40c38c <ferror@plt+0xadbc>  // b.any
  40c2ac:	ldrb	w0, [sp, #126]
  40c2b0:	cmp	w0, #0x0
  40c2b4:	b.eq	40c2d8 <ferror@plt+0xad08>  // b.none
  40c2b8:	ldr	x2, [sp, #16]
  40c2bc:	ldr	x1, [sp, #24]
  40c2c0:	ldr	x0, [sp, #24]
  40c2c4:	bl	409ab4 <ferror@plt+0x84e4>
  40c2c8:	str	w0, [sp, #156]
  40c2cc:	ldr	w0, [sp, #156]
  40c2d0:	cmp	w0, #0x0
  40c2d4:	b.ne	40c3f0 <ferror@plt+0xae20>  // b.any
  40c2d8:	ldr	x0, [sp, #24]
  40c2dc:	ldr	x0, [x0, #16]
  40c2e0:	ldr	x1, [sp, #16]
  40c2e4:	cmp	x1, x0
  40c2e8:	b.cs	40c308 <ferror@plt+0xad38>  // b.hs, b.nlast
  40c2ec:	ldr	x0, [sp, #24]
  40c2f0:	ldr	x1, [x0, #16]
  40c2f4:	ldr	x0, [sp, #16]
  40c2f8:	sub	x0, x1, x0
  40c2fc:	mov	x1, x0
  40c300:	ldr	x0, [sp, #24]
  40c304:	bl	408c90 <ferror@plt+0x76c0>
  40c308:	mov	w0, #0x1                   	// #1
  40c30c:	strb	w0, [sp, #127]
  40c310:	str	xzr, [sp, #144]
  40c314:	b	40c348 <ferror@plt+0xad78>
  40c318:	ldr	x0, [sp, #24]
  40c31c:	ldr	x1, [x0]
  40c320:	ldr	x0, [sp, #144]
  40c324:	lsl	x0, x0, #2
  40c328:	add	x0, x1, x0
  40c32c:	ldr	w0, [x0]
  40c330:	cmp	w0, #0x0
  40c334:	cset	w0, eq  // eq = none
  40c338:	strb	w0, [sp, #127]
  40c33c:	ldr	x0, [sp, #144]
  40c340:	add	x0, x0, #0x1
  40c344:	str	x0, [sp, #144]
  40c348:	ldrb	w0, [sp, #127]
  40c34c:	cmp	w0, #0x0
  40c350:	b.eq	40c368 <ferror@plt+0xad98>  // b.none
  40c354:	ldr	x0, [sp, #24]
  40c358:	ldr	x0, [x0, #24]
  40c35c:	ldr	x1, [sp, #144]
  40c360:	cmp	x1, x0
  40c364:	b.cc	40c318 <ferror@plt+0xad48>  // b.lo, b.ul, b.last
  40c368:	ldrb	w0, [sp, #127]
  40c36c:	cmp	w0, #0x0
  40c370:	b.eq	40c394 <ferror@plt+0xadc4>  // b.none
  40c374:	ldr	x1, [sp, #16]
  40c378:	ldr	x0, [sp, #24]
  40c37c:	bl	407de4 <ferror@plt+0x6814>
  40c380:	b	40c398 <ferror@plt+0xadc8>
  40c384:	nop
  40c388:	b	40c398 <ferror@plt+0xadc8>
  40c38c:	nop
  40c390:	b	40c398 <ferror@plt+0xadc8>
  40c394:	nop
  40c398:	ldr	w0, [sp, #156]
  40c39c:	cmp	w0, #0x0
  40c3a0:	b.ne	40c3f8 <ferror@plt+0xae28>  // b.any
  40c3a4:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40c3a8:	add	x0, x0, #0x250
  40c3ac:	ldr	x0, [x0]
  40c3b0:	ldr	w1, [x0, #1128]
  40c3b4:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40c3b8:	add	x0, x0, #0x250
  40c3bc:	ldr	x0, [x0]
  40c3c0:	ldr	w0, [x0, #1132]
  40c3c4:	cmp	w1, w0
  40c3c8:	b.eq	40c3f8 <ferror@plt+0xae28>  // b.none
  40c3cc:	mov	w0, #0x8                   	// #8
  40c3d0:	str	w0, [sp, #156]
  40c3d4:	b	40c3fc <ferror@plt+0xae2c>
  40c3d8:	nop
  40c3dc:	b	40c3fc <ferror@plt+0xae2c>
  40c3e0:	nop
  40c3e4:	b	40c3fc <ferror@plt+0xae2c>
  40c3e8:	nop
  40c3ec:	b	40c3fc <ferror@plt+0xae2c>
  40c3f0:	nop
  40c3f4:	b	40c3fc <ferror@plt+0xae2c>
  40c3f8:	nop
  40c3fc:	add	x0, sp, #0x38
  40c400:	bl	40e474 <ferror@plt+0xcea4>
  40c404:	ldr	w0, [sp, #156]
  40c408:	ldp	x29, x30, [sp], #160
  40c40c:	ret
  40c410:	stp	x29, x30, [sp, #-64]!
  40c414:	mov	x29, sp
  40c418:	str	x0, [sp, #40]
  40c41c:	str	x1, [sp, #32]
  40c420:	str	x2, [sp, #24]
  40c424:	str	x3, [sp, #16]
  40c428:	str	wzr, [sp, #60]
  40c42c:	str	xzr, [sp, #48]
  40c430:	add	x0, sp, #0x30
  40c434:	mov	x3, x0
  40c438:	ldr	x2, [sp, #24]
  40c43c:	ldr	x1, [sp, #32]
  40c440:	ldr	x0, [sp, #40]
  40c444:	bl	409afc <ferror@plt+0x852c>
  40c448:	str	w0, [sp, #60]
  40c44c:	ldr	w0, [sp, #60]
  40c450:	cmp	w0, #0x0
  40c454:	b.eq	40c460 <ferror@plt+0xae90>  // b.none
  40c458:	ldr	w0, [sp, #60]
  40c45c:	b	40c4c8 <ferror@plt+0xaef8>
  40c460:	ldr	x0, [sp, #24]
  40c464:	ldr	x1, [x0, #16]
  40c468:	ldr	x0, [sp, #48]
  40c46c:	cmp	x1, x0
  40c470:	b.ls	40c494 <ferror@plt+0xaec4>  // b.plast
  40c474:	ldr	x0, [sp, #24]
  40c478:	ldr	x1, [x0, #16]
  40c47c:	ldr	x0, [sp, #48]
  40c480:	sub	x0, x1, x0
  40c484:	mov	x1, x0
  40c488:	ldr	x0, [sp, #24]
  40c48c:	bl	408c90 <ferror@plt+0x76c0>
  40c490:	b	40c4c4 <ferror@plt+0xaef4>
  40c494:	ldr	x0, [sp, #24]
  40c498:	ldr	x1, [x0, #16]
  40c49c:	ldr	x0, [sp, #48]
  40c4a0:	cmp	x1, x0
  40c4a4:	b.cs	40c4c4 <ferror@plt+0xaef4>  // b.hs, b.nlast
  40c4a8:	ldr	x1, [sp, #48]
  40c4ac:	ldr	x0, [sp, #24]
  40c4b0:	ldr	x0, [x0, #16]
  40c4b4:	sub	x0, x1, x0
  40c4b8:	mov	x1, x0
  40c4bc:	ldr	x0, [sp, #24]
  40c4c0:	bl	408e68 <ferror@plt+0x7898>
  40c4c4:	ldr	w0, [sp, #60]
  40c4c8:	ldp	x29, x30, [sp], #64
  40c4cc:	ret
  40c4d0:	stp	x29, x30, [sp, #-64]!
  40c4d4:	mov	x29, sp
  40c4d8:	str	x0, [sp, #40]
  40c4dc:	str	x1, [sp, #32]
  40c4e0:	str	x2, [sp, #24]
  40c4e4:	str	x3, [sp, #16]
  40c4e8:	str	wzr, [sp, #60]
  40c4ec:	str	xzr, [sp, #48]
  40c4f0:	add	x0, sp, #0x30
  40c4f4:	mov	x3, x0
  40c4f8:	ldr	x2, [sp, #24]
  40c4fc:	ldr	x1, [sp, #32]
  40c500:	ldr	x0, [sp, #40]
  40c504:	bl	409afc <ferror@plt+0x852c>
  40c508:	str	w0, [sp, #60]
  40c50c:	ldr	w0, [sp, #60]
  40c510:	cmp	w0, #0x0
  40c514:	b.eq	40c520 <ferror@plt+0xaf50>  // b.none
  40c518:	ldr	w0, [sp, #60]
  40c51c:	b	40c530 <ferror@plt+0xaf60>
  40c520:	ldr	x0, [sp, #48]
  40c524:	mov	x1, x0
  40c528:	ldr	x0, [sp, #24]
  40c52c:	bl	4093e8 <ferror@plt+0x7e18>
  40c530:	ldp	x29, x30, [sp], #64
  40c534:	ret
  40c538:	stp	x29, x30, [sp, #-64]!
  40c53c:	mov	x29, sp
  40c540:	str	x0, [sp, #40]
  40c544:	str	x1, [sp, #32]
  40c548:	str	x2, [sp, #24]
  40c54c:	str	x3, [sp, #16]
  40c550:	str	wzr, [sp, #60]
  40c554:	str	xzr, [sp, #48]
  40c558:	add	x0, sp, #0x30
  40c55c:	mov	x3, x0
  40c560:	ldr	x2, [sp, #24]
  40c564:	ldr	x1, [sp, #32]
  40c568:	ldr	x0, [sp, #40]
  40c56c:	bl	409afc <ferror@plt+0x852c>
  40c570:	str	w0, [sp, #60]
  40c574:	ldr	w0, [sp, #60]
  40c578:	cmp	w0, #0x0
  40c57c:	b.eq	40c588 <ferror@plt+0xafb8>  // b.none
  40c580:	ldr	w0, [sp, #60]
  40c584:	b	40c5b0 <ferror@plt+0xafe0>
  40c588:	ldr	x0, [sp, #24]
  40c58c:	ldr	x0, [x0, #24]
  40c590:	cmp	x0, #0x0
  40c594:	b.ne	40c5a0 <ferror@plt+0xafd0>  // b.any
  40c598:	ldr	w0, [sp, #60]
  40c59c:	b	40c5b0 <ferror@plt+0xafe0>
  40c5a0:	ldr	x0, [sp, #48]
  40c5a4:	mov	x1, x0
  40c5a8:	ldr	x0, [sp, #24]
  40c5ac:	bl	4097a4 <ferror@plt+0x81d4>
  40c5b0:	ldp	x29, x30, [sp], #64
  40c5b4:	ret
  40c5b8:	stp	x29, x30, [sp, #-144]!
  40c5bc:	mov	x29, sp
  40c5c0:	str	x0, [sp, #56]
  40c5c4:	str	x1, [sp, #48]
  40c5c8:	str	x2, [sp, #40]
  40c5cc:	str	x3, [sp, #32]
  40c5d0:	str	x4, [sp, #24]
  40c5d4:	str	x5, [sp, #16]
  40c5d8:	strb	wzr, [sp, #127]
  40c5dc:	ldr	x1, [sp, #40]
  40c5e0:	ldr	x0, [sp, #56]
  40c5e4:	cmp	x1, x0
  40c5e8:	b.ne	40c610 <ferror@plt+0xb040>  // b.any
  40c5ec:	add	x0, sp, #0x48
  40c5f0:	str	x0, [sp, #136]
  40c5f4:	mov	x2, #0x30                  	// #48
  40c5f8:	ldr	x1, [sp, #40]
  40c5fc:	ldr	x0, [sp, #136]
  40c600:	bl	401270 <memcpy@plt>
  40c604:	mov	w0, #0x1                   	// #1
  40c608:	strb	w0, [sp, #127]
  40c60c:	b	40c618 <ferror@plt+0xb048>
  40c610:	ldr	x0, [sp, #56]
  40c614:	str	x0, [sp, #136]
  40c618:	ldr	x1, [sp, #40]
  40c61c:	ldr	x0, [sp, #48]
  40c620:	cmp	x1, x0
  40c624:	b.ne	40c65c <ferror@plt+0xb08c>  // b.any
  40c628:	add	x0, sp, #0x48
  40c62c:	str	x0, [sp, #128]
  40c630:	ldr	x1, [sp, #40]
  40c634:	ldr	x0, [sp, #56]
  40c638:	cmp	x1, x0
  40c63c:	b.eq	40c664 <ferror@plt+0xb094>  // b.none
  40c640:	mov	x2, #0x30                  	// #48
  40c644:	ldr	x1, [sp, #40]
  40c648:	ldr	x0, [sp, #128]
  40c64c:	bl	401270 <memcpy@plt>
  40c650:	mov	w0, #0x1                   	// #1
  40c654:	strb	w0, [sp, #127]
  40c658:	b	40c664 <ferror@plt+0xb094>
  40c65c:	ldr	x0, [sp, #48]
  40c660:	str	x0, [sp, #128]
  40c664:	ldrb	w0, [sp, #127]
  40c668:	cmp	w0, #0x0
  40c66c:	b.eq	40c680 <ferror@plt+0xb0b0>  // b.none
  40c670:	ldr	x1, [sp, #16]
  40c674:	ldr	x0, [sp, #40]
  40c678:	bl	40e424 <ferror@plt+0xce54>
  40c67c:	b	40c68c <ferror@plt+0xb0bc>
  40c680:	ldr	x1, [sp, #16]
  40c684:	ldr	x0, [sp, #40]
  40c688:	bl	407d68 <ferror@plt+0x6798>
  40c68c:	ldr	x4, [sp, #24]
  40c690:	ldr	x3, [sp, #32]
  40c694:	ldr	x2, [sp, #40]
  40c698:	ldr	x1, [sp, #128]
  40c69c:	ldr	x0, [sp, #136]
  40c6a0:	blr	x4
  40c6a4:	str	w0, [sp, #120]
  40c6a8:	ldrb	w0, [sp, #127]
  40c6ac:	cmp	w0, #0x0
  40c6b0:	b.eq	40c6bc <ferror@plt+0xb0ec>  // b.none
  40c6b4:	add	x0, sp, #0x48
  40c6b8:	bl	40e474 <ferror@plt+0xcea4>
  40c6bc:	ldr	w0, [sp, #120]
  40c6c0:	ldp	x29, x30, [sp], #144
  40c6c4:	ret
  40c6c8:	stp	x29, x30, [sp, #-32]!
  40c6cc:	mov	x29, sp
  40c6d0:	strb	w0, [sp, #31]
  40c6d4:	str	x1, [sp, #16]
  40c6d8:	bl	401490 <__ctype_b_loc@plt>
  40c6dc:	ldr	x1, [x0]
  40c6e0:	ldrb	w0, [sp, #31]
  40c6e4:	lsl	x0, x0, #1
  40c6e8:	add	x0, x1, x0
  40c6ec:	ldrh	w0, [x0]
  40c6f0:	and	w0, w0, #0x100
  40c6f4:	cmp	w0, #0x0
  40c6f8:	b.eq	40c738 <ferror@plt+0xb168>  // b.none
  40c6fc:	ldrb	w0, [sp, #31]
  40c700:	sub	w0, w0, #0x37
  40c704:	strb	w0, [sp, #31]
  40c708:	ldrb	w0, [sp, #31]
  40c70c:	ldr	x1, [sp, #16]
  40c710:	cmp	x1, x0
  40c714:	b.hi	40c72c <ferror@plt+0xb15c>  // b.pmore
  40c718:	ldr	x0, [sp, #16]
  40c71c:	and	w0, w0, #0xff
  40c720:	sub	w0, w0, #0x1
  40c724:	and	w0, w0, #0xff
  40c728:	b	40c730 <ferror@plt+0xb160>
  40c72c:	ldrb	w0, [sp, #31]
  40c730:	strb	w0, [sp, #31]
  40c734:	b	40c744 <ferror@plt+0xb174>
  40c738:	ldrb	w0, [sp, #31]
  40c73c:	sub	w0, w0, #0x30
  40c740:	strb	w0, [sp, #31]
  40c744:	ldrb	w0, [sp, #31]
  40c748:	ldp	x29, x30, [sp], #32
  40c74c:	ret
  40c750:	stp	x29, x30, [sp, #-128]!
  40c754:	mov	x29, sp
  40c758:	str	x0, [sp, #24]
  40c75c:	str	x1, [sp, #16]
  40c760:	mov	w0, #0x1                   	// #1
  40c764:	strb	w0, [sp, #119]
  40c768:	str	xzr, [sp, #120]
  40c76c:	b	40c77c <ferror@plt+0xb1ac>
  40c770:	ldr	x0, [sp, #120]
  40c774:	add	x0, x0, #0x1
  40c778:	str	x0, [sp, #120]
  40c77c:	ldr	x1, [sp, #16]
  40c780:	ldr	x0, [sp, #120]
  40c784:	add	x0, x1, x0
  40c788:	ldrb	w0, [x0]
  40c78c:	cmp	w0, #0x30
  40c790:	b.eq	40c770 <ferror@plt+0xb1a0>  // b.none
  40c794:	ldr	x1, [sp, #16]
  40c798:	ldr	x0, [sp, #120]
  40c79c:	add	x0, x1, x0
  40c7a0:	str	x0, [sp, #16]
  40c7a4:	ldr	x0, [sp, #16]
  40c7a8:	ldrb	w0, [x0]
  40c7ac:	cmp	w0, #0x0
  40c7b0:	b.eq	40cb60 <ferror@plt+0xb590>  // b.none
  40c7b4:	ldr	x0, [sp, #16]
  40c7b8:	bl	401290 <strlen@plt>
  40c7bc:	str	x0, [sp, #80]
  40c7c0:	mov	w1, #0x2e                  	// #46
  40c7c4:	ldr	x0, [sp, #16]
  40c7c8:	bl	4014e0 <strchr@plt>
  40c7cc:	str	x0, [sp, #72]
  40c7d0:	ldr	x0, [sp, #72]
  40c7d4:	cmp	x0, #0x0
  40c7d8:	cset	w0, ne  // ne = any
  40c7dc:	strb	w0, [sp, #71]
  40c7e0:	str	xzr, [sp, #120]
  40c7e4:	b	40c7f4 <ferror@plt+0xb224>
  40c7e8:	ldr	x0, [sp, #120]
  40c7ec:	add	x0, x0, #0x1
  40c7f0:	str	x0, [sp, #120]
  40c7f4:	ldr	x1, [sp, #120]
  40c7f8:	ldr	x0, [sp, #80]
  40c7fc:	cmp	x1, x0
  40c800:	b.cs	40c85c <ferror@plt+0xb28c>  // b.hs, b.nlast
  40c804:	ldr	x1, [sp, #16]
  40c808:	ldr	x0, [sp, #120]
  40c80c:	add	x0, x1, x0
  40c810:	ldrb	w0, [x0]
  40c814:	cmp	w0, #0x30
  40c818:	b.eq	40c834 <ferror@plt+0xb264>  // b.none
  40c81c:	ldr	x1, [sp, #16]
  40c820:	ldr	x0, [sp, #120]
  40c824:	add	x0, x1, x0
  40c828:	ldrb	w0, [x0]
  40c82c:	cmp	w0, #0x2e
  40c830:	b.ne	40c83c <ferror@plt+0xb26c>  // b.any
  40c834:	mov	w0, #0x1                   	// #1
  40c838:	b	40c840 <ferror@plt+0xb270>
  40c83c:	mov	w0, #0x0                   	// #0
  40c840:	strb	w0, [sp, #119]
  40c844:	ldrb	w0, [sp, #119]
  40c848:	and	w0, w0, #0x1
  40c84c:	strb	w0, [sp, #119]
  40c850:	ldrb	w0, [sp, #119]
  40c854:	cmp	w0, #0x0
  40c858:	b.ne	40c7e8 <ferror@plt+0xb218>  // b.any
  40c85c:	ldrb	w1, [sp, #71]
  40c860:	ldr	x2, [sp, #16]
  40c864:	ldr	x0, [sp, #80]
  40c868:	add	x2, x2, x0
  40c86c:	ldr	x0, [sp, #72]
  40c870:	add	x0, x0, #0x1
  40c874:	sub	x0, x2, x0
  40c878:	mul	x0, x1, x0
  40c87c:	mov	x1, x0
  40c880:	ldr	x0, [sp, #24]
  40c884:	str	x1, [x0, #16]
  40c888:	ldr	x0, [sp, #24]
  40c88c:	ldr	x0, [x0, #16]
  40c890:	mov	x1, #0x8                   	// #8
  40c894:	bl	41103c <ferror@plt+0xfa6c>
  40c898:	mov	x1, x0
  40c89c:	mov	x0, #0xe38f                	// #58255
  40c8a0:	movk	x0, #0x8e38, lsl #16
  40c8a4:	movk	x0, #0x38e3, lsl #32
  40c8a8:	movk	x0, #0xe38e, lsl #48
  40c8ac:	umulh	x0, x1, x0
  40c8b0:	lsr	x1, x0, #3
  40c8b4:	ldr	x0, [sp, #24]
  40c8b8:	str	x1, [x0, #8]
  40c8bc:	ldr	x1, [sp, #72]
  40c8c0:	ldr	x0, [sp, #16]
  40c8c4:	cmp	x1, x0
  40c8c8:	b.eq	40c8d4 <ferror@plt+0xb304>  // b.none
  40c8cc:	ldr	x0, [sp, #120]
  40c8d0:	b	40c8d8 <ferror@plt+0xb308>
  40c8d4:	mov	x0, #0x0                   	// #0
  40c8d8:	ldr	x1, [sp, #80]
  40c8dc:	sub	x1, x1, x0
  40c8e0:	ldrb	w0, [sp, #71]
  40c8e4:	sub	x0, x1, x0
  40c8e8:	str	x0, [sp, #120]
  40c8ec:	mov	x1, #0x8                   	// #8
  40c8f0:	ldr	x0, [sp, #120]
  40c8f4:	bl	41103c <ferror@plt+0xfa6c>
  40c8f8:	str	x0, [sp, #56]
  40c8fc:	ldr	x0, [sp, #24]
  40c900:	ldr	x1, [x0, #16]
  40c904:	mov	x0, #0xe38f                	// #58255
  40c908:	movk	x0, #0x8e38, lsl #16
  40c90c:	movk	x0, #0x38e3, lsl #32
  40c910:	movk	x0, #0xe38e, lsl #48
  40c914:	umulh	x0, x1, x0
  40c918:	lsr	x2, x0, #3
  40c91c:	mov	x0, x2
  40c920:	lsl	x0, x0, #3
  40c924:	add	x0, x0, x2
  40c928:	sub	x0, x1, x0
  40c92c:	str	x0, [sp, #48]
  40c930:	ldr	x0, [sp, #48]
  40c934:	cmp	x0, #0x0
  40c938:	b.eq	40c94c <ferror@plt+0xb37c>  // b.none
  40c93c:	mov	x1, #0x9                   	// #9
  40c940:	ldr	x0, [sp, #48]
  40c944:	sub	x0, x1, x0
  40c948:	b	40c950 <ferror@plt+0xb380>
  40c94c:	mov	x0, #0x0                   	// #0
  40c950:	str	x0, [sp, #120]
  40c954:	ldr	x1, [sp, #56]
  40c958:	ldr	x0, [sp, #120]
  40c95c:	add	x1, x1, x0
  40c960:	mov	x0, #0xe38f                	// #58255
  40c964:	movk	x0, #0x8e38, lsl #16
  40c968:	movk	x0, #0x38e3, lsl #32
  40c96c:	movk	x0, #0xe38e, lsl #48
  40c970:	umulh	x0, x1, x0
  40c974:	lsr	x1, x0, #3
  40c978:	ldr	x0, [sp, #24]
  40c97c:	str	x1, [x0, #24]
  40c980:	ldr	x0, [sp, #24]
  40c984:	ldr	x0, [x0, #24]
  40c988:	mov	x1, x0
  40c98c:	ldr	x0, [sp, #24]
  40c990:	bl	407d68 <ferror@plt+0x6798>
  40c994:	ldr	x0, [sp, #24]
  40c998:	ldr	x3, [x0]
  40c99c:	ldr	x0, [sp, #24]
  40c9a0:	ldr	x0, [x0, #24]
  40c9a4:	lsl	x0, x0, #2
  40c9a8:	mov	x2, x0
  40c9ac:	mov	w1, #0x0                   	// #0
  40c9b0:	mov	x0, x3
  40c9b4:	bl	401390 <memset@plt>
  40c9b8:	ldrb	w0, [sp, #119]
  40c9bc:	cmp	w0, #0x0
  40c9c0:	b.eq	40c9e0 <ferror@plt+0xb410>  // b.none
  40c9c4:	ldr	x0, [sp, #24]
  40c9c8:	str	xzr, [x0, #8]
  40c9cc:	ldr	x0, [sp, #24]
  40c9d0:	ldr	x1, [x0, #8]
  40c9d4:	ldr	x0, [sp, #24]
  40c9d8:	str	x1, [x0, #24]
  40c9dc:	b	40cb64 <ferror@plt+0xb594>
  40c9e0:	ldr	x0, [sp, #120]
  40c9e4:	str	x0, [sp, #104]
  40c9e8:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  40c9ec:	add	x0, x0, #0x2d0
  40c9f0:	ldr	x1, [sp, #104]
  40c9f4:	ldr	x0, [x0, x1, lsl #3]
  40c9f8:	str	x0, [sp, #96]
  40c9fc:	ldr	x0, [sp, #80]
  40ca00:	sub	x0, x0, #0x1
  40ca04:	str	x0, [sp, #120]
  40ca08:	b	40cb4c <ferror@plt+0xb57c>
  40ca0c:	ldr	x1, [sp, #16]
  40ca10:	ldr	x0, [sp, #120]
  40ca14:	add	x0, x1, x0
  40ca18:	ldrb	w0, [x0]
  40ca1c:	strb	w0, [sp, #95]
  40ca20:	ldrb	w0, [sp, #95]
  40ca24:	cmp	w0, #0x2e
  40ca28:	b.ne	40ca3c <ferror@plt+0xb46c>  // b.any
  40ca2c:	ldr	x0, [sp, #104]
  40ca30:	sub	x0, x0, #0x1
  40ca34:	str	x0, [sp, #104]
  40ca38:	b	40cb34 <ferror@plt+0xb564>
  40ca3c:	ldr	x1, [sp, #104]
  40ca40:	mov	x0, #0xe38f                	// #58255
  40ca44:	movk	x0, #0x8e38, lsl #16
  40ca48:	movk	x0, #0x38e3, lsl #32
  40ca4c:	movk	x0, #0xe38e, lsl #48
  40ca50:	umulh	x0, x1, x0
  40ca54:	lsr	x0, x0, #3
  40ca58:	str	x0, [sp, #40]
  40ca5c:	bl	401490 <__ctype_b_loc@plt>
  40ca60:	ldr	x1, [x0]
  40ca64:	ldrb	w0, [sp, #95]
  40ca68:	lsl	x0, x0, #1
  40ca6c:	add	x0, x1, x0
  40ca70:	ldrh	w0, [x0]
  40ca74:	and	w0, w0, #0x100
  40ca78:	cmp	w0, #0x0
  40ca7c:	b.eq	40ca88 <ferror@plt+0xb4b8>  // b.none
  40ca80:	mov	w0, #0x39                  	// #57
  40ca84:	strb	w0, [sp, #95]
  40ca88:	ldr	x0, [sp, #24]
  40ca8c:	ldr	x1, [x0]
  40ca90:	ldr	x0, [sp, #40]
  40ca94:	lsl	x0, x0, #2
  40ca98:	add	x0, x1, x0
  40ca9c:	ldr	w0, [x0]
  40caa0:	mov	w1, w0
  40caa4:	ldrb	w0, [sp, #95]
  40caa8:	sub	x0, x0, #0x30
  40caac:	mov	w2, w0
  40cab0:	ldr	x0, [sp, #96]
  40cab4:	mul	w0, w2, w0
  40cab8:	add	w2, w1, w0
  40cabc:	ldr	x0, [sp, #24]
  40cac0:	ldr	x1, [x0]
  40cac4:	ldr	x0, [sp, #40]
  40cac8:	lsl	x0, x0, #2
  40cacc:	add	x0, x1, x0
  40cad0:	mov	w1, w2
  40cad4:	str	w1, [x0]
  40cad8:	ldr	x0, [sp, #104]
  40cadc:	add	x2, x0, #0x1
  40cae0:	mov	x0, #0xe38f                	// #58255
  40cae4:	movk	x0, #0x8e38, lsl #16
  40cae8:	movk	x0, #0x38e3, lsl #32
  40caec:	movk	x0, #0xe38e, lsl #48
  40caf0:	umulh	x0, x2, x0
  40caf4:	lsr	x1, x0, #3
  40caf8:	mov	x0, x1
  40cafc:	lsl	x0, x0, #3
  40cb00:	add	x0, x0, x1
  40cb04:	sub	x1, x2, x0
  40cb08:	cmp	x1, #0x0
  40cb0c:	b.ne	40cb1c <ferror@plt+0xb54c>  // b.any
  40cb10:	mov	x0, #0x1                   	// #1
  40cb14:	str	x0, [sp, #96]
  40cb18:	b	40cb34 <ferror@plt+0xb564>
  40cb1c:	ldr	x1, [sp, #96]
  40cb20:	mov	x0, x1
  40cb24:	lsl	x0, x0, #2
  40cb28:	add	x0, x0, x1
  40cb2c:	lsl	x0, x0, #1
  40cb30:	str	x0, [sp, #96]
  40cb34:	ldr	x0, [sp, #120]
  40cb38:	sub	x0, x0, #0x1
  40cb3c:	str	x0, [sp, #120]
  40cb40:	ldr	x0, [sp, #104]
  40cb44:	add	x0, x0, #0x1
  40cb48:	str	x0, [sp, #104]
  40cb4c:	ldr	x1, [sp, #120]
  40cb50:	ldr	x0, [sp, #80]
  40cb54:	cmp	x1, x0
  40cb58:	b.cc	40ca0c <ferror@plt+0xb43c>  // b.lo, b.ul, b.last
  40cb5c:	b	40cb64 <ferror@plt+0xb594>
  40cb60:	nop
  40cb64:	ldp	x29, x30, [sp], #128
  40cb68:	ret
  40cb6c:	stp	x29, x30, [sp, #-368]!
  40cb70:	mov	x29, sp
  40cb74:	str	x0, [sp, #40]
  40cb78:	str	x1, [sp, #32]
  40cb7c:	str	x2, [sp, #24]
  40cb80:	str	wzr, [sp, #364]
  40cb84:	strb	wzr, [sp, #319]
  40cb88:	mov	w0, #0x1                   	// #1
  40cb8c:	strb	w0, [sp, #343]
  40cb90:	ldr	x0, [sp, #32]
  40cb94:	bl	401290 <strlen@plt>
  40cb98:	str	x0, [sp, #304]
  40cb9c:	str	xzr, [sp, #328]
  40cba0:	b	40cbfc <ferror@plt+0xb62c>
  40cba4:	ldr	x1, [sp, #32]
  40cba8:	ldr	x0, [sp, #328]
  40cbac:	add	x0, x1, x0
  40cbb0:	ldrb	w0, [x0]
  40cbb4:	cmp	w0, #0x2e
  40cbb8:	b.eq	40cbd4 <ferror@plt+0xb604>  // b.none
  40cbbc:	ldr	x1, [sp, #32]
  40cbc0:	ldr	x0, [sp, #328]
  40cbc4:	add	x0, x1, x0
  40cbc8:	ldrb	w0, [x0]
  40cbcc:	cmp	w0, #0x30
  40cbd0:	b.ne	40cbdc <ferror@plt+0xb60c>  // b.any
  40cbd4:	mov	w0, #0x1                   	// #1
  40cbd8:	b	40cbe0 <ferror@plt+0xb610>
  40cbdc:	mov	w0, #0x0                   	// #0
  40cbe0:	strb	w0, [sp, #343]
  40cbe4:	ldrb	w0, [sp, #343]
  40cbe8:	and	w0, w0, #0x1
  40cbec:	strb	w0, [sp, #343]
  40cbf0:	ldr	x0, [sp, #328]
  40cbf4:	add	x0, x0, #0x1
  40cbf8:	str	x0, [sp, #328]
  40cbfc:	ldrb	w0, [sp, #343]
  40cc00:	cmp	w0, #0x0
  40cc04:	b.eq	40cc18 <ferror@plt+0xb648>  // b.none
  40cc08:	ldr	x1, [sp, #328]
  40cc0c:	ldr	x0, [sp, #304]
  40cc10:	cmp	x1, x0
  40cc14:	b.cc	40cba4 <ferror@plt+0xb5d4>  // b.lo, b.ul, b.last
  40cc18:	ldrb	w0, [sp, #343]
  40cc1c:	cmp	w0, #0x0
  40cc20:	b.eq	40cc2c <ferror@plt+0xb65c>  // b.none
  40cc24:	mov	w0, #0x0                   	// #0
  40cc28:	b	40cffc <ferror@plt+0xba2c>
  40cc2c:	add	x0, sp, #0xf0
  40cc30:	mov	x1, #0x21                  	// #33
  40cc34:	bl	40e424 <ferror@plt+0xce54>
  40cc38:	add	x0, sp, #0xc0
  40cc3c:	mov	x1, #0x21                  	// #33
  40cc40:	bl	40e424 <ferror@plt+0xce54>
  40cc44:	str	xzr, [sp, #328]
  40cc48:	b	40ccbc <ferror@plt+0xb6ec>
  40cc4c:	ldr	x1, [sp, #24]
  40cc50:	ldrb	w0, [sp, #319]
  40cc54:	bl	40c6c8 <ferror@plt+0xb0f8>
  40cc58:	str	x0, [sp, #296]
  40cc5c:	add	x0, sp, #0xc0
  40cc60:	mov	x2, x0
  40cc64:	ldr	x1, [sp, #24]
  40cc68:	ldr	x0, [sp, #40]
  40cc6c:	bl	408488 <ferror@plt+0x6eb8>
  40cc70:	str	w0, [sp, #364]
  40cc74:	ldr	w0, [sp, #364]
  40cc78:	cmp	w0, #0x0
  40cc7c:	b.ne	40cfd4 <ferror@plt+0xba04>  // b.any
  40cc80:	add	x0, sp, #0xf0
  40cc84:	ldr	x1, [sp, #296]
  40cc88:	bl	40e94c <ferror@plt+0xd37c>
  40cc8c:	add	x1, sp, #0xf0
  40cc90:	add	x0, sp, #0xc0
  40cc94:	mov	x3, #0x0                   	// #0
  40cc98:	ldr	x2, [sp, #40]
  40cc9c:	bl	40ec00 <ferror@plt+0xd630>
  40cca0:	str	w0, [sp, #364]
  40cca4:	ldr	w0, [sp, #364]
  40cca8:	cmp	w0, #0x0
  40ccac:	b.ne	40cfdc <ferror@plt+0xba0c>  // b.any
  40ccb0:	ldr	x0, [sp, #328]
  40ccb4:	add	x0, x0, #0x1
  40ccb8:	str	x0, [sp, #328]
  40ccbc:	ldr	x1, [sp, #328]
  40ccc0:	ldr	x0, [sp, #304]
  40ccc4:	cmp	x1, x0
  40ccc8:	b.cs	40ccf8 <ferror@plt+0xb728>  // b.hs, b.nlast
  40cccc:	ldr	x1, [sp, #32]
  40ccd0:	ldr	x0, [sp, #328]
  40ccd4:	add	x0, x1, x0
  40ccd8:	ldrb	w0, [x0]
  40ccdc:	strb	w0, [sp, #319]
  40cce0:	ldrb	w0, [sp, #319]
  40cce4:	cmp	w0, #0x0
  40cce8:	b.eq	40ccf8 <ferror@plt+0xb728>  // b.none
  40ccec:	ldrb	w0, [sp, #319]
  40ccf0:	cmp	w0, #0x2e
  40ccf4:	b.ne	40cc4c <ferror@plt+0xb67c>  // b.any
  40ccf8:	ldr	x1, [sp, #328]
  40ccfc:	ldr	x0, [sp, #304]
  40cd00:	cmp	x1, x0
  40cd04:	b.ne	40cd28 <ferror@plt+0xb758>  // b.any
  40cd08:	ldr	x1, [sp, #32]
  40cd0c:	ldr	x0, [sp, #328]
  40cd10:	add	x0, x1, x0
  40cd14:	ldrb	w0, [x0]
  40cd18:	strb	w0, [sp, #319]
  40cd1c:	ldrb	w0, [sp, #319]
  40cd20:	cmp	w0, #0x0
  40cd24:	b.eq	40cfe4 <ferror@plt+0xba14>  // b.none
  40cd28:	add	x0, sp, #0x90
  40cd2c:	mov	x1, #0x21                  	// #33
  40cd30:	bl	40e424 <ferror@plt+0xce54>
  40cd34:	add	x0, sp, #0x60
  40cd38:	mov	x1, #0x2                   	// #2
  40cd3c:	bl	40e424 <ferror@plt+0xce54>
  40cd40:	add	x0, sp, #0x30
  40cd44:	mov	x1, #0x2                   	// #2
  40cd48:	bl	40e424 <ferror@plt+0xce54>
  40cd4c:	add	x0, sp, #0xc0
  40cd50:	bl	407e4c <ferror@plt+0x687c>
  40cd54:	add	x0, sp, #0xc0
  40cd58:	str	x0, [sp, #352]
  40cd5c:	add	x0, sp, #0x90
  40cd60:	str	x0, [sp, #344]
  40cd64:	ldr	x0, [sp, #328]
  40cd68:	add	x0, x0, #0x1
  40cd6c:	str	x0, [sp, #328]
  40cd70:	str	xzr, [sp, #320]
  40cd74:	b	40ce54 <ferror@plt+0xb884>
  40cd78:	ldr	x1, [sp, #24]
  40cd7c:	ldrb	w0, [sp, #319]
  40cd80:	bl	40c6c8 <ferror@plt+0xb0f8>
  40cd84:	str	x0, [sp, #296]
  40cd88:	add	x1, sp, #0x30
  40cd8c:	add	x0, sp, #0x60
  40cd90:	mov	x2, x1
  40cd94:	ldr	x1, [sp, #24]
  40cd98:	bl	408488 <ferror@plt+0x6eb8>
  40cd9c:	str	w0, [sp, #364]
  40cda0:	ldr	w0, [sp, #364]
  40cda4:	cmp	w0, #0x0
  40cda8:	b.ne	40cf94 <ferror@plt+0xb9c4>  // b.any
  40cdac:	add	x0, sp, #0xf0
  40cdb0:	ldr	x1, [sp, #296]
  40cdb4:	bl	40e94c <ferror@plt+0xd37c>
  40cdb8:	add	x2, sp, #0x60
  40cdbc:	add	x1, sp, #0xf0
  40cdc0:	add	x0, sp, #0x30
  40cdc4:	mov	x3, #0x0                   	// #0
  40cdc8:	bl	40ec00 <ferror@plt+0xd630>
  40cdcc:	str	w0, [sp, #364]
  40cdd0:	ldr	w0, [sp, #364]
  40cdd4:	cmp	w0, #0x0
  40cdd8:	b.ne	40cf9c <ferror@plt+0xb9cc>  // b.any
  40cddc:	ldr	x2, [sp, #344]
  40cde0:	ldr	x1, [sp, #24]
  40cde4:	ldr	x0, [sp, #352]
  40cde8:	bl	408488 <ferror@plt+0x6eb8>
  40cdec:	str	w0, [sp, #364]
  40cdf0:	ldr	w0, [sp, #364]
  40cdf4:	cmp	w0, #0x0
  40cdf8:	b.ne	40cfa4 <ferror@plt+0xb9d4>  // b.any
  40cdfc:	ldr	x0, [sp, #344]
  40ce00:	ldr	x1, [x0, #24]
  40ce04:	ldr	x0, [sp, #344]
  40ce08:	ldr	x0, [x0, #8]
  40ce0c:	cmp	x1, x0
  40ce10:	b.cs	40ce24 <ferror@plt+0xb854>  // b.hs, b.nlast
  40ce14:	ldr	x0, [sp, #344]
  40ce18:	ldr	x1, [x0, #8]
  40ce1c:	ldr	x0, [sp, #344]
  40ce20:	str	x1, [x0, #24]
  40ce24:	ldr	x0, [sp, #352]
  40ce28:	str	x0, [sp, #288]
  40ce2c:	ldr	x0, [sp, #344]
  40ce30:	str	x0, [sp, #352]
  40ce34:	ldr	x0, [sp, #288]
  40ce38:	str	x0, [sp, #344]
  40ce3c:	ldr	x0, [sp, #328]
  40ce40:	add	x0, x0, #0x1
  40ce44:	str	x0, [sp, #328]
  40ce48:	ldr	x0, [sp, #320]
  40ce4c:	add	x0, x0, #0x1
  40ce50:	str	x0, [sp, #320]
  40ce54:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40ce58:	add	x0, x0, #0x250
  40ce5c:	ldr	x0, [x0]
  40ce60:	ldr	w1, [x0, #1128]
  40ce64:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40ce68:	add	x0, x0, #0x250
  40ce6c:	ldr	x0, [x0]
  40ce70:	ldr	w0, [x0, #1132]
  40ce74:	cmp	w1, w0
  40ce78:	b.ne	40ceac <ferror@plt+0xb8dc>  // b.any
  40ce7c:	ldr	x1, [sp, #328]
  40ce80:	ldr	x0, [sp, #304]
  40ce84:	cmp	x1, x0
  40ce88:	b.cs	40ceac <ferror@plt+0xb8dc>  // b.hs, b.nlast
  40ce8c:	ldr	x1, [sp, #32]
  40ce90:	ldr	x0, [sp, #328]
  40ce94:	add	x0, x1, x0
  40ce98:	ldrb	w0, [x0]
  40ce9c:	strb	w0, [sp, #319]
  40cea0:	ldrb	w0, [sp, #319]
  40cea4:	cmp	w0, #0x0
  40cea8:	b.ne	40cd78 <ferror@plt+0xb7a8>  // b.any
  40ceac:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40ceb0:	add	x0, x0, #0x250
  40ceb4:	ldr	x0, [x0]
  40ceb8:	ldr	w1, [x0, #1128]
  40cebc:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40cec0:	add	x0, x0, #0x250
  40cec4:	ldr	x0, [x0]
  40cec8:	ldr	w0, [x0, #1132]
  40cecc:	cmp	w1, w0
  40ced0:	b.eq	40cee0 <ferror@plt+0xb910>  // b.none
  40ced4:	mov	w0, #0x8                   	// #8
  40ced8:	str	w0, [sp, #364]
  40cedc:	b	40cfb8 <ferror@plt+0xb9e8>
  40cee0:	ldr	x0, [sp, #320]
  40cee4:	lsl	x2, x0, #1
  40cee8:	add	x1, sp, #0x30
  40ceec:	add	x0, sp, #0x60
  40cef0:	mov	x3, x2
  40cef4:	mov	x2, x1
  40cef8:	ldr	x1, [sp, #352]
  40cefc:	bl	40ecf0 <ferror@plt+0xd720>
  40cf00:	str	w0, [sp, #364]
  40cf04:	ldr	w0, [sp, #364]
  40cf08:	cmp	w0, #0x0
  40cf0c:	b.ne	40cfac <ferror@plt+0xb9dc>  // b.any
  40cf10:	add	x0, sp, #0x30
  40cf14:	ldr	x1, [sp, #320]
  40cf18:	bl	408c90 <ferror@plt+0x76c0>
  40cf1c:	add	x0, sp, #0x30
  40cf20:	ldr	x3, [sp, #320]
  40cf24:	ldr	x2, [sp, #40]
  40cf28:	mov	x1, x0
  40cf2c:	ldr	x0, [sp, #40]
  40cf30:	bl	40ec00 <ferror@plt+0xd630>
  40cf34:	str	w0, [sp, #364]
  40cf38:	ldr	w0, [sp, #364]
  40cf3c:	cmp	w0, #0x0
  40cf40:	b.ne	40cfb4 <ferror@plt+0xb9e4>  // b.any
  40cf44:	ldr	x0, [sp, #40]
  40cf48:	ldr	x0, [x0, #24]
  40cf4c:	cmp	x0, #0x0
  40cf50:	b.eq	40cf88 <ferror@plt+0xb9b8>  // b.none
  40cf54:	ldr	x0, [sp, #40]
  40cf58:	ldr	x0, [x0, #16]
  40cf5c:	ldr	x1, [sp, #320]
  40cf60:	cmp	x1, x0
  40cf64:	b.ls	40cfb8 <ferror@plt+0xb9e8>  // b.plast
  40cf68:	ldr	x0, [sp, #40]
  40cf6c:	ldr	x0, [x0, #16]
  40cf70:	ldr	x1, [sp, #320]
  40cf74:	sub	x0, x1, x0
  40cf78:	mov	x1, x0
  40cf7c:	ldr	x0, [sp, #40]
  40cf80:	bl	408e68 <ferror@plt+0x7898>
  40cf84:	b	40cfb8 <ferror@plt+0xb9e8>
  40cf88:	ldr	x0, [sp, #40]
  40cf8c:	bl	407e28 <ferror@plt+0x6858>
  40cf90:	b	40cfb8 <ferror@plt+0xb9e8>
  40cf94:	nop
  40cf98:	b	40cfb8 <ferror@plt+0xb9e8>
  40cf9c:	nop
  40cfa0:	b	40cfb8 <ferror@plt+0xb9e8>
  40cfa4:	nop
  40cfa8:	b	40cfb8 <ferror@plt+0xb9e8>
  40cfac:	nop
  40cfb0:	b	40cfb8 <ferror@plt+0xb9e8>
  40cfb4:	nop
  40cfb8:	add	x0, sp, #0x30
  40cfbc:	bl	40e474 <ferror@plt+0xcea4>
  40cfc0:	add	x0, sp, #0x60
  40cfc4:	bl	40e474 <ferror@plt+0xcea4>
  40cfc8:	add	x0, sp, #0x90
  40cfcc:	bl	40e474 <ferror@plt+0xcea4>
  40cfd0:	b	40cfe8 <ferror@plt+0xba18>
  40cfd4:	nop
  40cfd8:	b	40cfe8 <ferror@plt+0xba18>
  40cfdc:	nop
  40cfe0:	b	40cfe8 <ferror@plt+0xba18>
  40cfe4:	nop
  40cfe8:	add	x0, sp, #0xc0
  40cfec:	bl	40e474 <ferror@plt+0xcea4>
  40cff0:	add	x0, sp, #0xf0
  40cff4:	bl	40e474 <ferror@plt+0xcea4>
  40cff8:	ldr	w0, [sp, #364]
  40cffc:	ldp	x29, x30, [sp], #368
  40d000:	ret
  40d004:	stp	x29, x30, [sp, #-16]!
  40d008:	mov	x29, sp
  40d00c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40d010:	add	x0, x0, #0x250
  40d014:	ldr	x0, [x0]
  40d018:	ldr	x1, [x0, #1104]
  40d01c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40d020:	add	x0, x0, #0x250
  40d024:	ldr	x0, [x0]
  40d028:	ldrh	w0, [x0, #1142]
  40d02c:	sub	w0, w0, #0x1
  40d030:	sxtw	x0, w0
  40d034:	cmp	x1, x0
  40d038:	b.cc	40d04c <ferror@plt+0xba7c>  // b.lo, b.ul, b.last
  40d03c:	mov	w0, #0x5c                  	// #92
  40d040:	bl	411288 <ferror@plt+0xfcb8>
  40d044:	mov	w0, #0xa                   	// #10
  40d048:	bl	411288 <ferror@plt+0xfcb8>
  40d04c:	nop
  40d050:	ldp	x29, x30, [sp], #16
  40d054:	ret
  40d058:	stp	x29, x30, [sp, #-32]!
  40d05c:	mov	x29, sp
  40d060:	str	w0, [sp, #28]
  40d064:	ldr	w0, [sp, #28]
  40d068:	cmp	w0, #0xa
  40d06c:	b.eq	40d074 <ferror@plt+0xbaa4>  // b.none
  40d070:	bl	40d004 <ferror@plt+0xba34>
  40d074:	ldr	w0, [sp, #28]
  40d078:	bl	411288 <ferror@plt+0xfcb8>
  40d07c:	nop
  40d080:	ldp	x29, x30, [sp], #32
  40d084:	ret
  40d088:	stp	x29, x30, [sp, #-48]!
  40d08c:	mov	x29, sp
  40d090:	str	x0, [sp, #40]
  40d094:	str	x1, [sp, #32]
  40d098:	strb	w2, [sp, #31]
  40d09c:	ldr	x0, [sp, #40]
  40d0a0:	and	w0, w0, #0xff
  40d0a4:	bl	411288 <ferror@plt+0xfcb8>
  40d0a8:	nop
  40d0ac:	ldp	x29, x30, [sp], #48
  40d0b0:	ret
  40d0b4:	stp	x29, x30, [sp, #-80]!
  40d0b8:	mov	x29, sp
  40d0bc:	str	x0, [sp, #40]
  40d0c0:	str	x1, [sp, #32]
  40d0c4:	strb	w2, [sp, #31]
  40d0c8:	ldrb	w0, [sp, #31]
  40d0cc:	cmp	w0, #0x0
  40d0d0:	b.eq	40d0dc <ferror@plt+0xbb0c>  // b.none
  40d0d4:	mov	w0, #0x2e                  	// #46
  40d0d8:	b	40d0e0 <ferror@plt+0xbb10>
  40d0dc:	mov	w0, #0x20                  	// #32
  40d0e0:	bl	40d058 <ferror@plt+0xba88>
  40d0e4:	str	xzr, [sp, #72]
  40d0e8:	mov	x0, #0x1                   	// #1
  40d0ec:	str	x0, [sp, #64]
  40d0f0:	b	40d118 <ferror@plt+0xbb48>
  40d0f4:	ldr	x0, [sp, #72]
  40d0f8:	add	x0, x0, #0x1
  40d0fc:	str	x0, [sp, #72]
  40d100:	ldr	x1, [sp, #64]
  40d104:	mov	x0, x1
  40d108:	lsl	x0, x0, #2
  40d10c:	add	x0, x0, x1
  40d110:	lsl	x0, x0, #1
  40d114:	str	x0, [sp, #64]
  40d118:	ldr	x0, [sp, #32]
  40d11c:	sub	x0, x0, #0x1
  40d120:	ldr	x1, [sp, #72]
  40d124:	cmp	x1, x0
  40d128:	b.cc	40d0f4 <ferror@plt+0xbb24>  // b.lo, b.ul, b.last
  40d12c:	str	xzr, [sp, #72]
  40d130:	b	40d190 <ferror@plt+0xbbc0>
  40d134:	ldr	x1, [sp, #40]
  40d138:	ldr	x0, [sp, #64]
  40d13c:	udiv	x0, x1, x0
  40d140:	str	x0, [sp, #56]
  40d144:	ldr	x1, [sp, #56]
  40d148:	ldr	x0, [sp, #64]
  40d14c:	mul	x0, x1, x0
  40d150:	ldr	x1, [sp, #40]
  40d154:	sub	x0, x1, x0
  40d158:	str	x0, [sp, #40]
  40d15c:	ldr	x0, [sp, #56]
  40d160:	and	w0, w0, #0xff
  40d164:	add	w0, w0, #0x30
  40d168:	bl	40d058 <ferror@plt+0xba88>
  40d16c:	ldr	x1, [sp, #64]
  40d170:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40d174:	movk	x0, #0xcccd
  40d178:	umulh	x0, x1, x0
  40d17c:	lsr	x0, x0, #3
  40d180:	str	x0, [sp, #64]
  40d184:	ldr	x0, [sp, #72]
  40d188:	add	x0, x0, #0x1
  40d18c:	str	x0, [sp, #72]
  40d190:	ldr	x1, [sp, #72]
  40d194:	ldr	x0, [sp, #32]
  40d198:	cmp	x1, x0
  40d19c:	b.cc	40d134 <ferror@plt+0xbb64>  // b.lo, b.ul, b.last
  40d1a0:	nop
  40d1a4:	nop
  40d1a8:	ldp	x29, x30, [sp], #80
  40d1ac:	ret
  40d1b0:	stp	x29, x30, [sp, #-48]!
  40d1b4:	mov	x29, sp
  40d1b8:	str	x0, [sp, #40]
  40d1bc:	str	x1, [sp, #32]
  40d1c0:	strb	w2, [sp, #31]
  40d1c4:	ldrb	w0, [sp, #31]
  40d1c8:	cmp	w0, #0x0
  40d1cc:	b.eq	40d1d8 <ferror@plt+0xbc08>  // b.none
  40d1d0:	mov	w0, #0x2e                  	// #46
  40d1d4:	bl	40d058 <ferror@plt+0xba88>
  40d1d8:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  40d1dc:	add	x1, x0, #0x2b8
  40d1e0:	ldr	x0, [sp, #40]
  40d1e4:	add	x0, x1, x0
  40d1e8:	ldrb	w0, [x0]
  40d1ec:	bl	40d058 <ferror@plt+0xba88>
  40d1f0:	nop
  40d1f4:	ldp	x29, x30, [sp], #48
  40d1f8:	ret
  40d1fc:	stp	x29, x30, [sp, #-160]!
  40d200:	mov	x29, sp
  40d204:	str	x0, [sp, #24]
  40d208:	ldr	x0, [sp, #24]
  40d20c:	ldr	x0, [x0, #8]
  40d210:	str	x0, [sp, #128]
  40d214:	mov	w0, #0x1                   	// #1
  40d218:	strb	w0, [sp, #143]
  40d21c:	ldr	x0, [sp, #24]
  40d220:	ldrb	w0, [x0, #40]
  40d224:	cmp	w0, #0x0
  40d228:	b.eq	40d234 <ferror@plt+0xbc64>  // b.none
  40d22c:	mov	w0, #0x2d                  	// #45
  40d230:	bl	40d058 <ferror@plt+0xba88>
  40d234:	ldr	x0, [sp, #24]
  40d238:	ldr	x0, [x0, #24]
  40d23c:	sub	x0, x0, #0x1
  40d240:	str	x0, [sp, #152]
  40d244:	b	40d47c <ferror@plt+0xbeac>
  40d248:	ldr	x0, [sp, #24]
  40d24c:	ldr	x1, [x0]
  40d250:	ldr	x0, [sp, #152]
  40d254:	lsl	x0, x0, #2
  40d258:	add	x0, x1, x0
  40d25c:	ldr	w0, [x0]
  40d260:	str	w0, [sp, #136]
  40d264:	ldr	x0, [sp, #128]
  40d268:	sub	x0, x0, #0x1
  40d26c:	ldr	x1, [sp, #152]
  40d270:	cmp	x1, x0
  40d274:	cset	w0, eq  // eq = none
  40d278:	strb	w0, [sp, #127]
  40d27c:	ldrb	w0, [sp, #143]
  40d280:	ldrb	w1, [sp, #127]
  40d284:	eor	w1, w1, #0x1
  40d288:	and	w1, w1, #0xff
  40d28c:	and	w0, w0, w1
  40d290:	cmp	w0, #0x0
  40d294:	cset	w0, ne  // ne = any
  40d298:	strb	w0, [sp, #143]
  40d29c:	ldr	x0, [sp, #24]
  40d2a0:	ldr	x1, [x0, #16]
  40d2a4:	mov	x0, #0xe38f                	// #58255
  40d2a8:	movk	x0, #0x8e38, lsl #16
  40d2ac:	movk	x0, #0x38e3, lsl #32
  40d2b0:	movk	x0, #0xe38e, lsl #48
  40d2b4:	umulh	x0, x1, x0
  40d2b8:	lsr	x2, x0, #3
  40d2bc:	mov	x0, x2
  40d2c0:	lsl	x0, x0, #3
  40d2c4:	add	x0, x0, x2
  40d2c8:	sub	x0, x1, x0
  40d2cc:	str	x0, [sp, #112]
  40d2d0:	ldr	x0, [sp, #152]
  40d2d4:	cmp	x0, #0x0
  40d2d8:	b.ne	40d2f8 <ferror@plt+0xbd28>  // b.any
  40d2dc:	ldr	x0, [sp, #112]
  40d2e0:	cmp	x0, #0x0
  40d2e4:	b.eq	40d2f8 <ferror@plt+0xbd28>  // b.none
  40d2e8:	mov	x1, #0x9                   	// #9
  40d2ec:	ldr	x0, [sp, #112]
  40d2f0:	sub	x0, x1, x0
  40d2f4:	b	40d2fc <ferror@plt+0xbd2c>
  40d2f8:	mov	x0, #0x0                   	// #0
  40d2fc:	str	x0, [sp, #112]
  40d300:	add	x0, sp, #0x20
  40d304:	mov	x2, #0x48                  	// #72
  40d308:	mov	w1, #0x0                   	// #0
  40d30c:	bl	401390 <memset@plt>
  40d310:	str	xzr, [sp, #144]
  40d314:	b	40d390 <ferror@plt+0xbdc0>
  40d318:	ldr	w1, [sp, #136]
  40d31c:	mov	w0, #0x6667                	// #26215
  40d320:	movk	w0, #0x6666, lsl #16
  40d324:	smull	x0, w1, w0
  40d328:	lsr	x0, x0, #32
  40d32c:	asr	w2, w0, #2
  40d330:	asr	w0, w1, #31
  40d334:	sub	w2, w2, w0
  40d338:	mov	w0, w2
  40d33c:	lsl	w0, w0, #2
  40d340:	add	w0, w0, w2
  40d344:	lsl	w0, w0, #1
  40d348:	sub	w2, w1, w0
  40d34c:	sxtw	x2, w2
  40d350:	ldr	x0, [sp, #144]
  40d354:	lsl	x0, x0, #3
  40d358:	add	x1, sp, #0x20
  40d35c:	str	x2, [x1, x0]
  40d360:	ldr	w0, [sp, #136]
  40d364:	mov	w1, #0x6667                	// #26215
  40d368:	movk	w1, #0x6666, lsl #16
  40d36c:	smull	x1, w0, w1
  40d370:	lsr	x1, x1, #32
  40d374:	asr	w1, w1, #2
  40d378:	asr	w0, w0, #31
  40d37c:	sub	w0, w1, w0
  40d380:	str	w0, [sp, #136]
  40d384:	ldr	x0, [sp, #144]
  40d388:	add	x0, x0, #0x1
  40d38c:	str	x0, [sp, #144]
  40d390:	ldr	w0, [sp, #136]
  40d394:	cmp	w0, #0x0
  40d398:	b.eq	40d3a8 <ferror@plt+0xbdd8>  // b.none
  40d39c:	ldr	x0, [sp, #144]
  40d3a0:	cmp	x0, #0x8
  40d3a4:	b.ls	40d318 <ferror@plt+0xbd48>  // b.plast
  40d3a8:	mov	x0, #0x8                   	// #8
  40d3ac:	str	x0, [sp, #144]
  40d3b0:	b	40d454 <ferror@plt+0xbe84>
  40d3b4:	ldrb	w0, [sp, #127]
  40d3b8:	ldr	x1, [sp, #144]
  40d3bc:	cmp	x1, #0x8
  40d3c0:	cset	w1, eq  // eq = none
  40d3c4:	and	w1, w1, #0xff
  40d3c8:	and	w0, w0, w1
  40d3cc:	cmp	w0, #0x0
  40d3d0:	cset	w0, ne  // ne = any
  40d3d4:	strb	w0, [sp, #111]
  40d3d8:	ldrb	w0, [sp, #143]
  40d3dc:	cmp	w0, #0x0
  40d3e0:	b.eq	40d404 <ferror@plt+0xbe34>  // b.none
  40d3e4:	ldr	x0, [sp, #144]
  40d3e8:	lsl	x0, x0, #3
  40d3ec:	add	x1, sp, #0x20
  40d3f0:	ldr	x0, [x1, x0]
  40d3f4:	cmp	x0, #0x0
  40d3f8:	b.ne	40d404 <ferror@plt+0xbe34>  // b.any
  40d3fc:	mov	w0, #0x1                   	// #1
  40d400:	b	40d408 <ferror@plt+0xbe38>
  40d404:	mov	w0, #0x0                   	// #0
  40d408:	strb	w0, [sp, #143]
  40d40c:	ldrb	w0, [sp, #143]
  40d410:	and	w0, w0, #0x1
  40d414:	strb	w0, [sp, #143]
  40d418:	ldrb	w0, [sp, #143]
  40d41c:	eor	w0, w0, #0x1
  40d420:	and	w0, w0, #0xff
  40d424:	cmp	w0, #0x0
  40d428:	b.eq	40d448 <ferror@plt+0xbe78>  // b.none
  40d42c:	ldr	x0, [sp, #144]
  40d430:	lsl	x0, x0, #3
  40d434:	add	x1, sp, #0x20
  40d438:	ldr	x0, [x1, x0]
  40d43c:	ldrb	w2, [sp, #111]
  40d440:	mov	x1, #0x1                   	// #1
  40d444:	bl	40d1b0 <ferror@plt+0xbbe0>
  40d448:	ldr	x0, [sp, #144]
  40d44c:	sub	x0, x0, #0x1
  40d450:	str	x0, [sp, #144]
  40d454:	ldr	x0, [sp, #144]
  40d458:	cmp	x0, #0x8
  40d45c:	b.hi	40d470 <ferror@plt+0xbea0>  // b.pmore
  40d460:	ldr	x1, [sp, #144]
  40d464:	ldr	x0, [sp, #112]
  40d468:	cmp	x1, x0
  40d46c:	b.cs	40d3b4 <ferror@plt+0xbde4>  // b.hs, b.nlast
  40d470:	ldr	x0, [sp, #152]
  40d474:	sub	x0, x0, #0x1
  40d478:	str	x0, [sp, #152]
  40d47c:	ldr	x0, [sp, #24]
  40d480:	ldr	x0, [x0, #24]
  40d484:	ldr	x1, [sp, #152]
  40d488:	cmp	x1, x0
  40d48c:	b.cc	40d248 <ferror@plt+0xbc78>  // b.lo, b.ul, b.last
  40d490:	nop
  40d494:	nop
  40d498:	ldp	x29, x30, [sp], #160
  40d49c:	ret
  40d4a0:	stp	x29, x30, [sp, #-304]!
  40d4a4:	mov	x29, sp
  40d4a8:	str	x0, [sp, #24]
  40d4ac:	strb	w1, [sp, #23]
  40d4b0:	str	wzr, [sp, #284]
  40d4b4:	ldr	x0, [sp, #24]
  40d4b8:	ldr	x1, [x0, #24]
  40d4bc:	ldr	x0, [sp, #24]
  40d4c0:	ldr	x0, [x0, #8]
  40d4c4:	cmp	x1, x0
  40d4c8:	cset	w0, ls  // ls = plast
  40d4cc:	strb	w0, [sp, #283]
  40d4d0:	add	x0, sp, #0xd8
  40d4d4:	ldr	x1, [sp, #24]
  40d4d8:	bl	40e544 <ferror@plt+0xcf74>
  40d4dc:	ldrb	w0, [sp, #283]
  40d4e0:	cmp	w0, #0x0
  40d4e4:	b.eq	40d60c <ferror@plt+0xc03c>  // b.none
  40d4e8:	ldr	x0, [sp, #24]
  40d4ec:	bl	40802c <ferror@plt+0x6a5c>
  40d4f0:	sub	x0, x0, #0x1
  40d4f4:	str	x0, [sp, #264]
  40d4f8:	mov	x0, #0x1                   	// #1
  40d4fc:	str	x0, [sp, #296]
  40d500:	mov	x0, #0x8                   	// #8
  40d504:	str	x0, [sp, #288]
  40d508:	b	40d558 <ferror@plt+0xbf88>
  40d50c:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  40d510:	add	x0, x0, #0x2d0
  40d514:	ldr	x1, [sp, #288]
  40d518:	ldr	x1, [x0, x1, lsl #3]
  40d51c:	ldr	x0, [sp, #24]
  40d520:	ldr	x2, [x0]
  40d524:	ldr	x0, [sp, #264]
  40d528:	lsl	x0, x0, #2
  40d52c:	add	x0, x2, x0
  40d530:	ldr	w0, [x0]
  40d534:	sxtw	x0, w0
  40d538:	cmp	x1, x0
  40d53c:	b.ls	40d568 <ferror@plt+0xbf98>  // b.plast
  40d540:	ldr	x0, [sp, #296]
  40d544:	add	x0, x0, #0x1
  40d548:	str	x0, [sp, #296]
  40d54c:	ldr	x0, [sp, #288]
  40d550:	sub	x0, x0, #0x1
  40d554:	str	x0, [sp, #288]
  40d558:	ldr	x0, [sp, #288]
  40d55c:	cmp	x0, #0x8
  40d560:	b.ls	40d50c <ferror@plt+0xbf3c>  // b.plast
  40d564:	b	40d56c <ferror@plt+0xbf9c>
  40d568:	nop
  40d56c:	ldr	x0, [sp, #24]
  40d570:	ldr	x1, [x0, #8]
  40d574:	ldr	x0, [sp, #264]
  40d578:	sub	x1, x1, x0
  40d57c:	mov	x0, x1
  40d580:	lsl	x0, x0, #3
  40d584:	add	x1, x0, x1
  40d588:	ldr	x0, [sp, #296]
  40d58c:	add	x0, x1, x0
  40d590:	sub	x0, x0, #0x9
  40d594:	str	x0, [sp, #296]
  40d598:	ldr	x1, [sp, #296]
  40d59c:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  40d5a0:	movk	x0, #0xaaab
  40d5a4:	umulh	x0, x1, x0
  40d5a8:	lsr	x2, x0, #1
  40d5ac:	mov	x0, x2
  40d5b0:	lsl	x0, x0, #1
  40d5b4:	add	x0, x0, x2
  40d5b8:	sub	x0, x1, x0
  40d5bc:	str	x0, [sp, #272]
  40d5c0:	ldrb	w0, [sp, #23]
  40d5c4:	cmp	w0, #0x0
  40d5c8:	b.eq	40d5ec <ferror@plt+0xc01c>  // b.none
  40d5cc:	ldr	x0, [sp, #272]
  40d5d0:	cmp	x0, #0x0
  40d5d4:	b.eq	40d5ec <ferror@plt+0xc01c>  // b.none
  40d5d8:	ldr	x1, [sp, #296]
  40d5dc:	ldr	x0, [sp, #272]
  40d5e0:	sub	x0, x1, x0
  40d5e4:	add	x0, x0, #0x3
  40d5e8:	str	x0, [sp, #296]
  40d5ec:	add	x0, sp, #0xd8
  40d5f0:	ldr	x1, [sp, #296]
  40d5f4:	bl	4093e8 <ferror@plt+0x7e18>
  40d5f8:	str	w0, [sp, #284]
  40d5fc:	ldr	w0, [sp, #284]
  40d600:	cmp	w0, #0x0
  40d604:	b.eq	40d688 <ferror@plt+0xc0b8>  // b.none
  40d608:	b	40d6f8 <ferror@plt+0xc128>
  40d60c:	ldr	x0, [sp, #24]
  40d610:	bl	407fbc <ferror@plt+0x69ec>
  40d614:	sub	x0, x0, #0x1
  40d618:	str	x0, [sp, #296]
  40d61c:	ldr	x1, [sp, #296]
  40d620:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  40d624:	movk	x0, #0xaaab
  40d628:	umulh	x0, x1, x0
  40d62c:	lsr	x2, x0, #1
  40d630:	mov	x0, x2
  40d634:	lsl	x0, x0, #1
  40d638:	add	x0, x0, x2
  40d63c:	sub	x0, x1, x0
  40d640:	str	x0, [sp, #272]
  40d644:	ldrb	w0, [sp, #23]
  40d648:	cmp	w0, #0x0
  40d64c:	b.eq	40d66c <ferror@plt+0xc09c>  // b.none
  40d650:	ldr	x0, [sp, #272]
  40d654:	cmp	x0, #0x0
  40d658:	b.eq	40d66c <ferror@plt+0xc09c>  // b.none
  40d65c:	ldr	x1, [sp, #296]
  40d660:	ldr	x0, [sp, #272]
  40d664:	sub	x0, x1, x0
  40d668:	str	x0, [sp, #296]
  40d66c:	add	x0, sp, #0xd8
  40d670:	ldr	x1, [sp, #296]
  40d674:	bl	4097a4 <ferror@plt+0x81d4>
  40d678:	str	w0, [sp, #284]
  40d67c:	ldr	w0, [sp, #284]
  40d680:	cmp	w0, #0x0
  40d684:	b.ne	40d6f4 <ferror@plt+0xc124>  // b.any
  40d688:	add	x0, sp, #0xd8
  40d68c:	bl	40d1fc <ferror@plt+0xbc2c>
  40d690:	mov	w0, #0x65                  	// #101
  40d694:	bl	40d058 <ferror@plt+0xba88>
  40d698:	ldr	x0, [sp, #296]
  40d69c:	cmp	x0, #0x0
  40d6a0:	b.ne	40d6b8 <ferror@plt+0xc0e8>  // b.any
  40d6a4:	mov	w2, #0x0                   	// #0
  40d6a8:	mov	x1, #0x1                   	// #1
  40d6ac:	mov	x0, #0x0                   	// #0
  40d6b0:	bl	40d1b0 <ferror@plt+0xbbe0>
  40d6b4:	b	40d6f8 <ferror@plt+0xc128>
  40d6b8:	ldrb	w0, [sp, #283]
  40d6bc:	cmp	w0, #0x0
  40d6c0:	b.eq	40d6cc <ferror@plt+0xc0fc>  // b.none
  40d6c4:	mov	w0, #0x2d                  	// #45
  40d6c8:	bl	40d058 <ferror@plt+0xba88>
  40d6cc:	add	x1, sp, #0x20
  40d6d0:	add	x0, sp, #0xa8
  40d6d4:	mov	x2, #0x21                  	// #33
  40d6d8:	bl	40e3e4 <ferror@plt+0xce14>
  40d6dc:	add	x0, sp, #0xa8
  40d6e0:	ldr	x1, [sp, #296]
  40d6e4:	bl	40e94c <ferror@plt+0xd37c>
  40d6e8:	add	x0, sp, #0xa8
  40d6ec:	bl	40d1fc <ferror@plt+0xbc2c>
  40d6f0:	b	40d6f8 <ferror@plt+0xc128>
  40d6f4:	nop
  40d6f8:	add	x0, sp, #0xd8
  40d6fc:	bl	40e474 <ferror@plt+0xcea4>
  40d700:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40d704:	add	x0, x0, #0x250
  40d708:	ldr	x0, [x0]
  40d70c:	ldr	w1, [x0, #1128]
  40d710:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40d714:	add	x0, x0, #0x250
  40d718:	ldr	x0, [x0]
  40d71c:	ldr	w0, [x0, #1132]
  40d720:	cmp	w1, w0
  40d724:	b.eq	40d730 <ferror@plt+0xc160>  // b.none
  40d728:	mov	w0, #0x8                   	// #8
  40d72c:	b	40d734 <ferror@plt+0xc164>
  40d730:	mov	w0, #0x0                   	// #0
  40d734:	ldp	x29, x30, [sp], #304
  40d738:	ret
  40d73c:	stp	x29, x30, [sp, #-80]!
  40d740:	mov	x29, sp
  40d744:	str	x0, [sp, #40]
  40d748:	str	x1, [sp, #32]
  40d74c:	str	x2, [sp, #24]
  40d750:	str	x3, [sp, #16]
  40d754:	ldr	x0, [sp, #40]
  40d758:	ldr	x1, [x0, #24]
  40d75c:	ldr	x0, [sp, #16]
  40d760:	sub	x0, x1, x0
  40d764:	str	x0, [sp, #64]
  40d768:	ldr	x0, [sp, #40]
  40d76c:	ldr	x1, [x0]
  40d770:	ldr	x0, [sp, #16]
  40d774:	lsl	x0, x0, #2
  40d778:	add	x0, x1, x0
  40d77c:	str	x0, [sp, #48]
  40d780:	ldr	x0, [sp, #64]
  40d784:	cmp	x0, #0x1
  40d788:	b.hi	40d794 <ferror@plt+0xc1c4>  // b.pmore
  40d78c:	mov	w0, #0x0                   	// #0
  40d790:	b	40da00 <ferror@plt+0xc430>
  40d794:	ldr	x0, [sp, #64]
  40d798:	sub	x0, x0, #0x1
  40d79c:	str	x0, [sp, #72]
  40d7a0:	b	40d984 <ferror@plt+0xc3b4>
  40d7a4:	ldr	x0, [sp, #72]
  40d7a8:	lsl	x0, x0, #2
  40d7ac:	ldr	x1, [sp, #48]
  40d7b0:	add	x0, x1, x0
  40d7b4:	ldr	w0, [x0]
  40d7b8:	sxtw	x1, w0
  40d7bc:	ldr	x0, [sp, #32]
  40d7c0:	mul	x1, x1, x0
  40d7c4:	ldr	x0, [sp, #72]
  40d7c8:	lsl	x0, x0, #2
  40d7cc:	sub	x0, x0, #0x4
  40d7d0:	ldr	x2, [sp, #48]
  40d7d4:	add	x0, x2, x0
  40d7d8:	ldr	w0, [x0]
  40d7dc:	sxtw	x0, w0
  40d7e0:	add	x0, x1, x0
  40d7e4:	str	x0, [sp, #56]
  40d7e8:	ldr	x0, [sp, #56]
  40d7ec:	ldr	x1, [sp, #24]
  40d7f0:	udiv	x2, x0, x1
  40d7f4:	ldr	x1, [sp, #24]
  40d7f8:	mul	x1, x2, x1
  40d7fc:	sub	x2, x0, x1
  40d800:	ldr	x0, [sp, #72]
  40d804:	lsl	x0, x0, #2
  40d808:	sub	x0, x0, #0x4
  40d80c:	ldr	x1, [sp, #48]
  40d810:	add	x0, x1, x0
  40d814:	mov	w1, w2
  40d818:	str	w1, [x0]
  40d81c:	ldr	x1, [sp, #56]
  40d820:	ldr	x0, [sp, #24]
  40d824:	udiv	x0, x1, x0
  40d828:	str	x0, [sp, #56]
  40d82c:	ldr	x0, [sp, #72]
  40d830:	lsl	x0, x0, #2
  40d834:	ldr	x1, [sp, #48]
  40d838:	add	x0, x1, x0
  40d83c:	ldr	w0, [x0]
  40d840:	sxtw	x0, w0
  40d844:	ldr	x1, [sp, #56]
  40d848:	add	x0, x1, x0
  40d84c:	str	x0, [sp, #56]
  40d850:	ldr	x1, [sp, #56]
  40d854:	mov	x0, #0xc9ff                	// #51711
  40d858:	movk	x0, #0x3b9a, lsl #16
  40d85c:	cmp	x1, x0
  40d860:	b.ls	40d960 <ferror@plt+0xc390>  // b.plast
  40d864:	ldr	x0, [sp, #64]
  40d868:	sub	x0, x0, #0x1
  40d86c:	ldr	x1, [sp, #72]
  40d870:	cmp	x1, x0
  40d874:	b.ne	40d8d0 <ferror@plt+0xc300>  // b.any
  40d878:	mov	x1, #0x1                   	// #1
  40d87c:	ldr	x0, [sp, #64]
  40d880:	bl	41103c <ferror@plt+0xfa6c>
  40d884:	str	x0, [sp, #64]
  40d888:	ldr	x1, [sp, #16]
  40d88c:	ldr	x0, [sp, #64]
  40d890:	bl	41103c <ferror@plt+0xfa6c>
  40d894:	mov	x1, x0
  40d898:	ldr	x0, [sp, #40]
  40d89c:	bl	407d68 <ferror@plt+0x6798>
  40d8a0:	ldr	x0, [sp, #40]
  40d8a4:	ldr	x1, [x0]
  40d8a8:	ldr	x0, [sp, #16]
  40d8ac:	lsl	x0, x0, #2
  40d8b0:	add	x0, x1, x0
  40d8b4:	str	x0, [sp, #48]
  40d8b8:	ldr	x0, [sp, #64]
  40d8bc:	lsl	x0, x0, #2
  40d8c0:	sub	x0, x0, #0x4
  40d8c4:	ldr	x1, [sp, #48]
  40d8c8:	add	x0, x1, x0
  40d8cc:	str	wzr, [x0]
  40d8d0:	ldr	x0, [sp, #72]
  40d8d4:	add	x0, x0, #0x1
  40d8d8:	lsl	x0, x0, #2
  40d8dc:	ldr	x1, [sp, #48]
  40d8e0:	add	x0, x1, x0
  40d8e4:	ldr	w0, [x0]
  40d8e8:	mov	w2, w0
  40d8ec:	ldr	x0, [sp, #56]
  40d8f0:	lsr	x1, x0, #9
  40d8f4:	mov	x0, #0x5a53                	// #23123
  40d8f8:	movk	x0, #0xa09b, lsl #16
  40d8fc:	movk	x0, #0xb82f, lsl #32
  40d900:	movk	x0, #0x44, lsl #48
  40d904:	umulh	x0, x1, x0
  40d908:	lsr	x0, x0, #11
  40d90c:	add	w2, w2, w0
  40d910:	ldr	x0, [sp, #72]
  40d914:	add	x0, x0, #0x1
  40d918:	lsl	x0, x0, #2
  40d91c:	ldr	x1, [sp, #48]
  40d920:	add	x0, x1, x0
  40d924:	mov	w1, w2
  40d928:	str	w1, [x0]
  40d92c:	ldr	x0, [sp, #56]
  40d930:	lsr	x2, x0, #9
  40d934:	mov	x1, #0x5a53                	// #23123
  40d938:	movk	x1, #0xa09b, lsl #16
  40d93c:	movk	x1, #0xb82f, lsl #32
  40d940:	movk	x1, #0x44, lsl #48
  40d944:	umulh	x1, x2, x1
  40d948:	lsr	x2, x1, #11
  40d94c:	mov	x1, #0xca00                	// #51712
  40d950:	movk	x1, #0x3b9a, lsl #16
  40d954:	mul	x1, x2, x1
  40d958:	sub	x0, x0, x1
  40d95c:	str	x0, [sp, #56]
  40d960:	ldr	x0, [sp, #72]
  40d964:	lsl	x0, x0, #2
  40d968:	ldr	x1, [sp, #48]
  40d96c:	add	x0, x1, x0
  40d970:	ldr	x1, [sp, #56]
  40d974:	str	w1, [x0]
  40d978:	ldr	x0, [sp, #72]
  40d97c:	sub	x0, x0, #0x1
  40d980:	str	x0, [sp, #72]
  40d984:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40d988:	add	x0, x0, #0x250
  40d98c:	ldr	x0, [x0]
  40d990:	ldr	w1, [x0, #1128]
  40d994:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40d998:	add	x0, x0, #0x250
  40d99c:	ldr	x0, [x0]
  40d9a0:	ldr	w0, [x0, #1132]
  40d9a4:	cmp	w1, w0
  40d9a8:	b.ne	40d9b8 <ferror@plt+0xc3e8>  // b.any
  40d9ac:	ldr	x0, [sp, #72]
  40d9b0:	cmp	x0, #0x0
  40d9b4:	b.ne	40d7a4 <ferror@plt+0xc1d4>  // b.any
  40d9b8:	ldr	x1, [sp, #64]
  40d9bc:	ldr	x0, [sp, #16]
  40d9c0:	add	x1, x1, x0
  40d9c4:	ldr	x0, [sp, #40]
  40d9c8:	str	x1, [x0, #24]
  40d9cc:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40d9d0:	add	x0, x0, #0x250
  40d9d4:	ldr	x0, [x0]
  40d9d8:	ldr	w1, [x0, #1128]
  40d9dc:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40d9e0:	add	x0, x0, #0x250
  40d9e4:	ldr	x0, [x0]
  40d9e8:	ldr	w0, [x0, #1132]
  40d9ec:	cmp	w1, w0
  40d9f0:	b.eq	40d9fc <ferror@plt+0xc42c>  // b.none
  40d9f4:	mov	w0, #0x8                   	// #8
  40d9f8:	b	40da00 <ferror@plt+0xc430>
  40d9fc:	mov	w0, #0x0                   	// #0
  40da00:	ldp	x29, x30, [sp], #80
  40da04:	ret
  40da08:	stp	x29, x30, [sp, #-64]!
  40da0c:	mov	x29, sp
  40da10:	str	x0, [sp, #40]
  40da14:	str	x1, [sp, #32]
  40da18:	str	x2, [sp, #24]
  40da1c:	str	wzr, [sp, #60]
  40da20:	str	xzr, [sp, #48]
  40da24:	b	40da4c <ferror@plt+0xc47c>
  40da28:	ldr	x3, [sp, #48]
  40da2c:	ldr	x2, [sp, #24]
  40da30:	ldr	x1, [sp, #32]
  40da34:	ldr	x0, [sp, #40]
  40da38:	bl	40d73c <ferror@plt+0xc16c>
  40da3c:	str	w0, [sp, #60]
  40da40:	ldr	x0, [sp, #48]
  40da44:	add	x0, x0, #0x1
  40da48:	str	x0, [sp, #48]
  40da4c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40da50:	add	x0, x0, #0x250
  40da54:	ldr	x0, [x0]
  40da58:	ldr	w1, [x0, #1128]
  40da5c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40da60:	add	x0, x0, #0x250
  40da64:	ldr	x0, [x0]
  40da68:	ldr	w0, [x0, #1132]
  40da6c:	cmp	w1, w0
  40da70:	b.ne	40da94 <ferror@plt+0xc4c4>  // b.any
  40da74:	ldr	w0, [sp, #60]
  40da78:	cmp	w0, #0x0
  40da7c:	b.ne	40da94 <ferror@plt+0xc4c4>  // b.any
  40da80:	ldr	x0, [sp, #40]
  40da84:	ldr	x0, [x0, #24]
  40da88:	ldr	x1, [sp, #48]
  40da8c:	cmp	x1, x0
  40da90:	b.cc	40da28 <ferror@plt+0xc458>  // b.lo, b.ul, b.last
  40da94:	ldr	w0, [sp, #60]
  40da98:	cmp	w0, #0x0
  40da9c:	b.eq	40daa8 <ferror@plt+0xc4d8>  // b.none
  40daa0:	ldr	w0, [sp, #60]
  40daa4:	b	40dc5c <ferror@plt+0xc68c>
  40daa8:	str	xzr, [sp, #48]
  40daac:	b	40dbe0 <ferror@plt+0xc610>
  40dab0:	ldr	x0, [sp, #40]
  40dab4:	ldr	x1, [x0]
  40dab8:	ldr	x0, [sp, #48]
  40dabc:	lsl	x0, x0, #2
  40dac0:	add	x0, x1, x0
  40dac4:	ldr	w0, [x0]
  40dac8:	ldr	x1, [sp, #24]
  40dacc:	cmp	w0, w1
  40dad0:	b.lt	40dbd4 <ferror@plt+0xc604>  // b.tstop
  40dad4:	ldr	x0, [sp, #48]
  40dad8:	add	x1, x0, #0x1
  40dadc:	ldr	x0, [sp, #40]
  40dae0:	ldr	x0, [x0, #24]
  40dae4:	cmp	x1, x0
  40dae8:	b.ne	40db38 <ferror@plt+0xc568>  // b.any
  40daec:	ldr	x0, [sp, #40]
  40daf0:	ldr	x0, [x0, #24]
  40daf4:	mov	x1, #0x1                   	// #1
  40daf8:	bl	41103c <ferror@plt+0xfa6c>
  40dafc:	mov	x1, x0
  40db00:	ldr	x0, [sp, #40]
  40db04:	str	x1, [x0, #24]
  40db08:	ldr	x0, [sp, #40]
  40db0c:	ldr	x0, [x0, #24]
  40db10:	mov	x1, x0
  40db14:	ldr	x0, [sp, #40]
  40db18:	bl	407d68 <ferror@plt+0x6798>
  40db1c:	ldr	x0, [sp, #40]
  40db20:	ldr	x1, [x0]
  40db24:	ldr	x0, [sp, #48]
  40db28:	add	x0, x0, #0x1
  40db2c:	lsl	x0, x0, #2
  40db30:	add	x0, x1, x0
  40db34:	str	wzr, [x0]
  40db38:	ldr	x0, [sp, #40]
  40db3c:	ldr	x1, [x0]
  40db40:	ldr	x0, [sp, #48]
  40db44:	add	x0, x0, #0x1
  40db48:	lsl	x0, x0, #2
  40db4c:	add	x0, x1, x0
  40db50:	ldr	w2, [x0]
  40db54:	ldr	x0, [sp, #40]
  40db58:	ldr	x1, [x0]
  40db5c:	ldr	x0, [sp, #48]
  40db60:	lsl	x0, x0, #2
  40db64:	add	x0, x1, x0
  40db68:	ldr	w0, [x0]
  40db6c:	ldr	x1, [sp, #24]
  40db70:	sdiv	w1, w0, w1
  40db74:	ldr	x0, [sp, #40]
  40db78:	ldr	x3, [x0]
  40db7c:	ldr	x0, [sp, #48]
  40db80:	add	x0, x0, #0x1
  40db84:	lsl	x0, x0, #2
  40db88:	add	x0, x3, x0
  40db8c:	add	w1, w2, w1
  40db90:	str	w1, [x0]
  40db94:	ldr	x0, [sp, #40]
  40db98:	ldr	x1, [x0]
  40db9c:	ldr	x0, [sp, #48]
  40dba0:	lsl	x0, x0, #2
  40dba4:	add	x0, x1, x0
  40dba8:	ldr	w0, [x0]
  40dbac:	ldr	x1, [sp, #24]
  40dbb0:	ldr	x2, [sp, #40]
  40dbb4:	ldr	x3, [x2]
  40dbb8:	ldr	x2, [sp, #48]
  40dbbc:	lsl	x2, x2, #2
  40dbc0:	add	x2, x3, x2
  40dbc4:	sdiv	w3, w0, w1
  40dbc8:	mul	w1, w3, w1
  40dbcc:	sub	w0, w0, w1
  40dbd0:	str	w0, [x2]
  40dbd4:	ldr	x0, [sp, #48]
  40dbd8:	add	x0, x0, #0x1
  40dbdc:	str	x0, [sp, #48]
  40dbe0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40dbe4:	add	x0, x0, #0x250
  40dbe8:	ldr	x0, [x0]
  40dbec:	ldr	w1, [x0, #1128]
  40dbf0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40dbf4:	add	x0, x0, #0x250
  40dbf8:	ldr	x0, [x0]
  40dbfc:	ldr	w0, [x0, #1132]
  40dc00:	cmp	w1, w0
  40dc04:	b.ne	40dc1c <ferror@plt+0xc64c>  // b.any
  40dc08:	ldr	x0, [sp, #40]
  40dc0c:	ldr	x0, [x0, #24]
  40dc10:	ldr	x1, [sp, #48]
  40dc14:	cmp	x1, x0
  40dc18:	b.cc	40dab0 <ferror@plt+0xc4e0>  // b.lo, b.ul, b.last
  40dc1c:	ldr	w0, [sp, #60]
  40dc20:	cmp	w0, #0x0
  40dc24:	b.ne	40dc58 <ferror@plt+0xc688>  // b.any
  40dc28:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40dc2c:	add	x0, x0, #0x250
  40dc30:	ldr	x0, [x0]
  40dc34:	ldr	w1, [x0, #1128]
  40dc38:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40dc3c:	add	x0, x0, #0x250
  40dc40:	ldr	x0, [x0]
  40dc44:	ldr	w0, [x0, #1132]
  40dc48:	cmp	w1, w0
  40dc4c:	b.eq	40dc58 <ferror@plt+0xc688>  // b.none
  40dc50:	mov	w0, #0x8                   	// #8
  40dc54:	b	40dc5c <ferror@plt+0xc68c>
  40dc58:	mov	w0, #0x0                   	// #0
  40dc5c:	ldp	x29, x30, [sp], #64
  40dc60:	ret
  40dc64:	sub	sp, sp, #0x260
  40dc68:	stp	x29, x30, [sp]
  40dc6c:	mov	x29, sp
  40dc70:	str	x0, [sp, #40]
  40dc74:	str	x1, [sp, #32]
  40dc78:	str	x2, [sp, #24]
  40dc7c:	str	x3, [sp, #16]
  40dc80:	str	xzr, [sp, #192]
  40dc84:	ldr	x0, [sp, #40]
  40dc88:	ldr	x0, [x0, #24]
  40dc8c:	cmp	x0, #0x0
  40dc90:	b.ne	40dcb0 <ferror@plt+0xc6e0>  // b.any
  40dc94:	ldr	x3, [sp, #16]
  40dc98:	mov	w2, #0x0                   	// #0
  40dc9c:	ldr	x1, [sp, #24]
  40dca0:	mov	x0, #0x0                   	// #0
  40dca4:	blr	x3
  40dca8:	mov	w0, #0x0                   	// #0
  40dcac:	b	40e300 <ferror@plt+0xcd30>
  40dcb0:	add	x0, sp, #0x1e8
  40dcb4:	mov	x2, #0x0                   	// #0
  40dcb8:	mov	x1, #0x8                   	// #8
  40dcbc:	bl	40ff74 <ferror@plt+0xe9a4>
  40dcc0:	ldr	x0, [sp, #40]
  40dcc4:	ldr	x1, [x0, #8]
  40dcc8:	add	x0, sp, #0x188
  40dccc:	bl	40e424 <ferror@plt+0xce54>
  40dcd0:	add	x0, sp, #0x1b8
  40dcd4:	ldr	x1, [sp, #40]
  40dcd8:	bl	40e544 <ferror@plt+0xcf74>
  40dcdc:	ldr	x1, [sp, #456]
  40dce0:	add	x0, sp, #0x1b8
  40dce4:	bl	408c90 <ferror@plt+0x76c0>
  40dce8:	add	x1, sp, #0x188
  40dcec:	add	x0, sp, #0x1b8
  40dcf0:	mov	x3, #0x0                   	// #0
  40dcf4:	mov	x2, x1
  40dcf8:	mov	x1, x0
  40dcfc:	ldr	x0, [sp, #40]
  40dd00:	bl	40ec50 <ferror@plt+0xd680>
  40dd04:	str	w0, [sp, #604]
  40dd08:	ldr	w0, [sp, #604]
  40dd0c:	cmp	w0, #0x0
  40dd10:	b.ne	40e2c8 <ferror@plt+0xccf8>  // b.any
  40dd14:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40dd18:	add	x0, x0, #0x250
  40dd1c:	ldr	x0, [x0]
  40dd20:	ldr	x0, [x0, #2248]
  40dd24:	ldr	x1, [sp, #32]
  40dd28:	cmp	x1, x0
  40dd2c:	b.eq	40de0c <ferror@plt+0xc83c>  // b.none
  40dd30:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40dd34:	add	x0, x0, #0x250
  40dd38:	ldr	x0, [x0]
  40dd3c:	mov	x1, #0x1                   	// #1
  40dd40:	str	x1, [x0, #2256]
  40dd44:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40dd48:	add	x0, x0, #0x250
  40dd4c:	ldr	x0, [x0]
  40dd50:	str	xzr, [x0, #2264]
  40dd54:	b	40dda4 <ferror@plt+0xc7d4>
  40dd58:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40dd5c:	add	x0, x0, #0x250
  40dd60:	ldr	x0, [x0]
  40dd64:	ldr	x2, [x0, #2256]
  40dd68:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40dd6c:	add	x0, x0, #0x250
  40dd70:	ldr	x0, [x0]
  40dd74:	ldr	x1, [sp, #32]
  40dd78:	mul	x1, x2, x1
  40dd7c:	str	x1, [x0, #2256]
  40dd80:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40dd84:	add	x0, x0, #0x250
  40dd88:	ldr	x0, [x0]
  40dd8c:	ldr	x1, [x0, #2264]
  40dd90:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40dd94:	add	x0, x0, #0x250
  40dd98:	ldr	x0, [x0]
  40dd9c:	add	x1, x1, #0x1
  40dda0:	str	x1, [x0, #2264]
  40dda4:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40dda8:	add	x0, x0, #0x250
  40ddac:	ldr	x0, [x0]
  40ddb0:	ldr	x1, [x0, #2256]
  40ddb4:	ldr	x0, [sp, #32]
  40ddb8:	mul	x1, x1, x0
  40ddbc:	mov	x0, #0xca00                	// #51712
  40ddc0:	movk	x0, #0x3b9a, lsl #16
  40ddc4:	cmp	x1, x0
  40ddc8:	b.ls	40dd58 <ferror@plt+0xc788>  // b.plast
  40ddcc:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40ddd0:	add	x0, x0, #0x250
  40ddd4:	ldr	x0, [x0]
  40ddd8:	ldr	x1, [x0, #2256]
  40dddc:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40dde0:	add	x0, x0, #0x250
  40dde4:	ldr	x0, [x0]
  40dde8:	mov	x2, #0xca00                	// #51712
  40ddec:	movk	x2, #0x3b9a, lsl #16
  40ddf0:	sub	x1, x2, x1
  40ddf4:	str	x1, [x0, #2272]
  40ddf8:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40ddfc:	add	x0, x0, #0x250
  40de00:	ldr	x0, [x0]
  40de04:	ldr	x1, [sp, #32]
  40de08:	str	x1, [x0, #2248]
  40de0c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40de10:	add	x0, x0, #0x250
  40de14:	ldr	x0, [x0]
  40de18:	ldr	x0, [x0, #2264]
  40de1c:	str	x0, [sp, #544]
  40de20:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40de24:	add	x0, x0, #0x250
  40de28:	ldr	x0, [x0]
  40de2c:	ldr	x0, [x0, #2272]
  40de30:	cmp	x0, #0x0
  40de34:	b.eq	40de70 <ferror@plt+0xc8a0>  // b.none
  40de38:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40de3c:	add	x0, x0, #0x250
  40de40:	ldr	x0, [x0]
  40de44:	ldr	x1, [x0, #2272]
  40de48:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40de4c:	add	x0, x0, #0x250
  40de50:	ldr	x0, [x0]
  40de54:	ldr	x2, [x0, #2256]
  40de58:	add	x0, sp, #0x1b8
  40de5c:	bl	40da08 <ferror@plt+0xc438>
  40de60:	str	w0, [sp, #604]
  40de64:	ldr	w0, [sp, #604]
  40de68:	cmp	w0, #0x0
  40de6c:	b.ne	40e2d0 <ferror@plt+0xcd00>  // b.any
  40de70:	str	xzr, [sp, #568]
  40de74:	b	40df68 <ferror@plt+0xc998>
  40de78:	ldr	x1, [sp, #440]
  40de7c:	ldr	x0, [sp, #568]
  40de80:	lsl	x0, x0, #2
  40de84:	add	x0, x1, x0
  40de88:	ldr	w0, [x0]
  40de8c:	sxtw	x0, w0
  40de90:	str	x0, [sp, #576]
  40de94:	str	xzr, [sp, #560]
  40de98:	b	40df04 <ferror@plt+0xc934>
  40de9c:	ldr	x0, [sp, #544]
  40dea0:	sub	x0, x0, #0x1
  40dea4:	ldr	x1, [sp, #560]
  40dea8:	cmp	x1, x0
  40deac:	b.eq	40dee0 <ferror@plt+0xc910>  // b.none
  40deb0:	ldr	x0, [sp, #576]
  40deb4:	ldr	x1, [sp, #32]
  40deb8:	udiv	x2, x0, x1
  40debc:	ldr	x1, [sp, #32]
  40dec0:	mul	x1, x2, x1
  40dec4:	sub	x0, x0, x1
  40dec8:	str	x0, [sp, #192]
  40decc:	ldr	x1, [sp, #576]
  40ded0:	ldr	x0, [sp, #32]
  40ded4:	udiv	x0, x1, x0
  40ded8:	str	x0, [sp, #576]
  40dedc:	b	40deec <ferror@plt+0xc91c>
  40dee0:	ldr	x0, [sp, #576]
  40dee4:	str	x0, [sp, #192]
  40dee8:	str	xzr, [sp, #576]
  40deec:	add	x1, sp, #0xc0
  40def0:	add	x0, sp, #0x1e8
  40def4:	bl	4101ac <ferror@plt+0xebdc>
  40def8:	ldr	x0, [sp, #560]
  40defc:	add	x0, x0, #0x1
  40df00:	str	x0, [sp, #560]
  40df04:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40df08:	add	x0, x0, #0x250
  40df0c:	ldr	x0, [x0]
  40df10:	ldr	w1, [x0, #1128]
  40df14:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40df18:	add	x0, x0, #0x250
  40df1c:	ldr	x0, [x0]
  40df20:	ldr	w0, [x0, #1132]
  40df24:	cmp	w1, w0
  40df28:	b.ne	40df5c <ferror@plt+0xc98c>  // b.any
  40df2c:	ldr	x1, [sp, #560]
  40df30:	ldr	x0, [sp, #544]
  40df34:	cmp	x1, x0
  40df38:	b.cs	40df5c <ferror@plt+0xc98c>  // b.hs, b.nlast
  40df3c:	ldr	x0, [sp, #464]
  40df40:	sub	x0, x0, #0x1
  40df44:	ldr	x1, [sp, #568]
  40df48:	cmp	x1, x0
  40df4c:	b.cc	40de9c <ferror@plt+0xc8cc>  // b.lo, b.ul, b.last
  40df50:	ldr	x0, [sp, #576]
  40df54:	cmp	x0, #0x0
  40df58:	b.ne	40de9c <ferror@plt+0xc8cc>  // b.any
  40df5c:	ldr	x0, [sp, #568]
  40df60:	add	x0, x0, #0x1
  40df64:	str	x0, [sp, #568]
  40df68:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40df6c:	add	x0, x0, #0x250
  40df70:	ldr	x0, [x0]
  40df74:	ldr	w1, [x0, #1128]
  40df78:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40df7c:	add	x0, x0, #0x250
  40df80:	ldr	x0, [x0]
  40df84:	ldr	w0, [x0, #1132]
  40df88:	cmp	w1, w0
  40df8c:	b.ne	40dfa0 <ferror@plt+0xc9d0>  // b.any
  40df90:	ldr	x0, [sp, #464]
  40df94:	ldr	x1, [sp, #568]
  40df98:	cmp	x1, x0
  40df9c:	b.cc	40de78 <ferror@plt+0xc8a8>  // b.lo, b.ul, b.last
  40dfa0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40dfa4:	add	x0, x0, #0x250
  40dfa8:	ldr	x0, [x0]
  40dfac:	ldr	w1, [x0, #1128]
  40dfb0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40dfb4:	add	x0, x0, #0x250
  40dfb8:	ldr	x0, [x0]
  40dfbc:	ldr	w0, [x0, #1132]
  40dfc0:	cmp	w1, w0
  40dfc4:	b.ne	40e27c <ferror@plt+0xccac>  // b.any
  40dfc8:	str	xzr, [sp, #568]
  40dfcc:	b	40e004 <ferror@plt+0xca34>
  40dfd0:	add	x0, sp, #0x1e8
  40dfd4:	ldr	x1, [sp, #568]
  40dfd8:	bl	4105c4 <ferror@plt+0xeff4>
  40dfdc:	str	x0, [sp, #536]
  40dfe0:	ldr	x0, [sp, #536]
  40dfe4:	ldr	x0, [x0]
  40dfe8:	ldr	x3, [sp, #16]
  40dfec:	mov	w2, #0x0                   	// #0
  40dff0:	ldr	x1, [sp, #24]
  40dff4:	blr	x3
  40dff8:	ldr	x0, [sp, #568]
  40dffc:	add	x0, x0, #0x1
  40e000:	str	x0, [sp, #568]
  40e004:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40e008:	add	x0, x0, #0x250
  40e00c:	ldr	x0, [x0]
  40e010:	ldr	w1, [x0, #1128]
  40e014:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40e018:	add	x0, x0, #0x250
  40e01c:	ldr	x0, [x0]
  40e020:	ldr	w0, [x0, #1132]
  40e024:	cmp	w1, w0
  40e028:	b.ne	40e03c <ferror@plt+0xca6c>  // b.any
  40e02c:	ldr	x0, [sp, #496]
  40e030:	ldr	x1, [sp, #568]
  40e034:	cmp	x1, x0
  40e038:	b.cc	40dfd0 <ferror@plt+0xca00>  // b.lo, b.ul, b.last
  40e03c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40e040:	add	x0, x0, #0x250
  40e044:	ldr	x0, [x0]
  40e048:	ldr	w1, [x0, #1128]
  40e04c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40e050:	add	x0, x0, #0x250
  40e054:	ldr	x0, [x0]
  40e058:	ldr	w0, [x0, #1132]
  40e05c:	cmp	w1, w0
  40e060:	b.ne	40e284 <ferror@plt+0xccb4>  // b.any
  40e064:	ldr	x0, [sp, #40]
  40e068:	ldr	x0, [x0, #16]
  40e06c:	cmp	x0, #0x0
  40e070:	b.eq	40e2d8 <ferror@plt+0xcd08>  // b.none
  40e074:	ldr	x0, [sp, #40]
  40e078:	ldr	x1, [x0, #8]
  40e07c:	add	x0, sp, #0x158
  40e080:	bl	40e424 <ferror@plt+0xce54>
  40e084:	add	x1, sp, #0x38
  40e088:	add	x0, sp, #0x128
  40e08c:	mov	x2, #0x22                  	// #34
  40e090:	bl	40e3e4 <ferror@plt+0xce14>
  40e094:	add	x0, sp, #0xf8
  40e098:	mov	x1, #0x22                  	// #34
  40e09c:	bl	40e424 <ferror@plt+0xce54>
  40e0a0:	add	x0, sp, #0xc8
  40e0a4:	mov	x1, #0x22                  	// #34
  40e0a8:	bl	40e424 <ferror@plt+0xce54>
  40e0ac:	add	x0, sp, #0xf8
  40e0b0:	bl	407e4c <ferror@plt+0x687c>
  40e0b4:	mov	w0, #0x1                   	// #1
  40e0b8:	strb	w0, [sp, #559]
  40e0bc:	add	x0, sp, #0xf8
  40e0c0:	str	x0, [sp, #592]
  40e0c4:	add	x0, sp, #0xc8
  40e0c8:	str	x0, [sp, #584]
  40e0cc:	ldr	x0, [sp, #40]
  40e0d0:	ldr	x0, [x0, #16]
  40e0d4:	str	x0, [sp, #360]
  40e0d8:	ldr	x0, [sp, #360]
  40e0dc:	mov	x1, #0x8                   	// #8
  40e0e0:	bl	41103c <ferror@plt+0xfa6c>
  40e0e4:	mov	x1, x0
  40e0e8:	mov	x0, #0xe38f                	// #58255
  40e0ec:	movk	x0, #0x8e38, lsl #16
  40e0f0:	movk	x0, #0x38e3, lsl #32
  40e0f4:	movk	x0, #0xe38e, lsl #48
  40e0f8:	umulh	x0, x1, x0
  40e0fc:	lsr	x0, x0, #3
  40e100:	str	x0, [sp, #352]
  40e104:	b	40e1f0 <ferror@plt+0xcc20>
  40e108:	ldr	x0, [sp, #416]
  40e10c:	add	x1, x0, #0x1
  40e110:	add	x0, sp, #0x158
  40e114:	bl	407d68 <ferror@plt+0x6798>
  40e118:	add	x1, sp, #0x158
  40e11c:	add	x0, sp, #0x188
  40e120:	mov	x2, x1
  40e124:	ldr	x1, [sp, #32]
  40e128:	bl	408488 <ferror@plt+0x6eb8>
  40e12c:	str	w0, [sp, #604]
  40e130:	ldr	w0, [sp, #604]
  40e134:	cmp	w0, #0x0
  40e138:	b.ne	40e23c <ferror@plt+0xcc6c>  // b.any
  40e13c:	ldr	x1, [sp, #368]
  40e140:	ldr	x0, [sp, #352]
  40e144:	cmp	x1, x0
  40e148:	b.cs	40e154 <ferror@plt+0xcb84>  // b.hs, b.nlast
  40e14c:	ldr	x0, [sp, #352]
  40e150:	str	x0, [sp, #368]
  40e154:	add	x1, sp, #0xc0
  40e158:	add	x0, sp, #0x158
  40e15c:	bl	40e838 <ferror@plt+0xd268>
  40e160:	str	w0, [sp, #604]
  40e164:	ldr	w0, [sp, #604]
  40e168:	cmp	w0, #0x0
  40e16c:	b.ne	40e244 <ferror@plt+0xcc74>  // b.any
  40e170:	ldr	x1, [sp, #192]
  40e174:	add	x0, sp, #0x128
  40e178:	bl	40e94c <ferror@plt+0xd37c>
  40e17c:	add	x2, sp, #0x188
  40e180:	add	x1, sp, #0x128
  40e184:	add	x0, sp, #0x158
  40e188:	mov	x3, #0x0                   	// #0
  40e18c:	bl	40ec50 <ferror@plt+0xd680>
  40e190:	str	w0, [sp, #604]
  40e194:	ldr	w0, [sp, #604]
  40e198:	cmp	w0, #0x0
  40e19c:	b.ne	40e24c <ferror@plt+0xcc7c>  // b.any
  40e1a0:	ldr	x0, [sp, #192]
  40e1a4:	ldr	x3, [sp, #16]
  40e1a8:	ldrb	w2, [sp, #559]
  40e1ac:	ldr	x1, [sp, #24]
  40e1b0:	blr	x3
  40e1b4:	ldr	x2, [sp, #584]
  40e1b8:	ldr	x1, [sp, #32]
  40e1bc:	ldr	x0, [sp, #592]
  40e1c0:	bl	408488 <ferror@plt+0x6eb8>
  40e1c4:	str	w0, [sp, #604]
  40e1c8:	ldr	w0, [sp, #604]
  40e1cc:	cmp	w0, #0x0
  40e1d0:	b.ne	40e254 <ferror@plt+0xcc84>  // b.any
  40e1d4:	strb	wzr, [sp, #559]
  40e1d8:	ldr	x0, [sp, #592]
  40e1dc:	str	x0, [sp, #528]
  40e1e0:	ldr	x0, [sp, #584]
  40e1e4:	str	x0, [sp, #592]
  40e1e8:	ldr	x0, [sp, #528]
  40e1ec:	str	x0, [sp, #584]
  40e1f0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40e1f4:	add	x0, x0, #0x250
  40e1f8:	ldr	x0, [x0]
  40e1fc:	ldr	w1, [x0, #1128]
  40e200:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40e204:	add	x0, x0, #0x250
  40e208:	ldr	x0, [x0]
  40e20c:	ldr	w0, [x0, #1132]
  40e210:	cmp	w1, w0
  40e214:	b.ne	40e25c <ferror@plt+0xcc8c>  // b.any
  40e218:	ldr	x0, [sp, #592]
  40e21c:	bl	407fbc <ferror@plt+0x69ec>
  40e220:	mov	x1, x0
  40e224:	ldr	x0, [sp, #40]
  40e228:	ldr	x0, [x0, #16]
  40e22c:	add	x0, x0, #0x1
  40e230:	cmp	x1, x0
  40e234:	b.cc	40e108 <ferror@plt+0xcb38>  // b.lo, b.ul, b.last
  40e238:	b	40e25c <ferror@plt+0xcc8c>
  40e23c:	nop
  40e240:	b	40e260 <ferror@plt+0xcc90>
  40e244:	nop
  40e248:	b	40e260 <ferror@plt+0xcc90>
  40e24c:	nop
  40e250:	b	40e260 <ferror@plt+0xcc90>
  40e254:	nop
  40e258:	b	40e260 <ferror@plt+0xcc90>
  40e25c:	nop
  40e260:	add	x0, sp, #0xc8
  40e264:	bl	40e474 <ferror@plt+0xcea4>
  40e268:	add	x0, sp, #0xf8
  40e26c:	bl	40e474 <ferror@plt+0xcea4>
  40e270:	add	x0, sp, #0x158
  40e274:	bl	40e474 <ferror@plt+0xcea4>
  40e278:	b	40e288 <ferror@plt+0xccb8>
  40e27c:	nop
  40e280:	b	40e288 <ferror@plt+0xccb8>
  40e284:	nop
  40e288:	ldr	w0, [sp, #604]
  40e28c:	cmp	w0, #0x0
  40e290:	b.ne	40e2e0 <ferror@plt+0xcd10>  // b.any
  40e294:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40e298:	add	x0, x0, #0x250
  40e29c:	ldr	x0, [x0]
  40e2a0:	ldr	w1, [x0, #1128]
  40e2a4:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40e2a8:	add	x0, x0, #0x250
  40e2ac:	ldr	x0, [x0]
  40e2b0:	ldr	w0, [x0, #1132]
  40e2b4:	cmp	w1, w0
  40e2b8:	b.eq	40e2e0 <ferror@plt+0xcd10>  // b.none
  40e2bc:	mov	w0, #0x8                   	// #8
  40e2c0:	str	w0, [sp, #604]
  40e2c4:	b	40e2e4 <ferror@plt+0xcd14>
  40e2c8:	nop
  40e2cc:	b	40e2e4 <ferror@plt+0xcd14>
  40e2d0:	nop
  40e2d4:	b	40e2e4 <ferror@plt+0xcd14>
  40e2d8:	nop
  40e2dc:	b	40e2e4 <ferror@plt+0xcd14>
  40e2e0:	nop
  40e2e4:	add	x0, sp, #0x188
  40e2e8:	bl	40e474 <ferror@plt+0xcea4>
  40e2ec:	add	x0, sp, #0x1b8
  40e2f0:	bl	40e474 <ferror@plt+0xcea4>
  40e2f4:	add	x0, sp, #0x1e8
  40e2f8:	bl	410604 <ferror@plt+0xf034>
  40e2fc:	ldr	w0, [sp, #604]
  40e300:	ldp	x29, x30, [sp]
  40e304:	add	sp, sp, #0x260
  40e308:	ret
  40e30c:	stp	x29, x30, [sp, #-64]!
  40e310:	mov	x29, sp
  40e314:	str	x0, [sp, #24]
  40e318:	str	x1, [sp, #16]
  40e31c:	ldr	x0, [sp, #24]
  40e320:	ldrb	w0, [x0, #40]
  40e324:	strb	w0, [sp, #47]
  40e328:	ldrb	w0, [sp, #47]
  40e32c:	cmp	w0, #0x0
  40e330:	b.eq	40e33c <ferror@plt+0xcd6c>  // b.none
  40e334:	mov	w0, #0x2d                  	// #45
  40e338:	bl	40d058 <ferror@plt+0xba88>
  40e33c:	ldr	x0, [sp, #24]
  40e340:	strb	wzr, [x0, #40]
  40e344:	ldr	x0, [sp, #16]
  40e348:	cmp	x0, #0x10
  40e34c:	b.hi	40e368 <ferror@plt+0xcd98>  // b.pmore
  40e350:	mov	x0, #0x1                   	// #1
  40e354:	str	x0, [sp, #56]
  40e358:	adrp	x0, 40d000 <ferror@plt+0xba30>
  40e35c:	add	x0, x0, #0x1b0
  40e360:	str	x0, [sp, #48]
  40e364:	b	40e384 <ferror@plt+0xcdb4>
  40e368:	ldr	x0, [sp, #16]
  40e36c:	sub	x0, x0, #0x1
  40e370:	bl	407f38 <ferror@plt+0x6968>
  40e374:	str	x0, [sp, #56]
  40e378:	adrp	x0, 40d000 <ferror@plt+0xba30>
  40e37c:	add	x0, x0, #0xb4
  40e380:	str	x0, [sp, #48]
  40e384:	ldr	x3, [sp, #48]
  40e388:	ldr	x2, [sp, #56]
  40e38c:	ldr	x1, [sp, #16]
  40e390:	ldr	x0, [sp, #24]
  40e394:	bl	40dc64 <ferror@plt+0xc694>
  40e398:	str	w0, [sp, #40]
  40e39c:	ldr	x0, [sp, #24]
  40e3a0:	ldrb	w1, [sp, #47]
  40e3a4:	strb	w1, [x0, #40]
  40e3a8:	ldr	w0, [sp, #40]
  40e3ac:	ldp	x29, x30, [sp], #64
  40e3b0:	ret
  40e3b4:	stp	x29, x30, [sp, #-32]!
  40e3b8:	mov	x29, sp
  40e3bc:	str	x0, [sp, #24]
  40e3c0:	str	x1, [sp, #16]
  40e3c4:	adrp	x0, 40d000 <ferror@plt+0xba30>
  40e3c8:	add	x3, x0, #0x88
  40e3cc:	mov	x2, #0x1                   	// #1
  40e3d0:	ldr	x1, [sp, #16]
  40e3d4:	ldr	x0, [sp, #24]
  40e3d8:	bl	40dc64 <ferror@plt+0xc694>
  40e3dc:	ldp	x29, x30, [sp], #32
  40e3e0:	ret
  40e3e4:	stp	x29, x30, [sp, #-48]!
  40e3e8:	mov	x29, sp
  40e3ec:	str	x0, [sp, #40]
  40e3f0:	str	x1, [sp, #32]
  40e3f4:	str	x2, [sp, #24]
  40e3f8:	ldr	x0, [sp, #40]
  40e3fc:	ldr	x1, [sp, #32]
  40e400:	str	x1, [x0]
  40e404:	ldr	x0, [sp, #40]
  40e408:	ldr	x1, [sp, #24]
  40e40c:	str	x1, [x0, #32]
  40e410:	ldr	x0, [sp, #40]
  40e414:	bl	407e28 <ferror@plt+0x6858>
  40e418:	nop
  40e41c:	ldp	x29, x30, [sp], #48
  40e420:	ret
  40e424:	stp	x29, x30, [sp, #-32]!
  40e428:	mov	x29, sp
  40e42c:	str	x0, [sp, #24]
  40e430:	str	x1, [sp, #16]
  40e434:	ldr	x2, [sp, #16]
  40e438:	ldr	x1, [sp, #16]
  40e43c:	mov	x0, #0x2                   	// #2
  40e440:	cmp	x2, #0x2
  40e444:	csel	x0, x1, x0, cs  // cs = hs, nlast
  40e448:	str	x0, [sp, #16]
  40e44c:	ldr	x0, [sp, #16]
  40e450:	lsl	x0, x0, #2
  40e454:	bl	41109c <ferror@plt+0xfacc>
  40e458:	ldr	x2, [sp, #16]
  40e45c:	mov	x1, x0
  40e460:	ldr	x0, [sp, #24]
  40e464:	bl	40e3e4 <ferror@plt+0xce14>
  40e468:	nop
  40e46c:	ldp	x29, x30, [sp], #32
  40e470:	ret
  40e474:	stp	x29, x30, [sp, #-32]!
  40e478:	mov	x29, sp
  40e47c:	str	x0, [sp, #24]
  40e480:	ldr	x0, [sp, #24]
  40e484:	ldr	x0, [x0]
  40e488:	bl	4014b0 <free@plt>
  40e48c:	nop
  40e490:	ldp	x29, x30, [sp], #32
  40e494:	ret
  40e498:	stp	x29, x30, [sp, #-32]!
  40e49c:	mov	x29, sp
  40e4a0:	str	x0, [sp, #24]
  40e4a4:	str	x1, [sp, #16]
  40e4a8:	ldr	x1, [sp, #24]
  40e4ac:	ldr	x0, [sp, #16]
  40e4b0:	cmp	x1, x0
  40e4b4:	b.eq	40e538 <ferror@plt+0xcf68>  // b.none
  40e4b8:	ldr	x0, [sp, #16]
  40e4bc:	ldr	x0, [x0, #24]
  40e4c0:	mov	x1, x0
  40e4c4:	ldr	x0, [sp, #24]
  40e4c8:	bl	407d68 <ferror@plt+0x6798>
  40e4cc:	ldr	x0, [sp, #16]
  40e4d0:	ldr	x1, [x0, #24]
  40e4d4:	ldr	x0, [sp, #24]
  40e4d8:	str	x1, [x0, #24]
  40e4dc:	ldr	x0, [sp, #16]
  40e4e0:	ldrb	w1, [x0, #40]
  40e4e4:	ldr	x0, [sp, #24]
  40e4e8:	strb	w1, [x0, #40]
  40e4ec:	ldr	x0, [sp, #16]
  40e4f0:	ldr	x1, [x0, #8]
  40e4f4:	ldr	x0, [sp, #24]
  40e4f8:	str	x1, [x0, #8]
  40e4fc:	ldr	x0, [sp, #16]
  40e500:	ldr	x1, [x0, #16]
  40e504:	ldr	x0, [sp, #24]
  40e508:	str	x1, [x0, #16]
  40e50c:	ldr	x0, [sp, #24]
  40e510:	ldr	x3, [x0]
  40e514:	ldr	x0, [sp, #16]
  40e518:	ldr	x1, [x0]
  40e51c:	ldr	x0, [sp, #24]
  40e520:	ldr	x0, [x0, #24]
  40e524:	lsl	x0, x0, #2
  40e528:	mov	x2, x0
  40e52c:	mov	x0, x3
  40e530:	bl	401270 <memcpy@plt>
  40e534:	b	40e53c <ferror@plt+0xcf6c>
  40e538:	nop
  40e53c:	ldp	x29, x30, [sp], #32
  40e540:	ret
  40e544:	stp	x29, x30, [sp, #-32]!
  40e548:	mov	x29, sp
  40e54c:	str	x0, [sp, #24]
  40e550:	str	x1, [sp, #16]
  40e554:	ldr	x0, [sp, #16]
  40e558:	ldr	x0, [x0, #24]
  40e55c:	mov	x1, x0
  40e560:	ldr	x0, [sp, #24]
  40e564:	bl	40e424 <ferror@plt+0xce54>
  40e568:	ldr	x1, [sp, #16]
  40e56c:	ldr	x0, [sp, #24]
  40e570:	bl	40e498 <ferror@plt+0xcec8>
  40e574:	nop
  40e578:	ldp	x29, x30, [sp], #32
  40e57c:	ret
  40e580:	stp	x29, x30, [sp, #-32]!
  40e584:	mov	x29, sp
  40e588:	str	x0, [sp, #24]
  40e58c:	str	x1, [sp, #16]
  40e590:	mov	x1, #0x4                   	// #4
  40e594:	ldr	x0, [sp, #24]
  40e598:	bl	40e424 <ferror@plt+0xce54>
  40e59c:	ldr	x1, [sp, #16]
  40e5a0:	ldr	x0, [sp, #24]
  40e5a4:	bl	40e94c <ferror@plt+0xd37c>
  40e5a8:	nop
  40e5ac:	ldp	x29, x30, [sp], #32
  40e5b0:	ret
  40e5b4:	sub	sp, sp, #0x10
  40e5b8:	str	x0, [sp, #8]
  40e5bc:	ldr	x0, [sp, #8]
  40e5c0:	ldr	x0, [x0, #16]
  40e5c4:	add	sp, sp, #0x10
  40e5c8:	ret
  40e5cc:	stp	x29, x30, [sp, #-64]!
  40e5d0:	mov	x29, sp
  40e5d4:	str	x0, [sp, #24]
  40e5d8:	ldr	x0, [sp, #24]
  40e5dc:	ldr	x0, [x0, #24]
  40e5e0:	str	x0, [sp, #56]
  40e5e4:	ldr	x0, [sp, #24]
  40e5e8:	ldr	x0, [x0, #24]
  40e5ec:	cmp	x0, #0x0
  40e5f0:	b.ne	40e5fc <ferror@plt+0xd02c>  // b.any
  40e5f4:	mov	x0, #0x0                   	// #0
  40e5f8:	b	40e6d8 <ferror@plt+0xd108>
  40e5fc:	ldr	x0, [sp, #24]
  40e600:	ldr	x0, [x0, #8]
  40e604:	ldr	x1, [sp, #56]
  40e608:	cmp	x1, x0
  40e60c:	b.ne	40e6b8 <ferror@plt+0xd0e8>  // b.any
  40e610:	ldr	x0, [sp, #24]
  40e614:	bl	40802c <ferror@plt+0x6a5c>
  40e618:	str	x0, [sp, #56]
  40e61c:	ldr	x0, [sp, #24]
  40e620:	ldr	x1, [x0, #16]
  40e624:	mov	x0, #0xe38f                	// #58255
  40e628:	movk	x0, #0x8e38, lsl #16
  40e62c:	movk	x0, #0x38e3, lsl #32
  40e630:	movk	x0, #0xe38e, lsl #48
  40e634:	umulh	x0, x1, x0
  40e638:	lsr	x2, x0, #3
  40e63c:	mov	x0, x2
  40e640:	lsl	x0, x0, #3
  40e644:	add	x0, x0, x2
  40e648:	sub	x0, x1, x0
  40e64c:	str	x0, [sp, #48]
  40e650:	ldr	x0, [sp, #48]
  40e654:	cmp	x0, #0x0
  40e658:	b.eq	40e664 <ferror@plt+0xd094>  // b.none
  40e65c:	ldr	x0, [sp, #48]
  40e660:	b	40e668 <ferror@plt+0xd098>
  40e664:	mov	x0, #0x9                   	// #9
  40e668:	str	x0, [sp, #48]
  40e66c:	ldr	x0, [sp, #24]
  40e670:	ldr	x1, [x0]
  40e674:	ldr	x0, [sp, #56]
  40e678:	lsl	x0, x0, #2
  40e67c:	sub	x0, x0, #0x4
  40e680:	add	x0, x1, x0
  40e684:	bl	407f8c <ferror@plt+0x69bc>
  40e688:	str	x0, [sp, #40]
  40e68c:	ldr	x1, [sp, #56]
  40e690:	mov	x0, x1
  40e694:	lsl	x0, x0, #3
  40e698:	add	x1, x0, x1
  40e69c:	ldr	x0, [sp, #40]
  40e6a0:	sub	x1, x1, x0
  40e6a4:	ldr	x0, [sp, #48]
  40e6a8:	add	x0, x1, x0
  40e6ac:	sub	x0, x0, #0x9
  40e6b0:	str	x0, [sp, #56]
  40e6b4:	b	40e6d4 <ferror@plt+0xd104>
  40e6b8:	ldr	x0, [sp, #24]
  40e6bc:	bl	407fbc <ferror@plt+0x69ec>
  40e6c0:	mov	x1, x0
  40e6c4:	ldr	x0, [sp, #24]
  40e6c8:	ldr	x0, [x0, #16]
  40e6cc:	add	x0, x1, x0
  40e6d0:	str	x0, [sp, #56]
  40e6d4:	ldr	x0, [sp, #56]
  40e6d8:	ldp	x29, x30, [sp], #64
  40e6dc:	ret
  40e6e0:	stp	x29, x30, [sp, #-64]!
  40e6e4:	mov	x29, sp
  40e6e8:	str	x0, [sp, #40]
  40e6ec:	str	x1, [sp, #32]
  40e6f0:	str	x2, [sp, #24]
  40e6f4:	strb	w3, [sp, #23]
  40e6f8:	str	wzr, [sp, #60]
  40e6fc:	ldrb	w0, [sp, #23]
  40e700:	cmp	w0, #0x0
  40e704:	b.eq	40e72c <ferror@plt+0xd15c>  // b.none
  40e708:	ldr	x0, [sp, #32]
  40e70c:	ldrb	w0, [x0]
  40e710:	mov	x1, #0x65                  	// #101
  40e714:	bl	40c6c8 <ferror@plt+0xb0f8>
  40e718:	str	x0, [sp, #48]
  40e71c:	ldr	x1, [sp, #48]
  40e720:	ldr	x0, [sp, #40]
  40e724:	bl	40e94c <ferror@plt+0xd37c>
  40e728:	b	40e75c <ferror@plt+0xd18c>
  40e72c:	ldr	x0, [sp, #24]
  40e730:	cmp	x0, #0xa
  40e734:	b.ne	40e748 <ferror@plt+0xd178>  // b.any
  40e738:	ldr	x1, [sp, #32]
  40e73c:	ldr	x0, [sp, #40]
  40e740:	bl	40c750 <ferror@plt+0xb180>
  40e744:	b	40e75c <ferror@plt+0xd18c>
  40e748:	ldr	x2, [sp, #24]
  40e74c:	ldr	x1, [sp, #32]
  40e750:	ldr	x0, [sp, #40]
  40e754:	bl	40cb6c <ferror@plt+0xb59c>
  40e758:	str	w0, [sp, #60]
  40e75c:	ldr	w0, [sp, #60]
  40e760:	ldp	x29, x30, [sp], #64
  40e764:	ret
  40e768:	stp	x29, x30, [sp, #-64]!
  40e76c:	mov	x29, sp
  40e770:	str	x0, [sp, #40]
  40e774:	str	x1, [sp, #32]
  40e778:	strb	w2, [sp, #31]
  40e77c:	str	wzr, [sp, #60]
  40e780:	bl	40d004 <ferror@plt+0xba34>
  40e784:	ldr	x0, [sp, #40]
  40e788:	ldr	x0, [x0, #24]
  40e78c:	cmp	x0, #0x0
  40e790:	b.ne	40e7a8 <ferror@plt+0xd1d8>  // b.any
  40e794:	mov	w2, #0x0                   	// #0
  40e798:	mov	x1, #0x1                   	// #1
  40e79c:	mov	x0, #0x0                   	// #0
  40e7a0:	bl	40d1b0 <ferror@plt+0xbbe0>
  40e7a4:	b	40e80c <ferror@plt+0xd23c>
  40e7a8:	ldr	x0, [sp, #32]
  40e7ac:	cmp	x0, #0xa
  40e7b0:	b.ne	40e7c0 <ferror@plt+0xd1f0>  // b.any
  40e7b4:	ldr	x0, [sp, #40]
  40e7b8:	bl	40d1fc <ferror@plt+0xbc2c>
  40e7bc:	b	40e80c <ferror@plt+0xd23c>
  40e7c0:	ldr	x0, [sp, #32]
  40e7c4:	cmp	x0, #0x0
  40e7c8:	b.eq	40e7d8 <ferror@plt+0xd208>  // b.none
  40e7cc:	ldr	x0, [sp, #32]
  40e7d0:	cmp	x0, #0x1
  40e7d4:	b.ne	40e7fc <ferror@plt+0xd22c>  // b.any
  40e7d8:	ldr	x0, [sp, #32]
  40e7dc:	cmp	x0, #0x0
  40e7e0:	cset	w0, ne  // ne = any
  40e7e4:	and	w0, w0, #0xff
  40e7e8:	mov	w1, w0
  40e7ec:	ldr	x0, [sp, #40]
  40e7f0:	bl	40d4a0 <ferror@plt+0xbed0>
  40e7f4:	str	w0, [sp, #60]
  40e7f8:	b	40e80c <ferror@plt+0xd23c>
  40e7fc:	ldr	x1, [sp, #32]
  40e800:	ldr	x0, [sp, #40]
  40e804:	bl	40e30c <ferror@plt+0xcd3c>
  40e808:	str	w0, [sp, #60]
  40e80c:	ldr	w0, [sp, #60]
  40e810:	cmp	w0, #0x0
  40e814:	b.ne	40e82c <ferror@plt+0xd25c>  // b.any
  40e818:	ldrb	w0, [sp, #31]
  40e81c:	cmp	w0, #0x0
  40e820:	b.eq	40e82c <ferror@plt+0xd25c>  // b.none
  40e824:	mov	w0, #0xa                   	// #10
  40e828:	bl	40d058 <ferror@plt+0xba88>
  40e82c:	ldr	w0, [sp, #60]
  40e830:	ldp	x29, x30, [sp], #64
  40e834:	ret
  40e838:	stp	x29, x30, [sp, #-64]!
  40e83c:	mov	x29, sp
  40e840:	str	x0, [sp, #24]
  40e844:	str	x1, [sp, #16]
  40e848:	ldr	x0, [sp, #24]
  40e84c:	ldrb	w0, [x0, #40]
  40e850:	cmp	w0, #0x0
  40e854:	b.eq	40e868 <ferror@plt+0xd298>  // b.none
  40e858:	mov	x1, #0x0                   	// #0
  40e85c:	mov	w0, #0x0                   	// #0
  40e860:	bl	410994 <ferror@plt+0xf3c4>
  40e864:	b	40e944 <ferror@plt+0xd374>
  40e868:	str	xzr, [sp, #48]
  40e86c:	ldr	x0, [sp, #24]
  40e870:	ldr	x0, [x0, #24]
  40e874:	str	x0, [sp, #56]
  40e878:	b	40e920 <ferror@plt+0xd350>
  40e87c:	ldr	x1, [sp, #48]
  40e880:	mov	x0, #0xca00                	// #51712
  40e884:	movk	x0, #0x3b9a, lsl #16
  40e888:	mul	x0, x1, x0
  40e88c:	str	x0, [sp, #40]
  40e890:	ldr	x0, [sp, #40]
  40e894:	lsr	x1, x0, #9
  40e898:	mov	x0, #0x5a53                	// #23123
  40e89c:	movk	x0, #0xa09b, lsl #16
  40e8a0:	movk	x0, #0xb82f, lsl #32
  40e8a4:	movk	x0, #0x44, lsl #48
  40e8a8:	umulh	x0, x1, x0
  40e8ac:	lsr	x0, x0, #11
  40e8b0:	ldr	x1, [sp, #48]
  40e8b4:	cmp	x1, x0
  40e8b8:	b.eq	40e8cc <ferror@plt+0xd2fc>  // b.none
  40e8bc:	mov	x1, #0x0                   	// #0
  40e8c0:	mov	w0, #0x2                   	// #2
  40e8c4:	bl	410994 <ferror@plt+0xf3c4>
  40e8c8:	b	40e944 <ferror@plt+0xd374>
  40e8cc:	ldr	x0, [sp, #24]
  40e8d0:	ldr	x1, [x0]
  40e8d4:	ldr	x0, [sp, #56]
  40e8d8:	sub	x0, x0, #0x1
  40e8dc:	str	x0, [sp, #56]
  40e8e0:	ldr	x0, [sp, #56]
  40e8e4:	lsl	x0, x0, #2
  40e8e8:	add	x0, x1, x0
  40e8ec:	ldr	w0, [x0]
  40e8f0:	sxtw	x0, w0
  40e8f4:	ldr	x1, [sp, #40]
  40e8f8:	add	x0, x1, x0
  40e8fc:	str	x0, [sp, #48]
  40e900:	ldr	x1, [sp, #48]
  40e904:	ldr	x0, [sp, #40]
  40e908:	cmp	x1, x0
  40e90c:	b.cs	40e920 <ferror@plt+0xd350>  // b.hs, b.nlast
  40e910:	mov	x1, #0x0                   	// #0
  40e914:	mov	w0, #0x2                   	// #2
  40e918:	bl	410994 <ferror@plt+0xf3c4>
  40e91c:	b	40e944 <ferror@plt+0xd374>
  40e920:	ldr	x0, [sp, #24]
  40e924:	ldr	x0, [x0, #8]
  40e928:	ldr	x1, [sp, #56]
  40e92c:	cmp	x1, x0
  40e930:	b.hi	40e87c <ferror@plt+0xd2ac>  // b.pmore
  40e934:	ldr	x0, [sp, #16]
  40e938:	ldr	x1, [sp, #48]
  40e93c:	str	x1, [x0]
  40e940:	mov	w0, #0x0                   	// #0
  40e944:	ldp	x29, x30, [sp], #64
  40e948:	ret
  40e94c:	stp	x29, x30, [sp, #-48]!
  40e950:	mov	x29, sp
  40e954:	str	x0, [sp, #24]
  40e958:	str	x1, [sp, #16]
  40e95c:	ldr	x0, [sp, #24]
  40e960:	bl	407e28 <ferror@plt+0x6858>
  40e964:	ldr	x0, [sp, #16]
  40e968:	cmp	x0, #0x0
  40e96c:	b.eq	40ea20 <ferror@plt+0xd450>  // b.none
  40e970:	mov	x1, #0x21                  	// #33
  40e974:	ldr	x0, [sp, #24]
  40e978:	bl	407d68 <ferror@plt+0x6798>
  40e97c:	ldr	x0, [sp, #24]
  40e980:	ldr	x0, [x0]
  40e984:	str	x0, [sp, #32]
  40e988:	str	xzr, [sp, #40]
  40e98c:	b	40ea04 <ferror@plt+0xd434>
  40e990:	ldr	x1, [sp, #16]
  40e994:	lsr	x2, x1, #9
  40e998:	mov	x0, #0x5a53                	// #23123
  40e99c:	movk	x0, #0xa09b, lsl #16
  40e9a0:	movk	x0, #0xb82f, lsl #32
  40e9a4:	movk	x0, #0x44, lsl #48
  40e9a8:	umulh	x0, x2, x0
  40e9ac:	lsr	x0, x0, #11
  40e9b0:	mov	x2, #0xca00                	// #51712
  40e9b4:	movk	x2, #0x3b9a, lsl #16
  40e9b8:	mul	x0, x0, x2
  40e9bc:	sub	x0, x1, x0
  40e9c0:	ldr	x1, [sp, #40]
  40e9c4:	lsl	x1, x1, #2
  40e9c8:	ldr	x2, [sp, #32]
  40e9cc:	add	x1, x2, x1
  40e9d0:	str	w0, [x1]
  40e9d4:	ldr	x0, [sp, #40]
  40e9d8:	add	x0, x0, #0x1
  40e9dc:	str	x0, [sp, #40]
  40e9e0:	ldr	x0, [sp, #16]
  40e9e4:	lsr	x1, x0, #9
  40e9e8:	mov	x0, #0x5a53                	// #23123
  40e9ec:	movk	x0, #0xa09b, lsl #16
  40e9f0:	movk	x0, #0xb82f, lsl #32
  40e9f4:	movk	x0, #0x44, lsl #48
  40e9f8:	umulh	x0, x1, x0
  40e9fc:	lsr	x0, x0, #11
  40ea00:	str	x0, [sp, #16]
  40ea04:	ldr	x0, [sp, #16]
  40ea08:	cmp	x0, #0x0
  40ea0c:	b.ne	40e990 <ferror@plt+0xd3c0>  // b.any
  40ea10:	ldr	x0, [sp, #24]
  40ea14:	ldr	x1, [sp, #40]
  40ea18:	str	x1, [x0, #24]
  40ea1c:	b	40ea24 <ferror@plt+0xd454>
  40ea20:	nop
  40ea24:	ldp	x29, x30, [sp], #48
  40ea28:	ret
  40ea2c:	stp	x29, x30, [sp, #-80]!
  40ea30:	mov	x29, sp
  40ea34:	str	x0, [sp, #40]
  40ea38:	str	x1, [sp, #32]
  40ea3c:	str	x2, [sp, #24]
  40ea40:	ldr	x0, [sp, #40]
  40ea44:	ldr	x0, [x0, #8]
  40ea48:	str	x0, [sp, #72]
  40ea4c:	ldr	x0, [sp, #40]
  40ea50:	bl	407d2c <ferror@plt+0x675c>
  40ea54:	str	x0, [sp, #64]
  40ea58:	ldr	x0, [sp, #32]
  40ea5c:	ldr	x0, [x0, #8]
  40ea60:	str	x0, [sp, #56]
  40ea64:	ldr	x0, [sp, #32]
  40ea68:	bl	407d2c <ferror@plt+0x675c>
  40ea6c:	str	x0, [sp, #48]
  40ea70:	ldr	x0, [sp, #72]
  40ea74:	ldr	x2, [sp, #56]
  40ea78:	ldr	x1, [sp, #56]
  40ea7c:	cmp	x2, x0
  40ea80:	csel	x0, x1, x0, cs  // cs = hs, nlast
  40ea84:	str	x0, [sp, #72]
  40ea88:	ldr	x0, [sp, #64]
  40ea8c:	ldr	x2, [sp, #48]
  40ea90:	ldr	x1, [sp, #48]
  40ea94:	cmp	x2, x0
  40ea98:	csel	x0, x1, x0, cs  // cs = hs, nlast
  40ea9c:	str	x0, [sp, #64]
  40eaa0:	ldr	x1, [sp, #64]
  40eaa4:	ldr	x0, [sp, #72]
  40eaa8:	bl	41103c <ferror@plt+0xfa6c>
  40eaac:	mov	x1, #0x1                   	// #1
  40eab0:	bl	41103c <ferror@plt+0xfa6c>
  40eab4:	ldp	x29, x30, [sp], #80
  40eab8:	ret
  40eabc:	stp	x29, x30, [sp, #-80]!
  40eac0:	mov	x29, sp
  40eac4:	str	x19, [sp, #16]
  40eac8:	str	x0, [sp, #56]
  40eacc:	str	x1, [sp, #48]
  40ead0:	str	x2, [sp, #40]
  40ead4:	ldr	x0, [sp, #56]
  40ead8:	ldr	x2, [x0, #8]
  40eadc:	ldr	x0, [sp, #48]
  40eae0:	ldr	x0, [x0, #8]
  40eae4:	mov	x1, x0
  40eae8:	mov	x0, x2
  40eaec:	bl	41103c <ferror@plt+0xfa6c>
  40eaf0:	str	x0, [sp, #72]
  40eaf4:	mov	x1, #0x8                   	// #8
  40eaf8:	ldr	x0, [sp, #40]
  40eafc:	bl	41103c <ferror@plt+0xfa6c>
  40eb00:	mov	x1, x0
  40eb04:	mov	x0, #0xe38f                	// #58255
  40eb08:	movk	x0, #0x8e38, lsl #16
  40eb0c:	movk	x0, #0x38e3, lsl #32
  40eb10:	movk	x0, #0xe38e, lsl #48
  40eb14:	umulh	x0, x1, x0
  40eb18:	lsr	x0, x0, #3
  40eb1c:	str	x0, [sp, #64]
  40eb20:	ldr	x0, [sp, #64]
  40eb24:	ldr	x2, [sp, #72]
  40eb28:	ldr	x1, [sp, #72]
  40eb2c:	cmp	x2, x0
  40eb30:	csel	x0, x1, x0, cs  // cs = hs, nlast
  40eb34:	mov	x1, #0x1                   	// #1
  40eb38:	bl	41103c <ferror@plt+0xfa6c>
  40eb3c:	str	x0, [sp, #64]
  40eb40:	ldr	x0, [sp, #56]
  40eb44:	bl	407d2c <ferror@plt+0x675c>
  40eb48:	mov	x19, x0
  40eb4c:	ldr	x0, [sp, #48]
  40eb50:	bl	407d2c <ferror@plt+0x675c>
  40eb54:	mov	x1, x0
  40eb58:	mov	x0, x19
  40eb5c:	bl	41103c <ferror@plt+0xfa6c>
  40eb60:	ldr	x1, [sp, #64]
  40eb64:	bl	41103c <ferror@plt+0xfa6c>
  40eb68:	str	x0, [sp, #72]
  40eb6c:	ldr	x0, [sp, #72]
  40eb70:	ldr	x19, [sp, #16]
  40eb74:	ldp	x29, x30, [sp], #80
  40eb78:	ret
  40eb7c:	stp	x29, x30, [sp, #-48]!
  40eb80:	mov	x29, sp
  40eb84:	str	x0, [sp, #40]
  40eb88:	str	x1, [sp, #32]
  40eb8c:	str	x2, [sp, #24]
  40eb90:	ldr	x0, [sp, #40]
  40eb94:	ldr	x2, [x0, #24]
  40eb98:	ldr	x0, [sp, #32]
  40eb9c:	ldr	x0, [x0, #24]
  40eba0:	mov	x1, x0
  40eba4:	mov	x0, x2
  40eba8:	bl	41103c <ferror@plt+0xfa6c>
  40ebac:	mov	x1, #0x1                   	// #1
  40ebb0:	bl	41103c <ferror@plt+0xfa6c>
  40ebb4:	ldp	x29, x30, [sp], #48
  40ebb8:	ret
  40ebbc:	sub	sp, sp, #0x20
  40ebc0:	str	x0, [sp, #24]
  40ebc4:	str	x1, [sp, #16]
  40ebc8:	str	x2, [sp, #8]
  40ebcc:	ldr	x0, [sp, #24]
  40ebd0:	ldr	x1, [x0, #24]
  40ebd4:	ldr	x0, [sp, #16]
  40ebd8:	ldr	x0, [x0, #24]
  40ebdc:	add	x1, x1, x0
  40ebe0:	ldr	x0, [sp, #24]
  40ebe4:	ldr	x0, [x0, #8]
  40ebe8:	sub	x1, x1, x0
  40ebec:	ldr	x0, [sp, #16]
  40ebf0:	ldr	x0, [x0, #8]
  40ebf4:	sub	x0, x1, x0
  40ebf8:	add	sp, sp, #0x20
  40ebfc:	ret
  40ec00:	stp	x29, x30, [sp, #-48]!
  40ec04:	mov	x29, sp
  40ec08:	str	x0, [sp, #40]
  40ec0c:	str	x1, [sp, #32]
  40ec10:	str	x2, [sp, #24]
  40ec14:	str	x3, [sp, #16]
  40ec18:	ldr	x2, [sp, #16]
  40ec1c:	ldr	x1, [sp, #32]
  40ec20:	ldr	x0, [sp, #40]
  40ec24:	bl	40ea2c <ferror@plt+0xd45c>
  40ec28:	mov	x5, x0
  40ec2c:	adrp	x0, 409000 <ferror@plt+0x7a30>
  40ec30:	add	x4, x0, #0xb54
  40ec34:	mov	x3, #0x0                   	// #0
  40ec38:	ldr	x2, [sp, #24]
  40ec3c:	ldr	x1, [sp, #32]
  40ec40:	ldr	x0, [sp, #40]
  40ec44:	bl	40c5b8 <ferror@plt+0xafe8>
  40ec48:	ldp	x29, x30, [sp], #48
  40ec4c:	ret
  40ec50:	stp	x29, x30, [sp, #-48]!
  40ec54:	mov	x29, sp
  40ec58:	str	x0, [sp, #40]
  40ec5c:	str	x1, [sp, #32]
  40ec60:	str	x2, [sp, #24]
  40ec64:	str	x3, [sp, #16]
  40ec68:	ldr	x2, [sp, #16]
  40ec6c:	ldr	x1, [sp, #32]
  40ec70:	ldr	x0, [sp, #40]
  40ec74:	bl	40ea2c <ferror@plt+0xd45c>
  40ec78:	mov	x5, x0
  40ec7c:	adrp	x0, 409000 <ferror@plt+0x7a30>
  40ec80:	add	x4, x0, #0xb54
  40ec84:	mov	x3, #0x1                   	// #1
  40ec88:	ldr	x2, [sp, #24]
  40ec8c:	ldr	x1, [sp, #32]
  40ec90:	ldr	x0, [sp, #40]
  40ec94:	bl	40c5b8 <ferror@plt+0xafe8>
  40ec98:	ldp	x29, x30, [sp], #48
  40ec9c:	ret
  40eca0:	stp	x29, x30, [sp, #-48]!
  40eca4:	mov	x29, sp
  40eca8:	str	x0, [sp, #40]
  40ecac:	str	x1, [sp, #32]
  40ecb0:	str	x2, [sp, #24]
  40ecb4:	str	x3, [sp, #16]
  40ecb8:	ldr	x2, [sp, #16]
  40ecbc:	ldr	x1, [sp, #32]
  40ecc0:	ldr	x0, [sp, #40]
  40ecc4:	bl	40eabc <ferror@plt+0xd4ec>
  40ecc8:	mov	x5, x0
  40eccc:	adrp	x0, 40a000 <ferror@plt+0x8a30>
  40ecd0:	add	x4, x0, #0xe90
  40ecd4:	ldr	x3, [sp, #16]
  40ecd8:	ldr	x2, [sp, #24]
  40ecdc:	ldr	x1, [sp, #32]
  40ece0:	ldr	x0, [sp, #40]
  40ece4:	bl	40c5b8 <ferror@plt+0xafe8>
  40ece8:	ldp	x29, x30, [sp], #48
  40ecec:	ret
  40ecf0:	stp	x29, x30, [sp, #-48]!
  40ecf4:	mov	x29, sp
  40ecf8:	str	x0, [sp, #40]
  40ecfc:	str	x1, [sp, #32]
  40ed00:	str	x2, [sp, #24]
  40ed04:	str	x3, [sp, #16]
  40ed08:	ldr	x2, [sp, #16]
  40ed0c:	ldr	x1, [sp, #32]
  40ed10:	ldr	x0, [sp, #40]
  40ed14:	bl	40eabc <ferror@plt+0xd4ec>
  40ed18:	mov	x5, x0
  40ed1c:	adrp	x0, 40b000 <ferror@plt+0x9a30>
  40ed20:	add	x4, x0, #0x914
  40ed24:	ldr	x3, [sp, #16]
  40ed28:	ldr	x2, [sp, #24]
  40ed2c:	ldr	x1, [sp, #32]
  40ed30:	ldr	x0, [sp, #40]
  40ed34:	bl	40c5b8 <ferror@plt+0xafe8>
  40ed38:	ldp	x29, x30, [sp], #48
  40ed3c:	ret
  40ed40:	stp	x29, x30, [sp, #-64]!
  40ed44:	mov	x29, sp
  40ed48:	str	x0, [sp, #40]
  40ed4c:	str	x1, [sp, #32]
  40ed50:	str	x2, [sp, #24]
  40ed54:	str	x3, [sp, #16]
  40ed58:	ldr	x2, [sp, #16]
  40ed5c:	ldr	x1, [sp, #32]
  40ed60:	ldr	x0, [sp, #40]
  40ed64:	bl	40eabc <ferror@plt+0xd4ec>
  40ed68:	str	x0, [sp, #56]
  40ed6c:	ldr	x5, [sp, #56]
  40ed70:	adrp	x0, 40b000 <ferror@plt+0x9a30>
  40ed74:	add	x4, x0, #0xe98
  40ed78:	ldr	x3, [sp, #16]
  40ed7c:	ldr	x2, [sp, #24]
  40ed80:	ldr	x1, [sp, #32]
  40ed84:	ldr	x0, [sp, #40]
  40ed88:	bl	40c5b8 <ferror@plt+0xafe8>
  40ed8c:	ldp	x29, x30, [sp], #64
  40ed90:	ret
  40ed94:	stp	x29, x30, [sp, #-48]!
  40ed98:	mov	x29, sp
  40ed9c:	str	x0, [sp, #40]
  40eda0:	str	x1, [sp, #32]
  40eda4:	str	x2, [sp, #24]
  40eda8:	str	x3, [sp, #16]
  40edac:	ldr	x2, [sp, #16]
  40edb0:	ldr	x1, [sp, #32]
  40edb4:	ldr	x0, [sp, #40]
  40edb8:	bl	40eb7c <ferror@plt+0xd5ac>
  40edbc:	mov	x5, x0
  40edc0:	adrp	x0, 40b000 <ferror@plt+0x9a30>
  40edc4:	add	x4, x0, #0xf38
  40edc8:	ldr	x3, [sp, #16]
  40edcc:	ldr	x2, [sp, #24]
  40edd0:	ldr	x1, [sp, #32]
  40edd4:	ldr	x0, [sp, #40]
  40edd8:	bl	40c5b8 <ferror@plt+0xafe8>
  40eddc:	ldp	x29, x30, [sp], #48
  40ede0:	ret
  40ede4:	stp	x29, x30, [sp, #-64]!
  40ede8:	mov	x29, sp
  40edec:	str	x0, [sp, #40]
  40edf0:	str	x1, [sp, #32]
  40edf4:	str	x2, [sp, #24]
  40edf8:	str	x3, [sp, #16]
  40edfc:	ldr	x2, [sp, #16]
  40ee00:	ldr	x1, [sp, #32]
  40ee04:	ldr	x0, [sp, #40]
  40ee08:	bl	40ebbc <ferror@plt+0xd5ec>
  40ee0c:	str	x0, [sp, #56]
  40ee10:	ldr	x5, [sp, #56]
  40ee14:	adrp	x0, 40c000 <ferror@plt+0xaa30>
  40ee18:	add	x4, x0, #0x410
  40ee1c:	ldr	x3, [sp, #16]
  40ee20:	ldr	x2, [sp, #24]
  40ee24:	ldr	x1, [sp, #32]
  40ee28:	ldr	x0, [sp, #40]
  40ee2c:	bl	40c5b8 <ferror@plt+0xafe8>
  40ee30:	ldp	x29, x30, [sp], #64
  40ee34:	ret
  40ee38:	stp	x29, x30, [sp, #-64]!
  40ee3c:	mov	x29, sp
  40ee40:	str	x0, [sp, #40]
  40ee44:	str	x1, [sp, #32]
  40ee48:	str	x2, [sp, #24]
  40ee4c:	str	x3, [sp, #16]
  40ee50:	ldr	x2, [sp, #16]
  40ee54:	ldr	x1, [sp, #32]
  40ee58:	ldr	x0, [sp, #40]
  40ee5c:	bl	40ebbc <ferror@plt+0xd5ec>
  40ee60:	str	x0, [sp, #56]
  40ee64:	ldr	x5, [sp, #56]
  40ee68:	adrp	x0, 40c000 <ferror@plt+0xaa30>
  40ee6c:	add	x4, x0, #0x4d0
  40ee70:	ldr	x3, [sp, #16]
  40ee74:	ldr	x2, [sp, #24]
  40ee78:	ldr	x1, [sp, #32]
  40ee7c:	ldr	x0, [sp, #40]
  40ee80:	bl	40c5b8 <ferror@plt+0xafe8>
  40ee84:	ldp	x29, x30, [sp], #64
  40ee88:	ret
  40ee8c:	stp	x29, x30, [sp, #-64]!
  40ee90:	mov	x29, sp
  40ee94:	str	x0, [sp, #40]
  40ee98:	str	x1, [sp, #32]
  40ee9c:	str	x2, [sp, #24]
  40eea0:	str	x3, [sp, #16]
  40eea4:	ldr	x2, [sp, #16]
  40eea8:	ldr	x1, [sp, #32]
  40eeac:	ldr	x0, [sp, #40]
  40eeb0:	bl	40ebbc <ferror@plt+0xd5ec>
  40eeb4:	str	x0, [sp, #56]
  40eeb8:	ldr	x5, [sp, #56]
  40eebc:	adrp	x0, 40c000 <ferror@plt+0xaa30>
  40eec0:	add	x4, x0, #0x538
  40eec4:	ldr	x3, [sp, #16]
  40eec8:	ldr	x2, [sp, #24]
  40eecc:	ldr	x1, [sp, #32]
  40eed0:	ldr	x0, [sp, #40]
  40eed4:	bl	40c5b8 <ferror@plt+0xafe8>
  40eed8:	ldp	x29, x30, [sp], #64
  40eedc:	ret
  40eee0:	stp	x29, x30, [sp, #-400]!
  40eee4:	mov	x29, sp
  40eee8:	str	x0, [sp, #40]
  40eeec:	str	x1, [sp, #32]
  40eef0:	str	x2, [sp, #24]
  40eef4:	str	wzr, [sp, #396]
  40eef8:	ldr	x0, [sp, #40]
  40eefc:	ldrb	w0, [x0, #40]
  40ef00:	cmp	w0, #0x0
  40ef04:	b.eq	40ef18 <ferror@plt+0xd948>  // b.none
  40ef08:	mov	x1, #0x0                   	// #0
  40ef0c:	mov	w0, #0x0                   	// #0
  40ef10:	bl	410994 <ferror@plt+0xf3c4>
  40ef14:	b	40f378 <ferror@plt+0xdda8>
  40ef18:	ldr	x0, [sp, #40]
  40ef1c:	ldr	x0, [x0, #16]
  40ef20:	ldr	x1, [sp, #24]
  40ef24:	cmp	x1, x0
  40ef28:	b.cs	40ef38 <ferror@plt+0xd968>  // b.hs, b.nlast
  40ef2c:	ldr	x0, [sp, #40]
  40ef30:	ldr	x0, [x0, #16]
  40ef34:	str	x0, [sp, #24]
  40ef38:	ldr	x0, [sp, #40]
  40ef3c:	bl	407fbc <ferror@plt+0x69ec>
  40ef40:	mov	x1, #0x1                   	// #1
  40ef44:	bl	41103c <ferror@plt+0xfa6c>
  40ef48:	str	x0, [sp, #368]
  40ef4c:	mov	x1, #0x8                   	// #8
  40ef50:	ldr	x0, [sp, #24]
  40ef54:	bl	41103c <ferror@plt+0xfa6c>
  40ef58:	mov	x1, x0
  40ef5c:	mov	x0, #0xe38f                	// #58255
  40ef60:	movk	x0, #0x8e38, lsl #16
  40ef64:	movk	x0, #0x38e3, lsl #32
  40ef68:	movk	x0, #0xe38e, lsl #48
  40ef6c:	umulh	x0, x1, x0
  40ef70:	lsr	x0, x0, #3
  40ef74:	str	x0, [sp, #360]
  40ef78:	ldr	x0, [sp, #40]
  40ef7c:	ldr	x0, [x0, #8]
  40ef80:	ldr	x2, [sp, #360]
  40ef84:	ldr	x1, [sp, #360]
  40ef88:	cmp	x2, x0
  40ef8c:	csel	x2, x1, x0, cs  // cs = hs, nlast
  40ef90:	ldr	x0, [sp, #368]
  40ef94:	lsr	x0, x0, #1
  40ef98:	mov	x1, x0
  40ef9c:	mov	x0, x2
  40efa0:	bl	41103c <ferror@plt+0xfa6c>
  40efa4:	str	x0, [sp, #352]
  40efa8:	mov	x1, #0x1                   	// #1
  40efac:	ldr	x0, [sp, #352]
  40efb0:	bl	41103c <ferror@plt+0xfa6c>
  40efb4:	mov	x1, x0
  40efb8:	ldr	x0, [sp, #32]
  40efbc:	bl	40e424 <ferror@plt+0xce54>
  40efc0:	ldr	x0, [sp, #40]
  40efc4:	ldr	x0, [x0, #24]
  40efc8:	cmp	x0, #0x0
  40efcc:	b.ne	40efe4 <ferror@plt+0xda14>  // b.any
  40efd0:	ldr	x1, [sp, #24]
  40efd4:	ldr	x0, [sp, #32]
  40efd8:	bl	407de4 <ferror@plt+0x6814>
  40efdc:	mov	w0, #0x0                   	// #0
  40efe0:	b	40f378 <ferror@plt+0xdda8>
  40efe4:	ldr	x0, [sp, #40]
  40efe8:	ldr	x0, [x0, #24]
  40efec:	cmp	x0, #0x1
  40eff0:	b.ne	40f034 <ferror@plt+0xda64>  // b.any
  40eff4:	ldr	x0, [sp, #40]
  40eff8:	ldr	x0, [x0, #8]
  40effc:	cmp	x0, #0x0
  40f000:	b.ne	40f034 <ferror@plt+0xda64>  // b.any
  40f004:	ldr	x0, [sp, #40]
  40f008:	ldr	x0, [x0]
  40f00c:	ldr	w0, [x0]
  40f010:	cmp	w0, #0x1
  40f014:	b.ne	40f034 <ferror@plt+0xda64>  // b.any
  40f018:	ldr	x0, [sp, #32]
  40f01c:	bl	407e4c <ferror@plt+0x687c>
  40f020:	ldr	x1, [sp, #24]
  40f024:	ldr	x0, [sp, #32]
  40f028:	bl	408e68 <ferror@plt+0x7898>
  40f02c:	mov	w0, #0x0                   	// #0
  40f030:	b	40f378 <ferror@plt+0xdda8>
  40f034:	mov	x1, #0x8                   	// #8
  40f038:	ldr	x0, [sp, #24]
  40f03c:	bl	41103c <ferror@plt+0xfa6c>
  40f040:	mov	x1, x0
  40f044:	mov	x0, #0xe38f                	// #58255
  40f048:	movk	x0, #0x8e38, lsl #16
  40f04c:	movk	x0, #0x38e3, lsl #32
  40f050:	movk	x0, #0xe38e, lsl #48
  40f054:	umulh	x0, x1, x0
  40f058:	lsr	x0, x0, #3
  40f05c:	str	x0, [sp, #360]
  40f060:	ldr	x0, [sp, #40]
  40f064:	ldr	x0, [x0, #8]
  40f068:	ldr	x2, [sp, #360]
  40f06c:	ldr	x1, [sp, #360]
  40f070:	cmp	x2, x0
  40f074:	csel	x0, x1, x0, cs  // cs = hs, nlast
  40f078:	str	x0, [sp, #360]
  40f07c:	ldr	x0, [sp, #40]
  40f080:	ldr	x0, [x0, #24]
  40f084:	ldr	x1, [sp, #360]
  40f088:	bl	41103c <ferror@plt+0xfa6c>
  40f08c:	str	x0, [sp, #368]
  40f090:	add	x0, sp, #0x100
  40f094:	ldr	x1, [sp, #368]
  40f098:	bl	40e424 <ferror@plt+0xce54>
  40f09c:	add	x0, sp, #0xd0
  40f0a0:	ldr	x1, [sp, #368]
  40f0a4:	bl	40e424 <ferror@plt+0xce54>
  40f0a8:	add	x1, sp, #0x38
  40f0ac:	add	x0, sp, #0xa0
  40f0b0:	mov	x2, #0x1                   	// #1
  40f0b4:	bl	40e3e4 <ferror@plt+0xce14>
  40f0b8:	add	x0, sp, #0xa0
  40f0bc:	bl	407e4c <ferror@plt+0x687c>
  40f0c0:	ldr	x0, [sp, #160]
  40f0c4:	mov	w1, #0x6500                	// #25856
  40f0c8:	movk	w1, #0x1dcd, lsl #16
  40f0cc:	str	w1, [x0]
  40f0d0:	mov	x0, #0x1                   	// #1
  40f0d4:	str	x0, [sp, #184]
  40f0d8:	mov	x0, #0x1                   	// #1
  40f0dc:	str	x0, [sp, #168]
  40f0e0:	mov	x0, #0x1                   	// #1
  40f0e4:	str	x0, [sp, #176]
  40f0e8:	add	x0, sp, #0x70
  40f0ec:	ldr	x1, [sp, #368]
  40f0f0:	bl	40e424 <ferror@plt+0xce54>
  40f0f4:	add	x0, sp, #0x40
  40f0f8:	ldr	x1, [sp, #368]
  40f0fc:	bl	40e424 <ferror@plt+0xce54>
  40f100:	add	x0, sp, #0x100
  40f104:	str	x0, [sp, #384]
  40f108:	add	x0, sp, #0xd0
  40f10c:	str	x0, [sp, #376]
  40f110:	ldr	x0, [sp, #384]
  40f114:	bl	407e4c <ferror@plt+0x687c>
  40f118:	ldr	x0, [sp, #40]
  40f11c:	bl	407fbc <ferror@plt+0x69ec>
  40f120:	str	x0, [sp, #344]
  40f124:	ldr	x0, [sp, #344]
  40f128:	cmp	x0, #0x0
  40f12c:	b.eq	40f19c <ferror@plt+0xdbcc>  // b.none
  40f130:	ldr	x0, [sp, #344]
  40f134:	and	x0, x0, #0x1
  40f138:	cmp	x0, #0x0
  40f13c:	b.eq	40f154 <ferror@plt+0xdb84>  // b.none
  40f140:	ldr	x0, [sp, #384]
  40f144:	ldr	x0, [x0]
  40f148:	mov	w1, #0x2                   	// #2
  40f14c:	str	w1, [x0]
  40f150:	b	40f164 <ferror@plt+0xdb94>
  40f154:	ldr	x0, [sp, #384]
  40f158:	ldr	x0, [x0]
  40f15c:	mov	w1, #0x6                   	// #6
  40f160:	str	w1, [x0]
  40f164:	ldr	x0, [sp, #344]
  40f168:	add	x0, x0, #0x1
  40f16c:	and	x0, x0, #0xfffffffffffffffe
  40f170:	sub	x0, x0, #0x2
  40f174:	str	x0, [sp, #344]
  40f178:	ldr	x0, [sp, #344]
  40f17c:	lsr	x0, x0, #1
  40f180:	mov	x1, x0
  40f184:	ldr	x0, [sp, #384]
  40f188:	bl	4093e8 <ferror@plt+0x7e18>
  40f18c:	str	w0, [sp, #396]
  40f190:	ldr	w0, [sp, #396]
  40f194:	cmp	w0, #0x0
  40f198:	b.ne	40f31c <ferror@plt+0xdd4c>  // b.any
  40f19c:	str	xzr, [sp, #336]
  40f1a0:	ldr	x0, [sp, #336]
  40f1a4:	str	x0, [sp, #328]
  40f1a8:	ldr	x0, [sp, #328]
  40f1ac:	str	x0, [sp, #320]
  40f1b0:	ldr	x0, [sp, #384]
  40f1b4:	ldr	x1, [sp, #320]
  40f1b8:	str	x1, [x0, #8]
  40f1bc:	ldr	x0, [sp, #384]
  40f1c0:	ldr	x1, [x0, #8]
  40f1c4:	ldr	x0, [sp, #384]
  40f1c8:	str	x1, [x0, #16]
  40f1cc:	ldr	x0, [sp, #24]
  40f1d0:	add	x0, x0, #0xb
  40f1d4:	str	x0, [sp, #312]
  40f1d8:	b	40f26c <ferror@plt+0xdc9c>
  40f1dc:	add	x0, sp, #0x70
  40f1e0:	ldr	x3, [sp, #312]
  40f1e4:	mov	x2, x0
  40f1e8:	ldr	x1, [sp, #384]
  40f1ec:	ldr	x0, [sp, #40]
  40f1f0:	bl	40ecf0 <ferror@plt+0xd720>
  40f1f4:	str	w0, [sp, #396]
  40f1f8:	ldr	w0, [sp, #396]
  40f1fc:	cmp	w0, #0x0
  40f200:	b.ne	40f324 <ferror@plt+0xdd54>  // b.any
  40f204:	add	x1, sp, #0x40
  40f208:	add	x0, sp, #0x70
  40f20c:	ldr	x3, [sp, #312]
  40f210:	mov	x2, x1
  40f214:	mov	x1, x0
  40f218:	ldr	x0, [sp, #384]
  40f21c:	bl	40ec00 <ferror@plt+0xd630>
  40f220:	str	w0, [sp, #396]
  40f224:	ldr	w0, [sp, #396]
  40f228:	cmp	w0, #0x0
  40f22c:	b.ne	40f32c <ferror@plt+0xdd5c>  // b.any
  40f230:	add	x1, sp, #0xa0
  40f234:	add	x0, sp, #0x40
  40f238:	ldr	x3, [sp, #312]
  40f23c:	ldr	x2, [sp, #376]
  40f240:	bl	40eca0 <ferror@plt+0xd6d0>
  40f244:	str	w0, [sp, #396]
  40f248:	ldr	w0, [sp, #396]
  40f24c:	cmp	w0, #0x0
  40f250:	b.ne	40f334 <ferror@plt+0xdd64>  // b.any
  40f254:	ldr	x0, [sp, #384]
  40f258:	str	x0, [sp, #304]
  40f25c:	ldr	x0, [sp, #376]
  40f260:	str	x0, [sp, #384]
  40f264:	ldr	x0, [sp, #304]
  40f268:	str	x0, [sp, #376]
  40f26c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40f270:	add	x0, x0, #0x250
  40f274:	ldr	x0, [x0]
  40f278:	ldr	w1, [x0, #1128]
  40f27c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40f280:	add	x0, x0, #0x250
  40f284:	ldr	x0, [x0]
  40f288:	ldr	w0, [x0, #1132]
  40f28c:	cmp	w1, w0
  40f290:	b.ne	40f2a8 <ferror@plt+0xdcd8>  // b.any
  40f294:	ldr	x1, [sp, #384]
  40f298:	ldr	x0, [sp, #376]
  40f29c:	bl	4088f4 <ferror@plt+0x7324>
  40f2a0:	cmp	x0, #0x0
  40f2a4:	b.ne	40f1dc <ferror@plt+0xdc0c>  // b.any
  40f2a8:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40f2ac:	add	x0, x0, #0x250
  40f2b0:	ldr	x0, [x0]
  40f2b4:	ldr	w1, [x0, #1128]
  40f2b8:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40f2bc:	add	x0, x0, #0x250
  40f2c0:	ldr	x0, [x0]
  40f2c4:	ldr	w0, [x0, #1132]
  40f2c8:	cmp	w1, w0
  40f2cc:	b.eq	40f2dc <ferror@plt+0xdd0c>  // b.none
  40f2d0:	mov	w0, #0x8                   	// #8
  40f2d4:	str	w0, [sp, #396]
  40f2d8:	b	40f340 <ferror@plt+0xdd70>
  40f2dc:	ldr	x1, [sp, #384]
  40f2e0:	ldr	x0, [sp, #32]
  40f2e4:	bl	40e498 <ferror@plt+0xcec8>
  40f2e8:	ldr	x0, [sp, #32]
  40f2ec:	ldr	x0, [x0, #16]
  40f2f0:	ldr	x1, [sp, #24]
  40f2f4:	cmp	x1, x0
  40f2f8:	b.cs	40f33c <ferror@plt+0xdd6c>  // b.hs, b.nlast
  40f2fc:	ldr	x0, [sp, #32]
  40f300:	ldr	x1, [x0, #16]
  40f304:	ldr	x0, [sp, #24]
  40f308:	sub	x0, x1, x0
  40f30c:	mov	x1, x0
  40f310:	ldr	x0, [sp, #32]
  40f314:	bl	408c90 <ferror@plt+0x76c0>
  40f318:	b	40f340 <ferror@plt+0xdd70>
  40f31c:	nop
  40f320:	b	40f340 <ferror@plt+0xdd70>
  40f324:	nop
  40f328:	b	40f340 <ferror@plt+0xdd70>
  40f32c:	nop
  40f330:	b	40f340 <ferror@plt+0xdd70>
  40f334:	nop
  40f338:	b	40f340 <ferror@plt+0xdd70>
  40f33c:	nop
  40f340:	ldr	w0, [sp, #396]
  40f344:	cmp	w0, #0x0
  40f348:	b.eq	40f354 <ferror@plt+0xdd84>  // b.none
  40f34c:	ldr	x0, [sp, #32]
  40f350:	bl	40e474 <ferror@plt+0xcea4>
  40f354:	add	x0, sp, #0x40
  40f358:	bl	40e474 <ferror@plt+0xcea4>
  40f35c:	add	x0, sp, #0x70
  40f360:	bl	40e474 <ferror@plt+0xcea4>
  40f364:	add	x0, sp, #0xd0
  40f368:	bl	40e474 <ferror@plt+0xcea4>
  40f36c:	add	x0, sp, #0x100
  40f370:	bl	40e474 <ferror@plt+0xcea4>
  40f374:	ldr	w0, [sp, #396]
  40f378:	ldp	x29, x30, [sp], #400
  40f37c:	ret
  40f380:	stp	x29, x30, [sp, #-160]!
  40f384:	mov	x29, sp
  40f388:	str	x0, [sp, #56]
  40f38c:	str	x1, [sp, #48]
  40f390:	str	x2, [sp, #40]
  40f394:	str	x3, [sp, #32]
  40f398:	str	x4, [sp, #24]
  40f39c:	strb	wzr, [sp, #143]
  40f3a0:	ldr	x0, [sp, #56]
  40f3a4:	ldr	x1, [x0, #16]
  40f3a8:	ldr	x0, [sp, #48]
  40f3ac:	ldr	x2, [x0, #16]
  40f3b0:	ldr	x0, [sp, #24]
  40f3b4:	add	x0, x2, x0
  40f3b8:	cmp	x1, x0
  40f3bc:	csel	x0, x1, x0, cs  // cs = hs, nlast
  40f3c0:	str	x0, [sp, #128]
  40f3c4:	ldr	x2, [sp, #128]
  40f3c8:	ldr	x1, [sp, #48]
  40f3cc:	ldr	x0, [sp, #56]
  40f3d0:	bl	40eabc <ferror@plt+0xd4ec>
  40f3d4:	str	x0, [sp, #120]
  40f3d8:	ldr	x1, [sp, #40]
  40f3dc:	ldr	x0, [sp, #56]
  40f3e0:	cmp	x1, x0
  40f3e4:	b.ne	40f418 <ferror@plt+0xde48>  // b.any
  40f3e8:	add	x0, sp, #0x48
  40f3ec:	mov	x2, #0x30                  	// #48
  40f3f0:	ldr	x1, [sp, #40]
  40f3f4:	bl	401270 <memcpy@plt>
  40f3f8:	add	x0, sp, #0x48
  40f3fc:	str	x0, [sp, #144]
  40f400:	ldr	x1, [sp, #120]
  40f404:	ldr	x0, [sp, #40]
  40f408:	bl	40e424 <ferror@plt+0xce54>
  40f40c:	mov	w0, #0x1                   	// #1
  40f410:	strb	w0, [sp, #143]
  40f414:	b	40f42c <ferror@plt+0xde5c>
  40f418:	ldr	x0, [sp, #56]
  40f41c:	str	x0, [sp, #144]
  40f420:	ldr	x1, [sp, #120]
  40f424:	ldr	x0, [sp, #40]
  40f428:	bl	407d68 <ferror@plt+0x6798>
  40f42c:	ldr	x0, [sp, #56]
  40f430:	ldr	x0, [x0, #24]
  40f434:	cmp	x0, #0x0
  40f438:	b.eq	40f4d4 <ferror@plt+0xdf04>  // b.none
  40f43c:	ldr	x0, [sp, #56]
  40f440:	ldr	x0, [x0, #8]
  40f444:	cmp	x0, #0x0
  40f448:	b.ne	40f4d4 <ferror@plt+0xdf04>  // b.any
  40f44c:	ldr	x0, [sp, #48]
  40f450:	ldr	x0, [x0, #8]
  40f454:	cmp	x0, #0x0
  40f458:	b.ne	40f4d4 <ferror@plt+0xdf04>  // b.any
  40f45c:	ldr	x0, [sp, #48]
  40f460:	ldr	x0, [x0, #24]
  40f464:	cmp	x0, #0x1
  40f468:	b.ne	40f4d4 <ferror@plt+0xdf04>  // b.any
  40f46c:	ldr	x0, [sp, #24]
  40f470:	cmp	x0, #0x0
  40f474:	b.ne	40f4d4 <ferror@plt+0xdf04>  // b.any
  40f478:	ldr	x0, [sp, #48]
  40f47c:	ldr	x0, [x0]
  40f480:	ldr	w0, [x0]
  40f484:	sxtw	x0, w0
  40f488:	add	x1, sp, #0x40
  40f48c:	mov	x3, x1
  40f490:	ldr	x2, [sp, #40]
  40f494:	mov	x1, x0
  40f498:	ldr	x0, [sp, #144]
  40f49c:	bl	4086a4 <ferror@plt+0x70d4>
  40f4a0:	str	w0, [sp, #156]
  40f4a4:	ldr	x1, [sp, #64]
  40f4a8:	ldr	x0, [sp, #32]
  40f4ac:	ldr	x0, [x0]
  40f4b0:	str	w1, [x0]
  40f4b4:	ldr	x0, [sp, #64]
  40f4b8:	cmp	x0, #0x0
  40f4bc:	cset	w0, ne  // ne = any
  40f4c0:	and	w0, w0, #0xff
  40f4c4:	and	x1, x0, #0xff
  40f4c8:	ldr	x0, [sp, #32]
  40f4cc:	str	x1, [x0, #24]
  40f4d0:	b	40f4f4 <ferror@plt+0xdf24>
  40f4d4:	ldr	x5, [sp, #128]
  40f4d8:	ldr	x4, [sp, #24]
  40f4dc:	ldr	x3, [sp, #32]
  40f4e0:	ldr	x2, [sp, #40]
  40f4e4:	ldr	x1, [sp, #48]
  40f4e8:	ldr	x0, [sp, #144]
  40f4ec:	bl	40bcc0 <ferror@plt+0xa6f0>
  40f4f0:	str	w0, [sp, #156]
  40f4f4:	ldrb	w0, [sp, #143]
  40f4f8:	cmp	w0, #0x0
  40f4fc:	b.eq	40f508 <ferror@plt+0xdf38>  // b.none
  40f500:	add	x0, sp, #0x48
  40f504:	bl	40e474 <ferror@plt+0xcea4>
  40f508:	ldr	w0, [sp, #156]
  40f50c:	ldp	x29, x30, [sp], #160
  40f510:	ret
  40f514:	stp	x29, x30, [sp, #-256]!
  40f518:	mov	x29, sp
  40f51c:	str	x0, [sp, #40]
  40f520:	str	x1, [sp, #32]
  40f524:	str	x2, [sp, #24]
  40f528:	str	x3, [sp, #16]
  40f52c:	ldr	x0, [sp, #24]
  40f530:	ldr	x0, [x0, #24]
  40f534:	cmp	x0, #0x0
  40f538:	b.ne	40f54c <ferror@plt+0xdf7c>  // b.any
  40f53c:	mov	x1, #0x0                   	// #0
  40f540:	mov	w0, #0x3                   	// #3
  40f544:	bl	410994 <ferror@plt+0xf3c4>
  40f548:	b	40f80c <ferror@plt+0xe23c>
  40f54c:	ldr	x0, [sp, #32]
  40f550:	ldrb	w0, [x0, #40]
  40f554:	cmp	w0, #0x0
  40f558:	b.eq	40f56c <ferror@plt+0xdf9c>  // b.none
  40f55c:	mov	x1, #0x0                   	// #0
  40f560:	mov	w0, #0x0                   	// #0
  40f564:	bl	410994 <ferror@plt+0xf3c4>
  40f568:	b	40f80c <ferror@plt+0xe23c>
  40f56c:	ldr	x0, [sp, #40]
  40f570:	ldr	x0, [x0, #8]
  40f574:	cmp	x0, #0x0
  40f578:	b.ne	40f59c <ferror@plt+0xdfcc>  // b.any
  40f57c:	ldr	x0, [sp, #32]
  40f580:	ldr	x0, [x0, #8]
  40f584:	cmp	x0, #0x0
  40f588:	b.ne	40f59c <ferror@plt+0xdfcc>  // b.any
  40f58c:	ldr	x0, [sp, #24]
  40f590:	ldr	x0, [x0, #8]
  40f594:	cmp	x0, #0x0
  40f598:	b.eq	40f5ac <ferror@plt+0xdfdc>  // b.none
  40f59c:	mov	x1, #0x0                   	// #0
  40f5a0:	mov	w0, #0x1                   	// #1
  40f5a4:	bl	410994 <ferror@plt+0xf3c4>
  40f5a8:	b	40f80c <ferror@plt+0xe23c>
  40f5ac:	ldr	x0, [sp, #24]
  40f5b0:	ldr	x0, [x0, #24]
  40f5b4:	mov	x1, x0
  40f5b8:	ldr	x0, [sp, #16]
  40f5bc:	bl	407d68 <ferror@plt+0x6798>
  40f5c0:	ldr	x0, [sp, #24]
  40f5c4:	ldr	x1, [x0, #24]
  40f5c8:	add	x0, sp, #0xc8
  40f5cc:	bl	40e424 <ferror@plt+0xce54>
  40f5d0:	add	x1, sp, #0x30
  40f5d4:	add	x0, sp, #0x68
  40f5d8:	mov	x2, #0x2                   	// #2
  40f5dc:	bl	40e3e4 <ferror@plt+0xce14>
  40f5e0:	ldr	x0, [sp, #32]
  40f5e4:	ldr	x0, [x0, #24]
  40f5e8:	add	x1, x0, #0x1
  40f5ec:	add	x0, sp, #0x38
  40f5f0:	bl	40e424 <ferror@plt+0xce54>
  40f5f4:	add	x0, sp, #0x68
  40f5f8:	bl	407e4c <ferror@plt+0x687c>
  40f5fc:	ldr	x0, [sp, #104]
  40f600:	mov	w1, #0x2                   	// #2
  40f604:	str	w1, [x0]
  40f608:	ldr	x0, [sp, #16]
  40f60c:	bl	407e4c <ferror@plt+0x687c>
  40f610:	add	x0, sp, #0xc8
  40f614:	mov	x3, #0x0                   	// #0
  40f618:	mov	x2, x0
  40f61c:	ldr	x1, [sp, #24]
  40f620:	ldr	x0, [sp, #40]
  40f624:	bl	40be98 <ferror@plt+0xa8c8>
  40f628:	str	w0, [sp, #252]
  40f62c:	ldr	w0, [sp, #252]
  40f630:	cmp	w0, #0x0
  40f634:	b.ne	40f7f4 <ferror@plt+0xe224>  // b.any
  40f638:	add	x0, sp, #0x98
  40f63c:	ldr	x1, [sp, #32]
  40f640:	bl	40e544 <ferror@plt+0xcf74>
  40f644:	b	40f748 <ferror@plt+0xe178>
  40f648:	add	x3, sp, #0x38
  40f64c:	add	x2, sp, #0x98
  40f650:	add	x1, sp, #0x68
  40f654:	add	x0, sp, #0x98
  40f658:	mov	x4, #0x0                   	// #0
  40f65c:	bl	40f380 <ferror@plt+0xddb0>
  40f660:	str	w0, [sp, #252]
  40f664:	ldr	w0, [sp, #252]
  40f668:	cmp	w0, #0x0
  40f66c:	b.ne	40f7bc <ferror@plt+0xe1ec>  // b.any
  40f670:	ldr	x0, [sp, #80]
  40f674:	cmp	x0, #0x1
  40f678:	b.ne	40f6fc <ferror@plt+0xe12c>  // b.any
  40f67c:	ldr	x0, [sp, #64]
  40f680:	cmp	x0, #0x0
  40f684:	b.ne	40f6fc <ferror@plt+0xe12c>  // b.any
  40f688:	ldr	x0, [sp, #56]
  40f68c:	ldr	w0, [x0]
  40f690:	cmp	w0, #0x1
  40f694:	b.ne	40f6fc <ferror@plt+0xe12c>  // b.any
  40f698:	ldrb	w0, [sp, #96]
  40f69c:	eor	w0, w0, #0x1
  40f6a0:	and	w0, w0, #0xff
  40f6a4:	cmp	w0, #0x0
  40f6a8:	b.eq	40f6fc <ferror@plt+0xe12c>  // b.none
  40f6ac:	add	x1, sp, #0x38
  40f6b0:	add	x0, sp, #0xc8
  40f6b4:	mov	x3, #0x0                   	// #0
  40f6b8:	mov	x2, x1
  40f6bc:	mov	x1, x0
  40f6c0:	ldr	x0, [sp, #16]
  40f6c4:	bl	40eca0 <ferror@plt+0xd6d0>
  40f6c8:	str	w0, [sp, #252]
  40f6cc:	ldr	w0, [sp, #252]
  40f6d0:	cmp	w0, #0x0
  40f6d4:	b.ne	40f7c4 <ferror@plt+0xe1f4>  // b.any
  40f6d8:	add	x0, sp, #0x38
  40f6dc:	mov	x3, #0x0                   	// #0
  40f6e0:	ldr	x2, [sp, #16]
  40f6e4:	ldr	x1, [sp, #24]
  40f6e8:	bl	40be98 <ferror@plt+0xa8c8>
  40f6ec:	str	w0, [sp, #252]
  40f6f0:	ldr	w0, [sp, #252]
  40f6f4:	cmp	w0, #0x0
  40f6f8:	b.ne	40f7cc <ferror@plt+0xe1fc>  // b.any
  40f6fc:	add	x2, sp, #0x38
  40f700:	add	x1, sp, #0xc8
  40f704:	add	x0, sp, #0xc8
  40f708:	mov	x3, #0x0                   	// #0
  40f70c:	bl	40eca0 <ferror@plt+0xd6d0>
  40f710:	str	w0, [sp, #252]
  40f714:	ldr	w0, [sp, #252]
  40f718:	cmp	w0, #0x0
  40f71c:	b.ne	40f7d4 <ferror@plt+0xe204>  // b.any
  40f720:	add	x1, sp, #0xc8
  40f724:	add	x0, sp, #0x38
  40f728:	mov	x3, #0x0                   	// #0
  40f72c:	mov	x2, x1
  40f730:	ldr	x1, [sp, #24]
  40f734:	bl	40be98 <ferror@plt+0xa8c8>
  40f738:	str	w0, [sp, #252]
  40f73c:	ldr	w0, [sp, #252]
  40f740:	cmp	w0, #0x0
  40f744:	b.ne	40f7dc <ferror@plt+0xe20c>  // b.any
  40f748:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40f74c:	add	x0, x0, #0x250
  40f750:	ldr	x0, [x0]
  40f754:	ldr	w1, [x0, #1128]
  40f758:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40f75c:	add	x0, x0, #0x250
  40f760:	ldr	x0, [x0]
  40f764:	ldr	w0, [x0, #1132]
  40f768:	cmp	w1, w0
  40f76c:	b.ne	40f77c <ferror@plt+0xe1ac>  // b.any
  40f770:	ldr	x0, [sp, #176]
  40f774:	cmp	x0, #0x0
  40f778:	b.ne	40f648 <ferror@plt+0xe078>  // b.any
  40f77c:	ldr	w0, [sp, #252]
  40f780:	cmp	w0, #0x0
  40f784:	b.ne	40f7e4 <ferror@plt+0xe214>  // b.any
  40f788:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40f78c:	add	x0, x0, #0x250
  40f790:	ldr	x0, [x0]
  40f794:	ldr	w1, [x0, #1128]
  40f798:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40f79c:	add	x0, x0, #0x250
  40f7a0:	ldr	x0, [x0]
  40f7a4:	ldr	w0, [x0, #1132]
  40f7a8:	cmp	w1, w0
  40f7ac:	b.eq	40f7e4 <ferror@plt+0xe214>  // b.none
  40f7b0:	mov	w0, #0x8                   	// #8
  40f7b4:	str	w0, [sp, #252]
  40f7b8:	b	40f7e8 <ferror@plt+0xe218>
  40f7bc:	nop
  40f7c0:	b	40f7e8 <ferror@plt+0xe218>
  40f7c4:	nop
  40f7c8:	b	40f7e8 <ferror@plt+0xe218>
  40f7cc:	nop
  40f7d0:	b	40f7e8 <ferror@plt+0xe218>
  40f7d4:	nop
  40f7d8:	b	40f7e8 <ferror@plt+0xe218>
  40f7dc:	nop
  40f7e0:	b	40f7e8 <ferror@plt+0xe218>
  40f7e4:	nop
  40f7e8:	add	x0, sp, #0x98
  40f7ec:	bl	40e474 <ferror@plt+0xcea4>
  40f7f0:	b	40f7f8 <ferror@plt+0xe228>
  40f7f4:	nop
  40f7f8:	add	x0, sp, #0x38
  40f7fc:	bl	40e474 <ferror@plt+0xcea4>
  40f800:	add	x0, sp, #0xc8
  40f804:	bl	40e474 <ferror@plt+0xcea4>
  40f808:	ldr	w0, [sp, #252]
  40f80c:	ldp	x29, x30, [sp], #256
  40f810:	ret
  40f814:	stp	x29, x30, [sp, #-32]!
  40f818:	mov	x29, sp
  40f81c:	str	x0, [sp, #24]
  40f820:	str	x1, [sp, #16]
  40f824:	ldr	x0, [sp, #24]
  40f828:	ldr	x2, [x0]
  40f82c:	ldr	x0, [sp, #16]
  40f830:	ldr	x0, [x0]
  40f834:	mov	x1, x0
  40f838:	mov	x0, x2
  40f83c:	bl	401480 <strcmp@plt>
  40f840:	ldp	x29, x30, [sp], #32
  40f844:	ret
  40f848:	stp	x29, x30, [sp, #-32]!
  40f84c:	mov	x29, sp
  40f850:	str	x0, [sp, #24]
  40f854:	ldr	x0, [sp, #24]
  40f858:	ldr	x0, [x0]
  40f85c:	bl	4014b0 <free@plt>
  40f860:	nop
  40f864:	ldp	x29, x30, [sp], #32
  40f868:	ret
  40f86c:	stp	x29, x30, [sp, #-48]!
  40f870:	mov	x29, sp
  40f874:	str	x0, [sp, #24]
  40f878:	ldr	x0, [sp, #24]
  40f87c:	str	x0, [sp, #40]
  40f880:	ldr	x0, [sp, #40]
  40f884:	ldr	x0, [x0]
  40f888:	bl	4014b0 <free@plt>
  40f88c:	ldr	x0, [sp, #40]
  40f890:	add	x0, x0, #0x10
  40f894:	bl	40e474 <ferror@plt+0xcea4>
  40f898:	nop
  40f89c:	ldp	x29, x30, [sp], #48
  40f8a0:	ret
  40f8a4:	stp	x29, x30, [sp, #-112]!
  40f8a8:	mov	x29, sp
  40f8ac:	str	x0, [sp, #56]
  40f8b0:	str	x1, [sp, #48]
  40f8b4:	str	x2, [sp, #40]
  40f8b8:	str	w3, [sp, #36]
  40f8bc:	str	x4, [sp, #24]
  40f8c0:	ldr	w0, [sp, #36]
  40f8c4:	cmp	w0, #0x0
  40f8c8:	cset	w0, eq  // eq = none
  40f8cc:	and	w0, w0, #0xff
  40f8d0:	mov	w2, w0
  40f8d4:	ldr	x1, [sp, #40]
  40f8d8:	ldr	x0, [sp, #48]
  40f8dc:	bl	401a74 <ferror@plt+0x4a4>
  40f8e0:	str	x0, [sp, #96]
  40f8e4:	str	xzr, [sp, #104]
  40f8e8:	b	40f974 <ferror@plt+0xe3a4>
  40f8ec:	ldr	x0, [sp, #56]
  40f8f0:	add	x0, x0, #0x50
  40f8f4:	ldr	x1, [sp, #104]
  40f8f8:	bl	410594 <ferror@plt+0xefc4>
  40f8fc:	str	x0, [sp, #88]
  40f900:	ldr	x0, [sp, #88]
  40f904:	ldr	x0, [x0]
  40f908:	ldr	x1, [sp, #96]
  40f90c:	cmp	x1, x0
  40f910:	b.ne	40f968 <ferror@plt+0xe398>  // b.any
  40f914:	ldr	x0, [sp, #88]
  40f918:	ldr	x0, [x0, #8]
  40f91c:	mov	w1, w0
  40f920:	ldr	w0, [sp, #36]
  40f924:	cmp	w0, w1
  40f928:	b.ne	40f968 <ferror@plt+0xe398>  // b.any
  40f92c:	ldr	w0, [sp, #36]
  40f930:	cmp	w0, #0x1
  40f934:	b.ne	40f944 <ferror@plt+0xe374>  // b.any
  40f938:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  40f93c:	add	x0, x0, #0x418
  40f940:	b	40f94c <ferror@plt+0xe37c>
  40f944:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  40f948:	add	x0, x0, #0x420
  40f94c:	str	x0, [sp, #80]
  40f950:	ldr	x3, [sp, #80]
  40f954:	ldr	x2, [sp, #40]
  40f958:	ldr	x1, [sp, #24]
  40f95c:	mov	w0, #0x1f                  	// #31
  40f960:	bl	410994 <ferror@plt+0xf3c4>
  40f964:	b	40f9ac <ferror@plt+0xe3dc>
  40f968:	ldr	x0, [sp, #104]
  40f96c:	add	x0, x0, #0x1
  40f970:	str	x0, [sp, #104]
  40f974:	ldr	x0, [sp, #56]
  40f978:	ldr	x0, [x0, #88]
  40f97c:	ldr	x1, [sp, #104]
  40f980:	cmp	x1, x0
  40f984:	b.cc	40f8ec <ferror@plt+0xe31c>  // b.lo, b.ul, b.last
  40f988:	ldr	x0, [sp, #96]
  40f98c:	str	x0, [sp, #64]
  40f990:	ldr	w0, [sp, #36]
  40f994:	str	x0, [sp, #72]
  40f998:	ldr	x0, [sp, #56]
  40f99c:	add	x0, x0, #0x50
  40f9a0:	add	x1, sp, #0x40
  40f9a4:	bl	4101ac <ferror@plt+0xebdc>
  40f9a8:	mov	w0, #0x0                   	// #0
  40f9ac:	ldp	x29, x30, [sp], #112
  40f9b0:	ret
  40f9b4:	stp	x29, x30, [sp, #-32]!
  40f9b8:	mov	x29, sp
  40f9bc:	str	x0, [sp, #24]
  40f9c0:	str	x1, [sp, #16]
  40f9c4:	ldr	x0, [sp, #24]
  40f9c8:	mov	x2, #0x0                   	// #0
  40f9cc:	mov	x1, #0x1                   	// #1
  40f9d0:	bl	40ff74 <ferror@plt+0xe9a4>
  40f9d4:	ldr	x0, [sp, #24]
  40f9d8:	add	x3, x0, #0x80
  40f9dc:	adrp	x0, 40f000 <ferror@plt+0xda30>
  40f9e0:	add	x2, x0, #0x848
  40f9e4:	mov	x1, #0x8                   	// #8
  40f9e8:	mov	x0, x3
  40f9ec:	bl	40ff74 <ferror@plt+0xe9a4>
  40f9f0:	ldr	x0, [sp, #24]
  40f9f4:	add	x3, x0, #0xa8
  40f9f8:	adrp	x0, 40f000 <ferror@plt+0xda30>
  40f9fc:	add	x2, x0, #0x86c
  40fa00:	mov	x1, #0x40                  	// #64
  40fa04:	mov	x0, x3
  40fa08:	bl	40ff74 <ferror@plt+0xe9a4>
  40fa0c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40fa10:	add	x0, x0, #0x250
  40fa14:	ldr	x0, [x0]
  40fa18:	ldr	x0, [x0, #1248]
  40fa1c:	ldrb	w0, [x0]
  40fa20:	cmp	w0, #0x64
  40fa24:	b.eq	40fa60 <ferror@plt+0xe490>  // b.none
  40fa28:	ldr	x0, [sp, #24]
  40fa2c:	add	x0, x0, #0x50
  40fa30:	mov	x2, #0x0                   	// #0
  40fa34:	mov	x1, #0x10                  	// #16
  40fa38:	bl	40ff74 <ferror@plt+0xe9a4>
  40fa3c:	ldr	x0, [sp, #24]
  40fa40:	add	x0, x0, #0x28
  40fa44:	mov	x2, #0x0                   	// #0
  40fa48:	mov	x1, #0x8                   	// #8
  40fa4c:	bl	40ff74 <ferror@plt+0xe9a4>
  40fa50:	ldr	x0, [sp, #24]
  40fa54:	str	xzr, [x0, #120]
  40fa58:	ldr	x0, [sp, #24]
  40fa5c:	strb	wzr, [x0, #216]
  40fa60:	ldr	x0, [sp, #24]
  40fa64:	ldr	x1, [sp, #16]
  40fa68:	str	x1, [x0, #208]
  40fa6c:	nop
  40fa70:	ldp	x29, x30, [sp], #32
  40fa74:	ret
  40fa78:	stp	x29, x30, [sp, #-32]!
  40fa7c:	mov	x29, sp
  40fa80:	str	x0, [sp, #24]
  40fa84:	ldr	x2, [sp, #24]
  40fa88:	ldr	x0, [sp, #24]
  40fa8c:	ldr	x0, [x0, #8]
  40fa90:	mov	x1, x0
  40fa94:	mov	x0, x2
  40fa98:	bl	410054 <ferror@plt+0xea84>
  40fa9c:	ldr	x0, [sp, #24]
  40faa0:	add	x2, x0, #0x80
  40faa4:	ldr	x0, [sp, #24]
  40faa8:	ldr	x0, [x0, #136]
  40faac:	mov	x1, x0
  40fab0:	mov	x0, x2
  40fab4:	bl	410054 <ferror@plt+0xea84>
  40fab8:	ldr	x0, [sp, #24]
  40fabc:	add	x2, x0, #0xa8
  40fac0:	ldr	x0, [sp, #24]
  40fac4:	ldr	x0, [x0, #176]
  40fac8:	mov	x1, x0
  40facc:	mov	x0, x2
  40fad0:	bl	410054 <ferror@plt+0xea84>
  40fad4:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40fad8:	add	x0, x0, #0x250
  40fadc:	ldr	x0, [x0]
  40fae0:	ldr	x0, [x0, #1248]
  40fae4:	ldrb	w0, [x0]
  40fae8:	cmp	w0, #0x64
  40faec:	b.eq	40fb38 <ferror@plt+0xe568>  // b.none
  40faf0:	ldr	x0, [sp, #24]
  40faf4:	add	x2, x0, #0x50
  40faf8:	ldr	x0, [sp, #24]
  40fafc:	ldr	x0, [x0, #88]
  40fb00:	mov	x1, x0
  40fb04:	mov	x0, x2
  40fb08:	bl	410054 <ferror@plt+0xea84>
  40fb0c:	ldr	x0, [sp, #24]
  40fb10:	add	x2, x0, #0x28
  40fb14:	ldr	x0, [sp, #24]
  40fb18:	ldr	x0, [x0, #48]
  40fb1c:	mov	x1, x0
  40fb20:	mov	x0, x2
  40fb24:	bl	410054 <ferror@plt+0xea84>
  40fb28:	ldr	x0, [sp, #24]
  40fb2c:	str	xzr, [x0, #120]
  40fb30:	ldr	x0, [sp, #24]
  40fb34:	strb	wzr, [x0, #216]
  40fb38:	nop
  40fb3c:	ldp	x29, x30, [sp], #32
  40fb40:	ret
  40fb44:	stp	x29, x30, [sp, #-48]!
  40fb48:	mov	x29, sp
  40fb4c:	str	x0, [sp, #24]
  40fb50:	ldr	x0, [sp, #24]
  40fb54:	str	x0, [sp, #40]
  40fb58:	ldr	x0, [sp, #40]
  40fb5c:	bl	410604 <ferror@plt+0xf034>
  40fb60:	ldr	x0, [sp, #40]
  40fb64:	add	x0, x0, #0x80
  40fb68:	bl	410604 <ferror@plt+0xf034>
  40fb6c:	ldr	x0, [sp, #40]
  40fb70:	add	x0, x0, #0xa8
  40fb74:	bl	410604 <ferror@plt+0xf034>
  40fb78:	adrp	x0, 435000 <ferror@plt+0x33a30>
  40fb7c:	add	x0, x0, #0x250
  40fb80:	ldr	x0, [x0]
  40fb84:	ldr	x0, [x0, #1248]
  40fb88:	ldrb	w0, [x0]
  40fb8c:	cmp	w0, #0x64
  40fb90:	b.eq	40fbac <ferror@plt+0xe5dc>  // b.none
  40fb94:	ldr	x0, [sp, #40]
  40fb98:	add	x0, x0, #0x50
  40fb9c:	bl	410604 <ferror@plt+0xf034>
  40fba0:	ldr	x0, [sp, #40]
  40fba4:	add	x0, x0, #0x28
  40fba8:	bl	410604 <ferror@plt+0xf034>
  40fbac:	nop
  40fbb0:	ldp	x29, x30, [sp], #48
  40fbb4:	ret
  40fbb8:	stp	x29, x30, [sp, #-32]!
  40fbbc:	mov	x29, sp
  40fbc0:	str	x0, [sp, #24]
  40fbc4:	strb	w1, [sp, #23]
  40fbc8:	ldrb	w0, [sp, #23]
  40fbcc:	cmp	w0, #0x0
  40fbd0:	b.eq	40fbec <ferror@plt+0xe61c>  // b.none
  40fbd4:	adrp	x0, 40e000 <ferror@plt+0xca30>
  40fbd8:	add	x2, x0, #0x474
  40fbdc:	mov	x1, #0x30                  	// #48
  40fbe0:	ldr	x0, [sp, #24]
  40fbe4:	bl	40ff74 <ferror@plt+0xe9a4>
  40fbe8:	b	40fc00 <ferror@plt+0xe630>
  40fbec:	adrp	x0, 410000 <ferror@plt+0xea30>
  40fbf0:	add	x2, x0, #0x604
  40fbf4:	mov	x1, #0x28                  	// #40
  40fbf8:	ldr	x0, [sp, #24]
  40fbfc:	bl	40ff74 <ferror@plt+0xe9a4>
  40fc00:	mov	x1, #0x1                   	// #1
  40fc04:	ldr	x0, [sp, #24]
  40fc08:	bl	40fcc4 <ferror@plt+0xe6f4>
  40fc0c:	nop
  40fc10:	ldp	x29, x30, [sp], #32
  40fc14:	ret
  40fc18:	stp	x29, x30, [sp, #-64]!
  40fc1c:	mov	x29, sp
  40fc20:	str	x0, [sp, #24]
  40fc24:	str	x1, [sp, #16]
  40fc28:	ldr	x0, [sp, #24]
  40fc2c:	ldr	x0, [x0, #8]
  40fc30:	mov	x1, x0
  40fc34:	ldr	x0, [sp, #24]
  40fc38:	bl	410054 <ferror@plt+0xea84>
  40fc3c:	ldr	x0, [sp, #16]
  40fc40:	ldr	x0, [x0, #16]
  40fc44:	mov	x1, x0
  40fc48:	ldr	x0, [sp, #24]
  40fc4c:	bl	40ffdc <ferror@plt+0xea0c>
  40fc50:	ldr	x0, [sp, #16]
  40fc54:	ldr	x1, [x0, #8]
  40fc58:	ldr	x0, [sp, #24]
  40fc5c:	str	x1, [x0, #8]
  40fc60:	str	xzr, [sp, #56]
  40fc64:	b	40fca0 <ferror@plt+0xe6d0>
  40fc68:	ldr	x1, [sp, #56]
  40fc6c:	ldr	x0, [sp, #24]
  40fc70:	bl	410594 <ferror@plt+0xefc4>
  40fc74:	str	x0, [sp, #48]
  40fc78:	ldr	x1, [sp, #56]
  40fc7c:	ldr	x0, [sp, #16]
  40fc80:	bl	410594 <ferror@plt+0xefc4>
  40fc84:	str	x0, [sp, #40]
  40fc88:	ldr	x1, [sp, #40]
  40fc8c:	ldr	x0, [sp, #48]
  40fc90:	bl	40e544 <ferror@plt+0xcf74>
  40fc94:	ldr	x0, [sp, #56]
  40fc98:	add	x0, x0, #0x1
  40fc9c:	str	x0, [sp, #56]
  40fca0:	ldr	x0, [sp, #16]
  40fca4:	ldr	x0, [x0, #8]
  40fca8:	ldr	x1, [sp, #56]
  40fcac:	cmp	x1, x0
  40fcb0:	b.cc	40fc68 <ferror@plt+0xe698>  // b.lo, b.ul, b.last
  40fcb4:	nop
  40fcb8:	nop
  40fcbc:	ldp	x29, x30, [sp], #64
  40fcc0:	ret
  40fcc4:	stp	x29, x30, [sp, #-80]!
  40fcc8:	mov	x29, sp
  40fccc:	str	x0, [sp, #24]
  40fcd0:	str	x1, [sp, #16]
  40fcd4:	ldr	x1, [sp, #16]
  40fcd8:	ldr	x0, [sp, #24]
  40fcdc:	bl	40ffdc <ferror@plt+0xea0c>
  40fce0:	ldr	x0, [sp, #24]
  40fce4:	ldr	x0, [x0, #24]
  40fce8:	cmp	x0, #0x30
  40fcec:	b.ne	40fd5c <ferror@plt+0xe78c>  // b.any
  40fcf0:	ldr	x0, [sp, #24]
  40fcf4:	ldr	x1, [x0, #32]
  40fcf8:	adrp	x0, 40e000 <ferror@plt+0xca30>
  40fcfc:	add	x0, x0, #0x474
  40fd00:	cmp	x1, x0
  40fd04:	b.ne	40fd5c <ferror@plt+0xe78c>  // b.any
  40fd08:	b	40fd28 <ferror@plt+0xe758>
  40fd0c:	add	x0, sp, #0x20
  40fd10:	mov	x1, #0x2                   	// #2
  40fd14:	bl	40e424 <ferror@plt+0xce54>
  40fd18:	add	x0, sp, #0x20
  40fd1c:	mov	x1, x0
  40fd20:	ldr	x0, [sp, #24]
  40fd24:	bl	4101ac <ferror@plt+0xebdc>
  40fd28:	ldr	x0, [sp, #24]
  40fd2c:	ldr	x0, [x0, #8]
  40fd30:	ldr	x1, [sp, #16]
  40fd34:	cmp	x1, x0
  40fd38:	b.hi	40fd0c <ferror@plt+0xe73c>  // b.pmore
  40fd3c:	b	40fd74 <ferror@plt+0xe7a4>
  40fd40:	add	x0, sp, #0x20
  40fd44:	mov	w1, #0x1                   	// #1
  40fd48:	bl	40fbb8 <ferror@plt+0xe5e8>
  40fd4c:	add	x0, sp, #0x20
  40fd50:	mov	x1, x0
  40fd54:	ldr	x0, [sp, #24]
  40fd58:	bl	4101ac <ferror@plt+0xebdc>
  40fd5c:	ldr	x0, [sp, #24]
  40fd60:	ldr	x0, [x0, #8]
  40fd64:	ldr	x1, [sp, #16]
  40fd68:	cmp	x1, x0
  40fd6c:	b.hi	40fd40 <ferror@plt+0xe770>  // b.pmore
  40fd70:	nop
  40fd74:	nop
  40fd78:	ldp	x29, x30, [sp], #80
  40fd7c:	ret
  40fd80:	stp	x29, x30, [sp, #-32]!
  40fd84:	mov	x29, sp
  40fd88:	str	x0, [sp, #24]
  40fd8c:	str	x1, [sp, #16]
  40fd90:	ldr	x0, [sp, #16]
  40fd94:	ldr	w1, [x0]
  40fd98:	ldr	x0, [sp, #24]
  40fd9c:	str	w1, [x0]
  40fda0:	ldr	x0, [sp, #24]
  40fda4:	ldr	w0, [x0]
  40fda8:	cmp	w0, #0xb
  40fdac:	b.hi	40fe54 <ferror@plt+0xe884>  // b.pmore
  40fdb0:	cmp	w0, #0x9
  40fdb4:	b.cs	40fdf0 <ferror@plt+0xe820>  // b.hs, b.nlast
  40fdb8:	cmp	w0, #0x6
  40fdbc:	b.eq	40fe50 <ferror@plt+0xe880>  // b.none
  40fdc0:	cmp	w0, #0x6
  40fdc4:	b.hi	40fe54 <ferror@plt+0xe884>  // b.pmore
  40fdc8:	cmp	w0, #0x5
  40fdcc:	b.eq	40fdf0 <ferror@plt+0xe820>  // b.none
  40fdd0:	cmp	w0, #0x5
  40fdd4:	b.hi	40fe54 <ferror@plt+0xe884>  // b.pmore
  40fdd8:	cmp	w0, #0x2
  40fddc:	b.ls	40fe10 <ferror@plt+0xe840>  // b.plast
  40fde0:	sub	w0, w0, #0x3
  40fde4:	cmp	w0, #0x1
  40fde8:	b.hi	40fe54 <ferror@plt+0xe884>  // b.pmore
  40fdec:	b	40fe2c <ferror@plt+0xe85c>
  40fdf0:	ldr	x0, [sp, #24]
  40fdf4:	add	x2, x0, #0x8
  40fdf8:	ldr	x0, [sp, #16]
  40fdfc:	add	x0, x0, #0x8
  40fe00:	mov	x1, x0
  40fe04:	mov	x0, x2
  40fe08:	bl	40e544 <ferror@plt+0xcf74>
  40fe0c:	b	40fe54 <ferror@plt+0xe884>
  40fe10:	ldr	x0, [sp, #24]
  40fe14:	add	x2, x0, #0x8
  40fe18:	ldr	x0, [sp, #16]
  40fe1c:	add	x0, x0, #0x8
  40fe20:	ldp	x0, x1, [x0]
  40fe24:	stp	x0, x1, [x2]
  40fe28:	b	40fe54 <ferror@plt+0xe884>
  40fe2c:	ldr	x0, [sp, #24]
  40fe30:	add	x3, x0, #0x8
  40fe34:	ldr	x0, [sp, #16]
  40fe38:	add	x0, x0, #0x8
  40fe3c:	mov	x2, #0x30                  	// #48
  40fe40:	mov	x1, x0
  40fe44:	mov	x0, x3
  40fe48:	bl	401270 <memcpy@plt>
  40fe4c:	b	40fe54 <ferror@plt+0xe884>
  40fe50:	nop
  40fe54:	nop
  40fe58:	ldp	x29, x30, [sp], #32
  40fe5c:	ret
  40fe60:	stp	x29, x30, [sp, #-48]!
  40fe64:	mov	x29, sp
  40fe68:	str	x0, [sp, #24]
  40fe6c:	ldr	x0, [sp, #24]
  40fe70:	str	x0, [sp, #40]
  40fe74:	ldr	x0, [sp, #40]
  40fe78:	ldr	w0, [x0]
  40fe7c:	cmp	w0, #0xb
  40fe80:	b.hi	40fec0 <ferror@plt+0xe8f0>  // b.pmore
  40fe84:	cmp	w0, #0x9
  40fe88:	b.cs	40feac <ferror@plt+0xe8dc>  // b.hs, b.nlast
  40fe8c:	cmp	w0, #0x8
  40fe90:	b.hi	40fec0 <ferror@plt+0xe8f0>  // b.pmore
  40fe94:	cmp	w0, #0x6
  40fe98:	b.cs	40febc <ferror@plt+0xe8ec>  // b.hs, b.nlast
  40fe9c:	cmp	w0, #0x4
  40fea0:	b.ls	40febc <ferror@plt+0xe8ec>  // b.plast
  40fea4:	cmp	w0, #0x5
  40fea8:	b.ne	40fec0 <ferror@plt+0xe8f0>  // b.any
  40feac:	ldr	x0, [sp, #40]
  40feb0:	add	x0, x0, #0x8
  40feb4:	bl	40e474 <ferror@plt+0xcea4>
  40feb8:	b	40fec0 <ferror@plt+0xe8f0>
  40febc:	nop
  40fec0:	nop
  40fec4:	ldp	x29, x30, [sp], #48
  40fec8:	ret
  40fecc:	stp	x29, x30, [sp, #-64]!
  40fed0:	mov	x29, sp
  40fed4:	str	x19, [sp, #16]
  40fed8:	str	x0, [sp, #40]
  40fedc:	str	x1, [sp, #32]
  40fee0:	ldr	x0, [sp, #40]
  40fee4:	ldr	x0, [x0, #16]
  40fee8:	str	x0, [sp, #56]
  40feec:	ldr	x0, [sp, #40]
  40fef0:	ldr	x0, [x0, #8]
  40fef4:	ldr	x1, [sp, #32]
  40fef8:	bl	41103c <ferror@plt+0xfa6c>
  40fefc:	str	x0, [sp, #48]
  40ff00:	b	40ff14 <ferror@plt+0xe944>
  40ff04:	ldr	x1, [sp, #56]
  40ff08:	ldr	x0, [sp, #56]
  40ff0c:	bl	41103c <ferror@plt+0xfa6c>
  40ff10:	str	x0, [sp, #56]
  40ff14:	ldr	x1, [sp, #56]
  40ff18:	ldr	x0, [sp, #48]
  40ff1c:	cmp	x1, x0
  40ff20:	b.cc	40ff04 <ferror@plt+0xe934>  // b.lo, b.ul, b.last
  40ff24:	ldr	x0, [sp, #40]
  40ff28:	ldr	x19, [x0]
  40ff2c:	ldr	x0, [sp, #40]
  40ff30:	ldr	x0, [x0, #24]
  40ff34:	mov	x1, x0
  40ff38:	ldr	x0, [sp, #56]
  40ff3c:	bl	410fd8 <ferror@plt+0xfa08>
  40ff40:	mov	x1, x0
  40ff44:	mov	x0, x19
  40ff48:	bl	4110d4 <ferror@plt+0xfb04>
  40ff4c:	mov	x1, x0
  40ff50:	ldr	x0, [sp, #40]
  40ff54:	str	x1, [x0]
  40ff58:	ldr	x0, [sp, #40]
  40ff5c:	ldr	x1, [sp, #56]
  40ff60:	str	x1, [x0, #16]
  40ff64:	nop
  40ff68:	ldr	x19, [sp, #16]
  40ff6c:	ldp	x29, x30, [sp], #64
  40ff70:	ret
  40ff74:	stp	x29, x30, [sp, #-48]!
  40ff78:	mov	x29, sp
  40ff7c:	str	x0, [sp, #40]
  40ff80:	str	x1, [sp, #32]
  40ff84:	str	x2, [sp, #24]
  40ff88:	ldr	x0, [sp, #40]
  40ff8c:	ldr	x1, [sp, #32]
  40ff90:	str	x1, [x0, #24]
  40ff94:	ldr	x0, [sp, #40]
  40ff98:	mov	x1, #0x20                  	// #32
  40ff9c:	str	x1, [x0, #16]
  40ffa0:	ldr	x0, [sp, #40]
  40ffa4:	str	xzr, [x0, #8]
  40ffa8:	ldr	x0, [sp, #40]
  40ffac:	ldr	x1, [sp, #24]
  40ffb0:	str	x1, [x0, #32]
  40ffb4:	ldr	x1, [sp, #32]
  40ffb8:	mov	x0, #0x20                  	// #32
  40ffbc:	bl	410fd8 <ferror@plt+0xfa08>
  40ffc0:	bl	41109c <ferror@plt+0xfacc>
  40ffc4:	mov	x1, x0
  40ffc8:	ldr	x0, [sp, #40]
  40ffcc:	str	x1, [x0]
  40ffd0:	nop
  40ffd4:	ldp	x29, x30, [sp], #48
  40ffd8:	ret
  40ffdc:	stp	x29, x30, [sp, #-48]!
  40ffe0:	mov	x29, sp
  40ffe4:	str	x19, [sp, #16]
  40ffe8:	str	x0, [sp, #40]
  40ffec:	str	x1, [sp, #32]
  40fff0:	ldr	x0, [sp, #40]
  40fff4:	ldr	x0, [x0, #16]
  40fff8:	ldr	x1, [sp, #32]
  40fffc:	cmp	x1, x0
  410000:	b.ls	410044 <ferror@plt+0xea74>  // b.plast
  410004:	ldr	x0, [sp, #40]
  410008:	ldr	x19, [x0]
  41000c:	ldr	x0, [sp, #40]
  410010:	ldr	x0, [x0, #24]
  410014:	mov	x1, x0
  410018:	ldr	x0, [sp, #32]
  41001c:	bl	410fd8 <ferror@plt+0xfa08>
  410020:	mov	x1, x0
  410024:	mov	x0, x19
  410028:	bl	4110d4 <ferror@plt+0xfb04>
  41002c:	mov	x1, x0
  410030:	ldr	x0, [sp, #40]
  410034:	str	x1, [x0]
  410038:	ldr	x0, [sp, #40]
  41003c:	ldr	x1, [sp, #32]
  410040:	str	x1, [x0, #16]
  410044:	nop
  410048:	ldr	x19, [sp, #16]
  41004c:	ldp	x29, x30, [sp], #48
  410050:	ret
  410054:	stp	x29, x30, [sp, #-48]!
  410058:	mov	x29, sp
  41005c:	str	x0, [sp, #24]
  410060:	str	x1, [sp, #16]
  410064:	ldr	x0, [sp, #24]
  410068:	ldr	x0, [x0, #32]
  41006c:	cmp	x0, #0x0
  410070:	b.ne	410090 <ferror@plt+0xeac0>  // b.any
  410074:	ldr	x0, [sp, #24]
  410078:	ldr	x1, [x0, #8]
  41007c:	ldr	x0, [sp, #16]
  410080:	sub	x1, x1, x0
  410084:	ldr	x0, [sp, #24]
  410088:	str	x1, [x0, #8]
  41008c:	b	4100fc <ferror@plt+0xeb2c>
  410090:	ldr	x0, [sp, #24]
  410094:	ldr	x1, [x0, #8]
  410098:	ldr	x0, [sp, #16]
  41009c:	sub	x0, x1, x0
  4100a0:	str	x0, [sp, #40]
  4100a4:	b	4100e8 <ferror@plt+0xeb18>
  4100a8:	ldr	x0, [sp, #24]
  4100ac:	ldr	x1, [x0, #32]
  4100b0:	ldr	x0, [sp, #24]
  4100b4:	ldr	x2, [x0]
  4100b8:	ldr	x0, [sp, #24]
  4100bc:	ldr	x3, [x0, #24]
  4100c0:	ldr	x0, [sp, #24]
  4100c4:	ldr	x0, [x0, #8]
  4100c8:	sub	x4, x0, #0x1
  4100cc:	ldr	x0, [sp, #24]
  4100d0:	str	x4, [x0, #8]
  4100d4:	ldr	x0, [sp, #24]
  4100d8:	ldr	x0, [x0, #8]
  4100dc:	mul	x0, x3, x0
  4100e0:	add	x0, x2, x0
  4100e4:	blr	x1
  4100e8:	ldr	x0, [sp, #24]
  4100ec:	ldr	x0, [x0, #8]
  4100f0:	ldr	x1, [sp, #40]
  4100f4:	cmp	x1, x0
  4100f8:	b.cc	4100a8 <ferror@plt+0xead8>  // b.lo, b.ul, b.last
  4100fc:	nop
  410100:	ldp	x29, x30, [sp], #48
  410104:	ret
  410108:	stp	x29, x30, [sp, #-48]!
  41010c:	mov	x29, sp
  410110:	str	x0, [sp, #40]
  410114:	str	x1, [sp, #32]
  410118:	str	x2, [sp, #24]
  41011c:	ldr	x0, [sp, #40]
  410120:	ldr	x1, [x0, #8]
  410124:	ldr	x0, [sp, #32]
  410128:	add	x1, x1, x0
  41012c:	ldr	x0, [sp, #40]
  410130:	ldr	x0, [x0, #16]
  410134:	cmp	x1, x0
  410138:	b.ls	410148 <ferror@plt+0xeb78>  // b.plast
  41013c:	ldr	x1, [sp, #32]
  410140:	ldr	x0, [sp, #40]
  410144:	bl	40fecc <ferror@plt+0xe8fc>
  410148:	ldr	x0, [sp, #40]
  41014c:	ldr	x1, [x0]
  410150:	ldr	x0, [sp, #40]
  410154:	ldr	x2, [x0, #24]
  410158:	ldr	x0, [sp, #40]
  41015c:	ldr	x0, [x0, #8]
  410160:	mul	x0, x2, x0
  410164:	add	x3, x1, x0
  410168:	ldr	x0, [sp, #40]
  41016c:	ldr	x1, [x0, #24]
  410170:	ldr	x0, [sp, #32]
  410174:	mul	x0, x1, x0
  410178:	mov	x2, x0
  41017c:	ldr	x1, [sp, #24]
  410180:	mov	x0, x3
  410184:	bl	401270 <memcpy@plt>
  410188:	ldr	x0, [sp, #40]
  41018c:	ldr	x1, [x0, #8]
  410190:	ldr	x0, [sp, #32]
  410194:	add	x1, x1, x0
  410198:	ldr	x0, [sp, #40]
  41019c:	str	x1, [x0, #8]
  4101a0:	nop
  4101a4:	ldp	x29, x30, [sp], #48
  4101a8:	ret
  4101ac:	stp	x29, x30, [sp, #-32]!
  4101b0:	mov	x29, sp
  4101b4:	str	x0, [sp, #24]
  4101b8:	str	x1, [sp, #16]
  4101bc:	ldr	x2, [sp, #16]
  4101c0:	mov	x1, #0x1                   	// #1
  4101c4:	ldr	x0, [sp, #24]
  4101c8:	bl	410108 <ferror@plt+0xeb38>
  4101cc:	nop
  4101d0:	ldp	x29, x30, [sp], #32
  4101d4:	ret
  4101d8:	stp	x29, x30, [sp, #-32]!
  4101dc:	mov	x29, sp
  4101e0:	str	x0, [sp, #24]
  4101e4:	strb	w1, [sp, #23]
  4101e8:	add	x0, sp, #0x17
  4101ec:	mov	x1, x0
  4101f0:	ldr	x0, [sp, #24]
  4101f4:	bl	4101ac <ferror@plt+0xebdc>
  4101f8:	nop
  4101fc:	ldp	x29, x30, [sp], #32
  410200:	ret
  410204:	stp	x29, x30, [sp, #-48]!
  410208:	mov	x29, sp
  41020c:	str	x0, [sp, #24]
  410210:	str	x1, [sp, #16]
  410214:	strb	wzr, [sp, #47]
  410218:	b	410260 <ferror@plt+0xec90>
  41021c:	ldrb	w0, [sp, #47]
  410220:	mov	w1, w0
  410224:	ldr	x0, [sp, #16]
  410228:	and	w2, w0, #0xff
  41022c:	sxtw	x0, w1
  410230:	add	x1, sp, #0x20
  410234:	strb	w2, [x1, x0]
  410238:	ldr	x0, [sp, #16]
  41023c:	and	x0, x0, #0xffffffffffffff00
  410240:	str	x0, [sp, #16]
  410244:	ldr	x0, [sp, #16]
  410248:	lsr	x0, x0, #8
  41024c:	str	x0, [sp, #16]
  410250:	ldrb	w0, [sp, #47]
  410254:	add	w0, w0, #0x1
  410258:	and	w0, w0, #0xff
  41025c:	strb	w0, [sp, #47]
  410260:	ldr	x0, [sp, #16]
  410264:	cmp	x0, #0x0
  410268:	b.ne	41021c <ferror@plt+0xec4c>  // b.any
  41026c:	add	x0, sp, #0x2f
  410270:	mov	x1, x0
  410274:	ldr	x0, [sp, #24]
  410278:	bl	4101ac <ferror@plt+0xebdc>
  41027c:	ldrb	w0, [sp, #47]
  410280:	and	x0, x0, #0xff
  410284:	add	x1, sp, #0x20
  410288:	mov	x2, x1
  41028c:	mov	x1, x0
  410290:	ldr	x0, [sp, #24]
  410294:	bl	410108 <ferror@plt+0xeb38>
  410298:	nop
  41029c:	ldp	x29, x30, [sp], #48
  4102a0:	ret
  4102a4:	stp	x29, x30, [sp, #-64]!
  4102a8:	mov	x29, sp
  4102ac:	str	x0, [sp, #40]
  4102b0:	str	x1, [sp, #32]
  4102b4:	str	x2, [sp, #24]
  4102b8:	ldr	x0, [sp, #40]
  4102bc:	ldr	x0, [x0, #8]
  4102c0:	ldr	x1, [sp, #24]
  4102c4:	cmp	x1, x0
  4102c8:	b.ne	4102dc <ferror@plt+0xed0c>  // b.any
  4102cc:	ldr	x1, [sp, #32]
  4102d0:	ldr	x0, [sp, #40]
  4102d4:	bl	4101ac <ferror@plt+0xebdc>
  4102d8:	b	410380 <ferror@plt+0xedb0>
  4102dc:	ldr	x0, [sp, #40]
  4102e0:	ldr	x1, [x0, #8]
  4102e4:	ldr	x0, [sp, #40]
  4102e8:	ldr	x0, [x0, #16]
  4102ec:	cmp	x1, x0
  4102f0:	b.ne	410300 <ferror@plt+0xed30>  // b.any
  4102f4:	mov	x1, #0x1                   	// #1
  4102f8:	ldr	x0, [sp, #40]
  4102fc:	bl	40fecc <ferror@plt+0xe8fc>
  410300:	ldr	x0, [sp, #40]
  410304:	ldr	x1, [x0]
  410308:	ldr	x0, [sp, #40]
  41030c:	ldr	x2, [x0, #24]
  410310:	ldr	x0, [sp, #24]
  410314:	mul	x0, x2, x0
  410318:	add	x0, x1, x0
  41031c:	str	x0, [sp, #56]
  410320:	ldr	x0, [sp, #40]
  410324:	ldr	x0, [x0, #24]
  410328:	ldr	x1, [sp, #56]
  41032c:	add	x4, x1, x0
  410330:	ldr	x0, [sp, #40]
  410334:	ldr	x1, [x0, #24]
  410338:	ldr	x0, [sp, #40]
  41033c:	ldr	x0, [x0, #8]
  410340:	add	x3, x0, #0x1
  410344:	ldr	x2, [sp, #40]
  410348:	str	x3, [x2, #8]
  41034c:	ldr	x2, [sp, #24]
  410350:	sub	x0, x0, x2
  410354:	mul	x0, x1, x0
  410358:	mov	x2, x0
  41035c:	ldr	x1, [sp, #56]
  410360:	mov	x0, x4
  410364:	bl	401280 <memmove@plt>
  410368:	ldr	x0, [sp, #40]
  41036c:	ldr	x0, [x0, #24]
  410370:	mov	x2, x0
  410374:	ldr	x1, [sp, #32]
  410378:	ldr	x0, [sp, #56]
  41037c:	bl	401280 <memmove@plt>
  410380:	nop
  410384:	ldp	x29, x30, [sp], #64
  410388:	ret
  41038c:	stp	x29, x30, [sp, #-48]!
  410390:	mov	x29, sp
  410394:	str	x0, [sp, #40]
  410398:	str	x1, [sp, #32]
  41039c:	str	x2, [sp, #24]
  4103a0:	ldr	x0, [sp, #40]
  4103a4:	ldr	x0, [x0, #8]
  4103a8:	mov	x1, x0
  4103ac:	ldr	x0, [sp, #40]
  4103b0:	bl	410054 <ferror@plt+0xea84>
  4103b4:	mov	x1, #0x1                   	// #1
  4103b8:	ldr	x0, [sp, #32]
  4103bc:	bl	41103c <ferror@plt+0xfa6c>
  4103c0:	mov	x1, x0
  4103c4:	ldr	x0, [sp, #40]
  4103c8:	bl	40ffdc <ferror@plt+0xea0c>
  4103cc:	ldr	x0, [sp, #40]
  4103d0:	ldr	x0, [x0]
  4103d4:	ldr	x2, [sp, #32]
  4103d8:	ldr	x1, [sp, #24]
  4103dc:	bl	401270 <memcpy@plt>
  4103e0:	ldr	x0, [sp, #40]
  4103e4:	ldr	x1, [sp, #32]
  4103e8:	str	x1, [x0, #8]
  4103ec:	mov	w1, #0x0                   	// #0
  4103f0:	ldr	x0, [sp, #40]
  4103f4:	bl	4101d8 <ferror@plt+0xec08>
  4103f8:	nop
  4103fc:	ldp	x29, x30, [sp], #48
  410400:	ret
  410404:	stp	x29, x30, [sp, #-32]!
  410408:	mov	x29, sp
  41040c:	str	x0, [sp, #24]
  410410:	str	x1, [sp, #16]
  410414:	ldr	x0, [sp, #24]
  410418:	ldr	x0, [x0, #8]
  41041c:	cmp	x0, #0x0
  410420:	b.eq	410430 <ferror@plt+0xee60>  // b.none
  410424:	mov	x1, #0x1                   	// #1
  410428:	ldr	x0, [sp, #24]
  41042c:	bl	410054 <ferror@plt+0xea84>
  410430:	ldr	x0, [sp, #16]
  410434:	bl	401290 <strlen@plt>
  410438:	add	x0, x0, #0x1
  41043c:	ldr	x2, [sp, #16]
  410440:	mov	x1, x0
  410444:	ldr	x0, [sp, #24]
  410448:	bl	410108 <ferror@plt+0xeb38>
  41044c:	nop
  410450:	ldp	x29, x30, [sp], #32
  410454:	ret
  410458:	stp	x29, x30, [sp, #-32]!
  41045c:	mov	x29, sp
  410460:	str	x0, [sp, #24]
  410464:	ldr	x0, [sp, #24]
  410468:	ldr	x0, [x0, #8]
  41046c:	mov	x1, x0
  410470:	ldr	x0, [sp, #24]
  410474:	bl	410054 <ferror@plt+0xea84>
  410478:	mov	w1, #0x0                   	// #0
  41047c:	ldr	x0, [sp, #24]
  410480:	bl	4101d8 <ferror@plt+0xec08>
  410484:	nop
  410488:	ldp	x29, x30, [sp], #32
  41048c:	ret
  410490:	stp	x29, x30, [sp, #-48]!
  410494:	mov	x29, sp
  410498:	str	x0, [sp, #24]
  41049c:	str	x1, [sp, #16]
  4104a0:	ldr	x1, [sp, #16]
  4104a4:	ldr	x0, [sp, #24]
  4104a8:	bl	410594 <ferror@plt+0xefc4>
  4104ac:	str	x0, [sp, #40]
  4104b0:	ldr	x0, [sp, #16]
  4104b4:	add	x0, x0, #0x1
  4104b8:	mov	x1, x0
  4104bc:	ldr	x0, [sp, #24]
  4104c0:	bl	410594 <ferror@plt+0xefc4>
  4104c4:	str	x0, [sp, #32]
  4104c8:	ldr	x0, [sp, #24]
  4104cc:	ldr	x0, [x0, #32]
  4104d0:	cmp	x0, #0x0
  4104d4:	b.eq	4104e8 <ferror@plt+0xef18>  // b.none
  4104d8:	ldr	x0, [sp, #24]
  4104dc:	ldr	x1, [x0, #32]
  4104e0:	ldr	x0, [sp, #40]
  4104e4:	blr	x1
  4104e8:	ldr	x0, [sp, #24]
  4104ec:	ldr	x0, [x0, #8]
  4104f0:	sub	x1, x0, #0x1
  4104f4:	ldr	x0, [sp, #24]
  4104f8:	str	x1, [x0, #8]
  4104fc:	ldr	x0, [sp, #24]
  410500:	ldr	x1, [x0, #8]
  410504:	ldr	x0, [sp, #24]
  410508:	ldr	x0, [x0, #24]
  41050c:	mul	x0, x1, x0
  410510:	mov	x2, x0
  410514:	ldr	x1, [sp, #32]
  410518:	ldr	x0, [sp, #40]
  41051c:	bl	401280 <memmove@plt>
  410520:	nop
  410524:	ldp	x29, x30, [sp], #48
  410528:	ret
  41052c:	stp	x29, x30, [sp, #-64]!
  410530:	mov	x29, sp
  410534:	str	x0, [sp, #40]
  410538:	str	x1, [sp, #32]
  41053c:	str	x2, [sp, #24]
  410540:	ldr	x1, [sp, #32]
  410544:	ldr	x0, [sp, #40]
  410548:	bl	410594 <ferror@plt+0xefc4>
  41054c:	str	x0, [sp, #56]
  410550:	ldr	x0, [sp, #40]
  410554:	ldr	x0, [x0, #32]
  410558:	cmp	x0, #0x0
  41055c:	b.eq	410570 <ferror@plt+0xefa0>  // b.none
  410560:	ldr	x0, [sp, #40]
  410564:	ldr	x1, [x0, #32]
  410568:	ldr	x0, [sp, #56]
  41056c:	blr	x1
  410570:	ldr	x0, [sp, #40]
  410574:	ldr	x0, [x0, #24]
  410578:	mov	x2, x0
  41057c:	ldr	x1, [sp, #24]
  410580:	ldr	x0, [sp, #56]
  410584:	bl	401270 <memcpy@plt>
  410588:	nop
  41058c:	ldp	x29, x30, [sp], #64
  410590:	ret
  410594:	sub	sp, sp, #0x10
  410598:	str	x0, [sp, #8]
  41059c:	str	x1, [sp]
  4105a0:	ldr	x0, [sp, #8]
  4105a4:	ldr	x1, [x0]
  4105a8:	ldr	x0, [sp, #8]
  4105ac:	ldr	x2, [x0, #24]
  4105b0:	ldr	x0, [sp]
  4105b4:	mul	x0, x2, x0
  4105b8:	add	x0, x1, x0
  4105bc:	add	sp, sp, #0x10
  4105c0:	ret
  4105c4:	sub	sp, sp, #0x10
  4105c8:	str	x0, [sp, #8]
  4105cc:	str	x1, [sp]
  4105d0:	ldr	x0, [sp, #8]
  4105d4:	ldr	x1, [x0]
  4105d8:	ldr	x0, [sp, #8]
  4105dc:	ldr	x2, [x0, #24]
  4105e0:	ldr	x0, [sp, #8]
  4105e4:	ldr	x3, [x0, #8]
  4105e8:	ldr	x0, [sp]
  4105ec:	sub	x0, x3, x0
  4105f0:	sub	x0, x0, #0x1
  4105f4:	mul	x0, x2, x0
  4105f8:	add	x0, x1, x0
  4105fc:	add	sp, sp, #0x10
  410600:	ret
  410604:	stp	x29, x30, [sp, #-48]!
  410608:	mov	x29, sp
  41060c:	str	x0, [sp, #24]
  410610:	ldr	x0, [sp, #24]
  410614:	str	x0, [sp, #40]
  410618:	ldr	x0, [sp, #40]
  41061c:	ldr	x0, [x0, #8]
  410620:	mov	x1, x0
  410624:	ldr	x0, [sp, #40]
  410628:	bl	410054 <ferror@plt+0xea84>
  41062c:	ldr	x0, [sp, #40]
  410630:	ldr	x0, [x0]
  410634:	bl	4014b0 <free@plt>
  410638:	nop
  41063c:	ldp	x29, x30, [sp], #48
  410640:	ret
  410644:	stp	x29, x30, [sp, #-80]!
  410648:	mov	x29, sp
  41064c:	str	x0, [sp, #24]
  410650:	str	x1, [sp, #16]
  410654:	str	xzr, [sp, #72]
  410658:	ldr	x0, [sp, #24]
  41065c:	ldr	x0, [x0, #8]
  410660:	str	x0, [sp, #64]
  410664:	b	4106d4 <ferror@plt+0xf104>
  410668:	ldr	x1, [sp, #72]
  41066c:	ldr	x0, [sp, #64]
  410670:	add	x0, x1, x0
  410674:	lsr	x0, x0, #1
  410678:	str	x0, [sp, #56]
  41067c:	ldr	x1, [sp, #56]
  410680:	ldr	x0, [sp, #24]
  410684:	bl	410594 <ferror@plt+0xefc4>
  410688:	str	x0, [sp, #48]
  41068c:	ldr	x1, [sp, #48]
  410690:	ldr	x0, [sp, #16]
  410694:	bl	40f814 <ferror@plt+0xe244>
  410698:	str	w0, [sp, #44]
  41069c:	ldr	w0, [sp, #44]
  4106a0:	cmp	w0, #0x0
  4106a4:	b.ne	4106b0 <ferror@plt+0xf0e0>  // b.any
  4106a8:	ldr	x0, [sp, #56]
  4106ac:	b	4106e8 <ferror@plt+0xf118>
  4106b0:	ldr	w0, [sp, #44]
  4106b4:	cmp	w0, #0x0
  4106b8:	b.ge	4106c8 <ferror@plt+0xf0f8>  // b.tcont
  4106bc:	ldr	x0, [sp, #56]
  4106c0:	str	x0, [sp, #64]
  4106c4:	b	4106d4 <ferror@plt+0xf104>
  4106c8:	ldr	x0, [sp, #56]
  4106cc:	add	x0, x0, #0x1
  4106d0:	str	x0, [sp, #72]
  4106d4:	ldr	x1, [sp, #72]
  4106d8:	ldr	x0, [sp, #64]
  4106dc:	cmp	x1, x0
  4106e0:	b.cc	410668 <ferror@plt+0xf098>  // b.lo, b.ul, b.last
  4106e4:	ldr	x0, [sp, #72]
  4106e8:	ldp	x29, x30, [sp], #80
  4106ec:	ret
  4106f0:	stp	x29, x30, [sp, #-48]!
  4106f4:	mov	x29, sp
  4106f8:	str	x0, [sp, #40]
  4106fc:	str	x1, [sp, #32]
  410700:	str	x2, [sp, #24]
  410704:	ldr	x1, [sp, #32]
  410708:	ldr	x0, [sp, #40]
  41070c:	bl	410644 <ferror@plt+0xf074>
  410710:	mov	x1, x0
  410714:	ldr	x0, [sp, #24]
  410718:	str	x1, [x0]
  41071c:	ldr	x0, [sp, #24]
  410720:	ldr	x1, [x0]
  410724:	ldr	x0, [sp, #40]
  410728:	ldr	x0, [x0, #8]
  41072c:	cmp	x1, x0
  410730:	b.ne	410744 <ferror@plt+0xf174>  // b.any
  410734:	ldr	x1, [sp, #32]
  410738:	ldr	x0, [sp, #40]
  41073c:	bl	4101ac <ferror@plt+0xebdc>
  410740:	b	41078c <ferror@plt+0xf1bc>
  410744:	ldr	x0, [sp, #24]
  410748:	ldr	x0, [x0]
  41074c:	mov	x1, x0
  410750:	ldr	x0, [sp, #40]
  410754:	bl	410594 <ferror@plt+0xefc4>
  410758:	mov	x1, x0
  41075c:	ldr	x0, [sp, #32]
  410760:	bl	40f814 <ferror@plt+0xe244>
  410764:	cmp	w0, #0x0
  410768:	b.ne	410774 <ferror@plt+0xf1a4>  // b.any
  41076c:	mov	w0, #0x0                   	// #0
  410770:	b	410790 <ferror@plt+0xf1c0>
  410774:	ldr	x0, [sp, #24]
  410778:	ldr	x0, [x0]
  41077c:	mov	x2, x0
  410780:	ldr	x1, [sp, #32]
  410784:	ldr	x0, [sp, #40]
  410788:	bl	4102a4 <ferror@plt+0xecd4>
  41078c:	mov	w0, #0x1                   	// #1
  410790:	ldp	x29, x30, [sp], #48
  410794:	ret
  410798:	stp	x29, x30, [sp, #-48]!
  41079c:	mov	x29, sp
  4107a0:	str	x0, [sp, #24]
  4107a4:	str	x1, [sp, #16]
  4107a8:	ldr	x1, [sp, #16]
  4107ac:	ldr	x0, [sp, #24]
  4107b0:	bl	410644 <ferror@plt+0xf074>
  4107b4:	str	x0, [sp, #40]
  4107b8:	ldr	x0, [sp, #24]
  4107bc:	ldr	x0, [x0, #8]
  4107c0:	ldr	x1, [sp, #40]
  4107c4:	cmp	x1, x0
  4107c8:	b.cc	4107d4 <ferror@plt+0xf204>  // b.lo, b.ul, b.last
  4107cc:	mov	x0, #0xffffffffffffffff    	// #-1
  4107d0:	b	410800 <ferror@plt+0xf230>
  4107d4:	ldr	x1, [sp, #40]
  4107d8:	ldr	x0, [sp, #24]
  4107dc:	bl	410594 <ferror@plt+0xefc4>
  4107e0:	mov	x1, x0
  4107e4:	ldr	x0, [sp, #16]
  4107e8:	bl	40f814 <ferror@plt+0xe244>
  4107ec:	cmp	w0, #0x0
  4107f0:	b.ne	4107fc <ferror@plt+0xf22c>  // b.any
  4107f4:	ldr	x0, [sp, #40]
  4107f8:	b	410800 <ferror@plt+0xf230>
  4107fc:	mov	x0, #0xffffffffffffffff    	// #-1
  410800:	ldp	x29, x30, [sp], #48
  410804:	ret
  410808:	stp	x29, x30, [sp, #-48]!
  41080c:	mov	x29, sp
  410810:	str	w0, [sp, #28]
  410814:	bl	401580 <__errno_location@plt>
  410818:	ldr	w0, [x0]
  41081c:	str	w0, [sp, #44]
  410820:	ldr	w0, [sp, #28]
  410824:	cmp	w0, #0x2
  410828:	b.ne	4108cc <ferror@plt+0xf2fc>  // b.any
  41082c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  410830:	add	x0, x0, #0x250
  410834:	ldr	x0, [x0]
  410838:	ldrb	w0, [x0, #1136]
  41083c:	and	x0, x0, #0xff
  410840:	str	x0, [sp, #32]
  410844:	adrp	x0, 435000 <ferror@plt+0x33a30>
  410848:	add	x0, x0, #0x250
  41084c:	ldr	x0, [x0]
  410850:	ldr	x0, [x0, #1120]
  410854:	ldr	x2, [sp, #32]
  410858:	mov	x1, x0
  41085c:	mov	w0, #0x2                   	// #2
  410860:	bl	401430 <write@plt>
  410864:	mov	x1, x0
  410868:	ldr	x0, [sp, #32]
  41086c:	cmp	x1, x0
  410870:	b.ne	410898 <ferror@plt+0xf2c8>  // b.any
  410874:	adrp	x0, 435000 <ferror@plt+0x33a30>
  410878:	add	x0, x0, #0x250
  41087c:	ldr	x0, [x0]
  410880:	ldr	w1, [x0, #1128]
  410884:	adrp	x0, 435000 <ferror@plt+0x33a30>
  410888:	add	x0, x0, #0x250
  41088c:	ldr	x0, [x0]
  410890:	add	w1, w1, #0x1
  410894:	str	w1, [x0, #1128]
  410898:	adrp	x0, 435000 <ferror@plt+0x33a30>
  41089c:	add	x0, x0, #0x250
  4108a0:	ldr	x0, [x0]
  4108a4:	ldr	w1, [x0, #1128]
  4108a8:	mov	w0, #0x7fffffff            	// #2147483647
  4108ac:	cmp	w1, w0
  4108b0:	b.ne	4108e0 <ferror@plt+0xf310>  // b.any
  4108b4:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4108b8:	add	x0, x0, #0x250
  4108bc:	ldr	x0, [x0]
  4108c0:	mov	w1, #0x1                   	// #1
  4108c4:	str	w1, [x0, #1128]
  4108c8:	b	4108e0 <ferror@plt+0xf310>
  4108cc:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4108d0:	add	x0, x0, #0x250
  4108d4:	ldr	x0, [x0]
  4108d8:	mov	w1, #0x7fffffff            	// #2147483647
  4108dc:	str	w1, [x0, #1128]
  4108e0:	bl	401580 <__errno_location@plt>
  4108e4:	mov	x1, x0
  4108e8:	ldr	w0, [sp, #44]
  4108ec:	str	w0, [x1]
  4108f0:	nop
  4108f4:	ldp	x29, x30, [sp], #48
  4108f8:	ret
  4108fc:	stp	x29, x30, [sp, #-32]!
  410900:	mov	x29, sp
  410904:	str	x0, [sp, #24]
  410908:	adrp	x0, 435000 <ferror@plt+0x33a30>
  41090c:	add	x0, x0, #0x250
  410910:	ldr	x0, [x0]
  410914:	ldr	x1, [x0, #1248]
  410918:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  41091c:	add	x2, x0, #0x428
  410920:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  410924:	add	x0, x0, #0x430
  410928:	bl	41114c <ferror@plt+0xfb7c>
  41092c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  410930:	add	x0, x0, #0x238
  410934:	ldr	x0, [x0]
  410938:	mov	x1, x0
  41093c:	adrp	x0, 41b000 <ferror@plt+0x19a30>
  410940:	add	x0, x0, #0x858
  410944:	bl	411240 <ferror@plt+0xfc70>
  410948:	ldr	x0, [sp, #24]
  41094c:	cmp	x0, #0x0
  410950:	b.eq	410988 <ferror@plt+0xf3b8>  // b.none
  410954:	mov	w0, #0xa                   	// #10
  410958:	bl	411288 <ferror@plt+0xfcb8>
  41095c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  410960:	add	x0, x0, #0x250
  410964:	ldr	x0, [x0]
  410968:	ldr	x1, [x0, #1248]
  41096c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  410970:	add	x0, x0, #0x250
  410974:	ldr	x0, [x0]
  410978:	ldr	x0, [x0, #1248]
  41097c:	mov	x2, x0
  410980:	ldr	x0, [sp, #24]
  410984:	bl	41114c <ferror@plt+0xfb7c>
  410988:	nop
  41098c:	ldp	x29, x30, [sp], #32
  410990:	ret
  410994:	stp	x29, x30, [sp, #-304]!
  410998:	mov	x29, sp
  41099c:	str	w0, [sp, #60]
  4109a0:	str	x1, [sp, #48]
  4109a4:	str	x2, [sp, #256]
  4109a8:	str	x3, [sp, #264]
  4109ac:	str	x4, [sp, #272]
  4109b0:	str	x5, [sp, #280]
  4109b4:	str	x6, [sp, #288]
  4109b8:	str	x7, [sp, #296]
  4109bc:	str	q0, [sp, #128]
  4109c0:	str	q1, [sp, #144]
  4109c4:	str	q2, [sp, #160]
  4109c8:	str	q3, [sp, #176]
  4109cc:	str	q4, [sp, #192]
  4109d0:	str	q5, [sp, #208]
  4109d4:	str	q6, [sp, #224]
  4109d8:	str	q7, [sp, #240]
  4109dc:	adrp	x0, 41b000 <ferror@plt+0x19a30>
  4109e0:	add	x1, x0, #0x970
  4109e4:	ldr	w0, [sp, #60]
  4109e8:	ldrb	w0, [x1, x0]
  4109ec:	strb	w0, [sp, #127]
  4109f0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4109f4:	add	x0, x0, #0x250
  4109f8:	ldr	x1, [x0]
  4109fc:	ldrb	w0, [sp, #127]
  410a00:	sxtw	x0, w0
  410a04:	add	x0, x0, #0xe2
  410a08:	lsl	x0, x0, #3
  410a0c:	add	x0, x1, x0
  410a10:	ldr	x0, [x0, #8]
  410a14:	str	x0, [sp, #112]
  410a18:	adrp	x0, 435000 <ferror@plt+0x33a30>
  410a1c:	add	x0, x0, #0x250
  410a20:	ldr	x0, [x0]
  410a24:	ldrh	w0, [x0, #1138]
  410a28:	and	x0, x0, #0xffff
  410a2c:	and	x0, x0, #0x4
  410a30:	cmp	x0, #0x0
  410a34:	b.ne	410a8c <ferror@plt+0xf4bc>  // b.any
  410a38:	ldr	w0, [sp, #60]
  410a3c:	cmp	w0, #0x22
  410a40:	b.ls	410a8c <ferror@plt+0xf4bc>  // b.plast
  410a44:	adrp	x0, 435000 <ferror@plt+0x33a30>
  410a48:	add	x0, x0, #0x250
  410a4c:	ldr	x0, [x0]
  410a50:	ldrh	w0, [x0, #1138]
  410a54:	and	x0, x0, #0xffff
  410a58:	and	x0, x0, #0x2
  410a5c:	cmp	x0, #0x0
  410a60:	b.eq	410a84 <ferror@plt+0xf4b4>  // b.none
  410a64:	mov	w0, #0xffffffff            	// #-1
  410a68:	strb	w0, [sp, #127]
  410a6c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  410a70:	add	x0, x0, #0x250
  410a74:	ldr	x0, [x0]
  410a78:	ldr	x0, [x0, #1848]
  410a7c:	str	x0, [sp, #112]
  410a80:	b	410a8c <ferror@plt+0xf4bc>
  410a84:	mov	w0, #0x0                   	// #0
  410a88:	b	410cd0 <ferror@plt+0xf700>
  410a8c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  410a90:	add	x0, x0, #0x238
  410a94:	ldr	x0, [x0]
  410a98:	bl	401500 <fflush@plt>
  410a9c:	add	x0, sp, #0x130
  410aa0:	str	x0, [sp, #64]
  410aa4:	add	x0, sp, #0x130
  410aa8:	str	x0, [sp, #72]
  410aac:	add	x0, sp, #0x100
  410ab0:	str	x0, [sp, #80]
  410ab4:	mov	w0, #0xffffffd0            	// #-48
  410ab8:	str	w0, [sp, #88]
  410abc:	mov	w0, #0xffffff80            	// #-128
  410ac0:	str	w0, [sp, #92]
  410ac4:	adrp	x0, 435000 <ferror@plt+0x33a30>
  410ac8:	add	x0, x0, #0x220
  410acc:	ldr	x3, [x0]
  410ad0:	ldr	x2, [sp, #112]
  410ad4:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  410ad8:	add	x1, x0, #0x438
  410adc:	mov	x0, x3
  410ae0:	bl	4015a0 <fprintf@plt>
  410ae4:	adrp	x0, 435000 <ferror@plt+0x33a30>
  410ae8:	add	x0, x0, #0x220
  410aec:	ldr	x4, [x0]
  410af0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  410af4:	add	x0, x0, #0x250
  410af8:	ldr	x0, [x0]
  410afc:	ldr	w1, [sp, #60]
  410b00:	add	x1, x1, #0xe8
  410b04:	ldr	x5, [x0, x1, lsl #3]
  410b08:	add	x2, sp, #0x10
  410b0c:	add	x3, sp, #0x40
  410b10:	ldp	x0, x1, [x3]
  410b14:	stp	x0, x1, [x2]
  410b18:	ldp	x0, x1, [x3, #16]
  410b1c:	stp	x0, x1, [x2, #16]
  410b20:	add	x0, sp, #0x10
  410b24:	mov	x2, x0
  410b28:	mov	x1, x5
  410b2c:	mov	x0, x4
  410b30:	bl	401570 <vfprintf@plt>
  410b34:	adrp	x0, 435000 <ferror@plt+0x33a30>
  410b38:	add	x0, x0, #0x250
  410b3c:	ldr	x0, [x0]
  410b40:	ldr	x0, [x0, #1112]
  410b44:	cmp	x0, #0x0
  410b48:	b.eq	410c94 <ferror@plt+0xf6c4>  // b.none
  410b4c:	ldr	x0, [sp, #48]
  410b50:	cmp	x0, #0x0
  410b54:	b.eq	410bb4 <ferror@plt+0xf5e4>  // b.none
  410b58:	adrp	x0, 435000 <ferror@plt+0x33a30>
  410b5c:	add	x0, x0, #0x220
  410b60:	ldr	x3, [x0]
  410b64:	adrp	x0, 435000 <ferror@plt+0x33a30>
  410b68:	add	x0, x0, #0x250
  410b6c:	ldr	x0, [x0]
  410b70:	ldr	x0, [x0, #1112]
  410b74:	mov	x2, x0
  410b78:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  410b7c:	add	x1, x0, #0x440
  410b80:	mov	x0, x3
  410b84:	bl	4015a0 <fprintf@plt>
  410b88:	adrp	x0, 435000 <ferror@plt+0x33a30>
  410b8c:	add	x0, x0, #0x220
  410b90:	ldr	x3, [x0]
  410b94:	adrp	x0, 41b000 <ferror@plt+0x19a30>
  410b98:	add	x0, x0, #0x918
  410b9c:	ldr	x0, [x0]
  410ba0:	ldr	x2, [sp, #48]
  410ba4:	mov	x1, x0
  410ba8:	mov	x0, x3
  410bac:	bl	4015a0 <fprintf@plt>
  410bb0:	b	410c94 <ferror@plt+0xf6c4>
  410bb4:	adrp	x0, 435000 <ferror@plt+0x33a30>
  410bb8:	add	x0, x0, #0x250
  410bbc:	ldr	x0, [x0]
  410bc0:	add	x0, x0, #0x1f0
  410bc4:	mov	x1, #0x0                   	// #0
  410bc8:	bl	4105c4 <ferror@plt+0xeff4>
  410bcc:	str	x0, [sp, #104]
  410bd0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  410bd4:	add	x0, x0, #0x250
  410bd8:	ldr	x0, [x0]
  410bdc:	add	x2, x0, #0x218
  410be0:	ldr	x0, [sp, #104]
  410be4:	ldr	x0, [x0]
  410be8:	mov	x1, x0
  410bec:	mov	x0, x2
  410bf0:	bl	410594 <ferror@plt+0xefc4>
  410bf4:	str	x0, [sp, #96]
  410bf8:	adrp	x0, 435000 <ferror@plt+0x33a30>
  410bfc:	add	x0, x0, #0x220
  410c00:	ldr	x4, [x0]
  410c04:	adrp	x0, 435000 <ferror@plt+0x33a30>
  410c08:	add	x0, x0, #0x250
  410c0c:	ldr	x0, [x0]
  410c10:	ldr	x1, [x0, #1808]
  410c14:	ldr	x0, [sp, #96]
  410c18:	ldr	x0, [x0, #208]
  410c1c:	mov	x3, x0
  410c20:	mov	x2, x1
  410c24:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  410c28:	add	x1, x0, #0x448
  410c2c:	mov	x0, x4
  410c30:	bl	4015a0 <fprintf@plt>
  410c34:	adrp	x0, 435000 <ferror@plt+0x33a30>
  410c38:	add	x0, x0, #0x250
  410c3c:	ldr	x0, [x0]
  410c40:	ldr	x0, [x0, #1248]
  410c44:	ldrb	w0, [x0]
  410c48:	cmp	w0, #0x64
  410c4c:	b.eq	410c94 <ferror@plt+0xf6c4>  // b.none
  410c50:	ldr	x0, [sp, #104]
  410c54:	ldr	x0, [x0]
  410c58:	cmp	x0, #0x0
  410c5c:	b.eq	410c94 <ferror@plt+0xf6c4>  // b.none
  410c60:	ldr	x0, [sp, #104]
  410c64:	ldr	x0, [x0]
  410c68:	cmp	x0, #0x1
  410c6c:	b.eq	410c94 <ferror@plt+0xf6c4>  // b.none
  410c70:	adrp	x0, 435000 <ferror@plt+0x33a30>
  410c74:	add	x0, x0, #0x220
  410c78:	ldr	x0, [x0]
  410c7c:	mov	x3, x0
  410c80:	mov	x2, #0x2                   	// #2
  410c84:	mov	x1, #0x1                   	// #1
  410c88:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  410c8c:	add	x0, x0, #0x458
  410c90:	bl	4014f0 <fwrite@plt>
  410c94:	adrp	x0, 435000 <ferror@plt+0x33a30>
  410c98:	add	x0, x0, #0x220
  410c9c:	ldr	x0, [x0]
  410ca0:	mov	x3, x0
  410ca4:	mov	x2, #0x2                   	// #2
  410ca8:	mov	x1, #0x1                   	// #1
  410cac:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  410cb0:	add	x0, x0, #0x460
  410cb4:	bl	4014f0 <fwrite@plt>
  410cb8:	adrp	x0, 435000 <ferror@plt+0x33a30>
  410cbc:	add	x0, x0, #0x220
  410cc0:	ldr	x0, [x0]
  410cc4:	bl	401500 <fflush@plt>
  410cc8:	ldrb	w0, [sp, #127]
  410ccc:	add	w0, w0, #0x1
  410cd0:	ldp	x29, x30, [sp], #304
  410cd4:	ret
  410cd8:	stp	x29, x30, [sp, #-128]!
  410cdc:	mov	x29, sp
  410ce0:	str	x19, [sp, #16]
  410ce4:	str	x0, [sp, #40]
  410ce8:	ldr	x0, [sp, #40]
  410cec:	bl	401590 <getenv@plt>
  410cf0:	str	x0, [sp, #120]
  410cf4:	ldr	x0, [sp, #120]
  410cf8:	cmp	x0, #0x0
  410cfc:	b.ne	410d08 <ferror@plt+0xf738>  // b.any
  410d00:	mov	w0, #0x0                   	// #0
  410d04:	b	410e4c <ferror@plt+0xf87c>
  410d08:	ldr	x0, [sp, #120]
  410d0c:	bl	411114 <ferror@plt+0xfb44>
  410d10:	str	x0, [sp, #112]
  410d14:	ldr	x0, [sp, #112]
  410d18:	str	x0, [sp, #56]
  410d1c:	add	x0, sp, #0x40
  410d20:	mov	x2, #0x0                   	// #0
  410d24:	mov	x1, #0x8                   	// #8
  410d28:	bl	40ff74 <ferror@plt+0xe9a4>
  410d2c:	add	x1, sp, #0x28
  410d30:	add	x0, sp, #0x40
  410d34:	bl	4101ac <ferror@plt+0xebdc>
  410d38:	b	410df4 <ferror@plt+0xf824>
  410d3c:	bl	401490 <__ctype_b_loc@plt>
  410d40:	ldr	x1, [x0]
  410d44:	ldr	x0, [sp, #56]
  410d48:	ldrb	w0, [x0]
  410d4c:	and	x0, x0, #0xff
  410d50:	lsl	x0, x0, #1
  410d54:	add	x0, x1, x0
  410d58:	ldrh	w0, [x0]
  410d5c:	and	w0, w0, #0x2000
  410d60:	cmp	w0, #0x0
  410d64:	b.ne	410de8 <ferror@plt+0xf818>  // b.any
  410d68:	add	x1, sp, #0x38
  410d6c:	add	x0, sp, #0x40
  410d70:	bl	4101ac <ferror@plt+0xebdc>
  410d74:	b	410d84 <ferror@plt+0xf7b4>
  410d78:	ldr	x0, [sp, #56]
  410d7c:	add	x0, x0, #0x1
  410d80:	str	x0, [sp, #56]
  410d84:	ldr	x0, [sp, #56]
  410d88:	ldrb	w0, [x0]
  410d8c:	cmp	w0, #0x0
  410d90:	b.eq	410dc0 <ferror@plt+0xf7f0>  // b.none
  410d94:	bl	401490 <__ctype_b_loc@plt>
  410d98:	ldr	x1, [x0]
  410d9c:	ldr	x0, [sp, #56]
  410da0:	ldrb	w0, [x0]
  410da4:	and	x0, x0, #0xff
  410da8:	lsl	x0, x0, #1
  410dac:	add	x0, x1, x0
  410db0:	ldrh	w0, [x0]
  410db4:	and	w0, w0, #0x2000
  410db8:	cmp	w0, #0x0
  410dbc:	b.eq	410d78 <ferror@plt+0xf7a8>  // b.none
  410dc0:	ldr	x0, [sp, #56]
  410dc4:	ldrb	w0, [x0]
  410dc8:	cmp	w0, #0x0
  410dcc:	b.eq	410df4 <ferror@plt+0xf824>  // b.none
  410dd0:	ldr	x0, [sp, #56]
  410dd4:	strb	wzr, [x0]
  410dd8:	ldr	x0, [sp, #56]
  410ddc:	add	x0, x0, #0x1
  410de0:	str	x0, [sp, #56]
  410de4:	b	410df4 <ferror@plt+0xf824>
  410de8:	ldr	x0, [sp, #56]
  410dec:	add	x0, x0, #0x1
  410df0:	str	x0, [sp, #56]
  410df4:	ldr	x0, [sp, #56]
  410df8:	ldrb	w0, [x0]
  410dfc:	cmp	w0, #0x0
  410e00:	b.ne	410d3c <ferror@plt+0xf76c>  // b.any
  410e04:	str	xzr, [sp, #56]
  410e08:	add	x1, sp, #0x38
  410e0c:	add	x0, sp, #0x40
  410e10:	bl	4101ac <ferror@plt+0xebdc>
  410e14:	ldr	x0, [sp, #72]
  410e18:	sub	w19, w0, #0x1
  410e1c:	add	x0, sp, #0x40
  410e20:	mov	x1, #0x0                   	// #0
  410e24:	bl	410594 <ferror@plt+0xefc4>
  410e28:	mov	x1, x0
  410e2c:	mov	w0, w19
  410e30:	bl	406a28 <ferror@plt+0x5458>
  410e34:	str	w0, [sp, #108]
  410e38:	add	x0, sp, #0x40
  410e3c:	bl	410604 <ferror@plt+0xf034>
  410e40:	ldr	x0, [sp, #112]
  410e44:	bl	4014b0 <free@plt>
  410e48:	ldr	w0, [sp, #108]
  410e4c:	ldr	x19, [sp, #16]
  410e50:	ldp	x29, x30, [sp], #128
  410e54:	ret
  410e58:	stp	x29, x30, [sp, #-64]!
  410e5c:	mov	x29, sp
  410e60:	str	x0, [sp, #24]
  410e64:	ldr	x0, [sp, #24]
  410e68:	bl	401590 <getenv@plt>
  410e6c:	str	x0, [sp, #32]
  410e70:	mov	x0, #0x45                  	// #69
  410e74:	str	x0, [sp, #48]
  410e78:	ldr	x0, [sp, #32]
  410e7c:	cmp	x0, #0x0
  410e80:	b.ne	410e8c <ferror@plt+0xf8bc>  // b.any
  410e84:	ldr	x0, [sp, #48]
  410e88:	b	410f54 <ferror@plt+0xf984>
  410e8c:	ldr	x0, [sp, #32]
  410e90:	bl	401290 <strlen@plt>
  410e94:	str	x0, [sp, #48]
  410e98:	mov	w0, #0x1                   	// #1
  410e9c:	str	w0, [sp, #44]
  410ea0:	str	xzr, [sp, #56]
  410ea4:	b	410ee4 <ferror@plt+0xf914>
  410ea8:	bl	401490 <__ctype_b_loc@plt>
  410eac:	ldr	x1, [x0]
  410eb0:	ldr	x2, [sp, #32]
  410eb4:	ldr	x0, [sp, #56]
  410eb8:	add	x0, x2, x0
  410ebc:	ldrb	w0, [x0]
  410ec0:	and	x0, x0, #0xff
  410ec4:	lsl	x0, x0, #1
  410ec8:	add	x0, x1, x0
  410ecc:	ldrh	w0, [x0]
  410ed0:	and	w0, w0, #0x800
  410ed4:	str	w0, [sp, #44]
  410ed8:	ldr	x0, [sp, #56]
  410edc:	add	x0, x0, #0x1
  410ee0:	str	x0, [sp, #56]
  410ee4:	ldr	w0, [sp, #44]
  410ee8:	cmp	w0, #0x0
  410eec:	b.eq	410f00 <ferror@plt+0xf930>  // b.none
  410ef0:	ldr	x1, [sp, #56]
  410ef4:	ldr	x0, [sp, #48]
  410ef8:	cmp	x1, x0
  410efc:	b.cc	410ea8 <ferror@plt+0xf8d8>  // b.lo, b.ul, b.last
  410f00:	ldr	w0, [sp, #44]
  410f04:	cmp	w0, #0x0
  410f08:	b.eq	410f48 <ferror@plt+0xf978>  // b.none
  410f0c:	ldr	x0, [sp, #32]
  410f10:	bl	401320 <atoi@plt>
  410f14:	sxtw	x0, w0
  410f18:	sub	x0, x0, #0x1
  410f1c:	str	x0, [sp, #48]
  410f20:	ldr	x0, [sp, #48]
  410f24:	cmp	x0, #0x1
  410f28:	b.ls	410f3c <ferror@plt+0xf96c>  // b.plast
  410f2c:	ldr	x1, [sp, #48]
  410f30:	mov	x0, #0xfffe                	// #65534
  410f34:	cmp	x1, x0
  410f38:	b.ls	410f50 <ferror@plt+0xf980>  // b.plast
  410f3c:	mov	x0, #0x45                  	// #69
  410f40:	str	x0, [sp, #48]
  410f44:	b	410f50 <ferror@plt+0xf980>
  410f48:	mov	x0, #0x45                  	// #69
  410f4c:	str	x0, [sp, #48]
  410f50:	ldr	x0, [sp, #48]
  410f54:	ldp	x29, x30, [sp], #64
  410f58:	ret
  410f5c:	stp	x29, x30, [sp, #-16]!
  410f60:	mov	x29, sp
  410f64:	adrp	x0, 435000 <ferror@plt+0x33a30>
  410f68:	add	x0, x0, #0x250
  410f6c:	ldr	x0, [x0]
  410f70:	ldr	x0, [x0, #2280]
  410f74:	cmn	x0, #0x1
  410f78:	b.eq	410f90 <ferror@plt+0xf9c0>  // b.none
  410f7c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  410f80:	add	x0, x0, #0x250
  410f84:	ldr	x0, [x0]
  410f88:	ldr	x0, [x0, #2280]
  410f8c:	bl	4013a0 <catclose@plt>
  410f90:	adrp	x0, 435000 <ferror@plt+0x33a30>
  410f94:	add	x0, x0, #0x250
  410f98:	ldr	x0, [x0]
  410f9c:	add	x0, x0, #0x4f0
  410fa0:	bl	41b334 <ferror@plt+0x19d64>
  410fa4:	nop
  410fa8:	ldp	x29, x30, [sp], #16
  410fac:	ret
  410fb0:	stp	x29, x30, [sp, #-48]!
  410fb4:	mov	x29, sp
  410fb8:	str	w0, [sp, #28]
  410fbc:	mov	x1, #0x0                   	// #0
  410fc0:	ldr	w0, [sp, #28]
  410fc4:	bl	410994 <ferror@plt+0xf3c4>
  410fc8:	str	w0, [sp, #44]
  410fcc:	bl	410f5c <ferror@plt+0xf98c>
  410fd0:	ldr	w0, [sp, #44]
  410fd4:	bl	4012b0 <exit@plt>
  410fd8:	stp	x29, x30, [sp, #-48]!
  410fdc:	mov	x29, sp
  410fe0:	str	x0, [sp, #24]
  410fe4:	str	x1, [sp, #16]
  410fe8:	ldr	x1, [sp, #24]
  410fec:	ldr	x0, [sp, #16]
  410ff0:	mul	x0, x1, x0
  410ff4:	str	x0, [sp, #40]
  410ff8:	ldr	x0, [sp, #40]
  410ffc:	cmn	x0, #0x1
  411000:	b.eq	411028 <ferror@plt+0xfa58>  // b.none
  411004:	ldr	x0, [sp, #24]
  411008:	cmp	x0, #0x0
  41100c:	b.eq	411030 <ferror@plt+0xfa60>  // b.none
  411010:	ldr	x1, [sp, #40]
  411014:	ldr	x0, [sp, #24]
  411018:	udiv	x0, x1, x0
  41101c:	ldr	x1, [sp, #16]
  411020:	cmp	x1, x0
  411024:	b.eq	411030 <ferror@plt+0xfa60>  // b.none
  411028:	mov	w0, #0x4                   	// #4
  41102c:	bl	410fb0 <ferror@plt+0xf9e0>
  411030:	ldr	x0, [sp, #40]
  411034:	ldp	x29, x30, [sp], #48
  411038:	ret
  41103c:	stp	x29, x30, [sp, #-48]!
  411040:	mov	x29, sp
  411044:	str	x0, [sp, #24]
  411048:	str	x1, [sp, #16]
  41104c:	ldr	x1, [sp, #24]
  411050:	ldr	x0, [sp, #16]
  411054:	add	x0, x1, x0
  411058:	str	x0, [sp, #40]
  41105c:	ldr	x0, [sp, #40]
  411060:	cmn	x0, #0x1
  411064:	b.eq	411088 <ferror@plt+0xfab8>  // b.none
  411068:	ldr	x1, [sp, #40]
  41106c:	ldr	x0, [sp, #24]
  411070:	cmp	x1, x0
  411074:	b.cc	411088 <ferror@plt+0xfab8>  // b.lo, b.ul, b.last
  411078:	ldr	x1, [sp, #40]
  41107c:	ldr	x0, [sp, #16]
  411080:	cmp	x1, x0
  411084:	b.cs	411090 <ferror@plt+0xfac0>  // b.hs, b.nlast
  411088:	mov	w0, #0x4                   	// #4
  41108c:	bl	410fb0 <ferror@plt+0xf9e0>
  411090:	ldr	x0, [sp, #40]
  411094:	ldp	x29, x30, [sp], #48
  411098:	ret
  41109c:	stp	x29, x30, [sp, #-48]!
  4110a0:	mov	x29, sp
  4110a4:	str	x0, [sp, #24]
  4110a8:	ldr	x0, [sp, #24]
  4110ac:	bl	401340 <malloc@plt>
  4110b0:	str	x0, [sp, #40]
  4110b4:	ldr	x0, [sp, #40]
  4110b8:	cmp	x0, #0x0
  4110bc:	b.ne	4110c8 <ferror@plt+0xfaf8>  // b.any
  4110c0:	mov	w0, #0x4                   	// #4
  4110c4:	bl	410fb0 <ferror@plt+0xf9e0>
  4110c8:	ldr	x0, [sp, #40]
  4110cc:	ldp	x29, x30, [sp], #48
  4110d0:	ret
  4110d4:	stp	x29, x30, [sp, #-48]!
  4110d8:	mov	x29, sp
  4110dc:	str	x0, [sp, #24]
  4110e0:	str	x1, [sp, #16]
  4110e4:	ldr	x1, [sp, #16]
  4110e8:	ldr	x0, [sp, #24]
  4110ec:	bl	4013e0 <realloc@plt>
  4110f0:	str	x0, [sp, #40]
  4110f4:	ldr	x0, [sp, #40]
  4110f8:	cmp	x0, #0x0
  4110fc:	b.ne	411108 <ferror@plt+0xfb38>  // b.any
  411100:	mov	w0, #0x4                   	// #4
  411104:	bl	410fb0 <ferror@plt+0xf9e0>
  411108:	ldr	x0, [sp, #40]
  41110c:	ldp	x29, x30, [sp], #48
  411110:	ret
  411114:	stp	x29, x30, [sp, #-48]!
  411118:	mov	x29, sp
  41111c:	str	x0, [sp, #24]
  411120:	ldr	x0, [sp, #24]
  411124:	bl	4013f0 <strdup@plt>
  411128:	str	x0, [sp, #40]
  41112c:	ldr	x0, [sp, #40]
  411130:	cmp	x0, #0x0
  411134:	b.ne	411140 <ferror@plt+0xfb70>  // b.any
  411138:	mov	w0, #0x4                   	// #4
  41113c:	bl	410fb0 <ferror@plt+0xf9e0>
  411140:	ldr	x0, [sp, #40]
  411144:	ldp	x29, x30, [sp], #48
  411148:	ret
  41114c:	stp	x29, x30, [sp, #-304]!
  411150:	mov	x29, sp
  411154:	str	x0, [sp, #56]
  411158:	str	x1, [sp, #248]
  41115c:	str	x2, [sp, #256]
  411160:	str	x3, [sp, #264]
  411164:	str	x4, [sp, #272]
  411168:	str	x5, [sp, #280]
  41116c:	str	x6, [sp, #288]
  411170:	str	x7, [sp, #296]
  411174:	str	q0, [sp, #112]
  411178:	str	q1, [sp, #128]
  41117c:	str	q2, [sp, #144]
  411180:	str	q3, [sp, #160]
  411184:	str	q4, [sp, #176]
  411188:	str	q5, [sp, #192]
  41118c:	str	q6, [sp, #208]
  411190:	str	q7, [sp, #224]
  411194:	add	x0, sp, #0x130
  411198:	str	x0, [sp, #72]
  41119c:	add	x0, sp, #0x130
  4111a0:	str	x0, [sp, #80]
  4111a4:	add	x0, sp, #0xf0
  4111a8:	str	x0, [sp, #88]
  4111ac:	mov	w0, #0xffffffc8            	// #-56
  4111b0:	str	w0, [sp, #96]
  4111b4:	mov	w0, #0xffffff80            	// #-128
  4111b8:	str	w0, [sp, #100]
  4111bc:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4111c0:	add	x0, x0, #0x238
  4111c4:	ldr	x4, [x0]
  4111c8:	add	x2, sp, #0x10
  4111cc:	add	x3, sp, #0x48
  4111d0:	ldp	x0, x1, [x3]
  4111d4:	stp	x0, x1, [x2]
  4111d8:	ldp	x0, x1, [x3, #16]
  4111dc:	stp	x0, x1, [x2, #16]
  4111e0:	add	x0, sp, #0x10
  4111e4:	mov	x2, x0
  4111e8:	ldr	x1, [sp, #56]
  4111ec:	mov	x0, x4
  4111f0:	bl	401570 <vfprintf@plt>
  4111f4:	str	w0, [sp, #108]
  4111f8:	ldr	w0, [sp, #108]
  4111fc:	cmp	w0, #0x0
  411200:	b.lt	41121c <ferror@plt+0xfc4c>  // b.tstop
  411204:	adrp	x0, 435000 <ferror@plt+0x33a30>
  411208:	add	x0, x0, #0x238
  41120c:	ldr	x0, [x0]
  411210:	bl	4015d0 <ferror@plt>
  411214:	cmp	w0, #0x0
  411218:	b.eq	411224 <ferror@plt+0xfc54>  // b.none
  41121c:	mov	w0, #0x5                   	// #5
  411220:	bl	410fb0 <ferror@plt+0xf9e0>
  411224:	adrp	x0, 435000 <ferror@plt+0x33a30>
  411228:	add	x0, x0, #0x250
  41122c:	ldr	x0, [x0]
  411230:	str	xzr, [x0, #1104]
  411234:	ldrsw	x0, [sp, #108]
  411238:	ldp	x29, x30, [sp], #304
  41123c:	ret
  411240:	stp	x29, x30, [sp, #-32]!
  411244:	mov	x29, sp
  411248:	str	x0, [sp, #24]
  41124c:	str	x1, [sp, #16]
  411250:	ldr	x1, [sp, #16]
  411254:	ldr	x0, [sp, #24]
  411258:	bl	4012a0 <fputs@plt>
  41125c:	cmp	w0, #0x0
  411260:	b.lt	411274 <ferror@plt+0xfca4>  // b.tstop
  411264:	ldr	x0, [sp, #16]
  411268:	bl	4015d0 <ferror@plt>
  41126c:	cmp	w0, #0x0
  411270:	b.eq	41127c <ferror@plt+0xfcac>  // b.none
  411274:	mov	w0, #0x5                   	// #5
  411278:	bl	410fb0 <ferror@plt+0xf9e0>
  41127c:	nop
  411280:	ldp	x29, x30, [sp], #32
  411284:	ret
  411288:	stp	x29, x30, [sp, #-32]!
  41128c:	mov	x29, sp
  411290:	str	w0, [sp, #28]
  411294:	adrp	x0, 435000 <ferror@plt+0x33a30>
  411298:	add	x0, x0, #0x238
  41129c:	ldr	x0, [x0]
  4112a0:	mov	x1, x0
  4112a4:	ldr	w0, [sp, #28]
  4112a8:	bl	4012d0 <fputc@plt>
  4112ac:	cmp	w0, #0x0
  4112b0:	b.lt	4112cc <ferror@plt+0xfcfc>  // b.tstop
  4112b4:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4112b8:	add	x0, x0, #0x238
  4112bc:	ldr	x0, [x0]
  4112c0:	bl	4015d0 <ferror@plt>
  4112c4:	cmp	w0, #0x0
  4112c8:	b.eq	4112d4 <ferror@plt+0xfd04>  // b.none
  4112cc:	mov	w0, #0x5                   	// #5
  4112d0:	bl	410fb0 <ferror@plt+0xf9e0>
  4112d4:	ldr	w0, [sp, #28]
  4112d8:	cmp	w0, #0xa
  4112dc:	b.eq	4112f8 <ferror@plt+0xfd28>  // b.none
  4112e0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4112e4:	add	x0, x0, #0x250
  4112e8:	ldr	x0, [x0]
  4112ec:	ldr	x0, [x0, #1104]
  4112f0:	add	x0, x0, #0x1
  4112f4:	b	4112fc <ferror@plt+0xfd2c>
  4112f8:	mov	x0, #0x0                   	// #0
  4112fc:	adrp	x1, 435000 <ferror@plt+0x33a30>
  411300:	add	x1, x1, #0x250
  411304:	ldr	x1, [x1]
  411308:	str	x0, [x1, #1104]
  41130c:	nop
  411310:	ldp	x29, x30, [sp], #32
  411314:	ret
  411318:	stp	x29, x30, [sp, #-32]!
  41131c:	mov	x29, sp
  411320:	str	x0, [sp, #24]
  411324:	ldr	x0, [sp, #24]
  411328:	bl	401500 <fflush@plt>
  41132c:	cmp	w0, #0x0
  411330:	b.lt	411344 <ferror@plt+0xfd74>  // b.tstop
  411334:	ldr	x0, [sp, #24]
  411338:	bl	4015d0 <ferror@plt>
  41133c:	cmp	w0, #0x0
  411340:	b.eq	41134c <ferror@plt+0xfd7c>  // b.none
  411344:	mov	w0, #0x5                   	// #5
  411348:	bl	410fb0 <ferror@plt+0xf9e0>
  41134c:	nop
  411350:	ldp	x29, x30, [sp], #32
  411354:	ret
  411358:	stp	x29, x30, [sp, #-112]!
  41135c:	mov	x29, sp
  411360:	adrp	x0, 435000 <ferror@plt+0x33a30>
  411364:	add	x0, x0, #0x250
  411368:	ldr	x0, [x0]
  41136c:	add	x0, x0, #0x138
  411370:	str	x0, [sp, #80]
  411374:	ldr	x0, [sp, #80]
  411378:	add	x0, x0, #0xe0
  41137c:	str	x0, [sp, #72]
  411380:	mov	x1, #0x0                   	// #0
  411384:	ldr	x0, [sp, #72]
  411388:	bl	410594 <ferror@plt+0xefc4>
  41138c:	str	x0, [sp, #64]
  411390:	ldr	x0, [sp, #80]
  411394:	add	x0, x0, #0xb8
  411398:	mov	x1, #0x0                   	// #0
  41139c:	bl	410594 <ferror@plt+0xefc4>
  4113a0:	str	x0, [sp, #56]
  4113a4:	strb	wzr, [sp, #111]
  4113a8:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4113ac:	add	x0, x0, #0x250
  4113b0:	ldr	x0, [x0]
  4113b4:	ldr	x0, [x0, #1248]
  4113b8:	ldrb	w0, [x0]
  4113bc:	cmp	w0, #0x64
  4113c0:	b.eq	41141c <ferror@plt+0xfe4c>  // b.none
  4113c4:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4113c8:	add	x0, x0, #0x250
  4113cc:	ldr	x0, [x0]
  4113d0:	ldr	x0, [x0, #88]
  4113d4:	cmp	x0, #0x1
  4113d8:	b.ne	411408 <ferror@plt+0xfe38>  // b.any
  4113dc:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4113e0:	add	x0, x0, #0x250
  4113e4:	ldr	x0, [x0]
  4113e8:	add	x0, x0, #0x50
  4113ec:	mov	x1, #0x0                   	// #0
  4113f0:	bl	4105c4 <ferror@plt+0xeff4>
  4113f4:	ldrh	w0, [x0]
  4113f8:	cmp	w0, #0x0
  4113fc:	b.ne	411408 <ferror@plt+0xfe38>  // b.any
  411400:	mov	w0, #0x1                   	// #1
  411404:	b	41140c <ferror@plt+0xfe3c>
  411408:	mov	w0, #0x0                   	// #0
  41140c:	strb	w0, [sp, #111]
  411410:	ldrb	w0, [sp, #111]
  411414:	and	w0, w0, #0x1
  411418:	strb	w0, [sp, #111]
  41141c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  411420:	add	x0, x0, #0x250
  411424:	ldr	x0, [x0]
  411428:	ldr	x0, [x0, #1248]
  41142c:	ldrb	w0, [x0]
  411430:	cmp	w0, #0x64
  411434:	b.ne	4115d8 <ferror@plt+0x10008>  // b.any
  411438:	str	xzr, [sp, #96]
  41143c:	b	4114a8 <ferror@plt+0xfed8>
  411440:	adrp	x0, 435000 <ferror@plt+0x33a30>
  411444:	add	x0, x0, #0x250
  411448:	ldr	x0, [x0]
  41144c:	add	x0, x0, #0x268
  411450:	ldr	x1, [sp, #96]
  411454:	bl	410594 <ferror@plt+0xefc4>
  411458:	str	x0, [sp, #48]
  41145c:	mov	x1, #0x0                   	// #0
  411460:	ldr	x0, [sp, #48]
  411464:	bl	4105c4 <ferror@plt+0xeff4>
  411468:	str	x0, [sp, #40]
  41146c:	ldr	x0, [sp, #48]
  411470:	ldr	x0, [x0, #8]
  411474:	cmp	x0, #0x1
  411478:	b.ne	4114c4 <ferror@plt+0xfef4>  // b.any
  41147c:	ldr	x0, [sp, #40]
  411480:	ldr	x0, [x0]
  411484:	cmp	x0, #0x0
  411488:	b.ne	41149c <ferror@plt+0xfecc>  // b.any
  41148c:	ldr	x0, [sp, #40]
  411490:	ldr	x0, [x0, #32]
  411494:	cmp	x0, #0x0
  411498:	b.eq	4114c4 <ferror@plt+0xfef4>  // b.none
  41149c:	ldr	x0, [sp, #96]
  4114a0:	add	x0, x0, #0x1
  4114a4:	str	x0, [sp, #96]
  4114a8:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4114ac:	add	x0, x0, #0x250
  4114b0:	ldr	x0, [x0]
  4114b4:	ldr	x0, [x0, #624]
  4114b8:	ldr	x1, [sp, #96]
  4114bc:	cmp	x1, x0
  4114c0:	b.cc	411440 <ferror@plt+0xfe70>  // b.lo, b.ul, b.last
  4114c4:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4114c8:	add	x0, x0, #0x250
  4114cc:	ldr	x0, [x0]
  4114d0:	ldr	x0, [x0, #624]
  4114d4:	ldr	x1, [sp, #96]
  4114d8:	cmp	x1, x0
  4114dc:	b.ne	4115d8 <ferror@plt+0x10008>  // b.any
  4114e0:	str	xzr, [sp, #96]
  4114e4:	b	411594 <ferror@plt+0xffc4>
  4114e8:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4114ec:	add	x0, x0, #0x250
  4114f0:	ldr	x0, [x0]
  4114f4:	add	x0, x0, #0x2b8
  4114f8:	ldr	x1, [sp, #96]
  4114fc:	bl	410594 <ferror@plt+0xefc4>
  411500:	str	x0, [sp, #32]
  411504:	mov	x1, #0x0                   	// #0
  411508:	ldr	x0, [sp, #32]
  41150c:	bl	4105c4 <ferror@plt+0xeff4>
  411510:	str	x0, [sp, #32]
  411514:	str	xzr, [sp, #88]
  411518:	b	411558 <ferror@plt+0xff88>
  41151c:	ldr	x1, [sp, #88]
  411520:	ldr	x0, [sp, #32]
  411524:	bl	410594 <ferror@plt+0xefc4>
  411528:	str	x0, [sp, #24]
  41152c:	ldr	x0, [sp, #24]
  411530:	ldr	x0, [x0]
  411534:	cmp	x0, #0x0
  411538:	b.ne	41154c <ferror@plt+0xff7c>  // b.any
  41153c:	ldr	x0, [sp, #24]
  411540:	ldr	x0, [x0, #32]
  411544:	cmp	x0, #0x0
  411548:	b.eq	411570 <ferror@plt+0xffa0>  // b.none
  41154c:	ldr	x0, [sp, #88]
  411550:	add	x0, x0, #0x1
  411554:	str	x0, [sp, #88]
  411558:	ldr	x0, [sp, #32]
  41155c:	ldr	x0, [x0, #8]
  411560:	ldr	x1, [sp, #88]
  411564:	cmp	x1, x0
  411568:	b.cc	41151c <ferror@plt+0xff4c>  // b.lo, b.ul, b.last
  41156c:	b	411574 <ferror@plt+0xffa4>
  411570:	nop
  411574:	ldr	x0, [sp, #32]
  411578:	ldr	x0, [x0, #8]
  41157c:	ldr	x1, [sp, #88]
  411580:	cmp	x1, x0
  411584:	b.ne	4115b4 <ferror@plt+0xffe4>  // b.any
  411588:	ldr	x0, [sp, #96]
  41158c:	add	x0, x0, #0x1
  411590:	str	x0, [sp, #96]
  411594:	adrp	x0, 435000 <ferror@plt+0x33a30>
  411598:	add	x0, x0, #0x250
  41159c:	ldr	x0, [x0]
  4115a0:	ldr	x0, [x0, #704]
  4115a4:	ldr	x1, [sp, #96]
  4115a8:	cmp	x1, x0
  4115ac:	b.cc	4114e8 <ferror@plt+0xff18>  // b.lo, b.ul, b.last
  4115b0:	b	4115b8 <ferror@plt+0xffe8>
  4115b4:	nop
  4115b8:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4115bc:	add	x0, x0, #0x250
  4115c0:	ldr	x0, [x0]
  4115c4:	ldr	x0, [x0, #704]
  4115c8:	ldr	x1, [sp, #96]
  4115cc:	cmp	x1, x0
  4115d0:	cset	w0, eq  // eq = none
  4115d4:	strb	w0, [sp, #111]
  4115d8:	ldrb	w0, [sp, #111]
  4115dc:	cmp	w0, #0x0
  4115e0:	b.eq	4116e0 <ferror@plt+0x10110>  // b.none
  4115e4:	ldr	x0, [sp, #80]
  4115e8:	ldr	x0, [x0, #192]
  4115ec:	cmp	x0, #0x1
  4115f0:	b.ne	4116e0 <ferror@plt+0x10110>  // b.any
  4115f4:	ldr	x0, [sp, #80]
  4115f8:	ldr	x0, [x0, #152]
  4115fc:	cmp	x0, #0x0
  411600:	b.ne	4116e0 <ferror@plt+0x10110>  // b.any
  411604:	ldr	x0, [sp, #56]
  411608:	ldr	x1, [x0, #8]
  41160c:	ldr	x0, [sp, #64]
  411610:	ldr	x0, [x0, #8]
  411614:	cmp	x1, x0
  411618:	b.ne	4116e0 <ferror@plt+0x10110>  // b.any
  41161c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  411620:	add	x0, x0, #0x250
  411624:	ldr	x0, [x0]
  411628:	ldr	x0, [x0, #1248]
  41162c:	ldrb	w0, [x0]
  411630:	cmp	w0, #0x64
  411634:	b.eq	411654 <ferror@plt+0x10084>  // b.none
  411638:	ldr	x0, [sp, #64]
  41163c:	add	x2, x0, #0x28
  411640:	ldr	x0, [sp, #64]
  411644:	ldr	x0, [x0, #48]
  411648:	mov	x1, x0
  41164c:	mov	x0, x2
  411650:	bl	410054 <ferror@plt+0xea84>
  411654:	ldr	x0, [sp, #64]
  411658:	add	x2, x0, #0x80
  41165c:	ldr	x0, [sp, #64]
  411660:	ldr	x0, [x0, #136]
  411664:	mov	x1, x0
  411668:	mov	x0, x2
  41166c:	bl	410054 <ferror@plt+0xea84>
  411670:	ldr	x0, [sp, #64]
  411674:	add	x2, x0, #0xa8
  411678:	ldr	x0, [sp, #64]
  41167c:	ldr	x0, [x0, #176]
  411680:	mov	x1, x0
  411684:	mov	x0, x2
  411688:	bl	410054 <ferror@plt+0xea84>
  41168c:	ldr	x2, [sp, #64]
  411690:	ldr	x0, [sp, #64]
  411694:	ldr	x0, [x0, #8]
  411698:	mov	x1, x0
  41169c:	mov	x0, x2
  4116a0:	bl	410054 <ferror@plt+0xea84>
  4116a4:	ldr	x0, [sp, #56]
  4116a8:	str	xzr, [x0, #8]
  4116ac:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4116b0:	add	x0, x0, #0x250
  4116b4:	ldr	x0, [x0]
  4116b8:	ldr	x0, [x0, #1248]
  4116bc:	ldrb	w0, [x0]
  4116c0:	cmp	w0, #0x64
  4116c4:	b.ne	4116e0 <ferror@plt+0x10110>  // b.any
  4116c8:	ldr	x0, [sp, #72]
  4116cc:	ldr	x0, [x0, #8]
  4116d0:	sub	x0, x0, #0x2
  4116d4:	mov	x1, x0
  4116d8:	ldr	x0, [sp, #72]
  4116dc:	bl	410054 <ferror@plt+0xea84>
  4116e0:	nop
  4116e4:	ldp	x29, x30, [sp], #112
  4116e8:	ret
  4116ec:	stp	x29, x30, [sp, #-48]!
  4116f0:	mov	x29, sp
  4116f4:	str	x0, [sp, #24]
  4116f8:	strb	w1, [sp, #23]
  4116fc:	adrp	x0, 435000 <ferror@plt+0x33a30>
  411700:	add	x0, x0, #0x250
  411704:	ldr	x0, [x0]
  411708:	ldr	x1, [sp, #24]
  41170c:	bl	407410 <ferror@plt+0x5e40>
  411710:	str	w0, [sp, #44]
  411714:	ldr	w0, [sp, #44]
  411718:	cmp	w0, #0x0
  41171c:	b.ne	411878 <ferror@plt+0x102a8>  // b.any
  411720:	b	411754 <ferror@plt+0x10184>
  411724:	adrp	x0, 435000 <ferror@plt+0x33a30>
  411728:	add	x0, x0, #0x250
  41172c:	ldr	x0, [x0]
  411730:	ldr	x1, [x0, #1792]
  411734:	adrp	x0, 435000 <ferror@plt+0x33a30>
  411738:	add	x0, x0, #0x250
  41173c:	ldr	x0, [x0]
  411740:	blr	x1
  411744:	str	w0, [sp, #44]
  411748:	ldr	w0, [sp, #44]
  41174c:	cmp	w0, #0x0
  411750:	b.ne	411880 <ferror@plt+0x102b0>  // b.any
  411754:	adrp	x0, 435000 <ferror@plt+0x33a30>
  411758:	add	x0, x0, #0x250
  41175c:	ldr	x0, [x0]
  411760:	ldr	w0, [x0, #32]
  411764:	cmp	w0, #0x0
  411768:	b.ne	411724 <ferror@plt+0x10154>  // b.any
  41176c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  411770:	add	x0, x0, #0x250
  411774:	ldr	x0, [x0]
  411778:	ldr	x0, [x0, #1248]
  41177c:	ldrb	w0, [x0]
  411780:	cmp	w0, #0x64
  411784:	b.eq	41182c <ferror@plt+0x1025c>  // b.none
  411788:	adrp	x0, 435000 <ferror@plt+0x33a30>
  41178c:	add	x0, x0, #0x250
  411790:	ldr	x0, [x0]
  411794:	add	x0, x0, #0x50
  411798:	mov	x1, #0x0                   	// #0
  41179c:	bl	4105c4 <ferror@plt+0xeff4>
  4117a0:	str	x0, [sp, #32]
  4117a4:	ldrb	w0, [sp, #23]
  4117a8:	eor	w0, w0, #0x1
  4117ac:	and	w0, w0, #0xff
  4117b0:	cmp	w0, #0x0
  4117b4:	b.eq	4117f0 <ferror@plt+0x10220>  // b.none
  4117b8:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4117bc:	add	x0, x0, #0x250
  4117c0:	ldr	x0, [x0]
  4117c4:	ldr	x0, [x0, #88]
  4117c8:	cmp	x0, #0x1
  4117cc:	b.ne	4117f0 <ferror@plt+0x10220>  // b.any
  4117d0:	ldr	x0, [sp, #32]
  4117d4:	ldrh	w0, [x0]
  4117d8:	cmp	w0, #0x100
  4117dc:	b.ne	4117f0 <ferror@plt+0x10220>  // b.any
  4117e0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4117e4:	add	x0, x0, #0x250
  4117e8:	ldr	x0, [x0]
  4117ec:	bl	415f14 <ferror@plt+0x14944>
  4117f0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4117f4:	add	x0, x0, #0x250
  4117f8:	ldr	x0, [x0]
  4117fc:	ldr	x0, [x0, #88]
  411800:	cmp	x0, #0x1
  411804:	b.ne	411888 <ferror@plt+0x102b8>  // b.any
  411808:	adrp	x0, 435000 <ferror@plt+0x33a30>
  41180c:	add	x0, x0, #0x250
  411810:	ldr	x0, [x0]
  411814:	add	x0, x0, #0x50
  411818:	mov	x1, #0x0                   	// #0
  41181c:	bl	4105c4 <ferror@plt+0xeff4>
  411820:	ldrh	w0, [x0]
  411824:	cmp	w0, #0x0
  411828:	b.ne	411888 <ferror@plt+0x102b8>  // b.any
  41182c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  411830:	add	x0, x0, #0x250
  411834:	ldr	x0, [x0]
  411838:	add	x0, x0, #0x138
  41183c:	bl	405464 <ferror@plt+0x3e94>
  411840:	str	w0, [sp, #44]
  411844:	adrp	x0, 435000 <ferror@plt+0x33a30>
  411848:	add	x0, x0, #0x250
  41184c:	ldr	x0, [x0]
  411850:	ldrh	w0, [x0, #1138]
  411854:	and	x0, x0, #0xffff
  411858:	and	x0, x0, #0x20
  41185c:	cmp	x0, #0x0
  411860:	b.eq	411890 <ferror@plt+0x102c0>  // b.none
  411864:	adrp	x0, 435000 <ferror@plt+0x33a30>
  411868:	add	x0, x0, #0x238
  41186c:	ldr	x0, [x0]
  411870:	bl	411318 <ferror@plt+0xfd48>
  411874:	b	411894 <ferror@plt+0x102c4>
  411878:	nop
  41187c:	b	411894 <ferror@plt+0x102c4>
  411880:	nop
  411884:	b	411894 <ferror@plt+0x102c4>
  411888:	nop
  41188c:	b	411894 <ferror@plt+0x102c4>
  411890:	nop
  411894:	bl	411358 <ferror@plt+0xfd88>
  411898:	ldr	w0, [sp, #44]
  41189c:	cmp	w0, #0x7
  4118a0:	b.eq	4118d8 <ferror@plt+0x10308>  // b.none
  4118a4:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4118a8:	add	x0, x0, #0x250
  4118ac:	ldr	x0, [x0]
  4118b0:	ldrh	w0, [x0, #1138]
  4118b4:	and	x0, x0, #0xffff
  4118b8:	and	x0, x0, #0x20
  4118bc:	cmp	x0, #0x0
  4118c0:	b.eq	4118d8 <ferror@plt+0x10308>  // b.none
  4118c4:	ldrb	w0, [sp, #23]
  4118c8:	eor	w0, w0, #0x1
  4118cc:	and	w0, w0, #0xff
  4118d0:	cmp	w0, #0x0
  4118d4:	b.eq	4118e0 <ferror@plt+0x10310>  // b.none
  4118d8:	ldr	w0, [sp, #44]
  4118dc:	b	4118e4 <ferror@plt+0x10314>
  4118e0:	mov	w0, #0x0                   	// #0
  4118e4:	ldp	x29, x30, [sp], #48
  4118e8:	ret
  4118ec:	stp	x29, x30, [sp, #-48]!
  4118f0:	mov	x29, sp
  4118f4:	str	x0, [sp, #24]
  4118f8:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4118fc:	add	x0, x0, #0x250
  411900:	ldr	x0, [x0]
  411904:	ldr	x1, [sp, #24]
  411908:	bl	406684 <ferror@plt+0x50b4>
  41190c:	add	x0, sp, #0x20
  411910:	mov	x1, x0
  411914:	ldr	x0, [sp, #24]
  411918:	bl	407b04 <ferror@plt+0x6534>
  41191c:	str	w0, [sp, #44]
  411920:	ldr	w0, [sp, #44]
  411924:	cmp	w0, #0x0
  411928:	b.eq	411934 <ferror@plt+0x10364>  // b.none
  41192c:	ldr	w0, [sp, #44]
  411930:	b	4119e4 <ferror@plt+0x10414>
  411934:	ldr	x0, [sp, #32]
  411938:	mov	w1, #0x0                   	// #0
  41193c:	bl	4116ec <ferror@plt+0x1011c>
  411940:	str	w0, [sp, #44]
  411944:	ldr	w0, [sp, #44]
  411948:	cmp	w0, #0x0
  41194c:	b.ne	4119cc <ferror@plt+0x103fc>  // b.any
  411950:	adrp	x0, 435000 <ferror@plt+0x33a30>
  411954:	add	x0, x0, #0x250
  411958:	ldr	x0, [x0]
  41195c:	ldr	x0, [x0, #1248]
  411960:	ldrb	w0, [x0]
  411964:	cmp	w0, #0x64
  411968:	b.eq	4119d4 <ferror@plt+0x10404>  // b.none
  41196c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  411970:	add	x0, x0, #0x250
  411974:	ldr	x0, [x0]
  411978:	ldr	x0, [x0, #88]
  41197c:	cmp	x0, #0x1
  411980:	b.ne	4119a8 <ferror@plt+0x103d8>  // b.any
  411984:	adrp	x0, 435000 <ferror@plt+0x33a30>
  411988:	add	x0, x0, #0x250
  41198c:	ldr	x0, [x0]
  411990:	add	x0, x0, #0x50
  411994:	mov	x1, #0x0                   	// #0
  411998:	bl	4105c4 <ferror@plt+0xeff4>
  41199c:	ldrh	w0, [x0]
  4119a0:	cmp	w0, #0x0
  4119a4:	b.eq	4119d4 <ferror@plt+0x10404>  // b.none
  4119a8:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4119ac:	add	x0, x0, #0x250
  4119b0:	ldr	x0, [x0]
  4119b4:	ldr	x0, [x0, #16]
  4119b8:	mov	x1, x0
  4119bc:	mov	w0, #0x20                  	// #32
  4119c0:	bl	410994 <ferror@plt+0xf3c4>
  4119c4:	str	w0, [sp, #44]
  4119c8:	b	4119d8 <ferror@plt+0x10408>
  4119cc:	nop
  4119d0:	b	4119d8 <ferror@plt+0x10408>
  4119d4:	nop
  4119d8:	ldr	x0, [sp, #32]
  4119dc:	bl	4014b0 <free@plt>
  4119e0:	ldr	w0, [sp, #44]
  4119e4:	ldp	x29, x30, [sp], #48
  4119e8:	ret
  4119ec:	stp	x29, x30, [sp, #-160]!
  4119f0:	mov	x29, sp
  4119f4:	str	wzr, [sp, #156]
  4119f8:	str	xzr, [sp, #144]
  4119fc:	strb	wzr, [sp, #143]
  411a00:	strb	wzr, [sp, #127]
  411a04:	adrp	x0, 435000 <ferror@plt+0x33a30>
  411a08:	add	x0, x0, #0x250
  411a0c:	ldr	x0, [x0]
  411a10:	mov	x2, x0
  411a14:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  411a18:	add	x1, x0, #0x3d0
  411a1c:	mov	x0, x2
  411a20:	bl	406684 <ferror@plt+0x50b4>
  411a24:	add	x0, sp, #0x10
  411a28:	mov	x2, #0x0                   	// #0
  411a2c:	mov	x1, #0x1                   	// #1
  411a30:	bl	40ff74 <ferror@plt+0xe9a4>
  411a34:	add	x0, sp, #0x38
  411a38:	mov	x2, #0x0                   	// #0
  411a3c:	mov	x1, #0x1                   	// #1
  411a40:	bl	40ff74 <ferror@plt+0xe9a4>
  411a44:	add	x0, sp, #0x10
  411a48:	mov	w1, #0x0                   	// #0
  411a4c:	bl	4101d8 <ferror@plt+0xec08>
  411a50:	add	x2, sp, #0x38
  411a54:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  411a58:	add	x1, x0, #0x468
  411a5c:	mov	x0, x2
  411a60:	bl	407a54 <ferror@plt+0x6484>
  411a64:	str	w0, [sp, #156]
  411a68:	b	411d3c <ferror@plt+0x1076c>
  411a6c:	ldr	x0, [sp, #56]
  411a70:	str	x0, [sp, #112]
  411a74:	ldr	x0, [sp, #64]
  411a78:	sub	x0, x0, #0x1
  411a7c:	str	x0, [sp, #104]
  411a80:	ldr	w0, [sp, #156]
  411a84:	cmp	w0, #0x5
  411a88:	cset	w0, eq  // eq = none
  411a8c:	strb	w0, [sp, #127]
  411a90:	str	xzr, [sp, #128]
  411a94:	b	411c4c <ferror@plt+0x1067c>
  411a98:	ldr	x0, [sp, #128]
  411a9c:	add	x0, x0, #0x1
  411aa0:	ldr	x1, [sp, #104]
  411aa4:	cmp	x1, x0
  411aa8:	cset	w0, hi  // hi = pmore
  411aac:	strb	w0, [sp, #103]
  411ab0:	ldr	x1, [sp, #112]
  411ab4:	ldr	x0, [sp, #128]
  411ab8:	add	x0, x1, x0
  411abc:	ldrb	w0, [x0]
  411ac0:	strb	w0, [sp, #102]
  411ac4:	ldrb	w0, [sp, #143]
  411ac8:	eor	w0, w0, #0x1
  411acc:	and	w0, w0, #0xff
  411ad0:	cmp	w0, #0x0
  411ad4:	b.eq	411b7c <ferror@plt+0x105ac>  // b.none
  411ad8:	ldr	x0, [sp, #128]
  411adc:	sub	x0, x0, #0x1
  411ae0:	ldr	x1, [sp, #104]
  411ae4:	cmp	x1, x0
  411ae8:	b.cc	411b08 <ferror@plt+0x10538>  // b.lo, b.ul, b.last
  411aec:	ldr	x0, [sp, #128]
  411af0:	sub	x0, x0, #0x1
  411af4:	ldr	x1, [sp, #112]
  411af8:	add	x0, x1, x0
  411afc:	ldrb	w0, [x0]
  411b00:	cmp	w0, #0x5c
  411b04:	b.eq	411b7c <ferror@plt+0x105ac>  // b.none
  411b08:	adrp	x0, 435000 <ferror@plt+0x33a30>
  411b0c:	add	x0, x0, #0x250
  411b10:	ldr	x0, [x0]
  411b14:	ldr	x0, [x0, #1248]
  411b18:	ldrb	w0, [x0]
  411b1c:	cmp	w0, #0x64
  411b20:	b.eq	411b48 <ferror@plt+0x10578>  // b.none
  411b24:	ldrb	w0, [sp, #102]
  411b28:	cmp	w0, #0x22
  411b2c:	cset	w0, eq  // eq = none
  411b30:	and	w0, w0, #0xff
  411b34:	and	x0, x0, #0xff
  411b38:	ldr	x1, [sp, #144]
  411b3c:	eor	x0, x1, x0
  411b40:	str	x0, [sp, #144]
  411b44:	b	411b7c <ferror@plt+0x105ac>
  411b48:	ldrb	w0, [sp, #102]
  411b4c:	cmp	w0, #0x5d
  411b50:	b.ne	411b64 <ferror@plt+0x10594>  // b.any
  411b54:	ldr	x0, [sp, #144]
  411b58:	sub	x0, x0, #0x1
  411b5c:	str	x0, [sp, #144]
  411b60:	b	411b7c <ferror@plt+0x105ac>
  411b64:	ldrb	w0, [sp, #102]
  411b68:	cmp	w0, #0x5b
  411b6c:	b.ne	411b7c <ferror@plt+0x105ac>  // b.any
  411b70:	ldr	x0, [sp, #144]
  411b74:	add	x0, x0, #0x1
  411b78:	str	x0, [sp, #144]
  411b7c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  411b80:	add	x0, x0, #0x250
  411b84:	ldr	x0, [x0]
  411b88:	ldr	x0, [x0, #1248]
  411b8c:	ldrb	w0, [x0]
  411b90:	cmp	w0, #0x64
  411b94:	b.eq	411c40 <ferror@plt+0x10670>  // b.none
  411b98:	ldr	x0, [sp, #144]
  411b9c:	cmp	x0, #0x0
  411ba0:	b.ne	411c40 <ferror@plt+0x10670>  // b.any
  411ba4:	ldrb	w0, [sp, #103]
  411ba8:	cmp	w0, #0x0
  411bac:	b.eq	411c40 <ferror@plt+0x10670>  // b.none
  411bb0:	ldr	x0, [sp, #128]
  411bb4:	add	x0, x0, #0x1
  411bb8:	ldr	x1, [sp, #112]
  411bbc:	add	x0, x1, x0
  411bc0:	ldrb	w0, [x0]
  411bc4:	strb	w0, [sp, #101]
  411bc8:	ldrb	w0, [sp, #102]
  411bcc:	cmp	w0, #0x2f
  411bd0:	b.ne	411c0c <ferror@plt+0x1063c>  // b.any
  411bd4:	ldrb	w0, [sp, #143]
  411bd8:	eor	w0, w0, #0x1
  411bdc:	and	w0, w0, #0xff
  411be0:	cmp	w0, #0x0
  411be4:	b.eq	411c0c <ferror@plt+0x1063c>  // b.none
  411be8:	ldrb	w0, [sp, #101]
  411bec:	cmp	w0, #0x2a
  411bf0:	b.ne	411c0c <ferror@plt+0x1063c>  // b.any
  411bf4:	mov	w0, #0x1                   	// #1
  411bf8:	strb	w0, [sp, #143]
  411bfc:	ldr	x0, [sp, #128]
  411c00:	add	x0, x0, #0x1
  411c04:	str	x0, [sp, #128]
  411c08:	b	411c40 <ferror@plt+0x10670>
  411c0c:	ldrb	w0, [sp, #102]
  411c10:	cmp	w0, #0x2a
  411c14:	b.ne	411c40 <ferror@plt+0x10670>  // b.any
  411c18:	ldrb	w0, [sp, #143]
  411c1c:	cmp	w0, #0x0
  411c20:	b.eq	411c40 <ferror@plt+0x10670>  // b.none
  411c24:	ldrb	w0, [sp, #101]
  411c28:	cmp	w0, #0x2f
  411c2c:	b.ne	411c40 <ferror@plt+0x10670>  // b.any
  411c30:	strb	wzr, [sp, #143]
  411c34:	ldr	x0, [sp, #128]
  411c38:	add	x0, x0, #0x1
  411c3c:	str	x0, [sp, #128]
  411c40:	ldr	x0, [sp, #128]
  411c44:	add	x0, x0, #0x1
  411c48:	str	x0, [sp, #128]
  411c4c:	ldr	x1, [sp, #128]
  411c50:	ldr	x0, [sp, #104]
  411c54:	cmp	x1, x0
  411c58:	b.cc	411a98 <ferror@plt+0x104c8>  // b.lo, b.ul, b.last
  411c5c:	ldr	x1, [sp, #56]
  411c60:	add	x0, sp, #0x10
  411c64:	bl	410404 <ferror@plt+0xee34>
  411c68:	ldr	x0, [sp, #144]
  411c6c:	cmp	x0, #0x0
  411c70:	b.ne	411d10 <ferror@plt+0x10740>  // b.any
  411c74:	ldrb	w0, [sp, #143]
  411c78:	cmp	w0, #0x0
  411c7c:	b.ne	411d10 <ferror@plt+0x10740>  // b.any
  411c80:	ldr	x0, [sp, #104]
  411c84:	cmp	x0, #0x1
  411c88:	b.ls	411cc4 <ferror@plt+0x106f4>  // b.plast
  411c8c:	ldr	x0, [sp, #104]
  411c90:	sub	x0, x0, #0x2
  411c94:	ldr	x1, [sp, #112]
  411c98:	add	x0, x1, x0
  411c9c:	ldrb	w0, [x0]
  411ca0:	cmp	w0, #0x5c
  411ca4:	b.ne	411cc4 <ferror@plt+0x106f4>  // b.any
  411ca8:	ldr	x0, [sp, #104]
  411cac:	sub	x0, x0, #0x1
  411cb0:	ldr	x1, [sp, #112]
  411cb4:	add	x0, x1, x0
  411cb8:	ldrb	w0, [x0]
  411cbc:	cmp	w0, #0xa
  411cc0:	b.eq	411d18 <ferror@plt+0x10748>  // b.none
  411cc4:	adrp	x0, 435000 <ferror@plt+0x33a30>
  411cc8:	add	x0, x0, #0x250
  411ccc:	ldr	x0, [x0]
  411cd0:	ldrb	w0, [x0, #1776]
  411cd4:	cmp	w0, #0x0
  411cd8:	b.ne	411d20 <ferror@plt+0x10750>  // b.any
  411cdc:	ldr	x0, [sp, #16]
  411ce0:	mov	w1, #0x1                   	// #1
  411ce4:	bl	4116ec <ferror@plt+0x1011c>
  411ce8:	str	w0, [sp, #156]
  411cec:	ldr	w0, [sp, #156]
  411cf0:	cmp	w0, #0x0
  411cf4:	b.ne	411ee8 <ferror@plt+0x10918>  // b.any
  411cf8:	add	x0, sp, #0x10
  411cfc:	bl	410458 <ferror@plt+0xee88>
  411d00:	ldrb	w0, [sp, #127]
  411d04:	cmp	w0, #0x0
  411d08:	b.ne	411d98 <ferror@plt+0x107c8>  // b.any
  411d0c:	b	411d24 <ferror@plt+0x10754>
  411d10:	nop
  411d14:	b	411d24 <ferror@plt+0x10754>
  411d18:	nop
  411d1c:	b	411d24 <ferror@plt+0x10754>
  411d20:	nop
  411d24:	add	x2, sp, #0x38
  411d28:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  411d2c:	add	x1, x0, #0x468
  411d30:	mov	x0, x2
  411d34:	bl	407a54 <ferror@plt+0x6484>
  411d38:	str	w0, [sp, #156]
  411d3c:	ldr	w0, [sp, #156]
  411d40:	cmp	w0, #0x0
  411d44:	b.eq	411d54 <ferror@plt+0x10784>  // b.none
  411d48:	ldr	w0, [sp, #156]
  411d4c:	cmp	w0, #0x4
  411d50:	b.ls	411d9c <ferror@plt+0x107cc>  // b.plast
  411d54:	ldr	x0, [sp, #64]
  411d58:	cmp	x0, #0x1
  411d5c:	b.ls	411d9c <ferror@plt+0x107cc>  // b.plast
  411d60:	adrp	x0, 435000 <ferror@plt+0x33a30>
  411d64:	add	x0, x0, #0x250
  411d68:	ldr	x0, [x0]
  411d6c:	ldr	w1, [x0, #1128]
  411d70:	adrp	x0, 435000 <ferror@plt+0x33a30>
  411d74:	add	x0, x0, #0x250
  411d78:	ldr	x0, [x0]
  411d7c:	ldr	w0, [x0, #1132]
  411d80:	cmp	w1, w0
  411d84:	b.ne	411d9c <ferror@plt+0x107cc>  // b.any
  411d88:	ldr	w0, [sp, #156]
  411d8c:	cmp	w0, #0x8
  411d90:	b.ne	411a6c <ferror@plt+0x1049c>  // b.any
  411d94:	b	411d9c <ferror@plt+0x107cc>
  411d98:	nop
  411d9c:	ldr	w0, [sp, #156]
  411da0:	cmp	w0, #0x0
  411da4:	b.eq	411db4 <ferror@plt+0x107e4>  // b.none
  411da8:	ldr	w0, [sp, #156]
  411dac:	cmp	w0, #0x5
  411db0:	b.ne	411ef0 <ferror@plt+0x10920>  // b.any
  411db4:	ldr	w0, [sp, #156]
  411db8:	cmp	w0, #0x0
  411dbc:	b.ne	411df4 <ferror@plt+0x10824>  // b.any
  411dc0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  411dc4:	add	x0, x0, #0x250
  411dc8:	ldr	x0, [x0]
  411dcc:	ldr	w1, [x0, #1128]
  411dd0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  411dd4:	add	x0, x0, #0x250
  411dd8:	ldr	x0, [x0]
  411ddc:	ldr	w0, [x0, #1132]
  411de0:	cmp	w1, w0
  411de4:	b.eq	411df4 <ferror@plt+0x10824>  // b.none
  411de8:	mov	w0, #0x8                   	// #8
  411dec:	str	w0, [sp, #156]
  411df0:	b	411efc <ferror@plt+0x1092c>
  411df4:	ldr	w0, [sp, #156]
  411df8:	cmp	w0, #0x0
  411dfc:	b.eq	411e0c <ferror@plt+0x1083c>  // b.none
  411e00:	ldr	w0, [sp, #156]
  411e04:	cmp	w0, #0x4
  411e08:	b.ls	411ef8 <ferror@plt+0x10928>  // b.plast
  411e0c:	ldrb	w0, [sp, #143]
  411e10:	cmp	w0, #0x0
  411e14:	b.eq	411e3c <ferror@plt+0x1086c>  // b.none
  411e18:	adrp	x0, 435000 <ferror@plt+0x33a30>
  411e1c:	add	x0, x0, #0x250
  411e20:	ldr	x0, [x0]
  411e24:	ldr	x0, [x0, #16]
  411e28:	mov	x1, x0
  411e2c:	mov	w0, #0x17                  	// #23
  411e30:	bl	410994 <ferror@plt+0xf3c4>
  411e34:	str	w0, [sp, #156]
  411e38:	b	411efc <ferror@plt+0x1092c>
  411e3c:	ldr	x0, [sp, #144]
  411e40:	cmp	x0, #0x0
  411e44:	b.eq	411e6c <ferror@plt+0x1089c>  // b.none
  411e48:	adrp	x0, 435000 <ferror@plt+0x33a30>
  411e4c:	add	x0, x0, #0x250
  411e50:	ldr	x0, [x0]
  411e54:	ldr	x0, [x0, #16]
  411e58:	mov	x1, x0
  411e5c:	mov	w0, #0x16                  	// #22
  411e60:	bl	410994 <ferror@plt+0xf3c4>
  411e64:	str	w0, [sp, #156]
  411e68:	b	411efc <ferror@plt+0x1092c>
  411e6c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  411e70:	add	x0, x0, #0x250
  411e74:	ldr	x0, [x0]
  411e78:	ldr	x0, [x0, #1248]
  411e7c:	ldrb	w0, [x0]
  411e80:	cmp	w0, #0x64
  411e84:	b.eq	411ef8 <ferror@plt+0x10928>  // b.none
  411e88:	adrp	x0, 435000 <ferror@plt+0x33a30>
  411e8c:	add	x0, x0, #0x250
  411e90:	ldr	x0, [x0]
  411e94:	ldr	x0, [x0, #88]
  411e98:	cmp	x0, #0x1
  411e9c:	b.ne	411ec4 <ferror@plt+0x108f4>  // b.any
  411ea0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  411ea4:	add	x0, x0, #0x250
  411ea8:	ldr	x0, [x0]
  411eac:	add	x0, x0, #0x50
  411eb0:	mov	x1, #0x0                   	// #0
  411eb4:	bl	4105c4 <ferror@plt+0xeff4>
  411eb8:	ldrh	w0, [x0]
  411ebc:	cmp	w0, #0x0
  411ec0:	b.eq	411ef8 <ferror@plt+0x10928>  // b.none
  411ec4:	adrp	x0, 435000 <ferror@plt+0x33a30>
  411ec8:	add	x0, x0, #0x250
  411ecc:	ldr	x0, [x0]
  411ed0:	ldr	x0, [x0, #16]
  411ed4:	mov	x1, x0
  411ed8:	mov	w0, #0x20                  	// #32
  411edc:	bl	410994 <ferror@plt+0xf3c4>
  411ee0:	str	w0, [sp, #156]
  411ee4:	b	411efc <ferror@plt+0x1092c>
  411ee8:	nop
  411eec:	b	411efc <ferror@plt+0x1092c>
  411ef0:	nop
  411ef4:	b	411efc <ferror@plt+0x1092c>
  411ef8:	nop
  411efc:	add	x0, sp, #0x38
  411f00:	bl	410604 <ferror@plt+0xf034>
  411f04:	add	x0, sp, #0x10
  411f08:	bl	410604 <ferror@plt+0xf034>
  411f0c:	ldr	w0, [sp, #156]
  411f10:	ldp	x29, x30, [sp], #160
  411f14:	ret
  411f18:	stp	x29, x30, [sp, #-48]!
  411f1c:	mov	x29, sp
  411f20:	str	x0, [sp, #24]
  411f24:	str	x1, [sp, #16]
  411f28:	adrp	x0, 435000 <ferror@plt+0x33a30>
  411f2c:	add	x0, x0, #0x250
  411f30:	ldr	x0, [x0]
  411f34:	ldr	x1, [sp, #24]
  411f38:	bl	406684 <ferror@plt+0x50b4>
  411f3c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  411f40:	add	x0, x0, #0x250
  411f44:	ldr	x0, [x0]
  411f48:	ldr	x1, [sp, #16]
  411f4c:	bl	407410 <ferror@plt+0x5e40>
  411f50:	str	w0, [sp, #44]
  411f54:	b	411f7c <ferror@plt+0x109ac>
  411f58:	adrp	x0, 435000 <ferror@plt+0x33a30>
  411f5c:	add	x0, x0, #0x250
  411f60:	ldr	x0, [x0]
  411f64:	ldr	x1, [x0, #1792]
  411f68:	adrp	x0, 435000 <ferror@plt+0x33a30>
  411f6c:	add	x0, x0, #0x250
  411f70:	ldr	x0, [x0]
  411f74:	blr	x1
  411f78:	str	w0, [sp, #44]
  411f7c:	ldr	w0, [sp, #44]
  411f80:	cmp	w0, #0x0
  411f84:	b.ne	411fa0 <ferror@plt+0x109d0>  // b.any
  411f88:	adrp	x0, 435000 <ferror@plt+0x33a30>
  411f8c:	add	x0, x0, #0x250
  411f90:	ldr	x0, [x0]
  411f94:	ldr	w0, [x0, #32]
  411f98:	cmp	w0, #0x0
  411f9c:	b.ne	411f58 <ferror@plt+0x10988>  // b.any
  411fa0:	ldr	w0, [sp, #44]
  411fa4:	ldp	x29, x30, [sp], #48
  411fa8:	ret
  411fac:	sub	sp, sp, #0x10
  411fb0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  411fb4:	add	x0, x0, #0x250
  411fb8:	ldr	x0, [x0]
  411fbc:	adrp	x1, 41b000 <ferror@plt+0x19a30>
  411fc0:	add	x1, x1, #0x908
  411fc4:	ldr	x1, [x1]
  411fc8:	str	x1, [x0, #1808]
  411fcc:	str	xzr, [sp, #8]
  411fd0:	b	412010 <ferror@plt+0x10a40>
  411fd4:	adrp	x0, 435000 <ferror@plt+0x33a30>
  411fd8:	add	x0, x0, #0x250
  411fdc:	ldr	x2, [x0]
  411fe0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  411fe4:	add	x0, x0, #0x1c8
  411fe8:	ldr	x1, [sp, #8]
  411fec:	ldr	x1, [x0, x1, lsl #3]
  411ff0:	ldr	x0, [sp, #8]
  411ff4:	add	x0, x0, #0xe2
  411ff8:	lsl	x0, x0, #3
  411ffc:	add	x0, x2, x0
  412000:	str	x1, [x0, #8]
  412004:	ldr	x0, [sp, #8]
  412008:	add	x0, x0, #0x1
  41200c:	str	x0, [sp, #8]
  412010:	ldr	x0, [sp, #8]
  412014:	cmp	x0, #0x4
  412018:	b.ls	411fd4 <ferror@plt+0x10a04>  // b.plast
  41201c:	str	xzr, [sp, #8]
  412020:	b	412058 <ferror@plt+0x10a88>
  412024:	adrp	x0, 435000 <ferror@plt+0x33a30>
  412028:	add	x0, x0, #0x250
  41202c:	ldr	x0, [x0]
  412030:	adrp	x1, 41c000 <ferror@plt+0x1aa30>
  412034:	add	x1, x1, #0xf0
  412038:	ldr	x2, [sp, #8]
  41203c:	ldr	x2, [x1, x2, lsl #3]
  412040:	ldr	x1, [sp, #8]
  412044:	add	x1, x1, #0xe8
  412048:	str	x2, [x0, x1, lsl #3]
  41204c:	ldr	x0, [sp, #8]
  412050:	add	x0, x0, #0x1
  412054:	str	x0, [sp, #8]
  412058:	ldr	x0, [sp, #8]
  41205c:	cmp	x0, #0x2f
  412060:	b.ls	412024 <ferror@plt+0x10a54>  // b.plast
  412064:	nop
  412068:	nop
  41206c:	add	sp, sp, #0x10
  412070:	ret
  412074:	stp	x29, x30, [sp, #-64]!
  412078:	mov	x29, sp
  41207c:	stp	x19, x20, [sp, #16]
  412080:	strb	wzr, [sp, #63]
  412084:	mov	w0, #0x1                   	// #1
  412088:	str	w0, [sp, #56]
  41208c:	mov	w0, #0x1                   	// #1
  412090:	str	w0, [sp, #52]
  412094:	adrp	x0, 435000 <ferror@plt+0x33a30>
  412098:	add	x0, x0, #0x250
  41209c:	ldr	x0, [x0]
  4120a0:	ldr	x0, [x0, #2240]
  4120a4:	cmp	x0, #0x0
  4120a8:	b.ne	4120c8 <ferror@plt+0x10af8>  // b.any
  4120ac:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4120b0:	add	x0, x0, #0x250
  4120b4:	ldr	x0, [x0]
  4120b8:	mov	x1, #0xffffffffffffffff    	// #-1
  4120bc:	str	x1, [x0, #2280]
  4120c0:	bl	411fac <ferror@plt+0x109dc>
  4120c4:	b	4122cc <ferror@plt+0x10cfc>
  4120c8:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4120cc:	add	x0, x0, #0x250
  4120d0:	ldr	x19, [x0]
  4120d4:	mov	w1, #0x1                   	// #1
  4120d8:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  4120dc:	add	x0, x0, #0x470
  4120e0:	bl	4014d0 <catopen@plt>
  4120e4:	str	x0, [x19, #2280]
  4120e8:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4120ec:	add	x0, x0, #0x250
  4120f0:	ldr	x0, [x0]
  4120f4:	ldr	x0, [x0, #2280]
  4120f8:	cmn	x0, #0x1
  4120fc:	b.ne	412108 <ferror@plt+0x10b38>  // b.any
  412100:	bl	411fac <ferror@plt+0x109dc>
  412104:	b	4122cc <ferror@plt+0x10cfc>
  412108:	adrp	x0, 435000 <ferror@plt+0x33a30>
  41210c:	add	x0, x0, #0x250
  412110:	ldr	x0, [x0]
  412114:	ldr	x4, [x0, #2280]
  412118:	adrp	x0, 41b000 <ferror@plt+0x19a30>
  41211c:	add	x0, x0, #0x908
  412120:	ldr	x1, [x0]
  412124:	adrp	x0, 435000 <ferror@plt+0x33a30>
  412128:	add	x0, x0, #0x250
  41212c:	ldr	x19, [x0]
  412130:	mov	x3, x1
  412134:	ldr	w2, [sp, #52]
  412138:	ldr	w1, [sp, #56]
  41213c:	mov	x0, x4
  412140:	bl	4014c0 <catgets@plt>
  412144:	str	x0, [x19, #1808]
  412148:	ldr	w0, [sp, #56]
  41214c:	add	w0, w0, #0x1
  412150:	str	w0, [sp, #56]
  412154:	b	4121cc <ferror@plt+0x10bfc>
  412158:	adrp	x0, 435000 <ferror@plt+0x33a30>
  41215c:	add	x0, x0, #0x250
  412160:	ldr	x0, [x0]
  412164:	ldr	x4, [x0, #2280]
  412168:	ldr	w0, [sp, #52]
  41216c:	sub	w1, w0, #0x1
  412170:	adrp	x0, 435000 <ferror@plt+0x33a30>
  412174:	add	x0, x0, #0x1c8
  412178:	sxtw	x1, w1
  41217c:	ldr	x1, [x0, x1, lsl #3]
  412180:	adrp	x0, 435000 <ferror@plt+0x33a30>
  412184:	add	x0, x0, #0x250
  412188:	ldr	x19, [x0]
  41218c:	ldr	w0, [sp, #52]
  412190:	sub	w20, w0, #0x1
  412194:	mov	x3, x1
  412198:	ldr	w2, [sp, #52]
  41219c:	ldr	w1, [sp, #56]
  4121a0:	mov	x0, x4
  4121a4:	bl	4014c0 <catgets@plt>
  4121a8:	mov	x1, x0
  4121ac:	sxtw	x0, w20
  4121b0:	add	x0, x0, #0xe2
  4121b4:	lsl	x0, x0, #3
  4121b8:	add	x0, x19, x0
  4121bc:	str	x1, [x0, #8]
  4121c0:	ldr	w0, [sp, #52]
  4121c4:	add	w0, w0, #0x1
  4121c8:	str	w0, [sp, #52]
  4121cc:	ldr	w0, [sp, #52]
  4121d0:	cmp	w0, #0x5
  4121d4:	b.le	412158 <ferror@plt+0x10b88>
  4121d8:	str	xzr, [sp, #40]
  4121dc:	adrp	x0, 41b000 <ferror@plt+0x19a30>
  4121e0:	add	x1, x0, #0x970
  4121e4:	ldr	x0, [sp, #40]
  4121e8:	add	x0, x1, x0
  4121ec:	ldrb	w0, [x0]
  4121f0:	strb	w0, [sp, #63]
  4121f4:	ldrb	w0, [sp, #63]
  4121f8:	add	w0, w0, #0x3
  4121fc:	str	w0, [sp, #56]
  412200:	mov	w0, #0x1                   	// #1
  412204:	str	w0, [sp, #52]
  412208:	b	4122c0 <ferror@plt+0x10cf0>
  41220c:	adrp	x0, 41b000 <ferror@plt+0x19a30>
  412210:	add	x1, x0, #0x970
  412214:	ldr	x0, [sp, #40]
  412218:	add	x0, x1, x0
  41221c:	ldrb	w0, [x0]
  412220:	ldrb	w1, [sp, #63]
  412224:	cmp	w1, w0
  412228:	b.eq	412258 <ferror@plt+0x10c88>  // b.none
  41222c:	mov	w0, #0x1                   	// #1
  412230:	str	w0, [sp, #52]
  412234:	adrp	x0, 41b000 <ferror@plt+0x19a30>
  412238:	add	x1, x0, #0x970
  41223c:	ldr	x0, [sp, #40]
  412240:	add	x0, x1, x0
  412244:	ldrb	w0, [x0]
  412248:	strb	w0, [sp, #63]
  41224c:	ldrb	w0, [sp, #63]
  412250:	add	w0, w0, #0x3
  412254:	str	w0, [sp, #56]
  412258:	adrp	x0, 435000 <ferror@plt+0x33a30>
  41225c:	add	x0, x0, #0x250
  412260:	ldr	x0, [x0]
  412264:	ldr	x4, [x0, #2280]
  412268:	adrp	x0, 41c000 <ferror@plt+0x1aa30>
  41226c:	add	x0, x0, #0xf0
  412270:	ldr	x1, [sp, #40]
  412274:	ldr	x1, [x0, x1, lsl #3]
  412278:	adrp	x0, 435000 <ferror@plt+0x33a30>
  41227c:	add	x0, x0, #0x250
  412280:	ldr	x19, [x0]
  412284:	mov	x3, x1
  412288:	ldr	w2, [sp, #52]
  41228c:	ldr	w1, [sp, #56]
  412290:	mov	x0, x4
  412294:	bl	4014c0 <catgets@plt>
  412298:	mov	x1, x0
  41229c:	ldr	x0, [sp, #40]
  4122a0:	add	x0, x0, #0xe8
  4122a4:	str	x1, [x19, x0, lsl #3]
  4122a8:	ldr	x0, [sp, #40]
  4122ac:	add	x0, x0, #0x1
  4122b0:	str	x0, [sp, #40]
  4122b4:	ldr	w0, [sp, #52]
  4122b8:	add	w0, w0, #0x1
  4122bc:	str	w0, [sp, #52]
  4122c0:	ldr	x0, [sp, #40]
  4122c4:	cmp	x0, #0x2f
  4122c8:	b.ls	41220c <ferror@plt+0x10c3c>  // b.plast
  4122cc:	ldp	x19, x20, [sp, #16]
  4122d0:	ldp	x29, x30, [sp], #64
  4122d4:	ret
  4122d8:	stp	x29, x30, [sp, #-64]!
  4122dc:	mov	x29, sp
  4122e0:	str	x0, [sp, #24]
  4122e4:	str	wzr, [sp, #60]
  4122e8:	strb	wzr, [sp, #47]
  4122ec:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4122f0:	add	x0, x0, #0x250
  4122f4:	ldr	x0, [x0]
  4122f8:	ldr	x0, [x0, #1248]
  4122fc:	ldrb	w0, [x0]
  412300:	cmp	w0, #0x64
  412304:	b.eq	4123d0 <ferror@plt+0x10e00>  // b.none
  412308:	adrp	x0, 435000 <ferror@plt+0x33a30>
  41230c:	add	x0, x0, #0x250
  412310:	ldr	x0, [x0]
  412314:	ldrh	w0, [x0, #1138]
  412318:	and	x0, x0, #0xffff
  41231c:	and	x0, x0, #0x10
  412320:	cmp	x0, #0x0
  412324:	b.eq	4123d0 <ferror@plt+0x10e00>  // b.none
  412328:	adrp	x0, 435000 <ferror@plt+0x33a30>
  41232c:	add	x0, x0, #0x210
  412330:	ldr	x2, [x0]
  412334:	adrp	x0, 41f000 <ferror@plt+0x1da30>
  412338:	add	x1, x0, #0xcc8
  41233c:	mov	x0, x2
  412340:	bl	411f18 <ferror@plt+0x10948>
  412344:	str	w0, [sp, #60]
  412348:	ldr	w0, [sp, #60]
  41234c:	cmp	w0, #0x0
  412350:	b.eq	41235c <ferror@plt+0x10d8c>  // b.none
  412354:	ldr	w0, [sp, #60]
  412358:	b	412520 <ferror@plt+0x10f50>
  41235c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  412360:	add	x0, x0, #0x250
  412364:	ldr	x0, [x0]
  412368:	ldrh	w0, [x0, #1138]
  41236c:	and	x0, x0, #0xffff
  412370:	and	x0, x0, #0x4
  412374:	cmp	x0, #0x0
  412378:	b.ne	4123d0 <ferror@plt+0x10e00>  // b.any
  41237c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  412380:	add	x0, x0, #0x250
  412384:	ldr	x0, [x0]
  412388:	ldrh	w0, [x0, #1138]
  41238c:	and	x0, x0, #0xffff
  412390:	and	x0, x0, #0x2
  412394:	cmp	x0, #0x0
  412398:	b.ne	4123d0 <ferror@plt+0x10e00>  // b.any
  41239c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4123a0:	add	x0, x0, #0x218
  4123a4:	ldr	x2, [x0]
  4123a8:	adrp	x0, 420000 <ferror@plt+0x1ea30>
  4123ac:	add	x1, x0, #0x318
  4123b0:	mov	x0, x2
  4123b4:	bl	411f18 <ferror@plt+0x10948>
  4123b8:	str	w0, [sp, #60]
  4123bc:	ldr	w0, [sp, #60]
  4123c0:	cmp	w0, #0x0
  4123c4:	b.eq	4123d0 <ferror@plt+0x10e00>  // b.none
  4123c8:	ldr	w0, [sp, #60]
  4123cc:	b	412520 <ferror@plt+0x10f50>
  4123d0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4123d4:	add	x0, x0, #0x250
  4123d8:	ldr	x0, [x0]
  4123dc:	ldr	x0, [x0, #1216]
  4123e0:	cmp	x0, #0x0
  4123e4:	b.eq	412448 <ferror@plt+0x10e78>  // b.none
  4123e8:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4123ec:	add	x0, x0, #0x250
  4123f0:	ldr	x0, [x0]
  4123f4:	mov	x2, x0
  4123f8:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  4123fc:	add	x1, x0, #0x3c8
  412400:	mov	x0, x2
  412404:	bl	406684 <ferror@plt+0x50b4>
  412408:	adrp	x0, 435000 <ferror@plt+0x33a30>
  41240c:	add	x0, x0, #0x250
  412410:	ldr	x0, [x0]
  412414:	ldr	x0, [x0, #1208]
  412418:	mov	w1, #0x0                   	// #0
  41241c:	bl	4116ec <ferror@plt+0x1011c>
  412420:	str	w0, [sp, #60]
  412424:	ldr	w0, [sp, #60]
  412428:	cmp	w0, #0x0
  41242c:	b.ne	412440 <ferror@plt+0x10e70>  // b.any
  412430:	ldr	x0, [sp, #24]
  412434:	bl	401590 <getenv@plt>
  412438:	cmp	x0, #0x0
  41243c:	b.eq	412448 <ferror@plt+0x10e78>  // b.none
  412440:	ldr	w0, [sp, #60]
  412444:	b	412520 <ferror@plt+0x10f50>
  412448:	str	xzr, [sp, #48]
  41244c:	b	4124a8 <ferror@plt+0x10ed8>
  412450:	adrp	x0, 435000 <ferror@plt+0x33a30>
  412454:	add	x0, x0, #0x250
  412458:	ldr	x0, [x0]
  41245c:	add	x0, x0, #0x490
  412460:	ldr	x1, [sp, #48]
  412464:	bl	410594 <ferror@plt+0xefc4>
  412468:	ldr	x0, [x0]
  41246c:	str	x0, [sp, #32]
  412470:	ldr	x0, [sp, #32]
  412474:	ldrb	w0, [x0]
  412478:	cmp	w0, #0x0
  41247c:	b.eq	412498 <ferror@plt+0x10ec8>  // b.none
  412480:	mov	w0, #0x1                   	// #1
  412484:	strb	w0, [sp, #47]
  412488:	ldr	x0, [sp, #32]
  41248c:	bl	4118ec <ferror@plt+0x1031c>
  412490:	str	w0, [sp, #60]
  412494:	b	41249c <ferror@plt+0x10ecc>
  412498:	nop
  41249c:	ldr	x0, [sp, #48]
  4124a0:	add	x0, x0, #0x1
  4124a4:	str	x0, [sp, #48]
  4124a8:	ldr	w0, [sp, #60]
  4124ac:	cmp	w0, #0x0
  4124b0:	b.ne	4124d0 <ferror@plt+0x10f00>  // b.any
  4124b4:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4124b8:	add	x0, x0, #0x250
  4124bc:	ldr	x0, [x0]
  4124c0:	ldr	x0, [x0, #1176]
  4124c4:	ldr	x1, [sp, #48]
  4124c8:	cmp	x1, x0
  4124cc:	b.cc	412450 <ferror@plt+0x10e80>  // b.lo, b.ul, b.last
  4124d0:	ldr	w0, [sp, #60]
  4124d4:	cmp	w0, #0x0
  4124d8:	b.eq	4124e4 <ferror@plt+0x10f14>  // b.none
  4124dc:	ldr	w0, [sp, #60]
  4124e0:	b	412520 <ferror@plt+0x10f50>
  4124e4:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4124e8:	add	x0, x0, #0x250
  4124ec:	ldr	x0, [x0]
  4124f0:	ldr	x0, [x0, #1248]
  4124f4:	ldrb	w0, [x0]
  4124f8:	cmp	w0, #0x64
  4124fc:	b.ne	412514 <ferror@plt+0x10f44>  // b.any
  412500:	ldrb	w0, [sp, #47]
  412504:	eor	w0, w0, #0x1
  412508:	and	w0, w0, #0xff
  41250c:	cmp	w0, #0x0
  412510:	b.eq	41251c <ferror@plt+0x10f4c>  // b.none
  412514:	bl	4119ec <ferror@plt+0x1041c>
  412518:	str	w0, [sp, #60]
  41251c:	ldr	w0, [sp, #60]
  412520:	ldp	x29, x30, [sp], #64
  412524:	ret
  412528:	stp	x29, x30, [sp, #-240]!
  41252c:	mov	x29, sp
  412530:	str	w0, [sp, #60]
  412534:	str	x1, [sp, #48]
  412538:	str	x2, [sp, #40]
  41253c:	str	x3, [sp, #32]
  412540:	str	x4, [sp, #24]
  412544:	add	x0, sp, #0x48
  412548:	add	x0, x0, #0x8
  41254c:	bl	401350 <sigemptyset@plt>
  412550:	adrp	x0, 410000 <ferror@plt+0xea30>
  412554:	add	x0, x0, #0x808
  412558:	str	x0, [sp, #72]
  41255c:	str	wzr, [sp, #208]
  412560:	add	x0, sp, #0x48
  412564:	mov	x2, #0x0                   	// #0
  412568:	mov	x1, x0
  41256c:	mov	w0, #0x2                   	// #2
  412570:	bl	401400 <sigaction@plt>
  412574:	add	x0, sp, #0x48
  412578:	mov	x2, #0x0                   	// #0
  41257c:	mov	x1, x0
  412580:	mov	w0, #0xf                   	// #15
  412584:	bl	401400 <sigaction@plt>
  412588:	add	x0, sp, #0x48
  41258c:	mov	x2, #0x0                   	// #0
  412590:	mov	x1, x0
  412594:	mov	w0, #0x3                   	// #3
  412598:	bl	401400 <sigaction@plt>
  41259c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4125a0:	add	x0, x0, #0x250
  4125a4:	ldr	x0, [x0]
  4125a8:	str	xzr, [x0, #1112]
  4125ac:	bl	412074 <ferror@plt+0x10aa4>
  4125b0:	ldr	x0, [sp, #40]
  4125b4:	bl	410e58 <ferror@plt+0xf888>
  4125b8:	mov	x1, x0
  4125bc:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4125c0:	add	x0, x0, #0x250
  4125c4:	ldr	x0, [x0]
  4125c8:	and	w1, w1, #0xffff
  4125cc:	strh	w1, [x0, #1142]
  4125d0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4125d4:	add	x0, x0, #0x250
  4125d8:	ldr	x0, [x0]
  4125dc:	add	x0, x0, #0x490
  4125e0:	mov	x2, #0x0                   	// #0
  4125e4:	mov	x1, #0x8                   	// #8
  4125e8:	bl	40ff74 <ferror@plt+0xe9a4>
  4125ec:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4125f0:	add	x0, x0, #0x250
  4125f4:	ldr	x0, [x0]
  4125f8:	add	x0, x0, #0x4b8
  4125fc:	mov	x2, #0x0                   	// #0
  412600:	mov	x1, #0x1                   	// #1
  412604:	bl	40ff74 <ferror@plt+0xe9a4>
  412608:	adrp	x0, 435000 <ferror@plt+0x33a30>
  41260c:	add	x0, x0, #0x250
  412610:	ldr	x0, [x0]
  412614:	add	x0, x0, #0x138
  412618:	bl	404eec <ferror@plt+0x391c>
  41261c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  412620:	add	x0, x0, #0x250
  412624:	ldr	x0, [x0]
  412628:	mov	x3, x0
  41262c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  412630:	add	x0, x0, #0x250
  412634:	ldr	x0, [x0]
  412638:	add	x0, x0, #0x138
  41263c:	mov	x2, #0x0                   	// #0
  412640:	mov	x1, x0
  412644:	mov	x0, x3
  412648:	bl	4075d8 <ferror@plt+0x6008>
  41264c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  412650:	add	x0, x0, #0x250
  412654:	ldr	x0, [x0]
  412658:	add	x0, x0, #0x4f0
  41265c:	bl	41b23c <ferror@plt+0x19c6c>
  412660:	adrp	x0, 435000 <ferror@plt+0x33a30>
  412664:	add	x0, x0, #0x250
  412668:	ldr	x0, [x0]
  41266c:	ldr	x0, [x0, #1248]
  412670:	ldrb	w0, [x0]
  412674:	cmp	w0, #0x64
  412678:	b.eq	4126c8 <ferror@plt+0x110f8>  // b.none
  41267c:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  412680:	add	x0, x0, #0x478
  412684:	bl	401590 <getenv@plt>
  412688:	cmp	x0, #0x0
  41268c:	b.eq	412698 <ferror@plt+0x110c8>  // b.none
  412690:	mov	x1, #0x4                   	// #4
  412694:	b	41269c <ferror@plt+0x110cc>
  412698:	mov	x1, #0x0                   	// #0
  41269c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4126a0:	add	x0, x0, #0x250
  4126a4:	ldr	x0, [x0]
  4126a8:	ldrh	w2, [x0, #1138]
  4126ac:	and	w1, w1, #0xffff
  4126b0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4126b4:	add	x0, x0, #0x250
  4126b8:	ldr	x0, [x0]
  4126bc:	orr	w1, w2, w1
  4126c0:	and	w1, w1, #0xffff
  4126c4:	strh	w1, [x0, #1138]
  4126c8:	ldr	x0, [sp, #32]
  4126cc:	bl	410cd8 <ferror@plt+0xf708>
  4126d0:	str	w0, [sp, #236]
  4126d4:	ldr	w0, [sp, #236]
  4126d8:	cmp	w0, #0x0
  4126dc:	b.ne	412974 <ferror@plt+0x113a4>  // b.any
  4126e0:	ldr	x1, [sp, #48]
  4126e4:	ldr	w0, [sp, #60]
  4126e8:	bl	406a28 <ferror@plt+0x5458>
  4126ec:	str	w0, [sp, #236]
  4126f0:	ldr	w0, [sp, #236]
  4126f4:	cmp	w0, #0x0
  4126f8:	b.ne	41297c <ferror@plt+0x113ac>  // b.any
  4126fc:	mov	w0, #0x0                   	// #0
  412700:	bl	401530 <isatty@plt>
  412704:	str	w0, [sp, #232]
  412708:	mov	w0, #0x1                   	// #1
  41270c:	bl	401530 <isatty@plt>
  412710:	str	w0, [sp, #228]
  412714:	mov	w0, #0x2                   	// #2
  412718:	bl	401530 <isatty@plt>
  41271c:	str	w0, [sp, #224]
  412720:	adrp	x0, 435000 <ferror@plt+0x33a30>
  412724:	add	x0, x0, #0x250
  412728:	ldr	x0, [x0]
  41272c:	ldrh	w2, [x0, #1138]
  412730:	ldr	w0, [sp, #232]
  412734:	cmp	w0, #0x0
  412738:	b.eq	412744 <ferror@plt+0x11174>  // b.none
  41273c:	mov	w0, #0x100                 	// #256
  412740:	b	412748 <ferror@plt+0x11178>
  412744:	mov	w0, #0x0                   	// #0
  412748:	adrp	x1, 435000 <ferror@plt+0x33a30>
  41274c:	add	x1, x1, #0x250
  412750:	ldr	x1, [x1]
  412754:	orr	w0, w0, w2
  412758:	and	w0, w0, #0xffff
  41275c:	strh	w0, [x1, #1138]
  412760:	adrp	x0, 435000 <ferror@plt+0x33a30>
  412764:	add	x0, x0, #0x250
  412768:	ldr	x0, [x0]
  41276c:	ldrh	w2, [x0, #1138]
  412770:	ldr	w0, [sp, #232]
  412774:	cmp	w0, #0x0
  412778:	b.eq	412790 <ferror@plt+0x111c0>  // b.none
  41277c:	ldr	w0, [sp, #228]
  412780:	cmp	w0, #0x0
  412784:	b.eq	412790 <ferror@plt+0x111c0>  // b.none
  412788:	mov	w0, #0x20                  	// #32
  41278c:	b	412794 <ferror@plt+0x111c4>
  412790:	mov	w0, #0x0                   	// #0
  412794:	adrp	x1, 435000 <ferror@plt+0x33a30>
  412798:	add	x1, x1, #0x250
  41279c:	ldr	x1, [x1]
  4127a0:	orr	w0, w0, w2
  4127a4:	and	w0, w0, #0xffff
  4127a8:	strh	w0, [x1, #1138]
  4127ac:	ldr	w0, [sp, #232]
  4127b0:	cmp	w0, #0x0
  4127b4:	b.eq	4127cc <ferror@plt+0x111fc>  // b.none
  4127b8:	ldr	w0, [sp, #224]
  4127bc:	cmp	w0, #0x0
  4127c0:	b.eq	4127cc <ferror@plt+0x111fc>  // b.none
  4127c4:	mov	w1, #0x1                   	// #1
  4127c8:	b	4127d0 <ferror@plt+0x11200>
  4127cc:	mov	w1, #0x0                   	// #0
  4127d0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4127d4:	add	x0, x0, #0x250
  4127d8:	ldr	x0, [x0]
  4127dc:	and	w1, w1, #0x1
  4127e0:	and	w1, w1, #0xff
  4127e4:	strb	w1, [x0, #1141]
  4127e8:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4127ec:	add	x0, x0, #0x250
  4127f0:	ldr	x0, [x0]
  4127f4:	ldrh	w0, [x0, #1138]
  4127f8:	and	x0, x0, #0xffff
  4127fc:	and	x0, x0, #0x4
  412800:	cmp	x0, #0x0
  412804:	b.ne	412828 <ferror@plt+0x11258>  // b.any
  412808:	adrp	x0, 435000 <ferror@plt+0x33a30>
  41280c:	add	x0, x0, #0x250
  412810:	ldr	x0, [x0]
  412814:	ldrh	w0, [x0, #1138]
  412818:	and	x0, x0, #0xffff
  41281c:	and	x0, x0, #0x2
  412820:	cmp	x0, #0x0
  412824:	b.eq	412850 <ferror@plt+0x11280>  // b.none
  412828:	adrp	x0, 435000 <ferror@plt+0x33a30>
  41282c:	add	x0, x0, #0x250
  412830:	ldr	x0, [x0]
  412834:	ldrh	w1, [x0, #1138]
  412838:	adrp	x0, 435000 <ferror@plt+0x33a30>
  41283c:	add	x0, x0, #0x250
  412840:	ldr	x0, [x0]
  412844:	and	w1, w1, #0xffffffbf
  412848:	and	w1, w1, #0xffff
  41284c:	strh	w1, [x0, #1138]
  412850:	adrp	x0, 435000 <ferror@plt+0x33a30>
  412854:	add	x0, x0, #0x250
  412858:	ldr	x0, [x0]
  41285c:	mov	x1, #0x10                  	// #16
  412860:	str	x1, [x0, #1144]
  412864:	adrp	x0, 435000 <ferror@plt+0x33a30>
  412868:	add	x0, x0, #0x250
  41286c:	ldr	x0, [x0]
  412870:	mov	x1, #0xca00                	// #51712
  412874:	movk	x1, #0x3b9a, lsl #16
  412878:	str	x1, [x0, #1152]
  41287c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  412880:	add	x0, x0, #0x250
  412884:	ldr	x0, [x0]
  412888:	mov	x1, #0xfffffffffffffffe    	// #-2
  41288c:	str	x1, [x0, #1160]
  412890:	adrp	x0, 435000 <ferror@plt+0x33a30>
  412894:	add	x0, x0, #0x250
  412898:	ldr	x0, [x0]
  41289c:	ldr	x0, [x0, #1248]
  4128a0:	ldrb	w0, [x0]
  4128a4:	cmp	w0, #0x64
  4128a8:	b.eq	412900 <ferror@plt+0x11330>  // b.none
  4128ac:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4128b0:	add	x0, x0, #0x250
  4128b4:	ldr	x0, [x0]
  4128b8:	ldrh	w0, [x0, #1138]
  4128bc:	and	x0, x0, #0xffff
  4128c0:	and	x0, x0, #0x4
  4128c4:	cmp	x0, #0x0
  4128c8:	b.ne	412900 <ferror@plt+0x11330>  // b.any
  4128cc:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4128d0:	add	x0, x0, #0x250
  4128d4:	ldr	x0, [x0]
  4128d8:	ldrh	w0, [x0, #1138]
  4128dc:	and	x0, x0, #0xffff
  4128e0:	and	x0, x0, #0x2
  4128e4:	cmp	x0, #0x0
  4128e8:	b.ne	412900 <ferror@plt+0x11330>  // b.any
  4128ec:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4128f0:	add	x0, x0, #0x250
  4128f4:	ldr	x0, [x0]
  4128f8:	mov	x1, #0x24                  	// #36
  4128fc:	str	x1, [x0, #1144]
  412900:	adrp	x0, 435000 <ferror@plt+0x33a30>
  412904:	add	x0, x0, #0x250
  412908:	ldr	x0, [x0]
  41290c:	ldr	x0, [x0, #1248]
  412910:	ldrb	w0, [x0]
  412914:	cmp	w0, #0x64
  412918:	b.eq	412964 <ferror@plt+0x11394>  // b.none
  41291c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  412920:	add	x0, x0, #0x250
  412924:	ldr	x0, [x0]
  412928:	ldrh	w0, [x0, #1138]
  41292c:	and	x0, x0, #0xffff
  412930:	and	x0, x0, #0x20
  412934:	cmp	x0, #0x0
  412938:	b.eq	412964 <ferror@plt+0x11394>  // b.none
  41293c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  412940:	add	x0, x0, #0x250
  412944:	ldr	x0, [x0]
  412948:	ldrh	w0, [x0, #1138]
  41294c:	and	x0, x0, #0xffff
  412950:	and	x0, x0, #0x8
  412954:	cmp	x0, #0x0
  412958:	b.ne	412964 <ferror@plt+0x11394>  // b.any
  41295c:	mov	x0, #0x0                   	// #0
  412960:	bl	4108fc <ferror@plt+0xf32c>
  412964:	ldr	x0, [sp, #24]
  412968:	bl	4122d8 <ferror@plt+0x10d08>
  41296c:	str	w0, [sp, #236]
  412970:	b	412980 <ferror@plt+0x113b0>
  412974:	nop
  412978:	b	412980 <ferror@plt+0x113b0>
  41297c:	nop
  412980:	bl	410f5c <ferror@plt+0xf98c>
  412984:	ldr	w0, [sp, #236]
  412988:	cmp	w0, #0x0
  41298c:	b.eq	4129a4 <ferror@plt+0x113d4>  // b.none
  412990:	ldr	w0, [sp, #236]
  412994:	cmp	w0, #0x4
  412998:	b.hi	4129a4 <ferror@plt+0x113d4>  // b.pmore
  41299c:	ldr	w0, [sp, #236]
  4129a0:	b	4129a8 <ferror@plt+0x113d8>
  4129a4:	mov	w0, #0x0                   	// #0
  4129a8:	ldp	x29, x30, [sp], #240
  4129ac:	ret
  4129b0:	stp	x29, x30, [sp, #-48]!
  4129b4:	mov	x29, sp
  4129b8:	str	x0, [sp, #24]
  4129bc:	ldr	x0, [sp, #24]
  4129c0:	ldr	x1, [x0]
  4129c4:	ldr	x0, [sp, #24]
  4129c8:	ldr	x0, [x0, #8]
  4129cc:	add	x0, x1, x0
  4129d0:	ldrb	w0, [x0]
  4129d4:	strb	w0, [sp, #47]
  4129d8:	bl	401490 <__ctype_b_loc@plt>
  4129dc:	ldr	x1, [x0]
  4129e0:	ldrb	w0, [sp, #47]
  4129e4:	lsl	x0, x0, #1
  4129e8:	add	x0, x1, x0
  4129ec:	ldrh	w0, [x0]
  4129f0:	and	w0, w0, #0x800
  4129f4:	cmp	w0, #0x0
  4129f8:	b.ne	412a50 <ferror@plt+0x11480>  // b.any
  4129fc:	ldrb	w0, [sp, #47]
  412a00:	cmp	w0, #0x40
  412a04:	b.ls	412a3c <ferror@plt+0x1146c>  // b.plast
  412a08:	ldrb	w1, [sp, #47]
  412a0c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  412a10:	add	x0, x0, #0x250
  412a14:	ldr	x0, [x0]
  412a18:	ldr	x0, [x0, #1248]
  412a1c:	ldrb	w0, [x0]
  412a20:	cmp	w0, #0x64
  412a24:	b.eq	412a30 <ferror@plt+0x11460>  // b.none
  412a28:	mov	w0, #0x5a                  	// #90
  412a2c:	b	412a34 <ferror@plt+0x11464>
  412a30:	mov	w0, #0x46                  	// #70
  412a34:	cmp	w0, w1
  412a38:	b.ge	412a50 <ferror@plt+0x11480>  // b.tcont
  412a3c:	ldrb	w0, [sp, #47]
  412a40:	cmp	w0, #0x2e
  412a44:	b.eq	412a50 <ferror@plt+0x11480>  // b.none
  412a48:	mov	w0, #0x1                   	// #1
  412a4c:	b	412a54 <ferror@plt+0x11484>
  412a50:	mov	w0, #0x0                   	// #0
  412a54:	and	w0, w0, #0x1
  412a58:	and	w0, w0, #0xff
  412a5c:	ldp	x29, x30, [sp], #48
  412a60:	ret
  412a64:	stp	x29, x30, [sp, #-48]!
  412a68:	mov	x29, sp
  412a6c:	str	x0, [sp, #24]
  412a70:	adrp	x0, 435000 <ferror@plt+0x33a30>
  412a74:	add	x0, x0, #0x250
  412a78:	ldr	x0, [x0]
  412a7c:	ldrh	w0, [x0, #1138]
  412a80:	and	x0, x0, #0xffff
  412a84:	and	x0, x0, #0x1
  412a88:	cmp	x0, #0x0
  412a8c:	b.eq	412b64 <ferror@plt+0x11594>  // b.none
  412a90:	bl	401490 <__ctype_b_loc@plt>
  412a94:	ldr	x1, [x0]
  412a98:	ldr	x0, [sp, #24]
  412a9c:	ldr	x2, [x0]
  412aa0:	ldr	x0, [sp, #24]
  412aa4:	ldr	x0, [x0, #8]
  412aa8:	sub	x0, x0, #0x1
  412aac:	add	x0, x2, x0
  412ab0:	ldrb	w0, [x0]
  412ab4:	and	x0, x0, #0xff
  412ab8:	lsl	x0, x0, #1
  412abc:	add	x0, x1, x0
  412ac0:	ldrh	w0, [x0]
  412ac4:	and	w0, w0, #0x2000
  412ac8:	cmp	w0, #0x0
  412acc:	b.eq	412b64 <ferror@plt+0x11594>  // b.none
  412ad0:	ldr	x0, [sp, #24]
  412ad4:	bl	405ec0 <ferror@plt+0x48f0>
  412ad8:	ldr	x0, [sp, #24]
  412adc:	ldr	x1, [x0]
  412ae0:	ldr	x0, [sp, #24]
  412ae4:	ldr	x0, [x0, #8]
  412ae8:	add	x0, x1, x0
  412aec:	ldrb	w0, [x0]
  412af0:	strb	w0, [sp, #47]
  412af4:	bl	401490 <__ctype_b_loc@plt>
  412af8:	ldr	x1, [x0]
  412afc:	ldrb	w0, [sp, #47]
  412b00:	lsl	x0, x0, #1
  412b04:	add	x0, x1, x0
  412b08:	ldrh	w0, [x0]
  412b0c:	and	w0, w0, #0x8
  412b10:	cmp	w0, #0x0
  412b14:	b.ne	412b44 <ferror@plt+0x11574>  // b.any
  412b18:	ldrb	w0, [sp, #47]
  412b1c:	cmp	w0, #0x5f
  412b20:	b.eq	412b44 <ferror@plt+0x11574>  // b.none
  412b24:	ldr	x0, [sp, #24]
  412b28:	ldr	x0, [x0, #16]
  412b2c:	ldrb	w1, [sp, #47]
  412b30:	mov	w2, w1
  412b34:	mov	x1, x0
  412b38:	mov	w0, #0x15                  	// #21
  412b3c:	bl	410994 <ferror@plt+0xf3c4>
  412b40:	b	412bd0 <ferror@plt+0x11600>
  412b44:	ldr	x0, [sp, #24]
  412b48:	ldr	x0, [x0, #8]
  412b4c:	add	x1, x0, #0x1
  412b50:	ldr	x0, [sp, #24]
  412b54:	str	x1, [x0, #8]
  412b58:	ldr	x0, [sp, #24]
  412b5c:	bl	406540 <ferror@plt+0x4f70>
  412b60:	b	412bcc <ferror@plt+0x115fc>
  412b64:	ldr	x0, [sp, #24]
  412b68:	add	x2, x0, #0x28
  412b6c:	ldr	x0, [sp, #24]
  412b70:	ldr	x0, [x0, #48]
  412b74:	mov	x1, x0
  412b78:	mov	x0, x2
  412b7c:	bl	410054 <ferror@plt+0xea84>
  412b80:	ldr	x0, [sp, #24]
  412b84:	add	x2, x0, #0x28
  412b88:	ldr	x0, [sp, #24]
  412b8c:	ldr	x1, [x0]
  412b90:	ldr	x0, [sp, #24]
  412b94:	ldr	x0, [x0, #8]
  412b98:	sub	x0, x0, #0x1
  412b9c:	add	x0, x1, x0
  412ba0:	ldrb	w0, [x0]
  412ba4:	mov	w1, w0
  412ba8:	mov	x0, x2
  412bac:	bl	4101d8 <ferror@plt+0xec08>
  412bb0:	ldr	x0, [sp, #24]
  412bb4:	add	x0, x0, #0x28
  412bb8:	mov	w1, #0x0                   	// #0
  412bbc:	bl	4101d8 <ferror@plt+0xec08>
  412bc0:	ldr	x0, [sp, #24]
  412bc4:	mov	w1, #0x2d                  	// #45
  412bc8:	str	w1, [x0, #32]
  412bcc:	mov	w0, #0x0                   	// #0
  412bd0:	ldp	x29, x30, [sp], #48
  412bd4:	ret
  412bd8:	stp	x29, x30, [sp, #-64]!
  412bdc:	mov	x29, sp
  412be0:	str	x0, [sp, #24]
  412be4:	mov	x0, #0x1                   	// #1
  412be8:	str	x0, [sp, #56]
  412bec:	str	xzr, [sp, #48]
  412bf0:	ldr	x0, [sp, #24]
  412bf4:	ldr	x0, [x0, #8]
  412bf8:	str	x0, [sp, #40]
  412bfc:	ldr	x0, [sp, #24]
  412c00:	mov	w1, #0x2c                  	// #44
  412c04:	str	w1, [x0, #32]
  412c08:	ldr	x0, [sp, #24]
  412c0c:	add	x2, x0, #0x28
  412c10:	ldr	x0, [sp, #24]
  412c14:	ldr	x0, [x0, #48]
  412c18:	mov	x1, x0
  412c1c:	mov	x0, x2
  412c20:	bl	410054 <ferror@plt+0xea84>
  412c24:	b	412cf0 <ferror@plt+0x11720>
  412c28:	ldrb	w0, [sp, #39]
  412c2c:	cmp	w0, #0x5c
  412c30:	b.ne	412c68 <ferror@plt+0x11698>  // b.any
  412c34:	ldr	x0, [sp, #24]
  412c38:	ldr	x1, [x0]
  412c3c:	ldr	x0, [sp, #40]
  412c40:	add	x0, x0, #0x1
  412c44:	str	x0, [sp, #40]
  412c48:	ldr	x0, [sp, #40]
  412c4c:	add	x0, x1, x0
  412c50:	ldrb	w0, [x0]
  412c54:	strb	w0, [sp, #39]
  412c58:	ldrb	w0, [sp, #39]
  412c5c:	cmp	w0, #0x0
  412c60:	b.ne	412ca8 <ferror@plt+0x116d8>  // b.any
  412c64:	b	412d20 <ferror@plt+0x11750>
  412c68:	ldrb	w0, [sp, #39]
  412c6c:	cmp	w0, #0x5b
  412c70:	cset	w0, eq  // eq = none
  412c74:	and	w0, w0, #0xff
  412c78:	and	x0, x0, #0xff
  412c7c:	ldr	x1, [sp, #56]
  412c80:	add	x0, x1, x0
  412c84:	str	x0, [sp, #56]
  412c88:	ldrb	w0, [sp, #39]
  412c8c:	cmp	w0, #0x5d
  412c90:	cset	w0, eq  // eq = none
  412c94:	and	w0, w0, #0xff
  412c98:	and	x0, x0, #0xff
  412c9c:	ldr	x1, [sp, #56]
  412ca0:	sub	x0, x1, x0
  412ca4:	str	x0, [sp, #56]
  412ca8:	ldrb	w0, [sp, #39]
  412cac:	cmp	w0, #0xa
  412cb0:	cset	w0, eq  // eq = none
  412cb4:	and	w0, w0, #0xff
  412cb8:	and	x0, x0, #0xff
  412cbc:	ldr	x1, [sp, #48]
  412cc0:	add	x0, x1, x0
  412cc4:	str	x0, [sp, #48]
  412cc8:	ldr	x0, [sp, #56]
  412ccc:	cmp	x0, #0x0
  412cd0:	b.eq	412ce4 <ferror@plt+0x11714>  // b.none
  412cd4:	ldr	x0, [sp, #24]
  412cd8:	add	x0, x0, #0x28
  412cdc:	add	x1, sp, #0x27
  412ce0:	bl	4101ac <ferror@plt+0xebdc>
  412ce4:	ldr	x0, [sp, #40]
  412ce8:	add	x0, x0, #0x1
  412cec:	str	x0, [sp, #40]
  412cf0:	ldr	x0, [sp, #24]
  412cf4:	ldr	x1, [x0]
  412cf8:	ldr	x0, [sp, #40]
  412cfc:	add	x0, x1, x0
  412d00:	ldrb	w0, [x0]
  412d04:	strb	w0, [sp, #39]
  412d08:	ldrb	w0, [sp, #39]
  412d0c:	cmp	w0, #0x0
  412d10:	b.eq	412d20 <ferror@plt+0x11750>  // b.none
  412d14:	ldr	x0, [sp, #56]
  412d18:	cmp	x0, #0x0
  412d1c:	b.ne	412c28 <ferror@plt+0x11658>  // b.any
  412d20:	ldrb	w0, [sp, #39]
  412d24:	cmp	w0, #0x0
  412d28:	b.ne	412d5c <ferror@plt+0x1178c>  // b.any
  412d2c:	ldr	x0, [sp, #56]
  412d30:	cmp	x0, #0x0
  412d34:	b.eq	412d5c <ferror@plt+0x1178c>  // b.none
  412d38:	ldr	x0, [sp, #24]
  412d3c:	ldr	x1, [sp, #40]
  412d40:	str	x1, [x0, #8]
  412d44:	ldr	x0, [sp, #24]
  412d48:	ldr	x0, [x0, #16]
  412d4c:	mov	x1, x0
  412d50:	mov	w0, #0x16                  	// #22
  412d54:	bl	410994 <ferror@plt+0xf3c4>
  412d58:	b	412d94 <ferror@plt+0x117c4>
  412d5c:	ldr	x0, [sp, #24]
  412d60:	add	x0, x0, #0x28
  412d64:	mov	w1, #0x0                   	// #0
  412d68:	bl	4101d8 <ferror@plt+0xec08>
  412d6c:	ldr	x0, [sp, #24]
  412d70:	ldr	x1, [sp, #40]
  412d74:	str	x1, [x0, #8]
  412d78:	ldr	x0, [sp, #24]
  412d7c:	ldr	x1, [x0, #16]
  412d80:	ldr	x0, [sp, #48]
  412d84:	add	x1, x1, x0
  412d88:	ldr	x0, [sp, #24]
  412d8c:	str	x1, [x0, #16]
  412d90:	mov	w0, #0x0                   	// #0
  412d94:	ldp	x29, x30, [sp], #64
  412d98:	ret
  412d9c:	stp	x29, x30, [sp, #-64]!
  412da0:	mov	x29, sp
  412da4:	str	x0, [sp, #24]
  412da8:	str	wzr, [sp, #60]
  412dac:	ldr	x0, [sp, #24]
  412db0:	ldr	x1, [x0]
  412db4:	ldr	x0, [sp, #24]
  412db8:	ldr	x0, [x0, #8]
  412dbc:	add	x3, x0, #0x1
  412dc0:	ldr	x2, [sp, #24]
  412dc4:	str	x3, [x2, #8]
  412dc8:	add	x0, x1, x0
  412dcc:	ldrb	w0, [x0]
  412dd0:	strb	w0, [sp, #47]
  412dd4:	str	xzr, [sp, #48]
  412dd8:	b	412e18 <ferror@plt+0x11848>
  412ddc:	ldr	x0, [sp, #24]
  412de0:	ldr	w0, [x0, #36]
  412de4:	adrp	x1, 41e000 <ferror@plt+0x1ca30>
  412de8:	add	x2, x1, #0x1d8
  412dec:	ldr	x1, [sp, #48]
  412df0:	add	x1, x2, x1
  412df4:	ldrb	w1, [x1]
  412df8:	cmp	w0, w1
  412dfc:	b.ne	412e0c <ferror@plt+0x1183c>  // b.any
  412e00:	ldr	x0, [sp, #24]
  412e04:	bl	412a64 <ferror@plt+0x11494>
  412e08:	b	4130b0 <ferror@plt+0x11ae0>
  412e0c:	ldr	x0, [sp, #48]
  412e10:	add	x0, x0, #0x1
  412e14:	str	x0, [sp, #48]
  412e18:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  412e1c:	add	x0, x0, #0x1e8
  412e20:	ldr	x0, [x0]
  412e24:	ldr	x1, [sp, #48]
  412e28:	cmp	x1, x0
  412e2c:	b.cc	412ddc <ferror@plt+0x1180c>  // b.lo, b.ul, b.last
  412e30:	ldrb	w0, [sp, #47]
  412e34:	cmp	w0, #0x23
  412e38:	b.ls	412e84 <ferror@plt+0x118b4>  // b.plast
  412e3c:	ldrb	w0, [sp, #47]
  412e40:	cmp	w0, #0x7e
  412e44:	b.hi	412e84 <ferror@plt+0x118b4>  // b.pmore
  412e48:	ldrb	w0, [sp, #47]
  412e4c:	sub	w2, w0, #0x24
  412e50:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  412e54:	add	x1, x0, #0x1f0
  412e58:	sxtw	x0, w2
  412e5c:	ldrb	w0, [x1, x0]
  412e60:	mov	w1, w0
  412e64:	ldr	x0, [sp, #24]
  412e68:	str	w1, [x0, #32]
  412e6c:	ldr	x0, [sp, #24]
  412e70:	ldr	w0, [x0, #32]
  412e74:	cmp	w0, #0x1
  412e78:	b.eq	412e84 <ferror@plt+0x118b4>  // b.none
  412e7c:	ldr	w0, [sp, #60]
  412e80:	b	4130b0 <ferror@plt+0x11ae0>
  412e84:	ldrb	w0, [sp, #47]
  412e88:	cmp	w0, #0x5b
  412e8c:	b.eq	413088 <ferror@plt+0x11ab8>  // b.none
  412e90:	cmp	w0, #0x5b
  412e94:	b.gt	413098 <ferror@plt+0x11ac8>
  412e98:	cmp	w0, #0x46
  412e9c:	b.gt	413098 <ferror@plt+0x11ac8>
  412ea0:	cmp	w0, #0x41
  412ea4:	b.ge	413074 <ferror@plt+0x11aa4>  // b.tcont
  412ea8:	cmp	w0, #0x39
  412eac:	b.gt	413098 <ferror@plt+0x11ac8>
  412eb0:	cmp	w0, #0x30
  412eb4:	b.ge	413074 <ferror@plt+0x11aa4>  // b.tcont
  412eb8:	cmp	w0, #0x2e
  412ebc:	b.eq	412fc8 <ferror@plt+0x119f8>  // b.none
  412ec0:	cmp	w0, #0x2e
  412ec4:	b.gt	413098 <ferror@plt+0x11ac8>
  412ec8:	cmp	w0, #0x23
  412ecc:	b.eq	412fbc <ferror@plt+0x119ec>  // b.none
  412ed0:	cmp	w0, #0x23
  412ed4:	b.gt	413098 <ferror@plt+0x11ac8>
  412ed8:	cmp	w0, #0x21
  412edc:	b.eq	412f24 <ferror@plt+0x11954>  // b.none
  412ee0:	cmp	w0, #0x21
  412ee4:	b.gt	413098 <ferror@plt+0x11ac8>
  412ee8:	cmp	w0, #0x20
  412eec:	b.eq	412f14 <ferror@plt+0x11944>  // b.none
  412ef0:	cmp	w0, #0x20
  412ef4:	b.gt	413098 <ferror@plt+0x11ac8>
  412ef8:	cmp	w0, #0x0
  412efc:	b.eq	412f14 <ferror@plt+0x11944>  // b.none
  412f00:	cmp	w0, #0x0
  412f04:	b.lt	413098 <ferror@plt+0x11ac8>  // b.tstop
  412f08:	sub	w0, w0, #0x9
  412f0c:	cmp	w0, #0x4
  412f10:	b.hi	413098 <ferror@plt+0x11ac8>  // b.pmore
  412f14:	ldrb	w1, [sp, #47]
  412f18:	ldr	x0, [sp, #24]
  412f1c:	bl	405f64 <ferror@plt+0x4994>
  412f20:	b	4130ac <ferror@plt+0x11adc>
  412f24:	ldr	x0, [sp, #24]
  412f28:	ldr	x1, [x0]
  412f2c:	ldr	x0, [sp, #24]
  412f30:	ldr	x0, [x0, #8]
  412f34:	add	x0, x1, x0
  412f38:	ldrb	w0, [x0]
  412f3c:	strb	w0, [sp, #46]
  412f40:	ldrb	w0, [sp, #46]
  412f44:	cmp	w0, #0x3d
  412f48:	b.ne	412f5c <ferror@plt+0x1198c>  // b.any
  412f4c:	ldr	x0, [sp, #24]
  412f50:	mov	w1, #0x13                  	// #19
  412f54:	str	w1, [x0, #32]
  412f58:	b	412fa4 <ferror@plt+0x119d4>
  412f5c:	ldrb	w0, [sp, #46]
  412f60:	cmp	w0, #0x3c
  412f64:	b.ne	412f78 <ferror@plt+0x119a8>  // b.any
  412f68:	ldr	x0, [sp, #24]
  412f6c:	mov	w1, #0x11                  	// #17
  412f70:	str	w1, [x0, #32]
  412f74:	b	412fa4 <ferror@plt+0x119d4>
  412f78:	ldrb	w0, [sp, #46]
  412f7c:	cmp	w0, #0x3e
  412f80:	b.ne	412f94 <ferror@plt+0x119c4>  // b.any
  412f84:	ldr	x0, [sp, #24]
  412f88:	mov	w1, #0x12                  	// #18
  412f8c:	str	w1, [x0, #32]
  412f90:	b	412fa4 <ferror@plt+0x119d4>
  412f94:	ldrb	w1, [sp, #47]
  412f98:	ldr	x0, [sp, #24]
  412f9c:	bl	405c98 <ferror@plt+0x46c8>
  412fa0:	b	4130b0 <ferror@plt+0x11ae0>
  412fa4:	ldr	x0, [sp, #24]
  412fa8:	ldr	x0, [x0, #8]
  412fac:	add	x1, x0, #0x1
  412fb0:	ldr	x0, [sp, #24]
  412fb4:	str	x1, [x0, #8]
  412fb8:	b	4130ac <ferror@plt+0x11adc>
  412fbc:	ldr	x0, [sp, #24]
  412fc0:	bl	405cd8 <ferror@plt+0x4708>
  412fc4:	b	4130ac <ferror@plt+0x11adc>
  412fc8:	ldr	x0, [sp, #24]
  412fcc:	ldr	x1, [x0]
  412fd0:	ldr	x0, [sp, #24]
  412fd4:	ldr	x0, [x0, #8]
  412fd8:	add	x0, x1, x0
  412fdc:	ldrb	w0, [x0]
  412fe0:	strb	w0, [sp, #46]
  412fe4:	bl	401490 <__ctype_b_loc@plt>
  412fe8:	ldr	x1, [x0]
  412fec:	ldrb	w0, [sp, #46]
  412ff0:	lsl	x0, x0, #1
  412ff4:	add	x0, x1, x0
  412ff8:	ldrh	w0, [x0]
  412ffc:	and	w0, w0, #0x800
  413000:	cmp	w0, #0x0
  413004:	b.ne	413048 <ferror@plt+0x11a78>  // b.any
  413008:	ldrb	w0, [sp, #46]
  41300c:	cmp	w0, #0x40
  413010:	b.ls	413060 <ferror@plt+0x11a90>  // b.plast
  413014:	ldrb	w1, [sp, #46]
  413018:	adrp	x0, 435000 <ferror@plt+0x33a30>
  41301c:	add	x0, x0, #0x250
  413020:	ldr	x0, [x0]
  413024:	ldr	x0, [x0, #1248]
  413028:	ldrb	w0, [x0]
  41302c:	cmp	w0, #0x64
  413030:	b.eq	41303c <ferror@plt+0x11a6c>  // b.none
  413034:	mov	w0, #0x5a                  	// #90
  413038:	b	413040 <ferror@plt+0x11a70>
  41303c:	mov	w0, #0x46                  	// #70
  413040:	cmp	w0, w1
  413044:	b.lt	413060 <ferror@plt+0x11a90>  // b.tstop
  413048:	ldrb	w1, [sp, #47]
  41304c:	ldr	x0, [sp, #24]
  413050:	bl	4062b0 <ferror@plt+0x4ce0>
  413054:	str	w0, [sp, #60]
  413058:	nop
  41305c:	b	4130ac <ferror@plt+0x11adc>
  413060:	ldrb	w1, [sp, #47]
  413064:	ldr	x0, [sp, #24]
  413068:	bl	405c98 <ferror@plt+0x46c8>
  41306c:	str	w0, [sp, #60]
  413070:	b	4130ac <ferror@plt+0x11adc>
  413074:	ldrb	w1, [sp, #47]
  413078:	ldr	x0, [sp, #24]
  41307c:	bl	4062b0 <ferror@plt+0x4ce0>
  413080:	str	w0, [sp, #60]
  413084:	b	4130ac <ferror@plt+0x11adc>
  413088:	ldr	x0, [sp, #24]
  41308c:	bl	412bd8 <ferror@plt+0x11608>
  413090:	str	w0, [sp, #60]
  413094:	b	4130ac <ferror@plt+0x11adc>
  413098:	ldrb	w1, [sp, #47]
  41309c:	ldr	x0, [sp, #24]
  4130a0:	bl	405c98 <ferror@plt+0x46c8>
  4130a4:	str	w0, [sp, #60]
  4130a8:	nop
  4130ac:	ldr	w0, [sp, #60]
  4130b0:	ldp	x29, x30, [sp], #64
  4130b4:	ret
  4130b8:	stp	x29, x30, [sp, #-48]!
  4130bc:	mov	x29, sp
  4130c0:	str	x0, [sp, #24]
  4130c4:	strb	w1, [sp, #23]
  4130c8:	ldr	x0, [sp, #24]
  4130cc:	bl	4066bc <ferror@plt+0x50ec>
  4130d0:	str	w0, [sp, #44]
  4130d4:	ldr	w0, [sp, #44]
  4130d8:	cmp	w0, #0x0
  4130dc:	b.eq	4130e8 <ferror@plt+0x11b18>  // b.none
  4130e0:	ldr	w0, [sp, #44]
  4130e4:	b	41312c <ferror@plt+0x11b5c>
  4130e8:	ldr	x0, [sp, #24]
  4130ec:	ldr	w0, [x0, #32]
  4130f0:	cmp	w0, #0x2d
  4130f4:	b.eq	413110 <ferror@plt+0x11b40>  // b.none
  4130f8:	ldr	x0, [sp, #24]
  4130fc:	ldr	x0, [x0, #16]
  413100:	mov	x1, x0
  413104:	mov	w0, #0x18                  	// #24
  413108:	bl	410994 <ferror@plt+0xf3c4>
  41310c:	b	41312c <ferror@plt+0x11b5c>
  413110:	ldr	x0, [sp, #24]
  413114:	ldr	x0, [x0, #40]
  413118:	ldrb	w2, [sp, #23]
  41311c:	mov	x1, x0
  413120:	ldr	x0, [sp, #24]
  413124:	bl	40711c <ferror@plt+0x5b4c>
  413128:	ldr	w0, [sp, #44]
  41312c:	ldp	x29, x30, [sp], #48
  413130:	ret
  413134:	stp	x29, x30, [sp, #-256]!
  413138:	mov	x29, sp
  41313c:	str	x0, [sp, #24]
  413140:	ldr	x0, [sp, #24]
  413144:	ldr	x3, [x0, #280]
  413148:	add	x1, sp, #0x20
  41314c:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  413150:	add	x2, x0, #0x58
  413154:	mov	x0, x3
  413158:	bl	4051b0 <ferror@plt+0x3be0>
  41315c:	ldr	x0, [sp, #24]
  413160:	ldr	x0, [x0, #40]
  413164:	mov	w2, #0x41                  	// #65
  413168:	mov	x1, x0
  41316c:	ldr	x0, [sp, #24]
  413170:	bl	407164 <ferror@plt+0x5b94>
  413174:	ldr	x0, [sp, #24]
  413178:	bl	4066bc <ferror@plt+0x50ec>
  41317c:	ldp	x29, x30, [sp], #256
  413180:	ret
  413184:	stp	x29, x30, [sp, #-48]!
  413188:	mov	x29, sp
  41318c:	str	x0, [sp, #24]
  413190:	strb	w1, [sp, #23]
  413194:	strb	w2, [sp, #22]
  413198:	strb	w3, [sp, #21]
  41319c:	ldr	x0, [sp, #24]
  4131a0:	ldr	x0, [x0, #288]
  4131a4:	ldrb	w1, [sp, #23]
  4131a8:	bl	4101d8 <ferror@plt+0xec08>
  4131ac:	ldrb	w0, [sp, #22]
  4131b0:	cmp	w0, #0x0
  4131b4:	b.eq	4131ec <ferror@plt+0x11c1c>  // b.none
  4131b8:	ldrb	w0, [sp, #23]
  4131bc:	cmp	w0, #0x30
  4131c0:	cset	w0, ne  // ne = any
  4131c4:	and	w0, w0, #0xff
  4131c8:	mov	w1, w0
  4131cc:	ldr	x0, [sp, #24]
  4131d0:	bl	4130b8 <ferror@plt+0x11ae8>
  4131d4:	str	w0, [sp, #44]
  4131d8:	ldr	w0, [sp, #44]
  4131dc:	cmp	w0, #0x0
  4131e0:	b.eq	4131ec <ferror@plt+0x11c1c>  // b.none
  4131e4:	ldr	w0, [sp, #44]
  4131e8:	b	413220 <ferror@plt+0x11c50>
  4131ec:	ldrb	w0, [sp, #21]
  4131f0:	cmp	w0, #0x0
  4131f4:	b.eq	413218 <ferror@plt+0x11c48>  // b.none
  4131f8:	ldr	x0, [sp, #24]
  4131fc:	ldr	x0, [x0, #288]
  413200:	mov	w1, #0x56                  	// #86
  413204:	bl	4101d8 <ferror@plt+0xec08>
  413208:	ldr	x0, [sp, #24]
  41320c:	ldr	x0, [x0, #288]
  413210:	mov	w1, #0x2d                  	// #45
  413214:	bl	4101d8 <ferror@plt+0xec08>
  413218:	ldr	x0, [sp, #24]
  41321c:	bl	4066bc <ferror@plt+0x50ec>
  413220:	ldp	x29, x30, [sp], #48
  413224:	ret
  413228:	stp	x29, x30, [sp, #-48]!
  41322c:	mov	x29, sp
  413230:	str	x0, [sp, #24]
  413234:	strb	w1, [sp, #23]
  413238:	ldr	x0, [sp, #24]
  41323c:	ldr	x0, [x0, #288]
  413240:	ldrb	w1, [sp, #23]
  413244:	bl	4101d8 <ferror@plt+0xec08>
  413248:	ldr	x0, [sp, #24]
  41324c:	ldr	x0, [x0, #288]
  413250:	mov	w1, #0x4f                  	// #79
  413254:	bl	4101d8 <ferror@plt+0xec08>
  413258:	mov	w1, #0x1                   	// #1
  41325c:	ldr	x0, [sp, #24]
  413260:	bl	4130b8 <ferror@plt+0x11ae8>
  413264:	str	w0, [sp, #44]
  413268:	ldr	w0, [sp, #44]
  41326c:	cmp	w0, #0x0
  413270:	b.eq	41327c <ferror@plt+0x11cac>  // b.none
  413274:	ldr	w0, [sp, #44]
  413278:	b	4132f4 <ferror@plt+0x11d24>
  41327c:	ldr	x0, [sp, #24]
  413280:	bl	4066bc <ferror@plt+0x50ec>
  413284:	str	w0, [sp, #44]
  413288:	ldr	w0, [sp, #44]
  41328c:	cmp	w0, #0x0
  413290:	b.eq	41329c <ferror@plt+0x11ccc>  // b.none
  413294:	ldr	w0, [sp, #44]
  413298:	b	4132f4 <ferror@plt+0x11d24>
  41329c:	ldr	x0, [sp, #24]
  4132a0:	ldr	w0, [x0, #32]
  4132a4:	cmp	w0, #0x46
  4132a8:	b.ne	4132e0 <ferror@plt+0x11d10>  // b.any
  4132ac:	mov	w1, #0x1                   	// #1
  4132b0:	ldr	x0, [sp, #24]
  4132b4:	bl	4130b8 <ferror@plt+0x11ae8>
  4132b8:	str	w0, [sp, #44]
  4132bc:	ldr	w0, [sp, #44]
  4132c0:	cmp	w0, #0x0
  4132c4:	b.eq	4132d0 <ferror@plt+0x11d00>  // b.none
  4132c8:	ldr	w0, [sp, #44]
  4132cc:	b	4132f4 <ferror@plt+0x11d24>
  4132d0:	ldr	x0, [sp, #24]
  4132d4:	bl	4066bc <ferror@plt+0x50ec>
  4132d8:	str	w0, [sp, #44]
  4132dc:	b	4132f0 <ferror@plt+0x11d20>
  4132e0:	ldr	x0, [sp, #24]
  4132e4:	ldr	x0, [x0, #288]
  4132e8:	mov	x1, #0xffffffffffffffff    	// #-1
  4132ec:	bl	410204 <ferror@plt+0xec34>
  4132f0:	ldr	w0, [sp, #44]
  4132f4:	ldp	x29, x30, [sp], #48
  4132f8:	ret
  4132fc:	stp	x29, x30, [sp, #-48]!
  413300:	mov	x29, sp
  413304:	str	x0, [sp, #24]
  413308:	str	w1, [sp, #20]
  41330c:	strb	w2, [sp, #19]
  413310:	str	wzr, [sp, #44]
  413314:	strb	wzr, [sp, #43]
  413318:	ldr	w0, [sp, #20]
  41331c:	cmp	w0, #0x59
  413320:	b.eq	413538 <ferror@plt+0x11f68>  // b.none
  413324:	ldr	w0, [sp, #20]
  413328:	cmp	w0, #0x59
  41332c:	b.hi	4135e4 <ferror@plt+0x12014>  // b.pmore
  413330:	ldr	w0, [sp, #20]
  413334:	cmp	w0, #0x58
  413338:	b.hi	4135e4 <ferror@plt+0x12014>  // b.pmore
  41333c:	ldr	w0, [sp, #20]
  413340:	cmp	w0, #0x57
  413344:	b.cs	413580 <ferror@plt+0x11fb0>  // b.hs, b.nlast
  413348:	ldr	w0, [sp, #20]
  41334c:	cmp	w0, #0x56
  413350:	b.hi	4135e4 <ferror@plt+0x12014>  // b.pmore
  413354:	ldr	w0, [sp, #20]
  413358:	cmp	w0, #0x54
  41335c:	b.cs	4135b8 <ferror@plt+0x11fe8>  // b.hs, b.nlast
  413360:	ldr	w0, [sp, #20]
  413364:	cmp	w0, #0x4a
  413368:	b.eq	413434 <ferror@plt+0x11e64>  // b.none
  41336c:	ldr	w0, [sp, #20]
  413370:	cmp	w0, #0x4a
  413374:	b.hi	4135e4 <ferror@plt+0x12014>  // b.pmore
  413378:	ldr	w0, [sp, #20]
  41337c:	cmp	w0, #0x42
  413380:	b.eq	4134f0 <ferror@plt+0x11f20>  // b.none
  413384:	ldr	w0, [sp, #20]
  413388:	cmp	w0, #0x42
  41338c:	b.hi	4135e4 <ferror@plt+0x12014>  // b.pmore
  413390:	ldr	w0, [sp, #20]
  413394:	cmp	w0, #0x2e
  413398:	b.eq	4134c0 <ferror@plt+0x11ef0>  // b.none
  41339c:	ldr	w0, [sp, #20]
  4133a0:	cmp	w0, #0x2e
  4133a4:	b.hi	4135e4 <ferror@plt+0x12014>  // b.pmore
  4133a8:	ldr	w0, [sp, #20]
  4133ac:	cmp	w0, #0x2c
  4133b0:	b.eq	413460 <ferror@plt+0x11e90>  // b.none
  4133b4:	ldr	w0, [sp, #20]
  4133b8:	cmp	w0, #0x2c
  4133bc:	b.hi	4135e4 <ferror@plt+0x12014>  // b.pmore
  4133c0:	ldr	w0, [sp, #20]
  4133c4:	cmp	w0, #0x2a
  4133c8:	b.eq	413434 <ferror@plt+0x11e64>  // b.none
  4133cc:	ldr	w0, [sp, #20]
  4133d0:	cmp	w0, #0x2a
  4133d4:	b.hi	4135e4 <ferror@plt+0x12014>  // b.pmore
  4133d8:	ldr	w0, [sp, #20]
  4133dc:	cmp	w0, #0x21
  4133e0:	b.eq	413538 <ferror@plt+0x11f68>  // b.none
  4133e4:	ldr	w0, [sp, #20]
  4133e8:	cmp	w0, #0x21
  4133ec:	b.hi	4135e4 <ferror@plt+0x12014>  // b.pmore
  4133f0:	ldr	w0, [sp, #20]
  4133f4:	cmp	w0, #0x4
  4133f8:	b.eq	413470 <ferror@plt+0x11ea0>  // b.none
  4133fc:	ldr	w0, [sp, #20]
  413400:	cmp	w0, #0x4
  413404:	b.cc	4135e4 <ferror@plt+0x12014>  // b.lo, b.ul, b.last
  413408:	ldr	w0, [sp, #20]
  41340c:	sub	w0, w0, #0x10
  413410:	cmp	w0, #0x5
  413414:	b.hi	4135e4 <ferror@plt+0x12014>  // b.pmore
  413418:	ldr	w0, [sp, #20]
  41341c:	strb	w0, [sp, #42]
  413420:	ldrb	w1, [sp, #42]
  413424:	ldr	x0, [sp, #24]
  413428:	bl	413228 <ferror@plt+0x11c58>
  41342c:	str	w0, [sp, #44]
  413430:	b	413608 <ferror@plt+0x12038>
  413434:	ldr	w0, [sp, #20]
  413438:	cmp	w0, #0x4a
  41343c:	cset	w0, eq  // eq = none
  413440:	and	w0, w0, #0xff
  413444:	mov	w3, w0
  413448:	mov	w2, #0x1                   	// #1
  41344c:	mov	w1, #0x30                  	// #48
  413450:	ldr	x0, [sp, #24]
  413454:	bl	413184 <ferror@plt+0x11bb4>
  413458:	str	w0, [sp, #44]
  41345c:	b	413608 <ferror@plt+0x12038>
  413460:	ldr	x0, [sp, #24]
  413464:	bl	413134 <ferror@plt+0x11b64>
  413468:	str	w0, [sp, #44]
  41346c:	b	413608 <ferror@plt+0x12038>
  413470:	ldr	x0, [sp, #24]
  413474:	bl	4129b0 <ferror@plt+0x113e0>
  413478:	and	w0, w0, #0xff
  41347c:	cmp	w0, #0x0
  413480:	b.eq	4134a0 <ferror@plt+0x11ed0>  // b.none
  413484:	ldr	x0, [sp, #24]
  413488:	ldr	x0, [x0, #288]
  41348c:	mov	w1, #0x4                   	// #4
  413490:	bl	4101d8 <ferror@plt+0xec08>
  413494:	mov	w0, #0x1                   	// #1
  413498:	strb	w0, [sp, #43]
  41349c:	b	413608 <ferror@plt+0x12038>
  4134a0:	ldr	x0, [sp, #24]
  4134a4:	bl	4066bc <ferror@plt+0x50ec>
  4134a8:	str	w0, [sp, #44]
  4134ac:	ldr	w0, [sp, #44]
  4134b0:	cmp	w0, #0x0
  4134b4:	b.eq	4134c0 <ferror@plt+0x11ef0>  // b.none
  4134b8:	ldr	w0, [sp, #44]
  4134bc:	b	413630 <ferror@plt+0x12060>
  4134c0:	ldr	x0, [sp, #24]
  4134c4:	bl	4072e0 <ferror@plt+0x5d10>
  4134c8:	ldr	w0, [sp, #20]
  4134cc:	cmp	w0, #0x4
  4134d0:	b.ne	4134e4 <ferror@plt+0x11f14>  // b.any
  4134d4:	ldr	x0, [sp, #24]
  4134d8:	ldr	x0, [x0, #288]
  4134dc:	mov	w1, #0x4                   	// #4
  4134e0:	bl	4101d8 <ferror@plt+0xec08>
  4134e4:	mov	w0, #0x1                   	// #1
  4134e8:	strb	w0, [sp, #43]
  4134ec:	b	413608 <ferror@plt+0x12038>
  4134f0:	ldrb	w0, [sp, #19]
  4134f4:	and	x0, x0, #0x8
  4134f8:	cmp	x0, #0x0
  4134fc:	b.eq	41351c <ferror@plt+0x11f4c>  // b.none
  413500:	ldr	x0, [sp, #24]
  413504:	ldr	x0, [x0, #16]
  413508:	mov	x1, x0
  41350c:	mov	w0, #0xe                   	// #14
  413510:	bl	410994 <ferror@plt+0xf3c4>
  413514:	str	w0, [sp, #44]
  413518:	b	41352c <ferror@plt+0x11f5c>
  41351c:	ldr	x0, [sp, #24]
  413520:	ldr	x0, [x0, #288]
  413524:	mov	w1, #0x3b                  	// #59
  413528:	bl	4101d8 <ferror@plt+0xec08>
  41352c:	mov	w0, #0x1                   	// #1
  413530:	strb	w0, [sp, #43]
  413534:	b	413608 <ferror@plt+0x12038>
  413538:	ldr	w0, [sp, #20]
  41353c:	cmp	w0, #0x21
  413540:	cset	w0, eq  // eq = none
  413544:	strb	w0, [sp, #41]
  413548:	ldrb	w0, [sp, #41]
  41354c:	cmp	w0, #0x0
  413550:	b.eq	41355c <ferror@plt+0x11f8c>  // b.none
  413554:	mov	w0, #0x2f                  	// #47
  413558:	b	413560 <ferror@plt+0x11f90>
  41355c:	mov	w0, #0x59                  	// #89
  413560:	strb	w0, [sp, #42]
  413564:	ldrb	w3, [sp, #41]
  413568:	mov	w2, #0x1                   	// #1
  41356c:	ldrb	w1, [sp, #42]
  413570:	ldr	x0, [sp, #24]
  413574:	bl	413184 <ferror@plt+0x11bb4>
  413578:	str	w0, [sp, #44]
  41357c:	b	413608 <ferror@plt+0x12038>
  413580:	ldr	w0, [sp, #20]
  413584:	cmp	w0, #0x58
  413588:	b.ne	413594 <ferror@plt+0x11fc4>  // b.any
  41358c:	mov	w0, #0x58                  	// #88
  413590:	b	413598 <ferror@plt+0x11fc8>
  413594:	mov	w0, #0x57                  	// #87
  413598:	strb	w0, [sp, #42]
  41359c:	mov	w3, #0x0                   	// #0
  4135a0:	mov	w2, #0x1                   	// #1
  4135a4:	ldrb	w1, [sp, #42]
  4135a8:	ldr	x0, [sp, #24]
  4135ac:	bl	413184 <ferror@plt+0x11bb4>
  4135b0:	str	w0, [sp, #44]
  4135b4:	b	413608 <ferror@plt+0x12038>
  4135b8:	ldr	w0, [sp, #20]
  4135bc:	and	w0, w0, #0xff
  4135c0:	sub	w0, w0, #0x20
  4135c4:	strb	w0, [sp, #42]
  4135c8:	mov	w3, #0x1                   	// #1
  4135cc:	mov	w2, #0x0                   	// #0
  4135d0:	ldrb	w1, [sp, #42]
  4135d4:	ldr	x0, [sp, #24]
  4135d8:	bl	413184 <ferror@plt+0x11bb4>
  4135dc:	str	w0, [sp, #44]
  4135e0:	b	413608 <ferror@plt+0x12038>
  4135e4:	ldr	x0, [sp, #24]
  4135e8:	ldr	x0, [x0, #16]
  4135ec:	mov	x1, x0
  4135f0:	mov	w0, #0x18                  	// #24
  4135f4:	bl	410994 <ferror@plt+0xf3c4>
  4135f8:	str	w0, [sp, #44]
  4135fc:	mov	w0, #0x1                   	// #1
  413600:	strb	w0, [sp, #43]
  413604:	nop
  413608:	ldr	w0, [sp, #44]
  41360c:	cmp	w0, #0x0
  413610:	b.ne	41362c <ferror@plt+0x1205c>  // b.any
  413614:	ldrb	w0, [sp, #43]
  413618:	cmp	w0, #0x0
  41361c:	b.eq	41362c <ferror@plt+0x1205c>  // b.none
  413620:	ldr	x0, [sp, #24]
  413624:	bl	4066bc <ferror@plt+0x50ec>
  413628:	str	w0, [sp, #44]
  41362c:	ldr	w0, [sp, #44]
  413630:	ldp	x29, x30, [sp], #48
  413634:	ret
  413638:	stp	x29, x30, [sp, #-48]!
  41363c:	mov	x29, sp
  413640:	str	x0, [sp, #24]
  413644:	strb	w1, [sp, #23]
  413648:	str	wzr, [sp, #44]
  41364c:	strb	wzr, [sp, #43]
  413650:	ldrb	w0, [sp, #23]
  413654:	and	x0, x0, #0x8
  413658:	cmp	x0, #0x0
  41365c:	cset	w0, ne  // ne = any
  413660:	strb	w0, [sp, #42]
  413664:	b	4136f0 <ferror@plt+0x12120>
  413668:	ldr	w0, [sp, #36]
  41366c:	cmp	w0, #0x22
  413670:	b.ne	413684 <ferror@plt+0x120b4>  // b.any
  413674:	ldr	x0, [sp, #24]
  413678:	bl	4066bc <ferror@plt+0x50ec>
  41367c:	str	w0, [sp, #44]
  413680:	b	4136f0 <ferror@plt+0x12120>
  413684:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  413688:	add	x1, x0, #0x250
  41368c:	ldr	w0, [sp, #36]
  413690:	ldrb	w0, [x1, x0]
  413694:	str	w0, [sp, #32]
  413698:	ldr	w0, [sp, #32]
  41369c:	cmp	w0, #0xff
  4136a0:	b.eq	4136d4 <ferror@plt+0x12104>  // b.none
  4136a4:	ldr	x0, [sp, #24]
  4136a8:	ldr	x0, [x0, #288]
  4136ac:	mov	x2, x0
  4136b0:	ldr	w0, [sp, #32]
  4136b4:	and	w0, w0, #0xff
  4136b8:	mov	w1, w0
  4136bc:	mov	x0, x2
  4136c0:	bl	4101d8 <ferror@plt+0xec08>
  4136c4:	ldr	x0, [sp, #24]
  4136c8:	bl	4066bc <ferror@plt+0x50ec>
  4136cc:	str	w0, [sp, #44]
  4136d0:	b	4136e8 <ferror@plt+0x12118>
  4136d4:	ldrb	w2, [sp, #23]
  4136d8:	ldr	w1, [sp, #36]
  4136dc:	ldr	x0, [sp, #24]
  4136e0:	bl	4132fc <ferror@plt+0x11d2c>
  4136e4:	str	w0, [sp, #44]
  4136e8:	mov	w0, #0x1                   	// #1
  4136ec:	strb	w0, [sp, #43]
  4136f0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4136f4:	add	x0, x0, #0x250
  4136f8:	ldr	x0, [x0]
  4136fc:	ldr	w1, [x0, #1128]
  413700:	adrp	x0, 435000 <ferror@plt+0x33a30>
  413704:	add	x0, x0, #0x250
  413708:	ldr	x0, [x0]
  41370c:	ldr	w0, [x0, #1132]
  413710:	cmp	w1, w0
  413714:	b.ne	41373c <ferror@plt+0x1216c>  // b.any
  413718:	ldr	w0, [sp, #44]
  41371c:	cmp	w0, #0x0
  413720:	b.ne	41373c <ferror@plt+0x1216c>  // b.any
  413724:	ldr	x0, [sp, #24]
  413728:	ldr	w0, [x0, #32]
  41372c:	str	w0, [sp, #36]
  413730:	ldr	w0, [sp, #36]
  413734:	cmp	w0, #0x0
  413738:	b.ne	413668 <ferror@plt+0x12098>  // b.any
  41373c:	ldr	w0, [sp, #44]
  413740:	cmp	w0, #0x0
  413744:	b.ne	4137e0 <ferror@plt+0x12210>  // b.any
  413748:	adrp	x0, 435000 <ferror@plt+0x33a30>
  41374c:	add	x0, x0, #0x250
  413750:	ldr	x0, [x0]
  413754:	ldr	w1, [x0, #1128]
  413758:	adrp	x0, 435000 <ferror@plt+0x33a30>
  41375c:	add	x0, x0, #0x250
  413760:	ldr	x0, [x0]
  413764:	ldr	w0, [x0, #1132]
  413768:	cmp	w1, w0
  41376c:	b.eq	41377c <ferror@plt+0x121ac>  // b.none
  413770:	mov	w0, #0x8                   	// #8
  413774:	str	w0, [sp, #44]
  413778:	b	4137e0 <ferror@plt+0x12210>
  41377c:	ldrb	w0, [sp, #42]
  413780:	cmp	w0, #0x0
  413784:	b.eq	4137b0 <ferror@plt+0x121e0>  // b.none
  413788:	ldrb	w0, [sp, #43]
  41378c:	eor	w0, w0, #0x1
  413790:	and	w0, w0, #0xff
  413794:	cmp	w0, #0x0
  413798:	b.eq	4137b0 <ferror@plt+0x121e0>  // b.none
  41379c:	mov	x1, #0x0                   	// #0
  4137a0:	mov	w0, #0xd                   	// #13
  4137a4:	bl	410994 <ferror@plt+0xf3c4>
  4137a8:	str	w0, [sp, #44]
  4137ac:	b	4137e0 <ferror@plt+0x12210>
  4137b0:	ldr	x0, [sp, #24]
  4137b4:	ldr	w0, [x0, #32]
  4137b8:	cmp	w0, #0x0
  4137bc:	b.ne	4137e0 <ferror@plt+0x12210>  // b.any
  4137c0:	ldrb	w0, [sp, #23]
  4137c4:	and	x0, x0, #0x4
  4137c8:	cmp	x0, #0x0
  4137cc:	b.eq	4137e0 <ferror@plt+0x12210>  // b.none
  4137d0:	ldr	x0, [sp, #24]
  4137d4:	ldr	x0, [x0, #288]
  4137d8:	mov	w1, #0x4b                  	// #75
  4137dc:	bl	4101d8 <ferror@plt+0xec08>
  4137e0:	ldr	w0, [sp, #44]
  4137e4:	ldp	x29, x30, [sp], #48
  4137e8:	ret
  4137ec:	stp	x29, x30, [sp, #-48]!
  4137f0:	mov	x29, sp
  4137f4:	str	x0, [sp, #24]
  4137f8:	ldr	x0, [sp, #24]
  4137fc:	ldr	w0, [x0, #32]
  413800:	cmp	w0, #0x0
  413804:	b.ne	413824 <ferror@plt+0x12254>  // b.any
  413808:	ldr	x0, [sp, #24]
  41380c:	ldr	x0, [x0, #16]
  413810:	mov	x1, x0
  413814:	mov	w0, #0x14                  	// #20
  413818:	bl	410994 <ferror@plt+0xf3c4>
  41381c:	str	w0, [sp, #44]
  413820:	b	413834 <ferror@plt+0x12264>
  413824:	mov	w1, #0x0                   	// #0
  413828:	ldr	x0, [sp, #24]
  41382c:	bl	413638 <ferror@plt+0x12068>
  413830:	str	w0, [sp, #44]
  413834:	ldr	w0, [sp, #44]
  413838:	cmp	w0, #0x0
  41383c:	b.ne	413868 <ferror@plt+0x12298>  // b.any
  413840:	adrp	x0, 435000 <ferror@plt+0x33a30>
  413844:	add	x0, x0, #0x250
  413848:	ldr	x0, [x0]
  41384c:	ldr	w1, [x0, #1128]
  413850:	adrp	x0, 435000 <ferror@plt+0x33a30>
  413854:	add	x0, x0, #0x250
  413858:	ldr	x0, [x0]
  41385c:	ldr	w0, [x0, #1132]
  413860:	cmp	w1, w0
  413864:	b.eq	413878 <ferror@plt+0x122a8>  // b.none
  413868:	ldr	w1, [sp, #44]
  41386c:	ldr	x0, [sp, #24]
  413870:	bl	407460 <ferror@plt+0x5e90>
  413874:	str	w0, [sp, #44]
  413878:	ldr	w0, [sp, #44]
  41387c:	ldp	x29, x30, [sp], #48
  413880:	ret
  413884:	stp	x29, x30, [sp, #-48]!
  413888:	mov	x29, sp
  41388c:	str	w0, [sp, #28]
  413890:	str	x1, [sp, #16]
  413894:	adrp	x0, 435000 <ferror@plt+0x33a30>
  413898:	add	x0, x0, #0x250
  41389c:	ldr	x0, [x0]
  4138a0:	mov	w1, #0x4b                  	// #75
  4138a4:	strb	w1, [x0, #1140]
  4138a8:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4138ac:	add	x0, x0, #0x250
  4138b0:	ldr	x0, [x0]
  4138b4:	adrp	x1, 41f000 <ferror@plt+0x1da30>
  4138b8:	add	x1, x1, #0x460
  4138bc:	str	x1, [x0, #1256]
  4138c0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4138c4:	add	x0, x0, #0x250
  4138c8:	ldr	x0, [x0]
  4138cc:	adrp	x1, 41b000 <ferror@plt+0x19a30>
  4138d0:	add	x1, x1, #0x838
  4138d4:	str	x1, [x0, #1120]
  4138d8:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4138dc:	add	x0, x0, #0x250
  4138e0:	ldr	x0, [x0]
  4138e4:	ldr	x0, [x0, #1120]
  4138e8:	bl	401290 <strlen@plt>
  4138ec:	mov	x1, x0
  4138f0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4138f4:	add	x0, x0, #0x250
  4138f8:	ldr	x0, [x0]
  4138fc:	and	w1, w1, #0xff
  413900:	strb	w1, [x0, #1136]
  413904:	adrp	x0, 435000 <ferror@plt+0x33a30>
  413908:	add	x0, x0, #0x250
  41390c:	ldr	x0, [x0]
  413910:	adrp	x1, 412000 <ferror@plt+0x10a30>
  413914:	add	x1, x1, #0xd9c
  413918:	str	x1, [x0, #1784]
  41391c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  413920:	add	x0, x0, #0x250
  413924:	ldr	x0, [x0]
  413928:	adrp	x1, 413000 <ferror@plt+0x11a30>
  41392c:	add	x1, x1, #0x7ec
  413930:	str	x1, [x0, #1792]
  413934:	adrp	x0, 435000 <ferror@plt+0x33a30>
  413938:	add	x0, x0, #0x250
  41393c:	ldr	x0, [x0]
  413940:	adrp	x1, 413000 <ferror@plt+0x11a30>
  413944:	add	x1, x1, #0x638
  413948:	str	x1, [x0, #1800]
  41394c:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  413950:	add	x4, x0, #0x488
  413954:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  413958:	add	x3, x0, #0x498
  41395c:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  413960:	add	x2, x0, #0x4a8
  413964:	ldr	x1, [sp, #16]
  413968:	ldr	w0, [sp, #28]
  41396c:	bl	412528 <ferror@plt+0x10f58>
  413970:	str	w0, [sp, #44]
  413974:	ldr	w0, [sp, #44]
  413978:	ldp	x29, x30, [sp], #48
  41397c:	ret
  413980:	stp	x29, x30, [sp, #-80]!
  413984:	mov	x29, sp
  413988:	str	x0, [sp, #24]
  41398c:	str	wzr, [sp, #76]
  413990:	ldr	x0, [sp, #24]
  413994:	ldr	x1, [x0]
  413998:	ldr	x0, [sp, #24]
  41399c:	ldr	x0, [x0, #8]
  4139a0:	sub	x0, x0, #0x1
  4139a4:	add	x0, x1, x0
  4139a8:	str	x0, [sp, #56]
  4139ac:	str	xzr, [sp, #64]
  4139b0:	b	413ae4 <ferror@plt+0x12514>
  4139b4:	ldr	x1, [sp, #64]
  4139b8:	mov	x0, x1
  4139bc:	lsl	x0, x0, #2
  4139c0:	add	x0, x0, x1
  4139c4:	lsl	x0, x0, #1
  4139c8:	mov	x1, x0
  4139cc:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  4139d0:	add	x0, x0, #0x68
  4139d4:	add	x0, x1, x0
  4139d8:	str	x0, [sp, #48]
  4139dc:	ldr	x0, [sp, #48]
  4139e0:	ldrb	w0, [x0]
  4139e4:	and	w0, w0, #0xffffff7f
  4139e8:	sxtw	x0, w0
  4139ec:	str	x0, [sp, #40]
  4139f0:	ldr	x0, [sp, #48]
  4139f4:	add	x0, x0, #0x1
  4139f8:	ldr	x2, [sp, #40]
  4139fc:	mov	x1, x0
  413a00:	ldr	x0, [sp, #56]
  413a04:	bl	401360 <strncmp@plt>
  413a08:	cmp	w0, #0x0
  413a0c:	b.ne	413ad8 <ferror@plt+0x12508>  // b.any
  413a10:	bl	401490 <__ctype_b_loc@plt>
  413a14:	ldr	x1, [x0]
  413a18:	ldr	x2, [sp, #56]
  413a1c:	ldr	x0, [sp, #40]
  413a20:	add	x0, x2, x0
  413a24:	ldrb	w0, [x0]
  413a28:	and	x0, x0, #0xff
  413a2c:	lsl	x0, x0, #1
  413a30:	add	x0, x1, x0
  413a34:	ldrh	w0, [x0]
  413a38:	and	w0, w0, #0x8
  413a3c:	cmp	w0, #0x0
  413a40:	b.ne	413ad8 <ferror@plt+0x12508>  // b.any
  413a44:	ldr	x1, [sp, #56]
  413a48:	ldr	x0, [sp, #40]
  413a4c:	add	x0, x1, x0
  413a50:	ldrb	w0, [x0]
  413a54:	cmp	w0, #0x5f
  413a58:	b.eq	413ad8 <ferror@plt+0x12508>  // b.none
  413a5c:	ldr	x0, [sp, #64]
  413a60:	add	w1, w0, #0x2f
  413a64:	ldr	x0, [sp, #24]
  413a68:	str	w1, [x0, #32]
  413a6c:	ldr	x0, [sp, #48]
  413a70:	ldrb	w0, [x0]
  413a74:	sxtb	w0, w0
  413a78:	cmp	w0, #0x0
  413a7c:	b.lt	413ab4 <ferror@plt+0x124e4>  // b.tstop
  413a80:	ldr	x0, [sp, #24]
  413a84:	ldr	x1, [x0, #16]
  413a88:	ldr	x0, [sp, #48]
  413a8c:	add	x0, x0, #0x1
  413a90:	mov	x2, x0
  413a94:	mov	w0, #0x25                  	// #37
  413a98:	bl	410994 <ferror@plt+0xf3c4>
  413a9c:	str	w0, [sp, #76]
  413aa0:	ldr	w0, [sp, #76]
  413aa4:	cmp	w0, #0x0
  413aa8:	b.eq	413ab4 <ferror@plt+0x124e4>  // b.none
  413aac:	ldr	w0, [sp, #76]
  413ab0:	b	413b3c <ferror@plt+0x1256c>
  413ab4:	ldr	x0, [sp, #24]
  413ab8:	ldr	x1, [x0, #8]
  413abc:	ldr	x0, [sp, #40]
  413ac0:	add	x0, x1, x0
  413ac4:	sub	x1, x0, #0x1
  413ac8:	ldr	x0, [sp, #24]
  413acc:	str	x1, [x0, #8]
  413ad0:	mov	w0, #0x0                   	// #0
  413ad4:	b	413b3c <ferror@plt+0x1256c>
  413ad8:	ldr	x0, [sp, #64]
  413adc:	add	x0, x0, #0x1
  413ae0:	str	x0, [sp, #64]
  413ae4:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  413ae8:	add	x0, x0, #0x158
  413aec:	ldr	x0, [x0]
  413af0:	ldr	x1, [sp, #64]
  413af4:	cmp	x1, x0
  413af8:	b.cc	4139b4 <ferror@plt+0x123e4>  // b.lo, b.ul, b.last
  413afc:	ldr	x0, [sp, #24]
  413b00:	bl	406540 <ferror@plt+0x4f70>
  413b04:	ldr	x0, [sp, #24]
  413b08:	ldr	x0, [x0, #48]
  413b0c:	sub	x0, x0, #0x1
  413b10:	cmp	x0, #0x1
  413b14:	b.ls	413b38 <ferror@plt+0x12568>  // b.plast
  413b18:	ldr	x0, [sp, #24]
  413b1c:	ldr	x1, [x0, #16]
  413b20:	ldr	x0, [sp, #24]
  413b24:	ldr	x0, [x0, #40]
  413b28:	mov	x2, x0
  413b2c:	mov	w0, #0x23                  	// #35
  413b30:	bl	410994 <ferror@plt+0xf3c4>
  413b34:	str	w0, [sp, #76]
  413b38:	ldr	w0, [sp, #76]
  413b3c:	ldp	x29, x30, [sp], #80
  413b40:	ret
  413b44:	stp	x29, x30, [sp, #-80]!
  413b48:	mov	x29, sp
  413b4c:	str	x0, [sp, #24]
  413b50:	str	xzr, [sp, #72]
  413b54:	ldr	x0, [sp, #24]
  413b58:	ldr	x0, [x0, #8]
  413b5c:	str	x0, [sp, #64]
  413b60:	ldr	x0, [sp, #24]
  413b64:	ldr	x0, [x0]
  413b68:	str	x0, [sp, #56]
  413b6c:	ldr	x0, [sp, #24]
  413b70:	mov	w1, #0x2c                  	// #44
  413b74:	str	w1, [x0, #32]
  413b78:	b	413ba8 <ferror@plt+0x125d8>
  413b7c:	ldrb	w0, [sp, #55]
  413b80:	cmp	w0, #0xa
  413b84:	cset	w0, eq  // eq = none
  413b88:	and	w0, w0, #0xff
  413b8c:	and	x0, x0, #0xff
  413b90:	ldr	x1, [sp, #72]
  413b94:	add	x0, x1, x0
  413b98:	str	x0, [sp, #72]
  413b9c:	ldr	x0, [sp, #64]
  413ba0:	add	x0, x0, #0x1
  413ba4:	str	x0, [sp, #64]
  413ba8:	ldr	x1, [sp, #56]
  413bac:	ldr	x0, [sp, #64]
  413bb0:	add	x0, x1, x0
  413bb4:	ldrb	w0, [x0]
  413bb8:	strb	w0, [sp, #55]
  413bbc:	ldrb	w0, [sp, #55]
  413bc0:	cmp	w0, #0x0
  413bc4:	b.eq	413bd4 <ferror@plt+0x12604>  // b.none
  413bc8:	ldrb	w0, [sp, #55]
  413bcc:	cmp	w0, #0x22
  413bd0:	b.ne	413b7c <ferror@plt+0x125ac>  // b.any
  413bd4:	ldrb	w0, [sp, #55]
  413bd8:	cmp	w0, #0x0
  413bdc:	b.ne	413c04 <ferror@plt+0x12634>  // b.any
  413be0:	ldr	x0, [sp, #24]
  413be4:	ldr	x1, [sp, #64]
  413be8:	str	x1, [x0, #8]
  413bec:	ldr	x0, [sp, #24]
  413bf0:	ldr	x0, [x0, #16]
  413bf4:	mov	x1, x0
  413bf8:	mov	w0, #0x16                  	// #22
  413bfc:	bl	410994 <ferror@plt+0xf3c4>
  413c00:	b	413c70 <ferror@plt+0x126a0>
  413c04:	ldr	x0, [sp, #24]
  413c08:	ldr	x0, [x0, #8]
  413c0c:	ldr	x1, [sp, #64]
  413c10:	sub	x0, x1, x0
  413c14:	str	x0, [sp, #40]
  413c18:	ldr	x0, [sp, #24]
  413c1c:	add	x3, x0, #0x28
  413c20:	ldr	x0, [sp, #24]
  413c24:	ldr	x1, [x0]
  413c28:	ldr	x0, [sp, #24]
  413c2c:	ldr	x0, [x0, #8]
  413c30:	add	x0, x1, x0
  413c34:	mov	x2, x0
  413c38:	ldr	x1, [sp, #40]
  413c3c:	mov	x0, x3
  413c40:	bl	41038c <ferror@plt+0xedbc>
  413c44:	ldr	x0, [sp, #64]
  413c48:	add	x1, x0, #0x1
  413c4c:	ldr	x0, [sp, #24]
  413c50:	str	x1, [x0, #8]
  413c54:	ldr	x0, [sp, #24]
  413c58:	ldr	x1, [x0, #16]
  413c5c:	ldr	x0, [sp, #72]
  413c60:	add	x1, x1, x0
  413c64:	ldr	x0, [sp, #24]
  413c68:	str	x1, [x0, #16]
  413c6c:	mov	w0, #0x0                   	// #0
  413c70:	ldp	x29, x30, [sp], #80
  413c74:	ret
  413c78:	sub	sp, sp, #0x10
  413c7c:	str	x0, [sp, #8]
  413c80:	str	w1, [sp, #4]
  413c84:	str	w2, [sp]
  413c88:	ldr	x0, [sp, #8]
  413c8c:	ldr	x1, [x0]
  413c90:	ldr	x0, [sp, #8]
  413c94:	ldr	x0, [x0, #8]
  413c98:	add	x0, x1, x0
  413c9c:	ldrb	w0, [x0]
  413ca0:	cmp	w0, #0x3d
  413ca4:	b.ne	413ccc <ferror@plt+0x126fc>  // b.any
  413ca8:	ldr	x0, [sp, #8]
  413cac:	ldr	x0, [x0, #8]
  413cb0:	add	x1, x0, #0x1
  413cb4:	ldr	x0, [sp, #8]
  413cb8:	str	x1, [x0, #8]
  413cbc:	ldr	x0, [sp, #8]
  413cc0:	ldr	w1, [sp, #4]
  413cc4:	str	w1, [x0, #32]
  413cc8:	b	413cd8 <ferror@plt+0x12708>
  413ccc:	ldr	x0, [sp, #8]
  413cd0:	ldr	w1, [sp]
  413cd4:	str	w1, [x0, #32]
  413cd8:	nop
  413cdc:	add	sp, sp, #0x10
  413ce0:	ret
  413ce4:	stp	x29, x30, [sp, #-48]!
  413ce8:	mov	x29, sp
  413cec:	str	x0, [sp, #24]
  413cf0:	str	wzr, [sp, #44]
  413cf4:	ldr	x0, [sp, #24]
  413cf8:	ldr	x1, [x0]
  413cfc:	ldr	x0, [sp, #24]
  413d00:	ldr	x0, [x0, #8]
  413d04:	add	x3, x0, #0x1
  413d08:	ldr	x2, [sp, #24]
  413d0c:	str	x3, [x2, #8]
  413d10:	add	x0, x1, x0
  413d14:	ldrb	w0, [x0]
  413d18:	strb	w0, [sp, #43]
  413d1c:	ldrb	w0, [sp, #43]
  413d20:	cmp	w0, #0x7d
  413d24:	b.hi	4142f4 <ferror@plt+0x12d24>  // b.pmore
  413d28:	adrp	x1, 41e000 <ferror@plt+0x1ca30>
  413d2c:	add	x1, x1, #0x4cc
  413d30:	ldr	w0, [x1, w0, uxtw #2]
  413d34:	adr	x1, 413d40 <ferror@plt+0x12770>
  413d38:	add	x0, x1, w0, sxtw #2
  413d3c:	br	x0
  413d40:	ldrb	w1, [sp, #43]
  413d44:	ldr	x0, [sp, #24]
  413d48:	bl	405f64 <ferror@plt+0x4994>
  413d4c:	b	41430c <ferror@plt+0x12d3c>
  413d50:	mov	w2, #0x5                   	// #5
  413d54:	mov	w1, #0x13                  	// #19
  413d58:	ldr	x0, [sp, #24]
  413d5c:	bl	413c78 <ferror@plt+0x126a8>
  413d60:	ldr	x0, [sp, #24]
  413d64:	ldr	w0, [x0, #32]
  413d68:	cmp	w0, #0x5
  413d6c:	b.ne	414308 <ferror@plt+0x12d38>  // b.any
  413d70:	ldr	x0, [sp, #24]
  413d74:	ldr	x1, [x0, #16]
  413d78:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  413d7c:	add	x2, x0, #0x4b8
  413d80:	mov	w0, #0x28                  	// #40
  413d84:	bl	410994 <ferror@plt+0xf3c4>
  413d88:	str	w0, [sp, #44]
  413d8c:	ldr	w0, [sp, #44]
  413d90:	cmp	w0, #0x0
  413d94:	b.eq	414308 <ferror@plt+0x12d38>  // b.none
  413d98:	ldr	w0, [sp, #44]
  413d9c:	b	414310 <ferror@plt+0x12d40>
  413da0:	ldr	x0, [sp, #24]
  413da4:	bl	413b44 <ferror@plt+0x12574>
  413da8:	str	w0, [sp, #44]
  413dac:	b	41430c <ferror@plt+0x12d3c>
  413db0:	ldr	x0, [sp, #24]
  413db4:	ldr	x0, [x0, #16]
  413db8:	mov	x1, x0
  413dbc:	mov	w0, #0x24                  	// #36
  413dc0:	bl	410994 <ferror@plt+0xf3c4>
  413dc4:	str	w0, [sp, #44]
  413dc8:	ldr	w0, [sp, #44]
  413dcc:	cmp	w0, #0x0
  413dd0:	b.eq	413ddc <ferror@plt+0x1280c>  // b.none
  413dd4:	ldr	w0, [sp, #44]
  413dd8:	b	414310 <ferror@plt+0x12d40>
  413ddc:	ldr	x0, [sp, #24]
  413de0:	bl	405cd8 <ferror@plt+0x4708>
  413de4:	b	41430c <ferror@plt+0x12d3c>
  413de8:	mov	w2, #0xa                   	// #10
  413dec:	mov	w1, #0x1b                  	// #27
  413df0:	ldr	x0, [sp, #24]
  413df4:	bl	413c78 <ferror@plt+0x126a8>
  413df8:	b	41430c <ferror@plt+0x12d3c>
  413dfc:	ldr	x0, [sp, #24]
  413e00:	ldr	x1, [x0]
  413e04:	ldr	x0, [sp, #24]
  413e08:	ldr	x0, [x0, #8]
  413e0c:	add	x0, x1, x0
  413e10:	ldrb	w0, [x0]
  413e14:	strb	w0, [sp, #42]
  413e18:	ldrb	w0, [sp, #42]
  413e1c:	cmp	w0, #0x26
  413e20:	b.ne	413e78 <ferror@plt+0x128a8>  // b.any
  413e24:	ldr	x0, [sp, #24]
  413e28:	ldr	x1, [x0, #16]
  413e2c:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  413e30:	add	x2, x0, #0x4c0
  413e34:	mov	w0, #0x28                  	// #40
  413e38:	bl	410994 <ferror@plt+0xf3c4>
  413e3c:	str	w0, [sp, #44]
  413e40:	ldr	w0, [sp, #44]
  413e44:	cmp	w0, #0x0
  413e48:	b.eq	413e54 <ferror@plt+0x12884>  // b.none
  413e4c:	ldr	w0, [sp, #44]
  413e50:	b	414310 <ferror@plt+0x12d40>
  413e54:	ldr	x0, [sp, #24]
  413e58:	ldr	x0, [x0, #8]
  413e5c:	add	x1, x0, #0x1
  413e60:	ldr	x0, [sp, #24]
  413e64:	str	x1, [x0, #8]
  413e68:	ldr	x0, [sp, #24]
  413e6c:	mov	w1, #0x17                  	// #23
  413e70:	str	w1, [x0, #32]
  413e74:	b	41430c <ferror@plt+0x12d3c>
  413e78:	ldrb	w1, [sp, #43]
  413e7c:	ldr	x0, [sp, #24]
  413e80:	bl	405c98 <ferror@plt+0x46c8>
  413e84:	str	w0, [sp, #44]
  413e88:	b	41430c <ferror@plt+0x12d3c>
  413e8c:	ldr	x0, [sp, #24]
  413e90:	mov	w1, #0x6                   	// #6
  413e94:	str	w1, [x0, #32]
  413e98:	b	41430c <ferror@plt+0x12d3c>
  413e9c:	mov	w2, #0xd                   	// #13
  413ea0:	mov	w1, #0x1e                  	// #30
  413ea4:	ldr	x0, [sp, #24]
  413ea8:	bl	413c78 <ferror@plt+0x126a8>
  413eac:	b	41430c <ferror@plt+0x12d3c>
  413eb0:	ldrb	w0, [sp, #43]
  413eb4:	sub	w0, w0, #0x4
  413eb8:	mov	w1, w0
  413ebc:	ldr	x0, [sp, #24]
  413ec0:	str	w1, [x0, #32]
  413ec4:	b	41430c <ferror@plt+0x12d3c>
  413ec8:	mov	w2, #0x8                   	// #8
  413ecc:	mov	w1, #0x19                  	// #25
  413ed0:	ldr	x0, [sp, #24]
  413ed4:	bl	413c78 <ferror@plt+0x126a8>
  413ed8:	b	41430c <ferror@plt+0x12d3c>
  413edc:	ldr	x0, [sp, #24]
  413ee0:	ldr	x1, [x0]
  413ee4:	ldr	x0, [sp, #24]
  413ee8:	ldr	x0, [x0, #8]
  413eec:	add	x0, x1, x0
  413ef0:	ldrb	w0, [x0]
  413ef4:	strb	w0, [sp, #42]
  413ef8:	ldrb	w0, [sp, #42]
  413efc:	cmp	w0, #0x2b
  413f00:	b.ne	413f28 <ferror@plt+0x12958>  // b.any
  413f04:	ldr	x0, [sp, #24]
  413f08:	ldr	x0, [x0, #8]
  413f0c:	add	x1, x0, #0x1
  413f10:	ldr	x0, [sp, #24]
  413f14:	str	x1, [x0, #8]
  413f18:	ldr	x0, [sp, #24]
  413f1c:	mov	w1, #0x2                   	// #2
  413f20:	str	w1, [x0, #32]
  413f24:	b	41430c <ferror@plt+0x12d3c>
  413f28:	mov	w2, #0xb                   	// #11
  413f2c:	mov	w1, #0x1c                  	// #28
  413f30:	ldr	x0, [sp, #24]
  413f34:	bl	413c78 <ferror@plt+0x126a8>
  413f38:	b	41430c <ferror@plt+0x12d3c>
  413f3c:	ldr	x0, [sp, #24]
  413f40:	mov	w1, #0x27                  	// #39
  413f44:	str	w1, [x0, #32]
  413f48:	b	41430c <ferror@plt+0x12d3c>
  413f4c:	ldr	x0, [sp, #24]
  413f50:	ldr	x1, [x0]
  413f54:	ldr	x0, [sp, #24]
  413f58:	ldr	x0, [x0, #8]
  413f5c:	add	x0, x1, x0
  413f60:	ldrb	w0, [x0]
  413f64:	strb	w0, [sp, #42]
  413f68:	ldrb	w0, [sp, #42]
  413f6c:	cmp	w0, #0x2d
  413f70:	b.ne	413f98 <ferror@plt+0x129c8>  // b.any
  413f74:	ldr	x0, [sp, #24]
  413f78:	ldr	x0, [x0, #8]
  413f7c:	add	x1, x0, #0x1
  413f80:	ldr	x0, [sp, #24]
  413f84:	str	x1, [x0, #8]
  413f88:	ldr	x0, [sp, #24]
  413f8c:	mov	w1, #0x3                   	// #3
  413f90:	str	w1, [x0, #32]
  413f94:	b	41430c <ferror@plt+0x12d3c>
  413f98:	mov	w2, #0xc                   	// #12
  413f9c:	mov	w1, #0x1d                  	// #29
  413fa0:	ldr	x0, [sp, #24]
  413fa4:	bl	413c78 <ferror@plt+0x126a8>
  413fa8:	b	41430c <ferror@plt+0x12d3c>
  413fac:	ldr	x0, [sp, #24]
  413fb0:	ldr	x1, [x0]
  413fb4:	ldr	x0, [sp, #24]
  413fb8:	ldr	x0, [x0, #8]
  413fbc:	add	x0, x1, x0
  413fc0:	ldrb	w0, [x0]
  413fc4:	strb	w0, [sp, #42]
  413fc8:	bl	401490 <__ctype_b_loc@plt>
  413fcc:	ldr	x1, [x0]
  413fd0:	ldrb	w0, [sp, #42]
  413fd4:	lsl	x0, x0, #1
  413fd8:	add	x0, x1, x0
  413fdc:	ldrh	w0, [x0]
  413fe0:	and	w0, w0, #0x800
  413fe4:	cmp	w0, #0x0
  413fe8:	b.ne	41402c <ferror@plt+0x12a5c>  // b.any
  413fec:	ldrb	w0, [sp, #42]
  413ff0:	cmp	w0, #0x40
  413ff4:	b.ls	414044 <ferror@plt+0x12a74>  // b.plast
  413ff8:	ldrb	w1, [sp, #42]
  413ffc:	adrp	x0, 435000 <ferror@plt+0x33a30>
  414000:	add	x0, x0, #0x250
  414004:	ldr	x0, [x0]
  414008:	ldr	x0, [x0, #1248]
  41400c:	ldrb	w0, [x0]
  414010:	cmp	w0, #0x64
  414014:	b.eq	414020 <ferror@plt+0x12a50>  // b.none
  414018:	mov	w0, #0x5a                  	// #90
  41401c:	b	414024 <ferror@plt+0x12a54>
  414020:	mov	w0, #0x46                  	// #70
  414024:	cmp	w0, w1
  414028:	b.lt	414044 <ferror@plt+0x12a74>  // b.tstop
  41402c:	ldrb	w1, [sp, #43]
  414030:	ldr	x0, [sp, #24]
  414034:	bl	4062b0 <ferror@plt+0x4ce0>
  414038:	str	w0, [sp, #44]
  41403c:	nop
  414040:	b	41430c <ferror@plt+0x12d3c>
  414044:	ldr	x0, [sp, #24]
  414048:	mov	w1, #0x39                  	// #57
  41404c:	str	w1, [x0, #32]
  414050:	ldr	x0, [sp, #24]
  414054:	ldr	x0, [x0, #16]
  414058:	mov	x1, x0
  41405c:	mov	w0, #0x26                  	// #38
  414060:	bl	410994 <ferror@plt+0xf3c4>
  414064:	str	w0, [sp, #44]
  414068:	b	41430c <ferror@plt+0x12d3c>
  41406c:	ldr	x0, [sp, #24]
  414070:	ldr	x1, [x0]
  414074:	ldr	x0, [sp, #24]
  414078:	ldr	x0, [x0, #8]
  41407c:	add	x0, x1, x0
  414080:	ldrb	w0, [x0]
  414084:	strb	w0, [sp, #42]
  414088:	ldrb	w0, [sp, #42]
  41408c:	cmp	w0, #0x2a
  414090:	b.ne	4140a4 <ferror@plt+0x12ad4>  // b.any
  414094:	ldr	x0, [sp, #24]
  414098:	bl	405d48 <ferror@plt+0x4778>
  41409c:	str	w0, [sp, #44]
  4140a0:	b	41430c <ferror@plt+0x12d3c>
  4140a4:	mov	w2, #0x9                   	// #9
  4140a8:	mov	w1, #0x1a                  	// #26
  4140ac:	ldr	x0, [sp, #24]
  4140b0:	bl	413c78 <ferror@plt+0x126a8>
  4140b4:	b	41430c <ferror@plt+0x12d3c>
  4140b8:	ldrb	w1, [sp, #43]
  4140bc:	ldr	x0, [sp, #24]
  4140c0:	bl	4062b0 <ferror@plt+0x4ce0>
  4140c4:	str	w0, [sp, #44]
  4140c8:	b	41430c <ferror@plt+0x12d3c>
  4140cc:	ldr	x0, [sp, #24]
  4140d0:	mov	w1, #0x2a                  	// #42
  4140d4:	str	w1, [x0, #32]
  4140d8:	b	41430c <ferror@plt+0x12d3c>
  4140dc:	ldr	x0, [sp, #24]
  4140e0:	ldr	x1, [x0]
  4140e4:	ldr	x0, [sp, #24]
  4140e8:	ldr	x0, [x0, #8]
  4140ec:	add	x0, x1, x0
  4140f0:	ldrb	w0, [x0]
  4140f4:	strb	w0, [sp, #42]
  4140f8:	ldrb	w0, [sp, #42]
  4140fc:	cmp	w0, #0x3c
  414100:	b.ne	41412c <ferror@plt+0x12b5c>  // b.any
  414104:	ldr	x0, [sp, #24]
  414108:	ldr	x0, [x0, #8]
  41410c:	add	x1, x0, #0x1
  414110:	ldr	x0, [sp, #24]
  414114:	str	x1, [x0, #8]
  414118:	mov	w2, #0xe                   	// #14
  41411c:	mov	w1, #0x1f                  	// #31
  414120:	ldr	x0, [sp, #24]
  414124:	bl	413c78 <ferror@plt+0x126a8>
  414128:	b	41430c <ferror@plt+0x12d3c>
  41412c:	mov	w2, #0x14                  	// #20
  414130:	mov	w1, #0x11                  	// #17
  414134:	ldr	x0, [sp, #24]
  414138:	bl	413c78 <ferror@plt+0x126a8>
  41413c:	b	41430c <ferror@plt+0x12d3c>
  414140:	mov	w2, #0x21                  	// #33
  414144:	mov	w1, #0x10                  	// #16
  414148:	ldr	x0, [sp, #24]
  41414c:	bl	413c78 <ferror@plt+0x126a8>
  414150:	b	41430c <ferror@plt+0x12d3c>
  414154:	ldr	x0, [sp, #24]
  414158:	ldr	x1, [x0]
  41415c:	ldr	x0, [sp, #24]
  414160:	ldr	x0, [x0, #8]
  414164:	add	x0, x1, x0
  414168:	ldrb	w0, [x0]
  41416c:	strb	w0, [sp, #42]
  414170:	ldrb	w0, [sp, #42]
  414174:	cmp	w0, #0x3e
  414178:	b.ne	4141a4 <ferror@plt+0x12bd4>  // b.any
  41417c:	ldr	x0, [sp, #24]
  414180:	ldr	x0, [x0, #8]
  414184:	add	x1, x0, #0x1
  414188:	ldr	x0, [sp, #24]
  41418c:	str	x1, [x0, #8]
  414190:	mov	w2, #0xf                   	// #15
  414194:	mov	w1, #0x20                  	// #32
  414198:	ldr	x0, [sp, #24]
  41419c:	bl	413c78 <ferror@plt+0x126a8>
  4141a0:	b	41430c <ferror@plt+0x12d3c>
  4141a4:	mov	w2, #0x15                  	// #21
  4141a8:	mov	w1, #0x12                  	// #18
  4141ac:	ldr	x0, [sp, #24]
  4141b0:	bl	413c78 <ferror@plt+0x126a8>
  4141b4:	b	41430c <ferror@plt+0x12d3c>
  4141b8:	ldrb	w0, [sp, #43]
  4141bc:	sub	w0, w0, #0x35
  4141c0:	mov	w1, w0
  4141c4:	ldr	x0, [sp, #24]
  4141c8:	str	w1, [x0, #32]
  4141cc:	b	41430c <ferror@plt+0x12d3c>
  4141d0:	ldr	x0, [sp, #24]
  4141d4:	ldr	x1, [x0]
  4141d8:	ldr	x0, [sp, #24]
  4141dc:	ldr	x0, [x0, #8]
  4141e0:	add	x0, x1, x0
  4141e4:	ldrb	w0, [x0]
  4141e8:	cmp	w0, #0xa
  4141ec:	b.ne	414214 <ferror@plt+0x12c44>  // b.any
  4141f0:	ldr	x0, [sp, #24]
  4141f4:	ldr	x0, [x0, #8]
  4141f8:	add	x1, x0, #0x1
  4141fc:	ldr	x0, [sp, #24]
  414200:	str	x1, [x0, #8]
  414204:	ldr	x0, [sp, #24]
  414208:	mov	w1, #0x23                  	// #35
  41420c:	str	w1, [x0, #32]
  414210:	b	41430c <ferror@plt+0x12d3c>
  414214:	ldrb	w1, [sp, #43]
  414218:	ldr	x0, [sp, #24]
  41421c:	bl	405c98 <ferror@plt+0x46c8>
  414220:	str	w0, [sp, #44]
  414224:	b	41430c <ferror@plt+0x12d3c>
  414228:	mov	w2, #0x7                   	// #7
  41422c:	mov	w1, #0x18                  	// #24
  414230:	ldr	x0, [sp, #24]
  414234:	bl	413c78 <ferror@plt+0x126a8>
  414238:	b	41430c <ferror@plt+0x12d3c>
  41423c:	ldr	x0, [sp, #24]
  414240:	bl	413980 <ferror@plt+0x123b0>
  414244:	str	w0, [sp, #44]
  414248:	b	41430c <ferror@plt+0x12d3c>
  41424c:	ldrb	w0, [sp, #43]
  414250:	sub	w0, w0, #0x52
  414254:	mov	w1, w0
  414258:	ldr	x0, [sp, #24]
  41425c:	str	w1, [x0, #32]
  414260:	b	41430c <ferror@plt+0x12d3c>
  414264:	ldr	x0, [sp, #24]
  414268:	ldr	x1, [x0]
  41426c:	ldr	x0, [sp, #24]
  414270:	ldr	x0, [x0, #8]
  414274:	add	x0, x1, x0
  414278:	ldrb	w0, [x0]
  41427c:	strb	w0, [sp, #42]
  414280:	ldrb	w0, [sp, #42]
  414284:	cmp	w0, #0x7c
  414288:	b.ne	4142e0 <ferror@plt+0x12d10>  // b.any
  41428c:	ldr	x0, [sp, #24]
  414290:	ldr	x1, [x0, #16]
  414294:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  414298:	add	x2, x0, #0x4c8
  41429c:	mov	w0, #0x28                  	// #40
  4142a0:	bl	410994 <ferror@plt+0xf3c4>
  4142a4:	str	w0, [sp, #44]
  4142a8:	ldr	w0, [sp, #44]
  4142ac:	cmp	w0, #0x0
  4142b0:	b.eq	4142bc <ferror@plt+0x12cec>  // b.none
  4142b4:	ldr	w0, [sp, #44]
  4142b8:	b	414310 <ferror@plt+0x12d40>
  4142bc:	ldr	x0, [sp, #24]
  4142c0:	ldr	x0, [x0, #8]
  4142c4:	add	x1, x0, #0x1
  4142c8:	ldr	x0, [sp, #24]
  4142cc:	str	x1, [x0, #8]
  4142d0:	ldr	x0, [sp, #24]
  4142d4:	mov	w1, #0x16                  	// #22
  4142d8:	str	w1, [x0, #32]
  4142dc:	b	41430c <ferror@plt+0x12d3c>
  4142e0:	ldrb	w1, [sp, #43]
  4142e4:	ldr	x0, [sp, #24]
  4142e8:	bl	405c98 <ferror@plt+0x46c8>
  4142ec:	str	w0, [sp, #44]
  4142f0:	b	41430c <ferror@plt+0x12d3c>
  4142f4:	ldrb	w1, [sp, #43]
  4142f8:	ldr	x0, [sp, #24]
  4142fc:	bl	405c98 <ferror@plt+0x46c8>
  414300:	str	w0, [sp, #44]
  414304:	b	41430c <ferror@plt+0x12d3c>
  414308:	nop
  41430c:	ldr	w0, [sp, #44]
  414310:	ldp	x29, x30, [sp], #48
  414314:	ret
  414318:	sub	sp, sp, #0x10
  41431c:	str	w0, [sp, #12]
  414320:	ldr	w0, [sp, #12]
  414324:	cmp	w0, #0x2d
  414328:	b.ls	414338 <ferror@plt+0x12d68>  // b.plast
  41432c:	ldr	w0, [sp, #12]
  414330:	cmp	w0, #0x3e
  414334:	b.ls	41435c <ferror@plt+0x12d8c>  // b.plast
  414338:	ldr	w0, [sp, #12]
  41433c:	cmp	w0, #0x6
  414340:	b.eq	41435c <ferror@plt+0x12d8c>  // b.none
  414344:	ldr	w0, [sp, #12]
  414348:	cmp	w0, #0x0
  41434c:	b.eq	41435c <ferror@plt+0x12d8c>  // b.none
  414350:	ldr	w0, [sp, #12]
  414354:	cmp	w0, #0x1
  414358:	b.ne	414364 <ferror@plt+0x12d94>  // b.any
  41435c:	mov	w0, #0x1                   	// #1
  414360:	b	414368 <ferror@plt+0x12d98>
  414364:	mov	w0, #0x0                   	// #0
  414368:	and	w0, w0, #0x1
  41436c:	and	w0, w0, #0xff
  414370:	add	sp, sp, #0x10
  414374:	ret
  414378:	stp	x29, x30, [sp, #-96]!
  41437c:	mov	x29, sp
  414380:	str	x0, [sp, #24]
  414384:	ldr	x0, [sp, #24]
  414388:	ldr	w0, [x0, #32]
  41438c:	str	w0, [sp, #60]
  414390:	strb	wzr, [sp, #95]
  414394:	ldr	w0, [sp, #60]
  414398:	cmp	w0, #0x2a
  41439c:	b.eq	4143b8 <ferror@plt+0x12de8>  // b.none
  4143a0:	ldr	w0, [sp, #60]
  4143a4:	cmp	w0, #0x22
  4143a8:	b.eq	4143b8 <ferror@plt+0x12de8>  // b.none
  4143ac:	ldr	w0, [sp, #60]
  4143b0:	cmp	w0, #0x0
  4143b4:	b.ne	4143c0 <ferror@plt+0x12df0>  // b.any
  4143b8:	mov	w0, #0x1                   	// #1
  4143bc:	b	4144f0 <ferror@plt+0x12f20>
  4143c0:	ldr	w0, [sp, #60]
  4143c4:	cmp	w0, #0x46
  4143c8:	b.ne	414474 <ferror@plt+0x12ea4>  // b.any
  4143cc:	str	xzr, [sp, #40]
  4143d0:	mov	w0, #0x80                  	// #128
  4143d4:	strh	w0, [sp, #78]
  4143d8:	str	xzr, [sp, #80]
  4143dc:	b	414434 <ferror@plt+0x12e64>
  4143e0:	ldr	x0, [sp, #24]
  4143e4:	add	x0, x0, #0x50
  4143e8:	ldr	x1, [sp, #80]
  4143ec:	bl	4105c4 <ferror@plt+0xeff4>
  4143f0:	str	x0, [sp, #40]
  4143f4:	ldr	x0, [sp, #40]
  4143f8:	ldrh	w0, [x0]
  4143fc:	strh	w0, [sp, #78]
  414400:	ldrh	w0, [sp, #78]
  414404:	and	x0, x0, #0x1
  414408:	cmp	x0, #0x0
  41440c:	b.eq	414428 <ferror@plt+0x12e58>  // b.none
  414410:	ldr	x0, [sp, #24]
  414414:	ldr	w0, [x0, #36]
  414418:	cmp	w0, #0x2b
  41441c:	b.eq	414428 <ferror@plt+0x12e58>  // b.none
  414420:	mov	w0, #0x0                   	// #0
  414424:	b	4144f0 <ferror@plt+0x12f20>
  414428:	ldr	x0, [sp, #80]
  41442c:	add	x0, x0, #0x1
  414430:	str	x0, [sp, #80]
  414434:	ldr	x0, [sp, #24]
  414438:	ldr	x0, [x0, #88]
  41443c:	ldr	x1, [sp, #80]
  414440:	cmp	x1, x0
  414444:	b.cs	41445c <ferror@plt+0x12e8c>  // b.hs, b.nlast
  414448:	ldrh	w1, [sp, #78]
  41444c:	mov	x0, #0xa0                  	// #160
  414450:	and	x0, x1, x0
  414454:	cmp	x0, #0x0
  414458:	b.ne	4143e0 <ferror@plt+0x12e10>  // b.any
  41445c:	ldrh	w0, [sp, #78]
  414460:	and	x0, x0, #0x40
  414464:	cmp	x0, #0x0
  414468:	cset	w0, ne  // ne = any
  41446c:	strb	w0, [sp, #95]
  414470:	b	4144ec <ferror@plt+0x12f1c>
  414474:	ldr	w0, [sp, #60]
  414478:	cmp	w0, #0x2b
  41447c:	b.ne	4144ec <ferror@plt+0x12f1c>  // b.any
  414480:	str	xzr, [sp, #64]
  414484:	b	4144c4 <ferror@plt+0x12ef4>
  414488:	ldr	x0, [sp, #24]
  41448c:	add	x0, x0, #0x50
  414490:	ldr	x1, [sp, #64]
  414494:	bl	4105c4 <ferror@plt+0xeff4>
  414498:	str	x0, [sp, #48]
  41449c:	ldr	x0, [sp, #48]
  4144a0:	ldrh	w0, [x0]
  4144a4:	and	x0, x0, #0xffff
  4144a8:	and	x0, x0, #0x1
  4144ac:	cmp	x0, #0x0
  4144b0:	cset	w0, ne  // ne = any
  4144b4:	strb	w0, [sp, #95]
  4144b8:	ldr	x0, [sp, #64]
  4144bc:	add	x0, x0, #0x1
  4144c0:	str	x0, [sp, #64]
  4144c4:	ldrb	w0, [sp, #95]
  4144c8:	eor	w0, w0, #0x1
  4144cc:	and	w0, w0, #0xff
  4144d0:	cmp	w0, #0x0
  4144d4:	b.eq	4144ec <ferror@plt+0x12f1c>  // b.none
  4144d8:	ldr	x0, [sp, #24]
  4144dc:	ldr	x0, [x0, #88]
  4144e0:	ldr	x1, [sp, #64]
  4144e4:	cmp	x1, x0
  4144e8:	b.cc	414488 <ferror@plt+0x12eb8>  // b.lo, b.ul, b.last
  4144ec:	ldrb	w0, [sp, #95]
  4144f0:	ldp	x29, x30, [sp], #96
  4144f4:	ret
  4144f8:	stp	x29, x30, [sp, #-64]!
  4144fc:	mov	x29, sp
  414500:	str	x0, [sp, #24]
  414504:	ldr	x0, [sp, #24]
  414508:	ldr	x0, [x0, #288]
  41450c:	str	x0, [sp, #56]
  414510:	ldr	x0, [sp, #24]
  414514:	add	x0, x0, #0x78
  414518:	mov	x1, #0x0                   	// #0
  41451c:	bl	4105c4 <ferror@plt+0xeff4>
  414520:	str	x0, [sp, #48]
  414524:	ldr	x0, [sp, #56]
  414528:	add	x2, x0, #0x28
  41452c:	ldr	x0, [sp, #48]
  414530:	ldr	x0, [x0, #8]
  414534:	mov	x1, x0
  414538:	mov	x0, x2
  41453c:	bl	410594 <ferror@plt+0xefc4>
  414540:	str	x0, [sp, #40]
  414544:	ldr	x0, [sp, #56]
  414548:	ldr	x1, [x0, #8]
  41454c:	ldr	x0, [sp, #40]
  414550:	str	x1, [x0]
  414554:	ldr	x0, [sp, #24]
  414558:	add	x0, x0, #0x78
  41455c:	mov	x1, #0x1                   	// #1
  414560:	bl	410054 <ferror@plt+0xea84>
  414564:	nop
  414568:	ldp	x29, x30, [sp], #64
  41456c:	ret
  414570:	stp	x29, x30, [sp, #-32]!
  414574:	mov	x29, sp
  414578:	str	x0, [sp, #24]
  41457c:	str	x1, [sp, #16]
  414580:	ldr	x0, [sp, #24]
  414584:	ldr	x0, [x0, #288]
  414588:	add	x0, x0, #0x28
  41458c:	add	x1, sp, #0x10
  414590:	bl	4101ac <ferror@plt+0xebdc>
  414594:	nop
  414598:	ldp	x29, x30, [sp], #32
  41459c:	ret
  4145a0:	stp	x29, x30, [sp, #-32]!
  4145a4:	mov	x29, sp
  4145a8:	str	x0, [sp, #24]
  4145ac:	str	x1, [sp, #16]
  4145b0:	ldr	x0, [sp, #24]
  4145b4:	ldr	x0, [x0, #288]
  4145b8:	ldr	x0, [x0, #8]
  4145bc:	mov	x1, x0
  4145c0:	ldr	x0, [sp, #24]
  4145c4:	bl	414570 <ferror@plt+0x12fa0>
  4145c8:	ldr	x0, [sp, #24]
  4145cc:	add	x0, x0, #0xa0
  4145d0:	add	x1, sp, #0x10
  4145d4:	bl	4101ac <ferror@plt+0xebdc>
  4145d8:	nop
  4145dc:	ldp	x29, x30, [sp], #32
  4145e0:	ret
  4145e4:	stp	x29, x30, [sp, #-80]!
  4145e8:	mov	x29, sp
  4145ec:	str	x0, [sp, #40]
  4145f0:	str	x1, [sp, #32]
  4145f4:	strb	w2, [sp, #31]
  4145f8:	ldrb	w0, [sp, #31]
  4145fc:	str	x0, [sp, #56]
  414600:	ldr	x0, [sp, #32]
  414604:	str	x0, [sp, #64]
  414608:	str	xzr, [sp, #72]
  41460c:	ldr	x0, [sp, #40]
  414610:	add	x0, x0, #0x78
  414614:	add	x1, sp, #0x38
  414618:	bl	4101ac <ferror@plt+0xebdc>
  41461c:	mov	x1, #0xffffffffffffffff    	// #-1
  414620:	ldr	x0, [sp, #40]
  414624:	bl	414570 <ferror@plt+0x12fa0>
  414628:	nop
  41462c:	ldp	x29, x30, [sp], #80
  414630:	ret
  414634:	stp	x29, x30, [sp, #-64]!
  414638:	mov	x29, sp
  41463c:	str	x0, [sp, #40]
  414640:	str	w1, [sp, #36]
  414644:	str	x2, [sp, #24]
  414648:	str	x3, [sp, #16]
  41464c:	ldr	w0, [sp, #36]
  414650:	sub	w2, w0, #0x2
  414654:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  414658:	add	x1, x0, #0x180
  41465c:	mov	w0, w2
  414660:	ldrb	w0, [x1, x0]
  414664:	and	w0, w0, #0x7f
  414668:	strb	w0, [sp, #63]
  41466c:	ldr	w0, [sp, #36]
  414670:	sub	w2, w0, #0x2
  414674:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  414678:	add	x1, x0, #0x180
  41467c:	mov	w0, w2
  414680:	ldrb	w0, [x1, x0]
  414684:	and	w0, w0, #0xffffff80
  414688:	strb	w0, [sp, #62]
  41468c:	b	41476c <ferror@plt+0x1319c>
  414690:	ldr	x0, [sp, #40]
  414694:	add	x0, x0, #0xc8
  414698:	mov	x1, #0x0                   	// #0
  41469c:	bl	4105c4 <ferror@plt+0xeff4>
  4146a0:	ldr	w0, [x0]
  4146a4:	str	w0, [sp, #56]
  4146a8:	ldr	w0, [sp, #56]
  4146ac:	cmp	w0, #0x24
  4146b0:	b.eq	414784 <ferror@plt+0x131b4>  // b.none
  4146b4:	ldr	w0, [sp, #56]
  4146b8:	sub	w2, w0, #0x2
  4146bc:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  4146c0:	add	x1, x0, #0x180
  4146c4:	mov	w0, w2
  4146c8:	ldrb	w0, [x1, x0]
  4146cc:	and	w0, w0, #0x7f
  4146d0:	strb	w0, [sp, #55]
  4146d4:	ldrb	w1, [sp, #55]
  4146d8:	ldrb	w0, [sp, #63]
  4146dc:	cmp	w1, w0
  4146e0:	b.cc	414700 <ferror@plt+0x13130>  // b.lo, b.ul, b.last
  4146e4:	ldrb	w1, [sp, #55]
  4146e8:	ldrb	w0, [sp, #63]
  4146ec:	cmp	w1, w0
  4146f0:	b.ne	414788 <ferror@plt+0x131b8>  // b.any
  4146f4:	ldrb	w0, [sp, #62]
  4146f8:	cmp	w0, #0x0
  4146fc:	b.eq	414788 <ferror@plt+0x131b8>  // b.none
  414700:	ldr	x0, [sp, #40]
  414704:	ldr	x0, [x0, #288]
  414708:	mov	x2, x0
  41470c:	ldr	w0, [sp, #56]
  414710:	and	w0, w0, #0xff
  414714:	mov	w1, w0
  414718:	mov	x0, x2
  41471c:	bl	4101d8 <ferror@plt+0xec08>
  414720:	ldr	x0, [sp, #40]
  414724:	add	x0, x0, #0xc8
  414728:	mov	x1, #0x1                   	// #1
  41472c:	bl	410054 <ferror@plt+0xea84>
  414730:	ldr	x0, [sp, #16]
  414734:	ldr	x1, [x0]
  414738:	ldr	w0, [sp, #56]
  41473c:	cmp	w0, #0x5
  414740:	b.eq	414758 <ferror@plt+0x13188>  // b.none
  414744:	ldr	w0, [sp, #56]
  414748:	cmp	w0, #0x4
  41474c:	b.eq	414758 <ferror@plt+0x13188>  // b.none
  414750:	mov	w0, #0x1                   	// #1
  414754:	b	41475c <ferror@plt+0x1318c>
  414758:	mov	w0, #0x0                   	// #0
  41475c:	sxtw	x0, w0
  414760:	sub	x1, x1, x0
  414764:	ldr	x0, [sp, #16]
  414768:	str	x1, [x0]
  41476c:	ldr	x0, [sp, #40]
  414770:	ldr	x0, [x0, #208]
  414774:	ldr	x1, [sp, #24]
  414778:	cmp	x1, x0
  41477c:	b.cc	414690 <ferror@plt+0x130c0>  // b.lo, b.ul, b.last
  414780:	b	414788 <ferror@plt+0x131b8>
  414784:	nop
  414788:	ldr	x0, [sp, #40]
  41478c:	add	x0, x0, #0xc8
  414790:	add	x1, sp, #0x24
  414794:	bl	4101ac <ferror@plt+0xebdc>
  414798:	nop
  41479c:	ldp	x29, x30, [sp], #64
  4147a0:	ret
  4147a4:	stp	x29, x30, [sp, #-48]!
  4147a8:	mov	x29, sp
  4147ac:	str	x0, [sp, #24]
  4147b0:	str	x1, [sp, #16]
  4147b4:	b	414824 <ferror@plt+0x13254>
  4147b8:	ldr	x0, [sp, #24]
  4147bc:	ldr	x0, [x0, #288]
  4147c0:	mov	x2, x0
  4147c4:	ldr	w0, [sp, #44]
  4147c8:	and	w0, w0, #0xff
  4147cc:	mov	w1, w0
  4147d0:	mov	x0, x2
  4147d4:	bl	4101d8 <ferror@plt+0xec08>
  4147d8:	ldr	x0, [sp, #24]
  4147dc:	add	x0, x0, #0xc8
  4147e0:	mov	x1, #0x1                   	// #1
  4147e4:	bl	410054 <ferror@plt+0xea84>
  4147e8:	ldr	x0, [sp, #16]
  4147ec:	ldr	x1, [x0]
  4147f0:	ldr	w0, [sp, #44]
  4147f4:	cmp	w0, #0x5
  4147f8:	b.eq	414810 <ferror@plt+0x13240>  // b.none
  4147fc:	ldr	w0, [sp, #44]
  414800:	cmp	w0, #0x4
  414804:	b.eq	414810 <ferror@plt+0x13240>  // b.none
  414808:	mov	w0, #0x1                   	// #1
  41480c:	b	414814 <ferror@plt+0x13244>
  414810:	mov	w0, #0x0                   	// #0
  414814:	sxtw	x0, w0
  414818:	sub	x1, x1, x0
  41481c:	ldr	x0, [sp, #16]
  414820:	str	x1, [x0]
  414824:	ldr	x0, [sp, #24]
  414828:	add	x0, x0, #0xc8
  41482c:	mov	x1, #0x0                   	// #0
  414830:	bl	4105c4 <ferror@plt+0xeff4>
  414834:	ldr	w0, [x0]
  414838:	str	w0, [sp, #44]
  41483c:	ldr	w0, [sp, #44]
  414840:	cmp	w0, #0x24
  414844:	b.ne	4147b8 <ferror@plt+0x131e8>  // b.any
  414848:	ldr	x0, [sp, #24]
  41484c:	add	x0, x0, #0xc8
  414850:	mov	x1, #0x1                   	// #1
  414854:	bl	410054 <ferror@plt+0xea84>
  414858:	ldr	x0, [sp, #24]
  41485c:	bl	4066bc <ferror@plt+0x50ec>
  414860:	ldp	x29, x30, [sp], #48
  414864:	ret
  414868:	stp	x29, x30, [sp, #-64]!
  41486c:	mov	x29, sp
  414870:	str	x0, [sp, #24]
  414874:	strb	w1, [sp, #23]
  414878:	strb	wzr, [sp, #63]
  41487c:	ldr	x0, [sp, #24]
  414880:	bl	4066bc <ferror@plt+0x50ec>
  414884:	str	w0, [sp, #44]
  414888:	ldr	w0, [sp, #44]
  41488c:	cmp	w0, #0x0
  414890:	b.eq	41489c <ferror@plt+0x132cc>  // b.none
  414894:	ldr	w0, [sp, #44]
  414898:	b	4149c4 <ferror@plt+0x133f4>
  41489c:	str	xzr, [sp, #48]
  4148a0:	b	41496c <ferror@plt+0x1339c>
  4148a4:	ldrb	w0, [sp, #23]
  4148a8:	and	w0, w0, #0xfffffffc
  4148ac:	strb	w0, [sp, #23]
  4148b0:	ldrb	w0, [sp, #23]
  4148b4:	orr	w0, w0, #0x30
  4148b8:	strb	w0, [sp, #23]
  4148bc:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  4148c0:	add	x0, x0, #0x1a8
  4148c4:	ldrb	w1, [x0]
  4148c8:	ldrb	w2, [x0, #1]
  4148cc:	lsl	x2, x2, #8
  4148d0:	orr	x1, x2, x1
  4148d4:	ldrb	w2, [x0, #2]
  4148d8:	lsl	x2, x2, #16
  4148dc:	orr	x1, x2, x1
  4148e0:	ldrb	w2, [x0, #3]
  4148e4:	lsl	x2, x2, #24
  4148e8:	orr	x1, x2, x1
  4148ec:	ldrb	w0, [x0, #4]
  4148f0:	lsl	x0, x0, #32
  4148f4:	orr	x0, x0, x1
  4148f8:	mov	x2, x0
  4148fc:	ldrb	w1, [sp, #23]
  414900:	ldr	x0, [sp, #24]
  414904:	bl	418688 <ferror@plt+0x170b8>
  414908:	str	w0, [sp, #44]
  41490c:	ldr	w0, [sp, #44]
  414910:	cmp	w0, #0x0
  414914:	b.eq	414920 <ferror@plt+0x13350>  // b.none
  414918:	ldr	w0, [sp, #44]
  41491c:	b	4149c4 <ferror@plt+0x133f4>
  414920:	ldr	x0, [sp, #24]
  414924:	ldr	w0, [x0, #32]
  414928:	cmp	w0, #0x27
  41492c:	cset	w0, eq  // eq = none
  414930:	strb	w0, [sp, #63]
  414934:	ldrb	w0, [sp, #63]
  414938:	cmp	w0, #0x0
  41493c:	b.eq	414960 <ferror@plt+0x13390>  // b.none
  414940:	ldr	x0, [sp, #24]
  414944:	bl	4066bc <ferror@plt+0x50ec>
  414948:	str	w0, [sp, #44]
  41494c:	ldr	w0, [sp, #44]
  414950:	cmp	w0, #0x0
  414954:	b.eq	414960 <ferror@plt+0x13390>  // b.none
  414958:	ldr	w0, [sp, #44]
  41495c:	b	4149c4 <ferror@plt+0x133f4>
  414960:	ldr	x0, [sp, #48]
  414964:	add	x0, x0, #0x1
  414968:	str	x0, [sp, #48]
  41496c:	ldr	x0, [sp, #24]
  414970:	ldr	w0, [x0, #32]
  414974:	cmp	w0, #0x25
  414978:	b.ne	4148a4 <ferror@plt+0x132d4>  // b.any
  41497c:	ldrb	w0, [sp, #63]
  414980:	cmp	w0, #0x0
  414984:	b.eq	4149a0 <ferror@plt+0x133d0>  // b.none
  414988:	ldr	x0, [sp, #24]
  41498c:	ldr	x0, [x0, #16]
  414990:	mov	x1, x0
  414994:	mov	w0, #0x18                  	// #24
  414998:	bl	410994 <ferror@plt+0xf3c4>
  41499c:	b	4149c4 <ferror@plt+0x133f4>
  4149a0:	ldr	x0, [sp, #24]
  4149a4:	ldr	x0, [x0, #288]
  4149a8:	mov	w1, #0x45                  	// #69
  4149ac:	bl	4101d8 <ferror@plt+0xec08>
  4149b0:	ldr	x0, [sp, #24]
  4149b4:	ldr	x0, [x0, #288]
  4149b8:	ldr	x1, [sp, #48]
  4149bc:	bl	410204 <ferror@plt+0xec34>
  4149c0:	mov	w0, #0x0                   	// #0
  4149c4:	ldp	x29, x30, [sp], #64
  4149c8:	ret
  4149cc:	stp	x29, x30, [sp, #-80]!
  4149d0:	mov	x29, sp
  4149d4:	str	x0, [sp, #40]
  4149d8:	str	x1, [sp, #32]
  4149dc:	strb	w2, [sp, #31]
  4149e0:	ldr	x0, [sp, #32]
  4149e4:	str	x0, [sp, #48]
  4149e8:	ldrb	w1, [sp, #31]
  4149ec:	ldr	x0, [sp, #40]
  4149f0:	bl	414868 <ferror@plt+0x13298>
  4149f4:	str	w0, [sp, #68]
  4149f8:	ldr	w0, [sp, #68]
  4149fc:	cmp	w0, #0x0
  414a00:	b.ne	414aac <ferror@plt+0x134dc>  // b.any
  414a04:	ldr	x0, [sp, #40]
  414a08:	ldr	x0, [x0, #280]
  414a0c:	add	x0, x0, #0x108
  414a10:	add	x1, sp, #0x30
  414a14:	bl	410798 <ferror@plt+0xf1c8>
  414a18:	str	x0, [sp, #72]
  414a1c:	ldr	x0, [sp, #72]
  414a20:	cmn	x0, #0x1
  414a24:	b.ne	414a6c <ferror@plt+0x1349c>  // b.any
  414a28:	ldr	x0, [sp, #40]
  414a2c:	ldr	x0, [x0, #280]
  414a30:	ldr	x1, [sp, #32]
  414a34:	bl	4051ec <ferror@plt+0x3c1c>
  414a38:	str	x0, [sp, #72]
  414a3c:	ldr	x0, [sp, #40]
  414a40:	ldr	x0, [x0, #280]
  414a44:	add	x2, x0, #0xe0
  414a48:	ldr	x0, [sp, #40]
  414a4c:	ldr	x0, [x0, #296]
  414a50:	mov	x1, x0
  414a54:	mov	x0, x2
  414a58:	bl	410594 <ferror@plt+0xefc4>
  414a5c:	mov	x1, x0
  414a60:	ldr	x0, [sp, #40]
  414a64:	str	x1, [x0, #288]
  414a68:	b	414a90 <ferror@plt+0x134c0>
  414a6c:	ldr	x0, [sp, #32]
  414a70:	bl	4014b0 <free@plt>
  414a74:	ldr	x0, [sp, #40]
  414a78:	ldr	x0, [x0, #280]
  414a7c:	add	x0, x0, #0x108
  414a80:	ldr	x1, [sp, #72]
  414a84:	bl	410594 <ferror@plt+0xefc4>
  414a88:	ldr	x0, [x0, #8]
  414a8c:	str	x0, [sp, #72]
  414a90:	ldr	x0, [sp, #40]
  414a94:	ldr	x0, [x0, #288]
  414a98:	ldr	x1, [sp, #72]
  414a9c:	bl	410204 <ferror@plt+0xec34>
  414aa0:	ldr	x0, [sp, #40]
  414aa4:	bl	4066bc <ferror@plt+0x50ec>
  414aa8:	b	414abc <ferror@plt+0x134ec>
  414aac:	nop
  414ab0:	ldr	x0, [sp, #32]
  414ab4:	bl	4014b0 <free@plt>
  414ab8:	ldr	w0, [sp, #68]
  414abc:	ldp	x29, x30, [sp], #80
  414ac0:	ret
  414ac4:	stp	x29, x30, [sp, #-64]!
  414ac8:	mov	x29, sp
  414acc:	str	x0, [sp, #40]
  414ad0:	str	x1, [sp, #32]
  414ad4:	str	x2, [sp, #24]
  414ad8:	strb	w3, [sp, #23]
  414adc:	ldr	x0, [sp, #40]
  414ae0:	ldr	x0, [x0, #40]
  414ae4:	bl	411114 <ferror@plt+0xfb44>
  414ae8:	str	x0, [sp, #48]
  414aec:	ldr	x0, [sp, #40]
  414af0:	bl	4066bc <ferror@plt+0x50ec>
  414af4:	str	w0, [sp, #60]
  414af8:	ldr	w0, [sp, #60]
  414afc:	cmp	w0, #0x0
  414b00:	b.ne	414d28 <ferror@plt+0x13758>  // b.any
  414b04:	ldr	x0, [sp, #40]
  414b08:	ldr	w0, [x0, #32]
  414b0c:	cmp	w0, #0x26
  414b10:	b.ne	414c88 <ferror@plt+0x136b8>  // b.any
  414b14:	ldr	x0, [sp, #40]
  414b18:	bl	4066bc <ferror@plt+0x50ec>
  414b1c:	str	w0, [sp, #60]
  414b20:	ldr	w0, [sp, #60]
  414b24:	cmp	w0, #0x0
  414b28:	b.ne	414d30 <ferror@plt+0x13760>  // b.any
  414b2c:	ldr	x0, [sp, #40]
  414b30:	ldr	w0, [x0, #32]
  414b34:	cmp	w0, #0x28
  414b38:	b.ne	414b80 <ferror@plt+0x135b0>  // b.any
  414b3c:	ldrb	w0, [sp, #23]
  414b40:	and	x0, x0, #0x10
  414b44:	cmp	x0, #0x0
  414b48:	b.ne	414b68 <ferror@plt+0x13598>  // b.any
  414b4c:	ldr	x0, [sp, #40]
  414b50:	ldr	x0, [x0, #16]
  414b54:	mov	x1, x0
  414b58:	mov	w0, #0x19                  	// #25
  414b5c:	bl	410994 <ferror@plt+0xf3c4>
  414b60:	str	w0, [sp, #60]
  414b64:	b	414d44 <ferror@plt+0x13774>
  414b68:	ldr	x0, [sp, #32]
  414b6c:	mov	w1, #0x31                  	// #49
  414b70:	str	w1, [x0]
  414b74:	ldr	x0, [sp, #24]
  414b78:	strb	wzr, [x0]
  414b7c:	b	414c38 <ferror@plt+0x13668>
  414b80:	ldrb	w0, [sp, #23]
  414b84:	and	w0, w0, #0xfffffffc
  414b88:	strb	w0, [sp, #23]
  414b8c:	ldrb	w0, [sp, #23]
  414b90:	orr	w0, w0, #0x20
  414b94:	strb	w0, [sp, #23]
  414b98:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  414b9c:	add	x0, x0, #0x1c0
  414ba0:	ldrb	w1, [x0]
  414ba4:	ldrb	w2, [x0, #1]
  414ba8:	lsl	x2, x2, #8
  414bac:	orr	x1, x2, x1
  414bb0:	ldrb	w2, [x0, #2]
  414bb4:	lsl	x2, x2, #16
  414bb8:	orr	x1, x2, x1
  414bbc:	ldrb	w2, [x0, #3]
  414bc0:	lsl	x2, x2, #24
  414bc4:	orr	x1, x2, x1
  414bc8:	ldrb	w0, [x0, #4]
  414bcc:	lsl	x0, x0, #32
  414bd0:	orr	x0, x0, x1
  414bd4:	mov	x2, x0
  414bd8:	ldrb	w1, [sp, #23]
  414bdc:	ldr	x0, [sp, #40]
  414be0:	bl	418688 <ferror@plt+0x170b8>
  414be4:	str	w0, [sp, #60]
  414be8:	ldr	w0, [sp, #60]
  414bec:	cmp	w0, #0x0
  414bf0:	b.ne	414d38 <ferror@plt+0x13768>  // b.any
  414bf4:	ldr	x0, [sp, #40]
  414bf8:	ldr	w0, [x0, #32]
  414bfc:	cmp	w0, #0x28
  414c00:	b.eq	414c20 <ferror@plt+0x13650>  // b.none
  414c04:	ldr	x0, [sp, #40]
  414c08:	ldr	x0, [x0, #16]
  414c0c:	mov	x1, x0
  414c10:	mov	w0, #0x18                  	// #24
  414c14:	bl	410994 <ferror@plt+0xf3c4>
  414c18:	str	w0, [sp, #60]
  414c1c:	b	414d44 <ferror@plt+0x13774>
  414c20:	ldr	x0, [sp, #32]
  414c24:	mov	w1, #0x30                  	// #48
  414c28:	str	w1, [x0]
  414c2c:	ldr	x0, [sp, #24]
  414c30:	mov	w1, #0x1                   	// #1
  414c34:	strb	w1, [x0]
  414c38:	ldr	x0, [sp, #40]
  414c3c:	bl	4066bc <ferror@plt+0x50ec>
  414c40:	str	w0, [sp, #60]
  414c44:	ldr	w0, [sp, #60]
  414c48:	cmp	w0, #0x0
  414c4c:	b.ne	414d40 <ferror@plt+0x13770>  // b.any
  414c50:	ldr	x0, [sp, #40]
  414c54:	ldr	x0, [x0, #288]
  414c58:	mov	x2, x0
  414c5c:	ldr	x0, [sp, #32]
  414c60:	ldr	w0, [x0]
  414c64:	and	w0, w0, #0xff
  414c68:	mov	w1, w0
  414c6c:	mov	x0, x2
  414c70:	bl	4101d8 <ferror@plt+0xec08>
  414c74:	mov	w2, #0x0                   	// #0
  414c78:	ldr	x1, [sp, #48]
  414c7c:	ldr	x0, [sp, #40]
  414c80:	bl	40711c <ferror@plt+0x5b4c>
  414c84:	b	414d44 <ferror@plt+0x13774>
  414c88:	ldr	x0, [sp, #40]
  414c8c:	ldr	w0, [x0, #32]
  414c90:	cmp	w0, #0x24
  414c94:	b.ne	414cec <ferror@plt+0x1371c>  // b.any
  414c98:	ldrb	w0, [sp, #23]
  414c9c:	and	x0, x0, #0x4
  414ca0:	cmp	x0, #0x0
  414ca4:	b.eq	414cc4 <ferror@plt+0x136f4>  // b.none
  414ca8:	ldr	x0, [sp, #40]
  414cac:	ldr	x0, [x0, #16]
  414cb0:	mov	x1, x0
  414cb4:	mov	w0, #0x18                  	// #24
  414cb8:	bl	410994 <ferror@plt+0xf3c4>
  414cbc:	str	w0, [sp, #60]
  414cc0:	b	414d44 <ferror@plt+0x13774>
  414cc4:	ldr	x0, [sp, #32]
  414cc8:	mov	w1, #0x45                  	// #69
  414ccc:	str	w1, [x0]
  414cd0:	ldr	x0, [sp, #24]
  414cd4:	strb	wzr, [x0]
  414cd8:	ldrb	w2, [sp, #23]
  414cdc:	ldr	x1, [sp, #48]
  414ce0:	ldr	x0, [sp, #40]
  414ce4:	bl	4149cc <ferror@plt+0x133fc>
  414ce8:	b	414d50 <ferror@plt+0x13780>
  414cec:	ldr	x0, [sp, #32]
  414cf0:	mov	w1, #0x2f                  	// #47
  414cf4:	str	w1, [x0]
  414cf8:	ldr	x0, [sp, #24]
  414cfc:	mov	w1, #0x1                   	// #1
  414d00:	strb	w1, [x0]
  414d04:	ldr	x0, [sp, #40]
  414d08:	ldr	x0, [x0, #288]
  414d0c:	mov	w1, #0x2f                  	// #47
  414d10:	bl	4101d8 <ferror@plt+0xec08>
  414d14:	mov	w2, #0x1                   	// #1
  414d18:	ldr	x1, [sp, #48]
  414d1c:	ldr	x0, [sp, #40]
  414d20:	bl	40711c <ferror@plt+0x5b4c>
  414d24:	b	414d44 <ferror@plt+0x13774>
  414d28:	nop
  414d2c:	b	414d44 <ferror@plt+0x13774>
  414d30:	nop
  414d34:	b	414d44 <ferror@plt+0x13774>
  414d38:	nop
  414d3c:	b	414d44 <ferror@plt+0x13774>
  414d40:	nop
  414d44:	ldr	x0, [sp, #48]
  414d48:	bl	4014b0 <free@plt>
  414d4c:	ldr	w0, [sp, #60]
  414d50:	ldp	x29, x30, [sp], #64
  414d54:	ret
  414d58:	stp	x29, x30, [sp, #-48]!
  414d5c:	mov	x29, sp
  414d60:	str	x0, [sp, #24]
  414d64:	str	w1, [sp, #20]
  414d68:	ldr	x0, [sp, #24]
  414d6c:	bl	4066bc <ferror@plt+0x50ec>
  414d70:	str	w0, [sp, #44]
  414d74:	ldr	w0, [sp, #44]
  414d78:	cmp	w0, #0x0
  414d7c:	b.eq	414d88 <ferror@plt+0x137b8>  // b.none
  414d80:	ldr	w0, [sp, #44]
  414d84:	b	414e20 <ferror@plt+0x13850>
  414d88:	ldr	x0, [sp, #24]
  414d8c:	ldr	w0, [x0, #32]
  414d90:	cmp	w0, #0x24
  414d94:	b.eq	414db0 <ferror@plt+0x137e0>  // b.none
  414d98:	ldr	x0, [sp, #24]
  414d9c:	ldr	x0, [x0, #16]
  414da0:	mov	x1, x0
  414da4:	mov	w0, #0x18                  	// #24
  414da8:	bl	410994 <ferror@plt+0xf3c4>
  414dac:	b	414e20 <ferror@plt+0x13850>
  414db0:	ldr	x0, [sp, #24]
  414db4:	bl	4066bc <ferror@plt+0x50ec>
  414db8:	str	w0, [sp, #44]
  414dbc:	ldr	w0, [sp, #44]
  414dc0:	cmp	w0, #0x0
  414dc4:	b.eq	414dd0 <ferror@plt+0x13800>  // b.none
  414dc8:	ldr	w0, [sp, #44]
  414dcc:	b	414e20 <ferror@plt+0x13850>
  414dd0:	ldr	x0, [sp, #24]
  414dd4:	ldr	w0, [x0, #32]
  414dd8:	cmp	w0, #0x25
  414ddc:	b.eq	414df8 <ferror@plt+0x13828>  // b.none
  414de0:	ldr	x0, [sp, #24]
  414de4:	ldr	x0, [x0, #16]
  414de8:	mov	x1, x0
  414dec:	mov	w0, #0x18                  	// #24
  414df0:	bl	410994 <ferror@plt+0xf3c4>
  414df4:	b	414e20 <ferror@plt+0x13850>
  414df8:	ldr	x0, [sp, #24]
  414dfc:	ldr	x0, [x0, #288]
  414e00:	mov	x2, x0
  414e04:	ldr	w0, [sp, #20]
  414e08:	and	w0, w0, #0xff
  414e0c:	mov	w1, w0
  414e10:	mov	x0, x2
  414e14:	bl	4101d8 <ferror@plt+0xec08>
  414e18:	ldr	x0, [sp, #24]
  414e1c:	bl	4066bc <ferror@plt+0x50ec>
  414e20:	ldp	x29, x30, [sp], #48
  414e24:	ret
  414e28:	stp	x29, x30, [sp, #-64]!
  414e2c:	mov	x29, sp
  414e30:	str	x0, [sp, #40]
  414e34:	str	w1, [sp, #36]
  414e38:	strb	w2, [sp, #35]
  414e3c:	str	x3, [sp, #24]
  414e40:	ldr	x0, [sp, #40]
  414e44:	bl	4066bc <ferror@plt+0x50ec>
  414e48:	str	w0, [sp, #60]
  414e4c:	ldr	w0, [sp, #60]
  414e50:	cmp	w0, #0x0
  414e54:	b.eq	414e60 <ferror@plt+0x13890>  // b.none
  414e58:	ldr	w0, [sp, #60]
  414e5c:	b	414fa0 <ferror@plt+0x139d0>
  414e60:	ldr	x0, [sp, #40]
  414e64:	ldr	w0, [x0, #32]
  414e68:	cmp	w0, #0x24
  414e6c:	b.eq	414e88 <ferror@plt+0x138b8>  // b.none
  414e70:	ldr	x0, [sp, #40]
  414e74:	ldr	x0, [x0, #16]
  414e78:	mov	x1, x0
  414e7c:	mov	w0, #0x18                  	// #24
  414e80:	bl	410994 <ferror@plt+0xf3c4>
  414e84:	b	414fa0 <ferror@plt+0x139d0>
  414e88:	ldr	x0, [sp, #40]
  414e8c:	bl	4066bc <ferror@plt+0x50ec>
  414e90:	str	w0, [sp, #60]
  414e94:	ldr	w0, [sp, #60]
  414e98:	cmp	w0, #0x0
  414e9c:	b.eq	414ea8 <ferror@plt+0x138d8>  // b.none
  414ea0:	ldr	w0, [sp, #60]
  414ea4:	b	414fa0 <ferror@plt+0x139d0>
  414ea8:	ldrb	w0, [sp, #35]
  414eac:	and	w0, w0, #0xfffffffc
  414eb0:	strb	w0, [sp, #35]
  414eb4:	ldrb	w0, [sp, #35]
  414eb8:	orr	w0, w0, #0x20
  414ebc:	strb	w0, [sp, #35]
  414ec0:	ldr	w0, [sp, #36]
  414ec4:	cmp	w0, #0x3d
  414ec8:	b.ne	414ed8 <ferror@plt+0x13908>  // b.any
  414ecc:	ldrb	w0, [sp, #35]
  414ed0:	orr	w0, w0, #0x10
  414ed4:	strb	w0, [sp, #35]
  414ed8:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  414edc:	add	x0, x0, #0x1b8
  414ee0:	ldrb	w1, [x0]
  414ee4:	ldrb	w2, [x0, #1]
  414ee8:	lsl	x2, x2, #8
  414eec:	orr	x1, x2, x1
  414ef0:	ldrb	w2, [x0, #2]
  414ef4:	lsl	x2, x2, #16
  414ef8:	orr	x1, x2, x1
  414efc:	ldrb	w2, [x0, #3]
  414f00:	lsl	x2, x2, #24
  414f04:	orr	x1, x2, x1
  414f08:	ldrb	w0, [x0, #4]
  414f0c:	lsl	x0, x0, #32
  414f10:	orr	x0, x0, x1
  414f14:	mov	x2, x0
  414f18:	ldrb	w1, [sp, #35]
  414f1c:	ldr	x0, [sp, #40]
  414f20:	bl	418688 <ferror@plt+0x170b8>
  414f24:	str	w0, [sp, #60]
  414f28:	ldr	w0, [sp, #60]
  414f2c:	cmp	w0, #0x0
  414f30:	b.eq	414f3c <ferror@plt+0x1396c>  // b.none
  414f34:	ldr	w0, [sp, #60]
  414f38:	b	414fa0 <ferror@plt+0x139d0>
  414f3c:	ldr	x0, [sp, #40]
  414f40:	ldr	w0, [x0, #32]
  414f44:	cmp	w0, #0x25
  414f48:	b.eq	414f64 <ferror@plt+0x13994>  // b.none
  414f4c:	ldr	x0, [sp, #40]
  414f50:	ldr	x0, [x0, #16]
  414f54:	mov	x1, x0
  414f58:	mov	w0, #0x18                  	// #24
  414f5c:	bl	410994 <ferror@plt+0xf3c4>
  414f60:	b	414fa0 <ferror@plt+0x139d0>
  414f64:	ldr	w0, [sp, #36]
  414f68:	sub	w1, w0, #0x6
  414f6c:	ldr	x0, [sp, #24]
  414f70:	str	w1, [x0]
  414f74:	ldr	x0, [sp, #40]
  414f78:	ldr	x0, [x0, #288]
  414f7c:	mov	x2, x0
  414f80:	ldr	x0, [sp, #24]
  414f84:	ldr	w0, [x0]
  414f88:	and	w0, w0, #0xff
  414f8c:	mov	w1, w0
  414f90:	mov	x0, x2
  414f94:	bl	4101d8 <ferror@plt+0xec08>
  414f98:	ldr	x0, [sp, #40]
  414f9c:	bl	4066bc <ferror@plt+0x50ec>
  414fa0:	ldp	x29, x30, [sp], #64
  414fa4:	ret
  414fa8:	stp	x29, x30, [sp, #-64]!
  414fac:	mov	x29, sp
  414fb0:	str	x0, [sp, #40]
  414fb4:	str	x1, [sp, #32]
  414fb8:	str	x2, [sp, #24]
  414fbc:	strb	w3, [sp, #23]
  414fc0:	ldr	x0, [sp, #40]
  414fc4:	bl	4066bc <ferror@plt+0x50ec>
  414fc8:	str	w0, [sp, #60]
  414fcc:	ldr	w0, [sp, #60]
  414fd0:	cmp	w0, #0x0
  414fd4:	b.eq	414fe0 <ferror@plt+0x13a10>  // b.none
  414fd8:	ldr	w0, [sp, #60]
  414fdc:	b	415110 <ferror@plt+0x13b40>
  414fe0:	ldr	x0, [sp, #40]
  414fe4:	ldr	w0, [x0, #32]
  414fe8:	cmp	w0, #0x24
  414fec:	b.eq	415020 <ferror@plt+0x13a50>  // b.none
  414ff0:	ldr	x0, [sp, #32]
  414ff4:	mov	w1, #0x36                  	// #54
  414ff8:	str	w1, [x0]
  414ffc:	ldr	x0, [sp, #24]
  415000:	mov	w1, #0x1                   	// #1
  415004:	strb	w1, [x0]
  415008:	ldr	x0, [sp, #40]
  41500c:	ldr	x0, [x0, #288]
  415010:	mov	w1, #0x36                  	// #54
  415014:	bl	4101d8 <ferror@plt+0xec08>
  415018:	mov	w0, #0x0                   	// #0
  41501c:	b	415110 <ferror@plt+0x13b40>
  415020:	ldr	x0, [sp, #32]
  415024:	mov	w1, #0x38                  	// #56
  415028:	str	w1, [x0]
  41502c:	ldr	x0, [sp, #24]
  415030:	strb	wzr, [x0]
  415034:	ldrb	w0, [sp, #23]
  415038:	and	w0, w0, #0xfffffffc
  41503c:	strb	w0, [sp, #23]
  415040:	ldrb	w0, [sp, #23]
  415044:	orr	w0, w0, #0x20
  415048:	strb	w0, [sp, #23]
  41504c:	ldr	x0, [sp, #40]
  415050:	bl	4066bc <ferror@plt+0x50ec>
  415054:	str	w0, [sp, #60]
  415058:	ldr	w0, [sp, #60]
  41505c:	cmp	w0, #0x0
  415060:	b.eq	41506c <ferror@plt+0x13a9c>  // b.none
  415064:	ldr	w0, [sp, #60]
  415068:	b	415110 <ferror@plt+0x13b40>
  41506c:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  415070:	add	x0, x0, #0x1b8
  415074:	ldrb	w1, [x0]
  415078:	ldrb	w2, [x0, #1]
  41507c:	lsl	x2, x2, #8
  415080:	orr	x1, x2, x1
  415084:	ldrb	w2, [x0, #2]
  415088:	lsl	x2, x2, #16
  41508c:	orr	x1, x2, x1
  415090:	ldrb	w2, [x0, #3]
  415094:	lsl	x2, x2, #24
  415098:	orr	x1, x2, x1
  41509c:	ldrb	w0, [x0, #4]
  4150a0:	lsl	x0, x0, #32
  4150a4:	orr	x0, x0, x1
  4150a8:	mov	x2, x0
  4150ac:	ldrb	w1, [sp, #23]
  4150b0:	ldr	x0, [sp, #40]
  4150b4:	bl	418688 <ferror@plt+0x170b8>
  4150b8:	str	w0, [sp, #60]
  4150bc:	ldr	w0, [sp, #60]
  4150c0:	cmp	w0, #0x0
  4150c4:	b.eq	4150d0 <ferror@plt+0x13b00>  // b.none
  4150c8:	ldr	w0, [sp, #60]
  4150cc:	b	415110 <ferror@plt+0x13b40>
  4150d0:	ldr	x0, [sp, #40]
  4150d4:	ldr	w0, [x0, #32]
  4150d8:	cmp	w0, #0x25
  4150dc:	b.eq	4150f8 <ferror@plt+0x13b28>  // b.none
  4150e0:	ldr	x0, [sp, #40]
  4150e4:	ldr	x0, [x0, #16]
  4150e8:	mov	x1, x0
  4150ec:	mov	w0, #0x18                  	// #24
  4150f0:	bl	410994 <ferror@plt+0xf3c4>
  4150f4:	b	415110 <ferror@plt+0x13b40>
  4150f8:	ldr	x0, [sp, #40]
  4150fc:	ldr	x0, [x0, #288]
  415100:	mov	w1, #0x38                  	// #56
  415104:	bl	4101d8 <ferror@plt+0xec08>
  415108:	ldr	x0, [sp, #40]
  41510c:	bl	4066bc <ferror@plt+0x50ec>
  415110:	ldp	x29, x30, [sp], #64
  415114:	ret
  415118:	stp	x29, x30, [sp, #-96]!
  41511c:	mov	x29, sp
  415120:	str	x0, [sp, #56]
  415124:	str	x1, [sp, #48]
  415128:	str	x2, [sp, #40]
  41512c:	str	x3, [sp, #32]
  415130:	strb	w4, [sp, #31]
  415134:	ldr	x0, [sp, #48]
  415138:	ldr	w0, [x0]
  41513c:	str	w0, [sp, #88]
  415140:	ldr	x0, [sp, #56]
  415144:	ldr	w0, [x0, #36]
  415148:	str	w0, [sp, #84]
  41514c:	ldr	w0, [sp, #84]
  415150:	cmp	w0, #0x2
  415154:	b.eq	415170 <ferror@plt+0x13ba0>  // b.none
  415158:	ldr	w0, [sp, #84]
  41515c:	cmp	w0, #0x3
  415160:	b.eq	415170 <ferror@plt+0x13ba0>  // b.none
  415164:	ldr	w0, [sp, #84]
  415168:	cmp	w0, #0x25
  41516c:	b.ne	415190 <ferror@plt+0x13bc0>  // b.any
  415170:	ldr	x0, [sp, #56]
  415174:	ldr	x0, [x0, #16]
  415178:	mov	x1, x0
  41517c:	mov	w0, #0x1d                  	// #29
  415180:	bl	410994 <ferror@plt+0xf3c4>
  415184:	str	w0, [sp, #92]
  415188:	ldr	w0, [sp, #92]
  41518c:	b	4153d4 <ferror@plt+0x13e04>
  415190:	ldr	w0, [sp, #88]
  415194:	cmp	w0, #0x2e
  415198:	b.ls	415230 <ferror@plt+0x13c60>  // b.plast
  41519c:	ldr	w0, [sp, #88]
  4151a0:	cmp	w0, #0x36
  4151a4:	b.hi	415230 <ferror@plt+0x13c60>  // b.pmore
  4151a8:	ldr	w0, [sp, #88]
  4151ac:	cmp	w0, #0x31
  4151b0:	b.eq	415230 <ferror@plt+0x13c60>  // b.none
  4151b4:	ldr	x0, [sp, #40]
  4151b8:	ldrb	w0, [x0]
  4151bc:	eor	w0, w0, #0x1
  4151c0:	and	w0, w0, #0xff
  4151c4:	cmp	w0, #0x0
  4151c8:	b.eq	4151e4 <ferror@plt+0x13c14>  // b.none
  4151cc:	ldr	x0, [sp, #56]
  4151d0:	ldr	x0, [x0, #16]
  4151d4:	mov	x1, x0
  4151d8:	mov	w0, #0x1d                  	// #29
  4151dc:	bl	410994 <ferror@plt+0xf3c4>
  4151e0:	b	4153d4 <ferror@plt+0x13e04>
  4151e4:	ldr	x0, [sp, #56]
  4151e8:	ldr	w0, [x0, #32]
  4151ec:	cmp	w0, #0x2
  4151f0:	cset	w0, ne  // ne = any
  4151f4:	and	w0, w0, #0xff
  4151f8:	strb	w0, [sp, #83]
  4151fc:	ldrb	w1, [sp, #83]
  415200:	ldr	x0, [sp, #48]
  415204:	str	w1, [x0]
  415208:	ldr	x0, [sp, #56]
  41520c:	ldr	x0, [x0, #288]
  415210:	ldrb	w1, [sp, #83]
  415214:	bl	4101d8 <ferror@plt+0xec08>
  415218:	ldr	x0, [sp, #56]
  41521c:	bl	4066bc <ferror@plt+0x50ec>
  415220:	str	w0, [sp, #92]
  415224:	ldr	x0, [sp, #40]
  415228:	strb	wzr, [x0]
  41522c:	b	4153d0 <ferror@plt+0x13e00>
  415230:	ldr	x0, [sp, #56]
  415234:	ldr	w0, [x0, #32]
  415238:	cmp	w0, #0x2
  41523c:	b.eq	415248 <ferror@plt+0x13c78>  // b.none
  415240:	mov	w0, #0x3                   	// #3
  415244:	b	41524c <ferror@plt+0x13c7c>
  415248:	mov	w0, #0x2                   	// #2
  41524c:	strb	w0, [sp, #83]
  415250:	ldrb	w1, [sp, #83]
  415254:	ldr	x0, [sp, #48]
  415258:	str	w1, [x0]
  41525c:	ldr	x0, [sp, #56]
  415260:	bl	4066bc <ferror@plt+0x50ec>
  415264:	str	w0, [sp, #92]
  415268:	ldr	w0, [sp, #92]
  41526c:	cmp	w0, #0x0
  415270:	b.eq	41527c <ferror@plt+0x13cac>  // b.none
  415274:	ldr	w0, [sp, #92]
  415278:	b	4153d4 <ferror@plt+0x13e04>
  41527c:	ldr	x0, [sp, #56]
  415280:	ldr	w0, [x0, #32]
  415284:	str	w0, [sp, #76]
  415288:	ldr	x0, [sp, #32]
  41528c:	ldr	x0, [x0]
  415290:	add	x1, x0, #0x1
  415294:	ldr	x0, [sp, #32]
  415298:	str	x1, [x0]
  41529c:	ldr	w0, [sp, #76]
  4152a0:	cmp	w0, #0x2d
  4152a4:	b.ne	4152d0 <ferror@plt+0x13d00>  // b.any
  4152a8:	ldrb	w0, [sp, #31]
  4152ac:	orr	w0, w0, #0x4
  4152b0:	and	w0, w0, #0xff
  4152b4:	mov	w3, w0
  4152b8:	ldr	x2, [sp, #40]
  4152bc:	ldr	x1, [sp, #48]
  4152c0:	ldr	x0, [sp, #56]
  4152c4:	bl	414ac4 <ferror@plt+0x134f4>
  4152c8:	str	w0, [sp, #92]
  4152cc:	b	4153b4 <ferror@plt+0x13de4>
  4152d0:	ldr	w0, [sp, #76]
  4152d4:	cmp	w0, #0x38
  4152d8:	b.ls	415328 <ferror@plt+0x13d58>  // b.plast
  4152dc:	ldr	w0, [sp, #76]
  4152e0:	cmp	w0, #0x3b
  4152e4:	b.hi	415328 <ferror@plt+0x13d58>  // b.pmore
  4152e8:	ldr	x0, [sp, #56]
  4152ec:	ldr	x0, [x0, #288]
  4152f0:	mov	x2, x0
  4152f4:	ldr	w0, [sp, #76]
  4152f8:	and	w0, w0, #0xff
  4152fc:	sub	w0, w0, #0x6
  415300:	and	w0, w0, #0xff
  415304:	mov	w1, w0
  415308:	mov	x0, x2
  41530c:	bl	4101d8 <ferror@plt+0xec08>
  415310:	ldr	x0, [sp, #56]
  415314:	bl	4066bc <ferror@plt+0x50ec>
  415318:	str	w0, [sp, #92]
  41531c:	ldr	x0, [sp, #40]
  415320:	strb	wzr, [x0]
  415324:	b	4153b4 <ferror@plt+0x13de4>
  415328:	ldr	w0, [sp, #76]
  41532c:	cmp	w0, #0x3c
  415330:	b.ne	41539c <ferror@plt+0x13dcc>  // b.any
  415334:	ldr	x0, [sp, #56]
  415338:	bl	4066bc <ferror@plt+0x50ec>
  41533c:	str	w0, [sp, #92]
  415340:	ldr	w0, [sp, #92]
  415344:	cmp	w0, #0x0
  415348:	b.eq	415354 <ferror@plt+0x13d84>  // b.none
  41534c:	ldr	w0, [sp, #92]
  415350:	b	4153d4 <ferror@plt+0x13e04>
  415354:	ldr	x0, [sp, #56]
  415358:	ldr	w0, [x0, #32]
  41535c:	cmp	w0, #0x24
  415360:	b.ne	415380 <ferror@plt+0x13db0>  // b.any
  415364:	ldr	x0, [sp, #56]
  415368:	ldr	x0, [x0, #16]
  41536c:	mov	x1, x0
  415370:	mov	w0, #0x18                  	// #24
  415374:	bl	410994 <ferror@plt+0xf3c4>
  415378:	str	w0, [sp, #92]
  41537c:	b	415390 <ferror@plt+0x13dc0>
  415380:	ldr	x0, [sp, #56]
  415384:	ldr	x0, [x0, #288]
  415388:	mov	w1, #0x36                  	// #54
  41538c:	bl	4101d8 <ferror@plt+0xec08>
  415390:	ldr	x0, [sp, #40]
  415394:	strb	wzr, [x0]
  415398:	b	4153b4 <ferror@plt+0x13de4>
  41539c:	ldr	x0, [sp, #56]
  4153a0:	ldr	x0, [x0, #16]
  4153a4:	mov	x1, x0
  4153a8:	mov	w0, #0x18                  	// #24
  4153ac:	bl	410994 <ferror@plt+0xf3c4>
  4153b0:	str	w0, [sp, #92]
  4153b4:	ldr	w0, [sp, #92]
  4153b8:	cmp	w0, #0x0
  4153bc:	b.ne	4153d0 <ferror@plt+0x13e00>  // b.any
  4153c0:	ldr	x0, [sp, #56]
  4153c4:	ldr	x0, [x0, #288]
  4153c8:	ldrb	w1, [sp, #83]
  4153cc:	bl	4101d8 <ferror@plt+0xec08>
  4153d0:	ldr	w0, [sp, #92]
  4153d4:	ldp	x29, x30, [sp], #96
  4153d8:	ret
  4153dc:	stp	x29, x30, [sp, #-80]!
  4153e0:	mov	x29, sp
  4153e4:	str	x0, [sp, #56]
  4153e8:	str	x1, [sp, #48]
  4153ec:	str	x2, [sp, #40]
  4153f0:	strb	w3, [sp, #39]
  4153f4:	strb	w4, [sp, #38]
  4153f8:	str	x5, [sp, #24]
  4153fc:	ldr	x0, [sp, #56]
  415400:	bl	4066bc <ferror@plt+0x50ec>
  415404:	str	w0, [sp, #76]
  415408:	ldr	w0, [sp, #76]
  41540c:	cmp	w0, #0x0
  415410:	b.eq	41541c <ferror@plt+0x13e4c>  // b.none
  415414:	ldr	w0, [sp, #76]
  415418:	b	4154b4 <ferror@plt+0x13ee4>
  41541c:	ldrb	w0, [sp, #38]
  415420:	eor	w0, w0, #0x1
  415424:	and	w0, w0, #0xff
  415428:	cmp	w0, #0x0
  41542c:	b.eq	41545c <ferror@plt+0x13e8c>  // b.none
  415430:	ldrb	w0, [sp, #39]
  415434:	cmp	w0, #0x0
  415438:	b.ne	415454 <ferror@plt+0x13e84>  // b.any
  41543c:	ldr	x0, [sp, #48]
  415440:	ldr	w0, [x0]
  415444:	bl	414318 <ferror@plt+0x12d48>
  415448:	and	w0, w0, #0xff
  41544c:	cmp	w0, #0x0
  415450:	b.eq	41545c <ferror@plt+0x13e8c>  // b.none
  415454:	mov	w0, #0xc                   	// #12
  415458:	b	415460 <ferror@plt+0x13e90>
  41545c:	mov	w0, #0x4                   	// #4
  415460:	str	w0, [sp, #72]
  415464:	ldr	w0, [sp, #72]
  415468:	and	w0, w0, #0xff
  41546c:	mov	w1, w0
  415470:	ldr	x0, [sp, #48]
  415474:	str	w1, [x0]
  415478:	ldr	w0, [sp, #72]
  41547c:	cmp	w0, #0xc
  415480:	b.eq	415498 <ferror@plt+0x13ec8>  // b.none
  415484:	ldr	x0, [sp, #56]
  415488:	add	x0, x0, #0xc8
  41548c:	add	x1, sp, #0x48
  415490:	bl	4101ac <ferror@plt+0xebdc>
  415494:	b	4154b0 <ferror@plt+0x13ee0>
  415498:	ldr	w0, [sp, #72]
  41549c:	ldr	x3, [sp, #24]
  4154a0:	ldr	x2, [sp, #40]
  4154a4:	mov	w1, w0
  4154a8:	ldr	x0, [sp, #56]
  4154ac:	bl	414634 <ferror@plt+0x13064>
  4154b0:	ldr	w0, [sp, #76]
  4154b4:	ldp	x29, x30, [sp], #80
  4154b8:	ret
  4154bc:	stp	x29, x30, [sp, #-32]!
  4154c0:	mov	x29, sp
  4154c4:	str	x0, [sp, #24]
  4154c8:	strb	w1, [sp, #23]
  4154cc:	ldr	x0, [sp, #24]
  4154d0:	ldr	x0, [x0, #40]
  4154d4:	mov	w2, #0x41                  	// #65
  4154d8:	mov	x1, x0
  4154dc:	ldr	x0, [sp, #24]
  4154e0:	bl	407164 <ferror@plt+0x5b94>
  4154e4:	ldr	x0, [sp, #24]
  4154e8:	ldr	x0, [x0, #288]
  4154ec:	ldrb	w1, [sp, #23]
  4154f0:	bl	4101d8 <ferror@plt+0xec08>
  4154f4:	ldr	x0, [sp, #24]
  4154f8:	bl	4066bc <ferror@plt+0x50ec>
  4154fc:	ldp	x29, x30, [sp], #32
  415500:	ret
  415504:	stp	x29, x30, [sp, #-48]!
  415508:	mov	x29, sp
  41550c:	str	x0, [sp, #24]
  415510:	strb	wzr, [sp, #39]
  415514:	ldr	x0, [sp, #24]
  415518:	bl	4066bc <ferror@plt+0x50ec>
  41551c:	str	w0, [sp, #44]
  415520:	ldr	w0, [sp, #44]
  415524:	cmp	w0, #0x0
  415528:	b.eq	415534 <ferror@plt+0x13f64>  // b.none
  41552c:	ldr	w0, [sp, #44]
  415530:	b	4156cc <ferror@plt+0x140fc>
  415534:	ldr	x0, [sp, #24]
  415538:	ldr	w0, [x0, #32]
  41553c:	str	w0, [sp, #40]
  415540:	ldr	x0, [sp, #24]
  415544:	bl	414378 <ferror@plt+0x12da8>
  415548:	and	w0, w0, #0xff
  41554c:	cmp	w0, #0x0
  415550:	b.eq	41556c <ferror@plt+0x13f9c>  // b.none
  415554:	ldr	x0, [sp, #24]
  415558:	ldr	x0, [x0, #16]
  41555c:	mov	x1, x0
  415560:	mov	w0, #0x1b                  	// #27
  415564:	bl	410994 <ferror@plt+0xf3c4>
  415568:	b	4156cc <ferror@plt+0x140fc>
  41556c:	ldr	w0, [sp, #40]
  415570:	cmp	w0, #0x2c
  415574:	b.ne	41558c <ferror@plt+0x13fbc>  // b.any
  415578:	mov	w1, #0x40                  	// #64
  41557c:	ldr	x0, [sp, #24]
  415580:	bl	4154bc <ferror@plt+0x13eec>
  415584:	str	w0, [sp, #44]
  415588:	b	4155f8 <ferror@plt+0x14028>
  41558c:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  415590:	add	x0, x0, #0x1b0
  415594:	ldrb	w1, [x0]
  415598:	ldrb	w2, [x0, #1]
  41559c:	lsl	x2, x2, #8
  4155a0:	orr	x1, x2, x1
  4155a4:	ldrb	w2, [x0, #2]
  4155a8:	lsl	x2, x2, #16
  4155ac:	orr	x1, x2, x1
  4155b0:	ldrb	w2, [x0, #3]
  4155b4:	lsl	x2, x2, #24
  4155b8:	orr	x1, x2, x1
  4155bc:	ldrb	w0, [x0, #4]
  4155c0:	lsl	x0, x0, #32
  4155c4:	orr	x0, x0, x1
  4155c8:	mov	x2, x0
  4155cc:	mov	w1, #0x20                  	// #32
  4155d0:	ldr	x0, [sp, #24]
  4155d4:	bl	418688 <ferror@plt+0x170b8>
  4155d8:	str	w0, [sp, #44]
  4155dc:	ldr	w0, [sp, #44]
  4155e0:	cmp	w0, #0x0
  4155e4:	b.ne	4155f8 <ferror@plt+0x14028>  // b.any
  4155e8:	ldr	x0, [sp, #24]
  4155ec:	ldr	x0, [x0, #288]
  4155f0:	mov	w1, #0x40                  	// #64
  4155f4:	bl	4101d8 <ferror@plt+0xec08>
  4155f8:	ldr	w0, [sp, #44]
  4155fc:	cmp	w0, #0x0
  415600:	b.eq	41560c <ferror@plt+0x1403c>  // b.none
  415604:	ldr	w0, [sp, #44]
  415608:	b	4156cc <ferror@plt+0x140fc>
  41560c:	ldr	x0, [sp, #24]
  415610:	ldr	w0, [x0, #32]
  415614:	cmp	w0, #0x27
  415618:	cset	w0, eq  // eq = none
  41561c:	strb	w0, [sp, #39]
  415620:	ldrb	w0, [sp, #39]
  415624:	cmp	w0, #0x0
  415628:	b.eq	41563c <ferror@plt+0x1406c>  // b.none
  41562c:	ldr	x0, [sp, #24]
  415630:	bl	4066bc <ferror@plt+0x50ec>
  415634:	str	w0, [sp, #44]
  415638:	b	415670 <ferror@plt+0x140a0>
  41563c:	ldr	x0, [sp, #24]
  415640:	bl	414378 <ferror@plt+0x12da8>
  415644:	and	w0, w0, #0xff
  415648:	eor	w0, w0, #0x1
  41564c:	and	w0, w0, #0xff
  415650:	cmp	w0, #0x0
  415654:	b.eq	41568c <ferror@plt+0x140bc>  // b.none
  415658:	ldr	x0, [sp, #24]
  41565c:	ldr	x0, [x0, #16]
  415660:	mov	x1, x0
  415664:	mov	w0, #0x18                  	// #24
  415668:	bl	410994 <ferror@plt+0xf3c4>
  41566c:	b	4156cc <ferror@plt+0x140fc>
  415670:	ldr	x0, [sp, #24]
  415674:	ldr	w0, [x0, #32]
  415678:	str	w0, [sp, #40]
  41567c:	ldr	w0, [sp, #44]
  415680:	cmp	w0, #0x0
  415684:	b.eq	41556c <ferror@plt+0x13f9c>  // b.none
  415688:	b	415690 <ferror@plt+0x140c0>
  41568c:	nop
  415690:	ldr	w0, [sp, #44]
  415694:	cmp	w0, #0x0
  415698:	b.eq	4156a4 <ferror@plt+0x140d4>  // b.none
  41569c:	ldr	w0, [sp, #44]
  4156a0:	b	4156cc <ferror@plt+0x140fc>
  4156a4:	ldrb	w0, [sp, #39]
  4156a8:	cmp	w0, #0x0
  4156ac:	b.eq	4156c8 <ferror@plt+0x140f8>  // b.none
  4156b0:	ldr	x0, [sp, #24]
  4156b4:	ldr	x0, [x0, #16]
  4156b8:	mov	x1, x0
  4156bc:	mov	w0, #0x18                  	// #24
  4156c0:	bl	410994 <ferror@plt+0xf3c4>
  4156c4:	b	4156cc <ferror@plt+0x140fc>
  4156c8:	ldr	w0, [sp, #44]
  4156cc:	ldp	x29, x30, [sp], #48
  4156d0:	ret
  4156d4:	stp	x29, x30, [sp, #-48]!
  4156d8:	mov	x29, sp
  4156dc:	str	x0, [sp, #24]
  4156e0:	mov	w0, #0x47                  	// #71
  4156e4:	strb	w0, [sp, #43]
  4156e8:	ldr	x0, [sp, #24]
  4156ec:	add	x0, x0, #0x50
  4156f0:	mov	x1, #0x0                   	// #0
  4156f4:	bl	4105c4 <ferror@plt+0xeff4>
  4156f8:	ldrh	w0, [x0]
  4156fc:	and	x0, x0, #0xffff
  415700:	and	x0, x0, #0x4
  415704:	cmp	x0, #0x0
  415708:	b.ne	415724 <ferror@plt+0x14154>  // b.any
  41570c:	ldr	x0, [sp, #24]
  415710:	ldr	x0, [x0, #16]
  415714:	mov	x1, x0
  415718:	mov	w0, #0x18                  	// #24
  41571c:	bl	410994 <ferror@plt+0xf3c4>
  415720:	b	4158ec <ferror@plt+0x1431c>
  415724:	ldr	x0, [sp, #24]
  415728:	ldr	x0, [x0, #288]
  41572c:	ldrb	w0, [x0, #216]
  415730:	cmp	w0, #0x0
  415734:	b.eq	415740 <ferror@plt+0x14170>  // b.none
  415738:	mov	w0, #0x48                  	// #72
  41573c:	strb	w0, [sp, #43]
  415740:	ldr	x0, [sp, #24]
  415744:	bl	4066bc <ferror@plt+0x50ec>
  415748:	str	w0, [sp, #44]
  41574c:	ldr	w0, [sp, #44]
  415750:	cmp	w0, #0x0
  415754:	b.eq	415760 <ferror@plt+0x14190>  // b.none
  415758:	ldr	w0, [sp, #44]
  41575c:	b	4158ec <ferror@plt+0x1431c>
  415760:	ldr	x0, [sp, #24]
  415764:	ldr	w0, [x0, #32]
  415768:	str	w0, [sp, #36]
  41576c:	ldr	w0, [sp, #36]
  415770:	cmp	w0, #0x24
  415774:	cset	w0, eq  // eq = none
  415778:	strb	w0, [sp, #35]
  41577c:	ldr	x0, [sp, #24]
  415780:	bl	414378 <ferror@plt+0x12da8>
  415784:	and	w0, w0, #0xff
  415788:	cmp	w0, #0x0
  41578c:	b.eq	4157a4 <ferror@plt+0x141d4>  // b.none
  415790:	ldr	x0, [sp, #24]
  415794:	ldr	x0, [x0, #288]
  415798:	ldrb	w1, [sp, #43]
  41579c:	bl	4101d8 <ferror@plt+0xec08>
  4157a0:	b	4158e8 <ferror@plt+0x14318>
  4157a4:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  4157a8:	add	x0, x0, #0x1a0
  4157ac:	ldrb	w1, [x0]
  4157b0:	ldrb	w2, [x0, #1]
  4157b4:	lsl	x2, x2, #8
  4157b8:	orr	x1, x2, x1
  4157bc:	ldrb	w2, [x0, #2]
  4157c0:	lsl	x2, x2, #16
  4157c4:	orr	x1, x2, x1
  4157c8:	ldrb	w2, [x0, #3]
  4157cc:	lsl	x2, x2, #24
  4157d0:	orr	x1, x2, x1
  4157d4:	ldrb	w0, [x0, #4]
  4157d8:	lsl	x0, x0, #32
  4157dc:	orr	x0, x0, x1
  4157e0:	mov	x2, x0
  4157e4:	mov	w1, #0x20                  	// #32
  4157e8:	ldr	x0, [sp, #24]
  4157ec:	bl	41778c <ferror@plt+0x161bc>
  4157f0:	str	w0, [sp, #44]
  4157f4:	ldr	w0, [sp, #44]
  4157f8:	cmp	w0, #0x0
  4157fc:	b.eq	415814 <ferror@plt+0x14244>  // b.none
  415800:	ldr	w0, [sp, #44]
  415804:	cmp	w0, #0x6
  415808:	b.eq	415814 <ferror@plt+0x14244>  // b.none
  41580c:	ldr	w0, [sp, #44]
  415810:	b	4158ec <ferror@plt+0x1431c>
  415814:	ldr	w0, [sp, #44]
  415818:	cmp	w0, #0x6
  41581c:	b.ne	415850 <ferror@plt+0x14280>  // b.any
  415820:	ldr	x0, [sp, #24]
  415824:	ldr	x0, [x0, #288]
  415828:	ldrb	w1, [sp, #43]
  41582c:	bl	4101d8 <ferror@plt+0xec08>
  415830:	ldr	x0, [sp, #24]
  415834:	bl	4066bc <ferror@plt+0x50ec>
  415838:	str	w0, [sp, #44]
  41583c:	ldr	w0, [sp, #44]
  415840:	cmp	w0, #0x0
  415844:	b.eq	415850 <ferror@plt+0x14280>  // b.none
  415848:	ldr	w0, [sp, #44]
  41584c:	b	4158ec <ferror@plt+0x1431c>
  415850:	ldrb	w0, [sp, #35]
  415854:	eor	w0, w0, #0x1
  415858:	and	w0, w0, #0xff
  41585c:	cmp	w0, #0x0
  415860:	b.ne	415874 <ferror@plt+0x142a4>  // b.any
  415864:	ldr	x0, [sp, #24]
  415868:	ldr	w0, [x0, #36]
  41586c:	cmp	w0, #0x25
  415870:	b.eq	4158a0 <ferror@plt+0x142d0>  // b.none
  415874:	ldr	x0, [sp, #24]
  415878:	ldr	x0, [x0, #16]
  41587c:	mov	x1, x0
  415880:	mov	w0, #0x27                  	// #39
  415884:	bl	410994 <ferror@plt+0xf3c4>
  415888:	str	w0, [sp, #44]
  41588c:	ldr	w0, [sp, #44]
  415890:	cmp	w0, #0x0
  415894:	b.eq	4158d8 <ferror@plt+0x14308>  // b.none
  415898:	ldr	w0, [sp, #44]
  41589c:	b	4158ec <ferror@plt+0x1431c>
  4158a0:	ldr	x0, [sp, #24]
  4158a4:	ldr	x0, [x0, #288]
  4158a8:	ldrb	w0, [x0, #216]
  4158ac:	cmp	w0, #0x0
  4158b0:	b.eq	4158d8 <ferror@plt+0x14308>  // b.none
  4158b4:	ldr	x0, [sp, #24]
  4158b8:	ldr	x1, [x0, #16]
  4158bc:	ldr	x0, [sp, #24]
  4158c0:	ldr	x0, [x0, #288]
  4158c4:	ldr	x0, [x0, #208]
  4158c8:	mov	x2, x0
  4158cc:	mov	w0, #0x21                  	// #33
  4158d0:	bl	410994 <ferror@plt+0xf3c4>
  4158d4:	b	4158ec <ferror@plt+0x1431c>
  4158d8:	ldr	x0, [sp, #24]
  4158dc:	ldr	x0, [x0, #288]
  4158e0:	mov	w1, #0x46                  	// #70
  4158e4:	bl	4101d8 <ferror@plt+0xec08>
  4158e8:	ldr	w0, [sp, #44]
  4158ec:	ldp	x29, x30, [sp], #48
  4158f0:	ret
  4158f4:	stp	x29, x30, [sp, #-80]!
  4158f8:	mov	x29, sp
  4158fc:	str	x0, [sp, #24]
  415900:	strb	w1, [sp, #23]
  415904:	str	wzr, [sp, #76]
  415908:	strb	wzr, [sp, #74]
  41590c:	ldr	x0, [sp, #24]
  415910:	ldr	x0, [x0, #88]
  415914:	cmp	x0, #0x1
  415918:	b.hi	415934 <ferror@plt+0x14364>  // b.pmore
  41591c:	ldr	x0, [sp, #24]
  415920:	ldr	x0, [x0, #16]
  415924:	mov	x1, x0
  415928:	mov	w0, #0x18                  	// #24
  41592c:	bl	410994 <ferror@plt+0xf3c4>
  415930:	b	415e9c <ferror@plt+0x148cc>
  415934:	ldrb	w0, [sp, #23]
  415938:	cmp	w0, #0x0
  41593c:	b.eq	415994 <ferror@plt+0x143c4>  // b.none
  415940:	ldr	x0, [sp, #24]
  415944:	bl	4066bc <ferror@plt+0x50ec>
  415948:	str	w0, [sp, #76]
  41594c:	ldr	w0, [sp, #76]
  415950:	cmp	w0, #0x0
  415954:	b.eq	415960 <ferror@plt+0x14390>  // b.none
  415958:	ldr	w0, [sp, #76]
  41595c:	b	415e9c <ferror@plt+0x148cc>
  415960:	ldr	x0, [sp, #24]
  415964:	bl	414378 <ferror@plt+0x12da8>
  415968:	and	w0, w0, #0xff
  41596c:	eor	w0, w0, #0x1
  415970:	and	w0, w0, #0xff
  415974:	cmp	w0, #0x0
  415978:	b.eq	415994 <ferror@plt+0x143c4>  // b.none
  41597c:	ldr	x0, [sp, #24]
  415980:	ldr	x0, [x0, #16]
  415984:	mov	x1, x0
  415988:	mov	w0, #0x18                  	// #24
  41598c:	bl	410994 <ferror@plt+0xf3c4>
  415990:	b	415e9c <ferror@plt+0x148cc>
  415994:	ldr	x0, [sp, #24]
  415998:	add	x0, x0, #0x50
  41599c:	mov	x1, #0x0                   	// #0
  4159a0:	bl	4105c4 <ferror@plt+0xeff4>
  4159a4:	ldrh	w0, [x0]
  4159a8:	and	x0, x0, #0xffff
  4159ac:	and	x0, x0, #0x1
  4159b0:	cmp	x0, #0x0
  4159b4:	cset	w0, ne  // ne = any
  4159b8:	strb	w0, [sp, #75]
  4159bc:	ldr	x0, [sp, #24]
  4159c0:	ldr	x0, [x0, #88]
  4159c4:	str	x0, [sp, #64]
  4159c8:	ldrb	w0, [sp, #75]
  4159cc:	cmp	w0, #0x0
  4159d0:	b.eq	415a00 <ferror@plt+0x14430>  // b.none
  4159d4:	ldrb	w0, [sp, #23]
  4159d8:	eor	w0, w0, #0x1
  4159dc:	and	w0, w0, #0xff
  4159e0:	cmp	w0, #0x0
  4159e4:	b.eq	415a00 <ferror@plt+0x14430>  // b.none
  4159e8:	ldr	x0, [sp, #24]
  4159ec:	ldr	x0, [x0, #16]
  4159f0:	mov	x1, x0
  4159f4:	mov	w0, #0x18                  	// #24
  4159f8:	bl	410994 <ferror@plt+0xf3c4>
  4159fc:	b	415e9c <ferror@plt+0x148cc>
  415a00:	ldr	x0, [sp, #24]
  415a04:	add	x0, x0, #0x50
  415a08:	mov	x1, #0x0                   	// #0
  415a0c:	bl	4105c4 <ferror@plt+0xeff4>
  415a10:	ldrh	w0, [x0]
  415a14:	and	x0, x0, #0xffff
  415a18:	and	x0, x0, #0x20
  415a1c:	cmp	x0, #0x0
  415a20:	cset	w0, ne  // ne = any
  415a24:	strb	w0, [sp, #63]
  415a28:	ldrb	w0, [sp, #63]
  415a2c:	cmp	w0, #0x0
  415a30:	b.ne	415a58 <ferror@plt+0x14488>  // b.any
  415a34:	ldr	x0, [sp, #24]
  415a38:	add	x0, x0, #0x50
  415a3c:	mov	x1, #0x0                   	// #0
  415a40:	bl	4105c4 <ferror@plt+0xeff4>
  415a44:	ldrh	w0, [x0]
  415a48:	and	x0, x0, #0xffff
  415a4c:	and	x0, x0, #0x80
  415a50:	cmp	x0, #0x0
  415a54:	b.eq	415ad4 <ferror@plt+0x14504>  // b.none
  415a58:	ldrb	w0, [sp, #63]
  415a5c:	cmp	w0, #0x0
  415a60:	b.eq	415ab8 <ferror@plt+0x144e8>  // b.none
  415a64:	ldr	x0, [sp, #24]
  415a68:	add	x0, x0, #0xa0
  415a6c:	mov	x1, #0x0                   	// #0
  415a70:	bl	4105c4 <ferror@plt+0xeff4>
  415a74:	str	x0, [sp, #48]
  415a78:	ldr	x0, [sp, #24]
  415a7c:	ldr	x0, [x0, #288]
  415a80:	mov	w1, #0x43                  	// #67
  415a84:	bl	4101d8 <ferror@plt+0xec08>
  415a88:	ldr	x0, [sp, #24]
  415a8c:	ldr	x0, [x0, #288]
  415a90:	mov	x2, x0
  415a94:	ldr	x0, [sp, #48]
  415a98:	ldr	x0, [x0]
  415a9c:	mov	x1, x0
  415aa0:	mov	x0, x2
  415aa4:	bl	410204 <ferror@plt+0xec34>
  415aa8:	ldr	x0, [sp, #24]
  415aac:	add	x0, x0, #0xa0
  415ab0:	mov	x1, #0x1                   	// #1
  415ab4:	bl	410054 <ferror@plt+0xea84>
  415ab8:	ldr	x0, [sp, #24]
  415abc:	bl	4144f8 <ferror@plt+0x12f28>
  415ac0:	ldr	x0, [sp, #24]
  415ac4:	add	x0, x0, #0x50
  415ac8:	mov	x1, #0x1                   	// #1
  415acc:	bl	410054 <ferror@plt+0xea84>
  415ad0:	b	415bb4 <ferror@plt+0x145e4>
  415ad4:	ldr	x0, [sp, #24]
  415ad8:	add	x0, x0, #0x50
  415adc:	mov	x1, #0x0                   	// #0
  415ae0:	bl	4105c4 <ferror@plt+0xeff4>
  415ae4:	ldrh	w0, [x0]
  415ae8:	and	x0, x0, #0xffff
  415aec:	and	x0, x0, #0x2
  415af0:	cmp	x0, #0x0
  415af4:	b.eq	415b5c <ferror@plt+0x1458c>  // b.none
  415af8:	ldr	x0, [sp, #24]
  415afc:	ldr	x0, [x0, #288]
  415b00:	ldrb	w0, [x0, #216]
  415b04:	cmp	w0, #0x0
  415b08:	b.eq	415b14 <ferror@plt+0x14544>  // b.none
  415b0c:	mov	w0, #0x48                  	// #72
  415b10:	b	415b18 <ferror@plt+0x14548>
  415b14:	mov	w0, #0x47                  	// #71
  415b18:	str	w0, [sp, #56]
  415b1c:	ldr	x0, [sp, #24]
  415b20:	ldr	x0, [x0, #288]
  415b24:	mov	x2, x0
  415b28:	ldr	w0, [sp, #56]
  415b2c:	and	w0, w0, #0xff
  415b30:	mov	w1, w0
  415b34:	mov	x0, x2
  415b38:	bl	4101d8 <ferror@plt+0xec08>
  415b3c:	mov	x1, #0x0                   	// #0
  415b40:	ldr	x0, [sp, #24]
  415b44:	bl	4070d4 <ferror@plt+0x5b04>
  415b48:	ldr	x0, [sp, #24]
  415b4c:	add	x0, x0, #0x50
  415b50:	mov	x1, #0x1                   	// #1
  415b54:	bl	410054 <ferror@plt+0xea84>
  415b58:	b	415bb4 <ferror@plt+0x145e4>
  415b5c:	ldr	x0, [sp, #24]
  415b60:	add	x0, x0, #0x50
  415b64:	mov	x1, #0x0                   	// #0
  415b68:	bl	4105c4 <ferror@plt+0xeff4>
  415b6c:	ldrh	w0, [x0]
  415b70:	and	x0, x0, #0xffff
  415b74:	and	x0, x0, #0x1
  415b78:	cmp	x0, #0x0
  415b7c:	b.eq	415bb4 <ferror@plt+0x145e4>  // b.none
  415b80:	ldr	x0, [sp, #24]
  415b84:	add	x0, x0, #0x50
  415b88:	mov	x1, #0x0                   	// #0
  415b8c:	bl	4105c4 <ferror@plt+0xeff4>
  415b90:	ldrh	w0, [x0]
  415b94:	and	x0, x0, #0xffff
  415b98:	and	x0, x0, #0x40
  415b9c:	cmp	x0, #0x0
  415ba0:	b.ne	415bb4 <ferror@plt+0x145e4>  // b.any
  415ba4:	ldr	x0, [sp, #24]
  415ba8:	add	x0, x0, #0x50
  415bac:	mov	x1, #0x1                   	// #1
  415bb0:	bl	410054 <ferror@plt+0xea84>
  415bb4:	ldr	x0, [sp, #24]
  415bb8:	add	x0, x0, #0x50
  415bbc:	mov	x1, #0x0                   	// #0
  415bc0:	bl	4105c4 <ferror@plt+0xeff4>
  415bc4:	ldrh	w0, [x0]
  415bc8:	and	x0, x0, #0xffff
  415bcc:	and	x0, x0, #0x40
  415bd0:	cmp	x0, #0x0
  415bd4:	b.eq	415d1c <ferror@plt+0x1474c>  // b.none
  415bd8:	ldr	x0, [sp, #24]
  415bdc:	ldr	x0, [x0, #88]
  415be0:	ldr	x1, [sp, #64]
  415be4:	cmp	x1, x0
  415be8:	b.eq	415c34 <ferror@plt+0x14664>  // b.none
  415bec:	ldr	x0, [sp, #24]
  415bf0:	add	x0, x0, #0x50
  415bf4:	mov	x1, #0x0                   	// #0
  415bf8:	bl	4105c4 <ferror@plt+0xeff4>
  415bfc:	ldrh	w0, [x0]
  415c00:	and	x0, x0, #0xffff
  415c04:	and	x0, x0, #0x1
  415c08:	cmp	x0, #0x0
  415c0c:	b.ne	415d1c <ferror@plt+0x1474c>  // b.any
  415c10:	b	415c34 <ferror@plt+0x14664>
  415c14:	ldr	x0, [sp, #24]
  415c18:	bl	4066bc <ferror@plt+0x50ec>
  415c1c:	str	w0, [sp, #76]
  415c20:	ldr	w0, [sp, #76]
  415c24:	cmp	w0, #0x0
  415c28:	b.eq	415c34 <ferror@plt+0x14664>  // b.none
  415c2c:	ldr	w0, [sp, #76]
  415c30:	b	415e9c <ferror@plt+0x148cc>
  415c34:	ldr	x0, [sp, #24]
  415c38:	ldr	w0, [x0, #32]
  415c3c:	cmp	w0, #0x22
  415c40:	b.eq	415c14 <ferror@plt+0x14644>  // b.none
  415c44:	ldr	x0, [sp, #24]
  415c48:	add	x0, x0, #0x50
  415c4c:	mov	x1, #0x1                   	// #1
  415c50:	bl	410054 <ferror@plt+0xea84>
  415c54:	adrp	x0, 435000 <ferror@plt+0x33a30>
  415c58:	add	x0, x0, #0x250
  415c5c:	ldr	x0, [x0]
  415c60:	ldrh	w0, [x0, #1138]
  415c64:	and	x0, x0, #0xffff
  415c68:	and	x0, x0, #0x4
  415c6c:	cmp	x0, #0x0
  415c70:	b.ne	415d14 <ferror@plt+0x14744>  // b.any
  415c74:	ldr	x0, [sp, #24]
  415c78:	add	x0, x0, #0x50
  415c7c:	mov	x1, #0x0                   	// #0
  415c80:	bl	4105c4 <ferror@plt+0xeff4>
  415c84:	ldrh	w1, [x0]
  415c88:	orr	w1, w1, #0x100
  415c8c:	and	w1, w1, #0xffff
  415c90:	strh	w1, [x0]
  415c94:	ldr	x0, [sp, #24]
  415c98:	ldr	w0, [x0, #32]
  415c9c:	cmp	w0, #0x46
  415ca0:	cset	w0, eq  // eq = none
  415ca4:	strb	w0, [sp, #74]
  415ca8:	ldrb	w0, [sp, #74]
  415cac:	cmp	w0, #0x0
  415cb0:	b.eq	415cc4 <ferror@plt+0x146f4>  // b.none
  415cb4:	ldr	x0, [sp, #24]
  415cb8:	bl	4160e0 <ferror@plt+0x14b10>
  415cbc:	str	w0, [sp, #76]
  415cc0:	b	415d1c <ferror@plt+0x1474c>
  415cc4:	ldrb	w0, [sp, #75]
  415cc8:	eor	w0, w0, #0x1
  415ccc:	and	w0, w0, #0xff
  415cd0:	cmp	w0, #0x0
  415cd4:	b.eq	415d1c <ferror@plt+0x1474c>  // b.none
  415cd8:	ldr	x0, [sp, #24]
  415cdc:	add	x0, x0, #0x50
  415ce0:	mov	x1, #0x0                   	// #0
  415ce4:	bl	4105c4 <ferror@plt+0xeff4>
  415ce8:	ldrh	w0, [x0]
  415cec:	and	x0, x0, #0xffff
  415cf0:	and	x0, x0, #0x100
  415cf4:	cmp	x0, #0x0
  415cf8:	b.eq	415d08 <ferror@plt+0x14738>  // b.none
  415cfc:	ldrb	w0, [sp, #23]
  415d00:	cmp	w0, #0x0
  415d04:	b.eq	415d1c <ferror@plt+0x1474c>  // b.none
  415d08:	ldr	x0, [sp, #24]
  415d0c:	bl	415f14 <ferror@plt+0x14944>
  415d10:	b	415d1c <ferror@plt+0x1474c>
  415d14:	ldr	x0, [sp, #24]
  415d18:	bl	415f14 <ferror@plt+0x14944>
  415d1c:	ldrb	w0, [sp, #23]
  415d20:	cmp	w0, #0x0
  415d24:	b.eq	415d38 <ferror@plt+0x14768>  // b.none
  415d28:	ldrb	w0, [sp, #75]
  415d2c:	cmp	w0, #0x0
  415d30:	b.eq	415d38 <ferror@plt+0x14768>  // b.none
  415d34:	strb	wzr, [sp, #23]
  415d38:	ldr	x0, [sp, #24]
  415d3c:	ldr	x0, [x0, #88]
  415d40:	cmp	x0, #0x1
  415d44:	b.ls	415dc8 <ferror@plt+0x147f8>  // b.plast
  415d48:	ldrb	w0, [sp, #74]
  415d4c:	eor	w0, w0, #0x1
  415d50:	and	w0, w0, #0xff
  415d54:	cmp	w0, #0x0
  415d58:	b.eq	415dc8 <ferror@plt+0x147f8>  // b.none
  415d5c:	ldr	x0, [sp, #24]
  415d60:	add	x0, x0, #0x50
  415d64:	mov	x1, #0x0                   	// #0
  415d68:	bl	4105c4 <ferror@plt+0xeff4>
  415d6c:	ldrh	w0, [x0]
  415d70:	and	x0, x0, #0xffff
  415d74:	and	x0, x0, #0x100
  415d78:	cmp	x0, #0x0
  415d7c:	b.eq	415d8c <ferror@plt+0x147bc>  // b.none
  415d80:	ldrb	w0, [sp, #23]
  415d84:	cmp	w0, #0x0
  415d88:	b.eq	415dc8 <ferror@plt+0x147f8>  // b.none
  415d8c:	ldr	x0, [sp, #24]
  415d90:	add	x0, x0, #0x50
  415d94:	mov	x1, #0x0                   	// #0
  415d98:	bl	4105c4 <ferror@plt+0xeff4>
  415d9c:	ldrh	w0, [x0]
  415da0:	and	x0, x0, #0xffff
  415da4:	and	x0, x0, #0x1
  415da8:	cmp	x0, #0x0
  415dac:	cset	w0, ne  // ne = any
  415db0:	strb	w0, [sp, #75]
  415db4:	ldrb	w0, [sp, #75]
  415db8:	eor	w0, w0, #0x1
  415dbc:	and	w0, w0, #0xff
  415dc0:	cmp	w0, #0x0
  415dc4:	b.ne	4159bc <ferror@plt+0x143ec>  // b.any
  415dc8:	ldr	w0, [sp, #76]
  415dcc:	cmp	w0, #0x0
  415dd0:	b.ne	415e0c <ferror@plt+0x1483c>  // b.any
  415dd4:	ldr	x0, [sp, #24]
  415dd8:	ldr	x0, [x0, #88]
  415ddc:	cmp	x0, #0x1
  415de0:	b.ne	415e0c <ferror@plt+0x1483c>  // b.any
  415de4:	ldrb	w0, [sp, #23]
  415de8:	cmp	w0, #0x0
  415dec:	b.eq	415e0c <ferror@plt+0x1483c>  // b.none
  415df0:	ldr	x0, [sp, #24]
  415df4:	ldr	x0, [x0, #16]
  415df8:	mov	x1, x0
  415dfc:	mov	w0, #0x18                  	// #24
  415e00:	bl	410994 <ferror@plt+0xf3c4>
  415e04:	str	w0, [sp, #76]
  415e08:	b	415e98 <ferror@plt+0x148c8>
  415e0c:	ldrb	w0, [sp, #23]
  415e10:	cmp	w0, #0x0
  415e14:	b.eq	415e98 <ferror@plt+0x148c8>  // b.none
  415e18:	ldr	x0, [sp, #24]
  415e1c:	add	x0, x0, #0x50
  415e20:	mov	x1, #0x0                   	// #0
  415e24:	bl	4105c4 <ferror@plt+0xeff4>
  415e28:	ldrh	w0, [x0]
  415e2c:	and	x0, x0, #0xffff
  415e30:	and	x0, x0, #0x1
  415e34:	cmp	x0, #0x0
  415e38:	b.eq	415e98 <ferror@plt+0x148c8>  // b.none
  415e3c:	ldr	x0, [sp, #24]
  415e40:	add	x0, x0, #0x50
  415e44:	mov	x1, #0x0                   	// #0
  415e48:	bl	4105c4 <ferror@plt+0xeff4>
  415e4c:	ldrh	w0, [x0]
  415e50:	strh	w0, [sp, #46]
  415e54:	ldrh	w1, [sp, #46]
  415e58:	mov	x0, #0x22                  	// #34
  415e5c:	and	x0, x1, x0
  415e60:	cmp	x0, #0x0
  415e64:	b.ne	415e98 <ferror@plt+0x148c8>  // b.any
  415e68:	ldrh	w0, [sp, #46]
  415e6c:	and	x0, x0, #0xc0
  415e70:	cmp	x0, #0x0
  415e74:	b.ne	415e98 <ferror@plt+0x148c8>  // b.any
  415e78:	ldrh	w0, [sp, #46]
  415e7c:	and	x0, x0, #0x100
  415e80:	cmp	x0, #0x0
  415e84:	b.ne	415e98 <ferror@plt+0x148c8>  // b.any
  415e88:	ldr	x0, [sp, #24]
  415e8c:	add	x0, x0, #0x50
  415e90:	mov	x1, #0x1                   	// #1
  415e94:	bl	410054 <ferror@plt+0xea84>
  415e98:	ldr	w0, [sp, #76]
  415e9c:	ldp	x29, x30, [sp], #80
  415ea0:	ret
  415ea4:	stp	x29, x30, [sp, #-32]!
  415ea8:	mov	x29, sp
  415eac:	str	x0, [sp, #24]
  415eb0:	strh	w1, [sp, #22]
  415eb4:	ldr	x0, [sp, #24]
  415eb8:	add	x0, x0, #0x50
  415ebc:	mov	x1, #0x0                   	// #0
  415ec0:	bl	4105c4 <ferror@plt+0xeff4>
  415ec4:	ldrh	w0, [x0]
  415ec8:	and	x1, x0, #0xffff
  415ecc:	mov	x0, #0x14                  	// #20
  415ed0:	and	x0, x1, x0
  415ed4:	and	w1, w0, #0xffff
  415ed8:	ldrh	w0, [sp, #22]
  415edc:	orr	w0, w1, w0
  415ee0:	and	w0, w0, #0xffff
  415ee4:	strh	w0, [sp, #22]
  415ee8:	ldrh	w0, [sp, #22]
  415eec:	orr	w0, w0, #0x8
  415ef0:	and	w0, w0, #0xffff
  415ef4:	strh	w0, [sp, #22]
  415ef8:	ldr	x0, [sp, #24]
  415efc:	add	x0, x0, #0x50
  415f00:	add	x1, sp, #0x16
  415f04:	bl	4101ac <ferror@plt+0xebdc>
  415f08:	nop
  415f0c:	ldp	x29, x30, [sp], #32
  415f10:	ret
  415f14:	stp	x29, x30, [sp, #-48]!
  415f18:	mov	x29, sp
  415f1c:	str	x0, [sp, #24]
  415f20:	ldr	x0, [sp, #24]
  415f24:	add	x0, x0, #0x50
  415f28:	mov	x1, #0x0                   	// #0
  415f2c:	bl	4105c4 <ferror@plt+0xeff4>
  415f30:	str	x0, [sp, #40]
  415f34:	ldr	x0, [sp, #40]
  415f38:	ldrh	w0, [x0]
  415f3c:	and	w0, w0, #0xfffffeff
  415f40:	and	w1, w0, #0xffff
  415f44:	ldr	x0, [sp, #40]
  415f48:	strh	w1, [x0]
  415f4c:	ldr	x0, [sp, #24]
  415f50:	bl	4144f8 <ferror@plt+0x12f28>
  415f54:	nop
  415f58:	ldp	x29, x30, [sp], #48
  415f5c:	ret
  415f60:	stp	x29, x30, [sp, #-48]!
  415f64:	mov	x29, sp
  415f68:	str	x0, [sp, #24]
  415f6c:	mov	w0, #0x21                  	// #33
  415f70:	strb	w0, [sp, #47]
  415f74:	ldr	x0, [sp, #24]
  415f78:	bl	4066bc <ferror@plt+0x50ec>
  415f7c:	str	w0, [sp, #40]
  415f80:	ldr	w0, [sp, #40]
  415f84:	cmp	w0, #0x0
  415f88:	b.eq	415f94 <ferror@plt+0x149c4>  // b.none
  415f8c:	ldr	w0, [sp, #40]
  415f90:	b	4160d8 <ferror@plt+0x14b08>
  415f94:	ldr	x0, [sp, #24]
  415f98:	ldr	w0, [x0, #32]
  415f9c:	cmp	w0, #0x24
  415fa0:	b.eq	415fbc <ferror@plt+0x149ec>  // b.none
  415fa4:	ldr	x0, [sp, #24]
  415fa8:	ldr	x0, [x0, #16]
  415fac:	mov	x1, x0
  415fb0:	mov	w0, #0x18                  	// #24
  415fb4:	bl	410994 <ferror@plt+0xf3c4>
  415fb8:	b	4160d8 <ferror@plt+0x14b08>
  415fbc:	ldr	x0, [sp, #24]
  415fc0:	bl	4066bc <ferror@plt+0x50ec>
  415fc4:	str	w0, [sp, #40]
  415fc8:	ldr	w0, [sp, #40]
  415fcc:	cmp	w0, #0x0
  415fd0:	b.eq	415fdc <ferror@plt+0x14a0c>  // b.none
  415fd4:	ldr	w0, [sp, #40]
  415fd8:	b	4160d8 <ferror@plt+0x14b08>
  415fdc:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  415fe0:	add	x0, x0, #0x1b8
  415fe4:	ldrb	w1, [x0]
  415fe8:	ldrb	w2, [x0, #1]
  415fec:	lsl	x2, x2, #8
  415ff0:	orr	x1, x2, x1
  415ff4:	ldrb	w2, [x0, #2]
  415ff8:	lsl	x2, x2, #16
  415ffc:	orr	x1, x2, x1
  416000:	ldrb	w2, [x0, #3]
  416004:	lsl	x2, x2, #24
  416008:	orr	x1, x2, x1
  41600c:	ldrb	w0, [x0, #4]
  416010:	lsl	x0, x0, #32
  416014:	orr	x0, x0, x1
  416018:	mov	x2, x0
  41601c:	ldrb	w1, [sp, #47]
  416020:	ldr	x0, [sp, #24]
  416024:	bl	418688 <ferror@plt+0x170b8>
  416028:	str	w0, [sp, #40]
  41602c:	ldr	w0, [sp, #40]
  416030:	cmp	w0, #0x0
  416034:	b.eq	416040 <ferror@plt+0x14a70>  // b.none
  416038:	ldr	w0, [sp, #40]
  41603c:	b	4160d8 <ferror@plt+0x14b08>
  416040:	ldr	x0, [sp, #24]
  416044:	ldr	w0, [x0, #32]
  416048:	cmp	w0, #0x25
  41604c:	b.eq	416068 <ferror@plt+0x14a98>  // b.none
  416050:	ldr	x0, [sp, #24]
  416054:	ldr	x0, [x0, #16]
  416058:	mov	x1, x0
  41605c:	mov	w0, #0x18                  	// #24
  416060:	bl	410994 <ferror@plt+0xf3c4>
  416064:	b	4160d8 <ferror@plt+0x14b08>
  416068:	ldr	x0, [sp, #24]
  41606c:	bl	4066bc <ferror@plt+0x50ec>
  416070:	str	w0, [sp, #40]
  416074:	ldr	w0, [sp, #40]
  416078:	cmp	w0, #0x0
  41607c:	b.eq	416088 <ferror@plt+0x14ab8>  // b.none
  416080:	ldr	w0, [sp, #40]
  416084:	b	4160d8 <ferror@plt+0x14b08>
  416088:	ldr	x0, [sp, #24]
  41608c:	ldr	x0, [x0, #288]
  416090:	mov	w1, #0x44                  	// #68
  416094:	bl	4101d8 <ferror@plt+0xec08>
  416098:	ldr	x0, [sp, #24]
  41609c:	ldr	x0, [x0, #288]
  4160a0:	ldr	x0, [x0, #48]
  4160a4:	str	x0, [sp, #32]
  4160a8:	ldr	x0, [sp, #24]
  4160ac:	ldr	x0, [x0, #288]
  4160b0:	ldr	x1, [sp, #32]
  4160b4:	bl	410204 <ferror@plt+0xec34>
  4160b8:	mov	w2, #0x0                   	// #0
  4160bc:	ldr	x1, [sp, #32]
  4160c0:	ldr	x0, [sp, #24]
  4160c4:	bl	4145e4 <ferror@plt+0x13014>
  4160c8:	mov	w1, #0x40                  	// #64
  4160cc:	ldr	x0, [sp, #24]
  4160d0:	bl	415ea4 <ferror@plt+0x148d4>
  4160d4:	mov	w0, #0x0                   	// #0
  4160d8:	ldp	x29, x30, [sp], #48
  4160dc:	ret
  4160e0:	stp	x29, x30, [sp, #-48]!
  4160e4:	mov	x29, sp
  4160e8:	str	x0, [sp, #24]
  4160ec:	ldr	x0, [sp, #24]
  4160f0:	ldr	x0, [x0, #288]
  4160f4:	ldr	x0, [x0, #48]
  4160f8:	str	x0, [sp, #40]
  4160fc:	ldr	x0, [sp, #24]
  416100:	add	x0, x0, #0x50
  416104:	mov	x1, #0x0                   	// #0
  416108:	bl	4105c4 <ferror@plt+0xeff4>
  41610c:	ldrh	w0, [x0]
  416110:	and	x0, x0, #0xffff
  416114:	and	x0, x0, #0x100
  416118:	cmp	x0, #0x0
  41611c:	b.ne	416138 <ferror@plt+0x14b68>  // b.any
  416120:	ldr	x0, [sp, #24]
  416124:	ldr	x0, [x0, #16]
  416128:	mov	x1, x0
  41612c:	mov	w0, #0x18                  	// #24
  416130:	bl	410994 <ferror@plt+0xf3c4>
  416134:	b	416184 <ferror@plt+0x14bb4>
  416138:	ldr	x0, [sp, #24]
  41613c:	ldr	x0, [x0, #288]
  416140:	mov	w1, #0x43                  	// #67
  416144:	bl	4101d8 <ferror@plt+0xec08>
  416148:	ldr	x0, [sp, #24]
  41614c:	ldr	x0, [x0, #288]
  416150:	ldr	x1, [sp, #40]
  416154:	bl	410204 <ferror@plt+0xec34>
  416158:	ldr	x0, [sp, #24]
  41615c:	bl	415f14 <ferror@plt+0x14944>
  416160:	mov	w2, #0x0                   	// #0
  416164:	ldr	x1, [sp, #40]
  416168:	ldr	x0, [sp, #24]
  41616c:	bl	4145e4 <ferror@plt+0x13014>
  416170:	mov	w1, #0x80                  	// #128
  416174:	ldr	x0, [sp, #24]
  416178:	bl	415ea4 <ferror@plt+0x148d4>
  41617c:	ldr	x0, [sp, #24]
  416180:	bl	4066bc <ferror@plt+0x50ec>
  416184:	ldp	x29, x30, [sp], #48
  416188:	ret
  41618c:	stp	x29, x30, [sp, #-48]!
  416190:	mov	x29, sp
  416194:	str	x0, [sp, #24]
  416198:	mov	w0, #0x21                  	// #33
  41619c:	strb	w0, [sp, #47]
  4161a0:	ldr	x0, [sp, #24]
  4161a4:	bl	4066bc <ferror@plt+0x50ec>
  4161a8:	str	w0, [sp, #40]
  4161ac:	ldr	w0, [sp, #40]
  4161b0:	cmp	w0, #0x0
  4161b4:	b.eq	4161c0 <ferror@plt+0x14bf0>  // b.none
  4161b8:	ldr	w0, [sp, #40]
  4161bc:	b	41631c <ferror@plt+0x14d4c>
  4161c0:	ldr	x0, [sp, #24]
  4161c4:	ldr	w0, [x0, #32]
  4161c8:	cmp	w0, #0x24
  4161cc:	b.eq	4161e8 <ferror@plt+0x14c18>  // b.none
  4161d0:	ldr	x0, [sp, #24]
  4161d4:	ldr	x0, [x0, #16]
  4161d8:	mov	x1, x0
  4161dc:	mov	w0, #0x18                  	// #24
  4161e0:	bl	410994 <ferror@plt+0xf3c4>
  4161e4:	b	41631c <ferror@plt+0x14d4c>
  4161e8:	ldr	x0, [sp, #24]
  4161ec:	bl	4066bc <ferror@plt+0x50ec>
  4161f0:	str	w0, [sp, #40]
  4161f4:	ldr	w0, [sp, #40]
  4161f8:	cmp	w0, #0x0
  4161fc:	b.eq	416208 <ferror@plt+0x14c38>  // b.none
  416200:	ldr	w0, [sp, #40]
  416204:	b	41631c <ferror@plt+0x14d4c>
  416208:	ldr	x0, [sp, #24]
  41620c:	ldr	x0, [x0, #288]
  416210:	ldr	x0, [x0, #48]
  416214:	mov	x1, x0
  416218:	ldr	x0, [sp, #24]
  41621c:	bl	4145a0 <ferror@plt+0x12fd0>
  416220:	ldr	x0, [sp, #24]
  416224:	ldr	x0, [x0, #288]
  416228:	ldr	x0, [x0, #48]
  41622c:	str	x0, [sp, #32]
  416230:	mov	w2, #0x1                   	// #1
  416234:	ldr	x1, [sp, #32]
  416238:	ldr	x0, [sp, #24]
  41623c:	bl	4145e4 <ferror@plt+0x13014>
  416240:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  416244:	add	x0, x0, #0x1b8
  416248:	ldrb	w1, [x0]
  41624c:	ldrb	w2, [x0, #1]
  416250:	lsl	x2, x2, #8
  416254:	orr	x1, x2, x1
  416258:	ldrb	w2, [x0, #2]
  41625c:	lsl	x2, x2, #16
  416260:	orr	x1, x2, x1
  416264:	ldrb	w2, [x0, #3]
  416268:	lsl	x2, x2, #24
  41626c:	orr	x1, x2, x1
  416270:	ldrb	w0, [x0, #4]
  416274:	lsl	x0, x0, #32
  416278:	orr	x0, x0, x1
  41627c:	mov	x2, x0
  416280:	ldrb	w1, [sp, #47]
  416284:	ldr	x0, [sp, #24]
  416288:	bl	418688 <ferror@plt+0x170b8>
  41628c:	str	w0, [sp, #40]
  416290:	ldr	w0, [sp, #40]
  416294:	cmp	w0, #0x0
  416298:	b.eq	4162a4 <ferror@plt+0x14cd4>  // b.none
  41629c:	ldr	w0, [sp, #40]
  4162a0:	b	41631c <ferror@plt+0x14d4c>
  4162a4:	ldr	x0, [sp, #24]
  4162a8:	ldr	w0, [x0, #32]
  4162ac:	cmp	w0, #0x25
  4162b0:	b.eq	4162cc <ferror@plt+0x14cfc>  // b.none
  4162b4:	ldr	x0, [sp, #24]
  4162b8:	ldr	x0, [x0, #16]
  4162bc:	mov	x1, x0
  4162c0:	mov	w0, #0x18                  	// #24
  4162c4:	bl	410994 <ferror@plt+0xf3c4>
  4162c8:	b	41631c <ferror@plt+0x14d4c>
  4162cc:	ldr	x0, [sp, #24]
  4162d0:	bl	4066bc <ferror@plt+0x50ec>
  4162d4:	str	w0, [sp, #40]
  4162d8:	ldr	w0, [sp, #40]
  4162dc:	cmp	w0, #0x0
  4162e0:	b.eq	4162ec <ferror@plt+0x14d1c>  // b.none
  4162e4:	ldr	w0, [sp, #40]
  4162e8:	b	41631c <ferror@plt+0x14d4c>
  4162ec:	ldr	x0, [sp, #24]
  4162f0:	ldr	x0, [x0, #288]
  4162f4:	mov	w1, #0x44                  	// #68
  4162f8:	bl	4101d8 <ferror@plt+0xec08>
  4162fc:	ldr	x0, [sp, #24]
  416300:	ldr	x0, [x0, #288]
  416304:	ldr	x1, [sp, #32]
  416308:	bl	410204 <ferror@plt+0xec34>
  41630c:	mov	w1, #0x30                  	// #48
  416310:	ldr	x0, [sp, #24]
  416314:	bl	415ea4 <ferror@plt+0x148d4>
  416318:	ldr	w0, [sp, #40]
  41631c:	ldp	x29, x30, [sp], #48
  416320:	ret
  416324:	stp	x29, x30, [sp, #-96]!
  416328:	mov	x29, sp
  41632c:	str	x19, [sp, #16]
  416330:	str	x0, [sp, #40]
  416334:	ldr	x0, [sp, #40]
  416338:	bl	4066bc <ferror@plt+0x50ec>
  41633c:	str	w0, [sp, #92]
  416340:	ldr	w0, [sp, #92]
  416344:	cmp	w0, #0x0
  416348:	b.eq	416354 <ferror@plt+0x14d84>  // b.none
  41634c:	ldr	w0, [sp, #92]
  416350:	b	416750 <ferror@plt+0x15180>
  416354:	ldr	x0, [sp, #40]
  416358:	ldr	w0, [x0, #32]
  41635c:	cmp	w0, #0x24
  416360:	b.eq	41637c <ferror@plt+0x14dac>  // b.none
  416364:	ldr	x0, [sp, #40]
  416368:	ldr	x0, [x0, #16]
  41636c:	mov	x1, x0
  416370:	mov	w0, #0x18                  	// #24
  416374:	bl	410994 <ferror@plt+0xf3c4>
  416378:	b	416750 <ferror@plt+0x15180>
  41637c:	ldr	x0, [sp, #40]
  416380:	bl	4066bc <ferror@plt+0x50ec>
  416384:	str	w0, [sp, #92]
  416388:	ldr	w0, [sp, #92]
  41638c:	cmp	w0, #0x0
  416390:	b.eq	41639c <ferror@plt+0x14dcc>  // b.none
  416394:	ldr	w0, [sp, #92]
  416398:	b	416750 <ferror@plt+0x15180>
  41639c:	ldr	x0, [sp, #40]
  4163a0:	ldr	w0, [x0, #32]
  4163a4:	cmp	w0, #0x2a
  4163a8:	b.eq	416400 <ferror@plt+0x14e30>  // b.none
  4163ac:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  4163b0:	add	x0, x0, #0x1c8
  4163b4:	ldrb	w1, [x0]
  4163b8:	ldrb	w2, [x0, #1]
  4163bc:	lsl	x2, x2, #8
  4163c0:	orr	x1, x2, x1
  4163c4:	ldrb	w2, [x0, #2]
  4163c8:	lsl	x2, x2, #16
  4163cc:	orr	x1, x2, x1
  4163d0:	ldrb	w2, [x0, #3]
  4163d4:	lsl	x2, x2, #24
  4163d8:	orr	x1, x2, x1
  4163dc:	ldrb	w0, [x0, #4]
  4163e0:	lsl	x0, x0, #32
  4163e4:	orr	x0, x0, x1
  4163e8:	mov	x2, x0
  4163ec:	mov	w1, #0x0                   	// #0
  4163f0:	ldr	x0, [sp, #40]
  4163f4:	bl	418688 <ferror@plt+0x170b8>
  4163f8:	str	w0, [sp, #92]
  4163fc:	b	416418 <ferror@plt+0x14e48>
  416400:	ldr	x0, [sp, #40]
  416404:	ldr	x0, [x0, #16]
  416408:	mov	x1, x0
  41640c:	mov	w0, #0x2b                  	// #43
  416410:	bl	410994 <ferror@plt+0xf3c4>
  416414:	str	w0, [sp, #92]
  416418:	ldr	w0, [sp, #92]
  41641c:	cmp	w0, #0x0
  416420:	b.eq	41642c <ferror@plt+0x14e5c>  // b.none
  416424:	ldr	w0, [sp, #92]
  416428:	b	416750 <ferror@plt+0x15180>
  41642c:	ldr	x0, [sp, #40]
  416430:	ldr	w0, [x0, #32]
  416434:	cmp	w0, #0x2a
  416438:	b.eq	416454 <ferror@plt+0x14e84>  // b.none
  41643c:	ldr	x0, [sp, #40]
  416440:	ldr	x0, [x0, #16]
  416444:	mov	x1, x0
  416448:	mov	w0, #0x18                  	// #24
  41644c:	bl	410994 <ferror@plt+0xf3c4>
  416450:	b	416750 <ferror@plt+0x15180>
  416454:	ldr	x0, [sp, #40]
  416458:	bl	4066bc <ferror@plt+0x50ec>
  41645c:	str	w0, [sp, #92]
  416460:	ldr	w0, [sp, #92]
  416464:	cmp	w0, #0x0
  416468:	b.eq	416474 <ferror@plt+0x14ea4>  // b.none
  41646c:	ldr	w0, [sp, #92]
  416470:	b	416750 <ferror@plt+0x15180>
  416474:	ldr	x0, [sp, #40]
  416478:	ldr	x0, [x0, #288]
  41647c:	ldr	x0, [x0, #48]
  416480:	str	x0, [sp, #80]
  416484:	ldr	x0, [sp, #80]
  416488:	add	x0, x0, #0x1
  41648c:	str	x0, [sp, #72]
  416490:	ldr	x0, [sp, #72]
  416494:	add	x0, x0, #0x1
  416498:	str	x0, [sp, #64]
  41649c:	ldr	x0, [sp, #64]
  4164a0:	add	x0, x0, #0x1
  4164a4:	str	x0, [sp, #56]
  4164a8:	ldr	x0, [sp, #40]
  4164ac:	ldr	x0, [x0, #288]
  4164b0:	ldr	x0, [x0, #8]
  4164b4:	mov	x1, x0
  4164b8:	ldr	x0, [sp, #40]
  4164bc:	bl	414570 <ferror@plt+0x12fa0>
  4164c0:	ldr	x0, [sp, #40]
  4164c4:	ldr	w0, [x0, #32]
  4164c8:	cmp	w0, #0x2a
  4164cc:	b.eq	41652c <ferror@plt+0x14f5c>  // b.none
  4164d0:	mov	w0, #0x21                  	// #33
  4164d4:	strb	w0, [sp, #55]
  4164d8:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  4164dc:	add	x0, x0, #0x1c8
  4164e0:	ldrb	w1, [x0]
  4164e4:	ldrb	w2, [x0, #1]
  4164e8:	lsl	x2, x2, #8
  4164ec:	orr	x1, x2, x1
  4164f0:	ldrb	w2, [x0, #2]
  4164f4:	lsl	x2, x2, #16
  4164f8:	orr	x1, x2, x1
  4164fc:	ldrb	w2, [x0, #3]
  416500:	lsl	x2, x2, #24
  416504:	orr	x1, x2, x1
  416508:	ldrb	w0, [x0, #4]
  41650c:	lsl	x0, x0, #32
  416510:	orr	x0, x0, x1
  416514:	mov	x2, x0
  416518:	ldrb	w1, [sp, #55]
  41651c:	ldr	x0, [sp, #40]
  416520:	bl	418688 <ferror@plt+0x170b8>
  416524:	str	w0, [sp, #92]
  416528:	b	416580 <ferror@plt+0x14fb0>
  41652c:	ldr	x0, [sp, #40]
  416530:	add	x19, x0, #0x28
  416534:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  416538:	add	x0, x0, #0x168
  41653c:	ldr	x0, [x0]
  416540:	bl	401290 <strlen@plt>
  416544:	mov	x1, x0
  416548:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  41654c:	add	x0, x0, #0x168
  416550:	ldr	x0, [x0]
  416554:	mov	x2, x0
  416558:	mov	x0, x19
  41655c:	bl	41038c <ferror@plt+0xedbc>
  416560:	ldr	x0, [sp, #40]
  416564:	bl	4072e0 <ferror@plt+0x5d10>
  416568:	ldr	x0, [sp, #40]
  41656c:	ldr	x0, [x0, #16]
  416570:	mov	x1, x0
  416574:	mov	w0, #0x2b                  	// #43
  416578:	bl	410994 <ferror@plt+0xf3c4>
  41657c:	str	w0, [sp, #92]
  416580:	ldr	w0, [sp, #92]
  416584:	cmp	w0, #0x0
  416588:	b.eq	416594 <ferror@plt+0x14fc4>  // b.none
  41658c:	ldr	w0, [sp, #92]
  416590:	b	416750 <ferror@plt+0x15180>
  416594:	ldr	x0, [sp, #40]
  416598:	ldr	w0, [x0, #32]
  41659c:	cmp	w0, #0x2a
  4165a0:	b.eq	4165bc <ferror@plt+0x14fec>  // b.none
  4165a4:	ldr	x0, [sp, #40]
  4165a8:	ldr	x0, [x0, #16]
  4165ac:	mov	x1, x0
  4165b0:	mov	w0, #0x18                  	// #24
  4165b4:	bl	410994 <ferror@plt+0xf3c4>
  4165b8:	b	416750 <ferror@plt+0x15180>
  4165bc:	ldr	x0, [sp, #40]
  4165c0:	bl	4066bc <ferror@plt+0x50ec>
  4165c4:	str	w0, [sp, #92]
  4165c8:	ldr	w0, [sp, #92]
  4165cc:	cmp	w0, #0x0
  4165d0:	b.eq	4165dc <ferror@plt+0x1500c>  // b.none
  4165d4:	ldr	w0, [sp, #92]
  4165d8:	b	416750 <ferror@plt+0x15180>
  4165dc:	ldr	x0, [sp, #40]
  4165e0:	ldr	x0, [x0, #288]
  4165e4:	mov	w1, #0x44                  	// #68
  4165e8:	bl	4101d8 <ferror@plt+0xec08>
  4165ec:	ldr	x0, [sp, #40]
  4165f0:	ldr	x0, [x0, #288]
  4165f4:	ldr	x1, [sp, #56]
  4165f8:	bl	410204 <ferror@plt+0xec34>
  4165fc:	ldr	x0, [sp, #40]
  416600:	ldr	x0, [x0, #288]
  416604:	mov	w1, #0x43                  	// #67
  416608:	bl	4101d8 <ferror@plt+0xec08>
  41660c:	ldr	x0, [sp, #40]
  416610:	ldr	x0, [x0, #288]
  416614:	ldr	x1, [sp, #64]
  416618:	bl	410204 <ferror@plt+0xec34>
  41661c:	ldr	x1, [sp, #72]
  416620:	ldr	x0, [sp, #40]
  416624:	bl	4145a0 <ferror@plt+0x12fd0>
  416628:	ldr	x0, [sp, #40]
  41662c:	ldr	w0, [x0, #32]
  416630:	cmp	w0, #0x25
  416634:	b.eq	41668c <ferror@plt+0x150bc>  // b.none
  416638:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  41663c:	add	x0, x0, #0x1b8
  416640:	ldrb	w1, [x0]
  416644:	ldrb	w2, [x0, #1]
  416648:	lsl	x2, x2, #8
  41664c:	orr	x1, x2, x1
  416650:	ldrb	w2, [x0, #2]
  416654:	lsl	x2, x2, #16
  416658:	orr	x1, x2, x1
  41665c:	ldrb	w2, [x0, #3]
  416660:	lsl	x2, x2, #24
  416664:	orr	x1, x2, x1
  416668:	ldrb	w0, [x0, #4]
  41666c:	lsl	x0, x0, #32
  416670:	orr	x0, x0, x1
  416674:	mov	x2, x0
  416678:	mov	w1, #0x0                   	// #0
  41667c:	ldr	x0, [sp, #40]
  416680:	bl	418688 <ferror@plt+0x170b8>
  416684:	str	w0, [sp, #92]
  416688:	b	4166a4 <ferror@plt+0x150d4>
  41668c:	ldr	x0, [sp, #40]
  416690:	ldr	x0, [x0, #16]
  416694:	mov	x1, x0
  416698:	mov	w0, #0x2b                  	// #43
  41669c:	bl	410994 <ferror@plt+0xf3c4>
  4166a0:	str	w0, [sp, #92]
  4166a4:	ldr	w0, [sp, #92]
  4166a8:	cmp	w0, #0x0
  4166ac:	b.eq	4166b8 <ferror@plt+0x150e8>  // b.none
  4166b0:	ldr	w0, [sp, #92]
  4166b4:	b	416750 <ferror@plt+0x15180>
  4166b8:	ldr	x0, [sp, #40]
  4166bc:	ldr	w0, [x0, #32]
  4166c0:	cmp	w0, #0x25
  4166c4:	b.eq	4166e0 <ferror@plt+0x15110>  // b.none
  4166c8:	ldr	x0, [sp, #40]
  4166cc:	ldr	x0, [x0, #16]
  4166d0:	mov	x1, x0
  4166d4:	mov	w0, #0x18                  	// #24
  4166d8:	bl	410994 <ferror@plt+0xf3c4>
  4166dc:	b	416750 <ferror@plt+0x15180>
  4166e0:	ldr	x0, [sp, #40]
  4166e4:	ldr	x0, [x0, #288]
  4166e8:	mov	w1, #0x43                  	// #67
  4166ec:	bl	4101d8 <ferror@plt+0xec08>
  4166f0:	ldr	x0, [sp, #40]
  4166f4:	ldr	x0, [x0, #288]
  4166f8:	ldr	x1, [sp, #80]
  4166fc:	bl	410204 <ferror@plt+0xec34>
  416700:	ldr	x0, [sp, #40]
  416704:	ldr	x0, [x0, #288]
  416708:	ldr	x0, [x0, #8]
  41670c:	mov	x1, x0
  416710:	ldr	x0, [sp, #40]
  416714:	bl	414570 <ferror@plt+0x12fa0>
  416718:	mov	w2, #0x1                   	// #1
  41671c:	ldr	x1, [sp, #56]
  416720:	ldr	x0, [sp, #40]
  416724:	bl	4145e4 <ferror@plt+0x13014>
  416728:	ldr	x0, [sp, #40]
  41672c:	bl	4066bc <ferror@plt+0x50ec>
  416730:	str	w0, [sp, #92]
  416734:	ldr	w0, [sp, #92]
  416738:	cmp	w0, #0x0
  41673c:	b.ne	41674c <ferror@plt+0x1517c>  // b.any
  416740:	mov	w1, #0x30                  	// #48
  416744:	ldr	x0, [sp, #40]
  416748:	bl	415ea4 <ferror@plt+0x148d4>
  41674c:	ldr	w0, [sp, #92]
  416750:	ldr	x19, [sp, #16]
  416754:	ldp	x29, x30, [sp], #96
  416758:	ret
  41675c:	stp	x29, x30, [sp, #-48]!
  416760:	mov	x29, sp
  416764:	str	x0, [sp, #24]
  416768:	str	w1, [sp, #20]
  41676c:	ldr	x0, [sp, #24]
  416770:	add	x0, x0, #0x50
  416774:	mov	x1, #0x0                   	// #0
  416778:	bl	4105c4 <ferror@plt+0xeff4>
  41677c:	ldrh	w0, [x0]
  416780:	and	x0, x0, #0xffff
  416784:	and	x0, x0, #0x10
  416788:	cmp	x0, #0x0
  41678c:	b.ne	4167a8 <ferror@plt+0x151d8>  // b.any
  416790:	ldr	x0, [sp, #24]
  416794:	ldr	x0, [x0, #16]
  416798:	mov	x1, x0
  41679c:	mov	w0, #0x18                  	// #24
  4167a0:	bl	410994 <ferror@plt+0xf3c4>
  4167a4:	b	41689c <ferror@plt+0x152cc>
  4167a8:	ldr	w0, [sp, #20]
  4167ac:	cmp	w0, #0x30
  4167b0:	b.ne	41685c <ferror@plt+0x1528c>  // b.any
  4167b4:	ldr	x0, [sp, #24]
  4167b8:	ldr	x0, [x0, #128]
  4167bc:	cmp	x0, #0x0
  4167c0:	b.ne	4167dc <ferror@plt+0x1520c>  // b.any
  4167c4:	ldr	x0, [sp, #24]
  4167c8:	ldr	x0, [x0, #16]
  4167cc:	mov	x1, x0
  4167d0:	mov	w0, #0x18                  	// #24
  4167d4:	bl	410994 <ferror@plt+0xf3c4>
  4167d8:	b	41689c <ferror@plt+0x152cc>
  4167dc:	ldr	x0, [sp, #24]
  4167e0:	ldr	x0, [x0, #128]
  4167e4:	sub	x0, x0, #0x1
  4167e8:	str	x0, [sp, #40]
  4167ec:	ldr	x0, [sp, #24]
  4167f0:	add	x0, x0, #0x78
  4167f4:	ldr	x1, [sp, #40]
  4167f8:	bl	410594 <ferror@plt+0xefc4>
  4167fc:	str	x0, [sp, #32]
  416800:	b	416828 <ferror@plt+0x15258>
  416804:	ldr	x0, [sp, #24]
  416808:	add	x2, x0, #0x78
  41680c:	ldr	x0, [sp, #40]
  416810:	sub	x1, x0, #0x1
  416814:	str	x1, [sp, #40]
  416818:	mov	x1, x0
  41681c:	mov	x0, x2
  416820:	bl	410594 <ferror@plt+0xefc4>
  416824:	str	x0, [sp, #32]
  416828:	ldr	x0, [sp, #32]
  41682c:	ldr	x0, [x0]
  416830:	cmp	x0, #0x0
  416834:	b.ne	41684c <ferror@plt+0x1527c>  // b.any
  416838:	ldr	x0, [sp, #24]
  41683c:	ldr	x0, [x0, #128]
  416840:	ldr	x1, [sp, #40]
  416844:	cmp	x1, x0
  416848:	b.cc	416804 <ferror@plt+0x15234>  // b.lo, b.ul, b.last
  41684c:	ldr	x0, [sp, #32]
  416850:	ldr	x0, [x0, #8]
  416854:	str	x0, [sp, #40]
  416858:	b	416874 <ferror@plt+0x152a4>
  41685c:	ldr	x0, [sp, #24]
  416860:	add	x0, x0, #0xa0
  416864:	mov	x1, #0x0                   	// #0
  416868:	bl	4105c4 <ferror@plt+0xeff4>
  41686c:	ldr	x0, [x0]
  416870:	str	x0, [sp, #40]
  416874:	ldr	x0, [sp, #24]
  416878:	ldr	x0, [x0, #288]
  41687c:	mov	w1, #0x43                  	// #67
  416880:	bl	4101d8 <ferror@plt+0xec08>
  416884:	ldr	x0, [sp, #24]
  416888:	ldr	x0, [x0, #288]
  41688c:	ldr	x1, [sp, #40]
  416890:	bl	410204 <ferror@plt+0xec34>
  416894:	ldr	x0, [sp, #24]
  416898:	bl	4066bc <ferror@plt+0x50ec>
  41689c:	ldp	x29, x30, [sp], #48
  4168a0:	ret
  4168a4:	stp	x29, x30, [sp, #-80]!
  4168a8:	mov	x29, sp
  4168ac:	str	x19, [sp, #16]
  4168b0:	str	x0, [sp, #40]
  4168b4:	strb	wzr, [sp, #75]
  4168b8:	ldr	x0, [sp, #40]
  4168bc:	bl	4066bc <ferror@plt+0x50ec>
  4168c0:	str	w0, [sp, #76]
  4168c4:	ldr	w0, [sp, #76]
  4168c8:	cmp	w0, #0x0
  4168cc:	b.eq	4168d8 <ferror@plt+0x15308>  // b.none
  4168d0:	ldr	w0, [sp, #76]
  4168d4:	b	416d88 <ferror@plt+0x157b8>
  4168d8:	ldr	x0, [sp, #40]
  4168dc:	ldr	w0, [x0, #32]
  4168e0:	cmp	w0, #0x2d
  4168e4:	b.eq	416900 <ferror@plt+0x15330>  // b.none
  4168e8:	ldr	x0, [sp, #40]
  4168ec:	ldr	x0, [x0, #16]
  4168f0:	mov	x1, x0
  4168f4:	mov	w0, #0x1c                  	// #28
  4168f8:	bl	410994 <ferror@plt+0xf3c4>
  4168fc:	b	416d88 <ferror@plt+0x157b8>
  416900:	adrp	x0, 435000 <ferror@plt+0x33a30>
  416904:	add	x0, x0, #0x250
  416908:	ldr	x0, [x0]
  41690c:	ldrh	w0, [x0, #1138]
  416910:	and	x0, x0, #0xffff
  416914:	and	x0, x0, #0x4
  416918:	cmp	x0, #0x0
  41691c:	b.ne	416978 <ferror@plt+0x153a8>  // b.any
  416920:	adrp	x0, 435000 <ferror@plt+0x33a30>
  416924:	add	x0, x0, #0x250
  416928:	ldr	x0, [x0]
  41692c:	ldrh	w0, [x0, #1138]
  416930:	and	x0, x0, #0xffff
  416934:	and	x0, x0, #0x2
  416938:	cmp	x0, #0x0
  41693c:	b.ne	416978 <ferror@plt+0x153a8>  // b.any
  416940:	ldr	x0, [sp, #40]
  416944:	ldr	w0, [x0, #32]
  416948:	cmp	w0, #0x2d
  41694c:	b.ne	416978 <ferror@plt+0x153a8>  // b.any
  416950:	ldr	x0, [sp, #40]
  416954:	ldr	x2, [x0, #40]
  416958:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  41695c:	add	x1, x0, #0x6c8
  416960:	mov	x0, x2
  416964:	bl	401480 <strcmp@plt>
  416968:	cmp	w0, #0x0
  41696c:	b.ne	416978 <ferror@plt+0x153a8>  // b.any
  416970:	mov	w0, #0x1                   	// #1
  416974:	b	41697c <ferror@plt+0x153ac>
  416978:	mov	w0, #0x0                   	// #0
  41697c:	strb	w0, [sp, #67]
  416980:	ldrb	w0, [sp, #67]
  416984:	and	w0, w0, #0x1
  416988:	strb	w0, [sp, #67]
  41698c:	ldr	x0, [sp, #40]
  416990:	bl	4066bc <ferror@plt+0x50ec>
  416994:	str	w0, [sp, #76]
  416998:	ldr	w0, [sp, #76]
  41699c:	cmp	w0, #0x0
  4169a0:	b.eq	4169ac <ferror@plt+0x153dc>  // b.none
  4169a4:	ldr	w0, [sp, #76]
  4169a8:	b	416d88 <ferror@plt+0x157b8>
  4169ac:	ldrb	w0, [sp, #67]
  4169b0:	cmp	w0, #0x0
  4169b4:	b.eq	4169d0 <ferror@plt+0x15400>  // b.none
  4169b8:	ldr	x0, [sp, #40]
  4169bc:	ldr	w0, [x0, #32]
  4169c0:	cmp	w0, #0x2d
  4169c4:	b.ne	4169d0 <ferror@plt+0x15400>  // b.any
  4169c8:	mov	w0, #0x1                   	// #1
  4169cc:	b	4169d4 <ferror@plt+0x15404>
  4169d0:	mov	w0, #0x0                   	// #0
  4169d4:	strb	w0, [sp, #67]
  4169d8:	ldrb	w0, [sp, #67]
  4169dc:	and	w0, w0, #0x1
  4169e0:	strb	w0, [sp, #67]
  4169e4:	ldrb	w0, [sp, #67]
  4169e8:	cmp	w0, #0x0
  4169ec:	b.eq	416a3c <ferror@plt+0x1546c>  // b.none
  4169f0:	ldr	x0, [sp, #40]
  4169f4:	ldr	x0, [x0, #16]
  4169f8:	mov	x1, x0
  4169fc:	mov	w0, #0x2e                  	// #46
  416a00:	bl	410994 <ferror@plt+0xf3c4>
  416a04:	str	w0, [sp, #76]
  416a08:	ldr	w0, [sp, #76]
  416a0c:	cmp	w0, #0x0
  416a10:	b.eq	416a1c <ferror@plt+0x1544c>  // b.none
  416a14:	ldr	w0, [sp, #76]
  416a18:	b	416d88 <ferror@plt+0x157b8>
  416a1c:	ldr	x0, [sp, #40]
  416a20:	bl	4066bc <ferror@plt+0x50ec>
  416a24:	str	w0, [sp, #76]
  416a28:	ldr	w0, [sp, #76]
  416a2c:	cmp	w0, #0x0
  416a30:	b.eq	416a3c <ferror@plt+0x1546c>  // b.none
  416a34:	ldr	w0, [sp, #76]
  416a38:	b	416d88 <ferror@plt+0x157b8>
  416a3c:	ldr	x0, [sp, #40]
  416a40:	ldr	w0, [x0, #32]
  416a44:	cmp	w0, #0x24
  416a48:	b.eq	416a64 <ferror@plt+0x15494>  // b.none
  416a4c:	ldr	x0, [sp, #40]
  416a50:	ldr	x0, [x0, #16]
  416a54:	mov	x1, x0
  416a58:	mov	w0, #0x1c                  	// #28
  416a5c:	bl	410994 <ferror@plt+0xf3c4>
  416a60:	b	416d88 <ferror@plt+0x157b8>
  416a64:	ldr	x0, [sp, #40]
  416a68:	ldr	x19, [x0, #280]
  416a6c:	ldr	x0, [sp, #40]
  416a70:	ldr	x0, [x0, #40]
  416a74:	bl	411114 <ferror@plt+0xfb44>
  416a78:	mov	x1, x0
  416a7c:	mov	x0, x19
  416a80:	bl	4051ec <ferror@plt+0x3c1c>
  416a84:	str	x0, [sp, #56]
  416a88:	ldr	x1, [sp, #56]
  416a8c:	ldr	x0, [sp, #40]
  416a90:	bl	4070d4 <ferror@plt+0x5b04>
  416a94:	ldr	x0, [sp, #40]
  416a98:	ldr	x0, [x0, #288]
  416a9c:	ldrb	w1, [sp, #67]
  416aa0:	strb	w1, [x0, #216]
  416aa4:	ldr	x0, [sp, #40]
  416aa8:	bl	4066bc <ferror@plt+0x50ec>
  416aac:	str	w0, [sp, #76]
  416ab0:	ldr	w0, [sp, #76]
  416ab4:	cmp	w0, #0x0
  416ab8:	b.eq	416cf4 <ferror@plt+0x15724>  // b.none
  416abc:	ldr	w0, [sp, #76]
  416ac0:	b	416d88 <ferror@plt+0x157b8>
  416ac4:	str	wzr, [sp, #68]
  416ac8:	ldr	x0, [sp, #40]
  416acc:	ldr	w0, [x0, #32]
  416ad0:	cmp	w0, #0x8
  416ad4:	b.ne	416b2c <ferror@plt+0x1555c>  // b.any
  416ad8:	mov	w0, #0x2                   	// #2
  416adc:	str	w0, [sp, #68]
  416ae0:	ldr	x0, [sp, #40]
  416ae4:	bl	4066bc <ferror@plt+0x50ec>
  416ae8:	str	w0, [sp, #76]
  416aec:	ldr	w0, [sp, #76]
  416af0:	cmp	w0, #0x0
  416af4:	b.eq	416b00 <ferror@plt+0x15530>  // b.none
  416af8:	ldr	w0, [sp, #76]
  416afc:	b	416d88 <ferror@plt+0x157b8>
  416b00:	ldr	x0, [sp, #40]
  416b04:	ldr	x0, [x0, #16]
  416b08:	mov	x1, x0
  416b0c:	mov	w0, #0x2d                  	// #45
  416b10:	bl	410994 <ferror@plt+0xf3c4>
  416b14:	str	w0, [sp, #76]
  416b18:	ldr	w0, [sp, #76]
  416b1c:	cmp	w0, #0x0
  416b20:	b.eq	416b2c <ferror@plt+0x1555c>  // b.none
  416b24:	ldr	w0, [sp, #76]
  416b28:	b	416d88 <ferror@plt+0x157b8>
  416b2c:	ldr	x0, [sp, #40]
  416b30:	ldr	w0, [x0, #32]
  416b34:	cmp	w0, #0x2d
  416b38:	b.eq	416b54 <ferror@plt+0x15584>  // b.none
  416b3c:	ldr	x0, [sp, #40]
  416b40:	ldr	x0, [x0, #16]
  416b44:	mov	x1, x0
  416b48:	mov	w0, #0x1c                  	// #28
  416b4c:	bl	410994 <ferror@plt+0xf3c4>
  416b50:	b	416d88 <ferror@plt+0x157b8>
  416b54:	ldr	x0, [sp, #40]
  416b58:	ldr	x0, [x0, #288]
  416b5c:	ldr	x1, [x0, #120]
  416b60:	ldr	x0, [sp, #40]
  416b64:	ldr	x0, [x0, #288]
  416b68:	add	x1, x1, #0x1
  416b6c:	str	x1, [x0, #120]
  416b70:	ldr	x0, [sp, #40]
  416b74:	add	x3, x0, #0xf0
  416b78:	ldr	x0, [sp, #40]
  416b7c:	ldr	x1, [x0, #48]
  416b80:	ldr	x0, [sp, #40]
  416b84:	ldr	x0, [x0, #40]
  416b88:	mov	x2, x0
  416b8c:	mov	x0, x3
  416b90:	bl	41038c <ferror@plt+0xedbc>
  416b94:	ldr	x0, [sp, #40]
  416b98:	bl	4066bc <ferror@plt+0x50ec>
  416b9c:	str	w0, [sp, #76]
  416ba0:	ldr	w0, [sp, #76]
  416ba4:	cmp	w0, #0x0
  416ba8:	b.eq	416bb4 <ferror@plt+0x155e4>  // b.none
  416bac:	ldr	w0, [sp, #76]
  416bb0:	b	416d88 <ferror@plt+0x157b8>
  416bb4:	ldr	x0, [sp, #40]
  416bb8:	ldr	w0, [x0, #32]
  416bbc:	cmp	w0, #0x26
  416bc0:	b.ne	416c40 <ferror@plt+0x15670>  // b.any
  416bc4:	ldr	w0, [sp, #68]
  416bc8:	cmp	w0, #0x0
  416bcc:	b.ne	416bd8 <ferror@plt+0x15608>  // b.any
  416bd0:	mov	w0, #0x1                   	// #1
  416bd4:	str	w0, [sp, #68]
  416bd8:	ldr	x0, [sp, #40]
  416bdc:	bl	4066bc <ferror@plt+0x50ec>
  416be0:	str	w0, [sp, #76]
  416be4:	ldr	w0, [sp, #76]
  416be8:	cmp	w0, #0x0
  416bec:	b.eq	416bf8 <ferror@plt+0x15628>  // b.none
  416bf0:	ldr	w0, [sp, #76]
  416bf4:	b	416d88 <ferror@plt+0x157b8>
  416bf8:	ldr	x0, [sp, #40]
  416bfc:	ldr	w0, [x0, #32]
  416c00:	cmp	w0, #0x28
  416c04:	b.eq	416c20 <ferror@plt+0x15650>  // b.none
  416c08:	ldr	x0, [sp, #40]
  416c0c:	ldr	x0, [x0, #16]
  416c10:	mov	x1, x0
  416c14:	mov	w0, #0x1c                  	// #28
  416c18:	bl	410994 <ferror@plt+0xf3c4>
  416c1c:	b	416d88 <ferror@plt+0x157b8>
  416c20:	ldr	x0, [sp, #40]
  416c24:	bl	4066bc <ferror@plt+0x50ec>
  416c28:	str	w0, [sp, #76]
  416c2c:	ldr	w0, [sp, #76]
  416c30:	cmp	w0, #0x0
  416c34:	b.eq	416c6c <ferror@plt+0x1569c>  // b.none
  416c38:	ldr	w0, [sp, #76]
  416c3c:	b	416d88 <ferror@plt+0x157b8>
  416c40:	ldr	w0, [sp, #68]
  416c44:	cmp	w0, #0x2
  416c48:	b.ne	416c6c <ferror@plt+0x1569c>  // b.any
  416c4c:	ldr	x0, [sp, #40]
  416c50:	ldr	x1, [x0, #16]
  416c54:	ldr	x0, [sp, #40]
  416c58:	ldr	x0, [x0, #240]
  416c5c:	mov	x2, x0
  416c60:	mov	w0, #0x22                  	// #34
  416c64:	bl	410994 <ferror@plt+0xf3c4>
  416c68:	b	416d88 <ferror@plt+0x157b8>
  416c6c:	ldr	x0, [sp, #40]
  416c70:	ldr	w0, [x0, #32]
  416c74:	cmp	w0, #0x27
  416c78:	cset	w0, eq  // eq = none
  416c7c:	strb	w0, [sp, #75]
  416c80:	ldrb	w0, [sp, #75]
  416c84:	cmp	w0, #0x0
  416c88:	b.eq	416cac <ferror@plt+0x156dc>  // b.none
  416c8c:	ldr	x0, [sp, #40]
  416c90:	bl	4066bc <ferror@plt+0x50ec>
  416c94:	str	w0, [sp, #76]
  416c98:	ldr	w0, [sp, #76]
  416c9c:	cmp	w0, #0x0
  416ca0:	b.eq	416cac <ferror@plt+0x156dc>  // b.none
  416ca4:	ldr	w0, [sp, #76]
  416ca8:	b	416d88 <ferror@plt+0x157b8>
  416cac:	ldr	x0, [sp, #40]
  416cb0:	ldr	x5, [x0, #288]
  416cb4:	ldr	x0, [sp, #40]
  416cb8:	ldr	x1, [x0, #280]
  416cbc:	ldr	x0, [sp, #40]
  416cc0:	ldr	x2, [x0, #240]
  416cc4:	ldr	x0, [sp, #40]
  416cc8:	ldr	x0, [x0, #16]
  416ccc:	mov	x4, x0
  416cd0:	ldr	w3, [sp, #68]
  416cd4:	mov	x0, x5
  416cd8:	bl	40f8a4 <ferror@plt+0xe2d4>
  416cdc:	str	w0, [sp, #76]
  416ce0:	ldr	w0, [sp, #76]
  416ce4:	cmp	w0, #0x0
  416ce8:	b.eq	416cf4 <ferror@plt+0x15724>  // b.none
  416cec:	ldr	w0, [sp, #76]
  416cf0:	b	416d88 <ferror@plt+0x157b8>
  416cf4:	ldr	x0, [sp, #40]
  416cf8:	ldr	w0, [x0, #32]
  416cfc:	cmp	w0, #0x25
  416d00:	b.ne	416ac4 <ferror@plt+0x154f4>  // b.any
  416d04:	ldrb	w0, [sp, #75]
  416d08:	cmp	w0, #0x0
  416d0c:	b.eq	416d28 <ferror@plt+0x15758>  // b.none
  416d10:	ldr	x0, [sp, #40]
  416d14:	ldr	x0, [x0, #16]
  416d18:	mov	x1, x0
  416d1c:	mov	w0, #0x1c                  	// #28
  416d20:	bl	410994 <ferror@plt+0xf3c4>
  416d24:	b	416d88 <ferror@plt+0x157b8>
  416d28:	mov	w0, #0x6                   	// #6
  416d2c:	strh	w0, [sp, #54]
  416d30:	ldrh	w1, [sp, #54]
  416d34:	ldr	x0, [sp, #40]
  416d38:	bl	415ea4 <ferror@plt+0x148d4>
  416d3c:	ldr	x0, [sp, #40]
  416d40:	bl	4066bc <ferror@plt+0x50ec>
  416d44:	str	w0, [sp, #76]
  416d48:	ldr	w0, [sp, #76]
  416d4c:	cmp	w0, #0x0
  416d50:	b.eq	416d5c <ferror@plt+0x1578c>  // b.none
  416d54:	ldr	w0, [sp, #76]
  416d58:	b	416d88 <ferror@plt+0x157b8>
  416d5c:	ldr	x0, [sp, #40]
  416d60:	ldr	w0, [x0, #32]
  416d64:	cmp	w0, #0x29
  416d68:	b.eq	416d84 <ferror@plt+0x157b4>  // b.none
  416d6c:	ldr	x0, [sp, #40]
  416d70:	ldr	x0, [x0, #16]
  416d74:	mov	x1, x0
  416d78:	mov	w0, #0x2f                  	// #47
  416d7c:	bl	410994 <ferror@plt+0xf3c4>
  416d80:	str	w0, [sp, #76]
  416d84:	ldr	w0, [sp, #76]
  416d88:	ldr	x19, [sp, #16]
  416d8c:	ldp	x29, x30, [sp], #80
  416d90:	ret
  416d94:	stp	x29, x30, [sp, #-48]!
  416d98:	mov	x29, sp
  416d9c:	str	x0, [sp, #24]
  416da0:	ldr	x0, [sp, #24]
  416da4:	ldrb	w0, [x0, #304]
  416da8:	eor	w0, w0, #0x1
  416dac:	and	w0, w0, #0xff
  416db0:	cmp	w0, #0x0
  416db4:	b.eq	416dd0 <ferror@plt+0x15800>  // b.none
  416db8:	ldr	x0, [sp, #24]
  416dbc:	ldr	x0, [x0, #16]
  416dc0:	mov	x1, x0
  416dc4:	mov	w0, #0x18                  	// #24
  416dc8:	bl	410994 <ferror@plt+0xf3c4>
  416dcc:	b	417004 <ferror@plt+0x15a34>
  416dd0:	ldr	x0, [sp, #24]
  416dd4:	bl	4066bc <ferror@plt+0x50ec>
  416dd8:	str	w0, [sp, #44]
  416ddc:	ldr	w0, [sp, #44]
  416de0:	cmp	w0, #0x0
  416de4:	b.eq	416df0 <ferror@plt+0x15820>  // b.none
  416de8:	ldr	w0, [sp, #44]
  416dec:	b	417004 <ferror@plt+0x15a34>
  416df0:	strb	wzr, [sp, #43]
  416df4:	ldr	x0, [sp, #24]
  416df8:	ldrb	w1, [sp, #43]
  416dfc:	strb	w1, [x0, #304]
  416e00:	ldr	x0, [sp, #24]
  416e04:	ldr	w0, [x0, #32]
  416e08:	cmp	w0, #0x2d
  416e0c:	cset	w0, eq  // eq = none
  416e10:	strb	w0, [sp, #35]
  416e14:	b	416f6c <ferror@plt+0x1599c>
  416e18:	ldr	x0, [sp, #24]
  416e1c:	add	x3, x0, #0xf0
  416e20:	ldr	x0, [sp, #24]
  416e24:	ldr	x0, [x0, #48]
  416e28:	sub	x1, x0, #0x1
  416e2c:	ldr	x0, [sp, #24]
  416e30:	ldr	x0, [x0, #40]
  416e34:	mov	x2, x0
  416e38:	mov	x0, x3
  416e3c:	bl	41038c <ferror@plt+0xedbc>
  416e40:	ldr	x0, [sp, #24]
  416e44:	bl	4066bc <ferror@plt+0x50ec>
  416e48:	str	w0, [sp, #44]
  416e4c:	ldr	w0, [sp, #44]
  416e50:	cmp	w0, #0x0
  416e54:	b.eq	416e60 <ferror@plt+0x15890>  // b.none
  416e58:	ldr	w0, [sp, #44]
  416e5c:	b	417004 <ferror@plt+0x15a34>
  416e60:	ldr	x0, [sp, #24]
  416e64:	ldr	w0, [x0, #32]
  416e68:	cmp	w0, #0x26
  416e6c:	b.ne	416ee0 <ferror@plt+0x15910>  // b.any
  416e70:	mov	w0, #0x1                   	// #1
  416e74:	str	w0, [sp, #36]
  416e78:	ldr	x0, [sp, #24]
  416e7c:	bl	4066bc <ferror@plt+0x50ec>
  416e80:	str	w0, [sp, #44]
  416e84:	ldr	w0, [sp, #44]
  416e88:	cmp	w0, #0x0
  416e8c:	b.eq	416e98 <ferror@plt+0x158c8>  // b.none
  416e90:	ldr	w0, [sp, #44]
  416e94:	b	417004 <ferror@plt+0x15a34>
  416e98:	ldr	x0, [sp, #24]
  416e9c:	ldr	w0, [x0, #32]
  416ea0:	cmp	w0, #0x28
  416ea4:	b.eq	416ec0 <ferror@plt+0x158f0>  // b.none
  416ea8:	ldr	x0, [sp, #24]
  416eac:	ldr	x0, [x0, #16]
  416eb0:	mov	x1, x0
  416eb4:	mov	w0, #0x1c                  	// #28
  416eb8:	bl	410994 <ferror@plt+0xf3c4>
  416ebc:	b	417004 <ferror@plt+0x15a34>
  416ec0:	ldr	x0, [sp, #24]
  416ec4:	bl	4066bc <ferror@plt+0x50ec>
  416ec8:	str	w0, [sp, #44]
  416ecc:	ldr	w0, [sp, #44]
  416ed0:	cmp	w0, #0x0
  416ed4:	b.eq	416ee4 <ferror@plt+0x15914>  // b.none
  416ed8:	ldr	w0, [sp, #44]
  416edc:	b	417004 <ferror@plt+0x15a34>
  416ee0:	str	wzr, [sp, #36]
  416ee4:	ldr	x0, [sp, #24]
  416ee8:	ldr	w0, [x0, #32]
  416eec:	cmp	w0, #0x27
  416ef0:	cset	w0, eq  // eq = none
  416ef4:	strb	w0, [sp, #43]
  416ef8:	ldrb	w0, [sp, #43]
  416efc:	cmp	w0, #0x0
  416f00:	b.eq	416f24 <ferror@plt+0x15954>  // b.none
  416f04:	ldr	x0, [sp, #24]
  416f08:	bl	4066bc <ferror@plt+0x50ec>
  416f0c:	str	w0, [sp, #44]
  416f10:	ldr	w0, [sp, #44]
  416f14:	cmp	w0, #0x0
  416f18:	b.eq	416f24 <ferror@plt+0x15954>  // b.none
  416f1c:	ldr	w0, [sp, #44]
  416f20:	b	417004 <ferror@plt+0x15a34>
  416f24:	ldr	x0, [sp, #24]
  416f28:	ldr	x5, [x0, #288]
  416f2c:	ldr	x0, [sp, #24]
  416f30:	ldr	x1, [x0, #280]
  416f34:	ldr	x0, [sp, #24]
  416f38:	ldr	x2, [x0, #240]
  416f3c:	ldr	x0, [sp, #24]
  416f40:	ldr	x0, [x0, #16]
  416f44:	mov	x4, x0
  416f48:	ldr	w3, [sp, #36]
  416f4c:	mov	x0, x5
  416f50:	bl	40f8a4 <ferror@plt+0xe2d4>
  416f54:	str	w0, [sp, #44]
  416f58:	ldr	w0, [sp, #44]
  416f5c:	cmp	w0, #0x0
  416f60:	b.eq	416f6c <ferror@plt+0x1599c>  // b.none
  416f64:	ldr	w0, [sp, #44]
  416f68:	b	417004 <ferror@plt+0x15a34>
  416f6c:	ldr	x0, [sp, #24]
  416f70:	ldr	w0, [x0, #32]
  416f74:	cmp	w0, #0x2d
  416f78:	b.eq	416e18 <ferror@plt+0x15848>  // b.none
  416f7c:	ldrb	w0, [sp, #43]
  416f80:	cmp	w0, #0x0
  416f84:	b.eq	416fa0 <ferror@plt+0x159d0>  // b.none
  416f88:	ldr	x0, [sp, #24]
  416f8c:	ldr	x0, [x0, #16]
  416f90:	mov	x1, x0
  416f94:	mov	w0, #0x1c                  	// #28
  416f98:	bl	410994 <ferror@plt+0xf3c4>
  416f9c:	b	417004 <ferror@plt+0x15a34>
  416fa0:	ldrb	w0, [sp, #35]
  416fa4:	eor	w0, w0, #0x1
  416fa8:	and	w0, w0, #0xff
  416fac:	cmp	w0, #0x0
  416fb0:	b.eq	416fcc <ferror@plt+0x159fc>  // b.none
  416fb4:	ldr	x0, [sp, #24]
  416fb8:	ldr	x0, [x0, #16]
  416fbc:	mov	x1, x0
  416fc0:	mov	w0, #0x1e                  	// #30
  416fc4:	bl	410994 <ferror@plt+0xf3c4>
  416fc8:	b	417004 <ferror@plt+0x15a34>
  416fcc:	ldr	x0, [sp, #24]
  416fd0:	bl	414378 <ferror@plt+0x12da8>
  416fd4:	and	w0, w0, #0xff
  416fd8:	eor	w0, w0, #0x1
  416fdc:	and	w0, w0, #0xff
  416fe0:	cmp	w0, #0x0
  416fe4:	b.eq	417000 <ferror@plt+0x15a30>  // b.none
  416fe8:	ldr	x0, [sp, #24]
  416fec:	ldr	x0, [x0, #16]
  416ff0:	mov	x1, x0
  416ff4:	mov	w0, #0x18                  	// #24
  416ff8:	bl	410994 <ferror@plt+0xf3c4>
  416ffc:	b	417004 <ferror@plt+0x15a34>
  417000:	ldr	w0, [sp, #44]
  417004:	ldp	x29, x30, [sp], #48
  417008:	ret
  41700c:	stp	x29, x30, [sp, #-64]!
  417010:	mov	x29, sp
  417014:	str	x0, [sp, #24]
  417018:	strb	w1, [sp, #23]
  41701c:	str	wzr, [sp, #60]
  417020:	ldr	x0, [sp, #24]
  417024:	add	x0, x0, #0x50
  417028:	mov	x1, #0x0                   	// #0
  41702c:	bl	4105c4 <ferror@plt+0xeff4>
  417030:	str	x0, [sp, #48]
  417034:	ldr	x0, [sp, #48]
  417038:	ldrh	w0, [x0]
  41703c:	and	w0, w0, #0xfffffff7
  417040:	and	w1, w0, #0xffff
  417044:	ldr	x0, [sp, #48]
  417048:	strh	w1, [x0]
  41704c:	ldr	x0, [sp, #48]
  417050:	ldrh	w0, [x0]
  417054:	and	x0, x0, #0xffff
  417058:	and	x0, x0, #0x2
  41705c:	cmp	x0, #0x0
  417060:	b.eq	417110 <ferror@plt+0x15b40>  // b.none
  417064:	ldrb	w0, [sp, #23]
  417068:	eor	w0, w0, #0x1
  41706c:	and	w0, w0, #0xff
  417070:	cmp	w0, #0x0
  417074:	b.eq	417090 <ferror@plt+0x15ac0>  // b.none
  417078:	ldr	x0, [sp, #24]
  41707c:	ldr	x0, [x0, #16]
  417080:	mov	x1, x0
  417084:	mov	w0, #0x18                  	// #24
  417088:	bl	410994 <ferror@plt+0xf3c4>
  41708c:	b	417194 <ferror@plt+0x15bc4>
  417090:	ldr	x0, [sp, #24]
  417094:	ldr	w0, [x0, #32]
  417098:	cmp	w0, #0x2f
  41709c:	cset	w0, ne  // ne = any
  4170a0:	and	w1, w0, #0xff
  4170a4:	ldr	x0, [sp, #24]
  4170a8:	strb	w1, [x0, #304]
  4170ac:	ldr	x0, [sp, #24]
  4170b0:	ldrb	w0, [x0, #304]
  4170b4:	eor	w0, w0, #0x1
  4170b8:	and	w0, w0, #0xff
  4170bc:	cmp	w0, #0x0
  4170c0:	b.eq	4170f0 <ferror@plt+0x15b20>  // b.none
  4170c4:	ldr	x0, [sp, #24]
  4170c8:	mov	w1, #0x1                   	// #1
  4170cc:	strb	w1, [x0, #304]
  4170d0:	ldr	x0, [sp, #24]
  4170d4:	bl	416d94 <ferror@plt+0x157c4>
  4170d8:	str	w0, [sp, #60]
  4170dc:	ldr	w0, [sp, #60]
  4170e0:	cmp	w0, #0x0
  4170e4:	b.eq	4170f0 <ferror@plt+0x15b20>  // b.none
  4170e8:	ldr	w0, [sp, #60]
  4170ec:	b	417194 <ferror@plt+0x15bc4>
  4170f0:	ldr	x0, [sp, #24]
  4170f4:	ldr	w0, [x0, #32]
  4170f8:	cmp	w0, #0x22
  4170fc:	b.ne	417190 <ferror@plt+0x15bc0>  // b.any
  417100:	ldr	x0, [sp, #24]
  417104:	bl	4066bc <ferror@plt+0x50ec>
  417108:	str	w0, [sp, #60]
  41710c:	b	417190 <ferror@plt+0x15bc0>
  417110:	ldr	x0, [sp, #24]
  417114:	ldr	x0, [x0, #88]
  417118:	str	x0, [sp, #40]
  41711c:	ldr	x0, [sp, #24]
  417120:	bl	41719c <ferror@plt+0x15bcc>
  417124:	str	w0, [sp, #60]
  417128:	ldr	w0, [sp, #60]
  41712c:	cmp	w0, #0x0
  417130:	b.ne	417190 <ferror@plt+0x15bc0>  // b.any
  417134:	ldrb	w0, [sp, #23]
  417138:	eor	w0, w0, #0x1
  41713c:	and	w0, w0, #0xff
  417140:	cmp	w0, #0x0
  417144:	b.eq	417190 <ferror@plt+0x15bc0>  // b.none
  417148:	ldr	x0, [sp, #24]
  41714c:	add	x0, x0, #0x50
  417150:	mov	x1, #0x0                   	// #0
  417154:	bl	4105c4 <ferror@plt+0xeff4>
  417158:	ldrh	w0, [x0]
  41715c:	and	x0, x0, #0xffff
  417160:	and	x0, x0, #0x8
  417164:	cmp	x0, #0x0
  417168:	b.ne	417190 <ferror@plt+0x15bc0>  // b.any
  41716c:	ldr	x0, [sp, #24]
  417170:	ldr	x0, [x0, #88]
  417174:	ldr	x1, [sp, #40]
  417178:	cmp	x1, x0
  41717c:	b.hi	417190 <ferror@plt+0x15bc0>  // b.pmore
  417180:	mov	w1, #0x0                   	// #0
  417184:	ldr	x0, [sp, #24]
  417188:	bl	4158f4 <ferror@plt+0x14324>
  41718c:	str	w0, [sp, #60]
  417190:	ldr	w0, [sp, #60]
  417194:	ldp	x29, x30, [sp], #64
  417198:	ret
  41719c:	stp	x29, x30, [sp, #-64]!
  4171a0:	mov	x29, sp
  4171a4:	str	x0, [sp, #24]
  4171a8:	str	wzr, [sp, #60]
  4171ac:	ldr	x0, [sp, #24]
  4171b0:	ldr	w0, [x0, #32]
  4171b4:	str	w0, [sp, #56]
  4171b8:	ldr	w0, [sp, #56]
  4171bc:	cmp	w0, #0x22
  4171c0:	b.ne	4171d0 <ferror@plt+0x15c00>  // b.any
  4171c4:	ldr	x0, [sp, #24]
  4171c8:	bl	4066bc <ferror@plt+0x50ec>
  4171cc:	b	417680 <ferror@plt+0x160b0>
  4171d0:	ldr	w0, [sp, #56]
  4171d4:	cmp	w0, #0x2f
  4171d8:	b.ne	4171e8 <ferror@plt+0x15c18>  // b.any
  4171dc:	ldr	x0, [sp, #24]
  4171e0:	bl	416d94 <ferror@plt+0x157c4>
  4171e4:	b	417680 <ferror@plt+0x160b0>
  4171e8:	ldr	x0, [sp, #24]
  4171ec:	strb	wzr, [x0, #304]
  4171f0:	ldr	w0, [sp, #56]
  4171f4:	cmp	w0, #0x46
  4171f8:	b.eq	417368 <ferror@plt+0x15d98>  // b.none
  4171fc:	ldr	x0, [sp, #24]
  417200:	add	x0, x0, #0x50
  417204:	mov	x1, #0x0                   	// #0
  417208:	bl	4105c4 <ferror@plt+0xeff4>
  41720c:	ldrh	w0, [x0]
  417210:	and	x0, x0, #0xffff
  417214:	and	x0, x0, #0x100
  417218:	cmp	x0, #0x0
  41721c:	b.eq	417274 <ferror@plt+0x15ca4>  // b.none
  417220:	ldr	x0, [sp, #24]
  417224:	bl	415f14 <ferror@plt+0x14944>
  417228:	ldr	x0, [sp, #24]
  41722c:	ldr	x0, [x0, #88]
  417230:	cmp	x0, #0x1
  417234:	b.ls	41726c <ferror@plt+0x15c9c>  // b.plast
  417238:	ldr	x0, [sp, #24]
  41723c:	add	x0, x0, #0x50
  417240:	mov	x1, #0x0                   	// #0
  417244:	bl	4105c4 <ferror@plt+0xeff4>
  417248:	ldrh	w0, [x0]
  41724c:	and	x0, x0, #0xffff
  417250:	and	x0, x0, #0x1
  417254:	cmp	x0, #0x0
  417258:	b.ne	41726c <ferror@plt+0x15c9c>  // b.any
  41725c:	mov	w1, #0x0                   	// #0
  417260:	ldr	x0, [sp, #24]
  417264:	bl	4158f4 <ferror@plt+0x14324>
  417268:	str	w0, [sp, #60]
  41726c:	ldr	w0, [sp, #60]
  417270:	b	417680 <ferror@plt+0x160b0>
  417274:	ldr	w0, [sp, #56]
  417278:	cmp	w0, #0x29
  41727c:	b.ne	417310 <ferror@plt+0x15d40>  // b.any
  417280:	ldr	x0, [sp, #24]
  417284:	add	x0, x0, #0x50
  417288:	mov	x1, #0x0                   	// #0
  41728c:	bl	4105c4 <ferror@plt+0xeff4>
  417290:	ldrh	w0, [x0]
  417294:	and	x0, x0, #0xffff
  417298:	and	x0, x0, #0x8
  41729c:	cmp	x0, #0x0
  4172a0:	b.ne	4172c0 <ferror@plt+0x15cf0>  // b.any
  4172a4:	mov	w1, #0x1                   	// #1
  4172a8:	ldr	x0, [sp, #24]
  4172ac:	bl	415ea4 <ferror@plt+0x148d4>
  4172b0:	ldr	x0, [sp, #24]
  4172b4:	bl	4066bc <ferror@plt+0x50ec>
  4172b8:	str	w0, [sp, #60]
  4172bc:	b	417308 <ferror@plt+0x15d38>
  4172c0:	ldr	x0, [sp, #24]
  4172c4:	add	x0, x0, #0x50
  4172c8:	mov	x1, #0x0                   	// #0
  4172cc:	bl	4105c4 <ferror@plt+0xeff4>
  4172d0:	ldrh	w1, [x0]
  4172d4:	orr	w1, w1, #0x1
  4172d8:	and	w1, w1, #0xffff
  4172dc:	strh	w1, [x0]
  4172e0:	ldr	x0, [sp, #24]
  4172e4:	bl	4066bc <ferror@plt+0x50ec>
  4172e8:	str	w0, [sp, #60]
  4172ec:	ldr	w0, [sp, #60]
  4172f0:	cmp	w0, #0x0
  4172f4:	b.ne	417308 <ferror@plt+0x15d38>  // b.any
  4172f8:	mov	w1, #0x1                   	// #1
  4172fc:	ldr	x0, [sp, #24]
  417300:	bl	41700c <ferror@plt+0x15a3c>
  417304:	str	w0, [sp, #60]
  417308:	ldr	w0, [sp, #60]
  41730c:	b	417680 <ferror@plt+0x160b0>
  417310:	ldr	x0, [sp, #24]
  417314:	add	x0, x0, #0x50
  417318:	mov	x1, #0x0                   	// #0
  41731c:	bl	4105c4 <ferror@plt+0xeff4>
  417320:	ldrh	w0, [x0]
  417324:	and	x0, x0, #0xffff
  417328:	and	x0, x0, #0x8
  41732c:	cmp	x0, #0x0
  417330:	b.eq	417368 <ferror@plt+0x15d98>  // b.none
  417334:	ldr	x0, [sp, #24]
  417338:	add	x0, x0, #0x50
  41733c:	mov	x1, #0x0                   	// #0
  417340:	bl	4105c4 <ferror@plt+0xeff4>
  417344:	ldrh	w0, [x0]
  417348:	and	x0, x0, #0xffff
  41734c:	and	x0, x0, #0x1
  417350:	cmp	x0, #0x0
  417354:	b.ne	417368 <ferror@plt+0x15d98>  // b.any
  417358:	mov	w1, #0x0                   	// #0
  41735c:	ldr	x0, [sp, #24]
  417360:	bl	41700c <ferror@plt+0x15a3c>
  417364:	b	417680 <ferror@plt+0x160b0>
  417368:	ldr	x0, [sp, #24]
  41736c:	ldr	x0, [x0, #88]
  417370:	str	x0, [sp, #48]
  417374:	ldr	x0, [sp, #24]
  417378:	add	x0, x0, #0x50
  41737c:	mov	x1, #0x0                   	// #0
  417380:	bl	4105c4 <ferror@plt+0xeff4>
  417384:	ldrh	w0, [x0]
  417388:	strh	w0, [sp, #46]
  41738c:	ldr	w0, [sp, #56]
  417390:	sub	w0, w0, #0x2
  417394:	cmp	w0, #0x44
  417398:	b.hi	4175bc <ferror@plt+0x15fec>  // b.pmore
  41739c:	adrp	x1, 41e000 <ferror@plt+0x1ca30>
  4173a0:	add	x1, x1, #0x7f8
  4173a4:	ldr	w0, [x1, w0, uxtw #2]
  4173a8:	adr	x1, 4173b4 <ferror@plt+0x15de4>
  4173ac:	add	x0, x1, w0, sxtw #2
  4173b0:	br	x0
  4173b4:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  4173b8:	add	x0, x0, #0x1a0
  4173bc:	ldrb	w1, [x0]
  4173c0:	ldrb	w2, [x0, #1]
  4173c4:	lsl	x2, x2, #8
  4173c8:	orr	x1, x2, x1
  4173cc:	ldrb	w2, [x0, #2]
  4173d0:	lsl	x2, x2, #16
  4173d4:	orr	x1, x2, x1
  4173d8:	ldrb	w2, [x0, #3]
  4173dc:	lsl	x2, x2, #24
  4173e0:	orr	x1, x2, x1
  4173e4:	ldrb	w0, [x0, #4]
  4173e8:	lsl	x0, x0, #32
  4173ec:	orr	x0, x0, x1
  4173f0:	mov	x2, x0
  4173f4:	mov	w1, #0x2                   	// #2
  4173f8:	ldr	x0, [sp, #24]
  4173fc:	bl	418688 <ferror@plt+0x170b8>
  417400:	str	w0, [sp, #60]
  417404:	b	4175dc <ferror@plt+0x1600c>
  417408:	ldr	x0, [sp, #24]
  41740c:	bl	4160e0 <ferror@plt+0x14b10>
  417410:	str	w0, [sp, #60]
  417414:	b	4175dc <ferror@plt+0x1600c>
  417418:	mov	w1, #0x1                   	// #1
  41741c:	ldr	x0, [sp, #24]
  417420:	bl	4158f4 <ferror@plt+0x14324>
  417424:	str	w0, [sp, #60]
  417428:	b	4175dc <ferror@plt+0x1600c>
  41742c:	mov	w1, #0x42                  	// #66
  417430:	ldr	x0, [sp, #24]
  417434:	bl	4154bc <ferror@plt+0x13eec>
  417438:	str	w0, [sp, #60]
  41743c:	b	4175dc <ferror@plt+0x1600c>
  417440:	ldr	x0, [sp, #24]
  417444:	ldr	w0, [x0, #32]
  417448:	mov	w1, w0
  41744c:	ldr	x0, [sp, #24]
  417450:	bl	41675c <ferror@plt+0x1518c>
  417454:	str	w0, [sp, #60]
  417458:	b	4175dc <ferror@plt+0x1600c>
  41745c:	ldr	x0, [sp, #24]
  417460:	bl	416324 <ferror@plt+0x14d54>
  417464:	str	w0, [sp, #60]
  417468:	b	4175dc <ferror@plt+0x1600c>
  41746c:	ldr	x0, [sp, #24]
  417470:	ldr	x0, [x0, #288]
  417474:	mov	w1, #0x49                  	// #73
  417478:	bl	4101d8 <ferror@plt+0xec08>
  41747c:	ldr	x0, [sp, #24]
  417480:	bl	4066bc <ferror@plt+0x50ec>
  417484:	str	w0, [sp, #60]
  417488:	b	4175dc <ferror@plt+0x1600c>
  41748c:	ldr	x0, [sp, #24]
  417490:	bl	415f60 <ferror@plt+0x14990>
  417494:	str	w0, [sp, #60]
  417498:	b	4175dc <ferror@plt+0x1600c>
  41749c:	mov	x1, #0x40                  	// #64
  4174a0:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  4174a4:	add	x0, x0, #0x6d0
  4174a8:	bl	41114c <ferror@plt+0xfb7c>
  4174ac:	mov	x1, #0x9                   	// #9
  4174b0:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  4174b4:	add	x0, x0, #0x6e8
  4174b8:	bl	41114c <ferror@plt+0xfb7c>
  4174bc:	mov	x1, #0xca00                	// #51712
  4174c0:	movk	x1, #0x3b9a, lsl #16
  4174c4:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  4174c8:	add	x0, x0, #0x700
  4174cc:	bl	41114c <ferror@plt+0xfb7c>
  4174d0:	mov	x1, #0xffffffffffffffff    	// #-1
  4174d4:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  4174d8:	add	x0, x0, #0x718
  4174dc:	bl	41114c <ferror@plt+0xfb7c>
  4174e0:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  4174e4:	add	x0, x0, #0x730
  4174e8:	bl	41114c <ferror@plt+0xfb7c>
  4174ec:	mov	x1, #0xca00                	// #51712
  4174f0:	movk	x1, #0x3b9a, lsl #16
  4174f4:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  4174f8:	add	x0, x0, #0x738
  4174fc:	bl	41114c <ferror@plt+0xfb7c>
  417500:	mov	x1, #0xfffffffffffffffe    	// #-2
  417504:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  417508:	add	x0, x0, #0x750
  41750c:	bl	41114c <ferror@plt+0xfb7c>
  417510:	mov	x1, #0xfffffffffffffffe    	// #-2
  417514:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  417518:	add	x0, x0, #0x768
  41751c:	bl	41114c <ferror@plt+0xfb7c>
  417520:	mov	x1, #0xfffffffffffffffe    	// #-2
  417524:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  417528:	add	x0, x0, #0x780
  41752c:	bl	41114c <ferror@plt+0xfb7c>
  417530:	mov	x1, #0xfffffffffffffffe    	// #-2
  417534:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  417538:	add	x0, x0, #0x798
  41753c:	bl	41114c <ferror@plt+0xfb7c>
  417540:	mov	x1, #0xfffffffffffffffe    	// #-2
  417544:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  417548:	add	x0, x0, #0x7b0
  41754c:	bl	41114c <ferror@plt+0xfb7c>
  417550:	mov	x1, #0xffffffffffffffff    	// #-1
  417554:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  417558:	add	x0, x0, #0x7c8
  41755c:	bl	41114c <ferror@plt+0xfb7c>
  417560:	mov	x1, #0xfffffffffffffffe    	// #-2
  417564:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  417568:	add	x0, x0, #0x7e0
  41756c:	bl	41114c <ferror@plt+0xfb7c>
  417570:	ldr	x0, [sp, #24]
  417574:	bl	4066bc <ferror@plt+0x50ec>
  417578:	str	w0, [sp, #60]
  41757c:	b	4175dc <ferror@plt+0x1600c>
  417580:	ldr	x0, [sp, #24]
  417584:	bl	415504 <ferror@plt+0x13f34>
  417588:	str	w0, [sp, #60]
  41758c:	b	4175dc <ferror@plt+0x1600c>
  417590:	mov	w0, #0x7                   	// #7
  417594:	str	w0, [sp, #60]
  417598:	b	4175dc <ferror@plt+0x1600c>
  41759c:	ldr	x0, [sp, #24]
  4175a0:	bl	4156d4 <ferror@plt+0x14104>
  4175a4:	str	w0, [sp, #60]
  4175a8:	b	4175dc <ferror@plt+0x1600c>
  4175ac:	ldr	x0, [sp, #24]
  4175b0:	bl	41618c <ferror@plt+0x14bbc>
  4175b4:	str	w0, [sp, #60]
  4175b8:	b	4175dc <ferror@plt+0x1600c>
  4175bc:	ldr	x0, [sp, #24]
  4175c0:	ldr	x0, [x0, #16]
  4175c4:	mov	x1, x0
  4175c8:	mov	w0, #0x18                  	// #24
  4175cc:	bl	410994 <ferror@plt+0xf3c4>
  4175d0:	str	w0, [sp, #60]
  4175d4:	b	4175dc <ferror@plt+0x1600c>
  4175d8:	nop
  4175dc:	ldr	w0, [sp, #60]
  4175e0:	cmp	w0, #0x0
  4175e4:	b.ne	417660 <ferror@plt+0x16090>  // b.any
  4175e8:	ldr	x0, [sp, #24]
  4175ec:	ldr	x0, [x0, #88]
  4175f0:	ldr	x1, [sp, #48]
  4175f4:	cmp	x1, x0
  4175f8:	b.ne	417660 <ferror@plt+0x16090>  // b.any
  4175fc:	ldr	x0, [sp, #24]
  417600:	add	x0, x0, #0x50
  417604:	mov	x1, #0x0                   	// #0
  417608:	bl	4105c4 <ferror@plt+0xeff4>
  41760c:	ldrh	w0, [x0]
  417610:	ldrh	w1, [sp, #46]
  417614:	cmp	w1, w0
  417618:	b.ne	417660 <ferror@plt+0x16090>  // b.any
  41761c:	ldr	x0, [sp, #24]
  417620:	bl	414378 <ferror@plt+0x12da8>
  417624:	and	w0, w0, #0xff
  417628:	eor	w0, w0, #0x1
  41762c:	and	w0, w0, #0xff
  417630:	cmp	w0, #0x0
  417634:	b.eq	417660 <ferror@plt+0x16090>  // b.none
  417638:	ldr	x0, [sp, #24]
  41763c:	ldr	x0, [x0, #16]
  417640:	mov	x1, x0
  417644:	mov	w0, #0x18                  	// #24
  417648:	bl	410994 <ferror@plt+0xf3c4>
  41764c:	str	w0, [sp, #60]
  417650:	b	417660 <ferror@plt+0x16090>
  417654:	ldr	x0, [sp, #24]
  417658:	bl	4066bc <ferror@plt+0x50ec>
  41765c:	str	w0, [sp, #60]
  417660:	ldr	w0, [sp, #60]
  417664:	cmp	w0, #0x0
  417668:	b.ne	41767c <ferror@plt+0x160ac>  // b.any
  41766c:	ldr	x0, [sp, #24]
  417670:	ldr	w0, [x0, #32]
  417674:	cmp	w0, #0x2a
  417678:	b.eq	417654 <ferror@plt+0x16084>  // b.none
  41767c:	ldr	w0, [sp, #60]
  417680:	ldp	x29, x30, [sp], #64
  417684:	ret
  417688:	stp	x29, x30, [sp, #-48]!
  41768c:	mov	x29, sp
  417690:	str	x0, [sp, #24]
  417694:	ldr	x0, [sp, #24]
  417698:	ldr	w0, [x0, #32]
  41769c:	cmp	w0, #0x0
  4176a0:	b.ne	4176c0 <ferror@plt+0x160f0>  // b.any
  4176a4:	ldr	x0, [sp, #24]
  4176a8:	ldr	x0, [x0, #16]
  4176ac:	mov	x1, x0
  4176b0:	mov	w0, #0x14                  	// #20
  4176b4:	bl	410994 <ferror@plt+0xf3c4>
  4176b8:	str	w0, [sp, #44]
  4176bc:	b	417730 <ferror@plt+0x16160>
  4176c0:	ldr	x0, [sp, #24]
  4176c4:	ldr	w0, [x0, #32]
  4176c8:	cmp	w0, #0x32
  4176cc:	b.ne	417724 <ferror@plt+0x16154>  // b.any
  4176d0:	ldr	x0, [sp, #24]
  4176d4:	ldr	x0, [x0, #88]
  4176d8:	cmp	x0, #0x1
  4176dc:	b.ne	4176fc <ferror@plt+0x1612c>  // b.any
  4176e0:	ldr	x0, [sp, #24]
  4176e4:	add	x0, x0, #0x50
  4176e8:	mov	x1, #0x0                   	// #0
  4176ec:	bl	4105c4 <ferror@plt+0xeff4>
  4176f0:	ldrh	w0, [x0]
  4176f4:	cmp	w0, #0x0
  4176f8:	b.eq	417714 <ferror@plt+0x16144>  // b.none
  4176fc:	ldr	x0, [sp, #24]
  417700:	ldr	x0, [x0, #16]
  417704:	mov	x1, x0
  417708:	mov	w0, #0x18                  	// #24
  41770c:	bl	410994 <ferror@plt+0xf3c4>
  417710:	b	417784 <ferror@plt+0x161b4>
  417714:	ldr	x0, [sp, #24]
  417718:	bl	4168a4 <ferror@plt+0x152d4>
  41771c:	str	w0, [sp, #44]
  417720:	b	417730 <ferror@plt+0x16160>
  417724:	ldr	x0, [sp, #24]
  417728:	bl	41719c <ferror@plt+0x15bcc>
  41772c:	str	w0, [sp, #44]
  417730:	ldr	w0, [sp, #44]
  417734:	cmp	w0, #0x0
  417738:	b.eq	417748 <ferror@plt+0x16178>  // b.none
  41773c:	ldr	w0, [sp, #44]
  417740:	cmp	w0, #0x7
  417744:	b.ne	417770 <ferror@plt+0x161a0>  // b.any
  417748:	adrp	x0, 435000 <ferror@plt+0x33a30>
  41774c:	add	x0, x0, #0x250
  417750:	ldr	x0, [x0]
  417754:	ldr	w1, [x0, #1128]
  417758:	adrp	x0, 435000 <ferror@plt+0x33a30>
  41775c:	add	x0, x0, #0x250
  417760:	ldr	x0, [x0]
  417764:	ldr	w0, [x0, #1132]
  417768:	cmp	w1, w0
  41776c:	b.eq	417780 <ferror@plt+0x161b0>  // b.none
  417770:	ldr	w1, [sp, #44]
  417774:	ldr	x0, [sp, #24]
  417778:	bl	407460 <ferror@plt+0x5e90>
  41777c:	str	w0, [sp, #44]
  417780:	ldr	w0, [sp, #44]
  417784:	ldp	x29, x30, [sp], #48
  417788:	ret
  41778c:	stp	x29, x30, [sp, #-128]!
  417790:	mov	x29, sp
  417794:	str	x0, [sp, #40]
  417798:	strb	w1, [sp, #39]
  41779c:	str	x2, [sp, #24]
  4177a0:	str	wzr, [sp, #124]
  4177a4:	mov	w0, #0x3f                  	// #63
  4177a8:	str	w0, [sp, #76]
  4177ac:	mov	w0, #0xffffffff            	// #-1
  4177b0:	strb	w0, [sp, #123]
  4177b4:	ldr	x0, [sp, #40]
  4177b8:	ldr	w0, [x0, #32]
  4177bc:	str	w0, [sp, #72]
  4177c0:	str	xzr, [sp, #64]
  4177c4:	ldr	x0, [sp, #40]
  4177c8:	ldr	x0, [x0, #208]
  4177cc:	str	x0, [sp, #88]
  4177d0:	ldr	x0, [sp, #40]
  4177d4:	ldr	w0, [x0, #32]
  4177d8:	cmp	w0, #0x24
  4177dc:	cset	w0, eq  // eq = none
  4177e0:	strb	w0, [sp, #87]
  4177e4:	str	wzr, [sp, #108]
  4177e8:	ldr	w0, [sp, #108]
  4177ec:	str	w0, [sp, #112]
  4177f0:	strb	wzr, [sp, #63]
  4177f4:	ldrb	w0, [sp, #63]
  4177f8:	strb	w0, [sp, #102]
  4177fc:	ldrb	w0, [sp, #102]
  417800:	strb	w0, [sp, #104]
  417804:	ldrb	w0, [sp, #104]
  417808:	strb	w0, [sp, #105]
  41780c:	ldrb	w0, [sp, #105]
  417810:	strb	w0, [sp, #106]
  417814:	ldrb	w0, [sp, #106]
  417818:	strb	w0, [sp, #107]
  41781c:	mov	w0, #0x1                   	// #1
  417820:	strb	w0, [sp, #103]
  417824:	ldrb	w0, [sp, #39]
  417828:	and	x0, x0, #0x8
  41782c:	cmp	x0, #0x0
  417830:	b.ne	4181a0 <ferror@plt+0x16bd0>  // b.any
  417834:	b	417844 <ferror@plt+0x16274>
  417838:	ldr	x0, [sp, #40]
  41783c:	bl	4066bc <ferror@plt+0x50ec>
  417840:	str	w0, [sp, #124]
  417844:	ldr	w0, [sp, #124]
  417848:	cmp	w0, #0x0
  41784c:	b.ne	417868 <ferror@plt+0x16298>  // b.any
  417850:	ldr	x0, [sp, #40]
  417854:	ldr	w0, [x0, #32]
  417858:	str	w0, [sp, #72]
  41785c:	ldr	w0, [sp, #72]
  417860:	cmp	w0, #0x22
  417864:	b.eq	417838 <ferror@plt+0x16268>  // b.none
  417868:	ldr	w0, [sp, #124]
  41786c:	cmp	w0, #0x0
  417870:	b.eq	4181a0 <ferror@plt+0x16bd0>  // b.none
  417874:	ldr	w0, [sp, #124]
  417878:	b	418680 <ferror@plt+0x170b0>
  41787c:	ldr	w0, [sp, #72]
  417880:	cmp	w0, #0x45
  417884:	b.hi	418170 <ferror@plt+0x16ba0>  // b.pmore
  417888:	cmp	w0, #0x42
  41788c:	b.cs	418008 <ferror@plt+0x16a38>  // b.hs, b.nlast
  417890:	cmp	w0, #0x40
  417894:	b.hi	418170 <ferror@plt+0x16ba0>  // b.pmore
  417898:	cmp	w0, #0x3f
  41789c:	b.cs	417f68 <ferror@plt+0x16998>  // b.hs, b.nlast
  4178a0:	cmp	w0, #0x3d
  4178a4:	b.eq	417f68 <ferror@plt+0x16998>  // b.none
  4178a8:	cmp	w0, #0x3d
  4178ac:	b.hi	418170 <ferror@plt+0x16ba0>  // b.pmore
  4178b0:	cmp	w0, #0x3c
  4178b4:	b.eq	4180dc <ferror@plt+0x16b0c>  // b.none
  4178b8:	cmp	w0, #0x3c
  4178bc:	b.hi	418170 <ferror@plt+0x16ba0>  // b.pmore
  4178c0:	cmp	w0, #0x3b
  4178c4:	b.hi	418170 <ferror@plt+0x16ba0>  // b.pmore
  4178c8:	cmp	w0, #0x39
  4178cc:	b.cs	417ec4 <ferror@plt+0x168f4>  // b.hs, b.nlast
  4178d0:	cmp	w0, #0x2e
  4178d4:	b.eq	417e3c <ferror@plt+0x1686c>  // b.none
  4178d8:	cmp	w0, #0x2e
  4178dc:	b.hi	418170 <ferror@plt+0x16ba0>  // b.pmore
  4178e0:	cmp	w0, #0x2d
  4178e4:	b.eq	417d98 <ferror@plt+0x167c8>  // b.none
  4178e8:	cmp	w0, #0x2d
  4178ec:	b.hi	418170 <ferror@plt+0x16ba0>  // b.pmore
  4178f0:	cmp	w0, #0x25
  4178f4:	b.eq	417ce4 <ferror@plt+0x16714>  // b.none
  4178f8:	cmp	w0, #0x25
  4178fc:	b.hi	418170 <ferror@plt+0x16ba0>  // b.pmore
  417900:	cmp	w0, #0x24
  417904:	b.eq	417c5c <ferror@plt+0x1668c>  // b.none
  417908:	cmp	w0, #0x24
  41790c:	b.hi	418170 <ferror@plt+0x16ba0>  // b.pmore
  417910:	cmp	w0, #0x21
  417914:	b.hi	418170 <ferror@plt+0x16ba0>  // b.pmore
  417918:	cmp	w0, #0x18
  41791c:	b.cs	417ac8 <ferror@plt+0x164f8>  // b.hs, b.nlast
  417920:	cmp	w0, #0x17
  417924:	b.hi	418170 <ferror@plt+0x16ba0>  // b.pmore
  417928:	cmp	w0, #0xd
  41792c:	b.cs	417b08 <ferror@plt+0x16538>  // b.hs, b.nlast
  417930:	cmp	w0, #0xc
  417934:	b.eq	417a68 <ferror@plt+0x16498>  // b.none
  417938:	cmp	w0, #0xc
  41793c:	b.hi	418170 <ferror@plt+0x16ba0>  // b.pmore
  417940:	cmp	w0, #0xb
  417944:	b.hi	418170 <ferror@plt+0x16ba0>  // b.pmore
  417948:	cmp	w0, #0x7
  41794c:	b.cs	417b08 <ferror@plt+0x16538>  // b.hs, b.nlast
  417950:	cmp	w0, #0x6
  417954:	b.eq	4179ec <ferror@plt+0x1641c>  // b.none
  417958:	cmp	w0, #0x6
  41795c:	b.hi	418170 <ferror@plt+0x16ba0>  // b.pmore
  417960:	cmp	w0, #0x3
  417964:	b.hi	417974 <ferror@plt+0x163a4>  // b.pmore
  417968:	cmp	w0, #0x2
  41796c:	b.cs	417980 <ferror@plt+0x163b0>  // b.hs, b.nlast
  417970:	b	418170 <ferror@plt+0x16ba0>
  417974:	cmp	w0, #0x5
  417978:	b.eq	417b08 <ferror@plt+0x16538>  // b.none
  41797c:	b	418170 <ferror@plt+0x16ba0>
  417980:	ldrb	w0, [sp, #102]
  417984:	cmp	w0, #0x0
  417988:	b.eq	4179a4 <ferror@plt+0x163d4>  // b.none
  41798c:	ldr	x0, [sp, #40]
  417990:	ldr	x0, [x0, #16]
  417994:	mov	x1, x0
  417998:	mov	w0, #0x1d                  	// #29
  41799c:	bl	410994 <ferror@plt+0xf3c4>
  4179a0:	b	418680 <ferror@plt+0x170b0>
  4179a4:	add	x2, sp, #0x40
  4179a8:	add	x1, sp, #0x3f
  4179ac:	add	x0, sp, #0x4c
  4179b0:	ldrb	w4, [sp, #39]
  4179b4:	mov	x3, x2
  4179b8:	mov	x2, x1
  4179bc:	mov	x1, x0
  4179c0:	ldr	x0, [sp, #40]
  4179c4:	bl	415118 <ferror@plt+0x13b48>
  4179c8:	str	w0, [sp, #124]
  4179cc:	strb	wzr, [sp, #103]
  4179d0:	ldrb	w0, [sp, #103]
  4179d4:	strb	w0, [sp, #105]
  4179d8:	ldrb	w0, [sp, #105]
  4179dc:	strb	w0, [sp, #107]
  4179e0:	mov	w0, #0x1                   	// #1
  4179e4:	strb	w0, [sp, #102]
  4179e8:	b	418170 <ferror@plt+0x16ba0>
  4179ec:	ldrb	w0, [sp, #103]
  4179f0:	cmp	w0, #0x0
  4179f4:	b.ne	417a28 <ferror@plt+0x16458>  // b.any
  4179f8:	ldrb	w0, [sp, #107]
  4179fc:	eor	w0, w0, #0x1
  417a00:	and	w0, w0, #0xff
  417a04:	cmp	w0, #0x0
  417a08:	b.eq	417a40 <ferror@plt+0x16470>  // b.none
  417a0c:	ldr	w0, [sp, #76]
  417a10:	bl	414318 <ferror@plt+0x12d48>
  417a14:	and	w0, w0, #0xff
  417a18:	eor	w0, w0, #0x1
  417a1c:	and	w0, w0, #0xff
  417a20:	cmp	w0, #0x0
  417a24:	b.eq	417a40 <ferror@plt+0x16470>  // b.none
  417a28:	ldr	x0, [sp, #40]
  417a2c:	ldr	x0, [x0, #16]
  417a30:	mov	x1, x0
  417a34:	mov	w0, #0x18                  	// #24
  417a38:	bl	410994 <ferror@plt+0xf3c4>
  417a3c:	b	418680 <ferror@plt+0x170b0>
  417a40:	ldr	x0, [sp, #40]
  417a44:	ldr	x0, [x0, #288]
  417a48:	mov	w1, #0x6                   	// #6
  417a4c:	bl	4101d8 <ferror@plt+0xec08>
  417a50:	strb	wzr, [sp, #63]
  417a54:	ldrb	w0, [sp, #63]
  417a58:	strb	w0, [sp, #107]
  417a5c:	mov	w0, #0x1                   	// #1
  417a60:	strb	w0, [sp, #105]
  417a64:	b	418170 <ferror@plt+0x16ba0>
  417a68:	add	x1, sp, #0x40
  417a6c:	add	x0, sp, #0x4c
  417a70:	mov	x5, x1
  417a74:	ldrb	w4, [sp, #103]
  417a78:	ldrb	w3, [sp, #107]
  417a7c:	ldr	x2, [sp, #88]
  417a80:	mov	x1, x0
  417a84:	ldr	x0, [sp, #40]
  417a88:	bl	4153dc <ferror@plt+0x13e0c>
  417a8c:	str	w0, [sp, #124]
  417a90:	strb	wzr, [sp, #63]
  417a94:	ldrb	w0, [sp, #63]
  417a98:	strb	w0, [sp, #105]
  417a9c:	ldrb	w0, [sp, #105]
  417aa0:	strb	w0, [sp, #107]
  417aa4:	ldr	w0, [sp, #76]
  417aa8:	cmp	w0, #0xc
  417aac:	cset	w0, eq  // eq = none
  417ab0:	strb	w0, [sp, #103]
  417ab4:	ldrb	w0, [sp, #103]
  417ab8:	cmp	w0, #0x0
  417abc:	b.eq	41816c <ferror@plt+0x16b9c>  // b.none
  417ac0:	strb	wzr, [sp, #102]
  417ac4:	b	41816c <ferror@plt+0x16b9c>
  417ac8:	ldr	w0, [sp, #76]
  417acc:	cmp	w0, #0x2e
  417ad0:	b.ls	417aec <ferror@plt+0x1651c>  // b.plast
  417ad4:	ldr	w0, [sp, #76]
  417ad8:	cmp	w0, #0x36
  417adc:	b.hi	417aec <ferror@plt+0x1651c>  // b.pmore
  417ae0:	ldr	w0, [sp, #76]
  417ae4:	cmp	w0, #0x31
  417ae8:	b.ne	417b08 <ferror@plt+0x16538>  // b.any
  417aec:	ldr	x0, [sp, #40]
  417af0:	ldr	x0, [x0, #16]
  417af4:	mov	x1, x0
  417af8:	mov	w0, #0x1d                  	// #29
  417afc:	bl	410994 <ferror@plt+0xf3c4>
  417b00:	str	w0, [sp, #124]
  417b04:	b	418170 <ferror@plt+0x16ba0>
  417b08:	ldr	w0, [sp, #72]
  417b0c:	cmp	w0, #0x5
  417b10:	b.eq	417b20 <ferror@plt+0x16550>  // b.none
  417b14:	ldr	w0, [sp, #72]
  417b18:	cmp	w0, #0x4
  417b1c:	b.ne	417b6c <ferror@plt+0x1659c>  // b.any
  417b20:	ldrb	w0, [sp, #103]
  417b24:	eor	w0, w0, #0x1
  417b28:	and	w0, w0, #0xff
  417b2c:	cmp	w0, #0x0
  417b30:	b.eq	417ba8 <ferror@plt+0x165d8>  // b.none
  417b34:	ldr	x0, [sp, #40]
  417b38:	ldr	w0, [x0, #36]
  417b3c:	cmp	w0, #0x5
  417b40:	b.eq	417ba8 <ferror@plt+0x165d8>  // b.none
  417b44:	ldr	x0, [sp, #40]
  417b48:	ldr	w0, [x0, #36]
  417b4c:	cmp	w0, #0x4
  417b50:	b.eq	417ba8 <ferror@plt+0x165d8>  // b.none
  417b54:	ldr	x0, [sp, #40]
  417b58:	ldr	x0, [x0, #16]
  417b5c:	mov	x1, x0
  417b60:	mov	w0, #0x19                  	// #25
  417b64:	bl	410994 <ferror@plt+0xf3c4>
  417b68:	b	418680 <ferror@plt+0x170b0>
  417b6c:	ldr	w0, [sp, #76]
  417b70:	cmp	w0, #0x1
  417b74:	b.ls	417b84 <ferror@plt+0x165b4>  // b.plast
  417b78:	ldr	w0, [sp, #76]
  417b7c:	cmp	w0, #0x5
  417b80:	b.ls	417b90 <ferror@plt+0x165c0>  // b.plast
  417b84:	ldrb	w0, [sp, #103]
  417b88:	cmp	w0, #0x0
  417b8c:	b.eq	417bac <ferror@plt+0x165dc>  // b.none
  417b90:	ldr	x0, [sp, #40]
  417b94:	ldr	x0, [x0, #16]
  417b98:	mov	x1, x0
  417b9c:	mov	w0, #0x19                  	// #25
  417ba0:	bl	410994 <ferror@plt+0xf3c4>
  417ba4:	b	418680 <ferror@plt+0x170b0>
  417ba8:	nop
  417bac:	ldr	w0, [sp, #72]
  417bb0:	cmp	w0, #0xf
  417bb4:	b.ls	417bcc <ferror@plt+0x165fc>  // b.plast
  417bb8:	ldr	w0, [sp, #72]
  417bbc:	cmp	w0, #0x15
  417bc0:	b.hi	417bcc <ferror@plt+0x165fc>  // b.pmore
  417bc4:	mov	w0, #0x1                   	// #1
  417bc8:	b	417bd0 <ferror@plt+0x16600>
  417bcc:	mov	w0, #0x0                   	// #0
  417bd0:	mov	w1, w0
  417bd4:	ldr	w0, [sp, #108]
  417bd8:	add	w0, w0, w1
  417bdc:	str	w0, [sp, #108]
  417be0:	ldr	w0, [sp, #72]
  417be4:	and	w0, w0, #0xff
  417be8:	str	w0, [sp, #76]
  417bec:	ldr	w0, [sp, #72]
  417bf0:	add	x1, sp, #0x40
  417bf4:	mov	x3, x1
  417bf8:	ldr	x2, [sp, #88]
  417bfc:	mov	w1, w0
  417c00:	ldr	x0, [sp, #40]
  417c04:	bl	414634 <ferror@plt+0x13064>
  417c08:	strb	wzr, [sp, #63]
  417c0c:	ldrb	w0, [sp, #63]
  417c10:	strb	w0, [sp, #102]
  417c14:	ldrb	w0, [sp, #102]
  417c18:	strb	w0, [sp, #107]
  417c1c:	mov	w0, #0x1                   	// #1
  417c20:	strb	w0, [sp, #105]
  417c24:	ldr	w0, [sp, #72]
  417c28:	cmp	w0, #0x5
  417c2c:	b.eq	417c44 <ferror@plt+0x16674>  // b.none
  417c30:	ldr	w0, [sp, #72]
  417c34:	cmp	w0, #0x4
  417c38:	b.eq	417c44 <ferror@plt+0x16674>  // b.none
  417c3c:	mov	w0, #0x1                   	// #1
  417c40:	b	417c48 <ferror@plt+0x16678>
  417c44:	mov	w0, #0x0                   	// #0
  417c48:	strb	w0, [sp, #103]
  417c4c:	ldrb	w0, [sp, #103]
  417c50:	and	w0, w0, #0x1
  417c54:	strb	w0, [sp, #103]
  417c58:	b	418170 <ferror@plt+0x16ba0>
  417c5c:	ldrb	w0, [sp, #103]
  417c60:	eor	w0, w0, #0x1
  417c64:	and	w0, w0, #0xff
  417c68:	cmp	w0, #0x0
  417c6c:	b.eq	417ca8 <ferror@plt+0x166d8>  // b.none
  417c70:	ldrb	w0, [sp, #107]
  417c74:	cmp	w0, #0x0
  417c78:	b.ne	417c90 <ferror@plt+0x166c0>  // b.any
  417c7c:	ldr	w0, [sp, #76]
  417c80:	bl	414318 <ferror@plt+0x12d48>
  417c84:	and	w0, w0, #0xff
  417c88:	cmp	w0, #0x0
  417c8c:	b.eq	417ca8 <ferror@plt+0x166d8>  // b.none
  417c90:	ldr	x0, [sp, #40]
  417c94:	ldr	x0, [x0, #16]
  417c98:	mov	x1, x0
  417c9c:	mov	w0, #0x19                  	// #25
  417ca0:	bl	410994 <ferror@plt+0xf3c4>
  417ca4:	b	418680 <ferror@plt+0x170b0>
  417ca8:	ldr	w0, [sp, #112]
  417cac:	add	w0, w0, #0x1
  417cb0:	str	w0, [sp, #112]
  417cb4:	strb	wzr, [sp, #63]
  417cb8:	ldrb	w0, [sp, #63]
  417cbc:	strb	w0, [sp, #102]
  417cc0:	ldrb	w0, [sp, #102]
  417cc4:	strb	w0, [sp, #107]
  417cc8:	mov	w0, #0x1                   	// #1
  417ccc:	strb	w0, [sp, #105]
  417cd0:	ldr	x0, [sp, #40]
  417cd4:	add	x0, x0, #0xc8
  417cd8:	add	x1, sp, #0x48
  417cdc:	bl	4101ac <ferror@plt+0xebdc>
  417ce0:	b	418170 <ferror@plt+0x16ba0>
  417ce4:	ldr	x0, [sp, #40]
  417ce8:	ldr	w0, [x0, #36]
  417cec:	cmp	w0, #0x24
  417cf0:	b.ne	417cfc <ferror@plt+0x1672c>  // b.any
  417cf4:	mov	w0, #0x6                   	// #6
  417cf8:	b	418680 <ferror@plt+0x170b0>
  417cfc:	ldrb	w0, [sp, #103]
  417d00:	cmp	w0, #0x0
  417d04:	b.ne	417d20 <ferror@plt+0x16750>  // b.any
  417d08:	ldr	w0, [sp, #76]
  417d0c:	cmp	w0, #0x1
  417d10:	b.ls	417d38 <ferror@plt+0x16768>  // b.plast
  417d14:	ldr	w0, [sp, #76]
  417d18:	cmp	w0, #0x5
  417d1c:	b.hi	417d38 <ferror@plt+0x16768>  // b.pmore
  417d20:	ldr	x0, [sp, #40]
  417d24:	ldr	x0, [x0, #16]
  417d28:	mov	x1, x0
  417d2c:	mov	w0, #0x19                  	// #25
  417d30:	bl	410994 <ferror@plt+0xf3c4>
  417d34:	b	418680 <ferror@plt+0x170b0>
  417d38:	ldr	w0, [sp, #112]
  417d3c:	cmp	w0, #0x0
  417d40:	b.ne	417d58 <ferror@plt+0x16788>  // b.any
  417d44:	str	wzr, [sp, #124]
  417d48:	mov	w0, #0x1                   	// #1
  417d4c:	strb	w0, [sp, #106]
  417d50:	strb	wzr, [sp, #105]
  417d54:	b	418170 <ferror@plt+0x16ba0>
  417d58:	ldr	w0, [sp, #112]
  417d5c:	sub	w0, w0, #0x1
  417d60:	str	w0, [sp, #112]
  417d64:	mov	w0, #0x1                   	// #1
  417d68:	strb	w0, [sp, #107]
  417d6c:	strb	wzr, [sp, #102]
  417d70:	ldrb	w0, [sp, #102]
  417d74:	strb	w0, [sp, #103]
  417d78:	ldrb	w0, [sp, #103]
  417d7c:	strb	w0, [sp, #105]
  417d80:	add	x0, sp, #0x40
  417d84:	mov	x1, x0
  417d88:	ldr	x0, [sp, #40]
  417d8c:	bl	4147a4 <ferror@plt+0x131d4>
  417d90:	str	w0, [sp, #124]
  417d94:	b	418170 <ferror@plt+0x16ba0>
  417d98:	ldrb	w0, [sp, #103]
  417d9c:	eor	w0, w0, #0x1
  417da0:	and	w0, w0, #0xff
  417da4:	cmp	w0, #0x0
  417da8:	b.eq	417de4 <ferror@plt+0x16814>  // b.none
  417dac:	ldrb	w0, [sp, #107]
  417db0:	cmp	w0, #0x0
  417db4:	b.ne	417dcc <ferror@plt+0x167fc>  // b.any
  417db8:	ldr	w0, [sp, #76]
  417dbc:	bl	414318 <ferror@plt+0x12d48>
  417dc0:	and	w0, w0, #0xff
  417dc4:	cmp	w0, #0x0
  417dc8:	b.eq	417de4 <ferror@plt+0x16814>  // b.none
  417dcc:	ldr	x0, [sp, #40]
  417dd0:	ldr	x0, [x0, #16]
  417dd4:	mov	x1, x0
  417dd8:	mov	w0, #0x19                  	// #25
  417ddc:	bl	410994 <ferror@plt+0xf3c4>
  417de0:	b	418680 <ferror@plt+0x170b0>
  417de4:	strb	wzr, [sp, #103]
  417de8:	ldrb	w0, [sp, #103]
  417dec:	strb	w0, [sp, #105]
  417df0:	ldrb	w0, [sp, #39]
  417df4:	and	w0, w0, #0xfffffffb
  417df8:	and	w2, w0, #0xff
  417dfc:	add	x1, sp, #0x3f
  417e00:	add	x0, sp, #0x4c
  417e04:	mov	w3, w2
  417e08:	mov	x2, x1
  417e0c:	mov	x1, x0
  417e10:	ldr	x0, [sp, #40]
  417e14:	bl	414ac4 <ferror@plt+0x134f4>
  417e18:	str	w0, [sp, #124]
  417e1c:	ldr	w0, [sp, #76]
  417e20:	cmp	w0, #0x45
  417e24:	cset	w0, eq  // eq = none
  417e28:	strb	w0, [sp, #107]
  417e2c:	ldr	x0, [sp, #64]
  417e30:	add	x0, x0, #0x1
  417e34:	str	x0, [sp, #64]
  417e38:	b	418170 <ferror@plt+0x16ba0>
  417e3c:	ldrb	w0, [sp, #103]
  417e40:	eor	w0, w0, #0x1
  417e44:	and	w0, w0, #0xff
  417e48:	cmp	w0, #0x0
  417e4c:	b.eq	417e88 <ferror@plt+0x168b8>  // b.none
  417e50:	ldrb	w0, [sp, #107]
  417e54:	cmp	w0, #0x0
  417e58:	b.ne	417e70 <ferror@plt+0x168a0>  // b.any
  417e5c:	ldr	w0, [sp, #76]
  417e60:	bl	414318 <ferror@plt+0x12d48>
  417e64:	and	w0, w0, #0xff
  417e68:	cmp	w0, #0x0
  417e6c:	b.eq	417e88 <ferror@plt+0x168b8>  // b.none
  417e70:	ldr	x0, [sp, #40]
  417e74:	ldr	x0, [x0, #16]
  417e78:	mov	x1, x0
  417e7c:	mov	w0, #0x19                  	// #25
  417e80:	bl	410994 <ferror@plt+0xf3c4>
  417e84:	b	418680 <ferror@plt+0x170b0>
  417e88:	ldr	x0, [sp, #40]
  417e8c:	bl	4072e0 <ferror@plt+0x5d10>
  417e90:	ldr	x0, [sp, #64]
  417e94:	add	x0, x0, #0x1
  417e98:	str	x0, [sp, #64]
  417e9c:	mov	w0, #0x2e                  	// #46
  417ea0:	str	w0, [sp, #76]
  417ea4:	mov	w0, #0x1                   	// #1
  417ea8:	strb	w0, [sp, #105]
  417eac:	strb	wzr, [sp, #63]
  417eb0:	ldrb	w0, [sp, #63]
  417eb4:	strb	w0, [sp, #103]
  417eb8:	ldrb	w0, [sp, #103]
  417ebc:	strb	w0, [sp, #107]
  417ec0:	b	418170 <ferror@plt+0x16ba0>
  417ec4:	ldrb	w0, [sp, #103]
  417ec8:	eor	w0, w0, #0x1
  417ecc:	and	w0, w0, #0xff
  417ed0:	cmp	w0, #0x0
  417ed4:	b.eq	417f10 <ferror@plt+0x16940>  // b.none
  417ed8:	ldrb	w0, [sp, #107]
  417edc:	cmp	w0, #0x0
  417ee0:	b.ne	417ef8 <ferror@plt+0x16928>  // b.any
  417ee4:	ldr	w0, [sp, #76]
  417ee8:	bl	414318 <ferror@plt+0x12d48>
  417eec:	and	w0, w0, #0xff
  417ef0:	cmp	w0, #0x0
  417ef4:	b.eq	417f10 <ferror@plt+0x16940>  // b.none
  417ef8:	ldr	x0, [sp, #40]
  417efc:	ldr	x0, [x0, #16]
  417f00:	mov	x1, x0
  417f04:	mov	w0, #0x19                  	// #25
  417f08:	bl	410994 <ferror@plt+0xf3c4>
  417f0c:	b	418680 <ferror@plt+0x170b0>
  417f10:	ldr	w0, [sp, #72]
  417f14:	sub	w0, w0, #0x6
  417f18:	str	w0, [sp, #76]
  417f1c:	ldr	x0, [sp, #40]
  417f20:	ldr	x0, [x0, #288]
  417f24:	mov	x2, x0
  417f28:	ldr	w0, [sp, #76]
  417f2c:	and	w0, w0, #0xff
  417f30:	mov	w1, w0
  417f34:	mov	x0, x2
  417f38:	bl	4101d8 <ferror@plt+0xec08>
  417f3c:	mov	w0, #0x1                   	// #1
  417f40:	strb	w0, [sp, #63]
  417f44:	ldrb	w0, [sp, #63]
  417f48:	strb	w0, [sp, #105]
  417f4c:	strb	wzr, [sp, #103]
  417f50:	ldrb	w0, [sp, #103]
  417f54:	strb	w0, [sp, #107]
  417f58:	ldr	x0, [sp, #64]
  417f5c:	add	x0, x0, #0x1
  417f60:	str	x0, [sp, #64]
  417f64:	b	418170 <ferror@plt+0x16ba0>
  417f68:	ldrb	w0, [sp, #103]
  417f6c:	eor	w0, w0, #0x1
  417f70:	and	w0, w0, #0xff
  417f74:	cmp	w0, #0x0
  417f78:	b.eq	417fb4 <ferror@plt+0x169e4>  // b.none
  417f7c:	ldrb	w0, [sp, #107]
  417f80:	cmp	w0, #0x0
  417f84:	b.ne	417f9c <ferror@plt+0x169cc>  // b.any
  417f88:	ldr	w0, [sp, #76]
  417f8c:	bl	414318 <ferror@plt+0x12d48>
  417f90:	and	w0, w0, #0xff
  417f94:	cmp	w0, #0x0
  417f98:	b.eq	417fb4 <ferror@plt+0x169e4>  // b.none
  417f9c:	ldr	x0, [sp, #40]
  417fa0:	ldr	x0, [x0, #16]
  417fa4:	mov	x1, x0
  417fa8:	mov	w0, #0x19                  	// #25
  417fac:	bl	410994 <ferror@plt+0xf3c4>
  417fb0:	b	418680 <ferror@plt+0x170b0>
  417fb4:	ldr	w0, [sp, #72]
  417fb8:	add	x1, sp, #0x4c
  417fbc:	mov	x3, x1
  417fc0:	ldrb	w2, [sp, #39]
  417fc4:	mov	w1, w0
  417fc8:	ldr	x0, [sp, #40]
  417fcc:	bl	414e28 <ferror@plt+0x13858>
  417fd0:	str	w0, [sp, #124]
  417fd4:	strb	wzr, [sp, #63]
  417fd8:	ldrb	w0, [sp, #63]
  417fdc:	strb	w0, [sp, #102]
  417fe0:	ldrb	w0, [sp, #102]
  417fe4:	strb	w0, [sp, #103]
  417fe8:	ldrb	w0, [sp, #103]
  417fec:	strb	w0, [sp, #105]
  417ff0:	ldrb	w0, [sp, #105]
  417ff4:	strb	w0, [sp, #107]
  417ff8:	ldr	x0, [sp, #64]
  417ffc:	add	x0, x0, #0x1
  418000:	str	x0, [sp, #64]
  418004:	b	418170 <ferror@plt+0x16ba0>
  418008:	ldrb	w0, [sp, #103]
  41800c:	eor	w0, w0, #0x1
  418010:	and	w0, w0, #0xff
  418014:	cmp	w0, #0x0
  418018:	b.eq	418054 <ferror@plt+0x16a84>  // b.none
  41801c:	ldrb	w0, [sp, #107]
  418020:	cmp	w0, #0x0
  418024:	b.ne	41803c <ferror@plt+0x16a6c>  // b.any
  418028:	ldr	w0, [sp, #76]
  41802c:	bl	414318 <ferror@plt+0x12d48>
  418030:	and	w0, w0, #0xff
  418034:	cmp	w0, #0x0
  418038:	b.eq	418054 <ferror@plt+0x16a84>  // b.none
  41803c:	ldr	x0, [sp, #40]
  418040:	ldr	x0, [x0, #16]
  418044:	mov	x1, x0
  418048:	mov	w0, #0x19                  	// #25
  41804c:	bl	410994 <ferror@plt+0xf3c4>
  418050:	b	418680 <ferror@plt+0x170b0>
  418054:	ldr	w0, [sp, #72]
  418058:	cmp	w0, #0x42
  41805c:	b.ne	418088 <ferror@plt+0x16ab8>  // b.any
  418060:	ldrb	w0, [sp, #39]
  418064:	and	x0, x0, #0x8
  418068:	cmp	x0, #0x0
  41806c:	b.eq	418088 <ferror@plt+0x16ab8>  // b.none
  418070:	ldr	x0, [sp, #40]
  418074:	ldr	x0, [x0, #16]
  418078:	mov	x1, x0
  41807c:	mov	w0, #0xe                   	// #14
  418080:	bl	410994 <ferror@plt+0xf3c4>
  418084:	b	418680 <ferror@plt+0x170b0>
  418088:	ldr	w0, [sp, #72]
  41808c:	sub	w0, w0, #0x7
  418090:	str	w0, [sp, #76]
  418094:	ldr	w0, [sp, #76]
  418098:	mov	w1, w0
  41809c:	ldr	x0, [sp, #40]
  4180a0:	bl	414d58 <ferror@plt+0x13788>
  4180a4:	str	w0, [sp, #124]
  4180a8:	strb	wzr, [sp, #63]
  4180ac:	ldrb	w0, [sp, #63]
  4180b0:	strb	w0, [sp, #102]
  4180b4:	ldrb	w0, [sp, #102]
  4180b8:	strb	w0, [sp, #103]
  4180bc:	ldrb	w0, [sp, #103]
  4180c0:	strb	w0, [sp, #105]
  4180c4:	ldrb	w0, [sp, #105]
  4180c8:	strb	w0, [sp, #107]
  4180cc:	ldr	x0, [sp, #64]
  4180d0:	add	x0, x0, #0x1
  4180d4:	str	x0, [sp, #64]
  4180d8:	b	418170 <ferror@plt+0x16ba0>
  4180dc:	ldrb	w0, [sp, #103]
  4180e0:	eor	w0, w0, #0x1
  4180e4:	and	w0, w0, #0xff
  4180e8:	cmp	w0, #0x0
  4180ec:	b.eq	418128 <ferror@plt+0x16b58>  // b.none
  4180f0:	ldrb	w0, [sp, #107]
  4180f4:	cmp	w0, #0x0
  4180f8:	b.ne	418110 <ferror@plt+0x16b40>  // b.any
  4180fc:	ldr	w0, [sp, #76]
  418100:	bl	414318 <ferror@plt+0x12d48>
  418104:	and	w0, w0, #0xff
  418108:	cmp	w0, #0x0
  41810c:	b.eq	418128 <ferror@plt+0x16b58>  // b.none
  418110:	ldr	x0, [sp, #40]
  418114:	ldr	x0, [x0, #16]
  418118:	mov	x1, x0
  41811c:	mov	w0, #0x19                  	// #25
  418120:	bl	410994 <ferror@plt+0xf3c4>
  418124:	b	418680 <ferror@plt+0x170b0>
  418128:	add	x1, sp, #0x3f
  41812c:	add	x0, sp, #0x4c
  418130:	ldrb	w3, [sp, #39]
  418134:	mov	x2, x1
  418138:	mov	x1, x0
  41813c:	ldr	x0, [sp, #40]
  418140:	bl	414fa8 <ferror@plt+0x139d8>
  418144:	str	w0, [sp, #124]
  418148:	strb	wzr, [sp, #103]
  41814c:	ldrb	w0, [sp, #103]
  418150:	strb	w0, [sp, #105]
  418154:	ldrb	w0, [sp, #105]
  418158:	strb	w0, [sp, #107]
  41815c:	ldr	x0, [sp, #64]
  418160:	add	x0, x0, #0x1
  418164:	str	x0, [sp, #64]
  418168:	b	418170 <ferror@plt+0x16ba0>
  41816c:	nop
  418170:	ldr	w0, [sp, #124]
  418174:	cmp	w0, #0x0
  418178:	b.ne	418194 <ferror@plt+0x16bc4>  // b.any
  41817c:	ldrb	w0, [sp, #105]
  418180:	cmp	w0, #0x0
  418184:	b.eq	418194 <ferror@plt+0x16bc4>  // b.none
  418188:	ldr	x0, [sp, #40]
  41818c:	bl	4066bc <ferror@plt+0x50ec>
  418190:	str	w0, [sp, #124]
  418194:	ldr	x0, [sp, #40]
  418198:	ldr	w0, [x0, #32]
  41819c:	str	w0, [sp, #72]
  4181a0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4181a4:	add	x0, x0, #0x250
  4181a8:	ldr	x0, [x0]
  4181ac:	ldr	w1, [x0, #1128]
  4181b0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4181b4:	add	x0, x0, #0x250
  4181b8:	ldr	x0, [x0]
  4181bc:	ldr	w0, [x0, #1132]
  4181c0:	cmp	w1, w0
  4181c4:	b.ne	418224 <ferror@plt+0x16c54>  // b.any
  4181c8:	ldr	w0, [sp, #124]
  4181cc:	cmp	w0, #0x0
  4181d0:	b.ne	418224 <ferror@plt+0x16c54>  // b.any
  4181d4:	ldrb	w0, [sp, #106]
  4181d8:	eor	w0, w0, #0x1
  4181dc:	and	w0, w0, #0xff
  4181e0:	cmp	w0, #0x0
  4181e4:	b.eq	418224 <ferror@plt+0x16c54>  // b.none
  4181e8:	ldr	w0, [sp, #72]
  4181ec:	lsr	w0, w0, #3
  4181f0:	and	w2, w0, #0x1f
  4181f4:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  4181f8:	add	x1, x0, #0x170
  4181fc:	mov	w0, w2
  418200:	ldrb	w0, [x1, x0]
  418204:	mov	w1, w0
  418208:	ldr	w0, [sp, #72]
  41820c:	mvn	w0, w0
  418210:	and	w0, w0, #0x7
  418214:	asr	w0, w1, w0
  418218:	and	w0, w0, #0x1
  41821c:	cmp	w0, #0x0
  418220:	b.ne	41787c <ferror@plt+0x162ac>  // b.any
  418224:	ldr	w0, [sp, #124]
  418228:	cmp	w0, #0x0
  41822c:	b.eq	418238 <ferror@plt+0x16c68>  // b.none
  418230:	ldr	w0, [sp, #124]
  418234:	b	418680 <ferror@plt+0x170b0>
  418238:	adrp	x0, 435000 <ferror@plt+0x33a30>
  41823c:	add	x0, x0, #0x250
  418240:	ldr	x0, [x0]
  418244:	ldr	w1, [x0, #1128]
  418248:	adrp	x0, 435000 <ferror@plt+0x33a30>
  41824c:	add	x0, x0, #0x250
  418250:	ldr	x0, [x0]
  418254:	ldr	w0, [x0, #1132]
  418258:	cmp	w1, w0
  41825c:	b.eq	418348 <ferror@plt+0x16d78>  // b.none
  418260:	mov	w0, #0x8                   	// #8
  418264:	b	418680 <ferror@plt+0x170b0>
  418268:	ldr	x0, [sp, #40]
  41826c:	add	x0, x0, #0xc8
  418270:	mov	x1, #0x0                   	// #0
  418274:	bl	4105c4 <ferror@plt+0xeff4>
  418278:	ldr	w0, [x0]
  41827c:	str	w0, [sp, #80]
  418280:	ldr	w0, [sp, #80]
  418284:	cmp	w0, #0x17
  418288:	b.ls	4182a0 <ferror@plt+0x16cd0>  // b.plast
  41828c:	ldr	w0, [sp, #80]
  418290:	cmp	w0, #0x21
  418294:	b.hi	4182a0 <ferror@plt+0x16cd0>  // b.pmore
  418298:	mov	w0, #0x1                   	// #1
  41829c:	b	4182a4 <ferror@plt+0x16cd4>
  4182a0:	mov	w0, #0x0                   	// #0
  4182a4:	strb	w0, [sp, #104]
  4182a8:	ldrb	w0, [sp, #104]
  4182ac:	and	w0, w0, #0x1
  4182b0:	strb	w0, [sp, #104]
  4182b4:	ldr	w0, [sp, #80]
  4182b8:	cmp	w0, #0x24
  4182bc:	b.eq	4182cc <ferror@plt+0x16cfc>  // b.none
  4182c0:	ldr	w0, [sp, #80]
  4182c4:	cmp	w0, #0x25
  4182c8:	b.ne	4182e4 <ferror@plt+0x16d14>  // b.any
  4182cc:	ldr	x0, [sp, #40]
  4182d0:	ldr	x0, [x0, #16]
  4182d4:	mov	x1, x0
  4182d8:	mov	w0, #0x19                  	// #25
  4182dc:	bl	410994 <ferror@plt+0xf3c4>
  4182e0:	b	418680 <ferror@plt+0x170b0>
  4182e4:	ldr	x0, [sp, #40]
  4182e8:	ldr	x0, [x0, #288]
  4182ec:	mov	x2, x0
  4182f0:	ldr	w0, [sp, #80]
  4182f4:	and	w0, w0, #0xff
  4182f8:	mov	w1, w0
  4182fc:	mov	x0, x2
  418300:	bl	4101d8 <ferror@plt+0xec08>
  418304:	ldr	x1, [sp, #64]
  418308:	ldr	w0, [sp, #80]
  41830c:	cmp	w0, #0x5
  418310:	b.eq	418328 <ferror@plt+0x16d58>  // b.none
  418314:	ldr	w0, [sp, #80]
  418318:	cmp	w0, #0x4
  41831c:	b.eq	418328 <ferror@plt+0x16d58>  // b.none
  418320:	mov	w0, #0x1                   	// #1
  418324:	b	41832c <ferror@plt+0x16d5c>
  418328:	mov	w0, #0x0                   	// #0
  41832c:	sxtw	x0, w0
  418330:	sub	x0, x1, x0
  418334:	str	x0, [sp, #64]
  418338:	ldr	x0, [sp, #40]
  41833c:	add	x0, x0, #0xc8
  418340:	mov	x1, #0x1                   	// #1
  418344:	bl	410054 <ferror@plt+0xea84>
  418348:	ldr	x0, [sp, #40]
  41834c:	ldr	x0, [x0, #208]
  418350:	ldr	x1, [sp, #88]
  418354:	cmp	x1, x0
  418358:	b.cc	418268 <ferror@plt+0x16c98>  // b.lo, b.ul, b.last
  41835c:	ldr	x0, [sp, #64]
  418360:	cmp	x0, #0x1
  418364:	b.eq	418380 <ferror@plt+0x16db0>  // b.none
  418368:	ldr	x0, [sp, #40]
  41836c:	ldr	x0, [x0, #16]
  418370:	mov	x1, x0
  418374:	mov	w0, #0x19                  	// #25
  418378:	bl	410994 <ferror@plt+0xf3c4>
  41837c:	b	418680 <ferror@plt+0x170b0>
  418380:	str	wzr, [sp, #116]
  418384:	b	418394 <ferror@plt+0x16dc4>
  418388:	ldr	w0, [sp, #116]
  41838c:	add	w0, w0, #0x1
  418390:	str	w0, [sp, #116]
  418394:	ldrb	w0, [sp, #24]
  418398:	mov	w1, w0
  41839c:	ldr	w0, [sp, #116]
  4183a0:	cmp	w0, w1
  4183a4:	b.cs	4183c4 <ferror@plt+0x16df4>  // b.hs, b.nlast
  4183a8:	ldr	w0, [sp, #116]
  4183ac:	add	x1, sp, #0x19
  4183b0:	ldrb	w0, [x1, x0]
  4183b4:	mov	w1, w0
  4183b8:	ldr	w0, [sp, #72]
  4183bc:	cmp	w1, w0
  4183c0:	b.ne	418388 <ferror@plt+0x16db8>  // b.any
  4183c4:	ldrb	w0, [sp, #24]
  4183c8:	mov	w1, w0
  4183cc:	ldr	w0, [sp, #116]
  4183d0:	cmp	w0, w1
  4183d4:	b.ne	41840c <ferror@plt+0x16e3c>  // b.any
  4183d8:	ldr	x0, [sp, #40]
  4183dc:	bl	414378 <ferror@plt+0x12da8>
  4183e0:	and	w0, w0, #0xff
  4183e4:	eor	w0, w0, #0x1
  4183e8:	and	w0, w0, #0xff
  4183ec:	cmp	w0, #0x0
  4183f0:	b.eq	41840c <ferror@plt+0x16e3c>  // b.none
  4183f4:	ldr	x0, [sp, #40]
  4183f8:	ldr	x0, [x0, #16]
  4183fc:	mov	x1, x0
  418400:	mov	w0, #0x19                  	// #25
  418404:	bl	410994 <ferror@plt+0xf3c4>
  418408:	b	418680 <ferror@plt+0x170b0>
  41840c:	ldrb	w0, [sp, #39]
  418410:	and	x0, x0, #0x1
  418414:	cmp	x0, #0x0
  418418:	b.ne	418454 <ferror@plt+0x16e84>  // b.any
  41841c:	ldr	w0, [sp, #108]
  418420:	cmp	w0, #0x0
  418424:	b.eq	418454 <ferror@plt+0x16e84>  // b.none
  418428:	ldr	x0, [sp, #40]
  41842c:	ldr	x0, [x0, #16]
  418430:	mov	x1, x0
  418434:	mov	w0, #0x29                  	// #41
  418438:	bl	410994 <ferror@plt+0xf3c4>
  41843c:	str	w0, [sp, #124]
  418440:	ldr	w0, [sp, #124]
  418444:	cmp	w0, #0x0
  418448:	b.eq	41849c <ferror@plt+0x16ecc>  // b.none
  41844c:	ldr	w0, [sp, #124]
  418450:	b	418680 <ferror@plt+0x170b0>
  418454:	ldrb	w0, [sp, #39]
  418458:	and	x0, x0, #0x1
  41845c:	cmp	x0, #0x0
  418460:	b.eq	41849c <ferror@plt+0x16ecc>  // b.none
  418464:	ldr	w0, [sp, #108]
  418468:	cmp	w0, #0x1
  41846c:	b.ls	41849c <ferror@plt+0x16ecc>  // b.plast
  418470:	ldr	x0, [sp, #40]
  418474:	ldr	x0, [x0, #16]
  418478:	mov	x1, x0
  41847c:	mov	w0, #0x2a                  	// #42
  418480:	bl	410994 <ferror@plt+0xf3c4>
  418484:	str	w0, [sp, #124]
  418488:	ldr	w0, [sp, #124]
  41848c:	cmp	w0, #0x0
  418490:	b.eq	41849c <ferror@plt+0x16ecc>  // b.none
  418494:	ldr	w0, [sp, #124]
  418498:	b	418680 <ferror@plt+0x170b0>
  41849c:	ldrb	w0, [sp, #39]
  4184a0:	and	x0, x0, #0x20
  4184a4:	cmp	x0, #0x0
  4184a8:	b.ne	418574 <ferror@plt+0x16fa4>  // b.any
  4184ac:	ldrb	w0, [sp, #87]
  4184b0:	eor	w0, w0, #0x1
  4184b4:	and	w0, w0, #0xff
  4184b8:	cmp	w0, #0x0
  4184bc:	b.eq	418574 <ferror@plt+0x16fa4>  // b.none
  4184c0:	ldrb	w0, [sp, #104]
  4184c4:	cmp	w0, #0x0
  4184c8:	b.eq	4184f4 <ferror@plt+0x16f24>  // b.none
  4184cc:	ldr	x0, [sp, #40]
  4184d0:	ldr	x0, [x0, #288]
  4184d4:	mov	x1, #0x0                   	// #0
  4184d8:	bl	4105c4 <ferror@plt+0xeff4>
  4184dc:	ldrb	w0, [x0]
  4184e0:	strb	w0, [sp, #123]
  4184e4:	ldrb	w0, [sp, #123]
  4184e8:	add	w0, w0, #0xc
  4184ec:	strb	w0, [sp, #123]
  4184f0:	b	41853c <ferror@plt+0x16f6c>
  4184f4:	ldrb	w0, [sp, #102]
  4184f8:	cmp	w0, #0x0
  4184fc:	b.eq	41853c <ferror@plt+0x16f6c>  // b.none
  418500:	ldrb	w0, [sp, #39]
  418504:	and	x0, x0, #0x2
  418508:	cmp	x0, #0x0
  41850c:	b.ne	41853c <ferror@plt+0x16f6c>  // b.any
  418510:	ldr	x0, [sp, #40]
  418514:	ldr	x0, [x0, #288]
  418518:	mov	x1, #0x0                   	// #0
  41851c:	bl	4105c4 <ferror@plt+0xeff4>
  418520:	ldrb	w0, [x0]
  418524:	strb	w0, [sp, #123]
  418528:	ldrb	w0, [sp, #123]
  41852c:	and	w0, w0, #0x1
  418530:	and	w0, w0, #0xff
  418534:	add	w0, w0, #0x22
  418538:	strb	w0, [sp, #123]
  41853c:	ldrb	w0, [sp, #123]
  418540:	cmp	w0, #0x21
  418544:	b.ls	418574 <ferror@plt+0x16fa4>  // b.plast
  418548:	ldrb	w0, [sp, #123]
  41854c:	cmp	w0, #0x2d
  418550:	b.hi	418574 <ferror@plt+0x16fa4>  // b.pmore
  418554:	ldr	x0, [sp, #40]
  418558:	ldr	x0, [x0, #288]
  41855c:	mov	x1, #0x1                   	// #1
  418560:	bl	410054 <ferror@plt+0xea84>
  418564:	ldr	x0, [sp, #40]
  418568:	ldr	x0, [x0, #288]
  41856c:	ldrb	w1, [sp, #123]
  418570:	bl	4101d8 <ferror@plt+0xec08>
  418574:	ldrb	w0, [sp, #39]
  418578:	and	x0, x0, #0x2
  41857c:	cmp	x0, #0x0
  418580:	b.eq	4185b8 <ferror@plt+0x16fe8>  // b.none
  418584:	ldrb	w0, [sp, #87]
  418588:	cmp	w0, #0x0
  41858c:	b.ne	4185a4 <ferror@plt+0x16fd4>  // b.any
  418590:	ldrb	w0, [sp, #104]
  418594:	eor	w0, w0, #0x1
  418598:	and	w0, w0, #0xff
  41859c:	cmp	w0, #0x0
  4185a0:	b.eq	4185f0 <ferror@plt+0x17020>  // b.none
  4185a4:	ldr	x0, [sp, #40]
  4185a8:	ldr	x0, [x0, #288]
  4185ac:	mov	w1, #0x3f                  	// #63
  4185b0:	bl	4101d8 <ferror@plt+0xec08>
  4185b4:	b	4185f0 <ferror@plt+0x17020>
  4185b8:	ldrb	w0, [sp, #39]
  4185bc:	and	x0, x0, #0x20
  4185c0:	cmp	x0, #0x0
  4185c4:	b.ne	4185f0 <ferror@plt+0x17020>  // b.any
  4185c8:	ldrb	w0, [sp, #123]
  4185cc:	cmp	w0, #0x21
  4185d0:	b.ls	4185e0 <ferror@plt+0x17010>  // b.plast
  4185d4:	ldrb	w0, [sp, #123]
  4185d8:	cmp	w0, #0x2d
  4185dc:	b.ls	4185f0 <ferror@plt+0x17020>  // b.plast
  4185e0:	ldr	x0, [sp, #40]
  4185e4:	ldr	x0, [x0, #288]
  4185e8:	mov	w1, #0x4a                  	// #74
  4185ec:	bl	4101d8 <ferror@plt+0xec08>
  4185f0:	mov	w0, #0x1                   	// #1
  4185f4:	strb	w0, [sp, #102]
  4185f8:	str	wzr, [sp, #116]
  4185fc:	b	418624 <ferror@plt+0x17054>
  418600:	ldr	w0, [sp, #116]
  418604:	add	x1, sp, #0x19
  418608:	ldrb	w0, [x1, x0]
  41860c:	cmp	w0, #0x22
  418610:	cset	w0, ne  // ne = any
  418614:	strb	w0, [sp, #102]
  418618:	ldr	w0, [sp, #116]
  41861c:	add	w0, w0, #0x1
  418620:	str	w0, [sp, #116]
  418624:	ldrb	w0, [sp, #24]
  418628:	mov	w1, w0
  41862c:	ldr	w0, [sp, #116]
  418630:	cmp	w0, w1
  418634:	b.cs	418644 <ferror@plt+0x17074>  // b.hs, b.nlast
  418638:	ldrb	w0, [sp, #102]
  41863c:	cmp	w0, #0x0
  418640:	b.ne	418600 <ferror@plt+0x17030>  // b.any
  418644:	ldrb	w0, [sp, #102]
  418648:	cmp	w0, #0x0
  41864c:	b.eq	41867c <ferror@plt+0x170ac>  // b.none
  418650:	b	418660 <ferror@plt+0x17090>
  418654:	ldr	x0, [sp, #40]
  418658:	bl	4066bc <ferror@plt+0x50ec>
  41865c:	str	w0, [sp, #124]
  418660:	ldr	w0, [sp, #124]
  418664:	cmp	w0, #0x0
  418668:	b.ne	41867c <ferror@plt+0x170ac>  // b.any
  41866c:	ldr	x0, [sp, #40]
  418670:	ldr	w0, [x0, #32]
  418674:	cmp	w0, #0x22
  418678:	b.eq	418654 <ferror@plt+0x17084>  // b.none
  41867c:	ldr	w0, [sp, #124]
  418680:	ldp	x29, x30, [sp], #128
  418684:	ret
  418688:	stp	x29, x30, [sp, #-64]!
  41868c:	mov	x29, sp
  418690:	str	x0, [sp, #40]
  418694:	strb	w1, [sp, #39]
  418698:	str	x2, [sp, #24]
  41869c:	ldr	x2, [sp, #24]
  4186a0:	ldrb	w1, [sp, #39]
  4186a4:	ldr	x0, [sp, #40]
  4186a8:	bl	41778c <ferror@plt+0x161bc>
  4186ac:	str	w0, [sp, #60]
  4186b0:	ldr	w0, [sp, #60]
  4186b4:	cmp	w0, #0x6
  4186b8:	b.ne	4186d4 <ferror@plt+0x17104>  // b.any
  4186bc:	ldr	x0, [sp, #40]
  4186c0:	ldr	x0, [x0, #16]
  4186c4:	mov	x1, x0
  4186c8:	mov	w0, #0x1a                  	// #26
  4186cc:	bl	410994 <ferror@plt+0xf3c4>
  4186d0:	str	w0, [sp, #60]
  4186d4:	ldr	w0, [sp, #60]
  4186d8:	ldp	x29, x30, [sp], #64
  4186dc:	ret
  4186e0:	stp	x29, x30, [sp, #-32]!
  4186e4:	mov	x29, sp
  4186e8:	str	x0, [sp, #24]
  4186ec:	strb	w1, [sp, #23]
  4186f0:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  4186f4:	add	x0, x0, #0x1d0
  4186f8:	ldrb	w1, [x0]
  4186fc:	ldrb	w2, [x0, #1]
  418700:	lsl	x2, x2, #8
  418704:	orr	x1, x2, x1
  418708:	ldrb	w2, [x0, #2]
  41870c:	lsl	x2, x2, #16
  418710:	orr	x1, x2, x1
  418714:	ldrb	w2, [x0, #3]
  418718:	lsl	x2, x2, #24
  41871c:	orr	x1, x2, x1
  418720:	ldrb	w0, [x0, #4]
  418724:	lsl	x0, x0, #32
  418728:	orr	x0, x0, x1
  41872c:	mov	x2, x0
  418730:	ldrb	w1, [sp, #23]
  418734:	ldr	x0, [sp, #24]
  418738:	bl	418688 <ferror@plt+0x170b8>
  41873c:	ldp	x29, x30, [sp], #32
  418740:	ret
  418744:	stp	x29, x30, [sp, #-48]!
  418748:	mov	x29, sp
  41874c:	str	w0, [sp, #28]
  418750:	str	x1, [sp, #16]
  418754:	adrp	x0, 435000 <ferror@plt+0x33a30>
  418758:	add	x0, x0, #0x250
  41875c:	ldr	x0, [x0]
  418760:	mov	w1, #0x46                  	// #70
  418764:	strb	w1, [x0, #1140]
  418768:	adrp	x0, 435000 <ferror@plt+0x33a30>
  41876c:	add	x0, x0, #0x250
  418770:	ldr	x0, [x0]
  418774:	adrp	x1, 41e000 <ferror@plt+0x1ca30>
  418778:	add	x1, x1, #0xba8
  41877c:	str	x1, [x0, #1256]
  418780:	adrp	x0, 435000 <ferror@plt+0x33a30>
  418784:	add	x0, x0, #0x250
  418788:	ldr	x0, [x0]
  41878c:	adrp	x1, 41b000 <ferror@plt+0x19a30>
  418790:	add	x1, x1, #0x810
  418794:	str	x1, [x0, #1120]
  418798:	adrp	x0, 435000 <ferror@plt+0x33a30>
  41879c:	add	x0, x0, #0x250
  4187a0:	ldr	x0, [x0]
  4187a4:	ldr	x0, [x0, #1120]
  4187a8:	bl	401290 <strlen@plt>
  4187ac:	mov	x1, x0
  4187b0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4187b4:	add	x0, x0, #0x250
  4187b8:	ldr	x0, [x0]
  4187bc:	and	w1, w1, #0xff
  4187c0:	strb	w1, [x0, #1136]
  4187c4:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4187c8:	add	x0, x0, #0x250
  4187cc:	ldr	x0, [x0]
  4187d0:	adrp	x1, 413000 <ferror@plt+0x11a30>
  4187d4:	add	x1, x1, #0xce4
  4187d8:	str	x1, [x0, #1784]
  4187dc:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4187e0:	add	x0, x0, #0x250
  4187e4:	ldr	x0, [x0]
  4187e8:	adrp	x1, 417000 <ferror@plt+0x15a30>
  4187ec:	add	x1, x1, #0x688
  4187f0:	str	x1, [x0, #1792]
  4187f4:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4187f8:	add	x0, x0, #0x250
  4187fc:	ldr	x0, [x0]
  418800:	adrp	x1, 418000 <ferror@plt+0x16a30>
  418804:	add	x1, x1, #0x6e0
  418808:	str	x1, [x0, #1800]
  41880c:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  418810:	add	x4, x0, #0x910
  418814:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  418818:	add	x3, x0, #0x920
  41881c:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  418820:	add	x2, x0, #0x930
  418824:	ldr	x1, [sp, #16]
  418828:	ldr	w0, [sp, #28]
  41882c:	bl	412528 <ferror@plt+0x10f58>
  418830:	str	w0, [sp, #44]
  418834:	ldr	w0, [sp, #44]
  418838:	ldp	x29, x30, [sp], #48
  41883c:	ret
  418840:	sub	sp, sp, #0x20
  418844:	str	w0, [sp, #12]
  418848:	str	xzr, [sp, #24]
  41884c:	b	4188d8 <ferror@plt+0x17308>
  418850:	adrp	x0, 41c000 <ferror@plt+0x1aa30>
  418854:	add	x1, x0, #0x2a0
  418858:	ldr	x0, [sp, #24]
  41885c:	lsl	x0, x0, #3
  418860:	add	x0, x1, x0
  418864:	ldr	w0, [x0]
  418868:	ldr	w1, [sp, #12]
  41886c:	cmp	w1, w0
  418870:	b.cs	41887c <ferror@plt+0x172ac>  // b.hs, b.nlast
  418874:	mov	w0, #0x0                   	// #0
  418878:	b	4188f4 <ferror@plt+0x17324>
  41887c:	adrp	x0, 41c000 <ferror@plt+0x1aa30>
  418880:	add	x1, x0, #0x2a0
  418884:	ldr	x0, [sp, #24]
  418888:	lsl	x0, x0, #3
  41888c:	add	x0, x1, x0
  418890:	ldr	w0, [x0]
  418894:	ldr	w1, [sp, #12]
  418898:	cmp	w1, w0
  41889c:	b.cc	4188cc <ferror@plt+0x172fc>  // b.lo, b.ul, b.last
  4188a0:	adrp	x0, 41c000 <ferror@plt+0x1aa30>
  4188a4:	add	x1, x0, #0x2a0
  4188a8:	ldr	x0, [sp, #24]
  4188ac:	lsl	x0, x0, #3
  4188b0:	add	x0, x1, x0
  4188b4:	ldr	w0, [x0, #4]
  4188b8:	ldr	w1, [sp, #12]
  4188bc:	cmp	w1, w0
  4188c0:	b.hi	4188cc <ferror@plt+0x172fc>  // b.pmore
  4188c4:	mov	w0, #0x1                   	// #1
  4188c8:	b	4188f4 <ferror@plt+0x17324>
  4188cc:	ldr	x0, [sp, #24]
  4188d0:	add	x0, x0, #0x1
  4188d4:	str	x0, [sp, #24]
  4188d8:	adrp	x0, 41c000 <ferror@plt+0x1aa30>
  4188dc:	add	x0, x0, #0x5e0
  4188e0:	ldr	x0, [x0]
  4188e4:	ldr	x1, [sp, #24]
  4188e8:	cmp	x1, x0
  4188ec:	b.cc	418850 <ferror@plt+0x17280>  // b.lo, b.ul, b.last
  4188f0:	mov	w0, #0x0                   	// #0
  4188f4:	add	sp, sp, #0x20
  4188f8:	ret
  4188fc:	sub	sp, sp, #0x20
  418900:	str	w0, [sp, #12]
  418904:	str	xzr, [sp, #24]
  418908:	b	418960 <ferror@plt+0x17390>
  41890c:	adrp	x0, 41c000 <ferror@plt+0x1aa30>
  418910:	add	x0, x0, #0x5e8
  418914:	ldr	x1, [sp, #24]
  418918:	ldr	w0, [x0, x1, lsl #2]
  41891c:	ldr	w1, [sp, #12]
  418920:	cmp	w1, w0
  418924:	b.cs	418930 <ferror@plt+0x17360>  // b.hs, b.nlast
  418928:	mov	w0, #0x0                   	// #0
  41892c:	b	41897c <ferror@plt+0x173ac>
  418930:	adrp	x0, 41c000 <ferror@plt+0x1aa30>
  418934:	add	x0, x0, #0x5e8
  418938:	ldr	x1, [sp, #24]
  41893c:	ldr	w0, [x0, x1, lsl #2]
  418940:	ldr	w1, [sp, #12]
  418944:	cmp	w1, w0
  418948:	b.ne	418954 <ferror@plt+0x17384>  // b.any
  41894c:	mov	w0, #0x1                   	// #1
  418950:	b	41897c <ferror@plt+0x173ac>
  418954:	ldr	x0, [sp, #24]
  418958:	add	x0, x0, #0x1
  41895c:	str	x0, [sp, #24]
  418960:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  418964:	add	x0, x0, #0x50
  418968:	ldr	x0, [x0]
  41896c:	ldr	x1, [sp, #24]
  418970:	cmp	x1, x0
  418974:	b.cc	41890c <ferror@plt+0x1733c>  // b.lo, b.ul, b.last
  418978:	mov	w0, #0x0                   	// #0
  41897c:	add	sp, sp, #0x20
  418980:	ret
  418984:	sub	sp, sp, #0x20
  418988:	str	x0, [sp, #8]
  41898c:	str	x1, [sp]
  418990:	ldr	x0, [sp]
  418994:	str	x0, [sp, #24]
  418998:	ldr	x0, [sp]
  41899c:	sub	x0, x0, #0x1
  4189a0:	str	x0, [sp]
  4189a4:	b	4189b4 <ferror@plt+0x173e4>
  4189a8:	ldr	x0, [sp]
  4189ac:	sub	x0, x0, #0x1
  4189b0:	str	x0, [sp]
  4189b4:	ldr	x1, [sp]
  4189b8:	ldr	x0, [sp, #24]
  4189bc:	cmp	x1, x0
  4189c0:	b.cs	4189e0 <ferror@plt+0x17410>  // b.hs, b.nlast
  4189c4:	ldr	x1, [sp, #8]
  4189c8:	ldr	x0, [sp]
  4189cc:	add	x0, x1, x0
  4189d0:	ldrb	w0, [x0]
  4189d4:	and	w0, w0, #0xc0
  4189d8:	cmp	w0, #0x80
  4189dc:	b.eq	4189a8 <ferror@plt+0x173d8>  // b.none
  4189e0:	ldr	x1, [sp]
  4189e4:	ldr	x0, [sp, #24]
  4189e8:	cmp	x1, x0
  4189ec:	b.cs	4189f8 <ferror@plt+0x17428>  // b.hs, b.nlast
  4189f0:	ldr	x0, [sp]
  4189f4:	b	4189fc <ferror@plt+0x1742c>
  4189f8:	mov	x0, #0x0                   	// #0
  4189fc:	ldr	x1, [sp, #24]
  418a00:	sub	x0, x1, x0
  418a04:	add	sp, sp, #0x20
  418a08:	ret
  418a0c:	sub	sp, sp, #0x30
  418a10:	str	x0, [sp, #24]
  418a14:	str	x1, [sp, #16]
  418a18:	str	x2, [sp, #8]
  418a1c:	ldr	x0, [sp, #16]
  418a20:	cmp	x0, #0x0
  418a24:	b.eq	418ba0 <ferror@plt+0x175d0>  // b.none
  418a28:	ldr	x0, [sp, #24]
  418a2c:	ldrb	w0, [x0]
  418a30:	strb	w0, [sp, #47]
  418a34:	ldrsb	w0, [sp, #47]
  418a38:	cmp	w0, #0x0
  418a3c:	b.lt	418a54 <ferror@plt+0x17484>  // b.tstop
  418a40:	ldrb	w1, [sp, #47]
  418a44:	ldr	x0, [sp, #8]
  418a48:	str	w1, [x0]
  418a4c:	mov	x0, #0x1                   	// #1
  418a50:	b	418bac <ferror@plt+0x175dc>
  418a54:	ldrb	w0, [sp, #47]
  418a58:	and	w0, w0, #0xe0
  418a5c:	cmp	w0, #0xc0
  418a60:	b.ne	418aa4 <ferror@plt+0x174d4>  // b.any
  418a64:	ldr	x0, [sp, #16]
  418a68:	cmp	x0, #0x1
  418a6c:	b.ls	418ba0 <ferror@plt+0x175d0>  // b.plast
  418a70:	ldr	x0, [sp, #24]
  418a74:	ldrb	w0, [x0]
  418a78:	lsl	w0, w0, #6
  418a7c:	and	w1, w0, #0x7c0
  418a80:	ldr	x0, [sp, #24]
  418a84:	add	x0, x0, #0x1
  418a88:	ldrb	w0, [x0]
  418a8c:	and	w0, w0, #0x3f
  418a90:	orr	w1, w1, w0
  418a94:	ldr	x0, [sp, #8]
  418a98:	str	w1, [x0]
  418a9c:	mov	x0, #0x2                   	// #2
  418aa0:	b	418bac <ferror@plt+0x175dc>
  418aa4:	ldrb	w0, [sp, #47]
  418aa8:	and	w0, w0, #0xf0
  418aac:	cmp	w0, #0xe0
  418ab0:	b.ne	418b0c <ferror@plt+0x1753c>  // b.any
  418ab4:	ldr	x0, [sp, #16]
  418ab8:	cmp	x0, #0x2
  418abc:	b.ls	418ba0 <ferror@plt+0x175d0>  // b.plast
  418ac0:	ldr	x0, [sp, #24]
  418ac4:	ldrb	w0, [x0]
  418ac8:	lsl	w0, w0, #12
  418acc:	and	w1, w0, #0xffff
  418ad0:	ldr	x0, [sp, #24]
  418ad4:	add	x0, x0, #0x1
  418ad8:	ldrb	w0, [x0]
  418adc:	lsl	w0, w0, #6
  418ae0:	and	w0, w0, #0xfc0
  418ae4:	orr	w1, w1, w0
  418ae8:	ldr	x0, [sp, #24]
  418aec:	add	x0, x0, #0x2
  418af0:	ldrb	w0, [x0]
  418af4:	and	w0, w0, #0x3f
  418af8:	orr	w1, w1, w0
  418afc:	ldr	x0, [sp, #8]
  418b00:	str	w1, [x0]
  418b04:	mov	x0, #0x3                   	// #3
  418b08:	b	418bac <ferror@plt+0x175dc>
  418b0c:	ldrb	w0, [sp, #47]
  418b10:	and	w0, w0, #0xf8
  418b14:	cmp	w0, #0xf0
  418b18:	b.ne	418b8c <ferror@plt+0x175bc>  // b.any
  418b1c:	ldr	x0, [sp, #16]
  418b20:	cmp	x0, #0x3
  418b24:	b.ls	418ba0 <ferror@plt+0x175d0>  // b.plast
  418b28:	ldr	x0, [sp, #24]
  418b2c:	ldrb	w0, [x0]
  418b30:	lsl	w0, w0, #18
  418b34:	and	w1, w0, #0x1c0000
  418b38:	ldr	x0, [sp, #24]
  418b3c:	add	x0, x0, #0x1
  418b40:	ldrb	w0, [x0]
  418b44:	lsl	w0, w0, #12
  418b48:	and	w0, w0, #0x3f000
  418b4c:	orr	w1, w1, w0
  418b50:	ldr	x0, [sp, #24]
  418b54:	add	x0, x0, #0x2
  418b58:	ldrb	w0, [x0]
  418b5c:	lsl	w0, w0, #6
  418b60:	and	w0, w0, #0xfc0
  418b64:	orr	w1, w1, w0
  418b68:	ldr	x0, [sp, #24]
  418b6c:	add	x0, x0, #0x3
  418b70:	ldrb	w0, [x0]
  418b74:	and	w0, w0, #0x3f
  418b78:	orr	w1, w1, w0
  418b7c:	ldr	x0, [sp, #8]
  418b80:	str	w1, [x0]
  418b84:	mov	x0, #0x4                   	// #4
  418b88:	b	418bac <ferror@plt+0x175dc>
  418b8c:	ldr	x0, [sp, #8]
  418b90:	mov	w1, #0xfffd                	// #65533
  418b94:	str	w1, [x0]
  418b98:	mov	x0, #0x1                   	// #1
  418b9c:	b	418bac <ferror@plt+0x175dc>
  418ba0:	ldr	x0, [sp, #8]
  418ba4:	str	wzr, [x0]
  418ba8:	mov	x0, #0x1                   	// #1
  418bac:	add	sp, sp, #0x30
  418bb0:	ret
  418bb4:	stp	x29, x30, [sp, #-80]!
  418bb8:	mov	x29, sp
  418bbc:	str	x0, [sp, #40]
  418bc0:	str	x1, [sp, #32]
  418bc4:	str	x2, [sp, #24]
  418bc8:	str	x3, [sp, #16]
  418bcc:	ldr	x0, [sp, #24]
  418bd0:	str	x0, [sp, #72]
  418bd4:	ldr	x1, [sp, #40]
  418bd8:	ldr	x0, [sp, #24]
  418bdc:	add	x3, x1, x0
  418be0:	ldr	x1, [sp, #32]
  418be4:	ldr	x0, [sp, #24]
  418be8:	sub	x0, x1, x0
  418bec:	add	x1, sp, #0x3c
  418bf0:	mov	x2, x1
  418bf4:	mov	x1, x0
  418bf8:	mov	x0, x3
  418bfc:	bl	418a0c <ferror@plt+0x1743c>
  418c00:	str	x0, [sp, #64]
  418c04:	ldr	w0, [sp, #60]
  418c08:	bl	4188fc <ferror@plt+0x1732c>
  418c0c:	and	w0, w0, #0xff
  418c10:	cmp	w0, #0x0
  418c14:	b.eq	418c20 <ferror@plt+0x17650>  // b.none
  418c18:	mov	x0, #0x0                   	// #0
  418c1c:	b	418cf0 <ferror@plt+0x17720>
  418c20:	ldr	x0, [sp, #16]
  418c24:	cmp	x0, #0x0
  418c28:	b.eq	418c54 <ferror@plt+0x17684>  // b.none
  418c2c:	ldr	w0, [sp, #60]
  418c30:	bl	418840 <ferror@plt+0x17270>
  418c34:	and	w0, w0, #0xff
  418c38:	cmp	w0, #0x0
  418c3c:	b.eq	418c48 <ferror@plt+0x17678>  // b.none
  418c40:	mov	x0, #0x2                   	// #2
  418c44:	b	418c4c <ferror@plt+0x1767c>
  418c48:	mov	x0, #0x1                   	// #1
  418c4c:	ldr	x1, [sp, #16]
  418c50:	str	x0, [x1]
  418c54:	ldr	x1, [sp, #24]
  418c58:	ldr	x0, [sp, #64]
  418c5c:	add	x0, x1, x0
  418c60:	str	x0, [sp, #24]
  418c64:	b	418cd4 <ferror@plt+0x17704>
  418c68:	ldr	x1, [sp, #40]
  418c6c:	ldr	x0, [sp, #24]
  418c70:	add	x3, x1, x0
  418c74:	ldr	x1, [sp, #32]
  418c78:	ldr	x0, [sp, #24]
  418c7c:	sub	x0, x1, x0
  418c80:	add	x1, sp, #0x3c
  418c84:	mov	x2, x1
  418c88:	mov	x1, x0
  418c8c:	mov	x0, x3
  418c90:	bl	418a0c <ferror@plt+0x1743c>
  418c94:	str	x0, [sp, #64]
  418c98:	ldr	w0, [sp, #60]
  418c9c:	bl	4188fc <ferror@plt+0x1732c>
  418ca0:	and	w0, w0, #0xff
  418ca4:	eor	w0, w0, #0x1
  418ca8:	and	w0, w0, #0xff
  418cac:	cmp	w0, #0x0
  418cb0:	b.eq	418cc4 <ferror@plt+0x176f4>  // b.none
  418cb4:	ldr	x1, [sp, #24]
  418cb8:	ldr	x0, [sp, #72]
  418cbc:	sub	x0, x1, x0
  418cc0:	b	418cf0 <ferror@plt+0x17720>
  418cc4:	ldr	x1, [sp, #24]
  418cc8:	ldr	x0, [sp, #64]
  418ccc:	add	x0, x1, x0
  418cd0:	str	x0, [sp, #24]
  418cd4:	ldr	x1, [sp, #24]
  418cd8:	ldr	x0, [sp, #32]
  418cdc:	cmp	x1, x0
  418ce0:	b.cc	418c68 <ferror@plt+0x17698>  // b.lo, b.ul, b.last
  418ce4:	ldr	x1, [sp, #24]
  418ce8:	ldr	x0, [sp, #72]
  418cec:	sub	x0, x1, x0
  418cf0:	ldp	x29, x30, [sp], #80
  418cf4:	ret
  418cf8:	stp	x29, x30, [sp, #-80]!
  418cfc:	mov	x29, sp
  418d00:	str	x0, [sp, #40]
  418d04:	str	x1, [sp, #32]
  418d08:	str	x2, [sp, #24]
  418d0c:	ldr	x0, [sp, #32]
  418d10:	str	x0, [sp, #72]
  418d14:	b	418db4 <ferror@plt+0x177e4>
  418d18:	ldr	x1, [sp, #32]
  418d1c:	ldr	x0, [sp, #40]
  418d20:	bl	418984 <ferror@plt+0x173b4>
  418d24:	str	x0, [sp, #64]
  418d28:	ldr	x1, [sp, #32]
  418d2c:	ldr	x0, [sp, #64]
  418d30:	sub	x0, x1, x0
  418d34:	str	x0, [sp, #32]
  418d38:	ldr	x1, [sp, #40]
  418d3c:	ldr	x0, [sp, #32]
  418d40:	add	x0, x1, x0
  418d44:	add	x1, sp, #0x3c
  418d48:	mov	x2, x1
  418d4c:	ldr	x1, [sp, #64]
  418d50:	bl	418a0c <ferror@plt+0x1743c>
  418d54:	ldr	w0, [sp, #60]
  418d58:	bl	4188fc <ferror@plt+0x1732c>
  418d5c:	and	w0, w0, #0xff
  418d60:	eor	w0, w0, #0x1
  418d64:	and	w0, w0, #0xff
  418d68:	cmp	w0, #0x0
  418d6c:	b.eq	418db4 <ferror@plt+0x177e4>  // b.none
  418d70:	ldr	x0, [sp, #24]
  418d74:	cmp	x0, #0x0
  418d78:	b.eq	418da4 <ferror@plt+0x177d4>  // b.none
  418d7c:	ldr	w0, [sp, #60]
  418d80:	bl	418840 <ferror@plt+0x17270>
  418d84:	and	w0, w0, #0xff
  418d88:	cmp	w0, #0x0
  418d8c:	b.eq	418d98 <ferror@plt+0x177c8>  // b.none
  418d90:	mov	x0, #0x2                   	// #2
  418d94:	b	418d9c <ferror@plt+0x177cc>
  418d98:	mov	x0, #0x1                   	// #1
  418d9c:	ldr	x1, [sp, #24]
  418da0:	str	x0, [x1]
  418da4:	ldr	x1, [sp, #72]
  418da8:	ldr	x0, [sp, #32]
  418dac:	sub	x0, x1, x0
  418db0:	b	418dc4 <ferror@plt+0x177f4>
  418db4:	ldr	x0, [sp, #32]
  418db8:	cmp	x0, #0x0
  418dbc:	b.ne	418d18 <ferror@plt+0x17748>  // b.any
  418dc0:	mov	x0, #0x0                   	// #0
  418dc4:	ldp	x29, x30, [sp], #80
  418dc8:	ret
  418dcc:	stp	x29, x30, [sp, #-80]!
  418dd0:	mov	x29, sp
  418dd4:	str	x0, [sp, #40]
  418dd8:	str	x1, [sp, #32]
  418ddc:	str	x2, [sp, #24]
  418de0:	str	x3, [sp, #16]
  418de4:	mov	w0, #0x5                   	// #5
  418de8:	str	w0, [sp, #76]
  418dec:	mov	x2, #0x1                   	// #1
  418df0:	ldr	x1, [sp, #40]
  418df4:	mov	w0, #0x0                   	// #0
  418df8:	bl	401510 <read@plt>
  418dfc:	str	x0, [sp, #64]
  418e00:	ldr	x0, [sp, #64]
  418e04:	cmp	x0, #0x0
  418e08:	b.le	418f08 <ferror@plt+0x17938>
  418e0c:	ldr	x0, [sp, #40]
  418e10:	ldrb	w0, [x0]
  418e14:	strb	w0, [sp, #63]
  418e18:	ldrsb	w0, [sp, #63]
  418e1c:	cmp	w0, #0x0
  418e20:	b.ge	418ee4 <ferror@plt+0x17914>  // b.tcont
  418e24:	ldrb	w0, [sp, #63]
  418e28:	and	w0, w0, #0xe0
  418e2c:	cmp	w0, #0xc0
  418e30:	b.ne	418e60 <ferror@plt+0x17890>  // b.any
  418e34:	ldr	x0, [sp, #40]
  418e38:	add	x0, x0, #0x1
  418e3c:	mov	x2, #0x1                   	// #1
  418e40:	mov	x1, x0
  418e44:	mov	w0, #0x0                   	// #0
  418e48:	bl	401510 <read@plt>
  418e4c:	str	x0, [sp, #64]
  418e50:	ldr	x0, [sp, #64]
  418e54:	cmp	x0, #0x0
  418e58:	b.gt	418ee4 <ferror@plt+0x17914>
  418e5c:	b	418f0c <ferror@plt+0x1793c>
  418e60:	ldrb	w0, [sp, #63]
  418e64:	and	w0, w0, #0xf0
  418e68:	cmp	w0, #0xe0
  418e6c:	b.ne	418e9c <ferror@plt+0x178cc>  // b.any
  418e70:	ldr	x0, [sp, #40]
  418e74:	add	x0, x0, #0x1
  418e78:	mov	x2, #0x2                   	// #2
  418e7c:	mov	x1, x0
  418e80:	mov	w0, #0x0                   	// #0
  418e84:	bl	401510 <read@plt>
  418e88:	str	x0, [sp, #64]
  418e8c:	ldr	x0, [sp, #64]
  418e90:	cmp	x0, #0x0
  418e94:	b.gt	418ee4 <ferror@plt+0x17914>
  418e98:	b	418f0c <ferror@plt+0x1793c>
  418e9c:	ldrb	w0, [sp, #63]
  418ea0:	and	w0, w0, #0xf8
  418ea4:	cmp	w0, #0xf0
  418ea8:	b.ne	418ed8 <ferror@plt+0x17908>  // b.any
  418eac:	ldr	x0, [sp, #40]
  418eb0:	add	x0, x0, #0x1
  418eb4:	mov	x2, #0x3                   	// #3
  418eb8:	mov	x1, x0
  418ebc:	mov	w0, #0x0                   	// #0
  418ec0:	bl	401510 <read@plt>
  418ec4:	str	x0, [sp, #64]
  418ec8:	ldr	x0, [sp, #64]
  418ecc:	cmp	x0, #0x0
  418ed0:	b.gt	418ee4 <ferror@plt+0x17914>
  418ed4:	b	418f0c <ferror@plt+0x1793c>
  418ed8:	mov	x0, #0xffffffffffffffff    	// #-1
  418edc:	str	x0, [sp, #64]
  418ee0:	b	418f0c <ferror@plt+0x1793c>
  418ee4:	ldr	x2, [sp, #24]
  418ee8:	ldr	x1, [sp, #32]
  418eec:	ldr	x0, [sp, #40]
  418ef0:	bl	418a0c <ferror@plt+0x1743c>
  418ef4:	mov	x1, x0
  418ef8:	ldr	x0, [sp, #16]
  418efc:	str	x1, [x0]
  418f00:	mov	w0, #0x0                   	// #0
  418f04:	b	418f3c <ferror@plt+0x1796c>
  418f08:	nop
  418f0c:	ldr	x0, [sp, #64]
  418f10:	cmp	x0, #0x0
  418f14:	b.ge	418f2c <ferror@plt+0x1795c>  // b.tcont
  418f18:	mov	x1, #0x0                   	// #0
  418f1c:	mov	w0, #0x5                   	// #5
  418f20:	bl	410994 <ferror@plt+0xf3c4>
  418f24:	str	w0, [sp, #76]
  418f28:	b	418f38 <ferror@plt+0x17968>
  418f2c:	ldr	x1, [sp, #64]
  418f30:	ldr	x0, [sp, #16]
  418f34:	str	x1, [x0]
  418f38:	ldr	w0, [sp, #76]
  418f3c:	ldp	x29, x30, [sp], #80
  418f40:	ret
  418f44:	stp	x29, x30, [sp, #-80]!
  418f48:	mov	x29, sp
  418f4c:	str	x0, [sp, #40]
  418f50:	str	x1, [sp, #32]
  418f54:	str	x2, [sp, #24]
  418f58:	str	xzr, [sp, #72]
  418f5c:	str	xzr, [sp, #64]
  418f60:	b	418fa0 <ferror@plt+0x179d0>
  418f64:	add	x0, sp, #0x30
  418f68:	mov	x3, x0
  418f6c:	ldr	x2, [sp, #64]
  418f70:	ldr	x1, [sp, #32]
  418f74:	ldr	x0, [sp, #40]
  418f78:	bl	418bb4 <ferror@plt+0x175e4>
  418f7c:	str	x0, [sp, #56]
  418f80:	ldr	x1, [sp, #64]
  418f84:	ldr	x0, [sp, #56]
  418f88:	add	x0, x1, x0
  418f8c:	str	x0, [sp, #64]
  418f90:	ldr	x0, [sp, #48]
  418f94:	ldr	x1, [sp, #72]
  418f98:	add	x0, x1, x0
  418f9c:	str	x0, [sp, #72]
  418fa0:	ldr	x1, [sp, #64]
  418fa4:	ldr	x0, [sp, #24]
  418fa8:	cmp	x1, x0
  418fac:	b.cc	418f64 <ferror@plt+0x17994>  // b.lo, b.ul, b.last
  418fb0:	ldr	x0, [sp, #72]
  418fb4:	ldp	x29, x30, [sp], #80
  418fb8:	ret
  418fbc:	stp	x29, x30, [sp, #-32]!
  418fc0:	mov	x29, sp
  418fc4:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  418fc8:	add	x0, x0, #0x940
  418fcc:	bl	401590 <getenv@plt>
  418fd0:	str	x0, [sp, #16]
  418fd4:	ldr	x0, [sp, #16]
  418fd8:	cmp	x0, #0x0
  418fdc:	b.ne	418fe8 <ferror@plt+0x17a18>  // b.any
  418fe0:	mov	w0, #0x0                   	// #0
  418fe4:	b	419044 <ferror@plt+0x17a74>
  418fe8:	str	xzr, [sp, #24]
  418fec:	b	419028 <ferror@plt+0x17a58>
  418ff0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  418ff4:	add	x0, x0, #0x1f0
  418ff8:	ldr	x1, [sp, #24]
  418ffc:	ldr	x0, [x0, x1, lsl #3]
  419000:	mov	x1, x0
  419004:	ldr	x0, [sp, #16]
  419008:	bl	4013d0 <strcasecmp@plt>
  41900c:	cmp	w0, #0x0
  419010:	b.ne	41901c <ferror@plt+0x17a4c>  // b.any
  419014:	mov	w0, #0x1                   	// #1
  419018:	b	419044 <ferror@plt+0x17a74>
  41901c:	ldr	x0, [sp, #24]
  419020:	add	x0, x0, #0x1
  419024:	str	x0, [sp, #24]
  419028:	adrp	x0, 435000 <ferror@plt+0x33a30>
  41902c:	add	x0, x0, #0x1f0
  419030:	ldr	x1, [sp, #24]
  419034:	ldr	x0, [x0, x1, lsl #3]
  419038:	cmp	x0, #0x0
  41903c:	b.ne	418ff0 <ferror@plt+0x17a20>  // b.any
  419040:	mov	w0, #0x0                   	// #0
  419044:	ldp	x29, x30, [sp], #32
  419048:	ret
  41904c:	stp	x29, x30, [sp, #-96]!
  419050:	mov	x29, sp
  419054:	str	x0, [sp, #24]
  419058:	ldr	x0, [sp, #24]
  41905c:	ldrb	w0, [x0, #513]
  419060:	cmp	w0, #0x0
  419064:	b.eq	419070 <ferror@plt+0x17aa0>  // b.none
  419068:	mov	w0, #0x0                   	// #0
  41906c:	b	419144 <ferror@plt+0x17b74>
  419070:	ldr	x0, [sp, #24]
  419074:	add	x0, x0, #0xb0
  419078:	mov	x1, x0
  41907c:	mov	w0, #0x0                   	// #0
  419080:	bl	4012f0 <tcgetattr@plt>
  419084:	cmn	w0, #0x1
  419088:	b.ne	41909c <ferror@plt+0x17acc>  // b.any
  41908c:	mov	x1, #0x0                   	// #0
  419090:	mov	w0, #0x5                   	// #5
  419094:	bl	410994 <ferror@plt+0xf3c4>
  419098:	b	419144 <ferror@plt+0x17b74>
  41909c:	ldr	x0, [sp, #24]
  4190a0:	add	x1, x0, #0xb0
  4190a4:	add	x0, sp, #0x20
  4190a8:	ldp	x2, x3, [x1]
  4190ac:	stp	x2, x3, [x0]
  4190b0:	ldp	x2, x3, [x1, #16]
  4190b4:	stp	x2, x3, [x0, #16]
  4190b8:	ldp	x2, x3, [x1, #32]
  4190bc:	stp	x2, x3, [x0, #32]
  4190c0:	ldr	x2, [x1, #48]
  4190c4:	str	x2, [x0, #48]
  4190c8:	ldr	w1, [x1, #56]
  4190cc:	str	w1, [x0, #56]
  4190d0:	ldr	w1, [sp, #32]
  4190d4:	mov	w0, #0xfffffacd            	// #-1331
  4190d8:	and	w0, w1, w0
  4190dc:	str	w0, [sp, #32]
  4190e0:	ldr	w0, [sp, #40]
  4190e4:	orr	w0, w0, #0x30
  4190e8:	str	w0, [sp, #40]
  4190ec:	ldr	w1, [sp, #44]
  4190f0:	mov	w0, #0xffff7ff4            	// #-32780
  4190f4:	and	w0, w1, w0
  4190f8:	str	w0, [sp, #44]
  4190fc:	mov	w0, #0x1                   	// #1
  419100:	strb	w0, [sp, #55]
  419104:	strb	wzr, [sp, #54]
  419108:	add	x0, sp, #0x20
  41910c:	mov	x2, x0
  419110:	mov	w1, #0x2                   	// #2
  419114:	mov	w0, #0x0                   	// #0
  419118:	bl	401520 <tcsetattr@plt>
  41911c:	cmp	w0, #0x0
  419120:	b.ge	419134 <ferror@plt+0x17b64>  // b.tcont
  419124:	mov	x1, #0x0                   	// #0
  419128:	mov	w0, #0x5                   	// #5
  41912c:	bl	410994 <ferror@plt+0xf3c4>
  419130:	b	419144 <ferror@plt+0x17b74>
  419134:	ldr	x0, [sp, #24]
  419138:	mov	w1, #0x1                   	// #1
  41913c:	strb	w1, [x0, #513]
  419140:	mov	w0, #0x0                   	// #0
  419144:	ldp	x29, x30, [sp], #96
  419148:	ret
  41914c:	stp	x29, x30, [sp, #-32]!
  419150:	mov	x29, sp
  419154:	str	x0, [sp, #24]
  419158:	ldr	x0, [sp, #24]
  41915c:	ldrb	w0, [x0, #513]
  419160:	eor	w0, w0, #0x1
  419164:	and	w0, w0, #0xff
  419168:	cmp	w0, #0x0
  41916c:	b.ne	41919c <ferror@plt+0x17bcc>  // b.any
  419170:	ldr	x0, [sp, #24]
  419174:	add	x0, x0, #0xb0
  419178:	mov	x2, x0
  41917c:	mov	w1, #0x2                   	// #2
  419180:	mov	w0, #0x0                   	// #0
  419184:	bl	401520 <tcsetattr@plt>
  419188:	cmn	w0, #0x1
  41918c:	b.eq	4191a0 <ferror@plt+0x17bd0>  // b.none
  419190:	ldr	x0, [sp, #24]
  419194:	strb	wzr, [x0, #513]
  419198:	b	4191a0 <ferror@plt+0x17bd0>
  41919c:	nop
  4191a0:	ldp	x29, x30, [sp], #32
  4191a4:	ret
  4191a8:	stp	x29, x30, [sp, #-112]!
  4191ac:	mov	x29, sp
  4191b0:	mov	x2, #0x4                   	// #4
  4191b4:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  4191b8:	add	x1, x0, #0x948
  4191bc:	mov	w0, #0x2                   	// #2
  4191c0:	bl	401430 <write@plt>
  4191c4:	cmp	x0, #0x4
  4191c8:	b.eq	4191d4 <ferror@plt+0x17c04>  // b.none
  4191cc:	mov	x0, #0xffffffffffffffff    	// #-1
  4191d0:	b	4192a8 <ferror@plt+0x17cd8>
  4191d4:	str	xzr, [sp, #104]
  4191d8:	b	419220 <ferror@plt+0x17c50>
  4191dc:	add	x1, sp, #0x28
  4191e0:	ldr	x0, [sp, #104]
  4191e4:	add	x0, x1, x0
  4191e8:	mov	x2, #0x1                   	// #1
  4191ec:	mov	x1, x0
  4191f0:	mov	w0, #0x0                   	// #0
  4191f4:	bl	401510 <read@plt>
  4191f8:	cmp	x0, #0x1
  4191fc:	b.ne	41922c <ferror@plt+0x17c5c>  // b.any
  419200:	ldr	x0, [sp, #104]
  419204:	add	x1, sp, #0x28
  419208:	ldrb	w0, [x1, x0]
  41920c:	cmp	w0, #0x52
  419210:	b.eq	41922c <ferror@plt+0x17c5c>  // b.none
  419214:	ldr	x0, [sp, #104]
  419218:	add	x0, x0, #0x1
  41921c:	str	x0, [sp, #104]
  419220:	ldr	x0, [sp, #104]
  419224:	cmp	x0, #0x3e
  419228:	b.ls	4191dc <ferror@plt+0x17c0c>  // b.plast
  41922c:	ldr	x0, [sp, #104]
  419230:	add	x1, sp, #0x28
  419234:	strb	wzr, [x1, x0]
  419238:	ldrb	w0, [sp, #40]
  41923c:	cmp	w0, #0x1b
  419240:	b.ne	419250 <ferror@plt+0x17c80>  // b.any
  419244:	ldrb	w0, [sp, #41]
  419248:	cmp	w0, #0x5b
  41924c:	b.eq	419258 <ferror@plt+0x17c88>  // b.none
  419250:	mov	x0, #0xffffffffffffffff    	// #-1
  419254:	b	4192a8 <ferror@plt+0x17cd8>
  419258:	add	x0, sp, #0x28
  41925c:	add	x0, x0, #0x2
  419260:	add	x2, sp, #0x20
  419264:	add	x1, sp, #0x18
  419268:	mov	x3, x2
  41926c:	mov	x2, x1
  419270:	adrp	x1, 41e000 <ferror@plt+0x1ca30>
  419274:	add	x1, x1, #0x950
  419278:	bl	401550 <__isoc99_sscanf@plt>
  41927c:	cmp	w0, #0x2
  419280:	b.eq	41928c <ferror@plt+0x17cbc>  // b.none
  419284:	mov	x0, #0xffffffffffffffff    	// #-1
  419288:	b	4192a8 <ferror@plt+0x17cd8>
  41928c:	ldr	x1, [sp, #32]
  419290:	mov	x0, #0xffff                	// #65535
  419294:	cmp	x1, x0
  419298:	b.hi	4192a4 <ferror@plt+0x17cd4>  // b.pmore
  41929c:	ldr	x0, [sp, #32]
  4192a0:	b	4192a8 <ferror@plt+0x17cd8>
  4192a4:	mov	x0, #0x0                   	// #0
  4192a8:	ldp	x29, x30, [sp], #112
  4192ac:	ret
  4192b0:	stp	x29, x30, [sp, #-112]!
  4192b4:	mov	x29, sp
  4192b8:	add	x0, sp, #0x50
  4192bc:	mov	x2, x0
  4192c0:	mov	x1, #0x5413                	// #21523
  4192c4:	mov	w0, #0x2                   	// #2
  4192c8:	bl	4015b0 <ioctl@plt>
  4192cc:	cmn	w0, #0x1
  4192d0:	b.eq	4192e0 <ferror@plt+0x17d10>  // b.none
  4192d4:	ldrh	w0, [sp, #82]
  4192d8:	cmp	w0, #0x0
  4192dc:	b.ne	4193b4 <ferror@plt+0x17de4>  // b.any
  4192e0:	bl	4191a8 <ferror@plt+0x17bd8>
  4192e4:	str	x0, [sp, #104]
  4192e8:	ldr	x0, [sp, #104]
  4192ec:	cmn	x0, #0x1
  4192f0:	b.ne	4192fc <ferror@plt+0x17d2c>  // b.any
  4192f4:	mov	x0, #0x50                  	// #80
  4192f8:	b	4193bc <ferror@plt+0x17dec>
  4192fc:	mov	x2, #0x6                   	// #6
  419300:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  419304:	add	x1, x0, #0x958
  419308:	mov	w0, #0x2                   	// #2
  41930c:	bl	401430 <write@plt>
  419310:	cmp	x0, #0x6
  419314:	b.eq	419320 <ferror@plt+0x17d50>  // b.none
  419318:	mov	x0, #0x50                  	// #80
  41931c:	b	4193bc <ferror@plt+0x17dec>
  419320:	bl	4191a8 <ferror@plt+0x17bd8>
  419324:	str	x0, [sp, #96]
  419328:	ldr	x0, [sp, #96]
  41932c:	cmn	x0, #0x1
  419330:	b.ne	41933c <ferror@plt+0x17d6c>  // b.any
  419334:	mov	x0, #0x50                  	// #80
  419338:	b	4193bc <ferror@plt+0x17dec>
  41933c:	ldr	x1, [sp, #96]
  419340:	ldr	x0, [sp, #104]
  419344:	cmp	x1, x0
  419348:	b.ls	4193ac <ferror@plt+0x17ddc>  // b.plast
  41934c:	ldr	x1, [sp, #96]
  419350:	ldr	x0, [sp, #104]
  419354:	sub	x0, x1, x0
  419358:	add	x4, sp, #0x10
  41935c:	mov	x3, x0
  419360:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  419364:	add	x2, x0, #0x960
  419368:	mov	x1, #0x40                  	// #64
  41936c:	mov	x0, x4
  419370:	bl	4012e0 <snprintf@plt>
  419374:	add	x0, sp, #0x10
  419378:	bl	401290 <strlen@plt>
  41937c:	str	x0, [sp, #88]
  419380:	add	x0, sp, #0x10
  419384:	ldr	x2, [sp, #88]
  419388:	mov	x1, x0
  41938c:	mov	w0, #0x2                   	// #2
  419390:	bl	401430 <write@plt>
  419394:	mov	x1, x0
  419398:	ldr	x0, [sp, #88]
  41939c:	cmp	x1, x0
  4193a0:	b.eq	4193ac <ferror@plt+0x17ddc>  // b.none
  4193a4:	mov	x0, #0xffffffffffffffff    	// #-1
  4193a8:	b	4193bc <ferror@plt+0x17dec>
  4193ac:	ldr	x0, [sp, #96]
  4193b0:	b	4193bc <ferror@plt+0x17dec>
  4193b4:	ldrh	w0, [sp, #82]
  4193b8:	and	x0, x0, #0xffff
  4193bc:	ldp	x29, x30, [sp], #112
  4193c0:	ret
  4193c4:	stp	x29, x30, [sp, #-64]!
  4193c8:	mov	x29, sp
  4193cc:	str	x0, [sp, #40]
  4193d0:	str	x1, [sp, #32]
  4193d4:	str	x2, [sp, #24]
  4193d8:	ldr	x0, [sp, #32]
  4193dc:	cmp	x0, #0x2
  4193e0:	b.ls	4194a0 <ferror@plt+0x17ed0>  // b.plast
  4193e4:	mov	x2, #0x2                   	// #2
  4193e8:	ldr	x1, [sp, #40]
  4193ec:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  4193f0:	add	x0, x0, #0x968
  4193f4:	bl	401460 <memcmp@plt>
  4193f8:	cmp	w0, #0x0
  4193fc:	b.ne	4194a0 <ferror@plt+0x17ed0>  // b.any
  419400:	mov	x0, #0x2                   	// #2
  419404:	str	x0, [sp, #56]
  419408:	b	419490 <ferror@plt+0x17ec0>
  41940c:	ldr	x0, [sp, #56]
  419410:	add	x1, x0, #0x1
  419414:	str	x1, [sp, #56]
  419418:	ldr	x1, [sp, #40]
  41941c:	add	x0, x1, x0
  419420:	ldrb	w0, [x0]
  419424:	strb	w0, [sp, #55]
  419428:	ldrb	w0, [sp, #55]
  41942c:	cmp	w0, #0x40
  419430:	b.ls	41944c <ferror@plt+0x17e7c>  // b.plast
  419434:	ldrb	w0, [sp, #55]
  419438:	cmp	w0, #0x4b
  41943c:	b.hi	41944c <ferror@plt+0x17e7c>  // b.pmore
  419440:	ldrb	w0, [sp, #55]
  419444:	cmp	w0, #0x49
  419448:	b.ne	41947c <ferror@plt+0x17eac>  // b.any
  41944c:	ldrb	w0, [sp, #55]
  419450:	cmp	w0, #0x53
  419454:	b.eq	41947c <ferror@plt+0x17eac>  // b.none
  419458:	ldrb	w0, [sp, #55]
  41945c:	cmp	w0, #0x54
  419460:	b.eq	41947c <ferror@plt+0x17eac>  // b.none
  419464:	ldrb	w0, [sp, #55]
  419468:	cmp	w0, #0x66
  41946c:	b.eq	41947c <ferror@plt+0x17eac>  // b.none
  419470:	ldrb	w0, [sp, #55]
  419474:	cmp	w0, #0x6d
  419478:	b.ne	419490 <ferror@plt+0x17ec0>  // b.any
  41947c:	ldr	x0, [sp, #24]
  419480:	ldr	x1, [sp, #56]
  419484:	str	x1, [x0]
  419488:	mov	w0, #0x1                   	// #1
  41948c:	b	4194a4 <ferror@plt+0x17ed4>
  419490:	ldr	x1, [sp, #56]
  419494:	ldr	x0, [sp, #32]
  419498:	cmp	x1, x0
  41949c:	b.cc	41940c <ferror@plt+0x17e3c>  // b.lo, b.ul, b.last
  4194a0:	mov	w0, #0x0                   	// #0
  4194a4:	ldp	x29, x30, [sp], #64
  4194a8:	ret
  4194ac:	mov	x12, #0x1040                	// #4160
  4194b0:	sub	sp, sp, x12
  4194b4:	stp	x29, x30, [sp]
  4194b8:	mov	x29, sp
  4194bc:	str	x0, [sp, #24]
  4194c0:	str	x1, [sp, #16]
  4194c4:	str	xzr, [sp, #4152]
  4194c8:	str	xzr, [sp, #4144]
  4194cc:	b	419548 <ferror@plt+0x17f78>
  4194d0:	ldr	x1, [sp, #24]
  4194d4:	ldr	x0, [sp, #4144]
  4194d8:	add	x3, x1, x0
  4194dc:	ldr	x1, [sp, #16]
  4194e0:	ldr	x0, [sp, #4144]
  4194e4:	sub	x0, x1, x0
  4194e8:	add	x1, sp, #0x28
  4194ec:	mov	x2, x1
  4194f0:	mov	x1, x0
  4194f4:	mov	x0, x3
  4194f8:	bl	4193c4 <ferror@plt+0x17df4>
  4194fc:	and	w0, w0, #0xff
  419500:	cmp	w0, #0x0
  419504:	b.eq	41951c <ferror@plt+0x17f4c>  // b.none
  419508:	ldr	x0, [sp, #40]
  41950c:	ldr	x1, [sp, #4144]
  419510:	add	x0, x1, x0
  419514:	str	x0, [sp, #4144]
  419518:	b	419548 <ferror@plt+0x17f78>
  41951c:	ldr	x0, [sp, #4144]
  419520:	add	x1, x0, #0x1
  419524:	str	x1, [sp, #4144]
  419528:	ldr	x1, [sp, #24]
  41952c:	add	x1, x1, x0
  419530:	ldr	x0, [sp, #4152]
  419534:	add	x2, x0, #0x1
  419538:	str	x2, [sp, #4152]
  41953c:	ldrb	w2, [x1]
  419540:	add	x1, sp, #0x30
  419544:	strb	w2, [x1, x0]
  419548:	ldr	x1, [sp, #4144]
  41954c:	ldr	x0, [sp, #16]
  419550:	cmp	x1, x0
  419554:	b.cc	4194d0 <ferror@plt+0x17f00>  // b.lo, b.ul, b.last
  419558:	add	x0, sp, #0x30
  41955c:	ldr	x2, [sp, #4152]
  419560:	ldr	x1, [sp, #4152]
  419564:	bl	418f44 <ferror@plt+0x17974>
  419568:	ldp	x29, x30, [sp]
  41956c:	mov	x12, #0x1040                	// #4160
  419570:	add	sp, sp, x12
  419574:	ret
  419578:	stp	x29, x30, [sp, #-160]!
  41957c:	mov	x29, sp
  419580:	str	x19, [sp, #16]
  419584:	str	x0, [sp, #40]
  419588:	ldr	x0, [sp, #40]
  41958c:	ldr	x0, [x0]
  419590:	str	x0, [sp, #152]
  419594:	ldr	x0, [sp, #40]
  419598:	ldr	x0, [x0, #8]
  41959c:	sub	x0, x0, #0x1
  4195a0:	str	x0, [sp, #144]
  4195a4:	ldr	x0, [sp, #40]
  4195a8:	ldr	x0, [x0, #144]
  4195ac:	str	x0, [sp, #136]
  4195b0:	b	4195fc <ferror@plt+0x1802c>
  4195b4:	mov	x3, #0x0                   	// #0
  4195b8:	mov	x2, #0x0                   	// #0
  4195bc:	ldr	x1, [sp, #144]
  4195c0:	ldr	x0, [sp, #152]
  4195c4:	bl	418bb4 <ferror@plt+0x175e4>
  4195c8:	str	x0, [sp, #120]
  4195cc:	ldr	x1, [sp, #152]
  4195d0:	ldr	x0, [sp, #120]
  4195d4:	add	x0, x1, x0
  4195d8:	str	x0, [sp, #152]
  4195dc:	ldr	x1, [sp, #144]
  4195e0:	ldr	x0, [sp, #120]
  4195e4:	sub	x0, x1, x0
  4195e8:	str	x0, [sp, #144]
  4195ec:	ldr	x1, [sp, #136]
  4195f0:	ldr	x0, [sp, #120]
  4195f4:	sub	x0, x1, x0
  4195f8:	str	x0, [sp, #136]
  4195fc:	ldr	x0, [sp, #40]
  419600:	ldr	x19, [x0, #136]
  419604:	ldr	x2, [sp, #136]
  419608:	ldr	x1, [sp, #144]
  41960c:	ldr	x0, [sp, #152]
  419610:	bl	418f44 <ferror@plt+0x17974>
  419614:	add	x1, x19, x0
  419618:	ldr	x0, [sp, #40]
  41961c:	ldr	x0, [x0, #160]
  419620:	cmp	x1, x0
  419624:	b.cs	4195b4 <ferror@plt+0x17fe4>  // b.hs, b.nlast
  419628:	b	41964c <ferror@plt+0x1807c>
  41962c:	mov	x2, #0x0                   	// #0
  419630:	ldr	x1, [sp, #144]
  419634:	ldr	x0, [sp, #152]
  419638:	bl	418cf8 <ferror@plt+0x17728>
  41963c:	mov	x1, x0
  419640:	ldr	x0, [sp, #144]
  419644:	sub	x0, x0, x1
  419648:	str	x0, [sp, #144]
  41964c:	ldr	x0, [sp, #40]
  419650:	ldr	x19, [x0, #136]
  419654:	ldr	x2, [sp, #144]
  419658:	ldr	x1, [sp, #144]
  41965c:	ldr	x0, [sp, #152]
  419660:	bl	418f44 <ferror@plt+0x17974>
  419664:	add	x1, x19, x0
  419668:	ldr	x0, [sp, #40]
  41966c:	ldr	x0, [x0, #160]
  419670:	cmp	x1, x0
  419674:	b.hi	41962c <ferror@plt+0x1805c>  // b.pmore
  419678:	add	x3, sp, #0x38
  41967c:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  419680:	add	x2, x0, #0x970
  419684:	mov	x1, #0x40                  	// #64
  419688:	mov	x0, x3
  41968c:	bl	4012e0 <snprintf@plt>
  419690:	ldr	x0, [sp, #40]
  419694:	add	x19, x0, #0x50
  419698:	add	x0, sp, #0x38
  41969c:	bl	401290 <strlen@plt>
  4196a0:	mov	x1, x0
  4196a4:	add	x0, sp, #0x38
  4196a8:	mov	x2, x0
  4196ac:	mov	x0, x19
  4196b0:	bl	41038c <ferror@plt+0xedbc>
  4196b4:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4196b8:	add	x0, x0, #0x250
  4196bc:	ldr	x0, [x0]
  4196c0:	ldrh	w0, [x0, #1138]
  4196c4:	and	x0, x0, #0xffff
  4196c8:	and	x0, x0, #0x80
  4196cc:	cmp	x0, #0x0
  4196d0:	b.ne	419748 <ferror@plt+0x18178>  // b.any
  4196d4:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4196d8:	add	x0, x0, #0x250
  4196dc:	ldr	x0, [x0]
  4196e0:	ldrb	w0, [x0, #1141]
  4196e4:	cmp	w0, #0x0
  4196e8:	b.eq	419748 <ferror@plt+0x18178>  // b.none
  4196ec:	adrp	x0, 435000 <ferror@plt+0x33a30>
  4196f0:	add	x0, x0, #0x250
  4196f4:	ldr	x0, [x0]
  4196f8:	ldrh	w0, [x0, #1138]
  4196fc:	and	x0, x0, #0xffff
  419700:	and	x0, x0, #0x4
  419704:	cmp	x0, #0x0
  419708:	b.ne	419748 <ferror@plt+0x18178>  // b.any
  41970c:	adrp	x0, 435000 <ferror@plt+0x33a30>
  419710:	add	x0, x0, #0x250
  419714:	ldr	x0, [x0]
  419718:	ldrh	w0, [x0, #1138]
  41971c:	and	x0, x0, #0xffff
  419720:	and	x0, x0, #0x2
  419724:	cmp	x0, #0x0
  419728:	b.ne	419748 <ferror@plt+0x18178>  // b.any
  41972c:	ldr	x0, [sp, #40]
  419730:	add	x2, x0, #0x50
  419734:	ldr	x0, [sp, #40]
  419738:	ldr	x0, [x0, #120]
  41973c:	mov	x1, x0
  419740:	mov	x0, x2
  419744:	bl	410404 <ferror@plt+0xee34>
  419748:	ldr	x0, [sp, #40]
  41974c:	add	x0, x0, #0x50
  419750:	ldr	x1, [sp, #152]
  419754:	bl	410404 <ferror@plt+0xee34>
  419758:	add	x3, sp, #0x38
  41975c:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  419760:	add	x2, x0, #0x978
  419764:	mov	x1, #0x40                  	// #64
  419768:	mov	x0, x3
  41976c:	bl	4012e0 <snprintf@plt>
  419770:	ldr	x0, [sp, #40]
  419774:	add	x0, x0, #0x50
  419778:	add	x1, sp, #0x38
  41977c:	bl	410404 <ferror@plt+0xee34>
  419780:	ldr	x2, [sp, #136]
  419784:	ldr	x1, [sp, #144]
  419788:	ldr	x0, [sp, #152]
  41978c:	bl	418f44 <ferror@plt+0x17974>
  419790:	mov	x1, x0
  419794:	ldr	x0, [sp, #40]
  419798:	ldr	x0, [x0, #136]
  41979c:	add	x0, x1, x0
  4197a0:	str	x0, [sp, #128]
  4197a4:	ldr	x0, [sp, #128]
  4197a8:	cmp	x0, #0x0
  4197ac:	b.eq	4197dc <ferror@plt+0x1820c>  // b.none
  4197b0:	add	x4, sp, #0x38
  4197b4:	ldr	x3, [sp, #128]
  4197b8:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  4197bc:	add	x2, x0, #0x980
  4197c0:	mov	x1, #0x40                  	// #64
  4197c4:	mov	x0, x4
  4197c8:	bl	4012e0 <snprintf@plt>
  4197cc:	ldr	x0, [sp, #40]
  4197d0:	add	x0, x0, #0x50
  4197d4:	add	x1, sp, #0x38
  4197d8:	bl	410404 <ferror@plt+0xee34>
  4197dc:	ldr	x0, [sp, #40]
  4197e0:	ldr	x0, [x0, #88]
  4197e4:	cmp	x0, #0x0
  4197e8:	b.eq	419834 <ferror@plt+0x18264>  // b.none
  4197ec:	ldr	x0, [sp, #40]
  4197f0:	ldr	x1, [x0, #80]
  4197f4:	ldr	x0, [sp, #40]
  4197f8:	ldr	x0, [x0, #88]
  4197fc:	sub	x0, x0, #0x1
  419800:	mov	x2, x0
  419804:	mov	w0, #0x2                   	// #2
  419808:	bl	401430 <write@plt>
  41980c:	mov	x1, x0
  419810:	ldr	x0, [sp, #40]
  419814:	ldr	x0, [x0, #88]
  419818:	sub	x0, x0, #0x1
  41981c:	cmp	x1, x0
  419820:	b.eq	419834 <ferror@plt+0x18264>  // b.none
  419824:	mov	x1, #0x0                   	// #0
  419828:	mov	w0, #0x5                   	// #5
  41982c:	bl	410994 <ferror@plt+0xf3c4>
  419830:	b	419838 <ferror@plt+0x18268>
  419834:	mov	w0, #0x0                   	// #0
  419838:	ldr	x19, [sp, #16]
  41983c:	ldp	x29, x30, [sp], #160
  419840:	ret
  419844:	stp	x29, x30, [sp, #-96]!
  419848:	mov	x29, sp
  41984c:	str	x19, [sp, #16]
  419850:	str	x0, [sp, #56]
  419854:	str	x1, [sp, #48]
  419858:	str	x2, [sp, #40]
  41985c:	str	wzr, [sp, #92]
  419860:	ldr	x19, [sp, #56]
  419864:	ldr	x0, [sp, #56]
  419868:	ldr	x0, [x0, #8]
  41986c:	ldr	x1, [sp, #40]
  419870:	bl	41103c <ferror@plt+0xfa6c>
  419874:	mov	x1, x0
  419878:	mov	x0, x19
  41987c:	bl	40ffdc <ferror@plt+0xea0c>
  419880:	ldr	x0, [sp, #56]
  419884:	ldr	x1, [x0, #144]
  419888:	ldr	x0, [sp, #56]
  41988c:	ldr	x0, [x0, #8]
  419890:	sub	x0, x0, #0x1
  419894:	cmp	x1, x0
  419898:	b.ne	4199b0 <ferror@plt+0x183e0>  // b.any
  41989c:	str	xzr, [sp, #72]
  4198a0:	ldr	x2, [sp, #56]
  4198a4:	ldr	x0, [sp, #56]
  4198a8:	ldr	x0, [x0, #144]
  4198ac:	mov	x1, x0
  4198b0:	mov	x0, x2
  4198b4:	bl	410594 <ferror@plt+0xefc4>
  4198b8:	ldr	x2, [sp, #40]
  4198bc:	ldr	x1, [sp, #48]
  4198c0:	bl	401270 <memcpy@plt>
  4198c4:	ldr	x0, [sp, #56]
  4198c8:	ldr	x1, [x0, #144]
  4198cc:	ldr	x0, [sp, #40]
  4198d0:	add	x1, x1, x0
  4198d4:	ldr	x0, [sp, #56]
  4198d8:	str	x1, [x0, #144]
  4198dc:	ldr	x0, [sp, #56]
  4198e0:	ldr	x1, [x0, #8]
  4198e4:	ldr	x0, [sp, #40]
  4198e8:	add	x0, x1, x0
  4198ec:	sub	x1, x0, #0x1
  4198f0:	ldr	x0, [sp, #56]
  4198f4:	str	x1, [x0, #8]
  4198f8:	ldr	x0, [sp, #56]
  4198fc:	mov	w1, #0x0                   	// #0
  419900:	bl	4101d8 <ferror@plt+0xec08>
  419904:	ldr	x0, [sp, #56]
  419908:	ldr	x0, [x0, #8]
  41990c:	sub	x0, x0, #0x1
  419910:	str	x0, [sp, #64]
  419914:	ldr	x0, [sp, #56]
  419918:	ldr	x2, [x0, #120]
  41991c:	ldr	x0, [sp, #56]
  419920:	ldr	x0, [x0, #128]
  419924:	mov	x1, x0
  419928:	mov	x0, x2
  41992c:	bl	4194ac <ferror@plt+0x17edc>
  419930:	str	x0, [sp, #72]
  419934:	ldr	x0, [sp, #56]
  419938:	ldr	x0, [x0]
  41993c:	ldr	x2, [sp, #64]
  419940:	ldr	x1, [sp, #64]
  419944:	bl	418f44 <ferror@plt+0x17974>
  419948:	mov	x1, x0
  41994c:	ldr	x0, [sp, #72]
  419950:	add	x0, x0, x1
  419954:	str	x0, [sp, #72]
  419958:	ldr	x0, [sp, #56]
  41995c:	ldr	x0, [x0, #160]
  419960:	ldr	x1, [sp, #72]
  419964:	cmp	x1, x0
  419968:	b.cs	4199a0 <ferror@plt+0x183d0>  // b.hs, b.nlast
  41996c:	ldr	x2, [sp, #40]
  419970:	ldr	x1, [sp, #48]
  419974:	mov	w0, #0x2                   	// #2
  419978:	bl	401430 <write@plt>
  41997c:	mov	x1, x0
  419980:	ldr	x0, [sp, #40]
  419984:	cmp	x1, x0
  419988:	b.eq	419a84 <ferror@plt+0x184b4>  // b.none
  41998c:	mov	x1, #0x0                   	// #0
  419990:	mov	w0, #0x5                   	// #5
  419994:	bl	410994 <ferror@plt+0xf3c4>
  419998:	str	w0, [sp, #92]
  41999c:	b	419a84 <ferror@plt+0x184b4>
  4199a0:	ldr	x0, [sp, #56]
  4199a4:	bl	419578 <ferror@plt+0x17fa8>
  4199a8:	str	w0, [sp, #92]
  4199ac:	b	419a84 <ferror@plt+0x184b4>
  4199b0:	ldr	x0, [sp, #56]
  4199b4:	ldr	x1, [x0, #8]
  4199b8:	ldr	x0, [sp, #56]
  4199bc:	ldr	x0, [x0, #144]
  4199c0:	sub	x0, x1, x0
  4199c4:	sub	x0, x0, #0x1
  4199c8:	str	x0, [sp, #80]
  4199cc:	ldr	x0, [sp, #56]
  4199d0:	ldr	x1, [x0]
  4199d4:	ldr	x0, [sp, #56]
  4199d8:	ldr	x2, [x0, #144]
  4199dc:	ldr	x0, [sp, #40]
  4199e0:	add	x0, x2, x0
  4199e4:	add	x3, x1, x0
  4199e8:	ldr	x0, [sp, #56]
  4199ec:	ldr	x1, [x0]
  4199f0:	ldr	x0, [sp, #56]
  4199f4:	ldr	x0, [x0, #144]
  4199f8:	add	x0, x1, x0
  4199fc:	ldr	x2, [sp, #80]
  419a00:	mov	x1, x0
  419a04:	mov	x0, x3
  419a08:	bl	401280 <memmove@plt>
  419a0c:	ldr	x0, [sp, #56]
  419a10:	ldr	x1, [x0]
  419a14:	ldr	x0, [sp, #56]
  419a18:	ldr	x0, [x0, #144]
  419a1c:	add	x0, x1, x0
  419a20:	ldr	x2, [sp, #40]
  419a24:	ldr	x1, [sp, #48]
  419a28:	bl	401270 <memcpy@plt>
  419a2c:	ldr	x0, [sp, #56]
  419a30:	ldr	x1, [x0, #144]
  419a34:	ldr	x0, [sp, #40]
  419a38:	add	x1, x1, x0
  419a3c:	ldr	x0, [sp, #56]
  419a40:	str	x1, [x0, #144]
  419a44:	ldr	x0, [sp, #56]
  419a48:	ldr	x1, [x0, #8]
  419a4c:	ldr	x0, [sp, #40]
  419a50:	add	x1, x1, x0
  419a54:	ldr	x0, [sp, #56]
  419a58:	str	x1, [x0, #8]
  419a5c:	ldr	x0, [sp, #56]
  419a60:	ldr	x1, [x0]
  419a64:	ldr	x0, [sp, #56]
  419a68:	ldr	x0, [x0, #8]
  419a6c:	sub	x0, x0, #0x1
  419a70:	add	x0, x1, x0
  419a74:	strb	wzr, [x0]
  419a78:	ldr	x0, [sp, #56]
  419a7c:	bl	419578 <ferror@plt+0x17fa8>
  419a80:	str	w0, [sp, #92]
  419a84:	ldr	w0, [sp, #92]
  419a88:	ldr	x19, [sp, #16]
  419a8c:	ldp	x29, x30, [sp], #96
  419a90:	ret
  419a94:	stp	x29, x30, [sp, #-32]!
  419a98:	mov	x29, sp
  419a9c:	str	x0, [sp, #24]
  419aa0:	ldr	x0, [sp, #24]
  419aa4:	ldr	x0, [x0, #144]
  419aa8:	cmp	x0, #0x0
  419aac:	b.ne	419ab8 <ferror@plt+0x184e8>  // b.any
  419ab0:	mov	w0, #0x0                   	// #0
  419ab4:	b	419af8 <ferror@plt+0x18528>
  419ab8:	ldr	x0, [sp, #24]
  419abc:	ldr	x3, [x0]
  419ac0:	ldr	x0, [sp, #24]
  419ac4:	ldr	x0, [x0, #144]
  419ac8:	mov	x2, #0x0                   	// #0
  419acc:	mov	x1, x0
  419ad0:	mov	x0, x3
  419ad4:	bl	418cf8 <ferror@plt+0x17728>
  419ad8:	mov	x1, x0
  419adc:	ldr	x0, [sp, #24]
  419ae0:	ldr	x0, [x0, #144]
  419ae4:	sub	x1, x0, x1
  419ae8:	ldr	x0, [sp, #24]
  419aec:	str	x1, [x0, #144]
  419af0:	ldr	x0, [sp, #24]
  419af4:	bl	419578 <ferror@plt+0x17fa8>
  419af8:	ldp	x29, x30, [sp], #32
  419afc:	ret
  419b00:	stp	x29, x30, [sp, #-32]!
  419b04:	mov	x29, sp
  419b08:	str	x0, [sp, #24]
  419b0c:	ldr	x0, [sp, #24]
  419b10:	ldr	x1, [x0, #144]
  419b14:	ldr	x0, [sp, #24]
  419b18:	ldr	x0, [x0, #8]
  419b1c:	sub	x0, x0, #0x1
  419b20:	cmp	x1, x0
  419b24:	b.ne	419b30 <ferror@plt+0x18560>  // b.any
  419b28:	mov	w0, #0x0                   	// #0
  419b2c:	b	419b7c <ferror@plt+0x185ac>
  419b30:	ldr	x0, [sp, #24]
  419b34:	ldr	x4, [x0]
  419b38:	ldr	x0, [sp, #24]
  419b3c:	ldr	x0, [x0, #8]
  419b40:	sub	x1, x0, #0x1
  419b44:	ldr	x0, [sp, #24]
  419b48:	ldr	x0, [x0, #144]
  419b4c:	mov	x3, #0x0                   	// #0
  419b50:	mov	x2, x0
  419b54:	mov	x0, x4
  419b58:	bl	418bb4 <ferror@plt+0x175e4>
  419b5c:	mov	x1, x0
  419b60:	ldr	x0, [sp, #24]
  419b64:	ldr	x0, [x0, #144]
  419b68:	add	x1, x1, x0
  419b6c:	ldr	x0, [sp, #24]
  419b70:	str	x1, [x0, #144]
  419b74:	ldr	x0, [sp, #24]
  419b78:	bl	419578 <ferror@plt+0x17fa8>
  419b7c:	ldp	x29, x30, [sp], #32
  419b80:	ret
  419b84:	stp	x29, x30, [sp, #-48]!
  419b88:	mov	x29, sp
  419b8c:	str	x0, [sp, #24]
  419b90:	ldr	x0, [sp, #24]
  419b94:	ldr	x0, [x0, #8]
  419b98:	sub	x0, x0, #0x1
  419b9c:	str	x0, [sp, #40]
  419ba0:	ldr	x0, [sp, #40]
  419ba4:	cmp	x0, #0x0
  419ba8:	b.eq	419bc0 <ferror@plt+0x185f0>  // b.none
  419bac:	ldr	x0, [sp, #24]
  419bb0:	ldr	x0, [x0, #144]
  419bb4:	ldr	x1, [sp, #40]
  419bb8:	cmp	x1, x0
  419bbc:	b.hi	419bdc <ferror@plt+0x1860c>  // b.pmore
  419bc0:	mov	w0, #0x0                   	// #0
  419bc4:	b	419c9c <ferror@plt+0x186cc>
  419bc8:	ldr	x0, [sp, #24]
  419bcc:	ldr	x0, [x0, #144]
  419bd0:	add	x1, x0, #0x1
  419bd4:	ldr	x0, [sp, #24]
  419bd8:	str	x1, [x0, #144]
  419bdc:	ldr	x0, [sp, #24]
  419be0:	ldr	x0, [x0, #144]
  419be4:	ldr	x1, [sp, #40]
  419be8:	cmp	x1, x0
  419bec:	b.ls	419c44 <ferror@plt+0x18674>  // b.plast
  419bf0:	bl	401490 <__ctype_b_loc@plt>
  419bf4:	ldr	x1, [x0]
  419bf8:	ldr	x0, [sp, #24]
  419bfc:	ldr	x2, [x0]
  419c00:	ldr	x0, [sp, #24]
  419c04:	ldr	x0, [x0, #144]
  419c08:	add	x0, x2, x0
  419c0c:	ldrb	w0, [x0]
  419c10:	and	x0, x0, #0xff
  419c14:	lsl	x0, x0, #1
  419c18:	add	x0, x1, x0
  419c1c:	ldrh	w0, [x0]
  419c20:	and	w0, w0, #0x2000
  419c24:	cmp	w0, #0x0
  419c28:	b.ne	419bc8 <ferror@plt+0x185f8>  // b.any
  419c2c:	b	419c44 <ferror@plt+0x18674>
  419c30:	ldr	x0, [sp, #24]
  419c34:	ldr	x0, [x0, #144]
  419c38:	add	x1, x0, #0x1
  419c3c:	ldr	x0, [sp, #24]
  419c40:	str	x1, [x0, #144]
  419c44:	ldr	x0, [sp, #24]
  419c48:	ldr	x0, [x0, #144]
  419c4c:	ldr	x1, [sp, #40]
  419c50:	cmp	x1, x0
  419c54:	b.ls	419c94 <ferror@plt+0x186c4>  // b.plast
  419c58:	bl	401490 <__ctype_b_loc@plt>
  419c5c:	ldr	x1, [x0]
  419c60:	ldr	x0, [sp, #24]
  419c64:	ldr	x2, [x0]
  419c68:	ldr	x0, [sp, #24]
  419c6c:	ldr	x0, [x0, #144]
  419c70:	add	x0, x2, x0
  419c74:	ldrb	w0, [x0]
  419c78:	and	x0, x0, #0xff
  419c7c:	lsl	x0, x0, #1
  419c80:	add	x0, x1, x0
  419c84:	ldrh	w0, [x0]
  419c88:	and	w0, w0, #0x2000
  419c8c:	cmp	w0, #0x0
  419c90:	b.eq	419c30 <ferror@plt+0x18660>  // b.none
  419c94:	ldr	x0, [sp, #24]
  419c98:	bl	419578 <ferror@plt+0x17fa8>
  419c9c:	ldp	x29, x30, [sp], #48
  419ca0:	ret
  419ca4:	stp	x29, x30, [sp, #-48]!
  419ca8:	mov	x29, sp
  419cac:	str	x0, [sp, #24]
  419cb0:	ldr	x0, [sp, #24]
  419cb4:	ldr	x0, [x0, #8]
  419cb8:	sub	x0, x0, #0x1
  419cbc:	str	x0, [sp, #40]
  419cc0:	ldr	x0, [sp, #40]
  419cc4:	cmp	x0, #0x0
  419cc8:	b.ne	419ce8 <ferror@plt+0x18718>  // b.any
  419ccc:	mov	w0, #0x0                   	// #0
  419cd0:	b	419da8 <ferror@plt+0x187d8>
  419cd4:	ldr	x0, [sp, #24]
  419cd8:	ldr	x0, [x0, #144]
  419cdc:	sub	x1, x0, #0x1
  419ce0:	ldr	x0, [sp, #24]
  419ce4:	str	x1, [x0, #144]
  419ce8:	ldr	x0, [sp, #24]
  419cec:	ldr	x0, [x0, #144]
  419cf0:	cmp	x0, #0x0
  419cf4:	b.eq	419d50 <ferror@plt+0x18780>  // b.none
  419cf8:	bl	401490 <__ctype_b_loc@plt>
  419cfc:	ldr	x1, [x0]
  419d00:	ldr	x0, [sp, #24]
  419d04:	ldr	x2, [x0]
  419d08:	ldr	x0, [sp, #24]
  419d0c:	ldr	x0, [x0, #144]
  419d10:	sub	x0, x0, #0x1
  419d14:	add	x0, x2, x0
  419d18:	ldrb	w0, [x0]
  419d1c:	and	x0, x0, #0xff
  419d20:	lsl	x0, x0, #1
  419d24:	add	x0, x1, x0
  419d28:	ldrh	w0, [x0]
  419d2c:	and	w0, w0, #0x2000
  419d30:	cmp	w0, #0x0
  419d34:	b.ne	419cd4 <ferror@plt+0x18704>  // b.any
  419d38:	b	419d50 <ferror@plt+0x18780>
  419d3c:	ldr	x0, [sp, #24]
  419d40:	ldr	x0, [x0, #144]
  419d44:	sub	x1, x0, #0x1
  419d48:	ldr	x0, [sp, #24]
  419d4c:	str	x1, [x0, #144]
  419d50:	ldr	x0, [sp, #24]
  419d54:	ldr	x0, [x0, #144]
  419d58:	cmp	x0, #0x0
  419d5c:	b.eq	419da0 <ferror@plt+0x187d0>  // b.none
  419d60:	bl	401490 <__ctype_b_loc@plt>
  419d64:	ldr	x1, [x0]
  419d68:	ldr	x0, [sp, #24]
  419d6c:	ldr	x2, [x0]
  419d70:	ldr	x0, [sp, #24]
  419d74:	ldr	x0, [x0, #144]
  419d78:	sub	x0, x0, #0x1
  419d7c:	add	x0, x2, x0
  419d80:	ldrb	w0, [x0]
  419d84:	and	x0, x0, #0xff
  419d88:	lsl	x0, x0, #1
  419d8c:	add	x0, x1, x0
  419d90:	ldrh	w0, [x0]
  419d94:	and	w0, w0, #0x2000
  419d98:	cmp	w0, #0x0
  419d9c:	b.eq	419d3c <ferror@plt+0x1876c>  // b.none
  419da0:	ldr	x0, [sp, #24]
  419da4:	bl	419578 <ferror@plt+0x17fa8>
  419da8:	ldp	x29, x30, [sp], #48
  419dac:	ret
  419db0:	stp	x29, x30, [sp, #-32]!
  419db4:	mov	x29, sp
  419db8:	str	x0, [sp, #24]
  419dbc:	ldr	x0, [sp, #24]
  419dc0:	ldr	x0, [x0, #144]
  419dc4:	cmp	x0, #0x0
  419dc8:	b.ne	419dd4 <ferror@plt+0x18804>  // b.any
  419dcc:	mov	w0, #0x0                   	// #0
  419dd0:	b	419de4 <ferror@plt+0x18814>
  419dd4:	ldr	x0, [sp, #24]
  419dd8:	str	xzr, [x0, #144]
  419ddc:	ldr	x0, [sp, #24]
  419de0:	bl	419578 <ferror@plt+0x17fa8>
  419de4:	ldp	x29, x30, [sp], #32
  419de8:	ret
  419dec:	stp	x29, x30, [sp, #-32]!
  419df0:	mov	x29, sp
  419df4:	str	x0, [sp, #24]
  419df8:	ldr	x0, [sp, #24]
  419dfc:	ldr	x1, [x0, #144]
  419e00:	ldr	x0, [sp, #24]
  419e04:	ldr	x0, [x0, #8]
  419e08:	sub	x0, x0, #0x1
  419e0c:	cmp	x1, x0
  419e10:	b.ne	419e1c <ferror@plt+0x1884c>  // b.any
  419e14:	mov	w0, #0x0                   	// #0
  419e18:	b	419e38 <ferror@plt+0x18868>
  419e1c:	ldr	x0, [sp, #24]
  419e20:	ldr	x0, [x0, #8]
  419e24:	sub	x1, x0, #0x1
  419e28:	ldr	x0, [sp, #24]
  419e2c:	str	x1, [x0, #144]
  419e30:	ldr	x0, [sp, #24]
  419e34:	bl	419578 <ferror@plt+0x17fa8>
  419e38:	ldp	x29, x30, [sp], #32
  419e3c:	ret
  419e40:	stp	x29, x30, [sp, #-64]!
  419e44:	mov	x29, sp
  419e48:	str	x19, [sp, #16]
  419e4c:	str	x0, [sp, #40]
  419e50:	strb	w1, [sp, #39]
  419e54:	ldr	x0, [sp, #40]
  419e58:	ldr	x0, [x0, #48]
  419e5c:	cmp	x0, #0x1
  419e60:	b.hi	419e6c <ferror@plt+0x1889c>  // b.pmore
  419e64:	mov	w0, #0x0                   	// #0
  419e68:	b	419f9c <ferror@plt+0x189cc>
  419e6c:	ldr	x0, [sp, #40]
  419e70:	ldr	x0, [x0]
  419e74:	bl	411114 <ferror@plt+0xfb44>
  419e78:	str	x0, [sp, #48]
  419e7c:	ldr	x0, [sp, #40]
  419e80:	add	x3, x0, #0x28
  419e84:	ldr	x0, [sp, #40]
  419e88:	ldr	x1, [x0, #48]
  419e8c:	ldr	x0, [sp, #40]
  419e90:	ldr	x0, [x0, #168]
  419e94:	sub	x0, x1, x0
  419e98:	sub	x0, x0, #0x1
  419e9c:	add	x1, sp, #0x30
  419ea0:	mov	x2, x1
  419ea4:	mov	x1, x0
  419ea8:	mov	x0, x3
  419eac:	bl	41052c <ferror@plt+0xef5c>
  419eb0:	ldr	x0, [sp, #40]
  419eb4:	ldr	x1, [x0, #168]
  419eb8:	ldrb	w0, [sp, #39]
  419ebc:	cmp	w0, #0x0
  419ec0:	b.eq	419ecc <ferror@plt+0x188fc>  // b.none
  419ec4:	mov	x0, #0x1                   	// #1
  419ec8:	b	419ed0 <ferror@plt+0x18900>
  419ecc:	mov	x0, #0xffffffffffffffff    	// #-1
  419ed0:	add	x1, x0, x1
  419ed4:	ldr	x0, [sp, #40]
  419ed8:	str	x1, [x0, #168]
  419edc:	ldr	x0, [sp, #40]
  419ee0:	ldr	x0, [x0, #168]
  419ee4:	cmn	x0, #0x1
  419ee8:	b.ne	419efc <ferror@plt+0x1892c>  // b.any
  419eec:	ldr	x0, [sp, #40]
  419ef0:	str	xzr, [x0, #168]
  419ef4:	mov	w0, #0x0                   	// #0
  419ef8:	b	419f9c <ferror@plt+0x189cc>
  419efc:	ldr	x0, [sp, #40]
  419f00:	ldr	x1, [x0, #168]
  419f04:	ldr	x0, [sp, #40]
  419f08:	ldr	x0, [x0, #48]
  419f0c:	cmp	x1, x0
  419f10:	b.cc	419f30 <ferror@plt+0x18960>  // b.lo, b.ul, b.last
  419f14:	ldr	x0, [sp, #40]
  419f18:	ldr	x0, [x0, #48]
  419f1c:	sub	x1, x0, #0x1
  419f20:	ldr	x0, [sp, #40]
  419f24:	str	x1, [x0, #168]
  419f28:	mov	w0, #0x0                   	// #0
  419f2c:	b	419f9c <ferror@plt+0x189cc>
  419f30:	ldr	x0, [sp, #40]
  419f34:	add	x2, x0, #0x28
  419f38:	ldr	x0, [sp, #40]
  419f3c:	ldr	x1, [x0, #48]
  419f40:	ldr	x0, [sp, #40]
  419f44:	ldr	x0, [x0, #168]
  419f48:	sub	x0, x1, x0
  419f4c:	sub	x0, x0, #0x1
  419f50:	mov	x1, x0
  419f54:	mov	x0, x2
  419f58:	bl	410594 <ferror@plt+0xefc4>
  419f5c:	ldr	x0, [x0]
  419f60:	str	x0, [sp, #56]
  419f64:	ldr	x19, [sp, #40]
  419f68:	ldr	x0, [sp, #56]
  419f6c:	bl	401290 <strlen@plt>
  419f70:	ldr	x2, [sp, #56]
  419f74:	mov	x1, x0
  419f78:	mov	x0, x19
  419f7c:	bl	41038c <ferror@plt+0xedbc>
  419f80:	ldr	x0, [sp, #40]
  419f84:	ldr	x0, [x0, #8]
  419f88:	sub	x1, x0, #0x1
  419f8c:	ldr	x0, [sp, #40]
  419f90:	str	x1, [x0, #144]
  419f94:	ldr	x0, [sp, #40]
  419f98:	bl	419578 <ferror@plt+0x17fa8>
  419f9c:	ldr	x19, [sp, #16]
  419fa0:	ldp	x29, x30, [sp], #64
  419fa4:	ret
  419fa8:	stp	x29, x30, [sp, #-48]!
  419fac:	mov	x29, sp
  419fb0:	str	x0, [sp, #24]
  419fb4:	ldr	x0, [sp, #24]
  419fb8:	ldr	x0, [x0, #8]
  419fbc:	sub	x0, x0, #0x1
  419fc0:	str	x0, [sp, #40]
  419fc4:	ldr	x0, [sp, #40]
  419fc8:	cmp	x0, #0x0
  419fcc:	b.eq	419fe4 <ferror@plt+0x18a14>  // b.none
  419fd0:	ldr	x0, [sp, #24]
  419fd4:	ldr	x0, [x0, #144]
  419fd8:	ldr	x1, [sp, #40]
  419fdc:	cmp	x1, x0
  419fe0:	b.hi	419fec <ferror@plt+0x18a1c>  // b.pmore
  419fe4:	mov	w0, #0x0                   	// #0
  419fe8:	b	41a0a8 <ferror@plt+0x18ad8>
  419fec:	ldr	x0, [sp, #24]
  419ff0:	ldr	x4, [x0]
  419ff4:	ldr	x0, [sp, #24]
  419ff8:	ldr	x0, [x0, #144]
  419ffc:	mov	x3, #0x0                   	// #0
  41a000:	mov	x2, x0
  41a004:	ldr	x1, [sp, #40]
  41a008:	mov	x0, x4
  41a00c:	bl	418bb4 <ferror@plt+0x175e4>
  41a010:	str	x0, [sp, #32]
  41a014:	ldr	x0, [sp, #24]
  41a018:	ldr	x1, [x0]
  41a01c:	ldr	x0, [sp, #24]
  41a020:	ldr	x0, [x0, #144]
  41a024:	add	x3, x1, x0
  41a028:	ldr	x0, [sp, #24]
  41a02c:	ldr	x1, [x0]
  41a030:	ldr	x0, [sp, #24]
  41a034:	ldr	x2, [x0, #144]
  41a038:	ldr	x0, [sp, #32]
  41a03c:	add	x0, x2, x0
  41a040:	add	x4, x1, x0
  41a044:	ldr	x0, [sp, #24]
  41a048:	ldr	x0, [x0, #144]
  41a04c:	ldr	x1, [sp, #40]
  41a050:	sub	x1, x1, x0
  41a054:	ldr	x0, [sp, #32]
  41a058:	sub	x0, x1, x0
  41a05c:	mov	x2, x0
  41a060:	mov	x1, x4
  41a064:	mov	x0, x3
  41a068:	bl	401280 <memmove@plt>
  41a06c:	ldr	x0, [sp, #24]
  41a070:	ldr	x1, [x0, #8]
  41a074:	ldr	x0, [sp, #32]
  41a078:	sub	x1, x1, x0
  41a07c:	ldr	x0, [sp, #24]
  41a080:	str	x1, [x0, #8]
  41a084:	ldr	x0, [sp, #24]
  41a088:	ldr	x1, [x0]
  41a08c:	ldr	x0, [sp, #24]
  41a090:	ldr	x0, [x0, #8]
  41a094:	sub	x0, x0, #0x1
  41a098:	add	x0, x1, x0
  41a09c:	strb	wzr, [x0]
  41a0a0:	ldr	x0, [sp, #24]
  41a0a4:	bl	419578 <ferror@plt+0x17fa8>
  41a0a8:	ldp	x29, x30, [sp], #48
  41a0ac:	ret
  41a0b0:	stp	x29, x30, [sp, #-48]!
  41a0b4:	mov	x29, sp
  41a0b8:	str	x0, [sp, #24]
  41a0bc:	ldr	x0, [sp, #24]
  41a0c0:	ldr	x0, [x0, #8]
  41a0c4:	sub	x0, x0, #0x1
  41a0c8:	str	x0, [sp, #40]
  41a0cc:	ldr	x0, [sp, #24]
  41a0d0:	ldr	x0, [x0, #144]
  41a0d4:	cmp	x0, #0x0
  41a0d8:	b.eq	41a0e8 <ferror@plt+0x18b18>  // b.none
  41a0dc:	ldr	x0, [sp, #40]
  41a0e0:	cmp	x0, #0x0
  41a0e4:	b.ne	41a0f0 <ferror@plt+0x18b20>  // b.any
  41a0e8:	mov	w0, #0x0                   	// #0
  41a0ec:	b	41a1b8 <ferror@plt+0x18be8>
  41a0f0:	ldr	x0, [sp, #24]
  41a0f4:	ldr	x3, [x0]
  41a0f8:	ldr	x0, [sp, #24]
  41a0fc:	ldr	x0, [x0, #144]
  41a100:	mov	x2, #0x0                   	// #0
  41a104:	mov	x1, x0
  41a108:	mov	x0, x3
  41a10c:	bl	418cf8 <ferror@plt+0x17728>
  41a110:	str	x0, [sp, #32]
  41a114:	ldr	x0, [sp, #24]
  41a118:	ldr	x1, [x0]
  41a11c:	ldr	x0, [sp, #24]
  41a120:	ldr	x2, [x0, #144]
  41a124:	ldr	x0, [sp, #32]
  41a128:	sub	x0, x2, x0
  41a12c:	add	x3, x1, x0
  41a130:	ldr	x0, [sp, #24]
  41a134:	ldr	x1, [x0]
  41a138:	ldr	x0, [sp, #24]
  41a13c:	ldr	x0, [x0, #144]
  41a140:	add	x4, x1, x0
  41a144:	ldr	x0, [sp, #24]
  41a148:	ldr	x0, [x0, #144]
  41a14c:	ldr	x1, [sp, #40]
  41a150:	sub	x0, x1, x0
  41a154:	mov	x2, x0
  41a158:	mov	x1, x4
  41a15c:	mov	x0, x3
  41a160:	bl	401280 <memmove@plt>
  41a164:	ldr	x0, [sp, #24]
  41a168:	ldr	x1, [x0, #144]
  41a16c:	ldr	x0, [sp, #32]
  41a170:	sub	x1, x1, x0
  41a174:	ldr	x0, [sp, #24]
  41a178:	str	x1, [x0, #144]
  41a17c:	ldr	x0, [sp, #24]
  41a180:	ldr	x1, [x0, #8]
  41a184:	ldr	x0, [sp, #32]
  41a188:	sub	x1, x1, x0
  41a18c:	ldr	x0, [sp, #24]
  41a190:	str	x1, [x0, #8]
  41a194:	ldr	x0, [sp, #24]
  41a198:	ldr	x1, [x0]
  41a19c:	ldr	x0, [sp, #24]
  41a1a0:	ldr	x0, [x0, #8]
  41a1a4:	sub	x0, x0, #0x1
  41a1a8:	add	x0, x1, x0
  41a1ac:	strb	wzr, [x0]
  41a1b0:	ldr	x0, [sp, #24]
  41a1b4:	bl	419578 <ferror@plt+0x17fa8>
  41a1b8:	ldp	x29, x30, [sp], #48
  41a1bc:	ret
  41a1c0:	stp	x29, x30, [sp, #-48]!
  41a1c4:	mov	x29, sp
  41a1c8:	str	x0, [sp, #24]
  41a1cc:	ldr	x0, [sp, #24]
  41a1d0:	ldr	x0, [x0, #144]
  41a1d4:	str	x0, [sp, #40]
  41a1d8:	b	41a1f0 <ferror@plt+0x18c20>
  41a1dc:	ldr	x0, [sp, #24]
  41a1e0:	ldr	x0, [x0, #144]
  41a1e4:	sub	x1, x0, #0x1
  41a1e8:	ldr	x0, [sp, #24]
  41a1ec:	str	x1, [x0, #144]
  41a1f0:	ldr	x0, [sp, #24]
  41a1f4:	ldr	x0, [x0, #144]
  41a1f8:	cmp	x0, #0x0
  41a1fc:	b.eq	41a23c <ferror@plt+0x18c6c>  // b.none
  41a200:	ldr	x0, [sp, #24]
  41a204:	ldr	x1, [x0]
  41a208:	ldr	x0, [sp, #24]
  41a20c:	ldr	x0, [x0, #144]
  41a210:	sub	x0, x0, #0x1
  41a214:	add	x0, x1, x0
  41a218:	ldrb	w0, [x0]
  41a21c:	cmp	w0, #0x20
  41a220:	b.eq	41a1dc <ferror@plt+0x18c0c>  // b.none
  41a224:	b	41a23c <ferror@plt+0x18c6c>
  41a228:	ldr	x0, [sp, #24]
  41a22c:	ldr	x0, [x0, #144]
  41a230:	sub	x1, x0, #0x1
  41a234:	ldr	x0, [sp, #24]
  41a238:	str	x1, [x0, #144]
  41a23c:	ldr	x0, [sp, #24]
  41a240:	ldr	x0, [x0, #144]
  41a244:	cmp	x0, #0x0
  41a248:	b.eq	41a270 <ferror@plt+0x18ca0>  // b.none
  41a24c:	ldr	x0, [sp, #24]
  41a250:	ldr	x1, [x0]
  41a254:	ldr	x0, [sp, #24]
  41a258:	ldr	x0, [x0, #144]
  41a25c:	sub	x0, x0, #0x1
  41a260:	add	x0, x1, x0
  41a264:	ldrb	w0, [x0]
  41a268:	cmp	w0, #0x20
  41a26c:	b.ne	41a228 <ferror@plt+0x18c58>  // b.any
  41a270:	ldr	x0, [sp, #24]
  41a274:	ldr	x0, [x0, #144]
  41a278:	ldr	x1, [sp, #40]
  41a27c:	sub	x0, x1, x0
  41a280:	str	x0, [sp, #32]
  41a284:	ldr	x0, [sp, #24]
  41a288:	ldr	x1, [x0]
  41a28c:	ldr	x0, [sp, #24]
  41a290:	ldr	x0, [x0, #144]
  41a294:	add	x3, x1, x0
  41a298:	ldr	x0, [sp, #24]
  41a29c:	ldr	x1, [x0]
  41a2a0:	ldr	x0, [sp, #40]
  41a2a4:	add	x4, x1, x0
  41a2a8:	ldr	x0, [sp, #24]
  41a2ac:	ldr	x1, [x0, #8]
  41a2b0:	ldr	x0, [sp, #40]
  41a2b4:	sub	x0, x1, x0
  41a2b8:	mov	x2, x0
  41a2bc:	mov	x1, x4
  41a2c0:	mov	x0, x3
  41a2c4:	bl	401280 <memmove@plt>
  41a2c8:	ldr	x0, [sp, #24]
  41a2cc:	ldr	x1, [x0, #8]
  41a2d0:	ldr	x0, [sp, #32]
  41a2d4:	sub	x1, x1, x0
  41a2d8:	ldr	x0, [sp, #24]
  41a2dc:	str	x1, [x0, #8]
  41a2e0:	ldr	x0, [sp, #24]
  41a2e4:	bl	419578 <ferror@plt+0x17fa8>
  41a2e8:	ldp	x29, x30, [sp], #48
  41a2ec:	ret
  41a2f0:	stp	x29, x30, [sp, #-48]!
  41a2f4:	mov	x29, sp
  41a2f8:	str	x0, [sp, #24]
  41a2fc:	ldr	x0, [sp, #24]
  41a300:	ldr	x0, [x0, #144]
  41a304:	str	x0, [sp, #40]
  41a308:	ldr	x0, [sp, #24]
  41a30c:	ldr	x0, [x0, #8]
  41a310:	sub	x0, x0, #0x1
  41a314:	str	x0, [sp, #32]
  41a318:	b	41a328 <ferror@plt+0x18d58>
  41a31c:	ldr	x0, [sp, #40]
  41a320:	add	x0, x0, #0x1
  41a324:	str	x0, [sp, #40]
  41a328:	ldr	x1, [sp, #40]
  41a32c:	ldr	x0, [sp, #32]
  41a330:	cmp	x1, x0
  41a334:	b.cs	41a364 <ferror@plt+0x18d94>  // b.hs, b.nlast
  41a338:	ldr	x0, [sp, #24]
  41a33c:	ldr	x1, [x0]
  41a340:	ldr	x0, [sp, #40]
  41a344:	add	x0, x1, x0
  41a348:	ldrb	w0, [x0]
  41a34c:	cmp	w0, #0x20
  41a350:	b.eq	41a31c <ferror@plt+0x18d4c>  // b.none
  41a354:	b	41a364 <ferror@plt+0x18d94>
  41a358:	ldr	x0, [sp, #40]
  41a35c:	add	x0, x0, #0x1
  41a360:	str	x0, [sp, #40]
  41a364:	ldr	x1, [sp, #40]
  41a368:	ldr	x0, [sp, #32]
  41a36c:	cmp	x1, x0
  41a370:	b.cs	41a390 <ferror@plt+0x18dc0>  // b.hs, b.nlast
  41a374:	ldr	x0, [sp, #24]
  41a378:	ldr	x1, [x0]
  41a37c:	ldr	x0, [sp, #40]
  41a380:	add	x0, x1, x0
  41a384:	ldrb	w0, [x0]
  41a388:	cmp	w0, #0x20
  41a38c:	b.ne	41a358 <ferror@plt+0x18d88>  // b.any
  41a390:	ldr	x0, [sp, #24]
  41a394:	ldr	x1, [x0]
  41a398:	ldr	x0, [sp, #24]
  41a39c:	ldr	x0, [x0, #144]
  41a3a0:	add	x3, x1, x0
  41a3a4:	ldr	x0, [sp, #24]
  41a3a8:	ldr	x1, [x0]
  41a3ac:	ldr	x0, [sp, #40]
  41a3b0:	add	x4, x1, x0
  41a3b4:	ldr	x1, [sp, #32]
  41a3b8:	ldr	x0, [sp, #40]
  41a3bc:	sub	x0, x1, x0
  41a3c0:	mov	x2, x0
  41a3c4:	mov	x1, x4
  41a3c8:	mov	x0, x3
  41a3cc:	bl	401280 <memmove@plt>
  41a3d0:	ldr	x0, [sp, #24]
  41a3d4:	ldr	x1, [x0, #8]
  41a3d8:	ldr	x0, [sp, #24]
  41a3dc:	ldr	x2, [x0, #144]
  41a3e0:	ldr	x0, [sp, #40]
  41a3e4:	sub	x0, x2, x0
  41a3e8:	add	x1, x1, x0
  41a3ec:	ldr	x0, [sp, #24]
  41a3f0:	str	x1, [x0, #8]
  41a3f4:	ldr	x0, [sp, #24]
  41a3f8:	bl	419578 <ferror@plt+0x17fa8>
  41a3fc:	ldp	x29, x30, [sp], #48
  41a400:	ret
  41a404:	stp	x29, x30, [sp, #-64]!
  41a408:	mov	x29, sp
  41a40c:	str	x0, [sp, #24]
  41a410:	str	wzr, [sp, #60]
  41a414:	ldr	x0, [sp, #24]
  41a418:	ldr	x3, [x0]
  41a41c:	ldr	x0, [sp, #24]
  41a420:	ldr	x0, [x0, #144]
  41a424:	mov	x2, #0x0                   	// #0
  41a428:	mov	x1, x0
  41a42c:	mov	x0, x3
  41a430:	bl	418cf8 <ferror@plt+0x17728>
  41a434:	str	x0, [sp, #48]
  41a438:	ldr	x0, [sp, #24]
  41a43c:	ldr	x4, [x0]
  41a440:	ldr	x0, [sp, #24]
  41a444:	ldr	x0, [x0, #8]
  41a448:	sub	x1, x0, #0x1
  41a44c:	ldr	x0, [sp, #24]
  41a450:	ldr	x0, [x0, #144]
  41a454:	mov	x3, #0x0                   	// #0
  41a458:	mov	x2, x0
  41a45c:	mov	x0, x4
  41a460:	bl	418bb4 <ferror@plt+0x175e4>
  41a464:	str	x0, [sp, #40]
  41a468:	ldr	x0, [sp, #48]
  41a46c:	cmp	x0, #0x0
  41a470:	b.eq	41a56c <ferror@plt+0x18f9c>  // b.none
  41a474:	ldr	x0, [sp, #24]
  41a478:	ldr	x1, [x0, #144]
  41a47c:	ldr	x0, [sp, #24]
  41a480:	ldr	x0, [x0, #8]
  41a484:	sub	x0, x0, #0x1
  41a488:	cmp	x1, x0
  41a48c:	b.eq	41a56c <ferror@plt+0x18f9c>  // b.none
  41a490:	ldr	x0, [sp, #48]
  41a494:	cmp	x0, #0x4
  41a498:	b.hi	41a56c <ferror@plt+0x18f9c>  // b.pmore
  41a49c:	ldr	x0, [sp, #40]
  41a4a0:	cmp	x0, #0x4
  41a4a4:	b.hi	41a56c <ferror@plt+0x18f9c>  // b.pmore
  41a4a8:	ldr	x0, [sp, #24]
  41a4ac:	ldr	x1, [x0]
  41a4b0:	ldr	x0, [sp, #24]
  41a4b4:	ldr	x2, [x0, #144]
  41a4b8:	ldr	x0, [sp, #48]
  41a4bc:	sub	x0, x2, x0
  41a4c0:	add	x1, x1, x0
  41a4c4:	add	x0, sp, #0x20
  41a4c8:	ldr	x2, [sp, #48]
  41a4cc:	bl	401270 <memcpy@plt>
  41a4d0:	ldr	x0, [sp, #24]
  41a4d4:	ldr	x1, [x0]
  41a4d8:	ldr	x0, [sp, #24]
  41a4dc:	ldr	x2, [x0, #144]
  41a4e0:	ldr	x0, [sp, #48]
  41a4e4:	sub	x0, x2, x0
  41a4e8:	add	x3, x1, x0
  41a4ec:	ldr	x0, [sp, #24]
  41a4f0:	ldr	x1, [x0]
  41a4f4:	ldr	x0, [sp, #24]
  41a4f8:	ldr	x0, [x0, #144]
  41a4fc:	add	x0, x1, x0
  41a500:	ldr	x2, [sp, #40]
  41a504:	mov	x1, x0
  41a508:	mov	x0, x3
  41a50c:	bl	401270 <memcpy@plt>
  41a510:	ldr	x0, [sp, #24]
  41a514:	ldr	x1, [x0]
  41a518:	ldr	x0, [sp, #24]
  41a51c:	ldr	x2, [x0, #144]
  41a520:	ldr	x0, [sp, #48]
  41a524:	sub	x2, x2, x0
  41a528:	ldr	x0, [sp, #40]
  41a52c:	add	x0, x2, x0
  41a530:	add	x0, x1, x0
  41a534:	add	x1, sp, #0x20
  41a538:	ldr	x2, [sp, #48]
  41a53c:	bl	401270 <memcpy@plt>
  41a540:	ldr	x0, [sp, #24]
  41a544:	ldr	x1, [x0, #144]
  41a548:	ldr	x2, [sp, #40]
  41a54c:	ldr	x0, [sp, #48]
  41a550:	sub	x0, x2, x0
  41a554:	add	x1, x1, x0
  41a558:	ldr	x0, [sp, #24]
  41a55c:	str	x1, [x0, #144]
  41a560:	ldr	x0, [sp, #24]
  41a564:	bl	419578 <ferror@plt+0x17fa8>
  41a568:	str	w0, [sp, #60]
  41a56c:	ldr	w0, [sp, #60]
  41a570:	ldp	x29, x30, [sp], #64
  41a574:	ret
  41a578:	stp	x29, x30, [sp, #-48]!
  41a57c:	mov	x29, sp
  41a580:	str	x0, [sp, #24]
  41a584:	str	wzr, [sp, #44]
  41a588:	add	x0, sp, #0x28
  41a58c:	mov	x2, #0x1                   	// #1
  41a590:	mov	x1, x0
  41a594:	mov	w0, #0x0                   	// #0
  41a598:	bl	401510 <read@plt>
  41a59c:	cmn	x0, #0x1
  41a5a0:	b.ne	41a5ac <ferror@plt+0x18fdc>  // b.any
  41a5a4:	ldr	w0, [sp, #44]
  41a5a8:	b	41a940 <ferror@plt+0x19370>
  41a5ac:	ldrb	w0, [sp, #40]
  41a5b0:	strb	w0, [sp, #43]
  41a5b4:	ldrb	w0, [sp, #43]
  41a5b8:	cmp	w0, #0x5b
  41a5bc:	b.eq	41a620 <ferror@plt+0x19050>  // b.none
  41a5c0:	ldrb	w0, [sp, #43]
  41a5c4:	cmp	w0, #0x4f
  41a5c8:	b.eq	41a620 <ferror@plt+0x19050>  // b.none
  41a5cc:	ldrb	w0, [sp, #43]
  41a5d0:	cmp	w0, #0x66
  41a5d4:	b.ne	41a5e8 <ferror@plt+0x19018>  // b.any
  41a5d8:	ldr	x0, [sp, #24]
  41a5dc:	bl	419b84 <ferror@plt+0x185b4>
  41a5e0:	str	w0, [sp, #44]
  41a5e4:	b	41a928 <ferror@plt+0x19358>
  41a5e8:	ldrb	w0, [sp, #43]
  41a5ec:	cmp	w0, #0x62
  41a5f0:	b.ne	41a604 <ferror@plt+0x19034>  // b.any
  41a5f4:	ldr	x0, [sp, #24]
  41a5f8:	bl	419ca4 <ferror@plt+0x186d4>
  41a5fc:	str	w0, [sp, #44]
  41a600:	b	41a928 <ferror@plt+0x19358>
  41a604:	ldrb	w0, [sp, #43]
  41a608:	cmp	w0, #0x64
  41a60c:	b.ne	41a928 <ferror@plt+0x19358>  // b.any
  41a610:	ldr	x0, [sp, #24]
  41a614:	bl	41a2f0 <ferror@plt+0x18d20>
  41a618:	str	w0, [sp, #44]
  41a61c:	b	41a928 <ferror@plt+0x19358>
  41a620:	add	x0, sp, #0x28
  41a624:	add	x0, x0, #0x1
  41a628:	mov	x2, #0x1                   	// #1
  41a62c:	mov	x1, x0
  41a630:	mov	w0, #0x0                   	// #0
  41a634:	bl	401510 <read@plt>
  41a638:	cmn	x0, #0x1
  41a63c:	b.ne	41a650 <ferror@plt+0x19080>  // b.any
  41a640:	mov	x1, #0x0                   	// #0
  41a644:	mov	w0, #0x5                   	// #5
  41a648:	bl	410994 <ferror@plt+0xf3c4>
  41a64c:	b	41a940 <ferror@plt+0x19370>
  41a650:	ldrb	w0, [sp, #43]
  41a654:	cmp	w0, #0x5b
  41a658:	b.ne	41a85c <ferror@plt+0x1928c>  // b.any
  41a65c:	ldrb	w0, [sp, #41]
  41a660:	strb	w0, [sp, #43]
  41a664:	ldrb	w0, [sp, #43]
  41a668:	cmp	w0, #0x2f
  41a66c:	b.ls	41a75c <ferror@plt+0x1918c>  // b.plast
  41a670:	ldrb	w0, [sp, #43]
  41a674:	cmp	w0, #0x39
  41a678:	b.hi	41a75c <ferror@plt+0x1918c>  // b.pmore
  41a67c:	add	x0, sp, #0x28
  41a680:	add	x0, x0, #0x2
  41a684:	mov	x2, #0x1                   	// #1
  41a688:	mov	x1, x0
  41a68c:	mov	w0, #0x0                   	// #0
  41a690:	bl	401510 <read@plt>
  41a694:	cmn	x0, #0x1
  41a698:	b.ne	41a6ac <ferror@plt+0x190dc>  // b.any
  41a69c:	mov	x1, #0x0                   	// #0
  41a6a0:	mov	w0, #0x5                   	// #5
  41a6a4:	bl	410994 <ferror@plt+0xf3c4>
  41a6a8:	b	41a940 <ferror@plt+0x19370>
  41a6ac:	ldrb	w0, [sp, #42]
  41a6b0:	cmp	w0, #0x7e
  41a6b4:	b.ne	41a6d8 <ferror@plt+0x19108>  // b.any
  41a6b8:	ldrb	w0, [sp, #43]
  41a6bc:	cmp	w0, #0x33
  41a6c0:	b.ne	41a6d8 <ferror@plt+0x19108>  // b.any
  41a6c4:	ldr	x0, [sp, #24]
  41a6c8:	bl	419fa8 <ferror@plt+0x189d8>
  41a6cc:	str	w0, [sp, #44]
  41a6d0:	nop
  41a6d4:	b	41a930 <ferror@plt+0x19360>
  41a6d8:	ldrb	w0, [sp, #42]
  41a6dc:	cmp	w0, #0x3b
  41a6e0:	b.ne	41a930 <ferror@plt+0x19360>  // b.any
  41a6e4:	add	x0, sp, #0x28
  41a6e8:	mov	x2, #0x2                   	// #2
  41a6ec:	mov	x1, x0
  41a6f0:	mov	w0, #0x0                   	// #0
  41a6f4:	bl	401510 <read@plt>
  41a6f8:	cmn	x0, #0x1
  41a6fc:	b.ne	41a710 <ferror@plt+0x19140>  // b.any
  41a700:	mov	x1, #0x0                   	// #0
  41a704:	mov	w0, #0x5                   	// #5
  41a708:	bl	410994 <ferror@plt+0xf3c4>
  41a70c:	b	41a940 <ferror@plt+0x19370>
  41a710:	ldrb	w0, [sp, #40]
  41a714:	cmp	w0, #0x35
  41a718:	b.eq	41a724 <ferror@plt+0x19154>  // b.none
  41a71c:	ldr	w0, [sp, #44]
  41a720:	b	41a940 <ferror@plt+0x19370>
  41a724:	ldrb	w0, [sp, #41]
  41a728:	cmp	w0, #0x43
  41a72c:	b.ne	41a740 <ferror@plt+0x19170>  // b.any
  41a730:	ldr	x0, [sp, #24]
  41a734:	bl	419b84 <ferror@plt+0x185b4>
  41a738:	str	w0, [sp, #44]
  41a73c:	b	41a930 <ferror@plt+0x19360>
  41a740:	ldrb	w0, [sp, #41]
  41a744:	cmp	w0, #0x44
  41a748:	b.ne	41a930 <ferror@plt+0x19360>  // b.any
  41a74c:	ldr	x0, [sp, #24]
  41a750:	bl	419ca4 <ferror@plt+0x186d4>
  41a754:	str	w0, [sp, #44]
  41a758:	b	41a930 <ferror@plt+0x19360>
  41a75c:	ldrb	w0, [sp, #43]
  41a760:	cmp	w0, #0x64
  41a764:	b.eq	41a84c <ferror@plt+0x1927c>  // b.none
  41a768:	cmp	w0, #0x64
  41a76c:	b.gt	41a93c <ferror@plt+0x1936c>
  41a770:	cmp	w0, #0x48
  41a774:	b.eq	41a82c <ferror@plt+0x1925c>  // b.none
  41a778:	cmp	w0, #0x48
  41a77c:	b.gt	41a93c <ferror@plt+0x1936c>
  41a780:	cmp	w0, #0x46
  41a784:	b.eq	41a83c <ferror@plt+0x1926c>  // b.none
  41a788:	cmp	w0, #0x46
  41a78c:	b.gt	41a93c <ferror@plt+0x1936c>
  41a790:	cmp	w0, #0x44
  41a794:	b.eq	41a81c <ferror@plt+0x1924c>  // b.none
  41a798:	cmp	w0, #0x44
  41a79c:	b.gt	41a93c <ferror@plt+0x1936c>
  41a7a0:	cmp	w0, #0x43
  41a7a4:	b.eq	41a80c <ferror@plt+0x1923c>  // b.none
  41a7a8:	cmp	w0, #0x43
  41a7ac:	b.gt	41a93c <ferror@plt+0x1936c>
  41a7b0:	cmp	w0, #0x42
  41a7b4:	b.eq	41a7f8 <ferror@plt+0x19228>  // b.none
  41a7b8:	cmp	w0, #0x42
  41a7bc:	b.gt	41a93c <ferror@plt+0x1936c>
  41a7c0:	cmp	w0, #0x41
  41a7c4:	b.eq	41a7e4 <ferror@plt+0x19214>  // b.none
  41a7c8:	cmp	w0, #0x41
  41a7cc:	b.gt	41a93c <ferror@plt+0x1936c>
  41a7d0:	cmp	w0, #0x31
  41a7d4:	b.eq	41a82c <ferror@plt+0x1925c>  // b.none
  41a7d8:	cmp	w0, #0x34
  41a7dc:	b.eq	41a83c <ferror@plt+0x1926c>  // b.none
  41a7e0:	b	41a93c <ferror@plt+0x1936c>
  41a7e4:	mov	w1, #0x1                   	// #1
  41a7e8:	ldr	x0, [sp, #24]
  41a7ec:	bl	419e40 <ferror@plt+0x18870>
  41a7f0:	str	w0, [sp, #44]
  41a7f4:	b	41a93c <ferror@plt+0x1936c>
  41a7f8:	mov	w1, #0x0                   	// #0
  41a7fc:	ldr	x0, [sp, #24]
  41a800:	bl	419e40 <ferror@plt+0x18870>
  41a804:	str	w0, [sp, #44]
  41a808:	b	41a93c <ferror@plt+0x1936c>
  41a80c:	ldr	x0, [sp, #24]
  41a810:	bl	419b00 <ferror@plt+0x18530>
  41a814:	str	w0, [sp, #44]
  41a818:	b	41a93c <ferror@plt+0x1936c>
  41a81c:	ldr	x0, [sp, #24]
  41a820:	bl	419a94 <ferror@plt+0x184c4>
  41a824:	str	w0, [sp, #44]
  41a828:	b	41a93c <ferror@plt+0x1936c>
  41a82c:	ldr	x0, [sp, #24]
  41a830:	bl	419db0 <ferror@plt+0x187e0>
  41a834:	str	w0, [sp, #44]
  41a838:	b	41a93c <ferror@plt+0x1936c>
  41a83c:	ldr	x0, [sp, #24]
  41a840:	bl	419dec <ferror@plt+0x1881c>
  41a844:	str	w0, [sp, #44]
  41a848:	b	41a93c <ferror@plt+0x1936c>
  41a84c:	ldr	x0, [sp, #24]
  41a850:	bl	41a2f0 <ferror@plt+0x18d20>
  41a854:	str	w0, [sp, #44]
  41a858:	b	41a93c <ferror@plt+0x1936c>
  41a85c:	ldrb	w0, [sp, #43]
  41a860:	cmp	w0, #0x4f
  41a864:	b.ne	41a938 <ferror@plt+0x19368>  // b.any
  41a868:	ldrb	w0, [sp, #41]
  41a86c:	cmp	w0, #0x48
  41a870:	b.eq	41a918 <ferror@plt+0x19348>  // b.none
  41a874:	cmp	w0, #0x48
  41a878:	b.gt	41a93c <ferror@plt+0x1936c>
  41a87c:	cmp	w0, #0x46
  41a880:	b.eq	41a908 <ferror@plt+0x19338>  // b.none
  41a884:	cmp	w0, #0x46
  41a888:	b.gt	41a93c <ferror@plt+0x1936c>
  41a88c:	cmp	w0, #0x44
  41a890:	b.eq	41a8f8 <ferror@plt+0x19328>  // b.none
  41a894:	cmp	w0, #0x44
  41a898:	b.gt	41a93c <ferror@plt+0x1936c>
  41a89c:	cmp	w0, #0x43
  41a8a0:	b.eq	41a8e8 <ferror@plt+0x19318>  // b.none
  41a8a4:	cmp	w0, #0x43
  41a8a8:	b.gt	41a93c <ferror@plt+0x1936c>
  41a8ac:	cmp	w0, #0x41
  41a8b0:	b.eq	41a8c0 <ferror@plt+0x192f0>  // b.none
  41a8b4:	cmp	w0, #0x42
  41a8b8:	b.eq	41a8d4 <ferror@plt+0x19304>  // b.none
  41a8bc:	b	41a93c <ferror@plt+0x1936c>
  41a8c0:	mov	w1, #0x1                   	// #1
  41a8c4:	ldr	x0, [sp, #24]
  41a8c8:	bl	419e40 <ferror@plt+0x18870>
  41a8cc:	str	w0, [sp, #44]
  41a8d0:	b	41a93c <ferror@plt+0x1936c>
  41a8d4:	mov	w1, #0x0                   	// #0
  41a8d8:	ldr	x0, [sp, #24]
  41a8dc:	bl	419e40 <ferror@plt+0x18870>
  41a8e0:	str	w0, [sp, #44]
  41a8e4:	b	41a93c <ferror@plt+0x1936c>
  41a8e8:	ldr	x0, [sp, #24]
  41a8ec:	bl	419b00 <ferror@plt+0x18530>
  41a8f0:	str	w0, [sp, #44]
  41a8f4:	b	41a93c <ferror@plt+0x1936c>
  41a8f8:	ldr	x0, [sp, #24]
  41a8fc:	bl	419a94 <ferror@plt+0x184c4>
  41a900:	str	w0, [sp, #44]
  41a904:	b	41a93c <ferror@plt+0x1936c>
  41a908:	ldr	x0, [sp, #24]
  41a90c:	bl	419dec <ferror@plt+0x1881c>
  41a910:	str	w0, [sp, #44]
  41a914:	b	41a93c <ferror@plt+0x1936c>
  41a918:	ldr	x0, [sp, #24]
  41a91c:	bl	419db0 <ferror@plt+0x187e0>
  41a920:	str	w0, [sp, #44]
  41a924:	b	41a93c <ferror@plt+0x1936c>
  41a928:	nop
  41a92c:	b	41a93c <ferror@plt+0x1936c>
  41a930:	nop
  41a934:	b	41a93c <ferror@plt+0x1936c>
  41a938:	nop
  41a93c:	ldr	w0, [sp, #44]
  41a940:	ldp	x29, x30, [sp], #48
  41a944:	ret
  41a948:	stp	x29, x30, [sp, #-32]!
  41a94c:	mov	x29, sp
  41a950:	str	x0, [sp, #24]
  41a954:	ldr	x0, [sp, #24]
  41a958:	str	xzr, [x0, #168]
  41a95c:	ldr	x0, [sp, #24]
  41a960:	ldr	x1, [x0, #168]
  41a964:	ldr	x0, [sp, #24]
  41a968:	str	x1, [x0, #144]
  41a96c:	ldr	x0, [sp, #24]
  41a970:	ldr	x1, [x0, #144]
  41a974:	ldr	x0, [sp, #24]
  41a978:	str	x1, [x0, #152]
  41a97c:	bl	4192b0 <ferror@plt+0x17ce0>
  41a980:	mov	x1, x0
  41a984:	ldr	x0, [sp, #24]
  41a988:	str	x1, [x0, #160]
  41a98c:	ldr	x0, [sp, #24]
  41a990:	ldr	x0, [x0, #160]
  41a994:	cmn	x0, #0x1
  41a998:	b.ne	41a9ac <ferror@plt+0x193dc>  // b.any
  41a99c:	mov	x1, #0x0                   	// #0
  41a9a0:	mov	w0, #0x5                   	// #5
  41a9a4:	bl	410994 <ferror@plt+0xf3c4>
  41a9a8:	b	41a9d0 <ferror@plt+0x19400>
  41a9ac:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  41a9b0:	add	x0, x0, #0x988
  41a9b4:	bl	411114 <ferror@plt+0xfb44>
  41a9b8:	mov	x1, x0
  41a9bc:	ldr	x0, [sp, #24]
  41a9c0:	bl	41b1b4 <ferror@plt+0x19be4>
  41a9c4:	ldr	x0, [sp, #24]
  41a9c8:	bl	410458 <ferror@plt+0xee88>
  41a9cc:	mov	w0, #0x0                   	// #0
  41a9d0:	ldp	x29, x30, [sp], #32
  41a9d4:	ret
  41a9d8:	stp	x29, x30, [sp, #-48]!
  41a9dc:	mov	x29, sp
  41a9e0:	str	x0, [sp, #24]
  41a9e4:	str	w1, [sp, #20]
  41a9e8:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  41a9ec:	add	x1, x0, #0x990
  41a9f0:	add	x0, sp, #0x28
  41a9f4:	ldrh	w2, [x1]
  41a9f8:	strh	w2, [x0]
  41a9fc:	ldrb	w1, [x1, #2]
  41aa00:	strb	w1, [x0, #2]
  41aa04:	mov	w0, #0xa                   	// #10
  41aa08:	strh	w0, [sp, #32]
  41aa0c:	ldr	w0, [sp, #20]
  41aa10:	and	w0, w0, #0xff
  41aa14:	add	w0, w0, #0x40
  41aa18:	and	w0, w0, #0xff
  41aa1c:	strb	w0, [sp, #41]
  41aa20:	ldr	x0, [sp, #24]
  41aa24:	add	x1, sp, #0x28
  41aa28:	bl	410404 <ferror@plt+0xee34>
  41aa2c:	ldr	x0, [sp, #24]
  41aa30:	bl	419578 <ferror@plt+0x17fa8>
  41aa34:	str	w0, [sp, #44]
  41aa38:	ldr	w0, [sp, #44]
  41aa3c:	cmp	w0, #0x0
  41aa40:	b.eq	41aa4c <ferror@plt+0x1947c>  // b.none
  41aa44:	ldr	w0, [sp, #44]
  41aa48:	b	41aab8 <ferror@plt+0x194e8>
  41aa4c:	ldr	x0, [sp, #24]
  41aa50:	mov	x1, #0x3                   	// #3
  41aa54:	bl	410054 <ferror@plt+0xea84>
  41aa58:	ldr	x0, [sp, #24]
  41aa5c:	mov	w1, #0x0                   	// #0
  41aa60:	bl	4101d8 <ferror@plt+0xec08>
  41aa64:	ldr	w0, [sp, #20]
  41aa68:	cmp	w0, #0x3
  41aa6c:	b.eq	41aab4 <ferror@plt+0x194e4>  // b.none
  41aa70:	ldr	w0, [sp, #20]
  41aa74:	cmp	w0, #0x4
  41aa78:	b.eq	41aab4 <ferror@plt+0x194e4>  // b.none
  41aa7c:	add	x0, sp, #0x20
  41aa80:	mov	x2, #0x1                   	// #1
  41aa84:	mov	x1, x0
  41aa88:	mov	w0, #0x2                   	// #2
  41aa8c:	bl	401430 <write@plt>
  41aa90:	cmp	x0, #0x1
  41aa94:	b.eq	41aaa8 <ferror@plt+0x194d8>  // b.none
  41aa98:	mov	x1, #0x0                   	// #0
  41aa9c:	mov	w0, #0x5                   	// #5
  41aaa0:	bl	410994 <ferror@plt+0xf3c4>
  41aaa4:	b	41aab8 <ferror@plt+0x194e8>
  41aaa8:	ldr	x0, [sp, #24]
  41aaac:	bl	419578 <ferror@plt+0x17fa8>
  41aab0:	str	w0, [sp, #44]
  41aab4:	ldr	w0, [sp, #44]
  41aab8:	ldp	x29, x30, [sp], #48
  41aabc:	ret
  41aac0:	stp	x29, x30, [sp, #-80]!
  41aac4:	mov	x29, sp
  41aac8:	str	x0, [sp, #24]
  41aacc:	str	x1, [sp, #16]
  41aad0:	ldr	x0, [sp, #24]
  41aad4:	bl	41a948 <ferror@plt+0x19378>
  41aad8:	str	w0, [sp, #76]
  41aadc:	ldr	w0, [sp, #76]
  41aae0:	cmp	w0, #0x0
  41aae4:	b.eq	41aaf0 <ferror@plt+0x19520>  // b.none
  41aae8:	ldr	w0, [sp, #76]
  41aaec:	b	41af7c <ferror@plt+0x199ac>
  41aaf0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  41aaf4:	add	x0, x0, #0x250
  41aaf8:	ldr	x0, [x0]
  41aafc:	ldrh	w0, [x0, #1138]
  41ab00:	and	x0, x0, #0xffff
  41ab04:	and	x0, x0, #0x80
  41ab08:	cmp	x0, #0x0
  41ab0c:	b.ne	41af6c <ferror@plt+0x1999c>  // b.any
  41ab10:	adrp	x0, 435000 <ferror@plt+0x33a30>
  41ab14:	add	x0, x0, #0x250
  41ab18:	ldr	x0, [x0]
  41ab1c:	ldrb	w0, [x0, #1141]
  41ab20:	cmp	w0, #0x0
  41ab24:	b.eq	41af6c <ferror@plt+0x1999c>  // b.none
  41ab28:	adrp	x0, 435000 <ferror@plt+0x33a30>
  41ab2c:	add	x0, x0, #0x250
  41ab30:	ldr	x0, [x0]
  41ab34:	ldrh	w0, [x0, #1138]
  41ab38:	and	x0, x0, #0xffff
  41ab3c:	and	x0, x0, #0x4
  41ab40:	cmp	x0, #0x0
  41ab44:	b.ne	41af6c <ferror@plt+0x1999c>  // b.any
  41ab48:	adrp	x0, 435000 <ferror@plt+0x33a30>
  41ab4c:	add	x0, x0, #0x250
  41ab50:	ldr	x0, [x0]
  41ab54:	ldrh	w0, [x0, #1138]
  41ab58:	and	x0, x0, #0xffff
  41ab5c:	and	x0, x0, #0x2
  41ab60:	cmp	x0, #0x0
  41ab64:	b.ne	41af6c <ferror@plt+0x1999c>  // b.any
  41ab68:	ldr	x0, [sp, #24]
  41ab6c:	ldr	x1, [sp, #16]
  41ab70:	str	x1, [x0, #120]
  41ab74:	ldr	x0, [sp, #16]
  41ab78:	bl	401290 <strlen@plt>
  41ab7c:	mov	x1, x0
  41ab80:	ldr	x0, [sp, #24]
  41ab84:	str	x1, [x0, #128]
  41ab88:	ldr	x0, [sp, #24]
  41ab8c:	ldr	x0, [x0, #128]
  41ab90:	mov	x1, x0
  41ab94:	ldr	x0, [sp, #16]
  41ab98:	bl	4194ac <ferror@plt+0x17edc>
  41ab9c:	mov	x1, x0
  41aba0:	ldr	x0, [sp, #24]
  41aba4:	str	x1, [x0, #136]
  41aba8:	ldr	x0, [sp, #24]
  41abac:	ldr	x0, [x0, #128]
  41abb0:	mov	x2, x0
  41abb4:	ldr	x1, [sp, #16]
  41abb8:	mov	w0, #0x2                   	// #2
  41abbc:	bl	401430 <write@plt>
  41abc0:	mov	x1, x0
  41abc4:	ldr	x0, [sp, #24]
  41abc8:	ldr	x0, [x0, #128]
  41abcc:	cmp	x1, x0
  41abd0:	b.eq	41af6c <ferror@plt+0x1999c>  // b.none
  41abd4:	mov	x1, #0x0                   	// #0
  41abd8:	mov	w0, #0x5                   	// #5
  41abdc:	bl	410994 <ferror@plt+0xf3c4>
  41abe0:	b	41af7c <ferror@plt+0x199ac>
  41abe4:	str	wzr, [sp, #72]
  41abe8:	str	xzr, [sp, #64]
  41abec:	add	x2, sp, #0x40
  41abf0:	add	x1, sp, #0x48
  41abf4:	add	x0, sp, #0x20
  41abf8:	mov	x3, x2
  41abfc:	mov	x2, x1
  41ac00:	mov	x1, #0x20                  	// #32
  41ac04:	bl	418dcc <ferror@plt+0x177fc>
  41ac08:	str	w0, [sp, #76]
  41ac0c:	ldr	w0, [sp, #76]
  41ac10:	cmp	w0, #0x0
  41ac14:	b.eq	41ac20 <ferror@plt+0x19650>  // b.none
  41ac18:	ldr	w0, [sp, #76]
  41ac1c:	b	41af7c <ferror@plt+0x199ac>
  41ac20:	ldr	w0, [sp, #72]
  41ac24:	sub	w0, w0, #0x1
  41ac28:	cmp	w0, #0x7e
  41ac2c:	b.hi	41af0c <ferror@plt+0x1993c>  // b.pmore
  41ac30:	adrp	x1, 41e000 <ferror@plt+0x1ca30>
  41ac34:	add	x1, x1, #0x9a0
  41ac38:	ldr	w0, [x1, w0, uxtw #2]
  41ac3c:	adr	x1, 41ac48 <ferror@plt+0x19678>
  41ac40:	add	x0, x1, w0, sxtw #2
  41ac44:	br	x0
  41ac48:	ldr	x0, [sp, #24]
  41ac4c:	add	x0, x0, #0x28
  41ac50:	mov	x1, #0x1                   	// #1
  41ac54:	bl	410054 <ferror@plt+0xea84>
  41ac58:	ldr	w0, [sp, #76]
  41ac5c:	b	41af7c <ferror@plt+0x199ac>
  41ac60:	adrp	x0, 41c000 <ferror@plt+0x1aa30>
  41ac64:	add	x0, x0, #0x298
  41ac68:	ldr	x0, [x0]
  41ac6c:	add	x0, x0, #0x1
  41ac70:	add	x3, sp, #0x20
  41ac74:	mov	x2, x0
  41ac78:	adrp	x0, 41c000 <ferror@plt+0x1aa30>
  41ac7c:	add	x1, x0, #0x288
  41ac80:	mov	x0, x3
  41ac84:	bl	401270 <memcpy@plt>
  41ac88:	adrp	x0, 41c000 <ferror@plt+0x1aa30>
  41ac8c:	add	x0, x0, #0x298
  41ac90:	ldr	x1, [x0]
  41ac94:	add	x0, sp, #0x20
  41ac98:	mov	x2, x1
  41ac9c:	mov	x1, x0
  41aca0:	ldr	x0, [sp, #24]
  41aca4:	bl	419844 <ferror@plt+0x18274>
  41aca8:	str	w0, [sp, #76]
  41acac:	b	41af6c <ferror@plt+0x1999c>
  41acb0:	ldr	w0, [sp, #72]
  41acb4:	mov	w1, w0
  41acb8:	ldr	x0, [sp, #24]
  41acbc:	bl	41a9d8 <ferror@plt+0x19408>
  41acc0:	str	w0, [sp, #76]
  41acc4:	ldr	w0, [sp, #76]
  41acc8:	cmp	w0, #0x0
  41accc:	b.eq	41acd8 <ferror@plt+0x19708>  // b.none
  41acd0:	ldr	w0, [sp, #76]
  41acd4:	b	41af7c <ferror@plt+0x199ac>
  41acd8:	ldr	x0, [sp, #24]
  41acdc:	bl	41a948 <ferror@plt+0x19378>
  41ace0:	str	w0, [sp, #76]
  41ace4:	ldr	w0, [sp, #76]
  41ace8:	cmp	w0, #0x0
  41acec:	b.ne	41af60 <ferror@plt+0x19990>  // b.any
  41acf0:	adrp	x0, 435000 <ferror@plt+0x33a30>
  41acf4:	add	x0, x0, #0x250
  41acf8:	ldr	x0, [x0]
  41acfc:	ldr	x1, [x0, #1120]
  41ad00:	adrp	x0, 435000 <ferror@plt+0x33a30>
  41ad04:	add	x0, x0, #0x250
  41ad08:	ldr	x0, [x0]
  41ad0c:	ldrb	w0, [x0, #1136]
  41ad10:	and	x0, x0, #0xff
  41ad14:	mov	x2, x0
  41ad18:	mov	w0, #0x2                   	// #2
  41ad1c:	bl	401430 <write@plt>
  41ad20:	mov	x1, x0
  41ad24:	adrp	x0, 435000 <ferror@plt+0x33a30>
  41ad28:	add	x0, x0, #0x250
  41ad2c:	ldr	x0, [x0]
  41ad30:	ldrb	w0, [x0, #1136]
  41ad34:	and	x0, x0, #0xff
  41ad38:	cmp	x1, x0
  41ad3c:	b.ne	41ad78 <ferror@plt+0x197a8>  // b.any
  41ad40:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  41ad44:	add	x0, x0, #0x3f0
  41ad48:	ldr	x0, [x0]
  41ad4c:	mov	x2, x0
  41ad50:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  41ad54:	add	x1, x0, #0x3d8
  41ad58:	mov	w0, #0x2                   	// #2
  41ad5c:	bl	401430 <write@plt>
  41ad60:	mov	x1, x0
  41ad64:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  41ad68:	add	x0, x0, #0x3f0
  41ad6c:	ldr	x0, [x0]
  41ad70:	cmp	x1, x0
  41ad74:	b.eq	41ad90 <ferror@plt+0x197c0>  // b.none
  41ad78:	mov	x1, #0x0                   	// #0
  41ad7c:	mov	w0, #0x5                   	// #5
  41ad80:	bl	410994 <ferror@plt+0xf3c4>
  41ad84:	str	w0, [sp, #76]
  41ad88:	nop
  41ad8c:	b	41af6c <ferror@plt+0x1999c>
  41ad90:	ldr	x0, [sp, #24]
  41ad94:	bl	419578 <ferror@plt+0x17fa8>
  41ad98:	str	w0, [sp, #76]
  41ad9c:	b	41af6c <ferror@plt+0x1999c>
  41ada0:	ldr	x0, [sp, #24]
  41ada4:	bl	41a0b0 <ferror@plt+0x18ae0>
  41ada8:	str	w0, [sp, #76]
  41adac:	b	41af6c <ferror@plt+0x1999c>
  41adb0:	mov	w0, #0x5                   	// #5
  41adb4:	str	w0, [sp, #76]
  41adb8:	b	41af6c <ferror@plt+0x1999c>
  41adbc:	ldr	x0, [sp, #24]
  41adc0:	bl	41a404 <ferror@plt+0x18e34>
  41adc4:	str	w0, [sp, #76]
  41adc8:	b	41af6c <ferror@plt+0x1999c>
  41adcc:	ldr	x0, [sp, #24]
  41add0:	bl	419a94 <ferror@plt+0x184c4>
  41add4:	str	w0, [sp, #76]
  41add8:	b	41af6c <ferror@plt+0x1999c>
  41addc:	ldr	x0, [sp, #24]
  41ade0:	bl	419b00 <ferror@plt+0x18530>
  41ade4:	str	w0, [sp, #76]
  41ade8:	b	41af6c <ferror@plt+0x1999c>
  41adec:	mov	w1, #0x1                   	// #1
  41adf0:	ldr	x0, [sp, #24]
  41adf4:	bl	419e40 <ferror@plt+0x18870>
  41adf8:	str	w0, [sp, #76]
  41adfc:	b	41af6c <ferror@plt+0x1999c>
  41ae00:	mov	w1, #0x0                   	// #0
  41ae04:	ldr	x0, [sp, #24]
  41ae08:	bl	419e40 <ferror@plt+0x18870>
  41ae0c:	str	w0, [sp, #76]
  41ae10:	b	41af6c <ferror@plt+0x1999c>
  41ae14:	ldr	x0, [sp, #24]
  41ae18:	bl	41a578 <ferror@plt+0x18fa8>
  41ae1c:	str	w0, [sp, #76]
  41ae20:	b	41af6c <ferror@plt+0x1999c>
  41ae24:	ldr	x3, [sp, #24]
  41ae28:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  41ae2c:	add	x2, x0, #0x988
  41ae30:	mov	x1, #0x0                   	// #0
  41ae34:	mov	x0, x3
  41ae38:	bl	41038c <ferror@plt+0xedbc>
  41ae3c:	ldr	x0, [sp, #24]
  41ae40:	str	xzr, [x0, #144]
  41ae44:	ldr	x0, [sp, #24]
  41ae48:	bl	419578 <ferror@plt+0x17fa8>
  41ae4c:	str	w0, [sp, #76]
  41ae50:	b	41af6c <ferror@plt+0x1999c>
  41ae54:	ldr	x2, [sp, #24]
  41ae58:	ldr	x0, [sp, #24]
  41ae5c:	ldr	x1, [x0, #8]
  41ae60:	ldr	x0, [sp, #24]
  41ae64:	ldr	x0, [x0, #144]
  41ae68:	sub	x0, x1, x0
  41ae6c:	mov	x1, x0
  41ae70:	mov	x0, x2
  41ae74:	bl	410054 <ferror@plt+0xea84>
  41ae78:	ldr	x0, [sp, #24]
  41ae7c:	mov	w1, #0x0                   	// #0
  41ae80:	bl	4101d8 <ferror@plt+0xec08>
  41ae84:	ldr	x0, [sp, #24]
  41ae88:	bl	419578 <ferror@plt+0x17fa8>
  41ae8c:	str	w0, [sp, #76]
  41ae90:	b	41af6c <ferror@plt+0x1999c>
  41ae94:	ldr	x0, [sp, #24]
  41ae98:	bl	419db0 <ferror@plt+0x187e0>
  41ae9c:	str	w0, [sp, #76]
  41aea0:	b	41af6c <ferror@plt+0x1999c>
  41aea4:	ldr	x0, [sp, #24]
  41aea8:	bl	419dec <ferror@plt+0x1881c>
  41aeac:	str	w0, [sp, #76]
  41aeb0:	b	41af6c <ferror@plt+0x1999c>
  41aeb4:	mov	x2, #0x7                   	// #7
  41aeb8:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  41aebc:	add	x1, x0, #0x998
  41aec0:	mov	w0, #0x2                   	// #2
  41aec4:	bl	401430 <write@plt>
  41aec8:	cmp	x0, #0x7
  41aecc:	b.eq	41aee0 <ferror@plt+0x19910>  // b.none
  41aed0:	mov	x1, #0x0                   	// #0
  41aed4:	mov	w0, #0x5                   	// #5
  41aed8:	bl	410994 <ferror@plt+0xf3c4>
  41aedc:	str	w0, [sp, #76]
  41aee0:	ldr	w0, [sp, #76]
  41aee4:	cmp	w0, #0x0
  41aee8:	b.ne	41af68 <ferror@plt+0x19998>  // b.any
  41aeec:	ldr	x0, [sp, #24]
  41aef0:	bl	419578 <ferror@plt+0x17fa8>
  41aef4:	str	w0, [sp, #76]
  41aef8:	b	41af68 <ferror@plt+0x19998>
  41aefc:	ldr	x0, [sp, #24]
  41af00:	bl	41a1c0 <ferror@plt+0x18bf0>
  41af04:	str	w0, [sp, #76]
  41af08:	b	41af6c <ferror@plt+0x1999c>
  41af0c:	ldr	w0, [sp, #72]
  41af10:	cmp	w0, #0x0
  41af14:	b.eq	41af40 <ferror@plt+0x19970>  // b.none
  41af18:	ldr	w0, [sp, #72]
  41af1c:	cmp	w0, #0x1a
  41af20:	b.hi	41af40 <ferror@plt+0x19970>  // b.pmore
  41af24:	ldr	w0, [sp, #72]
  41af28:	mov	w1, w0
  41af2c:	ldr	x0, [sp, #24]
  41af30:	bl	41a9d8 <ferror@plt+0x19408>
  41af34:	str	w0, [sp, #76]
  41af38:	nop
  41af3c:	b	41af6c <ferror@plt+0x1999c>
  41af40:	ldr	x1, [sp, #64]
  41af44:	add	x0, sp, #0x20
  41af48:	mov	x2, x1
  41af4c:	mov	x1, x0
  41af50:	ldr	x0, [sp, #24]
  41af54:	bl	419844 <ferror@plt+0x18274>
  41af58:	str	w0, [sp, #76]
  41af5c:	b	41af6c <ferror@plt+0x1999c>
  41af60:	nop
  41af64:	b	41af6c <ferror@plt+0x1999c>
  41af68:	nop
  41af6c:	ldr	w0, [sp, #76]
  41af70:	cmp	w0, #0x0
  41af74:	b.eq	41abe4 <ferror@plt+0x19614>  // b.none
  41af78:	ldr	w0, [sp, #76]
  41af7c:	ldp	x29, x30, [sp], #80
  41af80:	ret
  41af84:	stp	x29, x30, [sp, #-48]!
  41af88:	mov	x29, sp
  41af8c:	str	x0, [sp, #24]
  41af90:	ldr	x0, [sp, #24]
  41af94:	add	x1, x0, #0xf0
  41af98:	ldr	x0, [sp, #24]
  41af9c:	add	x2, x0, #0x170
  41afa0:	ldr	x0, [sp, #24]
  41afa4:	add	x0, x0, #0x180
  41afa8:	mov	x5, x0
  41afac:	mov	x4, x2
  41afb0:	mov	x3, #0x0                   	// #0
  41afb4:	mov	x2, #0x0                   	// #0
  41afb8:	mov	w0, #0x1                   	// #1
  41afbc:	bl	4013b0 <pselect@plt>
  41afc0:	cmp	w0, #0x0
  41afc4:	b.gt	41aff0 <ferror@plt+0x19a20>
  41afc8:	add	x0, sp, #0x2c
  41afcc:	mov	x2, x0
  41afd0:	mov	x1, #0x541b                	// #21531
  41afd4:	mov	w0, #0x0                   	// #0
  41afd8:	bl	4015b0 <ioctl@plt>
  41afdc:	cmp	w0, #0x0
  41afe0:	b.lt	41aff8 <ferror@plt+0x19a28>  // b.tstop
  41afe4:	ldr	w0, [sp, #44]
  41afe8:	cmp	w0, #0x0
  41afec:	b.le	41aff8 <ferror@plt+0x19a28>
  41aff0:	mov	w0, #0x1                   	// #1
  41aff4:	b	41affc <ferror@plt+0x19a2c>
  41aff8:	mov	w0, #0x0                   	// #0
  41affc:	and	w0, w0, #0x1
  41b000:	and	w0, w0, #0xff
  41b004:	ldp	x29, x30, [sp], #48
  41b008:	ret
  41b00c:	stp	x29, x30, [sp, #-48]!
  41b010:	mov	x29, sp
  41b014:	str	x0, [sp, #24]
  41b018:	str	x1, [sp, #16]
  41b01c:	ldr	x0, [sp, #24]
  41b020:	bl	41904c <ferror@plt+0x17a7c>
  41b024:	str	w0, [sp, #44]
  41b028:	ldr	w0, [sp, #44]
  41b02c:	cmp	w0, #0x0
  41b030:	b.eq	41b03c <ferror@plt+0x19a6c>  // b.none
  41b034:	ldr	w0, [sp, #44]
  41b038:	b	41b0bc <ferror@plt+0x19aec>
  41b03c:	ldr	x1, [sp, #16]
  41b040:	ldr	x0, [sp, #24]
  41b044:	bl	41aac0 <ferror@plt+0x194f0>
  41b048:	str	w0, [sp, #44]
  41b04c:	ldr	x0, [sp, #24]
  41b050:	bl	41af84 <ferror@plt+0x199b4>
  41b054:	and	w1, w0, #0xff
  41b058:	ldr	x0, [sp, #24]
  41b05c:	strb	w1, [x0, #512]
  41b060:	ldr	x0, [sp, #24]
  41b064:	ldrb	w0, [x0, #512]
  41b068:	eor	w0, w0, #0x1
  41b06c:	and	w0, w0, #0xff
  41b070:	cmp	w0, #0x0
  41b074:	b.eq	41b080 <ferror@plt+0x19ab0>  // b.none
  41b078:	ldr	x0, [sp, #24]
  41b07c:	bl	41914c <ferror@plt+0x17b7c>
  41b080:	ldr	w0, [sp, #44]
  41b084:	cmp	w0, #0x0
  41b088:	b.ne	41b0b8 <ferror@plt+0x19ae8>  // b.any
  41b08c:	mov	x2, #0x1                   	// #1
  41b090:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  41b094:	add	x1, x0, #0xba0
  41b098:	mov	w0, #0x2                   	// #2
  41b09c:	bl	401430 <write@plt>
  41b0a0:	cmp	x0, #0x1
  41b0a4:	b.eq	41b0b8 <ferror@plt+0x19ae8>  // b.none
  41b0a8:	mov	x1, #0x0                   	// #0
  41b0ac:	mov	w0, #0x5                   	// #5
  41b0b0:	bl	410994 <ferror@plt+0xf3c4>
  41b0b4:	str	w0, [sp, #44]
  41b0b8:	ldr	w0, [sp, #44]
  41b0bc:	ldp	x29, x30, [sp], #48
  41b0c0:	ret
  41b0c4:	stp	x29, x30, [sp, #-64]!
  41b0c8:	mov	x29, sp
  41b0cc:	str	x0, [sp, #40]
  41b0d0:	str	x1, [sp, #32]
  41b0d4:	str	x2, [sp, #24]
  41b0d8:	adrp	x0, 435000 <ferror@plt+0x33a30>
  41b0dc:	add	x0, x0, #0x250
  41b0e0:	ldr	x0, [x0]
  41b0e4:	ldrh	w0, [x0, #1138]
  41b0e8:	and	x0, x0, #0xffff
  41b0ec:	and	x0, x0, #0x100
  41b0f0:	cmp	x0, #0x0
  41b0f4:	b.eq	41b198 <ferror@plt+0x19bc8>  // b.none
  41b0f8:	adrp	x0, 435000 <ferror@plt+0x33a30>
  41b0fc:	add	x0, x0, #0x250
  41b100:	ldr	x0, [x0]
  41b104:	ldrb	w0, [x0, #1778]
  41b108:	eor	w0, w0, #0x1
  41b10c:	and	w0, w0, #0xff
  41b110:	cmp	w0, #0x0
  41b114:	b.eq	41b198 <ferror@plt+0x19bc8>  // b.none
  41b118:	ldr	x1, [sp, #24]
  41b11c:	ldr	x0, [sp, #40]
  41b120:	bl	41b00c <ferror@plt+0x19a3c>
  41b124:	str	w0, [sp, #60]
  41b128:	ldr	w0, [sp, #60]
  41b12c:	cmp	w0, #0x0
  41b130:	b.eq	41b148 <ferror@plt+0x19b78>  // b.none
  41b134:	ldr	w0, [sp, #60]
  41b138:	cmp	w0, #0x5
  41b13c:	b.eq	41b148 <ferror@plt+0x19b78>  // b.none
  41b140:	ldr	w0, [sp, #60]
  41b144:	b	41b1ac <ferror@plt+0x19bdc>
  41b148:	ldr	x0, [sp, #40]
  41b14c:	ldr	x0, [x0, #8]
  41b150:	sub	x1, x0, #0x1
  41b154:	ldr	x0, [sp, #40]
  41b158:	ldr	x0, [x0]
  41b15c:	mov	x2, x0
  41b160:	ldr	x0, [sp, #32]
  41b164:	bl	41038c <ferror@plt+0xedbc>
  41b168:	ldr	x0, [sp, #40]
  41b16c:	ldr	x0, [x0]
  41b170:	bl	411114 <ferror@plt+0xfb44>
  41b174:	str	x0, [sp, #48]
  41b178:	ldr	x1, [sp, #48]
  41b17c:	ldr	x0, [sp, #40]
  41b180:	bl	41b1b4 <ferror@plt+0x19be4>
  41b184:	adrp	x0, 41e000 <ferror@plt+0x1ca30>
  41b188:	add	x1, x0, #0xba0
  41b18c:	ldr	x0, [sp, #32]
  41b190:	bl	410404 <ferror@plt+0xee34>
  41b194:	b	41b1a8 <ferror@plt+0x19bd8>
  41b198:	ldr	x1, [sp, #24]
  41b19c:	ldr	x0, [sp, #32]
  41b1a0:	bl	407760 <ferror@plt+0x6190>
  41b1a4:	str	w0, [sp, #60]
  41b1a8:	ldr	w0, [sp, #60]
  41b1ac:	ldp	x29, x30, [sp], #64
  41b1b0:	ret
  41b1b4:	stp	x29, x30, [sp, #-32]!
  41b1b8:	mov	x29, sp
  41b1bc:	str	x0, [sp, #24]
  41b1c0:	str	x1, [sp, #16]
  41b1c4:	ldr	x0, [sp, #24]
  41b1c8:	ldr	x0, [x0, #48]
  41b1cc:	cmp	x0, #0x0
  41b1d0:	b.eq	41b204 <ferror@plt+0x19c34>  // b.none
  41b1d4:	ldr	x0, [sp, #24]
  41b1d8:	add	x0, x0, #0x28
  41b1dc:	mov	x1, #0x0                   	// #0
  41b1e0:	bl	4105c4 <ferror@plt+0xeff4>
  41b1e4:	ldr	x0, [x0]
  41b1e8:	ldr	x1, [sp, #16]
  41b1ec:	bl	401480 <strcmp@plt>
  41b1f0:	cmp	w0, #0x0
  41b1f4:	b.ne	41b204 <ferror@plt+0x19c34>  // b.any
  41b1f8:	ldr	x0, [sp, #16]
  41b1fc:	bl	4014b0 <free@plt>
  41b200:	b	41b234 <ferror@plt+0x19c64>
  41b204:	ldr	x0, [sp, #24]
  41b208:	ldr	x0, [x0, #48]
  41b20c:	cmp	x0, #0x80
  41b210:	b.ne	41b224 <ferror@plt+0x19c54>  // b.any
  41b214:	ldr	x0, [sp, #24]
  41b218:	add	x0, x0, #0x28
  41b21c:	mov	x1, #0x0                   	// #0
  41b220:	bl	410490 <ferror@plt+0xeec0>
  41b224:	ldr	x0, [sp, #24]
  41b228:	add	x0, x0, #0x28
  41b22c:	add	x1, sp, #0x10
  41b230:	bl	4101ac <ferror@plt+0xebdc>
  41b234:	ldp	x29, x30, [sp], #32
  41b238:	ret
  41b23c:	stp	x29, x30, [sp, #-48]!
  41b240:	mov	x29, sp
  41b244:	str	x0, [sp, #24]
  41b248:	ldr	x0, [sp, #24]
  41b24c:	mov	x2, #0x0                   	// #0
  41b250:	mov	x1, #0x1                   	// #1
  41b254:	bl	40ff74 <ferror@plt+0xe9a4>
  41b258:	ldr	x0, [sp, #24]
  41b25c:	add	x3, x0, #0x28
  41b260:	adrp	x0, 40f000 <ferror@plt+0xda30>
  41b264:	add	x2, x0, #0x848
  41b268:	mov	x1, #0x8                   	// #8
  41b26c:	mov	x0, x3
  41b270:	bl	40ff74 <ferror@plt+0xe9a4>
  41b274:	ldr	x0, [sp, #24]
  41b278:	add	x0, x0, #0x50
  41b27c:	mov	x2, #0x0                   	// #0
  41b280:	mov	x1, #0x1                   	// #1
  41b284:	bl	40ff74 <ferror@plt+0xe9a4>
  41b288:	ldr	x0, [sp, #24]
  41b28c:	add	x0, x0, #0xf0
  41b290:	str	x0, [sp, #32]
  41b294:	str	wzr, [sp, #44]
  41b298:	b	41b2b4 <ferror@plt+0x19ce4>
  41b29c:	ldr	x0, [sp, #32]
  41b2a0:	ldr	w1, [sp, #44]
  41b2a4:	str	xzr, [x0, x1, lsl #3]
  41b2a8:	ldr	w0, [sp, #44]
  41b2ac:	add	w0, w0, #0x1
  41b2b0:	str	w0, [sp, #44]
  41b2b4:	ldr	w0, [sp, #44]
  41b2b8:	cmp	w0, #0xf
  41b2bc:	b.ls	41b29c <ferror@plt+0x19ccc>  // b.plast
  41b2c0:	ldr	x0, [sp, #24]
  41b2c4:	ldr	x0, [x0, #240]
  41b2c8:	orr	x1, x0, #0x1
  41b2cc:	ldr	x0, [sp, #24]
  41b2d0:	str	x1, [x0, #240]
  41b2d4:	ldr	x0, [sp, #24]
  41b2d8:	str	xzr, [x0, #368]
  41b2dc:	ldr	x0, [sp, #24]
  41b2e0:	str	xzr, [x0, #376]
  41b2e4:	ldr	x0, [sp, #24]
  41b2e8:	add	x0, x0, #0x180
  41b2ec:	bl	401350 <sigemptyset@plt>
  41b2f0:	ldr	x0, [sp, #24]
  41b2f4:	add	x0, x0, #0x180
  41b2f8:	mov	w1, #0x2                   	// #2
  41b2fc:	bl	401560 <sigaddset@plt>
  41b300:	ldr	x0, [sp, #24]
  41b304:	strb	wzr, [x0, #512]
  41b308:	ldr	x0, [sp, #24]
  41b30c:	ldrb	w1, [x0, #512]
  41b310:	ldr	x0, [sp, #24]
  41b314:	strb	w1, [x0, #513]
  41b318:	bl	418fbc <ferror@plt+0x179ec>
  41b31c:	and	w1, w0, #0xff
  41b320:	ldr	x0, [sp, #24]
  41b324:	strb	w1, [x0, #514]
  41b328:	nop
  41b32c:	ldp	x29, x30, [sp], #48
  41b330:	ret
  41b334:	stp	x29, x30, [sp, #-32]!
  41b338:	mov	x29, sp
  41b33c:	str	x0, [sp, #24]
  41b340:	ldr	x0, [sp, #24]
  41b344:	bl	41914c <ferror@plt+0x17b7c>
  41b348:	nop
  41b34c:	ldp	x29, x30, [sp], #32
  41b350:	ret
  41b354:	nop
  41b358:	stp	x29, x30, [sp, #-64]!
  41b35c:	mov	x29, sp
  41b360:	stp	x19, x20, [sp, #16]
  41b364:	adrp	x20, 434000 <ferror@plt+0x32a30>
  41b368:	add	x20, x20, #0xdf0
  41b36c:	stp	x21, x22, [sp, #32]
  41b370:	adrp	x21, 434000 <ferror@plt+0x32a30>
  41b374:	add	x21, x21, #0xde8
  41b378:	sub	x20, x20, x21
  41b37c:	mov	w22, w0
  41b380:	stp	x23, x24, [sp, #48]
  41b384:	mov	x23, x1
  41b388:	mov	x24, x2
  41b38c:	bl	401238 <memcpy@plt-0x38>
  41b390:	cmp	xzr, x20, asr #3
  41b394:	b.eq	41b3c0 <ferror@plt+0x19df0>  // b.none
  41b398:	asr	x20, x20, #3
  41b39c:	mov	x19, #0x0                   	// #0
  41b3a0:	ldr	x3, [x21, x19, lsl #3]
  41b3a4:	mov	x2, x24
  41b3a8:	add	x19, x19, #0x1
  41b3ac:	mov	x1, x23
  41b3b0:	mov	w0, w22
  41b3b4:	blr	x3
  41b3b8:	cmp	x20, x19
  41b3bc:	b.ne	41b3a0 <ferror@plt+0x19dd0>  // b.any
  41b3c0:	ldp	x19, x20, [sp, #16]
  41b3c4:	ldp	x21, x22, [sp, #32]
  41b3c8:	ldp	x23, x24, [sp, #48]
  41b3cc:	ldp	x29, x30, [sp], #64
  41b3d0:	ret
  41b3d4:	nop
  41b3d8:	ret
  41b3dc:	nop
  41b3e0:	mov	x2, x1
  41b3e4:	mov	w1, w0
  41b3e8:	mov	w0, #0x0                   	// #0
  41b3ec:	b	401540 <__fxstat@plt>

Disassembly of section .fini:

000000000041b3f0 <.fini>:
  41b3f0:	stp	x29, x30, [sp, #-16]!
  41b3f4:	mov	x29, sp
  41b3f8:	ldp	x29, x30, [sp], #16
  41b3fc:	ret
