
reading lef ...

units:       1000
#layers:     13
#macros:     440
#vias:       25
#viarulegen: 25

reading def ...

design:      digital_pll
die area:    ( 0 0 ) ( 92300 103020 )
trackPts:    12
defvias:     4
#components: 1133
#terminals:  55
#snets:      2
#nets:       391

reading guide ...

#guides:     2471
Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...
Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
#unique instances = 147

init region query ...
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 12897
mcon shape region query size = 10453
met1 shape region query size = 2916
via shape region query size = 300
met2 shape region query size = 176
via2 shape region query size = 300
met3 shape region query size = 169
via3 shape region query size = 300
met4 shape region query size = 98
via4 shape region query size = 13
met5 shape region query size = 23


start pin access
  complete 100 pins
  complete 200 pins
  complete 300 pins
  complete 400 pins
  complete 485 pins
  complete 100 unique inst patterns
  complete 141 unique inst patterns
  complete 376 groups
Expt1 runtime (pin-level access point gen): 1.99209
Expt2 runtime (design-level access pattern gen): 0.331015
#scanned instances     = 1133
#unique  instances     = 147
#stdCellGenAp          = 3207
#stdCellValidPlanarAp  = 110
#stdCellValidViaAp     = 2138
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1188
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:07, elapsed time = 00:00:02, memory = 15.61 (MB), peak = 15.77 (MB)

post process guides ...
GCELLGRID X 0 DO 14 STEP 6900 ;
GCELLGRID Y 0 DO 13 STEP 6900 ;
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

building cmap ... 

init guide query ...
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 939
mcon guide region query size = 0
met1 guide region query size = 732
via guide region query size = 0
met2 guide region query size = 376
via2 guide region query size = 0
met3 guide region query size = 19
via3 guide region query size = 0
met4 guide region query size = 0
via4 guide region query size = 0
met5 guide region query size = 0

init gr pin query ...


start track assignment
Done with 1315 vertical wires in 1 frboxes and 751 horizontal wires in 1 frboxes.
Done with 146 vertical wires in 1 frboxes and 238 horizontal wires in 1 frboxes.

complete track assignment
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 19.86 (MB), peak = 21.76 (MB)

post processing ...

start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 19.87 (MB), peak = 21.76 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:02, memory = 32.84 (MB)
    completing 20% with 35 violations
    elapsed time = 00:00:04, memory = 40.17 (MB)
    completing 30% with 43 violations
    elapsed time = 00:00:05, memory = 38.53 (MB)
    completing 40% with 66 violations
    elapsed time = 00:00:06, memory = 47.20 (MB)
  number of violations = 143
cpu time = 00:00:07, elapsed time = 00:00:07, memory = 383.28 (MB), peak = 383.51 (MB)
total wire length = 9622 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 4938 um
total wire length on LAYER met2 = 4466 um
total wire length on LAYER met3 = 217 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2435
up-via summary (total 2435):

-----------------------
 FR_MASTERSLICE       0
            li1    1161
           met1    1248
           met2      26
           met3       0
           met4       0
-----------------------
                   2435


start 1st optimization iteration ...
    completing 10% with 143 violations
    elapsed time = 00:00:00, memory = 389.43 (MB)
    completing 20% with 143 violations
    elapsed time = 00:00:00, memory = 389.69 (MB)
    completing 30% with 143 violations
    elapsed time = 00:00:00, memory = 395.01 (MB)
    completing 40% with 143 violations
    elapsed time = 00:00:00, memory = 397.42 (MB)
    completing 50% with 145 violations
    elapsed time = 00:00:00, memory = 397.64 (MB)
    completing 60% with 145 violations
    elapsed time = 00:00:02, memory = 397.64 (MB)
    completing 70% with 139 violations
    elapsed time = 00:00:02, memory = 403.82 (MB)
    completing 80% with 139 violations
    elapsed time = 00:00:02, memory = 407.47 (MB)
    completing 90% with 95 violations
    elapsed time = 00:00:06, memory = 420.25 (MB)
    completing 100% with 43 violations
    elapsed time = 00:00:06, memory = 391.71 (MB)
  number of violations = 43
cpu time = 00:00:06, elapsed time = 00:00:06, memory = 391.71 (MB), peak = 428.55 (MB)
total wire length = 9594 um
total wire length on LAYER li1 = 6 um
total wire length on LAYER met1 = 4952 um
total wire length on LAYER met2 = 4430 um
total wire length on LAYER met3 = 205 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2443
up-via summary (total 2443):

-----------------------
 FR_MASTERSLICE       0
            li1    1170
           met1    1248
           met2      25
           met3       0
           met4       0
-----------------------
                   2443


start 2nd optimization iteration ...
    completing 10% with 43 violations
    elapsed time = 00:00:00, memory = 391.96 (MB)
    completing 20% with 43 violations
    elapsed time = 00:00:00, memory = 395.31 (MB)
    completing 30% with 43 violations
    elapsed time = 00:00:00, memory = 400.47 (MB)
    completing 40% with 43 violations
    elapsed time = 00:00:00, memory = 403.37 (MB)
    completing 50% with 42 violations
    elapsed time = 00:00:00, memory = 403.48 (MB)
    completing 60% with 42 violations
    elapsed time = 00:00:00, memory = 408.89 (MB)
    completing 70% with 37 violations
    elapsed time = 00:00:00, memory = 409.03 (MB)
    completing 80% with 37 violations
    elapsed time = 00:00:02, memory = 409.03 (MB)
    completing 90% with 31 violations
    elapsed time = 00:00:06, memory = 409.03 (MB)
    completing 100% with 48 violations
    elapsed time = 00:00:06, memory = 409.03 (MB)
  number of violations = 48
cpu time = 00:00:07, elapsed time = 00:00:07, memory = 409.03 (MB), peak = 428.55 (MB)
total wire length = 9568 um
total wire length on LAYER li1 = 5 um
total wire length on LAYER met1 = 4921 um
total wire length on LAYER met2 = 4434 um
total wire length on LAYER met3 = 206 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2432
up-via summary (total 2432):

-----------------------
 FR_MASTERSLICE       0
            li1    1169
           met1    1240
           met2      23
           met3       0
           met4       0
-----------------------
                   2432


start 3rd optimization iteration ...
    completing 10% with 48 violations
    elapsed time = 00:00:00, memory = 409.03 (MB)
    completing 20% with 27 violations
    elapsed time = 00:00:01, memory = 434.04 (MB)
    completing 30% with 10 violations
    elapsed time = 00:00:01, memory = 421.74 (MB)
    completing 40% with 4 violations
    elapsed time = 00:00:01, memory = 426.00 (MB)
  number of violations = 0
cpu time = 00:00:02, elapsed time = 00:00:02, memory = 403.64 (MB), peak = 434.15 (MB)
total wire length = 9556 um
total wire length on LAYER li1 = 7 um
total wire length on LAYER met1 = 4692 um
total wire length on LAYER met2 = 4474 um
total wire length on LAYER met3 = 382 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2473
up-via summary (total 2473):

-----------------------
 FR_MASTERSLICE       0
            li1    1171
           met1    1251
           met2      51
           met3       0
           met4       0
-----------------------
                   2473


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 405.18 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 405.18 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 405.18 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 405.30 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 405.30 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 405.30 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 406.07 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 406.07 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 418.49 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 418.65 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 418.65 (MB), peak = 434.15 (MB)
total wire length = 9556 um
total wire length on LAYER li1 = 7 um
total wire length on LAYER met1 = 4692 um
total wire length on LAYER met2 = 4474 um
total wire length on LAYER met3 = 382 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2473
up-via summary (total 2473):

-----------------------
 FR_MASTERSLICE       0
            li1    1171
           met1    1251
           met2      51
           met3       0
           met4       0
-----------------------
                   2473


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 418.65 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 418.65 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 420.20 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 420.38 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 420.38 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 420.38 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 420.38 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 421.15 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 421.33 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 421.33 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 421.33 (MB), peak = 434.15 (MB)
total wire length = 9556 um
total wire length on LAYER li1 = 7 um
total wire length on LAYER met1 = 4692 um
total wire length on LAYER met2 = 4474 um
total wire length on LAYER met3 = 382 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2473
up-via summary (total 2473):

-----------------------
 FR_MASTERSLICE       0
            li1    1171
           met1    1251
           met2      51
           met3       0
           met4       0
-----------------------
                   2473


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 421.33 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 421.33 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 421.33 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 421.33 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 421.33 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 421.33 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 421.33 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 421.33 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 421.33 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 421.33 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 421.33 (MB), peak = 434.15 (MB)
total wire length = 9556 um
total wire length on LAYER li1 = 7 um
total wire length on LAYER met1 = 4692 um
total wire length on LAYER met2 = 4474 um
total wire length on LAYER met3 = 382 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2473
up-via summary (total 2473):

-----------------------
 FR_MASTERSLICE       0
            li1    1171
           met1    1251
           met2      51
           met3       0
           met4       0
-----------------------
                   2473


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 421.33 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 421.33 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 421.33 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 421.33 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 421.33 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 421.33 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 421.33 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 421.33 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 421.33 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 421.33 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 421.33 (MB), peak = 434.15 (MB)
total wire length = 9556 um
total wire length on LAYER li1 = 7 um
total wire length on LAYER met1 = 4692 um
total wire length on LAYER met2 = 4474 um
total wire length on LAYER met3 = 382 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2473
up-via summary (total 2473):

-----------------------
 FR_MASTERSLICE       0
            li1    1171
           met1    1251
           met2      51
           met3       0
           met4       0
-----------------------
                   2473


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 421.33 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 421.33 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 421.33 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 421.33 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 421.33 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 421.33 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 421.33 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 421.33 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 421.33 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 421.33 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 421.33 (MB), peak = 434.15 (MB)
total wire length = 9556 um
total wire length on LAYER li1 = 7 um
total wire length on LAYER met1 = 4692 um
total wire length on LAYER met2 = 4474 um
total wire length on LAYER met3 = 382 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2473
up-via summary (total 2473):

-----------------------
 FR_MASTERSLICE       0
            li1    1171
           met1    1251
           met2      51
           met3       0
           met4       0
-----------------------
                   2473


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 421.33 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 421.33 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 421.33 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 421.33 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 421.33 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 421.33 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 421.33 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 421.33 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 421.33 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 421.33 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 421.33 (MB), peak = 434.15 (MB)
total wire length = 9556 um
total wire length on LAYER li1 = 7 um
total wire length on LAYER met1 = 4692 um
total wire length on LAYER met2 = 4474 um
total wire length on LAYER met3 = 382 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2473
up-via summary (total 2473):

-----------------------
 FR_MASTERSLICE       0
            li1    1171
           met1    1251
           met2      51
           met3       0
           met4       0
-----------------------
                   2473


complete detail routing
total wire length = 9556 um
total wire length on LAYER li1 = 7 um
total wire length on LAYER met1 = 4692 um
total wire length on LAYER met2 = 4474 um
total wire length on LAYER met3 = 382 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2473
up-via summary (total 2473):

-----------------------
 FR_MASTERSLICE       0
            li1    1171
           met1    1251
           met2      51
           met3       0
           met4       0
-----------------------
                   2473

cpu time = 00:00:28, elapsed time = 00:00:24, memory = 421.33 (MB), peak = 434.15 (MB)

post processing ...

Runtime taken (hrt): 29.1645
