
---------- Begin Simulation Statistics ----------
final_tick                               13975166281230                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 183009                       # Simulator instruction rate (inst/s)
host_mem_usage                               17257256                       # Number of bytes of host memory used
host_op_rate                                   275822                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4255.39                       # Real time elapsed on the host
host_tick_rate                                7051723                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   778775289                       # Number of instructions simulated
sim_ops                                    1173727808                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.030008                       # Number of seconds simulated
sim_ticks                                 30007797498                       # Number of ticks simulated
system.cpu0.Branches                                2                       # Number of branches fetched
system.cpu0.committedInsts                         16                       # Number of instructions committed
system.cpu0.committedOps                           26                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests         9804                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1558078                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      3117153                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops            1                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              31                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        31                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   7                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     6                       # Number of float alu accesses
system.cpu0.num_fp_insts                            6                       # number of float instructions
system.cpu0.num_fp_register_reads                   6                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  6                       # number of times the floating registers were written
system.cpu0.num_func_calls                          1                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   24                       # Number of integer alu accesses
system.cpu0.num_int_insts                          24                       # number of integer instructions
system.cpu0.num_int_register_reads                 57                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                15                       # number of times the integer registers were written
system.cpu0.num_load_insts                          8                       # Number of load instructions
system.cpu0.num_mem_refs                           11                       # number of memory refs
system.cpu0.num_store_insts                         3                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       13     50.00%     50.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 2      7.69%     57.69% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     57.69% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     57.69% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     57.69% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     57.69% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     57.69% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     57.69% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     57.69% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     57.69% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     57.69% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     57.69% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     57.69% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     57.69% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     57.69% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     57.69% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     57.69% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     57.69% # Class of executed instruction
system.cpu0.op_class::MemRead                       4     15.38%     73.08% # Class of executed instruction
system.cpu0.op_class::MemWrite                      3     11.54%     84.62% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  4     15.38%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        26                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    2                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         16                       # Number of instructions committed
system.cpu1.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests          116                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      1272942                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          418                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      2541721                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          418                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                   6                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    10                       # Number of float alu accesses
system.cpu1.num_fp_insts                           10                       # number of float instructions
system.cpu1.num_fp_register_reads                  10                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  6                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   19                       # Number of integer alu accesses
system.cpu1.num_int_insts                          19                       # number of integer instructions
system.cpu1.num_int_register_reads                 42                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu1.num_load_insts                          6                       # Number of load instructions
system.cpu1.num_mem_refs                           10                       # number of memory refs
system.cpu1.num_store_insts                         4                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        9     42.86%     42.86% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  2      9.52%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::MemRead                       2      9.52%     61.90% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  4     19.05%     80.95% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 4     19.05%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        21                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.committedInsts                         17                       # Number of instructions committed
system.cpu2.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      1227055                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          885                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      2438336                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          885                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   1                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    10                       # Number of float alu accesses
system.cpu2.num_fp_insts                           10                       # number of float instructions
system.cpu2.num_fp_register_reads                  21                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  9                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   13                       # Number of integer alu accesses
system.cpu2.num_int_insts                          13                       # number of integer instructions
system.cpu2.num_int_register_reads                 32                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu2.num_load_insts                          8                       # Number of load instructions
system.cpu2.num_mem_refs                            9                       # number of memory refs
system.cpu2.num_store_insts                         1                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        5     25.00%     25.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  2     10.00%     35.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     35.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     35.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     35.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  1      5.00%     40.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     40.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 3     15.00%     55.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     55.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     55.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     55.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     55.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     55.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     55.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     55.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     55.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     55.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     55.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     55.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     55.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     55.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     55.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     55.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     55.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       6     30.00%     85.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     85.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  2     10.00%     95.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 1      5.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        20                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.committedInsts                         12                       # Number of instructions committed
system.cpu3.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      1110144                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops         2849                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      2220937                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops         2849                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    17                       # Number of float alu accesses
system.cpu3.num_fp_insts                           17                       # number of float instructions
system.cpu3.num_fp_register_reads                  36                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 17                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   10                       # Number of integer alu accesses
system.cpu3.num_int_insts                          10                       # number of integer instructions
system.cpu3.num_int_register_reads                 20                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 5                       # number of times the integer registers were written
system.cpu3.num_load_insts                          5                       # Number of load instructions
system.cpu3.num_mem_refs                            5                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        5     22.73%     22.73% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  5     22.73%     45.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     45.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     45.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     45.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     45.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     45.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 7     31.82%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  5     22.73%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        22                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      1260074                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        2535571                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       738572                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1555398                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        184427451                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        90606788                       # number of cc regfile writes
system.switch_cpus0.committedInsts          224952038                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            405451945                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.400590                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.400590                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        132387460                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes        76018986                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  86881                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       981886                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        41716839                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            4.801440                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           126862427                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          38543984                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles        5789205                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     92636709                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            7                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          266                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     40967852                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    452949213                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     88318443                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2662975                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    432674424                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents          9690                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       160641                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        891447                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       174023                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        16677                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       631439                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       350447                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        565817927                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            431083651                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.567262                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        320967263                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              4.783787                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             432193946                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       598801116                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      269871316                       # number of integer regfile writes
system.switch_cpus0.ipc                      2.496320                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                2.496320                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass      2329021      0.53%      0.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    260918499     59.93%     60.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       893976      0.21%     60.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            7      0.00%     60.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd      1177830      0.27%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      2793942      0.64%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc       195296      0.04%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     15685054      3.60%     65.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp        53495      0.01%     65.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      6857770      1.58%     66.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv       537961      0.12%     66.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     15592327      3.58%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt        38781      0.01%     70.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     70.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     70.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     70.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     55370902     12.72%     83.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     32902192      7.56%     90.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     34036965      7.82%     98.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      5953387      1.37%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     435337405                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses       93310360                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    182104389                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     87491517                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes     98177751                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           12455616                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.028611                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        3631808     29.16%     29.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     29.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     29.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd         9369      0.08%     29.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     29.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     29.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     29.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     29.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     29.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     29.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     29.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     29.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     29.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu        192728      1.55%     30.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     30.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     30.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            6      0.00%     30.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     30.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     30.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     30.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     30.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     30.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     30.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd       450385      3.62%     34.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     34.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     34.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt        45933      0.37%     34.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     34.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     34.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult       305870      2.46%     37.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       3031568     24.34%     61.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      1030113      8.27%     69.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      3254134     26.13%     95.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       503702      4.04%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     352153640                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    791791340                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    343592134                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    402285116                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         452949202                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        435337405                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded           11                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined     47497213                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       738715                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined     67634542                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     90026594                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     4.835653                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.692321                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     12638143     14.04%     14.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2391860      2.66%     16.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      4640193      5.15%     21.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6225897      6.92%     28.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8621400      9.58%     38.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     11101833     12.33%     50.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     13574653     15.08%     65.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     13116135     14.57%     80.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     17716480     19.68%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     90026594                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  4.830991                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      4918430                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2263458                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     92636709                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     40967852                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      213070783                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             9                       # number of misc regfile writes
system.switch_cpus0.numCycles                90113475                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    400                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads         45137695                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        54345636                       # number of cc regfile writes
system.switch_cpus1.committedInsts          250000006                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            297151015                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.360454                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.360454                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        404200074                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       198343001                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  22547                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts       153376                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches         2765418                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            3.329725                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            98352571                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          23618027                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       14638724                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     75346787                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        66200                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     23699037                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    303148641                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     74734544                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       245507                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    300053094                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        204288                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents       439501                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles        153408                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles       706541                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         4082                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect        34499                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       118877                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        455468557                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            299932983                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.525703                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        239441319                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              3.328392                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             300004307                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       312021762                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       73201498                       # number of integer regfile writes
system.switch_cpus1.ipc                      2.774280                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                2.774280                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass        53225      0.02%      0.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     86556187     28.82%     28.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        30135      0.01%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu       187330      0.06%     28.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     28.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc          744      0.00%     28.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     28.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     28.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     28.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     55718356     18.55%     47.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     47.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     47.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt      3366045      1.12%     48.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     48.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     55938983     18.63%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     10869436      3.62%     70.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4012357      1.34%     72.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     63950738     21.30%     93.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     19615066      6.53%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     300298602                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      233483271                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    453633871                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    219943980                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    224540470                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           13910934                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.046324                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          77970      0.56%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu           613      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd      2967670     21.33%     21.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt           47      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult      6649595     47.80%     69.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        286139      2.06%     71.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       168414      1.21%     72.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      3705194     26.64%     99.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite        55292      0.40%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses      80673040                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    251102150                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     79989003                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes     84609751                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         303148641                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        300298602                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5997565                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       136956                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined      9328650                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     90090928                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     3.333283                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.854426                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26341442     29.24%     29.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      5816729      6.46%     35.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      7739707      8.59%     44.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6911505      7.67%     51.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9658289     10.72%     62.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      8697600      9.65%     72.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      8850976      9.82%     82.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      5556508      6.17%     88.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     10518172     11.68%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     90090928                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  3.332449                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      5168773                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1856769                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     75346787                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     23699037                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      104156828                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles                90113475                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    104                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        102984921                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        72350295                       # number of cc regfile writes
system.switch_cpus2.committedInsts          242124347                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            384025885                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.372178                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.372178                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        285271275                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       156385523                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  23373                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts         4658                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        24305596                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            4.262863                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           107348516                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          26849114                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       13712934                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     80512247                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts         2006                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     26856979                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    384211647                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     80499402                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        13739                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    384141400                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents         64820                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents        97159                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles          5831                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       201510                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         1806                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect         2291                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect         2367                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        509830645                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            384133842                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.585696                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        298605889                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              4.262779                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             384137051                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       399072082                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      172770501                       # number of integer regfile writes
system.switch_cpus2.ipc                      2.686883                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                2.686883                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass         4384      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    187435226     48.79%     48.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       646992      0.17%     48.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     48.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd      9580584      2.49%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      6388415      1.66%     53.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     53.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     53.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc      4472141      1.16%     54.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     54.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     54.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     54.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     54.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     54.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     54.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     26802551      6.98%     61.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      4469491      1.16%     62.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv      3190567      0.83%     63.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     32534799      8.47%     71.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt      1275040      0.33%     72.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     72.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     72.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     72.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     30698433      7.99%     80.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     11519261      3.00%     83.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     49806539     12.97%     96.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     15330721      3.99%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     384155144                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      183579324                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    364240119                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    180652949                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    180724039                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            5857570                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.015248                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1295436     22.12%     22.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     22.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     22.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     22.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     22.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     22.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     22.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     22.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     22.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     22.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     22.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     22.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     22.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu         31529      0.54%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            3      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd        38120      0.65%     23.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     23.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     23.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     23.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     23.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     23.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult       194371      3.32%     26.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     26.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     26.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     26.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     26.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     26.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     26.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     26.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     26.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     26.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     26.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     26.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     26.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     26.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       1616983     27.61%     54.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        26441      0.45%     54.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      2648133     45.21%     99.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite         6554      0.11%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     206429006                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    500020036                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    203480893                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    203675106                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         384211647                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        384155144                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       185700                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued         2200                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined       226060                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     90090102                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     4.264122                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.806854                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     16700315     18.54%     18.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      3326184      3.69%     22.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      6559080      7.28%     29.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8009119      8.89%     38.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9128271     10.13%     48.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     11524281     12.79%     61.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     10007133     11.11%     72.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      9179596     10.19%     82.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     15656123     17.38%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     90090102                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  4.263016                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      4457425                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       726800                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     80512247                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     26856979                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      172571296                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                90113475                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    118                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads         21490894                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        25009066                       # number of cc regfile writes
system.switch_cpus3.committedInsts           61698837                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             87098874                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      1.460538                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.460538                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        102851205                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes        50290078                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  56026                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts         7079                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches         3422367                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            0.967429                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            23144314                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores           4641375                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       26462707                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     18515895                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts         1781                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts      4647616                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts     87260964                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     18502939                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        17950                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts     87178358                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        126177                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents      5035655                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles          7518                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles      5351549                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents          563                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect         2265                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect         4814                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        109939930                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count             87160638                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.618531                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers         68001276                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              0.967232                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent              87166043                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads        74221302                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       27037821                       # number of integer regfile writes
system.switch_cpus3.ipc                      0.684679                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.684679                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass         2233      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     32990039     37.83%     37.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult         3511      0.00%     37.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            7      0.00%     37.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd           90      0.00%     37.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     37.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     37.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     37.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     37.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     37.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     37.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     37.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     37.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     37.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu       398323      0.46%     38.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     38.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     38.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc          518      0.00%     38.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     38.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     38.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     38.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     38.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     38.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     38.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     12428060     14.25%     52.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     52.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     52.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      1774828      2.04%     54.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv       391696      0.45%     55.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     55.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     15561227     17.85%     72.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt       494064      0.57%     73.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     73.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     73.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     73.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1358124      1.56%     75.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        33016      0.04%     75.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     17152031     19.67%     94.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      4608547      5.29%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      87196314                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses       58383284                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    115075736                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses     56668759                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes     56842479                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            1768206                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.020278                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          27191      1.54%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu         94144      5.32%      6.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd       317726     17.97%     24.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     24.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     24.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt         1283      0.07%     24.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     24.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     24.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult      1114649     63.04%     87.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt           14      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         49809      2.82%     90.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          460      0.03%     90.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead       159381      9.01%     99.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite         3549      0.20%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses      30579003                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    151144205                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     30491879                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes     30581046                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded          87260955                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued         87196314                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined       162008                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued         1664                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined       277154                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     90057449                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.968230                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.199598                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     70883847     78.71%     78.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      3686108      4.09%     82.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1955545      2.17%     84.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      1566145      1.74%     86.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      1865342      2.07%     88.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2397204      2.66%     91.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2174283      2.41%     93.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      1824205      2.03%     95.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      3704770      4.11%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     90057449                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  0.967628                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      1062729                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       980342                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     18515895                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      4647616                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads       36548921                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                90113475                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    342                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            5                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    104853515                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       104853520                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            5                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    104864802                       # number of overall hits
system.cpu0.dcache.overall_hits::total      104864807                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      3130433                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3130439                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            6                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      3153071                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3153077                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  15214706064                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  15214706064                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  15214706064                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  15214706064                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data           11                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    107983948                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    107983959                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data           11                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    108017873                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    108017884                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.545455                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.028990                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.028990                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.545455                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.029190                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.029190                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data  4860.256094                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  4860.246778                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data  4825.361073                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  4825.351891                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          953                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          953                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1557749                       # number of writebacks
system.cpu0.dcache.writebacks::total          1557749                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      1580460                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1580460                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      1580460                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1580460                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1549973                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1549973                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      1558263                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1558263                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   7172326161                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7172326161                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data   7208649135                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7208649135                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.014354                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.014354                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.014426                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.014426                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data  4627.387807                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  4627.387807                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data  4626.079895                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  4626.079895                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1557749                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            3                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     68698306                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       68698309                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            5                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      2823607                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2823612                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  13693680612                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  13693680612                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     71521913                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     71521921                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.625000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.039479                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.039479                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  4849.711951                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  4849.703363                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      1574542                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1574542                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      1249065                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1249065                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   5769608283                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5769608283                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.017464                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.017464                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data  4619.141744                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  4619.141744                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            2                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     36155209                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      36155211                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       306826                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       306827                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   1521025452                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1521025452                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     36462035                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     36462038                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.333333                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.008415                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.008415                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  4957.289969                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  4957.273812                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data         5918                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         5918                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       300908                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       300908                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   1402717878                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1402717878                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.008253                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.008253                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  4661.617099                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  4661.617099                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data        11287                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        11287                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data        22638                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        22638                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data        33925                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        33925                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.667296                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.667296                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data         8290                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         8290                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data     36322974                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     36322974                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.244363                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.244363                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data  4381.540893                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total  4381.540893                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          506.279094                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          106423078                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1558261                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            68.296054                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     13945158484398                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     1.149704                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   505.129390                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.002246                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.986581                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.988826                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          149                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           61                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          273                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        865701333                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       865701333                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          8                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           16                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     41017932                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        41017948                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           16                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     41017932                       # number of overall hits
system.cpu0.icache.overall_hits::total       41017948                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            5                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          904                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           909                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            5                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          904                       # number of overall misses
system.cpu0.icache.overall_misses::total          909                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     60824448                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     60824448                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     60824448                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     60824448                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           21                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     41018836                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     41018857                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           21                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     41018836                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     41018857                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.238095                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000022                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000022                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.238095                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000022                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000022                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 67283.681416                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 66913.584158                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 67283.681416                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 66913.584158                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          321                       # number of writebacks
system.cpu0.icache.writebacks::total              321                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           94                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           94                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           94                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           94                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          810                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          810                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          810                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          810                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     54035244                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     54035244                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     54035244                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     54035244                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000020                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000020                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000020                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000020                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 66710.177778                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 66710.177778                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 66710.177778                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 66710.177778                       # average overall mshr miss latency
system.cpu0.icache.replacements                   321                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           16                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     41017932                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       41017948                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            5                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          904                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          909                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     60824448                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     60824448                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           21                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     41018836                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     41018857                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.238095                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000022                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000022                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 67283.681416                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 66913.584158                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           94                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           94                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          810                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          810                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     54035244                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     54035244                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 66710.177778                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 66710.177778                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          471.702474                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           41018763                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              815                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         50329.770552                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     4.999999                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   466.702475                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.009766                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.911528                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.921294                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          484                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          482                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        328151671                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       328151671                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         21                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        1258174                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       424460                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      1133611                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq            7                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp            7                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        300902                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       300902                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      1258174                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         1943                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      4674283                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            4676226                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        72192                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    199424512                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           199496704                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                           11                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                    704                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       1559084                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.006294                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.079085                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             1549271     99.37%     99.37% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                9813      0.63%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         1559084                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      2075682906                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           6.9                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         812178                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     1556699076                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst          253                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      1556458                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1556711                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst          253                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      1556458                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1556711                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            5                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          549                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data         1795                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total         2355                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            5                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            6                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          549                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data         1795                       # number of overall misses
system.cpu0.l2cache.overall_misses::total         2355                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     52507440                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data    190082061                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total    242589501                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     52507440                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data    190082061                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total    242589501                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            5                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          802                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      1558253                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1559066                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            5                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          802                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      1558253                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1559066                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.684539                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.001152                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.001511                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.684539                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.001152                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.001511                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 95641.967213                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 105895.298607                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 103010.403822                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 95641.967213                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 105895.298607                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 103010.403822                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks            1                       # number of writebacks
system.cpu0.l2cache.writebacks::total               1                       # number of writebacks
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          546                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data         1795                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total         2341                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          546                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data         1795                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total         2341                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     52113834                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data    189484326                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total    241598160                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     52113834                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data    189484326                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total    241598160                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.680798                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.001152                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.001502                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.680798                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.001152                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.001502                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 95446.582418                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 105562.298607                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 103202.973088                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 95446.582418                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 105562.298607                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 103202.973088                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                    1                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       424460                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       424460                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       424460                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       424460                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      1128671                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      1128671                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      1128671                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      1128671                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data            7                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total            7                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data            7                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total            7                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       300446                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       300446                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data          453                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total          454                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data     50366583                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total     50366583                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       300899                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       300900                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.001505                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.001509                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 111184.509934                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 110939.610132                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data          453                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total          453                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     50215734                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total     50215734                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.001505                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.001505                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 110851.509934                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 110851.509934                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst          253                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      1256012                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      1256265                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            5                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          549                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data         1342                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total         1901                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     52507440                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data    139715478                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total    192222918                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          802                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      1257354                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1258166                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.684539                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.001067                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.001511                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 95641.967213                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 104109.894188                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 101116.737507                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_hits::.switch_cpus0.inst            3                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          546                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data         1342                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total         1888                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     52113834                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data    139268592                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total    191382426                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.680798                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.001067                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.001501                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 95446.582418                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 103776.894188                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 101367.810381                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2006.281445                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           3112201                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs            2352                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs         1323.214711                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     4.999999                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     5.999999                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   516.805895                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  1478.475552                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.001221                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.001465                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.126173                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.360956                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.489815                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2351                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         2351                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.573975                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        49797616                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       49797616                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 13945158494055                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  30007787175                       # Cumulative time (in ticks) in various power states
system.cpu0.thread29692.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread29692.numOps                      0                       # Number of Ops committed
system.cpu0.thread29692.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            4                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     89554534                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        89554538                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            4                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     89554534                       # number of overall hits
system.cpu1.dcache.overall_hits::total       89554538                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      5019993                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5019999                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            6                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      5019994                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5020000                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  41788099071                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  41788099071                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  41788099071                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  41788099071                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data           10                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     94574527                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     94574537                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data           10                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     94574528                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     94574538                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.600000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.053080                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.053080                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.600000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.053080                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.053080                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data  8324.334132                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  8324.324182                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data  8324.332474                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  8324.322524                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          488                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          244                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1268129                       # number of writebacks
system.cpu1.dcache.writebacks::total          1268129                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      3746543                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3746543                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      3746543                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3746543                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1273450                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1273450                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      1273451                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1273451                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  15727403187                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  15727403187                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  15727489101                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  15727489101                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.013465                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.013465                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.013465                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.013465                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 12350.232194                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12350.232194                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 12350.289961                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12350.289961                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1268129                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     66041403                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       66041404                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            5                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      4985392                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4985397                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  41609848167                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  41609848167                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     71026795                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     71026801                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.833333                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.070190                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.070190                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data  8346.354342                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  8346.345971                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      3746536                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3746536                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      1238856                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1238856                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  15560683407                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  15560683407                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 12560.526330                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12560.526330                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            3                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     23513131                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      23513134                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data        34601                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        34602                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data    178250904                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    178250904                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     23547732                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     23547736                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.250000                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.001469                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001469                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data  5151.611341                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  5151.462459                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data            7                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        34594                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        34594                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data    166719780                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    166719780                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.001469                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001469                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data  4819.326473                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  4819.326473                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data        85914                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        85914                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data        85914                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total        85914                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.767637                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           90828847                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1268641                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            71.595390                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     13945158484398                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     2.006713                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   509.760924                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.003919                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.995627                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999546                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          250                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          232                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        757864945                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       757864945                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          4                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           23                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     20651528                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20651551                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           23                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     20651528                       # number of overall hits
system.cpu1.icache.overall_hits::total       20651551                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          151                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           153                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          151                       # number of overall misses
system.cpu1.icache.overall_misses::total          153                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     13866120                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     13866120                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     13866120                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     13866120                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           25                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     20651679                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20651704                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           25                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     20651679                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20651704                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.080000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000007                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.080000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000007                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 91828.609272                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 90628.235294                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 91828.609272                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 90628.235294                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           17                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          134                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          134                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          134                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          134                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     12634353                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     12634353                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     12634353                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     12634353                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 94286.216418                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 94286.216418                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 94286.216418                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 94286.216418                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           23                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     20651528                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20651551                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          151                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          153                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     13866120                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     13866120                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     20651679                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20651704                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 91828.609272                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 90628.235294                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           17                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          134                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          134                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     12634353                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     12634353                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 94286.216418                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 94286.216418                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          132.700398                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20651687                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              136                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         151850.639706                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   130.700399                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.255274                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.259180                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          136                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          136                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        165213768                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       165213768                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         25                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1238995                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty       304733                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      1079093                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq         4813                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp         4813                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq         29782                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp        29782                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1238997                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          272                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      3815039                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            3815311                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         8704                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    162353280                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           162361984                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                       115697                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                7404608                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       1389289                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000384                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.019602                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             1388755     99.96%     99.96% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 534      0.04%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         1389289                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      1690964343                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           5.6                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         133866                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     1268969094                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          4.2                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst            1                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      1149264                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        1149265                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst            1                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      1149264                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       1149265                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          133                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data       119373                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total       119514                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            6                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          133                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data       119373                       # number of overall misses
system.cpu1.l2cache.overall_misses::total       119514                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     12538116                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  10533872250                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  10546410366                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     12538116                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  10533872250                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  10546410366                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          134                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      1268637                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      1268779                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          134                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      1268637                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      1268779                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.992537                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.094095                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.094196                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.992537                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.094095                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.094196                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 94271.548872                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 88243.340203                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 88244.141824                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 94271.548872                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 88243.340203                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 88244.141824                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks       115697                       # number of writebacks
system.cpu1.l2cache.writebacks::total          115697                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          133                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data       119373                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total       119506                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          133                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data       119373                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total       119506                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     12493827                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  10494121041                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  10506614868                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     12493827                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  10494121041                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  10506614868                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.992537                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.094095                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.094190                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.992537                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.094095                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.094190                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 93938.548872                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 87910.340203                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 87917.049085                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 93938.548872                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 87910.340203                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 87917.049085                       # average overall mshr miss latency
system.cpu1.l2cache.replacements               115697                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       289082                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       289082                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       289082                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       289082                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       978931                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       978931                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       978931                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       978931                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data         4813                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total         4813                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data         4813                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total         4813                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data        29260                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        29260                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data          521                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total          522                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data     14426892                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total     14426892                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data        29781                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total        29782                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.017494                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.017527                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 27690.771593                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 27637.724138                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data          521                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total          521                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     14253399                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total     14253399                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.017494                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.017494                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 27357.771593                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 27357.771593                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst            1                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      1120004                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      1120005                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          133                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data       118852                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total       118992                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     12538116                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data  10519445358                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  10531983474                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          134                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1238856                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1238997                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.992537                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.095937                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.096039                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 94271.548872                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 88508.778632                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 88510.013060                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          133                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       118852                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       118985                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     12493827                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  10479867642                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  10492361469                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.992537                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.095937                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.096033                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 93938.548872                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 88175.778632                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 88182.220187                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        4051.569827                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           2541605                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs          119793                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs           21.216640                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks    46.868188                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.026122                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.467241                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst     3.211687                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  4000.996588                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.011442                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000006                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000114                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.000784                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.976806                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.989153                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          235                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         2792                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          624                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          417                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        40785473                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       40785473                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 13945158494055                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  30007787175                       # Cumulative time (in ticks) in various power states
system.cpu1.thread29692.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread29692.numOps                      0                       # Number of Ops committed
system.cpu1.thread29692.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            3                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     96705685                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        96705688                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            3                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     96705685                       # number of overall hits
system.cpu2.dcache.overall_hits::total       96705688                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      1742956                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1742962                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            6                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      1742956                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1742962                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  15330110877                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  15330110877                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  15330110877                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  15330110877                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            9                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     98448641                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     98448650                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            9                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     98448641                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     98448650                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.666667                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.017704                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.017704                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.666667                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.017704                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.017704                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  8795.466367                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  8795.436089                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  8795.466367                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  8795.436089                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          467                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   233.500000                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1210590                       # number of writebacks
system.cpu2.dcache.writebacks::total          1210590                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data       515399                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       515399                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data       515399                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       515399                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      1227557                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1227557                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      1227557                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1227557                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  11465891298                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  11465891298                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  11465891298                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  11465891298                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.012469                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.012469                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.012469                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.012469                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data  9340.414578                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  9340.414578                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data  9340.414578                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  9340.414578                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1210590                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            2                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     69880598                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       69880600                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            6                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      1725325                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1725331                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  15231902184                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  15231902184                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     71605923                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     71605931                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.750000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.024095                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.024095                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  8828.424896                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  8828.394195                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data       515391                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       515391                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      1209934                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1209934                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  11373588027                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  11373588027                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.016897                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.016897                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data  9400.172263                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  9400.172263                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data            1                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     26825087                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      26825088                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        17631                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        17631                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data     98208693                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     98208693                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     26842718                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     26842719                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.000657                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000657                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data  5570.228178                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  5570.228178                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            8                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        17623                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        17623                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data     92303271                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     92303271                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.000657                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000657                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data  5237.659366                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  5237.659366                       # average WriteReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.623049                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           97933272                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1211102                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            80.862943                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     4.003148                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   507.619901                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.007819                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.991445                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999264                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          331                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          147                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        788800302                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       788800302                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          8                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           25                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     28148670                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        28148695                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           25                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     28148670                       # number of overall hits
system.cpu2.icache.overall_hits::total       28148695                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          228                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           230                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          228                       # number of overall misses
system.cpu2.icache.overall_misses::total          230                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     20852127                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     20852127                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     20852127                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     20852127                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           27                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     28148898                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     28148925                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           27                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     28148898                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     28148925                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.074074                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000008                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.074074                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000008                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 91456.697368                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 90661.421739                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 91456.697368                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 90661.421739                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           51                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           51                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           51                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           51                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          177                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          177                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          177                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          177                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     16568748                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     16568748                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     16568748                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     16568748                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 93608.745763                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 93608.745763                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 93608.745763                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 93608.745763                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           25                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     28148670                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       28148695                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          228                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          230                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     20852127                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     20852127                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           27                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     28148898                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     28148925                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.074074                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 91456.697368                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 90661.421739                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           51                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           51                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          177                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          177                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     16568748                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     16568748                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 93608.745763                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 93608.745763                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          170.491785                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           28148874                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              179                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         157256.279330                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   168.491785                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.329086                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.332992                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          179                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          179                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.349609                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        225191579                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       225191579                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         27                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        1210119                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       379880                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean       914555                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq        16465                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp        16465                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq          1162                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp         1162                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      1210119                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          358                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      3665724                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            3666082                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        11456                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    154988288                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           154999744                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                        83845                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                5366080                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       1311591                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000675                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.025967                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             1310706     99.93%     99.93% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 885      0.07%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         1311591                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      1618216164                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           5.4                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         176823                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     1215367749                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          4.1                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      1124017                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        1124017                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      1124017                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       1124017                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          177                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data        87079                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total        87264                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            6                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          177                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data        87079                       # number of overall misses
system.cpu2.l2cache.overall_misses::total        87264                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     16449201                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data   6379756857                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total   6396206058                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     16449201                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data   6379756857                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total   6396206058                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            6                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          177                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      1211096                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      1211281                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            6                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          177                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      1211096                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      1211281                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.071901                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.072043                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.071901                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.072043                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 92933.338983                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 73264.011495                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 73297.190800                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 92933.338983                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 73264.011495                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 73297.190800                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks        83845                       # number of writebacks
system.cpu2.l2cache.writebacks::total           83845                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          177                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data        87079                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total        87256                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          177                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data        87079                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total        87256                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     16390260                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data   6350759550                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total   6367149810                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     16390260                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data   6350759550                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total   6367149810                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.071901                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.072036                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.071901                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.072036                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 92600.338983                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 72931.011495                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 72970.910998                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 92600.338983                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 72931.011495                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 72970.910998                       # average overall mshr miss latency
system.cpu2.l2cache.replacements                83845                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       360545                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       360545                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       360545                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       360545                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       850045                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       850045                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       850045                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       850045                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data        16465                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total        16465                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data        16465                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total        16465                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data          849                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total          849                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data          313                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total          313                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data     16811838                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total     16811838                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data         1162                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total         1162                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.269363                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.269363                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 53711.942492                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 53711.942492                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data          313                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total          313                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data     16707609                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total     16707609                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.269363                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.269363                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 53378.942492                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 53378.942492                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      1123168                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1123168                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            6                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          177                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data        86766                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total        86951                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     16449201                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data   6362945019                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total   6379394220                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          177                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      1209934                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      1210119                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.071711                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.071853                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 92933.338983                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 73334.543704                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 73367.692378                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          177                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        86766                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total        86943                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     16390260                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   6334051941                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total   6350442201                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.071711                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.071847                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 92600.338983                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 73001.543704                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 73041.443256                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4055.137405                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           2438336                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs           87941                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs           27.726953                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks    45.509486                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.073652                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.837764                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     5.227446                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  4003.489057                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.011111                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000018                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000205                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.001276                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.977414                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.990024                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          149                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1349                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3         1850                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          734                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        39101317                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       39101317                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 13945158494055                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  30007787175                       # Cumulative time (in ticks) in various power states
system.cpu2.thread29692.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread29692.numOps                      0                       # Number of Ops committed
system.cpu2.thread29692.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            2                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     17989404                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17989406                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            2                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     18225867                       # number of overall hits
system.cpu3.dcache.overall_hits::total       18225869                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      3418418                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3418421                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      3485014                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3485017                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 145848820182                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 145848820182                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 145848820182                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 145848820182                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     21407822                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     21407827                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     21710881                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     21710886                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.600000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.159681                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.159681                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.600000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.160519                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.160519                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 42665.589809                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 42665.552365                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 41850.282433                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 41850.246407                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         1910                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         1613                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs   100.526316                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   179.222222                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1109806                       # number of writebacks
system.cpu3.dcache.writebacks::total          1109806                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      2345754                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2345754                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      2345754                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2345754                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1072664                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1072664                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      1110639                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1110639                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  65164562538                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  65164562538                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  69119354454                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  69119354454                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.050106                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.050106                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.051156                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.051156                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 60750.209327                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 60750.209327                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 62233.862177                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 62233.862177                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1109806                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            2                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     13630875                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13630877                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      3136562                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      3136565                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 129112079346                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 129112079346                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     16767437                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     16767442                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.600000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.187063                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.187063                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 41163.566780                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 41163.527408                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      2345725                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2345725                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       790837                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       790837                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  48522071691                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  48522071691                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.047165                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.047165                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 61355.338320                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 61355.338320                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data      4358529                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       4358529                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       281856                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       281856                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  16736740836                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  16736740836                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data      4640385                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4640385                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.060740                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.060740                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 59380.466749                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 59380.466749                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data           29                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           29                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       281827                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       281827                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  16642490847                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  16642490847                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.060734                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.060734                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 59052.152019                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 59052.152019                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data       236463                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total       236463                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data        66596                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        66596                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data       303059                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       303059                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.219746                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.219746                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data        37975                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        37975                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data   3954791916                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   3954791916                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.125306                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.125306                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 104141.985938                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 104141.985938                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.615620                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           19336515                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1110318                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            17.415295                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     13945158486396                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.044643                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.570977                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000087                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999162                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999249                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          380                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        174797406                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       174797406                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           18                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst      5414025                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5414043                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           18                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst      5414025                       # number of overall hits
system.cpu3.icache.overall_hits::total        5414043                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          541                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           543                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          541                       # number of overall misses
system.cpu3.icache.overall_misses::total          543                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     47155131                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     47155131                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     47155131                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     47155131                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           20                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst      5414566                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5414586                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           20                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst      5414566                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5414586                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.100000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000100                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000100                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.100000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000100                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000100                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 87162.903882                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 86841.861878                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 87162.903882                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 86841.861878                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks           13                       # number of writebacks
system.cpu3.icache.writebacks::total               13                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           68                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           68                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           68                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           68                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          473                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          473                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          473                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          473                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     42194430                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     42194430                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     42194430                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     42194430                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000087                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000087                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000087                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000087                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 89205.983087                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 89205.983087                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 89205.983087                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 89205.983087                       # average overall mshr miss latency
system.cpu3.icache.replacements                    13                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           18                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst      5414025                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5414043                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          541                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          543                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     47155131                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     47155131                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst      5414566                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5414586                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000100                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000100                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 87162.903882                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 86841.861878                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           68                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           68                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          473                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          473                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     42194430                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     42194430                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000087                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000087                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 89205.983087                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 89205.983087                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          263.139454                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            5414518                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              475                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         11398.985263                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   261.139455                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.510038                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.513944                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          462                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          355                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         43317163                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        43317163                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp         829290                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       669047                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      1505382                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq          325                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp          325                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        281503                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       281503                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq       829290                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          963                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      3331092                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            3332055                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        31232                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    142087936                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           142119168                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                      1064610                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic               68135040                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       2175728                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.001311                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.036188                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             2172875     99.87%     99.87% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                2853      0.13%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         2175728                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      1478709810                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           4.9                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         472527                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     1109312910                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          3.7                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst            1                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data        44455                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total          44456                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst            1                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data        44455                       # number of overall hits
system.cpu3.l2cache.overall_hits::total         44456                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          472                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data      1065860                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total      1066337                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          472                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data      1065860                       # number of overall misses
system.cpu3.l2cache.overall_misses::total      1066337                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     41869422                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  68096303199                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  68138172621                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     41869422                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  68096303199                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  68138172621                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          473                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      1110315                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      1110793                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          473                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      1110315                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      1110793                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.997886                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.959962                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.959978                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.997886                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.959962                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.959978                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 88706.402542                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 63888.600003                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 63899.285705                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 88706.402542                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 63888.600003                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 63899.285705                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks      1064610                       # number of writebacks
system.cpu3.l2cache.writebacks::total         1064610                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          472                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data      1065860                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total      1066332                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          472                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data      1065860                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total      1066332                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     41712246                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  67741371819                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  67783084065                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     41712246                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  67741371819                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  67783084065                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.997886                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.959962                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.959974                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.997886                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.959962                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.959974                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 88373.402542                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 63555.600003                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 63566.585327                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 88373.402542                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 63555.600003                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 63566.585327                       # average overall mshr miss latency
system.cpu3.l2cache.replacements              1064610                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       311111                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       311111                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       311111                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       311111                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       798704                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       798704                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       798704                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       798704                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data          317                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total          317                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus3.data            8                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total            8                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_miss_latency::.switch_cpus3.data       147519                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_miss_latency::total       147519                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data          325                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total          325                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.024615                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.024615                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus3.data 18439.875000                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::total 18439.875000                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus3.data            8                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total            8                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data       144855                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total       144855                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.024615                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.024615                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 18106.875000                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18106.875000                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data         3922                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total         3922                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data       277581                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total       277581                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data  16410077163                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total  16410077163                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       281503                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       281503                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.986068                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.986068                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 59118.157089                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 59118.157089                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data       277581                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total       277581                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  16317642690                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  16317642690                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.986068                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.986068                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 58785.157089                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 58785.157089                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst            1                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data        40533                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total        40534                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          472                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data       788279                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total       788756                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     41869422                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  51686226036                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  51728095458                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          473                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data       828812                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total       829290                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.997886                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.951095                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.951122                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 88706.402542                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 65568.442184                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 65581.872541                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          472                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       788279                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total       788751                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     41712246                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  51423729129                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  51465441375                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.997886                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.951095                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.951116                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 88373.402542                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 65235.442184                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 65249.288273                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        4073.706778                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           2220933                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs         1068706                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            2.078152                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks    10.385995                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.022899                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.029784                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst     2.686936                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  4060.581165                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.002536                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000006                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000007                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.000656                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.991353                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.994557                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          380                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1         3298                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2          418                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        36603634                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       36603634                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 13945158494055                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  30007787175                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp              996597                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        550820                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        867088                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            580671                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 8                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                8                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             278870                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            278870                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         996597                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port         4704                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       354307                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       257488                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      3194461                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 3810960                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       150528                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     15026752                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     10894336                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port    136198912                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                162270528                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            738569                       # Total snoops (count)
system.l3bus.snoopTraffic                    10105472                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            2014077                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  2014077    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              2014077                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           1263943381                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                4.2                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             1563422                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy            79753676                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            58187528                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.2                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy           710324528                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               2.4                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus1.data        19277                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data        36696                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.inst            4                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data       402661                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              458638                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus1.data        19277                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data        36696                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.inst            4                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data       402661                       # number of overall hits
system.l3cache.overall_hits::total             458638                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          546                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data         1795                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          133                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data       100096                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          177                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        50383                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          468                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       663199                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            816829                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            5                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            3                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          546                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data         1795                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          133                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data       100096                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          177                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        50383                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          468                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       663199                       # number of overall misses
system.l3cache.overall_misses::total           816829                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     49924359                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data    182285532                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     11961693                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data   9744946291                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     15680970                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data   5487473033                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     39768192                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data  57837520571                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  73369560641                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     49924359                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data    182285532                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     11961693                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data   9744946291                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     15680970                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data   5487473033                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     39768192                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data  57837520571                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  73369560641                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          546                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data         1795                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          133                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data       119373                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          177                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data        87079                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          472                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data      1065860                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         1275467                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          546                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data         1795                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          133                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data       119373                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          177                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data        87079                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          472                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data      1065860                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        1275467                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.838515                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.578590                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst     0.991525                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.622220                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.640416                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.838515                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.578590                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst     0.991525                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.622220                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.640416                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 91436.554945                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 101551.828412                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 89937.541353                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 97356.001149                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 88593.050847                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 108915.170454                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 84974.769231                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 87209.903168                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 89822.423838                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 91436.554945                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 101551.828412                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 89937.541353                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 97356.001149                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 88593.050847                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 108915.170454                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 84974.769231                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 87209.903168                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 89822.423838                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         157898                       # number of writebacks
system.l3cache.writebacks::total               157898                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          546                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data         1795                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          133                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data       100096                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          177                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        50383                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          468                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       663199                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       816797                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          546                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data         1795                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          133                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data       100096                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          177                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        50383                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          468                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       663199                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       816797                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     46287999                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data    170330832                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     11075913                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data   9078306931                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     14502150                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data   5151922253                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     36651312                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data  53420615231                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  67929692621                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     46287999                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data    170330832                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     11075913                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data   9078306931                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     14502150                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data   5151922253                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     36651312                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data  53420615231                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  67929692621                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.838515                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.578590                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.991525                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.622220                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.640391                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.838515                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.578590                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.991525                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.622220                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.640391                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 84776.554945                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 94891.828412                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 83277.541353                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 90696.001149                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 81933.050847                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 102255.170454                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 78314.769231                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 80549.903168                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 83165.942849                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 84776.554945                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 94891.828412                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 83277.541353                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 90696.001149                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 81933.050847                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 102255.170454                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 78314.769231                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 80549.903168                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 83165.942849                       # average overall mshr miss latency
system.l3cache.replacements                    738569                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       392922                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       392922                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       392922                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       392922                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       867088                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       867088                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       867088                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       867088                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus3.data            8                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total               8                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total            8                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus1.data          462                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data          168                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data       113281                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           113911                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data          453                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data           59                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data          145                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data       164300                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total         164959                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data     48400218                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data      5696964                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data     13101219                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data  13618554479                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  13685752880                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data          453                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data          521                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data          313                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data       277581                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       278870                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.113244                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.463259                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.591899                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.591527                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 106843.748344                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 96558.711864                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 90353.234483                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 82888.341321                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 82964.572288                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data          453                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data           59                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data          145                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data       164300                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total       164957                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     45383238                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data      5304024                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data     12135519                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  12524316479                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  12587139260                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.113244                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.463259                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.591899                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.591519                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 100183.748344                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 89898.711864                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 83693.234483                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 76228.341321                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 76305.578181                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data        18815                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data        36528                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.inst            4                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data       289380                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       344727                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            6                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          546                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data         1342                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          133                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data       100037                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          177                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data        50238                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          468                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data       498899                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       651870                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     49924359                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data    133885314                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     11961693                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data   9739249327                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     15680970                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data   5474371814                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     39768192                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data  44218966092                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  59683807761                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          546                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data         1342                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          133                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data       118852                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          177                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data        86766                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          472                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data       788279                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       996597                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.841694                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.579006                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.991525                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.632896                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.654096                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 91436.554945                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 99765.509687                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 89937.541353                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 97356.471376                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 88593.050847                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 108968.745054                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 84974.769231                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 88633.102275                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 91557.837853                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          546                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data         1342                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          133                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       100037                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          177                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        50238                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          468                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       498899                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       651840                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     46287999                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data    124947594                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     11075913                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   9073002907                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     14502150                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   5139786734                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     36651312                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  40896298752                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  55342553361                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.841694                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.579006                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.991525                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.632896                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.654066                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 84776.554945                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 93105.509687                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 83277.541353                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 90696.471376                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 81933.050847                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 102308.745054                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 78314.769231                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 81973.102275                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 84902.051671                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            59579.511944                       # Cycle average of tags in use
system.l3cache.tags.total_refs                1718656                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              1260008                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.364004                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         13945375629369                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 59579.511944                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.909111                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.909111                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        62793                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          422                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         3735                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        17551                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        41085                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.958145                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             41827768                       # Number of tag accesses
system.l3cache.tags.data_accesses            41827768                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    157898.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       546.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples      1795.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       133.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    100034.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       177.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     50375.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       468.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    663170.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001701638516                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9831                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9832                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1688919                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             149621                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      816797                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     157898                       # Number of write requests accepted
system.mem_ctrls.readBursts                    816797                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   157898                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     99                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      52.65                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                816797                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               157898                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  335574                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  221445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  146103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   79863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   24097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     777                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     486                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   9601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  10667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  10910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  11152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  11209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  11326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  11251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  11134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  10751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  10238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         9832                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      83.065297                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     51.617430                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    639.525437                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         9802     99.69%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           27      0.27%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::61440-62463            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9832                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9831                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.054623                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.050453                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.390590                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             9590     97.55%     97.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               59      0.60%     98.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              120      1.22%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               32      0.33%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               16      0.16%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      0.09%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9831                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    6336                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                52275008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10105472                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1742.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    336.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   30007711917                       # Total gap between requests
system.mem_ctrls.avgGap                      30786.77                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        34944                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data       114880                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         8512                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data      6402176                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        11328                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      3224000                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        29952                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data     42442880                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     10101440                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 1164497.327813845593                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 3828338.284662733786                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 283659.605493116193                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 213350413.352619439363                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 377501.880994598265                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 107438741.554253607988                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 998140.566697581788                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 1414395041.916314840317                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 336627171.676736831665                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          546                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data         1795                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          133                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data       100096                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          177                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        50383                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          468                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       663199                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       157898                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     25828299                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data    103049687                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      6090747                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data   5326453286                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      7867539                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   3263345700                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     19110902                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data  28568172820                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1547722414364                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     47304.58                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     57409.30                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     45795.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     53213.45                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     44449.37                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     64770.77                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     40835.26                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     43076.32                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   9802039.38                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           303200                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               7174                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                   3726                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           23                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            5                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            2                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        34944                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data       114880                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         8512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data      6406144                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        11328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      3224512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        29952                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data     42444736                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      52277056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        34944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         8512                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        11328                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        29952                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        85440                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     10105472                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     10105472                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          546                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data         1795                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          133                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data       100096                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          177                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        50383                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          468                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       663199                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         816829                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       157898                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        157898                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst        10664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data        12797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         4266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data        12797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         4266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data        12797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         4266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         6398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst      1164497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data      3828338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       283660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    213482646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       377502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    107455804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       998141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data   1414456893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1742115729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst        10664                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         4266                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         4266                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         4266                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst      1164497                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       283660                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       377502                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       998141                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2847260                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    336761537                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       336761537                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    336761537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst        10664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data        12797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         4266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data        12797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         4266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data        12797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         4266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         6398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst      1164497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data      3828338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       283660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    213482646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       377502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    107455804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       998141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data   1414456893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      2078877265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               816698                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              157835                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        25085                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        26532                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        26785                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        26101                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        26197                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        24638                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        25252                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        28509                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        25282                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        25633                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        26860                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        26951                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        24863                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        24030                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        24397                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        25650                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        24034                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        25273                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        26390                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        25364                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        25985                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        24322                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        23983                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        24625                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        25447                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        25199                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        27031                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        26366                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        25973                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        24716                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        25435                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        23790                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         4689                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         5438                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         5588                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         5134                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         4756                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         4679                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         5141                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         5014                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         4916                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         4829                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         5713                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         5308                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         5092                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         4168                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         4817                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         4753                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         4290                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         4705                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         5184                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         5124                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         4824                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         4353                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         4599                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         4611                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         5057                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         4971                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         5570                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         5124                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         4939                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         4595                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         5437                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         4417                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             23034237564                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            2721237736                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        37319918980                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                28204.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           45696.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              636034                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              35260                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            77.88                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           22.34                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       303234                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   205.681210                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   121.800961                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   262.449680                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       178906     59.00%     59.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        51706     17.05%     76.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        20816      6.86%     82.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        12336      4.07%     86.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8347      2.75%     89.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         6803      2.24%     91.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         5491      1.81%     93.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         3649      1.20%     94.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        15180      5.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       303234                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              52268672                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           10101440                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1741.836334                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              336.627172                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   10.82                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                9.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               68.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    945724118.976005                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    1257307359.806403                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   3435290517.926390                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  593214699.167994                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10697886037.237650                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 25307648449.776791                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 143611300.492793                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  42380682483.383934                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1412.322330                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE       339132                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2702700000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  27304748043                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             651870                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       157898                       # Transaction distribution
system.membus.trans_dist::CleanEvict           580671                       # Transaction distribution
system.membus.trans_dist::ReadExReq            164959                       # Transaction distribution
system.membus.trans_dist::ReadExResp           164959                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         651870                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      2372227                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      2372227                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2372227                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     62382528                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     62382528                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                62382528                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            816829                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  816829    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              816829                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           728257035                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1487429726                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       47232599                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     29417963                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       936549                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     20254217                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       19883367                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    98.169023                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        7430216                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect           36                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      2595152                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      2462128                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses       133024                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted       113352                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts     47497173                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls            4                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       877044                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     83666366                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     4.846057                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.282718                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     14575662     17.42%     17.42% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1      6571200      7.85%     25.28% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      4616455      5.52%     30.79% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      9279646     11.09%     41.88% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      2926044      3.50%     45.38% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      2075956      2.48%     47.86% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      3053432      3.65%     51.51% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      3139419      3.75%     55.26% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     37428552     44.74%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     83666366                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    224952038                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     405451945                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs          118834640                       # Number of memory references committed
system.switch_cpus0.commit.loads             82372583                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          39811758                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating          84859285                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          356136217                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      6221711                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass      2150376      0.53%      0.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    241732997     59.62%     60.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult       886466      0.22%     60.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     60.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd      1124600      0.28%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      2743140      0.68%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc       195203      0.05%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     15325121      3.78%     65.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp        53495      0.01%     65.16% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      6700774      1.65%     66.82% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv       536573      0.13%     66.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     15130472      3.73%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt        38088      0.01%     70.69% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.69% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.69% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.69% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.69% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.69% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     70.69% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     70.69% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.69% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.69% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.69% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.69% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.69% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.69% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.69% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     50745472     12.52%     83.21% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     30582793      7.54%     90.75% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     31627111      7.80%     98.55% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite      5879264      1.45%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    405451945                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     37428552                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         5353278                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     13979740                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         64261587                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      5540541                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        891447                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     19323436                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred        60042                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     469285320                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts       352022                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           88489929                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           38543984                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses               550163                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                94540                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles       879625                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             265564965                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           47232599                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     29775711                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             88194975                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        1902142                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles          127                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles          796                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         41018836                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          370                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     90026594                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     5.338029                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     2.953501                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        10715584     11.90%     11.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         3769269      4.19%     16.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         6079680      6.75%     22.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         4013737      4.46%     27.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4        10788772     11.98%     39.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         2959605      3.29%     42.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         7667681      8.52%     51.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         3622620      4.02%     55.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        40409646     44.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     90026594                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.524146                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.947006                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           41018965                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                  201                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads           16693871                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       10264116                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         7269                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        16677                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       4505786                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads        62335                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  30007797498                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        891447                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles         8062938                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles        6186441                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles           48                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         67003142                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles      7882574                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     463801202                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        36909                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       2231270                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       1580949                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       2620302                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    469245916                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1221393044                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       648605563                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        141622807                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    409666225                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps        59579640                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              4                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            4                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         21223369                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               499186906                       # The number of ROB reads
system.switch_cpus0.rob.writes              912267918                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        224952038                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          405451945                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups        3148711                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted      2927219                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       149722                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups      2775565                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits        2775273                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.989480                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed         111751                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups          349                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits          120                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses          229                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted            5                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts      5997743                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts       149700                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     89247996                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     3.329498                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.420187                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     28831496     32.30%     32.30% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     15300713     17.14%     49.45% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      5939576      6.66%     56.10% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      5487307      6.15%     62.25% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      1419501      1.59%     63.84% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      1046564      1.17%     65.02% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      2770018      3.10%     68.12% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      1644271      1.84%     69.96% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     26808550     30.04%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     89247996                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    250000006                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     297151015                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           97847752                       # Number of memory references committed
system.switch_cpus1.commit.loads             74300017                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           2648180                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         219293270                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          161118285                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls        88561                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass        50193      0.02%      0.02% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu     84341237     28.38%     28.40% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult        30135      0.01%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu       165110      0.06%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc          738      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     55512958     18.68%     47.15% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt      3365433      1.13%     48.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     55837459     18.79%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     10553041      3.55%     70.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      3960331      1.33%     71.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     63746976     21.45%     93.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     19587404      6.59%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    297151015                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     26808550                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         5444298                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     45630867                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         27954643                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     10907694                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles        153408                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved      2689875                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           24                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     305772186                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts           94                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           74734528                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           23618027                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                 4888                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                   23                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles       117171                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             259236719                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches            3148711                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      2887144                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             89820327                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles         306860                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         20651679                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes           63                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     90090928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     3.429866                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.573929                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        41521775     46.09%     46.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         2271568      2.52%     48.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         2442817      2.71%     51.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         1445935      1.60%     52.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         7054852      7.83%     60.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         1068169      1.19%     61.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         3378033      3.75%     65.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         3585911      3.98%     69.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        27321868     30.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     90090928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.034942                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.876781                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           20651679                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   13                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            3707704                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads        1046750                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses          169                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         4082                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores        151302                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  30007797498                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles        153408                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        10467698                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       17119298                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         33756804                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     28593702                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     304773699                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       569739                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       8568407                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      16727212                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         76563                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    331544905                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          878988017                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       317200967                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        409401897                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    322157056                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps         9387751                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         57369433                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               365588204                       # The number of ROB reads
system.switch_cpus1.rob.writes              607146331                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        250000006                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          297151015                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       24327272                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     16010866                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect         4607                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      5143682                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        5143357                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.993682                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed        2557226                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      2557052                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      2555947                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses         1105                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           84                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts       185941                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts         4167                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     90061623                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     4.264035                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.637983                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     26776648     29.73%     29.73% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     10355003     11.50%     41.23% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      1970200      2.19%     43.42% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      3890279      4.32%     47.74% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      2541774      2.82%     50.56% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      1556548      1.73%     52.29% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6       683147      0.76%     53.05% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      2293265      2.55%     55.59% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     39994759     44.41%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     90061623                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    242124347                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     384025885                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs          107311852                       # Number of memory references committed
system.switch_cpus2.commit.loads             80469133                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          24298097                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         180634105                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          272977696                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      2555753                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass         3712      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    187357201     48.79%     48.79% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult       646614      0.17%     48.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     48.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd      9579059      2.49%     51.45% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     51.45% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     51.45% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     51.45% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     51.45% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     51.45% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     51.45% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     51.45% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     51.45% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     51.45% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu      6387414      1.66%     53.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     53.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     53.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc      4471741      1.16%     54.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     26801565      6.98%     61.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      4468324      1.16%     62.42% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv      3190408      0.83%     63.25% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     63.25% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     32533961      8.47%     71.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt      1274034      0.33%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     30677662      7.99%     80.04% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite     11514804      3.00%     83.04% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     49791471     12.97%     96.01% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     15327915      3.99%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    384025885                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     39994759                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         5099752                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     33449192                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         41952833                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles      9582480                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles          5831                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved      5139328                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred          453                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     384293845                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts         2099                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           80499395                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           26849114                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                38857                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                  467                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles        15630                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             242391423                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           24327272                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10256530                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             90068201                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles          12542                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         28148898                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          107                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     90090102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     4.267240                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.544526                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        28138113     31.23%     31.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         3958632      4.39%     35.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         3762112      4.18%     39.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         7324230      8.13%     47.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         2536738      2.82%     50.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         2508042      2.78%     53.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         2006644      2.23%     55.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         2591191      2.88%     58.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        37264400     41.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     90090102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.269963                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.689847                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           28148898                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   12                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            8893454                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads          43093                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses           56                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         1806                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores         14252                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  30007797498                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles          5831                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles         9635902                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       14733843                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         46931455                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     18783057                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     384261004                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       571638                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       5757608                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       9294114                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents         21805                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    401645134                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          960240520                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       399244544                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        285334417                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    401382225                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps          262818                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         50115164                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               434278690                       # The number of ROB reads
system.switch_cpus2.rob.writes              768452377                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        242124347                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          384025885                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups        3444680                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted      3441289                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         7130                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      1660088                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        1659666                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.974580                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed            166                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups          329                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits          100                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses          229                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted           21                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts       162992                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts         7027                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     90033739                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     0.967403                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     2.433726                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     74557928     82.81%     82.81% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1      2137441      2.37%     85.19% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      1678661      1.86%     87.05% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      1248878      1.39%     88.44% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4       646893      0.72%     89.16% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5       718438      0.80%     89.95% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6       255389      0.28%     90.24% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7       175507      0.19%     90.43% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8      8614604      9.57%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     90033739                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted     61698837                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted      87098874                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           23111974                       # Number of memory references committed
system.switch_cpus3.commit.loads             18471566                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           3420370                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating          56651344                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer           52172454                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls          131                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass         2100      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu     32937923     37.82%     37.82% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult         3482      0.00%     37.82% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            7      0.00%     37.82% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd           81      0.00%     37.82% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     37.82% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     37.82% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     37.82% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     37.82% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     37.82% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     37.82% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     37.82% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     37.82% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     37.82% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu       398298      0.46%     38.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     38.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     38.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc          455      0.00%     38.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     38.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     38.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     38.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     38.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     38.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     38.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     12426990     14.27%     52.55% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     52.55% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     52.55% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      1774377      2.04%     54.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv       391648      0.45%     55.04% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     55.04% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     15557493     17.86%     72.90% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.90% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt       494046      0.57%     73.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     73.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     73.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead      1351929      1.55%     75.02% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite        32234      0.04%     75.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     17119637     19.66%     94.71% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite      4608174      5.29%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total     87098874                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples      8614604                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         1106186                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     77247420                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles          9295621                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      2400673                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles          7518                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved      1651390                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred          105                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts      87376896                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts          501                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           18502827                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses            4641376                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                38891                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                 9343                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles        43145                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts              62045659                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches            3444680                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1659932                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             90006683                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles          15242                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines          5414566                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          195                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     90057449                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     0.972362                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     2.456837                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        75858742     84.23%     84.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         1314274      1.46%     85.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2          614378      0.68%     86.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         1066957      1.18%     87.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4          920296      1.02%     88.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5          546662      0.61%     89.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6          523609      0.58%     89.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         1431889      1.59%     91.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8         7780642      8.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     90057449                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.038226                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.688528                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses            5414566                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   22                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975166281230                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            1432283                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads          44309                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation          563                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores          7205                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache            27                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  30007797498                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles          7518                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles         2167102                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       36182263                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         10569067                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     41131468                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts      87324511                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       210112                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       4180085                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       2093287                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      34933549                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    102527582                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          235531446                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups        74354450                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        103044367                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    102227823                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps          299661                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         13758373                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               168681001                       # The number of ROB reads
system.switch_cpus3.rob.writes              174547565                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts         61698837                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps           87098874                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
