// Seed: 2111909907
module module_0;
  tri0 id_1, id_2, id_3;
  wire id_4 = 1'd0 & id_2, id_5;
  wire id_6;
  assign id_3 = id_5 - 1 - 1;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    input tri0 id_2,
    input supply0 id_3,
    output supply1 id_4,
    input tri0 id_5,
    output wire id_6,
    input wire id_7,
    output tri1 id_8,
    input tri0 id_9,
    input tri id_10,
    input tri id_11
    , id_27,
    output uwire id_12,
    input uwire id_13,
    input wire id_14,
    input supply1 id_15,
    input supply1 id_16,
    output wor id_17,
    inout wand id_18,
    input supply0 id_19,
    input wand id_20,
    input tri id_21,
    input tri1 id_22,
    input supply1 id_23,
    input tri1 id_24,
    output wire id_25
);
  always id_12 = id_5;
  assign id_27 = 1;
  module_0();
endmodule
