#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sat Jul 02 09:39:17 2016
# Process ID: 21196
# Current directory: F:/Xilinx/Projects/ip_repo/chacha_customip_trial_1.0/chacha_customip_trial_v1_0_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6292 F:\Xilinx\Projects\ip_repo\chacha_customip_trial_1.0\chacha_customip_trial_v1_0_project\chacha_customip_trial_v1_0_project.xpr
# Log file: F:/Xilinx/Projects/ip_repo/chacha_customip_trial_1.0/chacha_customip_trial_v1_0_project/vivado.log
# Journal file: F:/Xilinx/Projects/ip_repo/chacha_customip_trial_1.0/chacha_customip_trial_v1_0_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Xilinx/Projects/ip_repo/chacha_customip_trial_1.0/chacha_customip_trial_v1_0_project/chacha_customip_trial_v1_0_project.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'F:/Xilinx/Projects/ip_repo/chacha_customip_trial_1.0/chacha_customip_trial_v1_0_project'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Xilinx/Projects/ip_repo/chacha_customip_trial_1.0'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'f:/Xilinx/Projects/ip_repo/chacha_customip_trial_1.0' may become invalid. A better location for the repostory would be in a path adjacent to the project. (Current project location is 'f:/Xilinx/Projects/ip_repo/chacha_customip_trial_1.0/chacha_customip_trial_v1_0_project'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 761.918 ; gain = 109.961
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Xilinx/Projects/ip_repo/chacha_customip_trial_1.0/hdl/chacha_customip_trial_v1_0.v" into library work [F:/Xilinx/Projects/ip_repo/chacha_customip_trial_1.0/hdl/chacha_customip_trial_v1_0.v:1]
[Sat Jul 02 12:05:06 2016] Launched synth_1...
Run output will be captured here: F:/Xilinx/Projects/ip_repo/chacha_customip_trial_1.0/chacha_customip_trial_v1_0_project/chacha_customip_trial_v1_0_project.runs/synth_1/runme.log
ipx::open_ipxact_file F:/Xilinx/Projects/ip_repo/chacha_customip_trial_1.0/component.xml
WARNING: [IP_Flow 19-4308] Project file 'src/chacha_qr.v' is not found in the component files. Please add the packaging file if necessary.
WARNING: [IP_Flow 19-4308] Project file 'src/chacha_core.v' is not found in the component files. Please add the packaging file if necessary.
WARNING: [IP_Flow 19-4308] Project file 'src/chacha.v' is not found in the component files. Please add the packaging file if necessary.
WARNING: [IP_Flow 19-4308] Project file 'src/chacha_qr.v' is not found in the component files. Please add the packaging file if necessary.
WARNING: [IP_Flow 19-4308] Project file 'src/chacha_core.v' is not found in the component files. Please add the packaging file if necessary.
WARNING: [IP_Flow 19-4308] Project file 'src/chacha.v' is not found in the component files. Please add the packaging file if necessary.
set_property version 2.0 [ipx::current_core]
set_property display_name chacha_customip_trial_v2.0 [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path f:/Xilinx/Projects/ip_repo/chacha_customip_trial_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/Xilinx/Projects/ip_repo/chacha_customip_trial_1.0'
close_project
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Xilinx/Projects/ip_repo/chacha_customip_trial_1.0/chacha_customip_trial_v1_0_project/chacha_customip_trial_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Jul 02 14:29:48 2016...
close_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 846.508 ; gain = 0.000
open_project F:/Xilinx/Projects/chacha_trial1/chacha_trial1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Xilinx/Projects/ip_repo/chacha_customip_trial_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2016.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'chacha_design.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
chacha_design_chacha_customip_trial_0_0

open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 847.203 ; gain = 0.695
update_compile_order -fileset sources_1
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Xilinx/Projects/ip_repo/chacha_customip_trial_1.0'.
1
report_ip_status -name ip_status_1
export_ip_user_files -of_objects [get_ips  chacha_design_chacha_customip_trial_0_0] -no_script -reset -quiet
upgrade_ip -vlnv xilinx.com:user:chacha_customip_trial:2.0 [get_ips  chacha_design_chacha_customip_trial_0_0] -log ip_upgrade.log
Upgrading 'F:/Xilinx/Projects/chacha_trial1/chacha_trial1.srcs/sources_1/bd/chacha_design/chacha_design.bd'
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:user:chacha_customip_trial:1.0 - chacha_customip_trial_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <chacha_design> from BD file <F:/Xilinx/Projects/chacha_trial1/chacha_trial1.srcs/sources_1/bd/chacha_design/chacha_design.bd>
INFO: [IP_Flow 19-1972] Upgraded chacha_design_chacha_customip_trial_0_0 from chacha_customip_trial_v2.0 1.0 to chacha_customip_trial_v2.0 2.0
Wrote  : <F:/Xilinx/Projects/chacha_trial1/chacha_trial1.srcs/sources_1/bd/chacha_design/chacha_design.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/Xilinx/Projects/chacha_trial1/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 937.000 ; gain = 78.441
generate_target all [get_files  F:/Xilinx/Projects/chacha_trial1/chacha_trial1.srcs/sources_1/bd/chacha_design/chacha_design.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Verilog Output written to : F:/Xilinx/Projects/chacha_trial1/chacha_trial1.srcs/sources_1/bd/chacha_design/hdl/chacha_design.v
Verilog Output written to : F:/Xilinx/Projects/chacha_trial1/chacha_trial1.srcs/sources_1/bd/chacha_design/hdl/chacha_design_wrapper.v
Wrote  : <F:/Xilinx/Projects/chacha_trial1/chacha_trial1.srcs/sources_1/bd/chacha_design/chacha_design.bd> 
WARNING: [xilinx.com:ip:processing_system7:5.5-1] chacha_design_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block chacha_customip_trial_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/Xilinx/Projects/chacha_trial1/chacha_trial1.srcs/sources_1/bd/chacha_design/hw_handoff/chacha_design.hwh
Generated Block Design Tcl file F:/Xilinx/Projects/chacha_trial1/chacha_trial1.srcs/sources_1/bd/chacha_design/hw_handoff/chacha_design_bd.tcl
Generated Hardware Definition File F:/Xilinx/Projects/chacha_trial1/chacha_trial1.srcs/sources_1/bd/chacha_design/hdl/chacha_design.hwdef
generate_target: Time (s): cpu = 00:00:40 ; elapsed = 00:00:55 . Memory (MB): peak = 1039.750 ; gain = 102.750
export_ip_user_files -of_objects [get_files F:/Xilinx/Projects/chacha_trial1/chacha_trial1.srcs/sources_1/bd/chacha_design/chacha_design.bd] -no_script -force -quiet
export_simulation -of_objects [get_files F:/Xilinx/Projects/chacha_trial1/chacha_trial1.srcs/sources_1/bd/chacha_design/chacha_design.bd] -directory F:/Xilinx/Projects/chacha_trial1/chacha_trial1.ip_user_files/sim_scripts -ip_user_files_dir F:/Xilinx/Projects/chacha_trial1/chacha_trial1.ip_user_files -ipstatic_source_dir F:/Xilinx/Projects/chacha_trial1/chacha_trial1.ip_user_files/ipstatic -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 2
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
ERROR: [Common 17-70] Application Exception: Top module not set for fileset 'sources_1'. Please ensure that a valid value is provided for 'top'. The value for 'top' can be set/changed using the 'Top Module Name' field under 'Project Settings', or using the 'set_property top' Tcl command (e.g. set_property top <name> [current_fileset]).
set_property top chacha_design [current_fileset]
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Jul 02 15:14:20 2016] Launched synth_1...
Run output will be captured here: F:/Xilinx/Projects/chacha_trial1/chacha_trial1.runs/synth_1/runme.log
[Sat Jul 02 15:14:20 2016] Launched impl_1...
Run output will be captured here: F:/Xilinx/Projects/chacha_trial1/chacha_trial1.runs/impl_1/runme.log
ERROR: [Vivado 12-4452] The hardware handoff file (.sysdef) does not exist. It may not have been generated due to: 
 1. A bitstream might not have been generated. Generate Bitstream and export again, or do not request a bitstream to be included in export.
 2. There are no block design hardware handoff files. Check the vivado log messages for more details. 
ERROR: [Vivado 12-4452] The hardware handoff file (.sysdef) does not exist. It may not have been generated due to: 
 1. A bitstream might not have been generated. Generate Bitstream and export again, or do not request a bitstream to be included in export.
 2. There are no block design hardware handoff files. Check the vivado log messages for more details. 
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Jul 02 16:10:49 2016] Launched impl_1...
Run output will be captured here: F:/Xilinx/Projects/chacha_trial1/chacha_trial1.runs/impl_1/runme.log
ERROR: [Vivado 12-4452] The hardware handoff file (.sysdef) does not exist. It may not have been generated due to: 
 1. A bitstream might not have been generated. Generate Bitstream and export again, or do not request a bitstream to be included in export.
 2. There are no block design hardware handoff files. Check the vivado log messages for more details. 
open_run impl_1
INFO: [Netlist 29-17] Analyzing 293 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/Xilinx/Projects/ip_repo/chacha_customip_trial_1.0/chacha_customip_trial_v1_0_project/.Xil/Vivado-21196-DESKTOP-0GOJOC6/dcp/chacha_design_early.xdc]
Finished Parsing XDC File [F:/Xilinx/Projects/ip_repo/chacha_customip_trial_1.0/chacha_customip_trial_v1_0_project/.Xil/Vivado-21196-DESKTOP-0GOJOC6/dcp/chacha_design_early.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1242.406 ; gain = 9.785
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1242.406 ; gain = 9.785
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1347.602 ; gain = 291.355
open_report: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 1392.332 ; gain = 44.730
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
ERROR: [Vivado 12-4452] The hardware handoff file (.sysdef) does not exist. It may not have been generated due to: 
 1. A bitstream might not have been generated. Generate Bitstream and export again, or do not request a bitstream to be included in export.
 2. There are no block design hardware handoff files. Check the vivado log messages for more details. 
open_bd_design {F:/Xilinx/Projects/chacha_trial1/chacha_trial1.srcs/sources_1/bd/chacha_design/chacha_design.bd}
validate_bd_design -force
make_wrapper -files [get_files F:/Xilinx/Projects/chacha_trial1/chacha_trial1.srcs/sources_1/bd/chacha_design/chacha_design.bd] -top
INFO: [BD 41-1662] The design 'chacha_design.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : F:/Xilinx/Projects/chacha_trial1/chacha_trial1.srcs/sources_1/bd/chacha_design/hdl/chacha_design.v
Verilog Output written to : F:/Xilinx/Projects/chacha_trial1/chacha_trial1.srcs/sources_1/bd/chacha_design/hdl/chacha_design_wrapper.v
Wrote  : <F:/Xilinx/Projects/chacha_trial1/chacha_trial1.srcs/sources_1/bd/chacha_design/chacha_design.bd> 
add_files -norecurse F:/Xilinx/Projects/chacha_trial1/chacha_trial1.srcs/sources_1/bd/chacha_design/hdl/chacha_design_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [BD 41-1662] The design 'chacha_design.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : F:/Xilinx/Projects/chacha_trial1/chacha_trial1.srcs/sources_1/bd/chacha_design/hdl/chacha_design.v
Verilog Output written to : F:/Xilinx/Projects/chacha_trial1/chacha_trial1.srcs/sources_1/bd/chacha_design/hdl/chacha_design_wrapper.v
Wrote  : <F:/Xilinx/Projects/chacha_trial1/chacha_trial1.srcs/sources_1/bd/chacha_design/chacha_design.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block chacha_customip_trial_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/Xilinx/Projects/chacha_trial1/chacha_trial1.srcs/sources_1/bd/chacha_design/hw_handoff/chacha_design.hwh
Generated Block Design Tcl file F:/Xilinx/Projects/chacha_trial1/chacha_trial1.srcs/sources_1/bd/chacha_design/hw_handoff/chacha_design_bd.tcl
Generated Hardware Definition File F:/Xilinx/Projects/chacha_trial1/chacha_trial1.srcs/sources_1/bd/chacha_design/hdl/chacha_design.hwdef
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Xilinx/Projects/chacha_trial1/chacha_trial1.srcs/sources_1/bd/chacha_design/hdl/chacha_design_wrapper.v" into library work [F:/Xilinx/Projects/chacha_trial1/chacha_trial1.srcs/sources_1/bd/chacha_design/hdl/chacha_design_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Xilinx/Projects/chacha_trial1/chacha_trial1.srcs/sources_1/bd/chacha_design/hdl/chacha_design.v" into library work [F:/Xilinx/Projects/chacha_trial1/chacha_trial1.srcs/sources_1/bd/chacha_design/hdl/chacha_design.v:1]
[Sat Jul 02 16:15:17 2016] Launched synth_1...
Run output will be captured here: F:/Xilinx/Projects/chacha_trial1/chacha_trial1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1753.609 ; gain = 38.363
launch_runs impl_1 -jobs 2
[Sat Jul 02 16:28:02 2016] Launched impl_1...
Run output will be captured here: F:/Xilinx/Projects/chacha_trial1/chacha_trial1.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 293 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/Xilinx/Projects/ip_repo/chacha_customip_trial_1.0/chacha_customip_trial_v1_0_project/.Xil/Vivado-21196-DESKTOP-0GOJOC6/dcp/chacha_design_early.xdc]
Finished Parsing XDC File [F:/Xilinx/Projects/ip_repo/chacha_customip_trial_1.0/chacha_customip_trial_v1_0_project/.Xil/Vivado-21196-DESKTOP-0GOJOC6/dcp/chacha_design_early.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1753.609 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1753.609 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1753.609 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Jul 02 16:32:14 2016] Launched impl_1...
Run output will be captured here: F:/Xilinx/Projects/chacha_trial1/chacha_trial1.runs/impl_1/runme.log
ERROR: [Vivado 12-4452] The hardware handoff file (.sysdef) does not exist. It may not have been generated due to: 
 1. A bitstream might not have been generated. Generate Bitstream and export again, or do not request a bitstream to be included in export.
 2. There are no block design hardware handoff files. Check the vivado log messages for more details. 
open_hw
ERROR: [Vivado 12-4452] The hardware handoff file (.sysdef) does not exist. It may not have been generated due to: 
 1. A bitstream might not have been generated. Generate Bitstream and export again, or do not request a bitstream to be included in export.
 2. There are no block design hardware handoff files. Check the vivado log messages for more details. 
ERROR: [Vivado 12-4452] The hardware handoff file (.sysdef) does not exist. It may not have been generated due to: 
 1. A bitstream might not have been generated. Generate Bitstream and export again, or do not request a bitstream to be included in export.
 2. There are no block design hardware handoff files. Check the vivado log messages for more details. 
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Jul 02 16:43:14 2016] Launched impl_1...
Run output will be captured here: F:/Xilinx/Projects/chacha_trial1/chacha_trial1.runs/impl_1/runme.log
file mkdir F:/Xilinx/Projects/chacha_trial1/chacha_trial1.sdk
write_hwdef -force  -file F:/Xilinx/Projects/chacha_trial1/chacha_trial1.sdk/chacha_design.hdf
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
set_property STEPS.WRITE_BITSTREAM.TCL.PRE F:/Xilinx/Projects/chacha_trial1 [get_runs impl_1]
set_property STEPS.WRITE_BITSTREAM.TCL.POST F:/Xilinx/Projects/chacha_trial1 [get_runs impl_1]
set_property STEPS.WRITE_BITSTREAM.ARGS.RAW_BITFILE true [get_runs impl_1]
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Jul 02 16:51:41 2016] Launched impl_1...
Run output will be captured here: F:/Xilinx/Projects/chacha_trial1/chacha_trial1.runs/impl_1/runme.log
set_property STEPS.WRITE_BITSTREAM.TCL.PRE {} [get_runs impl_1]
set_property STEPS.WRITE_BITSTREAM.TCL.POST {} [get_runs impl_1]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Jul 02 16:53:47 2016] Launched impl_1...
Run output will be captured here: F:/Xilinx/Projects/chacha_trial1/chacha_trial1.runs/impl_1/runme.log
ERROR: [Vivado 12-4452] The hardware handoff file (.sysdef) does not exist. It may not have been generated due to: 
 1. A bitstream might not have been generated. Generate Bitstream and export again, or do not request a bitstream to be included in export.
 2. There are no block design hardware handoff files. Check the vivado log messages for more details. 
ERROR: [Vivado 12-4452] The hardware handoff file (.sysdef) does not exist. It may not have been generated due to: 
 1. A bitstream might not have been generated. Generate Bitstream and export again, or do not request a bitstream to be included in export.
 2. There are no block design hardware handoff files. Check the vivado log messages for more details. 
ERROR: [Vivado 12-4452] The hardware handoff file (.sysdef) does not exist. It may not have been generated due to: 
 1. A bitstream might not have been generated. Generate Bitstream and export again, or do not request a bitstream to be included in export.
 2. There are no block design hardware handoff files. Check the vivado log messages for more details. 
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jul 02 23:19:31 2016...
