// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _b_sort_hw_HH_
#define _b_sort_hw_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "b_sort_hw_sitofp_bkb.h"
#include "b_sort_hw_fcmp_32cud.h"
#include "b_sort_hw_arr1.h"
#include "b_sort_hw_result.h"

namespace ap_rtl {

struct b_sort_hw : public sc_module {
    // Port declarations 14
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_lv<32> > input_V_data_dout;
    sc_in< sc_logic > input_V_data_empty_n;
    sc_out< sc_logic > input_V_data_read;
    sc_in< sc_lv<1> > input_V_last_V_dout;
    sc_in< sc_logic > input_V_last_V_empty_n;
    sc_out< sc_logic > input_V_last_V_read;
    sc_out< sc_lv<32> > output_V_data_din;
    sc_in< sc_logic > output_V_data_full_n;
    sc_out< sc_logic > output_V_data_write;
    sc_out< sc_lv<1> > output_V_last_V_din;
    sc_in< sc_logic > output_V_last_V_full_n;
    sc_out< sc_logic > output_V_last_V_write;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<5> > ap_var_for_const1;


    // Module declarations
    b_sort_hw(sc_module_name name);
    SC_HAS_PROCESS(b_sort_hw);

    ~b_sort_hw();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    b_sort_hw_arr1* arr1_U;
    b_sort_hw_result* result_U;
    b_sort_hw_sitofp_bkb<1,6,32,32>* b_sort_hw_sitofp_bkb_U1;
    b_sort_hw_fcmp_32cud<1,2,32,32,1>* b_sort_hw_fcmp_32cud_U2;
    sc_signal< sc_logic > input_V_data_blk_n;
    sc_signal< sc_lv<17> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > icmp_ln19_fu_249_p2;
    sc_signal< sc_logic > input_V_last_V_blk_n;
    sc_signal< sc_logic > output_V_data_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_logic > output_V_last_V_blk_n;
    sc_signal< sc_lv<4> > i_fu_255_p2;
    sc_signal< sc_logic > io_acc_block_signal_op36;
    sc_signal< bool > ap_block_state2;
    sc_signal< sc_lv<4> > i_2_fu_277_p2;
    sc_signal< sc_lv<4> > i_2_reg_567;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<64> > zext_ln31_fu_283_p1;
    sc_signal< sc_lv<64> > zext_ln31_reg_572;
    sc_signal< sc_lv<1> > icmp_ln29_fu_271_p2;
    sc_signal< sc_lv<4> > j_fu_294_p2;
    sc_signal< sc_lv<4> > j_reg_585;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<4> > i_4_fu_306_p2;
    sc_signal< sc_lv<4> > i_4_reg_593;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<4> > result_addr_2_reg_598;
    sc_signal< sc_lv<1> > icmp_ln35_fu_300_p2;
    sc_signal< sc_lv<4> > result_addr_3_reg_604;
    sc_signal< sc_lv<4> > add_ln34_fu_322_p2;
    sc_signal< sc_lv<32> > result_q0;
    sc_signal< sc_lv<32> > result_load_reg_615;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<32> > result_q1;
    sc_signal< sc_lv<32> > result_load_1_reg_621;
    sc_signal< sc_lv<1> > and_ln38_1_fu_404_p2;
    sc_signal< sc_lv<1> > and_ln38_1_reg_628;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<1> > p_Result_s_reg_632;
    sc_signal< sc_lv<32> > p_Val2_5_fu_514_p3;
    sc_signal< sc_lv<32> > p_Val2_5_reg_637;
    sc_signal< sc_lv<32> > p_Val2_6_fu_527_p3;
    sc_signal< sc_lv<32> > p_Val2_6_reg_643;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<4> > i_3_fu_539_p2;
    sc_signal< sc_lv<4> > i_3_reg_651;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<1> > icmp_ln48_fu_533_p2;
    sc_signal< sc_lv<1> > tmp_last_V_fu_550_p2;
    sc_signal< sc_lv<1> > tmp_last_V_reg_661;
    sc_signal< sc_lv<4> > arr1_address0;
    sc_signal< sc_logic > arr1_ce0;
    sc_signal< sc_logic > arr1_we0;
    sc_signal< sc_lv<32> > arr1_q0;
    sc_signal< sc_lv<4> > result_address0;
    sc_signal< sc_logic > result_ce0;
    sc_signal< sc_logic > result_we0;
    sc_signal< sc_lv<32> > result_d0;
    sc_signal< sc_lv<4> > result_address1;
    sc_signal< sc_logic > result_ce1;
    sc_signal< sc_logic > result_we1;
    sc_signal< sc_lv<4> > i_0_reg_172;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<4> > i1_0_reg_183;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<4> > indvars_iv_reg_194;
    sc_signal< sc_lv<4> > j_0_reg_206;
    sc_signal< sc_lv<4> > i2_0_reg_217;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<1> > icmp_ln34_fu_288_p2;
    sc_signal< sc_lv<4> > i_1_reg_228;
    sc_signal< sc_logic > io_acc_block_signal_op137;
    sc_signal< sc_lv<64> > zext_ln23_fu_266_p1;
    sc_signal< sc_lv<64> > zext_ln38_fu_312_p1;
    sc_signal< sc_lv<64> > zext_ln38_1_fu_317_p1;
    sc_signal< sc_lv<64> > zext_ln51_fu_545_p1;
    sc_signal< sc_lv<32> > grp_fu_239_p1;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<32> > p_Val2_s_fu_328_p1;
    sc_signal< sc_lv<32> > bitcast_ln38_1_fu_345_p1;
    sc_signal< sc_lv<8> > tmp_V_fu_331_p4;
    sc_signal< sc_lv<23> > tmp_V_1_fu_341_p1;
    sc_signal< sc_lv<1> > icmp_ln38_1_fu_368_p2;
    sc_signal< sc_lv<1> > icmp_ln38_fu_362_p2;
    sc_signal< sc_lv<8> > tmp_1_fu_348_p4;
    sc_signal< sc_lv<23> > trunc_ln38_1_fu_358_p1;
    sc_signal< sc_lv<1> > icmp_ln38_3_fu_386_p2;
    sc_signal< sc_lv<1> > icmp_ln38_2_fu_380_p2;
    sc_signal< sc_lv<1> > or_ln38_fu_374_p2;
    sc_signal< sc_lv<1> > or_ln38_1_fu_392_p2;
    sc_signal< sc_lv<1> > and_ln38_fu_398_p2;
    sc_signal< sc_lv<1> > grp_fu_243_p2;
    sc_signal< sc_lv<25> > mantissa_V_fu_418_p4;
    sc_signal< sc_lv<9> > zext_ln339_fu_432_p1;
    sc_signal< sc_lv<9> > add_ln339_fu_436_p2;
    sc_signal< sc_lv<8> > sub_ln1311_fu_450_p2;
    sc_signal< sc_lv<1> > isNeg_fu_442_p3;
    sc_signal< sc_lv<9> > sext_ln1311_fu_456_p1;
    sc_signal< sc_lv<9> > ush_fu_460_p3;
    sc_signal< sc_lv<32> > sext_ln1311_1_fu_468_p1;
    sc_signal< sc_lv<25> > sext_ln1311_2_fu_472_p1;
    sc_signal< sc_lv<79> > zext_ln682_fu_428_p1;
    sc_signal< sc_lv<79> > zext_ln1287_fu_476_p1;
    sc_signal< sc_lv<25> > r_V_fu_480_p2;
    sc_signal< sc_lv<1> > tmp_fu_492_p3;
    sc_signal< sc_lv<79> > r_V_1_fu_486_p2;
    sc_signal< sc_lv<32> > zext_ln662_fu_500_p1;
    sc_signal< sc_lv<32> > tmp_3_fu_504_p4;
    sc_signal< sc_lv<32> > result_V_1_fu_522_p2;
    sc_signal< sc_lv<17> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<17> ap_ST_fsm_state1;
    static const sc_lv<17> ap_ST_fsm_state2;
    static const sc_lv<17> ap_ST_fsm_state3;
    static const sc_lv<17> ap_ST_fsm_state4;
    static const sc_lv<17> ap_ST_fsm_state5;
    static const sc_lv<17> ap_ST_fsm_state6;
    static const sc_lv<17> ap_ST_fsm_state7;
    static const sc_lv<17> ap_ST_fsm_state8;
    static const sc_lv<17> ap_ST_fsm_state9;
    static const sc_lv<17> ap_ST_fsm_state10;
    static const sc_lv<17> ap_ST_fsm_state11;
    static const sc_lv<17> ap_ST_fsm_state12;
    static const sc_lv<17> ap_ST_fsm_state13;
    static const sc_lv<17> ap_ST_fsm_state14;
    static const sc_lv<17> ap_ST_fsm_state15;
    static const sc_lv<17> ap_ST_fsm_state16;
    static const sc_lv<17> ap_ST_fsm_state17;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<9> ap_const_lv9_181;
    static const sc_lv<8> ap_const_lv8_7F;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<5> ap_const_lv5_2;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_add_ln339_fu_436_p2();
    void thread_add_ln34_fu_322_p2();
    void thread_and_ln38_1_fu_404_p2();
    void thread_and_ln38_fu_398_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_state2();
    void thread_arr1_address0();
    void thread_arr1_ce0();
    void thread_arr1_we0();
    void thread_bitcast_ln38_1_fu_345_p1();
    void thread_i_2_fu_277_p2();
    void thread_i_3_fu_539_p2();
    void thread_i_4_fu_306_p2();
    void thread_i_fu_255_p2();
    void thread_icmp_ln19_fu_249_p2();
    void thread_icmp_ln29_fu_271_p2();
    void thread_icmp_ln34_fu_288_p2();
    void thread_icmp_ln35_fu_300_p2();
    void thread_icmp_ln38_1_fu_368_p2();
    void thread_icmp_ln38_2_fu_380_p2();
    void thread_icmp_ln38_3_fu_386_p2();
    void thread_icmp_ln38_fu_362_p2();
    void thread_icmp_ln48_fu_533_p2();
    void thread_input_V_data_blk_n();
    void thread_input_V_data_read();
    void thread_input_V_last_V_blk_n();
    void thread_input_V_last_V_read();
    void thread_io_acc_block_signal_op137();
    void thread_io_acc_block_signal_op36();
    void thread_isNeg_fu_442_p3();
    void thread_j_fu_294_p2();
    void thread_mantissa_V_fu_418_p4();
    void thread_or_ln38_1_fu_392_p2();
    void thread_or_ln38_fu_374_p2();
    void thread_output_V_data_blk_n();
    void thread_output_V_data_din();
    void thread_output_V_data_write();
    void thread_output_V_last_V_blk_n();
    void thread_output_V_last_V_din();
    void thread_output_V_last_V_write();
    void thread_p_Val2_5_fu_514_p3();
    void thread_p_Val2_6_fu_527_p3();
    void thread_p_Val2_s_fu_328_p1();
    void thread_r_V_1_fu_486_p2();
    void thread_r_V_fu_480_p2();
    void thread_result_V_1_fu_522_p2();
    void thread_result_address0();
    void thread_result_address1();
    void thread_result_ce0();
    void thread_result_ce1();
    void thread_result_d0();
    void thread_result_we0();
    void thread_result_we1();
    void thread_sext_ln1311_1_fu_468_p1();
    void thread_sext_ln1311_2_fu_472_p1();
    void thread_sext_ln1311_fu_456_p1();
    void thread_sub_ln1311_fu_450_p2();
    void thread_tmp_1_fu_348_p4();
    void thread_tmp_3_fu_504_p4();
    void thread_tmp_V_1_fu_341_p1();
    void thread_tmp_V_fu_331_p4();
    void thread_tmp_fu_492_p3();
    void thread_tmp_last_V_fu_550_p2();
    void thread_trunc_ln38_1_fu_358_p1();
    void thread_ush_fu_460_p3();
    void thread_zext_ln1287_fu_476_p1();
    void thread_zext_ln23_fu_266_p1();
    void thread_zext_ln31_fu_283_p1();
    void thread_zext_ln339_fu_432_p1();
    void thread_zext_ln38_1_fu_317_p1();
    void thread_zext_ln38_fu_312_p1();
    void thread_zext_ln51_fu_545_p1();
    void thread_zext_ln662_fu_500_p1();
    void thread_zext_ln682_fu_428_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
