#ifndef __ASM_ARCH_PLATFORM_H
#define __ASM_ARCH_PLATFORM_H

#define NINTENDO3DS_CTR_VRAM_BASE     (0x18000000)
#define NINTENDO3DS_CTR_VRAM_SIZE     (0x00600000)
#define NINTENDO3DS_CTR_AXI_WRAM_BASE (0x1FF80000)
#define NINTENDO3DS_CTR_AXI_WRAM_SIZE (0x00080000)
#define NINTENDO3DS_CTR_FCRAM_BASE    (0x20000000)
#define NINTENDO3DS_CTR_FCRAM_SIZE    (0x08000000)

#define NINTENDO3DS_CTR_PRIV_MEM_BASE 0x17E00000
#define NINTENDO3DS_CTR_PRIV_MEM_SIZE SZ_8K

#define NINTENDO3DS_CTR_CPU_INT_INTERFACE_BASE   (NINTENDO3DS_CTR_PRIV_MEM_BASE + 0x0100)
#define NINTENDO3DS_CTR_CPU0_INT_INTERFACE_BASE  (NINTENDO3DS_CTR_PRIV_MEM_BASE + 0x0200)
#define NINTENDO3DS_CTR_CPU1_INT_INTERFACE_BASE  (NINTENDO3DS_CTR_PRIV_MEM_BASE + 0x0300)
#define NINTENDO3DS_CTR_CPU2_INT_INTERFACE_BASE  (NINTENDO3DS_CTR_PRIV_MEM_BASE + 0x0400)
#define NINTENDO3DS_CTR_CPU3_INT_INTERFACE_BASE  (NINTENDO3DS_CTR_PRIV_MEM_BASE + 0x0500)

#define NINTENDO3DS_CTR_CPU_TIMER_WATCHDOG_BASE  (NINTENDO3DS_CTR_PRIV_MEM_BASE + 0x0600)
#define NINTENDO3DS_CTR_CPU0_TIMER_WATCHDOG_BASE (NINTENDO3DS_CTR_PRIV_MEM_BASE + 0x0700)
#define NINTENDO3DS_CTR_CPU1_TIMER_WATCHDOG_BASE (NINTENDO3DS_CTR_PRIV_MEM_BASE + 0x0800)
#define NINTENDO3DS_CTR_CPU2_TIMER_WATCHDOG_BASE (NINTENDO3DS_CTR_PRIV_MEM_BASE + 0x0900)
#define NINTENDO3DS_CTR_CPU3_TIMER_WATCHDOG_BASE (NINTENDO3DS_CTR_PRIV_MEM_BASE + 0x0A00)

#define NINTENDO3DS_CTR_GIC_BASE                 (NINTENDO3DS_CTR_PRIV_MEM_BASE + 0x1000)


// Control Register
#define NINTENDO3DS_CTR_CPU_INT_INTERFACE_CONTROL      (NINTENDO3DS_CTR_CPU_INT_INTERFACE_BASE + 0x00)
// Priority Mask Register
#define NINTENDO3DS_CTR_CPU_INT_INTERFACE_PRIOMASK     (NINTENDO3DS_CTR_CPU_INT_INTERFACE_BASE + 0x04)
// Binary Point Register
#define NINTENDO3DS_CTR_CPU_INT_INTERFACE_BINPOINT     (NINTENDO3DS_CTR_CPU_INT_INTERFACE_BASE + 0x08)
// Interrupt Acknowledge Register
#define NINTENDO3DS_CTR_CPU_INT_INTERFACE_INT_ACK      (NINTENDO3DS_CTR_CPU_INT_INTERFACE_BASE + 0x0C)
// End of Interrupt Register
#define NINTENDO3DS_CTR_CPU_INT_INTERFACE_EOI          (NINTENDO3DS_CTR_CPU_INT_INTERFACE_BASE + 0x10)
// Running Priority Register
#define NINTENDO3DS_CTR_CPU_INT_INTERFACE_RUN_PRIO     (NINTENDO3DS_CTR_CPU_INT_INTERFACE_BASE + 0x14)
// Highest Pending Interrupt Register
#define NINTENDO3DS_CTR_CPU_INT_INTERFACE_HIGHEST_PEND (NINTENDO3DS_CTR_CPU_INT_INTERFACE_BASE + 0x18)


// Timer Load Register
#define NINTENDO3DS_CTR_CPU_TIMER_WATCHDOG_TLR_OFFSET   0x00
// Timer Counter Register
#define NINTENDO3DS_CTR_CPU_TIMER_WATCHDOG_TCNTR_OFFSET 0x04
// Timer Control Register
#define NINTENDO3DS_CTR_CPU_TIMER_WATCHDOG_TCTRL_OFFSET 0x08
// Timer Interrupt Status Register
#define NINTENDO3DS_CTR_CPU_TIMER_WATCHDOG_TISR_OFFSET  0x0C
// Watchdog Load Register
#define NINTENDO3DS_CTR_CPU_TIMER_WATCHDOG_WLR_OFFSET   0x20
// Watchdog Counter Register
#define NINTENDO3DS_CTR_CPU_TIMER_WATCHDOG_WCNTR_OFFSET 0x24
// Watchdog Control Register
#define NINTENDO3DS_CTR_CPU_TIMER_WATCHDOG_WCTRL_OFFSET 0x28
// Watchdog Interrupt Status Register
#define NINTENDO3DS_CTR_CPU_TIMER_WATCHDOG_WISR_OFFSET  0x2C
// Watchdog Reset Sent Register
#define NINTENDO3DS_CTR_CPU_TIMER_WATCHDOG_WRSR_OFFSET  0x30
// Watchdog Disable Register
#define NINTENDO3DS_CTR_CPU_TIMER_WATCHDOG_WDISR_OFFSET 0x34

#define NINTENDO3DS_CTR_CPU_TIMER_WATCHDOG_TLR   (NINTENDO3DS_CTR_CPU_TIMER_WATCHDOG_BASE + NINTENDO3DS_CTR_CPU_TIMER_WATCHDOG_TLR_OFFSET)
#define NINTENDO3DS_CTR_CPU_TIMER_WATCHDOG_TCNTR (NINTENDO3DS_CTR_CPU_TIMER_WATCHDOG_BASE + NINTENDO3DS_CTR_CPU_TIMER_WATCHDOG_TCNTR_OFFSET)
#define NINTENDO3DS_CTR_CPU_TIMER_WATCHDOG_TCTRL (NINTENDO3DS_CTR_CPU_TIMER_WATCHDOG_BASE + NINTENDO3DS_CTR_CPU_TIMER_WATCHDOG_TCTRL_OFFSET)
#define NINTENDO3DS_CTR_CPU_TIMER_WATCHDOG_TISR  (NINTENDO3DS_CTR_CPU_TIMER_WATCHDOG_BASE + NINTENDO3DS_CTR_CPU_TIMER_WATCHDOG_TISR_OFFSET)
#define NINTENDO3DS_CTR_CPU_TIMER_WATCHDOG_WLR   (NINTENDO3DS_CTR_CPU_TIMER_WATCHDOG_BASE + NINTENDO3DS_CTR_CPU_TIMER_WATCHDOG_WLR_OFFSET)
#define NINTENDO3DS_CTR_CPU_TIMER_WATCHDOG_WCNTR (NINTENDO3DS_CTR_CPU_TIMER_WATCHDOG_BASE + NINTENDO3DS_CTR_CPU_TIMER_WATCHDOG_WCNTR_OFFSET)
#define NINTENDO3DS_CTR_CPU_TIMER_WATCHDOG_WCTRL (NINTENDO3DS_CTR_CPU_TIMER_WATCHDOG_BASE + NINTENDO3DS_CTR_CPU_TIMER_WATCHDOG_WCTRL_OFFSET)
#define NINTENDO3DS_CTR_CPU_TIMER_WATCHDOG_WISR  (NINTENDO3DS_CTR_CPU_TIMER_WATCHDOG_BASE + NINTENDO3DS_CTR_CPU_TIMER_WATCHDOG_WISR_OFFSET)
#define NINTENDO3DS_CTR_CPU_TIMER_WATCHDOG_WRSR  (NINTENDO3DS_CTR_CPU_TIMER_WATCHDOG_BASE + NINTENDO3DS_CTR_CPU_TIMER_WATCHDOG_WRSR_OFFSET)
#define NINTENDO3DS_CTR_CPU_TIMER_WATCHDOG_WDISR (NINTENDO3DS_CTR_CPU_TIMER_WATCHDOG_BASE + NINTENDO3DS_CTR_CPU_TIMER_WATCHDOG_WDISR_OFFSET)

// Interrupt Distributor Control Register
#define NINTENDO3DS_CTR_GIC_IDCR_OFFSET 0x000
// Interrupt Controller Type Register
#define NINTENDO3DS_CTR_GIC_IDTR_OFFSET 0x004
// Interrupt Enable set Registers ID0-ID31 and upwards
#define NINTENDO3DS_CTR_GIC_INT_EN_SET_REG_BASE      (NINTENDO3DS_CTR_GIC_BASE + 0x100)
// Interrupt Enable clear Registers ID0-ID31 and upwards
#define NINTENDO3DS_CTR_GIC_INT_EN_CLR_REG_BASE      (NINTENDO3DS_CTR_GIC_BASE + 0x180)
// Interrupt Pending set Registers
#define NINTENDO3DS_CTR_GIC_INT_PEND_SET_REG_BASE    (NINTENDO3DS_CTR_GIC_BASE + 0x200)
// Interrupt Pending clear Registers
#define NINTENDO3DS_CTR_GIC_INT_PEND_CLR_REG_BASE    (NINTENDO3DS_CTR_GIC_BASE + 0x280)
// Interrupt Active Bit Registers
#define NINTENDO3DS_CTR_GIC_INT_ACTIVE_BIT_REG_BASE  (NINTENDO3DS_CTR_GIC_BASE + 0x300)
// Interrupt Priority Registers
#define NINTENDO3DS_CTR_GIC_INT_PRIORITY_REG_BASE    (NINTENDO3DS_CTR_GIC_BASE + 0x400)
// Interrupt CPU targets Registers
#define NINTENDO3DS_CTR_GIC_INT_CPU_TARGETS_REG_BASE (NINTENDO3DS_CTR_GIC_BASE + 0x800)
// Interrupt Configuration Registers
#define NINTENDO3DS_CTR_GIC_INT_CONFIG_REG_BASE      (NINTENDO3DS_CTR_GIC_BASE + 0xC00)
// Interrupt Line Level Registers
#define NINTENDO3DS_CTR_GIC_INT_LINE_LEVEL_REG_BASE  (NINTENDO3DS_CTR_GIC_BASE + 0xD00)
// Software Interrupt Register
#define NINTENDO3DS_CTR_GIC_SOFT_INT_REG_BASE        (NINTENDO3DS_CTR_GIC_BASE + 0xF00)
// Peripheral Identification Registers
#define NINTENDO3DS_CTR_GIC_PERIPH_IDENT_BASE        (NINTENDO3DS_CTR_GIC_BASE + 0xFE0)


#define NINTENDO3DS_CTR_GIC_IDCR                   (NINTENDO3DS_CTR_GIC_BASE + NINTENDO3DS_CTR_GIC_IDCR_OFFSET)
#define NINTENDO3DS_CTR_GIC_IDTR                   (NINTENDO3DS_CTR_GIC_BASE + NINTENDO3DS_CTR_GIC_IDTR_OFFSET)
#define NINTENDO3DS_CTR_GIC_INT_EN_SET_REG(x)      (NINTENDO3DS_CTR_GIC_BASE + NINTENDO3DS_CTR_GIC_INT_EN_SET_REG_BASE      + (x << 2))
#define NINTENDO3DS_CTR_GIC_INT_EN_CLR_REG(x)      (NINTENDO3DS_CTR_GIC_BASE + NINTENDO3DS_CTR_GIC_INT_EN_CLR_REG_BASE      + (x << 2))
#define NINTENDO3DS_CTR_GIC_INT_PEND_SET_REG(x)    (NINTENDO3DS_CTR_GIC_BASE + NINTENDO3DS_CTR_GIC_INT_PEND_SET_REG_BASE    + (x << 2))
#define NINTENDO3DS_CTR_GIC_INT_PEND_CLR_REG(x)    (NINTENDO3DS_CTR_GIC_BASE + NINTENDO3DS_CTR_GIC_INT_PEND_CLR_REG_BASE    + (x << 2))
#define NINTENDO3DS_CTR_GIC_INT_ACTIVE_BIT_REG(x)  (NINTENDO3DS_CTR_GIC_BASE + NINTENDO3DS_CTR_GIC_INT_ACTIVE_BIT_REG_BASE  + (x << 2))
#define NINTENDO3DS_CTR_GIC_INT_PRIORITY_REG(x)    (NINTENDO3DS_CTR_GIC_BASE + NINTENDO3DS_CTR_GIC_INT_PRIORITY_REG_BASE    + (x << 2))
#define NINTENDO3DS_CTR_GIC_INT_CPU_TARGETS_REG(x) (NINTENDO3DS_CTR_GIC_BASE + NINTENDO3DS_CTR_GIC_INT_CPU_TARGETS_REG_BASE + (x << 2))
#define NINTENDO3DS_CTR_GIC_INT_CONFIG_REG(x)      (NINTENDO3DS_CTR_GIC_BASE + NINTENDO3DS_CTR_GIC_INT_CONFIG_REG           + (x << 2))
#define NINTENDO3DS_CTR_GIC_INT_LINE_LEVEL_REG(x)  (NINTENDO3DS_CTR_GIC_BASE + NINTENDO3DS_CTR_GIC_INT_LINE_LEVEL_REG_BASE  + (x << 2))
#define NINTENDO3DS_CTR_GIC_SOFT_INT               (NINTENDO3DS_CTR_GIC_BASE + NINTENDO3DS_CTR_GIC_SOFT_INT_REG_BASE)
#define NINTENDO3DS_CTR_GIC_PERIPH_IDENT           (NINTENDO3DS_CTR_GIC_BASE + NINTENDO3DS_CTR_GIC_PERIPH_IDENT_BASE)


// Interrupts ID
#define NINTENDO3DS_CTR_GIC_TIMER_ID    29
#define NINTENDO3DS_CTR_GIC_WATCHDOG_ID 30

#endif	/* __ASM_ARCH_PLATFORM_H */
