-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity GenerateProof_ProverCircuitEval_Block_entry_u_0_arg_proc is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    u_0_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    u_0_ce0 : OUT STD_LOGIC;
    u_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    u_0_address1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    u_0_ce1 : OUT STD_LOGIC;
    u_0_we1 : OUT STD_LOGIC;
    u_0_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    u_1_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    u_1_ce0 : OUT STD_LOGIC;
    u_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    u_1_address1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    u_1_ce1 : OUT STD_LOGIC;
    u_1_we1 : OUT STD_LOGIC;
    u_1_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    V_0_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    V_0_ce0 : OUT STD_LOGIC;
    V_0_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
    V_0_address1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    V_0_ce1 : OUT STD_LOGIC;
    V_0_we1 : OUT STD_LOGIC;
    V_0_d1 : OUT STD_LOGIC_VECTOR (127 downto 0);
    V_0_q1 : IN STD_LOGIC_VECTOR (127 downto 0);
    V_1_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    V_1_ce0 : OUT STD_LOGIC;
    V_1_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
    V_1_address1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    V_1_ce1 : OUT STD_LOGIC;
    V_1_we1 : OUT STD_LOGIC;
    V_1_d1 : OUT STD_LOGIC_VECTOR (127 downto 0);
    V_1_q1 : IN STD_LOGIC_VECTOR (127 downto 0);
    witness_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    witness_TVALID : IN STD_LOGIC;
    witness_TREADY : OUT STD_LOGIC;
    circuit_TDATA : IN STD_LOGIC_VECTOR (127 downto 0);
    circuit_TVALID : IN STD_LOGIC;
    circuit_TREADY : OUT STD_LOGIC;
    d_strm_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    d_strm_TVALID : OUT STD_LOGIC;
    d_strm_TREADY : IN STD_LOGIC;
    d_strm_cp_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    d_strm_cp_full_n : IN STD_LOGIC;
    d_strm_cp_write : OUT STD_LOGIC;
    d_strm_cp_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    d_strm_cp_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    a0_strm_din : OUT STD_LOGIC_VECTOR (255 downto 0);
    a0_strm_full_n : IN STD_LOGIC;
    a0_strm_write : OUT STD_LOGIC;
    a0_strm_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    a0_strm_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    a1_strm_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    a1_strm_full_n : IN STD_LOGIC;
    a1_strm_write : OUT STD_LOGIC;
    a1_strm_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    a1_strm_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (127 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (127 downto 0) );
end;


architecture behav of GenerateProof_ProverCircuitEval_Block_entry_u_0_arg_proc is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal grp_compute_mask_fu_48_ap_return_0 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_compute_mask_fu_48_ap_return_1 : STD_LOGIC_VECTOR (127 downto 0);
    signal call_ret_reg_84_0 : STD_LOGIC_VECTOR (127 downto 0);
    signal call_ret_reg_84_1 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_compute_mask_fu_48_ap_done : STD_LOGIC;
    signal grp_compute_mask_fu_48_ap_start : STD_LOGIC;
    signal grp_compute_mask_fu_48_ap_idle : STD_LOGIC;
    signal grp_compute_mask_fu_48_ap_ready : STD_LOGIC;
    signal grp_compute_mask_fu_48_u_0_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_compute_mask_fu_48_u_0_ce0 : STD_LOGIC;
    signal grp_compute_mask_fu_48_u_1_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_compute_mask_fu_48_u_1_ce0 : STD_LOGIC;
    signal grp_compute_mask_fu_48_V_0_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_compute_mask_fu_48_V_0_ce0 : STD_LOGIC;
    signal grp_compute_mask_fu_48_V_1_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_compute_mask_fu_48_V_1_ce0 : STD_LOGIC;
    signal grp_EvalCircuit_fu_60_ap_start : STD_LOGIC;
    signal grp_EvalCircuit_fu_60_ap_done : STD_LOGIC;
    signal grp_EvalCircuit_fu_60_ap_idle : STD_LOGIC;
    signal grp_EvalCircuit_fu_60_ap_ready : STD_LOGIC;
    signal grp_EvalCircuit_fu_60_u_0_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_EvalCircuit_fu_60_u_0_ce0 : STD_LOGIC;
    signal grp_EvalCircuit_fu_60_u_0_address1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_EvalCircuit_fu_60_u_0_ce1 : STD_LOGIC;
    signal grp_EvalCircuit_fu_60_u_0_we1 : STD_LOGIC;
    signal grp_EvalCircuit_fu_60_u_0_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_EvalCircuit_fu_60_u_1_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_EvalCircuit_fu_60_u_1_ce0 : STD_LOGIC;
    signal grp_EvalCircuit_fu_60_u_1_address1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_EvalCircuit_fu_60_u_1_ce1 : STD_LOGIC;
    signal grp_EvalCircuit_fu_60_u_1_we1 : STD_LOGIC;
    signal grp_EvalCircuit_fu_60_u_1_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_EvalCircuit_fu_60_V_0_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_EvalCircuit_fu_60_V_0_ce0 : STD_LOGIC;
    signal grp_EvalCircuit_fu_60_V_0_address1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_EvalCircuit_fu_60_V_0_ce1 : STD_LOGIC;
    signal grp_EvalCircuit_fu_60_V_0_we1 : STD_LOGIC;
    signal grp_EvalCircuit_fu_60_V_0_d1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_EvalCircuit_fu_60_V_1_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_EvalCircuit_fu_60_V_1_ce0 : STD_LOGIC;
    signal grp_EvalCircuit_fu_60_V_1_address1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_EvalCircuit_fu_60_V_1_ce1 : STD_LOGIC;
    signal grp_EvalCircuit_fu_60_V_1_we1 : STD_LOGIC;
    signal grp_EvalCircuit_fu_60_V_1_d1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_EvalCircuit_fu_60_witness_TREADY : STD_LOGIC;
    signal grp_EvalCircuit_fu_60_circuit_TREADY : STD_LOGIC;
    signal grp_EvalCircuit_fu_60_d_strm_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_EvalCircuit_fu_60_d_strm_TVALID : STD_LOGIC;
    signal grp_EvalCircuit_fu_60_d_strm_TREADY : STD_LOGIC;
    signal grp_EvalCircuit_fu_60_d_strm_cp_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_EvalCircuit_fu_60_d_strm_cp_write : STD_LOGIC;
    signal grp_EvalCircuit_fu_60_a0_strm_din : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_EvalCircuit_fu_60_a0_strm_write : STD_LOGIC;
    signal grp_EvalCircuit_fu_60_a1_strm_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_EvalCircuit_fu_60_a1_strm_write : STD_LOGIC;
    signal grp_compute_mask_fu_48_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call10 : BOOLEAN;
    signal grp_EvalCircuit_fu_60_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal d_strm_TDATA_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component GenerateProof_compute_mask IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        u_0_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        u_0_ce0 : OUT STD_LOGIC;
        u_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        u_1_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        u_1_ce0 : OUT STD_LOGIC;
        u_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        V_0_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        V_0_ce0 : OUT STD_LOGIC;
        V_0_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
        V_1_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        V_1_ce0 : OUT STD_LOGIC;
        V_1_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (127 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component GenerateProof_EvalCircuit IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        u_0_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        u_0_ce0 : OUT STD_LOGIC;
        u_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        u_0_address1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        u_0_ce1 : OUT STD_LOGIC;
        u_0_we1 : OUT STD_LOGIC;
        u_0_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        u_1_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        u_1_ce0 : OUT STD_LOGIC;
        u_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        u_1_address1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        u_1_ce1 : OUT STD_LOGIC;
        u_1_we1 : OUT STD_LOGIC;
        u_1_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        V_0_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        V_0_ce0 : OUT STD_LOGIC;
        V_0_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
        V_0_address1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        V_0_ce1 : OUT STD_LOGIC;
        V_0_we1 : OUT STD_LOGIC;
        V_0_d1 : OUT STD_LOGIC_VECTOR (127 downto 0);
        V_0_q1 : IN STD_LOGIC_VECTOR (127 downto 0);
        V_1_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        V_1_ce0 : OUT STD_LOGIC;
        V_1_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
        V_1_address1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        V_1_ce1 : OUT STD_LOGIC;
        V_1_we1 : OUT STD_LOGIC;
        V_1_d1 : OUT STD_LOGIC_VECTOR (127 downto 0);
        V_1_q1 : IN STD_LOGIC_VECTOR (127 downto 0);
        witness_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        witness_TVALID : IN STD_LOGIC;
        witness_TREADY : OUT STD_LOGIC;
        circuit_TDATA : IN STD_LOGIC_VECTOR (127 downto 0);
        circuit_TVALID : IN STD_LOGIC;
        circuit_TREADY : OUT STD_LOGIC;
        d_strm_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        d_strm_TVALID : OUT STD_LOGIC;
        d_strm_TREADY : IN STD_LOGIC;
        d_strm_cp_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        d_strm_cp_full_n : IN STD_LOGIC;
        d_strm_cp_write : OUT STD_LOGIC;
        d_strm_cp_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        d_strm_cp_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        a0_strm_din : OUT STD_LOGIC_VECTOR (255 downto 0);
        a0_strm_full_n : IN STD_LOGIC;
        a0_strm_write : OUT STD_LOGIC;
        a0_strm_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        a0_strm_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        a1_strm_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        a1_strm_full_n : IN STD_LOGIC;
        a1_strm_write : OUT STD_LOGIC;
        a1_strm_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        a1_strm_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0) );
    end component;



begin
    grp_compute_mask_fu_48 : component GenerateProof_compute_mask
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_compute_mask_fu_48_ap_start,
        ap_done => grp_compute_mask_fu_48_ap_done,
        ap_idle => grp_compute_mask_fu_48_ap_idle,
        ap_ready => grp_compute_mask_fu_48_ap_ready,
        u_0_address0 => grp_compute_mask_fu_48_u_0_address0,
        u_0_ce0 => grp_compute_mask_fu_48_u_0_ce0,
        u_0_q0 => u_0_q0,
        u_1_address0 => grp_compute_mask_fu_48_u_1_address0,
        u_1_ce0 => grp_compute_mask_fu_48_u_1_ce0,
        u_1_q0 => u_1_q0,
        V_0_address0 => grp_compute_mask_fu_48_V_0_address0,
        V_0_ce0 => grp_compute_mask_fu_48_V_0_ce0,
        V_0_q0 => V_0_q0,
        V_1_address0 => grp_compute_mask_fu_48_V_1_address0,
        V_1_ce0 => grp_compute_mask_fu_48_V_1_ce0,
        V_1_q0 => V_1_q0,
        ap_return_0 => grp_compute_mask_fu_48_ap_return_0,
        ap_return_1 => grp_compute_mask_fu_48_ap_return_1);

    grp_EvalCircuit_fu_60 : component GenerateProof_EvalCircuit
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_EvalCircuit_fu_60_ap_start,
        ap_done => grp_EvalCircuit_fu_60_ap_done,
        ap_idle => grp_EvalCircuit_fu_60_ap_idle,
        ap_ready => grp_EvalCircuit_fu_60_ap_ready,
        u_0_address0 => grp_EvalCircuit_fu_60_u_0_address0,
        u_0_ce0 => grp_EvalCircuit_fu_60_u_0_ce0,
        u_0_q0 => u_0_q0,
        u_0_address1 => grp_EvalCircuit_fu_60_u_0_address1,
        u_0_ce1 => grp_EvalCircuit_fu_60_u_0_ce1,
        u_0_we1 => grp_EvalCircuit_fu_60_u_0_we1,
        u_0_d1 => grp_EvalCircuit_fu_60_u_0_d1,
        u_1_address0 => grp_EvalCircuit_fu_60_u_1_address0,
        u_1_ce0 => grp_EvalCircuit_fu_60_u_1_ce0,
        u_1_q0 => u_1_q0,
        u_1_address1 => grp_EvalCircuit_fu_60_u_1_address1,
        u_1_ce1 => grp_EvalCircuit_fu_60_u_1_ce1,
        u_1_we1 => grp_EvalCircuit_fu_60_u_1_we1,
        u_1_d1 => grp_EvalCircuit_fu_60_u_1_d1,
        V_0_address0 => grp_EvalCircuit_fu_60_V_0_address0,
        V_0_ce0 => grp_EvalCircuit_fu_60_V_0_ce0,
        V_0_q0 => V_0_q0,
        V_0_address1 => grp_EvalCircuit_fu_60_V_0_address1,
        V_0_ce1 => grp_EvalCircuit_fu_60_V_0_ce1,
        V_0_we1 => grp_EvalCircuit_fu_60_V_0_we1,
        V_0_d1 => grp_EvalCircuit_fu_60_V_0_d1,
        V_0_q1 => V_0_q1,
        V_1_address0 => grp_EvalCircuit_fu_60_V_1_address0,
        V_1_ce0 => grp_EvalCircuit_fu_60_V_1_ce0,
        V_1_q0 => V_1_q0,
        V_1_address1 => grp_EvalCircuit_fu_60_V_1_address1,
        V_1_ce1 => grp_EvalCircuit_fu_60_V_1_ce1,
        V_1_we1 => grp_EvalCircuit_fu_60_V_1_we1,
        V_1_d1 => grp_EvalCircuit_fu_60_V_1_d1,
        V_1_q1 => V_1_q1,
        witness_TDATA => witness_TDATA,
        witness_TVALID => witness_TVALID,
        witness_TREADY => grp_EvalCircuit_fu_60_witness_TREADY,
        circuit_TDATA => circuit_TDATA,
        circuit_TVALID => circuit_TVALID,
        circuit_TREADY => grp_EvalCircuit_fu_60_circuit_TREADY,
        d_strm_TDATA => grp_EvalCircuit_fu_60_d_strm_TDATA,
        d_strm_TVALID => grp_EvalCircuit_fu_60_d_strm_TVALID,
        d_strm_TREADY => grp_EvalCircuit_fu_60_d_strm_TREADY,
        d_strm_cp_din => grp_EvalCircuit_fu_60_d_strm_cp_din,
        d_strm_cp_full_n => d_strm_cp_full_n,
        d_strm_cp_write => grp_EvalCircuit_fu_60_d_strm_cp_write,
        d_strm_cp_num_data_valid => ap_const_lv3_0,
        d_strm_cp_fifo_cap => ap_const_lv3_0,
        a0_strm_din => grp_EvalCircuit_fu_60_a0_strm_din,
        a0_strm_full_n => a0_strm_full_n,
        a0_strm_write => grp_EvalCircuit_fu_60_a0_strm_write,
        a0_strm_num_data_valid => ap_const_lv3_0,
        a0_strm_fifo_cap => ap_const_lv3_0,
        a1_strm_din => grp_EvalCircuit_fu_60_a1_strm_din,
        a1_strm_full_n => a1_strm_full_n,
        a1_strm_write => grp_EvalCircuit_fu_60_a1_strm_write,
        a1_strm_num_data_valid => ap_const_lv3_0,
        a1_strm_fifo_cap => ap_const_lv3_0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_EvalCircuit_fu_60_ap_done = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_EvalCircuit_fu_60_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_EvalCircuit_fu_60_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_EvalCircuit_fu_60_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_EvalCircuit_fu_60_ap_ready = ap_const_logic_1)) then 
                    grp_EvalCircuit_fu_60_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_mask_fu_48_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_compute_mask_fu_48_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state1_ignore_call10) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_compute_mask_fu_48_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_mask_fu_48_ap_ready = ap_const_logic_1)) then 
                    grp_compute_mask_fu_48_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_compute_mask_fu_48_ap_done = ap_const_logic_1))) then
                call_ret_reg_84_0 <= grp_compute_mask_fu_48_ap_return_0;
                call_ret_reg_84_1 <= grp_compute_mask_fu_48_ap_return_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_EvalCircuit_fu_60_d_strm_TVALID = ap_const_logic_1))) then
                d_strm_TDATA_reg <= grp_EvalCircuit_fu_60_d_strm_TDATA;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, grp_compute_mask_fu_48_ap_done, grp_EvalCircuit_fu_60_ap_done, ap_CS_fsm_state4, ap_block_state1)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_compute_mask_fu_48_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_EvalCircuit_fu_60_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;

    V_0_address0_assign_proc : process(ap_CS_fsm_state2, grp_compute_mask_fu_48_V_0_address0, grp_EvalCircuit_fu_60_V_0_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            V_0_address0 <= grp_EvalCircuit_fu_60_V_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            V_0_address0 <= grp_compute_mask_fu_48_V_0_address0;
        else 
            V_0_address0 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    V_0_address1 <= grp_EvalCircuit_fu_60_V_0_address1;

    V_0_ce0_assign_proc : process(ap_CS_fsm_state2, grp_compute_mask_fu_48_V_0_ce0, grp_EvalCircuit_fu_60_V_0_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            V_0_ce0 <= grp_EvalCircuit_fu_60_V_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            V_0_ce0 <= grp_compute_mask_fu_48_V_0_ce0;
        else 
            V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    V_0_ce1_assign_proc : process(grp_EvalCircuit_fu_60_V_0_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            V_0_ce1 <= grp_EvalCircuit_fu_60_V_0_ce1;
        else 
            V_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    V_0_d1 <= grp_EvalCircuit_fu_60_V_0_d1;

    V_0_we1_assign_proc : process(grp_EvalCircuit_fu_60_V_0_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            V_0_we1 <= grp_EvalCircuit_fu_60_V_0_we1;
        else 
            V_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    V_1_address0_assign_proc : process(ap_CS_fsm_state2, grp_compute_mask_fu_48_V_1_address0, grp_EvalCircuit_fu_60_V_1_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            V_1_address0 <= grp_EvalCircuit_fu_60_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            V_1_address0 <= grp_compute_mask_fu_48_V_1_address0;
        else 
            V_1_address0 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    V_1_address1 <= grp_EvalCircuit_fu_60_V_1_address1;

    V_1_ce0_assign_proc : process(ap_CS_fsm_state2, grp_compute_mask_fu_48_V_1_ce0, grp_EvalCircuit_fu_60_V_1_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            V_1_ce0 <= grp_EvalCircuit_fu_60_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            V_1_ce0 <= grp_compute_mask_fu_48_V_1_ce0;
        else 
            V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    V_1_ce1_assign_proc : process(grp_EvalCircuit_fu_60_V_1_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            V_1_ce1 <= grp_EvalCircuit_fu_60_V_1_ce1;
        else 
            V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    V_1_d1 <= grp_EvalCircuit_fu_60_V_1_d1;

    V_1_we1_assign_proc : process(grp_EvalCircuit_fu_60_V_1_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            V_1_we1 <= grp_EvalCircuit_fu_60_V_1_we1;
        else 
            V_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    a0_strm_din <= grp_EvalCircuit_fu_60_a0_strm_din;
    a0_strm_write <= grp_EvalCircuit_fu_60_a0_strm_write;
    a1_strm_din <= grp_EvalCircuit_fu_60_a1_strm_din;
    a1_strm_write <= grp_EvalCircuit_fu_60_a1_strm_write;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_compute_mask_fu_48_ap_done)
    begin
        if ((grp_compute_mask_fu_48_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_EvalCircuit_fu_60_ap_done)
    begin
        if ((grp_EvalCircuit_fu_60_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;


    ap_block_state1_ignore_call10_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1_ignore_call10 <= ((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, grp_EvalCircuit_fu_60_ap_done, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_EvalCircuit_fu_60_ap_done = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (real_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    ap_return_0 <= call_ret_reg_84_0;
    ap_return_1 <= call_ret_reg_84_1;

    circuit_TREADY_assign_proc : process(grp_EvalCircuit_fu_60_circuit_TREADY, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            circuit_TREADY <= grp_EvalCircuit_fu_60_circuit_TREADY;
        else 
            circuit_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    d_strm_TDATA_assign_proc : process(grp_EvalCircuit_fu_60_d_strm_TDATA, grp_EvalCircuit_fu_60_d_strm_TVALID, ap_CS_fsm_state4, d_strm_TDATA_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_EvalCircuit_fu_60_d_strm_TVALID = ap_const_logic_1))) then 
            d_strm_TDATA <= grp_EvalCircuit_fu_60_d_strm_TDATA;
        else 
            d_strm_TDATA <= d_strm_TDATA_reg;
        end if; 
    end process;

    d_strm_TVALID <= grp_EvalCircuit_fu_60_d_strm_TVALID;
    d_strm_cp_din <= grp_EvalCircuit_fu_60_d_strm_cp_din;
    d_strm_cp_write <= grp_EvalCircuit_fu_60_d_strm_cp_write;
    grp_EvalCircuit_fu_60_ap_start <= grp_EvalCircuit_fu_60_ap_start_reg;
    grp_EvalCircuit_fu_60_d_strm_TREADY <= (d_strm_TREADY and ap_CS_fsm_state4);
    grp_compute_mask_fu_48_ap_start <= grp_compute_mask_fu_48_ap_start_reg;

    internal_ap_ready_assign_proc : process(grp_EvalCircuit_fu_60_ap_done, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_EvalCircuit_fu_60_ap_done = ap_const_logic_1))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;


    u_0_address0_assign_proc : process(ap_CS_fsm_state2, grp_compute_mask_fu_48_u_0_address0, grp_EvalCircuit_fu_60_u_0_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            u_0_address0 <= grp_EvalCircuit_fu_60_u_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            u_0_address0 <= grp_compute_mask_fu_48_u_0_address0;
        else 
            u_0_address0 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    u_0_address1 <= grp_EvalCircuit_fu_60_u_0_address1;

    u_0_ce0_assign_proc : process(ap_CS_fsm_state2, grp_compute_mask_fu_48_u_0_ce0, grp_EvalCircuit_fu_60_u_0_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            u_0_ce0 <= grp_EvalCircuit_fu_60_u_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            u_0_ce0 <= grp_compute_mask_fu_48_u_0_ce0;
        else 
            u_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    u_0_ce1_assign_proc : process(grp_EvalCircuit_fu_60_u_0_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            u_0_ce1 <= grp_EvalCircuit_fu_60_u_0_ce1;
        else 
            u_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    u_0_d1 <= grp_EvalCircuit_fu_60_u_0_d1;

    u_0_we1_assign_proc : process(grp_EvalCircuit_fu_60_u_0_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            u_0_we1 <= grp_EvalCircuit_fu_60_u_0_we1;
        else 
            u_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    u_1_address0_assign_proc : process(ap_CS_fsm_state2, grp_compute_mask_fu_48_u_1_address0, grp_EvalCircuit_fu_60_u_1_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            u_1_address0 <= grp_EvalCircuit_fu_60_u_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            u_1_address0 <= grp_compute_mask_fu_48_u_1_address0;
        else 
            u_1_address0 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    u_1_address1 <= grp_EvalCircuit_fu_60_u_1_address1;

    u_1_ce0_assign_proc : process(ap_CS_fsm_state2, grp_compute_mask_fu_48_u_1_ce0, grp_EvalCircuit_fu_60_u_1_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            u_1_ce0 <= grp_EvalCircuit_fu_60_u_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            u_1_ce0 <= grp_compute_mask_fu_48_u_1_ce0;
        else 
            u_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    u_1_ce1_assign_proc : process(grp_EvalCircuit_fu_60_u_1_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            u_1_ce1 <= grp_EvalCircuit_fu_60_u_1_ce1;
        else 
            u_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    u_1_d1 <= grp_EvalCircuit_fu_60_u_1_d1;

    u_1_we1_assign_proc : process(grp_EvalCircuit_fu_60_u_1_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            u_1_we1 <= grp_EvalCircuit_fu_60_u_1_we1;
        else 
            u_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    witness_TREADY_assign_proc : process(grp_EvalCircuit_fu_60_witness_TREADY, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            witness_TREADY <= grp_EvalCircuit_fu_60_witness_TREADY;
        else 
            witness_TREADY <= ap_const_logic_0;
        end if; 
    end process;

end behav;
