<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN"
          "http://www.w3.org/TR/html4/strict.dtd">
<html>

<head>
  <title>mips-5kc</title>
  <style>@import url(style.css);</style>
</head>

<body class="jdocu_main">
<script type="text/javascript">
parent.frames['toc'].d.openTo(1043, true);
</script>
<a name="label7982"></a><p class="jdocu_navbarp"><span class="jdocu_navbar">VIRTUTECH CONFIDENTIAL&nbsp;&nbsp;&nbsp;&nbsp;<a class="jdocu" href="topic168.html">Previous</a> - <a class="jdocu" href="topic15.html">Up</a> - <a class="jdocu" href="topic170.html">Next</a></span></p>
<h3 class="jdocu">mips-5kc</h3 class="jdocu">


<a name="label7983"></a><dl class="jdocu_di">


<dt class="jdocu_di"><b>Provided by</b></dt><dd class="jdocu_di">
<a class="jdocu" href="topic14.html#label2712">mips-5kc</a>, <a class="jdocu" href="topic14.html#label2714">mips-5kc-turbo</a></dd>


<dt class="jdocu_di"><b>Class Hierarchy</b></dt><dd class="jdocu_di">
<a class="jdocu" href="topic48.html#label4590">conf-object</a> &#8594; <a class="jdocu" href="topic150.html#label7612">log-object</a> &#8594; <b>mips-5kc</b></dd>


<dt class="jdocu_di"><b>Interfaces Implemented</b></dt><dd class="jdocu_di">
<a class="jdocu" href="topic508.html#label17766">log_object</a>, <a class="jdocu" href="topic512.html#label17787">mips</a>, <a class="jdocu" href="topic530.html#label17948">simple_interrupt</a>, <a class="jdocu" href="topic498.html#label17737">exception</a>, <a class="jdocu" href="topic503.html#label17750">int_register</a>, <a class="jdocu" href="topic523.html#label17819">processor</a>, <a class="jdocu" href="topic497.html#label17731">event_poster</a></dd>

<dt class="jdocu_di_description">Description</dt><dd class="jdocu_di_description">


This is a model of a MIPS-5Kc processor.

</dd>

</dl>
<a name="label7984"></a><h4 class="jdocu">Attributes</h4 class="jdocu">


<dl class="jdocu_di">


<dt class="jdocu_di"><b>Attributes inherited from class <a class="jdocu" href="topic48.html#label4590">conf-object</a></b></dt><dd class="jdocu_di">
<i><a class="jdocu" href="topic48.html#label4593">attributes</a></i>, <i><a class="jdocu" href="topic48.html#label4594">classname</a></i>, <i><a class="jdocu" href="topic48.html#label4595">component</a></i>, <i><a class="jdocu" href="topic48.html#label4596">iface</a></i>, <i><a class="jdocu" href="topic48.html#label4597">name</a></i>, <i><a class="jdocu" href="topic48.html#label4598">object_id</a></i>, <i><a class="jdocu" href="topic48.html#label4599">queue</a></i></dd>


<dt class="jdocu_di"><b>Attributes inherited from class <a class="jdocu" href="topic150.html#label7612">log-object</a></b></dt><dd class="jdocu_di">
<i><a class="jdocu" href="topic150.html#label7615">access_count</a></i>, <i><a class="jdocu" href="topic150.html#label7616">log_buffer</a></i>, <i><a class="jdocu" href="topic150.html#label7617">log_buffer_last</a></i>, <i><a class="jdocu" href="topic150.html#label7618">log_buffer_size</a></i>, <i><a class="jdocu" href="topic150.html#label7619">log_group_mask</a></i>, <i><a class="jdocu" href="topic150.html#label7620">log_groups</a></i>, <i><a class="jdocu" href="topic150.html#label7621">log_level</a></i>, <i><a class="jdocu" href="topic150.html#label7622">log_type_mask</a></i></dd>


<dt class="jdocu_di"><b>Attribute List</b></dt><dd class="jdocu_di">
<dl><dt><b><i>address_width</i></b></dt><a name="label7985"></a><dd><b>Pseudo</b> <b>class</b> attribute; <b>read-only</b> access; type: <b>unknown type</b>.
<p>
(<i>phys-bits</i>, <i>virt-bits</i>) Number of bits in physical and virtual addresses.</dd></dl>
<dl><dt><b><i>aprof_views</i></b></dt><a name="label7986"></a><dd><b>Session</b> attribute; <b>read/write</b> access; type: <b>[[o,i]*]</b>.
<p>
((<i>address profiler</i>, <i>view</i>)*) Address profiler views selected for this processor. Affects only the display of profiling information, and has nothing to do with collecting it.
<p>
This attribute should contain a list of lists: one list for each address profiler view you want to select (in the order they are to appear), each containing first the address profiler object, then the index of the desired view.</dd></dl>
<dl><dt><b><i>architecture</i></b></dt><a name="label7987"></a><dd><b>Pseudo</b> <b>class</b> attribute; <b>read-only</b> access; type: <b>unknown type</b>.
<p>
Implemented architecture (mips64)</dd></dl>
<dl><dt><b><i>badvaddr</i></b></dt><a name="label7988"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
COP0 Register 7. BadVAddr register</dd></dl>
<dl><dt><b><i>big_endian</i></b></dt><a name="label7989"></a><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <b>b</b>.
<p>
This attribute is TRUE if the processor uses big-endian byte order and FALSE if it uses little-endian.</dd></dl>
<dl><dt><b><i>branch_prof_support</i></b></dt><a name="label7990"></a><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <b>b</b>.
<p>
True if this processor supports branch profiling in <tt>-stall</tt> mode, false otherwise.</dd></dl>
<dl><dt><b><i>cause</i></b></dt><a name="label7991"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
COP0 Register 13. Cause register</dd></dl>
<dl><dt><b><i>compare</i></b></dt><a name="label7992"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
COP0 Register 11. Compare register</dd></dl>
<dl><dt><b><i>config</i></b></dt><a name="label7993"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
COP0 Register 16. Configuration register, sel 0</dd></dl>
<dl><dt><b><i>config1</i></b></dt><a name="label7994"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
COP0 Register 16. Configuration register, sel 1</dd></dl>
<dl><dt><b><i>config2</i></b></dt><a name="label7995"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
COP0 Register 16. Configuration register, sel 2</dd></dl>
<dl><dt><b><i>config3</i></b></dt><a name="label7996"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
COP0 Register 16. Configuration register, sel 3</dd></dl>
<dl><dt><b><i>context</i></b></dt><a name="label7997"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
COP0 Register 4. Context register</dd></dl>
<dl><dt><b><i>count</i></b></dt><a name="label7998"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
COP0 Register 9. Count register</dd></dl>
<dl><dt><b><i>cpu_group</i></b></dt><a name="label7999"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Object or Nil</b>.
<p>
The group that this processor belongs to. A cpu group is a collection if cpus that may share memory and/or send interrupts between them. The group must implement the "cpu_group"interface.</dd></dl>
<dl><dt><b><i>current_context</i></b></dt><a name="label8000"></a><dd><b>Session</b> attribute; <b>read/write</b> access; type: <b>Object</b>.
<p>
Current context object.</dd></dl>
<dl><dt><b><i>cycle_fractions</i></b></dt><a name="label8001"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Modeling parameter related to processor scheduling.</dd></dl>
<dl><dt><b><i>cycles</i></b></dt><a name="label8002"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Time measured in cycles from machine start.</dd></dl>
<dl><dt><b><i>datalo</i></b></dt><a name="label8003"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
COP0 Register 28. DataLo register, sel 1</dd></dl>
<dl><dt><b><i>dbg_compile_block</i></b></dt><a name="label8004"></a><dd><b>Pseudo</b> attribute; <b>write-only</b> access; type: <b>unknown type</b>.
<p>
Force compile of block.</dd></dl>
<dl><dt><b><i>debug</i></b></dt><a name="label8005"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
COP0 Register 23. Debug register</dd></dl>
<dl><dt><b><i>delay_slot</i></b></dt><a name="label8006"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Indicates if current instruction is in a branch delay slot</dd></dl>
<dl><dt><b><i>depc</i></b></dt><a name="label8007"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
COP0 Register 24. Depc register</dd></dl>
<dl><dt><b><i>desave</i></b></dt><a name="label8008"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
COP0 Register 31. Desave register</dd></dl>
<dl><dt><b><i>do_allocate_target_registers</i></b></dt><a name="label8009"></a><dd><b>Session</b> <b>class</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Target register allocation enable.</dd></dl>
<dl><dt><b><i>do_reissue</i></b></dt><a name="label8010"></a><dd><b>Session</b> attribute; <b>write-only</b> access; type: <b>Integer</b>.
<p>
Obsolete attribute that was used to keep information about the current memory transaction if is_stalling is set.</dd></dl>
<dl><dt><b><i>enabled_flag</i></b></dt><a name="label8011"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>b</b>.
<p>
TRUE if the processor is enabled. If FALSE, it will see time (cycles) pass but not execute steps.</dd></dl>
<dl><dt><b><i>entryhi</i></b></dt><a name="label8012"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
COP0 Register 10. EntryHi register</dd></dl>
<dl><dt><b><i>entrylo0</i></b></dt><a name="label8013"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
COP0 Register 2. EntryLo0 register</dd></dl>
<dl><dt><b><i>entrylo1</i></b></dt><a name="label8014"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
COP0 Register 3. EntryLo1 register</dd></dl>
<dl><dt><b><i>epc</i></b></dt><a name="label8015"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
COP0 Register 14. Epc register</dd></dl>
<dl><dt><b><i>errorepc</i></b></dt><a name="label8016"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
COP0 Register 30. ErrorEpc register</dd></dl>
<dl><dt><b><i>event_desc</i></b></dt><a name="label8017"></a><dd><b>Pseudo</b> attribute; <b>read-only</b> access; ; <b>integer</b> indexed;  indexed type: <b>[[o|n,s,i]*]</b>.
<p>
 ((<i>object</i>, <i>description</i>, <i>time</i>)*). All events in queue with a human-readable description. The attribute is indexed by queue (Sim_Queue_Step/Time).</dd></dl>
<dl><dt><b><i>freq_mhz</i></b></dt><a name="label8018"></a><dd><b>Required</b> attribute; <b>read/write</b> access; type: <b>i|f</b>.
<p>
Processor clock frequency in MHz.</dd></dl>
<dl><dt><b><i>gprs</i></b></dt><a name="label8019"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>[i{32}]</b>; <b>integer</b> indexed;  indexed type: <b>Integer</b>.
<p>
General purpose registers</dd></dl>
<dl><dt><b><i>hi</i></b></dt><a name="label8020"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
HI register</dd></dl>
<dl><dt><b><i>index</i></b></dt><a name="label8021"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
COP0 Register 0. Index register</dd></dl>
<dl><dt><b><i>instruction_fetch_line_size</i></b></dt><a name="label8022"></a><dd><b>Session</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Instruction fetch line size for this processor.</dd></dl>
<dl><dt><b><i>instruction_fetch_mode</i></b></dt><a name="label8023"></a><dd><b>Session</b> attribute; <b>read/write</b> access; type: <b>String</b>.
<p>
Instruction fetch mode</dd></dl>
<dl><dt><b><i>is_stalling</i></b></dt><a name="label8024"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>b</b>.
<p>
TRUE if the processor is currently stalling by request of a timing-model.</dd></dl>
<dl><dt><b><i>jtlb</i></b></dt><a name="label8025"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>[[iiii[i{4}][i{4}]]*]</b>.
<p>
Joint TLB, [[virtual_base, page_size_log2, asid, g, [physical_base, c, d, v], [physical_base, c, d, v]]*].</dd></dl>
<dl><dt><b><i>lladdr</i></b></dt><a name="label8026"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
COP0 Register 17. LLaddr register</dd></dl>
<dl><dt><b><i>llbit</i></b></dt><a name="label8027"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
LLbit (ongoing LL/SC)</dd></dl>
<dl><dt><b><i>lo</i></b></dt><a name="label8028"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
LO register</dd></dl>
<dl><dt><b><i>lock_granularity</i></b></dt><a name="label8029"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Lock granularity of atomic instructions</dd></dl>
<dl><dt><b><i>lsq_enabled</i></b></dt><a name="label8030"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
When non-zero, the internal load/store queue is enabled. Only applicable if ooo-mode is "micro-architecture"</dd></dl>
<dl><dt><b><i>mai_debug</i></b></dt><a name="label8031"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>String</b>.
<p>
(internal) Set debug file for MAI</dd></dl>
<dl><dt><b><i>memory_profiling_granularity_log2</i></b></dt><a name="label8032"></a><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <b>Integer</b>.
<p>
Base 2 logarithm of memory profiling granularity.</dd></dl>
<dl><dt><b><i>min_cacheline_size</i></b></dt><a name="label8033"></a><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <b>Integer</b>.
<p>
The minimum size (in bytes) of a cache line that can be represented by Simics (when connecting a cache memhier).</dd></dl>
<dl><dt><b><i>mode_counters</i></b></dt><a name="label8034"></a><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <b>[[sii]*]</b>.
<p>
((<i>name</i>, <i>user-value</i>, <i>supervisor-value</i>), ...) List of per-mode counters.</dd></dl>
<dl><dt><b><i>npc</i></b></dt><a name="label8035"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Next Program Counter</dd></dl>
<dl><dt><b><i>ooo_mode</i></b></dt><a name="label8036"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>String</b>.
<p>
"in-order" or "micro-architecture".</dd></dl>
<dl><dt><b><i>pagemask</i></b></dt><a name="label8037"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
COP0 Register 5. PageMask register</dd></dl>
<dl><dt><b><i>pc</i></b></dt><a name="label8038"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Program counter</dd></dl>
<dl><dt><b><i>physical_memory</i></b></dt><a name="label8039"></a><dd><b>Required</b> attribute; <b>read/write</b> access; type: <b>Object</b>.
<p>
Physical memory space. Must implement both the memory-space and the breakpoint interface.</dd></dl>
<dl><dt><b><i>prid</i></b></dt><a name="label8040"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
COP0 Register 15. PrID register</dd></dl>
<dl><dt><b><i>processor_number</i></b></dt><a name="label8041"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Simics internal processor number for this CPU. Each processor must have a unique processor number. This attribute can only be set as part of an initial configuration.</dd></dl>
<dl><dt><b><i>random</i></b></dt><a name="label8042"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
COP0 Register 1. Random register</dd></dl>
<dl><dt><b><i>random_max</i></b></dt><a name="label8043"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Highest index used for the 'Random' register. Default is the last jtlb entry.</dd></dl>
<dl><dt><b><i>stall_time</i></b></dt><a name="label8044"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
The number of cycles the processor will stall</dd></dl>
<dl><dt><b><i>stalling_info</i></b></dt><a name="label8045"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>[iii]</b>.
<p>
If is_stalling is set, this contains information about the current memory operation.</dd></dl>
<dl><dt><b><i>status</i></b></dt><a name="label8046"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
COP0 Register 12. Status register</dd></dl>
<dl><dt><b><i>step_per_cycle_mode</i></b></dt><a name="label8047"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>String</b>.
<p>
"constant" indicates a constant finite step/cycle factor; "infinite" means that steps are run without advancing time.</dd></dl>
<dl><dt><b><i>step_queue</i></b></dt><a name="label8048"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>[[o|n,a,s,i]*]</b>.
<p>
((<i>object</i>, <i>value</i>, <i>slot</i>, <i>step</i>)*). Pending step queue events. <i>object</i> must implement the event_poster interface.</dd></dl>
<dl><dt><b><i>step_rate</i></b></dt><a name="label8049"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>[iii]</b>.
<p>
(<i>q</i>, <i>p</i>, <i>r</i>) where <i>q</i>/<i>p</i> is the step per cycle rate, <i>p</i> is a power of 2 and <i>r</i> indicates how much of a cycle that the current step has  consumed.</dd></dl>
<dl><dt><b><i>steps</i></b></dt><a name="label8050"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Number steps executed since machine start.</dd></dl>
<dl><dt><b><i>taglo</i></b></dt><a name="label8051"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
COP0 Register 28. TagLo register, sel 0</dd></dl>
<dl><dt><b><i>time_queue</i></b></dt><a name="label8052"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>[[o|n,a,s,i]*]</b>.
<p>
((<i>object</i>, <i>value</i>, <i>slot</i>, <i>cycle</i>)*). Pending time queue events. <i>object</i> must implement the event_poster interface.</dd></dl>
<dl><dt><b><i>turbo_alloc_memory</i></b></dt><a name="label8053"></a><dd><b>Session</b> <b>class</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Force allocation of memory.</dd></dl>
<dl><dt><b><i>turbo_block_info</i></b></dt><a name="label8054"></a><dd><b>Pseudo</b> <b>class</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Block stats.</dd></dl>
<dl><dt><b><i>turbo_blocks</i></b></dt><a name="label8055"></a><dd><b>Pseudo</b> <b>class</b> attribute; <b>read-only</b> access; type: <b>[[iiiii]*]</b>.
<p>
Compiled blocks.</dd></dl>
<dl><dt><b><i>turbo_code_area</i></b></dt><a name="label8056"></a><dd><b>Session</b> <b>class</b> attribute; <b>read-only</b> access; type: <b>unknown type</b>.
<p>
Code areas.</dd></dl>
<dl><dt><b><i>turbo_debug_level</i></b></dt><a name="label8057"></a><dd><b>Session</b> <b>class</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Turbo engine debug level.</dd></dl>
<dl><dt><b><i>turbo_execution_mode</i></b></dt><a name="label8058"></a><dd><b>Session</b> <b>class</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Turbo enable.</dd></dl>
<dl><dt><b><i>turbo_exhaust_current_block</i></b></dt><a name="label8059"></a><dd><b>Pseudo</b> <b>class</b> attribute; <b>write-only</b> access; type: <b>unknown type</b>.
<p>
Allocate all code space in the current block.</dd></dl>
<dl><dt><b><i>turbo_global_vars</i></b></dt><a name="label8060"></a><dd><b>Pseudo</b> <b>class</b> attribute; <b>read-only</b> access; type: <b>unknown type</b>.
<p>
Global symbols.</dd></dl>
<dl><dt><b><i>turbo_heap_start</i></b></dt><a name="label8061"></a><dd><b>Session</b> <b>class</b> attribute; <b>read-only</b> access; type: <b>unknown type</b>.
<p>
Start of heap.</dd></dl>
<dl><dt><b><i>turbo_link_targets</i></b></dt><a name="label8062"></a><dd><b>Pseudo</b> <b>class</b> attribute; <b>read-only</b> access; type: <b>unknown type</b>.
<p>
Link targets.</dd></dl>
<dl><dt><b><i>turbo_max_compiled_blocks</i></b></dt><a name="label8063"></a><dd><b>Session</b> <b>class</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Max number of blocks.</dd></dl>
<dl><dt><b><i>turbo_max_trace_size</i></b></dt><a name="label8064"></a><dd><b>Session</b> <b>class</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Max translation unit size.</dd></dl>
<dl><dt><b><i>turbo_processor_offsets</i></b></dt><a name="label8065"></a><dd><b>Pseudo</b> <b>class</b> attribute; <b>read-only</b> access; type: <b>unknown type</b>.
<p>
Processor offsets.</dd></dl>
<dl><dt><b><i>turbo_register_offsets</i></b></dt><a name="label8066"></a><dd><b>Pseudo</b> <b>class</b> attribute; <b>read-only</b> access; type: <b>unknown type</b>.
<p>
Register offsets.</dd></dl>
<dl><dt><b><i>turbo_stat</i></b></dt><a name="label8067"></a><dd><b>Pseudo</b> <b>class</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>; <b>string</b> indexed;  indexed type: <b>unknown type</b>.
<p>
Stats.</dd></dl>
<dl><dt><b><i>turbo_stats</i></b></dt><a name="label8068"></a><dd><b>Pseudo</b> <b>class</b> attribute; <b>write-only</b> access; type: <b>unknown type</b>.
<p>
When set to one, print stats.</dd></dl>
<dl><dt><b><i>turbo_threshold</i></b></dt><a name="label8069"></a><dd><b>Session</b> <b>class</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Translation threshold.</dd></dl>
<dl><dt><b><i>turbo_use_direct_sp</i></b></dt><a name="label8070"></a><dd><b>Session</b> <b>class</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Direct stack pointer enable.</dd></dl>
<dl><dt><b><i>turbo_use_dstc_direct_lookup</i></b></dt><a name="label8071"></a><dd><b>Session</b> <b>class</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Direct DSTC lookup enable.</dd></dl>
<dl><dt><b><i>turbo_use_off_page_chaining</i></b></dt><a name="label8072"></a><dd><b>Session</b> <b>class</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Off page chaining enable.</dd></dl>
<dl><dt><b><i>waiting</i></b></dt><a name="label8073"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Nonzero if the wait instruction is running</dd></dl>
<dl><dt><b><i>watchhi</i></b></dt><a name="label8074"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
COP0 Register 18. WatchHi register</dd></dl>
<dl><dt><b><i>watchlo</i></b></dt><a name="label8075"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
COP0 Register 18. WatchLo register</dd></dl>
<dl><dt><b><i>wired</i></b></dt><a name="label8076"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
COP0 Register 6. Wired register</dd></dl>
<dl><dt><b><i>xcontext</i></b></dt><a name="label8077"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
COP0 Register 20. XContext register</dd></dl>
</dd>

</dl>

<a name="label8078"></a><h4 class="jdocu">Command List</h4 class="jdocu">


<dl class="jdocu_di">


<dt class="jdocu_di"><b>Commands defined by interface <a class="jdocu" href="topic508.html#label17766">log_object</a></b></dt><dd class="jdocu_di">
<a class="jdocu" href="topic508.html#label17770">log</a>, <a class="jdocu" href="topic508.html#label17772">log-group</a>, <a class="jdocu" href="topic508.html#label17774">log-level</a>, <a class="jdocu" href="topic508.html#label17776">log-size</a>, <a class="jdocu" href="topic508.html#label17778">log-type</a></dd>


<dt class="jdocu_di"><b>Commands defined by interface <a class="jdocu" href="topic512.html#label17787">mips</a></b></dt><dd class="jdocu_di">
<a class="jdocu" href="topic512.html#label17790">info</a>, <a class="jdocu" href="topic512.html#label17792">pregs-fpu</a>, <a class="jdocu" href="topic512.html#label17794">print-tlb</a>, <a class="jdocu" href="topic512.html#label17796">status</a></dd>


<dt class="jdocu_di"><b>Commands defined by interface <a class="jdocu" href="topic523.html#label17819">processor</a></b></dt><dd class="jdocu_di">
<a class="jdocu" href="topic523.html#label17828">add-memory-profiler</a>, <a class="jdocu" href="topic523.html#label17830">aprof-views</a>, <a class="jdocu" href="topic523.html#label17832">attach-branch-recorder</a>, <a class="jdocu" href="topic523.html#label17834">break-cr</a>, <a class="jdocu" href="topic523.html#label17836">cycle-break</a>, <a class="jdocu" href="topic523.html#label17839">cycle-break-absolute</a>, <a class="jdocu" href="topic523.html#label17842">detach-branch-recorder</a>, <a class="jdocu" href="topic523.html#label17844">disable</a>, <a class="jdocu" href="topic523.html#label17846">disassemble</a>, <a class="jdocu" href="topic523.html#label17849">down</a>, <a class="jdocu" href="topic523.html#label17851">enable</a>, <a class="jdocu" href="topic523.html#label17853">frame</a>, <a class="jdocu" href="topic523.html#label17856">info</a>, <a class="jdocu" href="topic523.html#label17858">instruction-fetch-mode</a>, <a class="jdocu" href="topic523.html#label17861">io-read</a>, <a class="jdocu" href="topic523.html#label17863">io-write</a>, <a class="jdocu" href="topic523.html#label17865">list</a>, <a class="jdocu" href="topic523.html#label17867">list-memory-profilers</a>, <a class="jdocu" href="topic523.html#label17869">load-binary</a>, <a class="jdocu" href="topic523.html#label17871">logical-to-physical</a>, <a class="jdocu" href="topic523.html#label17874">pos</a>, <a class="jdocu" href="topic523.html#label17876">pregs</a>, <a class="jdocu" href="topic523.html#label17878">pregs-hyper</a>, <a class="jdocu" href="topic523.html#label17880">print-statistics</a>, <a class="jdocu" href="topic523.html#label17882">print-time</a>, <a class="jdocu" href="topic523.html#label17885">psym</a>, <a class="jdocu" href="topic523.html#label17887">read</a>, <a class="jdocu" href="topic523.html#label17889">read-reg</a>, <a class="jdocu" href="topic523.html#label17891">register-number</a>, <a class="jdocu" href="topic523.html#label17893">remove-memory-profiler</a>, <a class="jdocu" href="topic523.html#label17895">set-context</a>, <a class="jdocu" href="topic523.html#label17897">set-pc</a>, <a class="jdocu" href="topic523.html#label17899">stack-trace</a>, <a class="jdocu" href="topic523.html#label17903">start-instruction-profiling</a>, <a class="jdocu" href="topic523.html#label17905">step-break</a>, <a class="jdocu" href="topic523.html#label17909">step-break-absolute</a>, <a class="jdocu" href="topic523.html#label17913">sum</a>, <a class="jdocu" href="topic523.html#label17915">symval</a>, <a class="jdocu" href="topic523.html#label17918">trace-cr</a>, <a class="jdocu" href="topic523.html#label17920">unbreak-cr</a>, <a class="jdocu" href="topic523.html#label17922">untrace-cr</a>, <a class="jdocu" href="topic523.html#label17924">up</a>, <a class="jdocu" href="topic523.html#label17926">wait-for-cycle</a>, <a class="jdocu" href="topic523.html#label17928">wait-for-step</a>, <a class="jdocu" href="topic523.html#label17930">write</a>, <a class="jdocu" href="topic523.html#label17932">write-reg</a>, <a class="jdocu" href="topic523.html#label17934">x</a></dd>

</dl>

<p class="jdocu_navbarp"><span class="jdocu_navbar">VIRTUTECH CONFIDENTIAL&nbsp;&nbsp;&nbsp;&nbsp;<a class="jdocu" href="topic168.html">Previous</a> - <a class="jdocu" href="topic15.html">Up</a> - <a class="jdocu" href="topic170.html">Next</a></span></p>
</body>
</html>
