# âš™ï¸ VSD Hardware Design Program

## ğŸ”° Introduction to Verilog RTL Design and Synthesis

This repository documents my hands-on learning and implementation of Verilog-based RTL design and synthesis, using open-source tools like **Icarus Verilog**, **GTKWave**, and **Yosys**, with the Sky130 process node.

---

## ğŸ“š Table of Contents

- ğŸ“Œ [Introduction](#ğŸ“Œ-introduction)
- ğŸ§ª [RTL Simulation Flow (Icarus Verilog)](#ğŸ§ª-rtl-simulation-flow-iverilog)
- ğŸ“ [File Structure: MUX 2:1 Design](#ğŸ“-file-structure-mux-21-design)
- ğŸ§¬ [Yosys Synthesis Flow](#ğŸ§¬-yosys-synthesis-flow)
- ğŸ§¾ [Key Learnings](#ğŸ§¾-key-learnings)
- ğŸ“· [Simulation & Synthesis Snapshots](#ğŸ“·-simulation--synthesis-snapshots)

---

## ğŸ“Œ Introduction

### ğŸ’¡ RTL Design
- Written in Verilog to describe hardware behavior.

### ğŸ§ª Testbench
- Applies stimulus and checks outputs.
- No primary I/O ports.

### ğŸ”„ Simulator: Icarus Verilog (`iverilog`)
- Reacts to signal changes only (event-driven simulation).
- Generates `.vcd` waveform files for visual inspection.

---

## ğŸ§ª RTL Simulation Flow (Icarus Verilog)

### âš™ï¸ Flow Diagram:















ğŸ“Š **Flow Image**  
![Iverilog Flow](https://github.com/khajamufaqqamuddin-pixel/KMU-From-RTL-to-Reality/blob/main/Week-1/Day-1/Iverilog_based_simulation_flow.png)

---

## ğŸ“ File Structure: MUX 2:1 Design

### ğŸ”§ Design: `good_mux.v`

ğŸŸ¢ Implements 2:1 multiplexer  
ğŸ“¥ Inputs: `i0`, `i1`, `sel`  
ğŸ“¤ Output: `y`  

- Behavioral Verilog using `always @(*)` with `if-else`.

ğŸ–¼ï¸ ![good_mux](https://github.com/khajamufaqqamuddin-pixel/KMU-From-RTL-to-Reality/blob/main/Week-1/Day-1/good_mux.jpeg)

---

### ğŸ§ª Testbench: `tb_good_mux.v`

ğŸ¯ Stimulates the `good_mux` module.  
ğŸ“ Dumps waveforms for GTKWave via `$dumpfile` and `$dumpvars`.

ğŸ–¼ï¸ ![tb_good_mux](https://github.com/khajamufaqqamuddin-pixel/KMU-From-RTL-to-Reality/blob/main/Week-1/Day-1/good_mux_gtkwave.jpeg)

---

## ğŸ§¬ Yosys Synthesis Flow

ğŸ¯ Goal: Convert RTL â†’ Gate-level netlist using Sky130 library

### ğŸ§¾ Yosys Synthesis Steps

```bash
# Step 0: Start Yosys
yosys

# Step 1: Load Sky130 Liberty file
read_liberty -lib ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib

# Step 2: Load RTL Design
read_verilog good_mux.v

# Step 3: Perform RTL Synthesis
synth -top good_mux

# Step 4: Map to Technology Cells
abc -liberty ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib

# Step 5: View Schematic
show

# Step 6: Export Netlist
write_verilog -noattr good_mux_netlist.v


