# AND-n-OR-GATE-basic-gates-
This repository contains Verilog design and test bench code for AND Gate and OR Gate
