// Seed: 3688130971
module module_0 (
    input  wire id_0,
    output wire id_1,
    input  tri0 id_2,
    output wire id_3
);
  generate
    wire id_5;
  endgenerate
  wire id_6, id_7, id_8, id_9 = id_0, id_10, id_11, id_12, id_13, id_14, id_15;
  assign id_1 = id_0;
  wire id_16;
endmodule
module module_1 (
    input tri0 id_0,
    input wor  id_1,
    input tri  id_2,
    input wor  id_3
);
  assign id_5 = id_2;
  module_0(
      id_3, id_5, id_5, id_5
  );
  tri1 id_6;
  assign id_6 = 1;
  tri1 id_7 = 1;
endmodule
