;redcode
;assert 1
	SPL 0, <336
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -1, -26
	CMP -207, <-120
	ADD 10, 0
	SUB 0, @2
	SUB 0, @2
	SUB 0, @2
	SLT 20, @12
	SPL -207, @-126
	SUB @12, @10
	SLT 721, -601
	SLT 20, @12
	ADD #12, @200
	CMP @12, @10
	CMP @12, @10
	SUB @3, 0
	SPL 0, <402
	SPL 0, <402
	SUB -207, <-126
	SUB 207, <-106
	JMP 100, 300
	MOV @-127, 100
	SLT 101, <-201
	JMZ <-127, 100
	SUB 0, @2
	SUB 62, 91
	SPL 0, <402
	SPL 0, <402
	SUB 12, @18
	SLT @10, 1
	SUB 12, @18
	JMZ 0, <402
	SUB @-127, 100
	SLT @800, @8
	JMZ -1, @-20
	JMZ -1, @-20
	SPL 0, <402
	SUB @121, 106
	SUB -207, <-120
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	MOV -7, <-20
	ADD -207, <-120
	SPL 1, <336
	MOV -7, <-20
	CMP -207, <-126
