{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570629429089 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570629429097 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 09 08:57:08 2019 " "Processing started: Wed Oct 09 08:57:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570629429097 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570629429097 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off practica5 -c practica5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off practica5 -c practica5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570629429097 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570629429774 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570629429774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensa_boton.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensa_boton.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sensa_boton-Behavioral " "Found design unit 1: sensa_boton-Behavioral" {  } { { "sensa_boton.vhd" "" { Text "C:/Users/ramse/Downloads/Practica 5/sensa_boton.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570629439094 ""} { "Info" "ISGN_ENTITY_NAME" "1 sensa_boton " "Found entity 1: sensa_boton" {  } { { "sensa_boton.vhd" "" { Text "C:/Users/ramse/Downloads/Practica 5/sensa_boton.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570629439094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570629439094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_clk-Behavioral " "Found design unit 1: mux_clk-Behavioral" {  } { { "mux_clk.vhd" "" { Text "C:/Users/ramse/Downloads/Practica 5/mux_clk.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570629439094 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_clk " "Found entity 1: mux_clk" {  } { { "mux_clk.vhd" "" { Text "C:/Users/ramse/Downloads/Practica 5/mux_clk.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570629439094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570629439094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-Behavioral " "Found design unit 1: divider-Behavioral" {  } { { "divider.vhd" "" { Text "C:/Users/ramse/Downloads/Practica 5/divider.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570629439094 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.vhd" "" { Text "C:/Users/ramse/Downloads/Practica 5/divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570629439094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570629439094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-Behavioral " "Found design unit 1: memoria-Behavioral" {  } { { "memoria.vhd" "" { Text "C:/Users/ramse/Downloads/Practica 5/memoria.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570629439094 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.vhd" "" { Text "C:/Users/ramse/Downloads/Practica 5/memoria.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570629439094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570629439094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file practica5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 practica5 " "Found entity 1: practica5" {  } { { "practica5.bdf" "" { Schematic "C:/Users/ramse/Downloads/Practica 5/practica5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570629439157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570629439157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1-Behavioral " "Found design unit 1: mux1-Behavioral" {  } { { "mux1.vhd" "" { Text "C:/Users/ramse/Downloads/Practica 5/mux1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570629439157 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux1 " "Found entity 1: mux1" {  } { { "mux1.vhd" "" { Text "C:/Users/ramse/Downloads/Practica 5/mux1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570629439157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570629439157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro-Behavioral " "Found design unit 1: registro-Behavioral" {  } { { "registro.vhd" "" { Text "C:/Users/ramse/Downloads/Practica 5/registro.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570629439157 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro " "Found entity 1: registro" {  } { { "registro.vhd" "" { Text "C:/Users/ramse/Downloads/Practica 5/registro.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570629439157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570629439157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-Behavioral " "Found design unit 1: contador-Behavioral" {  } { { "contador.vhd" "" { Text "C:/Users/ramse/Downloads/Practica 5/contador.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570629439175 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "C:/Users/ramse/Downloads/Practica 5/contador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570629439175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570629439175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxsa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxsa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxSa-Behavioral " "Found design unit 1: muxSa-Behavioral" {  } { { "muxSa.vhd" "" { Text "C:/Users/ramse/Downloads/Practica 5/muxSa.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570629439180 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxSa " "Found entity 1: muxSa" {  } { { "muxSa.vhd" "" { Text "C:/Users/ramse/Downloads/Practica 5/muxSa.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570629439180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570629439180 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "practica5 " "Elaborating entity \"practica5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570629439333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro registro:inst10 " "Elaborating entity \"registro\" for hierarchy \"registro:inst10\"" {  } { { "practica5.bdf" "inst10" { Schematic "C:/Users/ramse/Downloads/Practica 5/practica5.bdf" { { 256 872 1096 400 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570629439496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:inst " "Elaborating entity \"memoria\" for hierarchy \"memoria:inst\"" {  } { { "practica5.bdf" "inst" { Schematic "C:/Users/ramse/Downloads/Practica 5/practica5.bdf" { { 208 536 768 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570629439561 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_mem memoria.vhd(41) " "VHDL Process Statement warning at memoria.vhd(41): signal \"internal_mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "C:/Users/ramse/Downloads/Practica 5/memoria.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570629439590 "|practica5|memoria:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp memoria.vhd(42) " "VHDL Process Statement warning at memoria.vhd(42): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "C:/Users/ramse/Downloads/Practica 5/memoria.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570629439590 "|practica5|memoria:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp memoria.vhd(43) " "VHDL Process Statement warning at memoria.vhd(43): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "C:/Users/ramse/Downloads/Practica 5/memoria.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570629439590 "|practica5|memoria:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp memoria.vhd(44) " "VHDL Process Statement warning at memoria.vhd(44): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "C:/Users/ramse/Downloads/Practica 5/memoria.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570629439590 "|practica5|memoria:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp memoria.vhd(45) " "VHDL Process Statement warning at memoria.vhd(45): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "C:/Users/ramse/Downloads/Practica 5/memoria.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570629439590 "|practica5|memoria:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp memoria.vhd(46) " "VHDL Process Statement warning at memoria.vhd(46): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "C:/Users/ramse/Downloads/Practica 5/memoria.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570629439590 "|practica5|memoria:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp memoria.vhd(47) " "VHDL Process Statement warning at memoria.vhd(47): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "C:/Users/ramse/Downloads/Practica 5/memoria.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570629439590 "|practica5|memoria:inst"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "internal_mem\[5\] memoria.vhd(21) " "Using initial value X (don't care) for net \"internal_mem\[5\]\" at memoria.vhd(21)" {  } { { "memoria.vhd" "" { Text "C:/Users/ramse/Downloads/Practica 5/memoria.vhd" 21 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570629439605 "|practica5|memoria:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:inst1 " "Elaborating entity \"contador\" for hierarchy \"contador:inst1\"" {  } { { "practica5.bdf" "inst1" { Schematic "C:/Users/ramse/Downloads/Practica 5/practica5.bdf" { { 208 208 416 352 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570629439862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1 mux1:inst2 " "Elaborating entity \"mux1\" for hierarchy \"mux1:inst2\"" {  } { { "practica5.bdf" "inst2" { Schematic "C:/Users/ramse/Downloads/Practica 5/practica5.bdf" { { 64 496 664 144 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570629439887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_clk mux_clk:inst4444 " "Elaborating entity \"mux_clk\" for hierarchy \"mux_clk:inst4444\"" {  } { { "practica5.bdf" "inst4444" { Schematic "C:/Users/ramse/Downloads/Practica 5/practica5.bdf" { { 224 -24 128 336 "inst4444" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570629439904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:jkhgj " "Elaborating entity \"divider\" for hierarchy \"divider:jkhgj\"" {  } { { "practica5.bdf" "jkhgj" { Schematic "C:/Users/ramse/Downloads/Practica 5/practica5.bdf" { { 240 -280 -136 320 "jkhgj" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570629439963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensa_boton sensa_boton:8888 " "Elaborating entity \"sensa_boton\" for hierarchy \"sensa_boton:8888\"" {  } { { "practica5.bdf" "8888" { Schematic "C:/Users/ramse/Downloads/Practica 5/practica5.bdf" { { 320 -224 -56 400 "8888" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570629439986 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK sensa_boton.vhd(19) " "VHDL Process Statement warning at sensa_boton.vhd(19): signal \"CLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensa_boton.vhd" "" { Text "C:/Users/ramse/Downloads/Practica 5/sensa_boton.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570629440003 "|practica5|sensa_boton:8888"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxSa muxSa:inst5 " "Elaborating entity \"muxSa\" for hierarchy \"muxSa:inst5\"" {  } { { "practica5.bdf" "inst5" { Schematic "C:/Users/ramse/Downloads/Practica 5/practica5.bdf" { { 80 928 1120 192 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570629440003 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux_clk:inst4444\|salida " "Found clock multiplexer mux_clk:inst4444\|salida" {  } { { "mux_clk.vhd" "" { Text "C:/Users/ramse/Downloads/Practica 5/mux_clk.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1570629441044 "|practica5|mux_clk:inst4444|salida"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1570629441044 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Display2\[7\] VCC " "Pin \"Display2\[7\]\" is stuck at VCC" {  } { { "practica5.bdf" "" { Schematic "C:/Users/ramse/Downloads/Practica 5/practica5.bdf" { { 328 1104 1280 344 "Display2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570629442164 "|practica5|Display2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display2\[1\] GND " "Pin \"Display2\[1\]\" is stuck at GND" {  } { { "practica5.bdf" "" { Schematic "C:/Users/ramse/Downloads/Practica 5/practica5.bdf" { { 328 1104 1280 344 "Display2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570629442164 "|practica5|Display2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display3\[7\] VCC " "Pin \"Display3\[7\]\" is stuck at VCC" {  } { { "practica5.bdf" "" { Schematic "C:/Users/ramse/Downloads/Practica 5/practica5.bdf" { { 312 1104 1280 328 "Display3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570629442164 "|practica5|Display3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display3\[6\] VCC " "Pin \"Display3\[6\]\" is stuck at VCC" {  } { { "practica5.bdf" "" { Schematic "C:/Users/ramse/Downloads/Practica 5/practica5.bdf" { { 312 1104 1280 328 "Display3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570629442164 "|practica5|Display3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display3\[5\] GND " "Pin \"Display3\[5\]\" is stuck at GND" {  } { { "practica5.bdf" "" { Schematic "C:/Users/ramse/Downloads/Practica 5/practica5.bdf" { { 312 1104 1280 328 "Display3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570629442164 "|practica5|Display3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display3\[4\] GND " "Pin \"Display3\[4\]\" is stuck at GND" {  } { { "practica5.bdf" "" { Schematic "C:/Users/ramse/Downloads/Practica 5/practica5.bdf" { { 312 1104 1280 328 "Display3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570629442164 "|practica5|Display3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display3\[3\] GND " "Pin \"Display3\[3\]\" is stuck at GND" {  } { { "practica5.bdf" "" { Schematic "C:/Users/ramse/Downloads/Practica 5/practica5.bdf" { { 312 1104 1280 328 "Display3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570629442164 "|practica5|Display3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display3\[2\] GND " "Pin \"Display3\[2\]\" is stuck at GND" {  } { { "practica5.bdf" "" { Schematic "C:/Users/ramse/Downloads/Practica 5/practica5.bdf" { { 312 1104 1280 328 "Display3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570629442164 "|practica5|Display3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display3\[1\] GND " "Pin \"Display3\[1\]\" is stuck at GND" {  } { { "practica5.bdf" "" { Schematic "C:/Users/ramse/Downloads/Practica 5/practica5.bdf" { { 312 1104 1280 328 "Display3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570629442164 "|practica5|Display3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display3\[0\] GND " "Pin \"Display3\[0\]\" is stuck at GND" {  } { { "practica5.bdf" "" { Schematic "C:/Users/ramse/Downloads/Practica 5/practica5.bdf" { { 312 1104 1280 328 "Display3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570629442164 "|practica5|Display3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display4\[7\] VCC " "Pin \"Display4\[7\]\" is stuck at VCC" {  } { { "practica5.bdf" "" { Schematic "C:/Users/ramse/Downloads/Practica 5/practica5.bdf" { { 296 1104 1280 312 "Display4\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570629442164 "|practica5|Display4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display4\[1\] GND " "Pin \"Display4\[1\]\" is stuck at GND" {  } { { "practica5.bdf" "" { Schematic "C:/Users/ramse/Downloads/Practica 5/practica5.bdf" { { 296 1104 1280 312 "Display4\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570629442164 "|practica5|Display4[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1570629442164 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1570629442383 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570629444511 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570629444511 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada\[3\] " "No output dependent on input pin \"Entrada\[3\]\"" {  } { { "practica5.bdf" "" { Schematic "C:/Users/ramse/Downloads/Practica 5/practica5.bdf" { { 88 272 440 104 "Entrada" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570629445627 "|practica5|Entrada[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1570629445627 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "110 " "Implemented 110 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570629445641 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570629445641 ""} { "Info" "ICUT_CUT_TM_LCELLS" "67 " "Implemented 67 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570629445641 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570629445641 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570629445746 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 09 08:57:25 2019 " "Processing ended: Wed Oct 09 08:57:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570629445746 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570629445746 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570629445746 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570629445746 ""}
