Fixed-Outline Floorplanning through Better Local Search, Proceedings of the International Conference on Computer Design: VLSI in Computers & Processors, p.328, September 23-26, 2001
Saurabh N. Adya , Igor L. Markov, Fixed-outline floorplanning: enabling hierarchical design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.6, p.1120-1135, December 2003[doi>10.1109/TVLSI.2003.817546]
Ahmad Alsolaim , Janusz Starzyk , Jürgen Becker , Manfred Glesner, Architecture and Application of a Dynamically Reconfigurable Hardware Array for Future Mobile Communication Systems, Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines, p.205, April 17-19, 2000
Atmel. 1997. AT6000 FPGA Configuration Guide Documentation 0436B. Atmel, Inc.
Banerjee, S., Bozorgzadeh, E., and Dutt, N. 2005. Hw-sw partitioning for architectures with partial dynamic reconfiguration. Tech. rep. CECS-TR-05-02, UC Irvine.
Kiarash Bazargan , Ryan Kastner , Majid Sarrafzadeh, 3-D Floorplanning: Simulated Annealing and Greedy Placement Methods for Reconfigurable Computing Systems, Proceedings of the Tenth IEEE International Workshop on Rapid System Prototyping, p.38, June 16-18, 1999
Kiarash Bazargan , Ryan Kastner , Majid Sarrafzadeh, Fast Template Placement for Reconfigurable Computing Systems, IEEE Design & Test, v.17 n.1, p.68-83, January 2000[doi>10.1109/54.825678]
Kiarash Barzagan , Majid Sarrafzadeh, Fast Online Placement for Reconfigurable Computing, Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.300, April 21-23, 1999
Chaubal, A. P. 2004. Design and implementation of an FPGA-based partially reconfigurable network controller. Master thesis, Virginia Polytechnic Institute and State University.
Cooly, J. M. and Tukey, J. W. 1965. An algorithm for the machine calculation of complex fourier series. Math. Comput. 19, 297--301.
James P. Durbano , Fernando E. Ortiz , John R. Humphrey , Petersen F. Curt , Dennis W. Prather, FPGA-Based Acceleration of the 3D Finite-Difference Time-Domain Method, Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.156-163, April 20-23, 2004
S. Fekete , E. Köhler , J. Teich, Optimal FPGA module placement with temporal precedence constraints, Proceedings of the conference on Design, automation and test in Europe, p.658-667, March 2001, Munich, Germany
Fekete, S. P. and Schepers, J. 1997. On more-dimensional packing iii: Exact algorithms. ZPR Tech. Rep. 97-290.
Soheil Ghiasi , Majid Sarrafzadeh, Optimal reconfiguration sequence management, Proceedings of the 2003 Asia and South Pacific Design Automation Conference, January 21-24, 2003, Kitakyushu, Japan[doi>10.1145/1119772.1119843]
Hauck, S. 1998. The roles of FPGAs in reprogrammable systems. Proceedings of IEEE 86, 4 (April), 615--639.
Scott Hauck , Zhiyuan Li , Eric Schwabe, Configuration Compression for the Xilinx XC6200 FPGA, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p.138, April 15-17, 1998
Chuan He , Mi Lu , Chuanwen Sun, Accelerating Seismic Migration Using FPGA-Based Coprocessor Platform, Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.207-216, April 20-23, 2004
R. D. Hudson , D. I. Lehn , P. M. Athanas, A Run-Time Reconfigurable Engine for Image Interpolation, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p.88, April 15-17, 1998
Andrew B. Kahng, Classical floorplanning harmful?, Proceedings of the 2000 international symposium on Physical design, p.207-213, May 2000, San Diego, California, USA[doi>10.1145/332357.332401]
Kaneko, M., Yokoyama, J., and Tayu, S. 2002. 3d scheduling based on code space exploration for dynamically reconfigurable systems. In Proc. of ISCAS. Vol. 5, 465--468.
Kirkpatrick, S., Gelatt, C. D., and Vecchi, M. P. 1983. Optimization by simulated annealing. Science 220, 4598 (May), 671--680.
Lawler, E. 1976. Combinatorial Optimization: Networks and Matroids. Holt, Rinehart, and Winston.
Jai-Ming Lin , Yao-Wen Chang, TCG: a transitive closure graph-based representation for non-slicing floorplans, Proceedings of the 38th annual Design Automation Conference, p.764-769, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379062]
W. Luk , N. Shirazi , P. Y. K. Cheung, Compilation tools for run-time reconfigurable designs, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.56, April 16-18, 1997
Hiroshi Murata , Kunihiro Fujiyoshi , Shigetoshi Nakatake , Yoji Kajitani, Rectangle-packing-based module placement, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.472-479, November 05-09, 1995, San Jose, California, USA
C. A. Papachristou , H. Konuk, A linear program driven scheduling and allocation method followed by an interconnect optimization algorithm, Proceedings of the 27th ACM/IEEE Design Automation Conference, p.77-83, June 24-27, 1990, Orlando, Florida, USA[doi>10.1145/123186.123231]
picochip. http://www.picochip.com/.
quicksilver. http://www.qstech.com/products.htm.
Alireza Shoa , Shahram Shirani, Run-Time Reconfigurable Systems for Digital Signal Processing Applications: A Survey, Journal of VLSI Signal Processing Systems, v.39 n.3, p.213-235, March     2005[doi>10.1007/s11265-005-4841-x]
Sriram Swaminathan , Russell Tessier , Dennis Goeckel , Wayne Burleson, A dynamically reconfigurable adaptive viterbi decoder, Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays, February 24-26, 2002, Monterey, California, USA[doi>10.1145/503048.503081]
Teich, J., Fekete, S. P., and Schepers, J. 1999. Compile-time optimization of dynamic hardware reconfigurations. In Proceedings of International Conference on Parallel and Distributed Processing Techniques and Applications. 1097--1103.
Russell Tessier , Wayne Burleson, Reconfigurable Computing for Digital Signal Processing: A Survey, Journal of VLSI Signal Processing Systems, v.28 n.1/2, p.7-27, May-June 2001[doi>10.1023/A:1008155020711]
TORSCHE. TORSCHE Scheduling Toolbox for Matlab User's Guide v0.2.0b2.
An Algorithm for Dynamically Reconfigurable FPGA Placement, Proceedings of the International Conference on Computer Design: VLSI in Computers & Processors, p.501, September 23-26, 2001
Xilinx. http://www.xilinx.com/prs_rls/prs_rls2001.htm.
Xilinx. 1996. XC6200 Field Programmable Gate Arrays Data Sheet. Xilinx, Inc.
Xilinx. 2000. XAPP151 Virtex Series Configuration Architecture User Guide v1.5. Xilinx, Inc.
Yamazaki, H., Sakanushi, K., Nakatake, S., and Kajitani, Y. 2000. 3d-packing by metadata structure and packing heuristics. E83-A, 4 (April), 639--645.
Ping-Hung Yuh , Chia-Lin Yang , Yao-Wen Chang, Temporal floorplanning using the T-tree formulation, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.300-305, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382590]
