$date
	Fri May  5 04:33:01 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module MUX_TO_DEMUX_TB $end
$var wire 1 ! D2 $end
$var wire 1 " C2 $end
$var wire 1 # B2 $end
$var wire 1 $ A2 $end
$var parameter 32 % TICKPERIOD $end
$var reg 1 & A1 $end
$var reg 1 ' A2EXP $end
$var reg 1 ( B1 $end
$var reg 1 ) B2EXP $end
$var reg 1 * C1 $end
$var reg 1 + C2EXP $end
$var reg 256 , COMMENT [255:0] $end
$var reg 1 - D1 $end
$var reg 1 . D2EXP $end
$var reg 32 / ERRORS [31:0] $end
$var reg 2 0 SEL1 [1:0] $end
$var reg 2 1 SEL2 [1:0] $end
$var reg 1 2 TICK $end
$var reg 32 3 VECTORCOUNT [31:0] $end
$var integer 32 4 COUNT [31:0] $end
$var integer 32 5 FD [31:0] $end
$scope module UUT_mux_to_demux_structural $end
$var wire 1 & a1 $end
$var wire 1 ( b1 $end
$var wire 1 * c1 $end
$var wire 1 - d1 $end
$var wire 2 6 sel1 [1:0] $end
$var wire 2 7 sel2 [1:0] $end
$var wire 1 8 y $end
$var wire 1 ! d2 $end
$var wire 1 " c2 $end
$var wire 1 # b2 $end
$var wire 1 $ a2 $end
$scope module DEMUX_1X4 $end
$var wire 2 9 sel [1:0] $end
$var wire 1 8 y $end
$var reg 1 $ a $end
$var reg 1 # b $end
$var reg 1 " c $end
$var reg 1 ! d $end
$upscope $end
$scope module MUX_4X1 $end
$var wire 1 & a $end
$var wire 1 ( b $end
$var wire 1 * c $end
$var wire 1 - d $end
$var wire 2 : sel [1:0] $end
$var reg 1 8 y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10100 %
$end
#0
$dumpvars
b0 :
b0 9
08
b0 7
b0 6
b10000000000000000000000000000011 5
b1011 4
b0 3
02
b0 1
b0 0
b0 /
0.
x-
b1001001010011100100100101010100 ,
0+
x*
0)
x(
0'
0&
0$
0#
0"
0!
$end
#100
12
#200
02
#250
b1 3
b10010010100111001010000010101010101010001000001 ,
#300
12
#400
02
#450
1$
18
b10 3
1'
1&
b101101 ,
#500
12
#600
02
#650
08
0#
0$
b11 3
0'
0&
b1 1
b1 7
b1 9
#700
12
#800
02
#850
1#
18
b100 3
1)
1&
#900
12
#1000
02
#1050
08
0"
0#
b101 3
0)
0&
b10 1
b10 7
b10 9
#1100
12
#1200
02
#1250
1"
18
b110 3
1+
1&
#1300
12
#1400
02
#1450
08
0!
0"
b111 3
0+
0&
b11 1
b11 7
b11 9
#1500
12
#1600
02
#1650
1!
18
b1000 3
1.
1&
#1700
12
#1800
02
#1850
0!
0$
08
b1001 3
0.
0(
x&
b0 1
b0 7
b0 9
b1 0
b1 6
b1 :
b10010010100111001010000010101010101010001000010 ,
#1900
12
#2000
02
#2050
1$
18
b1010 3
1'
1(
b101101 ,
#2100
12
#2200
02
#2250
08
0#
0$
b1011 3
0'
0(
b1 1
b1 7
b1 9
#2300
12
#2400
02
#2450
1#
18
b1100 3
1)
1(
#2500
12
#2600
02
#2650
08
0"
0#
b1101 3
0)
0(
b10 1
b10 7
b10 9
#2700
12
#2800
02
#2850
1"
18
b1110 3
1+
1(
#2900
12
#3000
02
#3050
08
0!
0"
b1111 3
0+
0(
b11 1
b11 7
b11 9
#3100
12
#3200
02
#3250
1!
18
b10000 3
1.
1(
#3300
12
#3400
02
#3450
0!
0$
08
b10001 3
0.
0*
x(
b0 1
b0 7
b0 9
b10 0
b10 6
b10 :
b10010010100111001010000010101010101010001000011 ,
#3500
12
#3600
02
#3650
1$
18
b10010 3
1'
1*
b101101 ,
#3700
12
#3800
02
#3850
08
0#
0$
b10011 3
0'
0*
b1 1
b1 7
b1 9
#3900
12
#4000
02
#4050
1#
18
b10100 3
1)
1*
#4100
12
#4200
02
#4250
08
0"
0#
b10101 3
0)
0*
b10 1
b10 7
b10 9
#4300
12
#4400
02
#4450
1"
18
b10110 3
1+
1*
#4500
12
#4600
02
#4650
08
0!
0"
b10111 3
0+
0*
b11 1
b11 7
b11 9
#4700
12
#4800
02
#4850
1!
18
b11000 3
1.
1*
#4900
12
#5000
02
#5050
0!
0$
08
b11001 3
0.
0-
x*
b0 1
b0 7
b0 9
b11 0
b11 6
b11 :
b10010010100111001010000010101010101010001000100 ,
#5100
12
#5200
02
#5250
1$
18
b11010 3
1'
1-
b101101 ,
#5300
12
#5400
02
#5450
08
0#
0$
b11011 3
0'
0-
b1 1
b1 7
b1 9
#5500
12
#5600
02
#5650
1#
18
b11100 3
1)
1-
#5700
12
#5800
02
#5850
08
0"
0#
b11101 3
0)
0-
b10 1
b10 7
b10 9
#5900
12
#6000
02
#6050
1"
18
b11110 3
1+
1-
#6100
12
#6200
02
#6250
08
0!
0"
b11111 3
0+
0-
b11 1
b11 7
b11 9
#6300
12
#6400
02
#6450
1!
18
b100000 3
1.
1-
#6500
12
#6600
02
#6650
b11111111111111111111111111111111 4
