#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "E:\iverilog\lib\ivl\system.vpi";
:vpi_module "E:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "E:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "E:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "E:\iverilog\lib\ivl\va_math.vpi";
S_000001c1c3c09a90 .scope module, "addressCounterSTIM" "addressCounterSTIM" 2 1;
 .timescale 0 0;
v000001c1c3c6a610_0 .net "address", 7 0, L_000001c1c3c6b5b0;  1 drivers
v000001c1c3c6b3d0_0 .var "clk", 0 0;
S_000001c1c3c09c20 .scope module, "adct" "addressCounter" 2 5, 3 1 0, S_000001c1c3c09a90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "add";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
L_000001c1c3c6bf40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001c1c3c01340 .functor OR 1, L_000001c1c3c6bf40, v000001c1c3c6a9d0_0, C4<0>, C4<0>;
L_000001c1c3c01490 .functor AND 1, L_000001c1c3c6aed0, L_000001c1c3c6b510, C4<1>, C4<1>;
L_000001c1c3c012d0 .functor AND 1, L_000001c1c3c6a7f0, L_000001c1c3c6ba10, C4<1>, C4<1>;
L_000001c1c3c01260 .functor AND 1, L_000001c1c3c6af70, L_000001c1c3c6a750, C4<1>, C4<1>;
L_000001c1c3c01570 .functor AND 1, L_000001c1c3c6b6f0, L_000001c1c3c6a6b0, C4<1>, C4<1>;
L_000001c1c3c01180 .functor AND 1, L_000001c1c3c6b830, L_000001c1c3c6b8d0, C4<1>, C4<1>;
L_000001c1c3c011f0 .functor AND 1, L_000001c1c3c6b0b0, L_000001c1c3c6bab0, C4<1>, C4<1>;
v000001c1c3c03810_0 .net "T", 7 0, L_000001c1c3c6b470;  1 drivers
v000001c1c3c022d0_0 .net *"_ivl_11", 0 0, L_000001c1c3c6aed0;  1 drivers
v000001c1c3c03090_0 .net *"_ivl_13", 0 0, L_000001c1c3c6b510;  1 drivers
v000001c1c3c02410_0 .net *"_ivl_14", 0 0, L_000001c1c3c012d0;  1 drivers
v000001c1c3c03270_0 .net *"_ivl_17", 0 0, L_000001c1c3c6a7f0;  1 drivers
v000001c1c3c024b0_0 .net *"_ivl_19", 0 0, L_000001c1c3c6ba10;  1 drivers
L_000001c1c3c6bef8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c1c3c038b0_0 .net/2u *"_ivl_2", 0 0, L_000001c1c3c6bef8;  1 drivers
v000001c1c3c02910_0 .net *"_ivl_20", 0 0, L_000001c1c3c01260;  1 drivers
v000001c1c3c02550_0 .net *"_ivl_23", 0 0, L_000001c1c3c6af70;  1 drivers
v000001c1c3c029b0_0 .net *"_ivl_25", 0 0, L_000001c1c3c6a750;  1 drivers
v000001c1c3c02af0_0 .net *"_ivl_26", 0 0, L_000001c1c3c01570;  1 drivers
v000001c1c3c02b90_0 .net *"_ivl_29", 0 0, L_000001c1c3c6b6f0;  1 drivers
v000001c1c3bfdd50_0 .net *"_ivl_31", 0 0, L_000001c1c3c6a6b0;  1 drivers
v000001c1c3bfd210_0 .net *"_ivl_32", 0 0, L_000001c1c3c01180;  1 drivers
v000001c1c3bfd7b0_0 .net *"_ivl_35", 0 0, L_000001c1c3c6b830;  1 drivers
v000001c1c3bfdc10_0 .net *"_ivl_37", 0 0, L_000001c1c3c6b8d0;  1 drivers
v000001c1c3bfdcb0_0 .net *"_ivl_38", 0 0, L_000001c1c3c011f0;  1 drivers
v000001c1c3bfd350_0 .net *"_ivl_42", 0 0, L_000001c1c3c6b0b0;  1 drivers
v000001c1c3bfd3f0_0 .net *"_ivl_44", 0 0, L_000001c1c3c6bab0;  1 drivers
v000001c1c3bfd850_0 .net *"_ivl_7", 0 0, L_000001c1c3c6a890;  1 drivers
v000001c1c3bfd490_0 .net *"_ivl_8", 0 0, L_000001c1c3c01490;  1 drivers
v000001c1c3bfd530_0 .net "add", 7 0, L_000001c1c3c6b5b0;  alias, 1 drivers
v000001c1c3c6a4d0_0 .net "clk", 0 0, v000001c1c3c6b3d0_0;  1 drivers
v000001c1c3c6ac50_0 .net "ctreset", 0 0, L_000001c1c3c01340;  1 drivers
v000001c1c3c6a9d0_0 .var "init", 0 0;
v000001c1c3c6b970_0 .net "reset", 0 0, L_000001c1c3c6bf40;  1 drivers
E_000001c1c3c0ec30 .event negedge, v000001c1c3c03c70_0;
L_000001c1c3c6a890 .part L_000001c1c3c6b5b0, 0, 1;
L_000001c1c3c6aed0 .part L_000001c1c3c6b5b0, 1, 1;
L_000001c1c3c6b510 .part L_000001c1c3c6b470, 1, 1;
L_000001c1c3c6a7f0 .part L_000001c1c3c6b5b0, 2, 1;
L_000001c1c3c6ba10 .part L_000001c1c3c6b470, 2, 1;
L_000001c1c3c6af70 .part L_000001c1c3c6b5b0, 3, 1;
L_000001c1c3c6a750 .part L_000001c1c3c6b470, 3, 1;
L_000001c1c3c6b6f0 .part L_000001c1c3c6b5b0, 4, 1;
L_000001c1c3c6a6b0 .part L_000001c1c3c6b470, 4, 1;
L_000001c1c3c6b830 .part L_000001c1c3c6b5b0, 5, 1;
L_000001c1c3c6b8d0 .part L_000001c1c3c6b470, 5, 1;
LS_000001c1c3c6b470_0_0 .concat8 [ 1 1 1 1], L_000001c1c3c6bef8, L_000001c1c3c6a890, L_000001c1c3c01490, L_000001c1c3c012d0;
LS_000001c1c3c6b470_0_4 .concat8 [ 1 1 1 1], L_000001c1c3c01260, L_000001c1c3c01570, L_000001c1c3c01180, L_000001c1c3c011f0;
L_000001c1c3c6b470 .concat8 [ 4 4 0 0], LS_000001c1c3c6b470_0_0, LS_000001c1c3c6b470_0_4;
L_000001c1c3c6b0b0 .part L_000001c1c3c6b5b0, 6, 1;
L_000001c1c3c6bab0 .part L_000001c1c3c6b470, 6, 1;
L_000001c1c3c6b650 .part L_000001c1c3c6b470, 0, 1;
L_000001c1c3c6a110 .part L_000001c1c3c6b470, 1, 1;
L_000001c1c3c6b010 .part L_000001c1c3c6b470, 2, 1;
L_000001c1c3c6a570 .part L_000001c1c3c6b470, 3, 1;
L_000001c1c3c6a430 .part L_000001c1c3c6b470, 4, 1;
L_000001c1c3c69fd0 .part L_000001c1c3c6b470, 5, 1;
L_000001c1c3c6ad90 .part L_000001c1c3c6b470, 6, 1;
LS_000001c1c3c6b5b0_0_0 .concat8 [ 1 1 1 1], v000001c1c3c03bd0_0, v000001c1c3c03d10_0, v000001c1c3c02ff0_0, v000001c1c3c03950_0;
LS_000001c1c3c6b5b0_0_4 .concat8 [ 1 1 1 1], v000001c1c3c02eb0_0, v000001c1c3c03630_0, v000001c1c3c03e50_0, v000001c1c3c02370_0;
L_000001c1c3c6b5b0 .concat8 [ 4 4 0 0], LS_000001c1c3c6b5b0_0_0, LS_000001c1c3c6b5b0_0_4;
L_000001c1c3c6b150 .part L_000001c1c3c6b470, 7, 1;
S_000001c1c3c08b90 .scope module, "tff0" "T_FF" 3 19, 3 35 0, S_000001c1c3c09c20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000001c1c3c03c70_0 .net "clk", 0 0, v000001c1c3c6b3d0_0;  alias, 1 drivers
v000001c1c3c03bd0_0 .var "q", 0 0;
v000001c1c3c03450_0 .net "reset", 0 0, L_000001c1c3c01340;  alias, 1 drivers
v000001c1c3c03a90_0 .net "t", 0 0, L_000001c1c3c6b650;  1 drivers
E_000001c1c3c0e270 .event posedge, v000001c1c3c03450_0, v000001c1c3c03c70_0;
S_000001c1c3c08d20 .scope module, "tff1" "T_FF" 3 20, 3 35 0, S_000001c1c3c09c20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000001c1c3c02730_0 .net "clk", 0 0, v000001c1c3c6b3d0_0;  alias, 1 drivers
v000001c1c3c03d10_0 .var "q", 0 0;
v000001c1c3c027d0_0 .net "reset", 0 0, L_000001c1c3c01340;  alias, 1 drivers
v000001c1c3c039f0_0 .net "t", 0 0, L_000001c1c3c6a110;  1 drivers
S_000001c1c3c68570 .scope module, "tff2" "T_FF" 3 21, 3 35 0, S_000001c1c3c09c20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000001c1c3c03ef0_0 .net "clk", 0 0, v000001c1c3c6b3d0_0;  alias, 1 drivers
v000001c1c3c02ff0_0 .var "q", 0 0;
v000001c1c3c034f0_0 .net "reset", 0 0, L_000001c1c3c01340;  alias, 1 drivers
v000001c1c3c02870_0 .net "t", 0 0, L_000001c1c3c6b010;  1 drivers
S_000001c1c3c68700 .scope module, "tff3" "T_FF" 3 22, 3 35 0, S_000001c1c3c09c20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000001c1c3c03770_0 .net "clk", 0 0, v000001c1c3c6b3d0_0;  alias, 1 drivers
v000001c1c3c03950_0 .var "q", 0 0;
v000001c1c3c03590_0 .net "reset", 0 0, L_000001c1c3c01340;  alias, 1 drivers
v000001c1c3c02cd0_0 .net "t", 0 0, L_000001c1c3c6a570;  1 drivers
S_000001c1c3c698a0 .scope module, "tff4" "T_FF" 3 23, 3 35 0, S_000001c1c3c09c20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000001c1c3c02d70_0 .net "clk", 0 0, v000001c1c3c6b3d0_0;  alias, 1 drivers
v000001c1c3c02eb0_0 .var "q", 0 0;
v000001c1c3c03db0_0 .net "reset", 0 0, L_000001c1c3c01340;  alias, 1 drivers
v000001c1c3c03310_0 .net "t", 0 0, L_000001c1c3c6a430;  1 drivers
S_000001c1c3c69a30 .scope module, "tff5" "T_FF" 3 24, 3 35 0, S_000001c1c3c09c20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000001c1c3c02690_0 .net "clk", 0 0, v000001c1c3c6b3d0_0;  alias, 1 drivers
v000001c1c3c03630_0 .var "q", 0 0;
v000001c1c3c02230_0 .net "reset", 0 0, L_000001c1c3c01340;  alias, 1 drivers
v000001c1c3c02a50_0 .net "t", 0 0, L_000001c1c3c69fd0;  1 drivers
S_000001c1c3c69bc0 .scope module, "tff6" "T_FF" 3 25, 3 35 0, S_000001c1c3c09c20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000001c1c3c03b30_0 .net "clk", 0 0, v000001c1c3c6b3d0_0;  alias, 1 drivers
v000001c1c3c03e50_0 .var "q", 0 0;
v000001c1c3c02e10_0 .net "reset", 0 0, L_000001c1c3c01340;  alias, 1 drivers
v000001c1c3c036d0_0 .net "t", 0 0, L_000001c1c3c6ad90;  1 drivers
S_000001c1c3c69d50 .scope module, "tff7" "T_FF" 3 26, 3 35 0, S_000001c1c3c09c20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000001c1c3c02050_0 .net "clk", 0 0, v000001c1c3c6b3d0_0;  alias, 1 drivers
v000001c1c3c02370_0 .var "q", 0 0;
v000001c1c3c025f0_0 .net "reset", 0 0, L_000001c1c3c01340;  alias, 1 drivers
v000001c1c3c02190_0 .net "t", 0 0, L_000001c1c3c6b150;  1 drivers
    .scope S_000001c1c3c08b90;
T_0 ;
    %wait E_000001c1c3c0e270;
    %load/vec4 v000001c1c3c03450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1c3c03bd0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001c1c3c03a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001c1c3c03bd0_0;
    %inv;
    %assign/vec4 v000001c1c3c03bd0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001c1c3c08d20;
T_1 ;
    %wait E_000001c1c3c0e270;
    %load/vec4 v000001c1c3c027d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1c3c03d10_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001c1c3c039f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001c1c3c03d10_0;
    %inv;
    %assign/vec4 v000001c1c3c03d10_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001c1c3c68570;
T_2 ;
    %wait E_000001c1c3c0e270;
    %load/vec4 v000001c1c3c034f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1c3c02ff0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001c1c3c02870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001c1c3c02ff0_0;
    %inv;
    %assign/vec4 v000001c1c3c02ff0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001c1c3c68700;
T_3 ;
    %wait E_000001c1c3c0e270;
    %load/vec4 v000001c1c3c03590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1c3c03950_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001c1c3c02cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001c1c3c03950_0;
    %inv;
    %assign/vec4 v000001c1c3c03950_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001c1c3c698a0;
T_4 ;
    %wait E_000001c1c3c0e270;
    %load/vec4 v000001c1c3c03db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1c3c02eb0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001c1c3c03310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001c1c3c02eb0_0;
    %inv;
    %assign/vec4 v000001c1c3c02eb0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001c1c3c69a30;
T_5 ;
    %wait E_000001c1c3c0e270;
    %load/vec4 v000001c1c3c02230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1c3c03630_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001c1c3c02a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001c1c3c03630_0;
    %inv;
    %assign/vec4 v000001c1c3c03630_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001c1c3c69bc0;
T_6 ;
    %wait E_000001c1c3c0e270;
    %load/vec4 v000001c1c3c02e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1c3c03e50_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001c1c3c036d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001c1c3c03e50_0;
    %inv;
    %assign/vec4 v000001c1c3c03e50_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001c1c3c69d50;
T_7 ;
    %wait E_000001c1c3c0e270;
    %load/vec4 v000001c1c3c025f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1c3c02370_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001c1c3c02190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001c1c3c02370_0;
    %inv;
    %assign/vec4 v000001c1c3c02370_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001c1c3c09c20;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1c3c6a9d0_0, 0;
    %end;
    .thread T_8;
    .scope S_000001c1c3c09c20;
T_9 ;
    %wait E_000001c1c3c0ec30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1c3c6a9d0_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_000001c1c3c09a90;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1c3c6b3d0_0, 0;
    %vpi_call 2 9 "$dumpfile", "addressCounter.vcd" {0 0 0};
    %vpi_call 2 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001c1c3c09a90 {0 0 0};
    %delay 1000, 0;
    %vpi_call 2 11 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_000001c1c3c09a90;
T_11 ;
    %delay 5, 0;
    %load/vec4 v000001c1c3c6b3d0_0;
    %inv;
    %assign/vec4 v000001c1c3c6b3d0_0, 0;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "stims\addressCounterSTIM.v";
    "addressCounter.v";
