// Seed: 1887360513
module module_0 (
    input  uwire id_0,
    input  tri0  id_1,
    output uwire id_2
);
  logic [-1 : -1 'b0] id_4;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd41,
    parameter id_2 = 32'd93
) (
    input  wand _id_0,
    input  tri  id_1,
    input  wor  _id_2,
    input  tri0 id_3,
    output tri0 id_4,
    output wand id_5,
    output tri1 id_6,
    output wor  id_7
);
  wire id_9;
  wire [-1 : ~  id_0] id_10;
  wire [id_0 : id_2] id_11;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
  assign id_4 = id_0;
endmodule
