{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 05 10:06:59 2018 " "Info: Processing started: Mon Nov 05 10:06:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off key -c key " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off key -c key" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_exp/key_st/key_st.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /final_exp/key_st/key_st.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key_st-akey_st " "Info: Found design unit 1: key_st-akey_st" {  } { { "../key_st/key_st.vhd" "" { Text "F:/FINAL_EXP/key_st/key_st.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 key_st " "Info: Found entity 1: key_st" {  } { { "../key_st/key_st.vhd" "" { Text "F:/FINAL_EXP/key_st/key_st.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_exp/key_lg/key_lg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /final_exp/key_lg/key_lg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key_lg-akey_lg " "Info: Found design unit 1: key_lg-akey_lg" {  } { { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 key_lg " "Info: Found entity 1: key_lg" {  } { { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file key.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key-akey " "Info: Found design unit 1: key-akey" {  } { { "key.vhd" "" { Text "F:/FINAL_EXP/key/key.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 key " "Info: Found entity 1: key" {  } { { "key.vhd" "" { Text "F:/FINAL_EXP/key/key.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "key " "Info: Elaborating entity \"key\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_lg key_lg:u1 " "Info: Elaborating entity \"key_lg\" for hierarchy \"key_lg:u1\"" {  } { { "key.vhd" "u1" { Text "F:/FINAL_EXP/key/key.vhd" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag key_lg.vhd(32) " "Warning (10492): VHDL Process Statement warning at key_lg.vhd(32): signal \"flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag key_lg.vhd(38) " "Warning (10492): VHDL Process Statement warning at key_lg.vhd(38): signal \"flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag key_lg.vhd(44) " "Warning (10492): VHDL Process Statement warning at key_lg.vhd(44): signal \"flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag key_lg.vhd(50) " "Warning (10492): VHDL Process Statement warning at key_lg.vhd(50): signal \"flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag key_lg.vhd(115) " "Warning (10492): VHDL Process Statement warning at key_lg.vhd(115): signal \"flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag key_lg.vhd(135) " "Warning (10492): VHDL Process Statement warning at key_lg.vhd(135): signal \"flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag key_lg.vhd(155) " "Warning (10492): VHDL Process Statement warning at key_lg.vhd(155): signal \"flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "flag key_lg.vhd(70) " "Warning (10631): VHDL Process Statement warning at key_lg.vhd(70): inferring latch(es) for signal or variable \"flag\", which holds its previous value in one or more paths through the process" {  } { { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 70 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "coding key_lg.vhd(70) " "Warning (10631): VHDL Process Statement warning at key_lg.vhd(70): inferring latch(es) for signal or variable \"coding\", which holds its previous value in one or more paths through the process" {  } { { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 70 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coding\[0\] key_lg.vhd(70) " "Info (10041): Inferred latch for \"coding\[0\]\" at key_lg.vhd(70)" {  } { { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coding\[1\] key_lg.vhd(70) " "Info (10041): Inferred latch for \"coding\[1\]\" at key_lg.vhd(70)" {  } { { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coding\[2\] key_lg.vhd(70) " "Info (10041): Inferred latch for \"coding\[2\]\" at key_lg.vhd(70)" {  } { { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coding\[3\] key_lg.vhd(70) " "Info (10041): Inferred latch for \"coding\[3\]\" at key_lg.vhd(70)" {  } { { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag key_lg.vhd(70) " "Info (10041): Inferred latch for \"flag\" at key_lg.vhd(70)" {  } { { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_st key_st:u2 " "Info: Elaborating entity \"key_st\" for hierarchy \"key_st:u2\"" {  } { { "key.vhd" "u2" { Text "F:/FINAL_EXP/key/key.vhd" 53 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag key_st.vhd(31) " "Warning (10492): VHDL Process Statement warning at key_st.vhd(31): signal \"flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../key_st/key_st.vhd" "" { Text "F:/FINAL_EXP/key_st/key_st.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "isout key_st.vhd(37) " "Warning (10492): VHDL Process Statement warning at key_st.vhd(37): signal \"isout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../key_st/key_st.vhd" "" { Text "F:/FINAL_EXP/key_st/key_st.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "isout key_st.vhd(59) " "Warning (10492): VHDL Process Statement warning at key_st.vhd(59): signal \"isout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../key_st/key_st.vhd" "" { Text "F:/FINAL_EXP/key_st/key_st.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk key_st.vhd(63) " "Warning (10492): VHDL Process Statement warning at key_st.vhd(63): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../key_st/key_st.vhd" "" { Text "F:/FINAL_EXP/key_st/key_st.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "coding key_st.vhd(86) " "Warning (10492): VHDL Process Statement warning at key_st.vhd(86): signal \"coding\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../key_st/key_st.vhd" "" { Text "F:/FINAL_EXP/key_st/key_st.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "key_lg:u1\|flag " "Warning: Latch key_lg:u1\|flag has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA keyin\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal keyin\[0\]" {  } { { "key.vhd" "" { Text "F:/FINAL_EXP/key/key.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 70 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "key_lg:u1\|coding\[0\] " "Warning: Latch key_lg:u1\|coding\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA key_lg:u1\|now_state.s0 " "Warning: Ports D and ENA on the latch are fed by the same signal key_lg:u1\|now_state.s0" {  } { { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 70 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "key_lg:u1\|coding\[1\] " "Warning: Latch key_lg:u1\|coding\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA key_lg:u1\|now_state.s0 " "Warning: Ports D and ENA on the latch are fed by the same signal key_lg:u1\|now_state.s0" {  } { { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 70 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "key_lg:u1\|coding\[2\] " "Warning: Latch key_lg:u1\|coding\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA keyin\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal keyin\[0\]" {  } { { "key.vhd" "" { Text "F:/FINAL_EXP/key/key.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 70 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "key_lg:u1\|coding\[3\] " "Warning: Latch key_lg:u1\|coding\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA keyin\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal keyin\[0\]" {  } { { "key.vhd" "" { Text "F:/FINAL_EXP/key/key.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 70 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "54 " "Info: Implemented 54 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info: Implemented 9 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "39 " "Info: Implemented 39 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "210 " "Info: Peak virtual memory: 210 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 05 10:07:00 2018 " "Info: Processing ended: Mon Nov 05 10:07:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
