// Seed: 3779868302
module module_0 (
    id_1,
    id_2
);
  inout supply0 id_2;
  assign module_1.id_6 = 0;
  inout wire id_1;
  assign id_2 = -1 - id_2;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    output wand id_2
);
  logic id_4;
  ;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  wire id_5;
  bit id_6;
  wire [1 : -1] id_7;
  assign id_1 = id_0;
  generate
    always @(id_4 or posedge 1'd0) id_6 = id_7;
  endgenerate
  logic [-1 : 1] id_8[1 'd0 : 1];
  ;
  assign id_8 = 1;
  assign id_2 = id_6;
endmodule
