{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621179433415 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621179433427 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 16 16:37:13 2021 " "Processing started: Sun May 16 16:37:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621179433427 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179433427 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MiniProject -c MiniProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off MiniProject -c MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179433427 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621179434088 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621179434088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/title_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/title_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 title_rom " "Found entity 1: title_rom" {  } { { "sprites/title_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/title_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621179442928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179442928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/score_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/score_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 score_rom " "Found entity 1: score_rom" {  } { { "sprites/score_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/score_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621179442948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179442948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/pipe_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/pipe_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_rom " "Found entity 1: pipe_rom" {  } { { "sprites/pipe_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/pipe_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621179442961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179442961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/pause_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/pause_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 pause_rom " "Found entity 1: pause_rom" {  } { { "sprites/pause_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/pause_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621179442967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179442967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/numbers_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/numbers_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 numbers_rom " "Found entity 1: numbers_rom" {  } { { "sprites/numbers_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/numbers_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621179442972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179442972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/medals_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/medals_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 medals_rom " "Found entity 1: medals_rom" {  } { { "sprites/medals_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/medals_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621179442981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179442981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/game_over_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/game_over_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_over_rom " "Found entity 1: game_over_rom" {  } { { "sprites/game_over_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/game_over_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621179442990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179442990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/floor_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/floor_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 floor_rom " "Found entity 1: floor_rom" {  } { { "sprites/floor_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/floor_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621179443000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_3_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_3_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_3_rom " "Found entity 1: flap_3_rom" {  } { { "sprites/flap_3_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_3_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621179443005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_2_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_2_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_2_rom " "Found entity 1: flap_2_rom" {  } { { "sprites/flap_2_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_2_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621179443010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_1_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_1_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_1_rom " "Found entity 1: flap_1_rom" {  } { { "sprites/flap_1_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_1_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621179443015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/background_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/background_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 background_rom " "Found entity 1: background_rom" {  } { { "sprites/background_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/background_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621179443041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443041 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand main.v(98) " "Verilog HDL Declaration warning at main.v(98): \"rand\" is SystemVerilog-2005 keyword" {  } { { "main.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 98 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1621179443045 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA vga main.v(50) " "Verilog HDL Declaration information at main.v(50): object \"VGA\" differs only in case from object \"vga\" in the same scope" {  } { { "main.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1621179443045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621179443046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_gen " "Found entity 1: vga_gen" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621179443051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443051 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_divider.v(10) " "Verilog HDL information at clk_divider.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "clk_divider.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/clk_divider.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1621179443055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/clk_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621179443056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "key_filter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/key_filter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621179443060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_renderer.v 1 1 " "Found 1 design units, including 1 entities, in source file image_renderer.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_renderer " "Found entity 1: image_renderer" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621179443065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_input.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_input " "Found entity 1: keyboard_input" {  } { { "keyboard_input.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/keyboard_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621179443070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bird_physics.v 1 1 " "Found 1 design units, including 1 entities, in source file bird_physics.v" { { "Info" "ISGN_ENTITY_NAME" "1 bird_physics " "Found entity 1: bird_physics" {  } { { "bird_physics.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bird_physics.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621179443074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443074 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pause PAUSE game_FSM.v(3) " "Verilog HDL Declaration information at game_FSM.v(3): object \"pause\" differs only in case from object \"PAUSE\" in the same scope" {  } { { "game_FSM.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/game_FSM.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1621179443078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file game_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_FSM " "Found entity 1: game_FSM" {  } { { "game_FSM.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/game_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621179443079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "collision_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file collision_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 collision_detection " "Found entity 1: collision_detection" {  } { { "collision_detection.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/collision_detection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621179443084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes.v 1 1 " "Found 1 design units, including 1 entities, in source file pipes.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipes " "Found entity 1: pipes" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621179443089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "LFSR.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/LFSR.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621179443093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_number_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file random_number_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 random_number_generator " "Found entity 1: random_number_generator" {  } { { "random_number_generator.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/random_number_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621179443098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443098 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621179443336 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(47) " "Verilog HDL assignment warning at main.v(47): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621179443338 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:VGA " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:VGA\"" {  } { { "main.v" "VGA" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621179443340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:GAME " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:GAME\"" {  } { { "main.v" "GAME" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621179443342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:FLOOR " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:FLOOR\"" {  } { { "main.v" "FLOOR" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621179443344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_gen vga_gen:vga " "Elaborating entity \"vga_gen\" for hierarchy \"vga_gen:vga\"" {  } { { "main.v" "vga" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621179443346 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_gen.v(35) " "Verilog HDL assignment warning at vga_gen.v(35): truncated value with size 32 to match size of target (16)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621179443347 "|main|vga_gen:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_gen.v(48) " "Verilog HDL assignment warning at vga_gen.v(48): truncated value with size 32 to match size of target (16)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621179443347 "|main|vga_gen:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_gen.v(60) " "Verilog HDL assignment warning at vga_gen.v(60): truncated value with size 32 to match size of target (1)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621179443347 "|main|vga_gen:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_gen.v(61) " "Verilog HDL assignment warning at vga_gen.v(61): truncated value with size 32 to match size of target (1)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621179443347 "|main|vga_gen:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_gen.v(62) " "Verilog HDL assignment warning at vga_gen.v(62): truncated value with size 32 to match size of target (1)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621179443347 "|main|vga_gen:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_input keyboard_input:kb " "Elaborating entity \"keyboard_input\" for hierarchy \"keyboard_input:kb\"" {  } { { "main.v" "kb" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621179443349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_number_generator random_number_generator:rand " "Elaborating entity \"random_number_generator\" for hierarchy \"random_number_generator:rand\"" {  } { { "main.v" "rand" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621179443352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_filter:p_edge " "Elaborating entity \"key_filter\" for hierarchy \"key_filter:p_edge\"" {  } { { "main.v" "p_edge" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621179443355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_FSM game_FSM:FSM " "Elaborating entity \"game_FSM\" for hierarchy \"game_FSM:FSM\"" {  } { { "main.v" "FSM" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621179443357 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "game_FSM.v(20) " "Verilog HDL Case Statement information at game_FSM.v(20): all case item expressions in this case statement are onehot" {  } { { "game_FSM.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/game_FSM.v" 20 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1621179443357 "|main|game_FSM:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bird_physics bird_physics:phys " "Elaborating entity \"bird_physics\" for hierarchy \"bird_physics:phys\"" {  } { { "main.v" "phys" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621179443359 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "bird_physics.v(43) " "Verilog HDL error at bird_physics.v(43): constant value overflow" {  } { { "bird_physics.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bird_physics.v" 43 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1621179443361 "|main|bird_physics:phys"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird_physics.v(45) " "Verilog HDL assignment warning at bird_physics.v(45): truncated value with size 32 to match size of target (16)" {  } { { "bird_physics.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bird_physics.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621179443361 "|main|bird_physics:phys"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird_physics.v(49) " "Verilog HDL assignment warning at bird_physics.v(49): truncated value with size 32 to match size of target (16)" {  } { { "bird_physics.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bird_physics.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621179443361 "|main|bird_physics:phys"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird_physics.v(51) " "Verilog HDL assignment warning at bird_physics.v(51): truncated value with size 32 to match size of target (16)" {  } { { "bird_physics.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bird_physics.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621179443361 "|main|bird_physics:phys"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bird_physics.v(38) " "Verilog HDL Case Statement information at bird_physics.v(38): all case item expressions in this case statement are onehot" {  } { { "bird_physics.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bird_physics.v" 38 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1621179443361 "|main|bird_physics:phys"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "bird_physics.v(80) " "Verilog HDL error at bird_physics.v(80): constant value overflow" {  } { { "bird_physics.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bird_physics.v" 80 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1621179443361 "|main|bird_physics:phys"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bird_physics.v(74) " "Verilog HDL Case Statement information at bird_physics.v(74): all case item expressions in this case statement are onehot" {  } { { "bird_physics.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bird_physics.v" 74 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1621179443361 "|main|bird_physics:phys"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision_detection collision_detection:coll " "Elaborating entity \"collision_detection\" for hierarchy \"collision_detection:coll\"" {  } { { "main.v" "coll" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621179443362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipes pipes:pipe_shift " "Elaborating entity \"pipes\" for hierarchy \"pipes:pipe_shift\"" {  } { { "main.v" "pipe_shift" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621179443381 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "pipes.v(53) " "Verilog HDL Case Statement information at pipes.v(53): all case item expressions in this case statement are onehot" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 53 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1621179443384 "|main|pipes:pipe_shift"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_renderer image_renderer:display " "Elaborating entity \"image_renderer\" for hierarchy \"image_renderer:display\"" {  } { { "main.v" "display" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621179443425 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "image_renderer.v(51) " "Verilog HDL Case Statement information at image_renderer.v(51): all case item expressions in this case statement are onehot" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 51 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1621179443430 "|main|image_renderer:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pipe_btm_gfx image_renderer.v(277) " "Verilog HDL Always Construct warning at image_renderer.v(277): variable \"pipe_btm_gfx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 277 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621179443430 "|main|image_renderer:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pipe_top_gfx image_renderer.v(281) " "Verilog HDL Always Construct warning at image_renderer.v(281): variable \"pipe_top_gfx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 281 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621179443430 "|main|image_renderer:display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pipe_row image_renderer.v(267) " "Verilog HDL Always Construct warning at image_renderer.v(267): inferring latch(es) for variable \"pipe_row\", which holds its previous value in one or more paths through the always construct" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621179443430 "|main|image_renderer:display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pipe_col image_renderer.v(267) " "Verilog HDL Always Construct warning at image_renderer.v(267): inferring latch(es) for variable \"pipe_col\", which holds its previous value in one or more paths through the always construct" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621179443431 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[0\] image_renderer.v(267) " "Inferred latch for \"pipe_col\[0\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443431 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[1\] image_renderer.v(267) " "Inferred latch for \"pipe_col\[1\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443431 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[2\] image_renderer.v(267) " "Inferred latch for \"pipe_col\[2\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443431 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[3\] image_renderer.v(267) " "Inferred latch for \"pipe_col\[3\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443431 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[4\] image_renderer.v(267) " "Inferred latch for \"pipe_col\[4\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443431 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[5\] image_renderer.v(267) " "Inferred latch for \"pipe_col\[5\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443431 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[6\] image_renderer.v(267) " "Inferred latch for \"pipe_col\[6\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443431 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[7\] image_renderer.v(267) " "Inferred latch for \"pipe_col\[7\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443431 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[8\] image_renderer.v(267) " "Inferred latch for \"pipe_col\[8\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443431 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[9\] image_renderer.v(267) " "Inferred latch for \"pipe_col\[9\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443431 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[10\] image_renderer.v(267) " "Inferred latch for \"pipe_col\[10\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443431 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[11\] image_renderer.v(267) " "Inferred latch for \"pipe_col\[11\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443431 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[12\] image_renderer.v(267) " "Inferred latch for \"pipe_col\[12\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443431 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[13\] image_renderer.v(267) " "Inferred latch for \"pipe_col\[13\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443431 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[14\] image_renderer.v(267) " "Inferred latch for \"pipe_col\[14\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443431 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[15\] image_renderer.v(267) " "Inferred latch for \"pipe_col\[15\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443431 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[16\] image_renderer.v(267) " "Inferred latch for \"pipe_col\[16\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443431 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[17\] image_renderer.v(267) " "Inferred latch for \"pipe_col\[17\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443431 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[18\] image_renderer.v(267) " "Inferred latch for \"pipe_col\[18\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443431 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[19\] image_renderer.v(267) " "Inferred latch for \"pipe_col\[19\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443431 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[20\] image_renderer.v(267) " "Inferred latch for \"pipe_col\[20\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443431 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[21\] image_renderer.v(267) " "Inferred latch for \"pipe_col\[21\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443431 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[22\] image_renderer.v(267) " "Inferred latch for \"pipe_col\[22\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443431 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[23\] image_renderer.v(267) " "Inferred latch for \"pipe_col\[23\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443431 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[24\] image_renderer.v(267) " "Inferred latch for \"pipe_col\[24\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443431 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[25\] image_renderer.v(267) " "Inferred latch for \"pipe_col\[25\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443432 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[26\] image_renderer.v(267) " "Inferred latch for \"pipe_col\[26\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443432 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[27\] image_renderer.v(267) " "Inferred latch for \"pipe_col\[27\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443432 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[28\] image_renderer.v(267) " "Inferred latch for \"pipe_col\[28\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443432 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[29\] image_renderer.v(267) " "Inferred latch for \"pipe_col\[29\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443432 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[30\] image_renderer.v(267) " "Inferred latch for \"pipe_col\[30\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443432 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[31\] image_renderer.v(267) " "Inferred latch for \"pipe_col\[31\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443432 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[0\] image_renderer.v(267) " "Inferred latch for \"pipe_row\[0\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443432 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[1\] image_renderer.v(267) " "Inferred latch for \"pipe_row\[1\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443432 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[2\] image_renderer.v(267) " "Inferred latch for \"pipe_row\[2\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443432 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[3\] image_renderer.v(267) " "Inferred latch for \"pipe_row\[3\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443432 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[4\] image_renderer.v(267) " "Inferred latch for \"pipe_row\[4\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443432 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[5\] image_renderer.v(267) " "Inferred latch for \"pipe_row\[5\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443432 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[6\] image_renderer.v(267) " "Inferred latch for \"pipe_row\[6\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443432 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[7\] image_renderer.v(267) " "Inferred latch for \"pipe_row\[7\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443432 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[8\] image_renderer.v(267) " "Inferred latch for \"pipe_row\[8\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443432 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[9\] image_renderer.v(267) " "Inferred latch for \"pipe_row\[9\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443432 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[10\] image_renderer.v(267) " "Inferred latch for \"pipe_row\[10\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443432 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[11\] image_renderer.v(267) " "Inferred latch for \"pipe_row\[11\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443432 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[12\] image_renderer.v(267) " "Inferred latch for \"pipe_row\[12\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443432 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[13\] image_renderer.v(267) " "Inferred latch for \"pipe_row\[13\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443432 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[14\] image_renderer.v(267) " "Inferred latch for \"pipe_row\[14\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443432 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[15\] image_renderer.v(267) " "Inferred latch for \"pipe_row\[15\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443432 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[16\] image_renderer.v(267) " "Inferred latch for \"pipe_row\[16\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443432 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[17\] image_renderer.v(267) " "Inferred latch for \"pipe_row\[17\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443432 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[18\] image_renderer.v(267) " "Inferred latch for \"pipe_row\[18\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443432 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[19\] image_renderer.v(267) " "Inferred latch for \"pipe_row\[19\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443432 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[20\] image_renderer.v(267) " "Inferred latch for \"pipe_row\[20\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443432 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[21\] image_renderer.v(267) " "Inferred latch for \"pipe_row\[21\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443432 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[22\] image_renderer.v(267) " "Inferred latch for \"pipe_row\[22\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443432 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[23\] image_renderer.v(267) " "Inferred latch for \"pipe_row\[23\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443432 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[24\] image_renderer.v(267) " "Inferred latch for \"pipe_row\[24\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443433 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[25\] image_renderer.v(267) " "Inferred latch for \"pipe_row\[25\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443433 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[26\] image_renderer.v(267) " "Inferred latch for \"pipe_row\[26\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443433 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[27\] image_renderer.v(267) " "Inferred latch for \"pipe_row\[27\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443433 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[28\] image_renderer.v(267) " "Inferred latch for \"pipe_row\[28\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443433 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[29\] image_renderer.v(267) " "Inferred latch for \"pipe_row\[29\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443433 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[30\] image_renderer.v(267) " "Inferred latch for \"pipe_row\[30\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443433 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[31\] image_renderer.v(267) " "Inferred latch for \"pipe_row\[31\]\" at image_renderer.v(267)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179443433 "|main|image_renderer:display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flap_1_rom image_renderer:display\|flap_1_rom:bird1 " "Elaborating entity \"flap_1_rom\" for hierarchy \"image_renderer:display\|flap_1_rom:bird1\"" {  } { { "image_renderer.v" "bird1" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621179443434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flap_2_rom image_renderer:display\|flap_2_rom:bird2 " "Elaborating entity \"flap_2_rom\" for hierarchy \"image_renderer:display\|flap_2_rom:bird2\"" {  } { { "image_renderer.v" "bird2" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621179443437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flap_3_rom image_renderer:display\|flap_3_rom:bird3 " "Elaborating entity \"flap_3_rom\" for hierarchy \"image_renderer:display\|flap_3_rom:bird3\"" {  } { { "image_renderer.v" "bird3" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621179443440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "title_rom image_renderer:display\|title_rom:title " "Elaborating entity \"title_rom\" for hierarchy \"image_renderer:display\|title_rom:title\"" {  } { { "image_renderer.v" "title" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621179443442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pause_rom image_renderer:display\|pause_rom:pause_icon " "Elaborating entity \"pause_rom\" for hierarchy \"image_renderer:display\|pause_rom:pause_icon\"" {  } { { "image_renderer.v" "pause_icon" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621179443460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_rom image_renderer:display\|pipe_rom:pipe " "Elaborating entity \"pipe_rom\" for hierarchy \"image_renderer:display\|pipe_rom:pipe\"" {  } { { "image_renderer.v" "pipe" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621179443462 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bird_state\[2\] " "Net \"bird_state\[2\]\" is missing source, defaulting to GND" {  } { { "main.v" "bird_state\[2\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443584 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1621179443584 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bird_state\[2\] " "Net \"bird_state\[2\]\" is missing source, defaulting to GND" {  } { { "main.v" "bird_state\[2\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443584 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1621179443584 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bird_state\[2\] " "Net \"bird_state\[2\]\" is missing source, defaulting to GND" {  } { { "main.v" "bird_state\[2\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443585 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1621179443585 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bird_state\[2\] " "Net \"bird_state\[2\]\" is missing source, defaulting to GND" {  } { { "main.v" "bird_state\[2\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443585 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1621179443585 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bird_state\[2\] " "Net \"bird_state\[2\]\" is missing source, defaulting to GND" {  } { { "main.v" "bird_state\[2\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443585 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1621179443585 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bird_state\[2\] " "Net \"bird_state\[2\]\" is missing source, defaulting to GND" {  } { { "main.v" "bird_state\[2\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[31\] " "Net \"X\[31\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[30\] " "Net \"X\[30\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[29\] " "Net \"X\[29\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[28\] " "Net \"X\[28\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[27\] " "Net \"X\[27\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[26\] " "Net \"X\[26\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[25\] " "Net \"X\[25\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[24\] " "Net \"X\[24\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[23\] " "Net \"X\[23\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[22\] " "Net \"X\[22\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[21\] " "Net \"X\[21\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[20\] " "Net \"X\[20\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[19\] " "Net \"X\[19\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[18\] " "Net \"X\[18\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[17\] " "Net \"X\[17\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[16\] " "Net \"X\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[31\] " "Net \"Y\[31\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[30\] " "Net \"Y\[30\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[29\] " "Net \"Y\[29\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[28\] " "Net \"Y\[28\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[27\] " "Net \"Y\[27\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[26\] " "Net \"Y\[26\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[25\] " "Net \"Y\[25\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[24\] " "Net \"Y\[24\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[23\] " "Net \"Y\[23\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[22\] " "Net \"Y\[22\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[21\] " "Net \"Y\[21\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[20\] " "Net \"Y\[20\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[19\] " "Net \"Y\[19\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[18\] " "Net \"Y\[18\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[17\] " "Net \"Y\[17\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[16\] " "Net \"Y\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443585 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1621179443585 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bird_state\[2\] " "Net \"bird_state\[2\]\" is missing source, defaulting to GND" {  } { { "main.v" "bird_state\[2\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[31\] " "Net \"X\[31\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[30\] " "Net \"X\[30\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[29\] " "Net \"X\[29\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[28\] " "Net \"X\[28\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[27\] " "Net \"X\[27\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[26\] " "Net \"X\[26\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[25\] " "Net \"X\[25\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[24\] " "Net \"X\[24\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[23\] " "Net \"X\[23\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[22\] " "Net \"X\[22\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[21\] " "Net \"X\[21\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[20\] " "Net \"X\[20\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[19\] " "Net \"X\[19\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[18\] " "Net \"X\[18\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[17\] " "Net \"X\[17\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[16\] " "Net \"X\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[31\] " "Net \"Y\[31\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[30\] " "Net \"Y\[30\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[29\] " "Net \"Y\[29\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[28\] " "Net \"Y\[28\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[27\] " "Net \"Y\[27\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[26\] " "Net \"Y\[26\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[25\] " "Net \"Y\[25\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[24\] " "Net \"Y\[24\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[23\] " "Net \"Y\[23\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[22\] " "Net \"Y\[22\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[21\] " "Net \"Y\[21\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[20\] " "Net \"Y\[20\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[19\] " "Net \"Y\[19\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[18\] " "Net \"Y\[18\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[17\] " "Net \"Y\[17\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[16\] " "Net \"Y\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443587 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1621179443587 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bird_state\[2\] " "Net \"bird_state\[2\]\" is missing source, defaulting to GND" {  } { { "main.v" "bird_state\[2\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443588 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[31\] " "Net \"X\[31\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443588 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[30\] " "Net \"X\[30\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443588 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[29\] " "Net \"X\[29\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443588 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[28\] " "Net \"X\[28\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443588 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[27\] " "Net \"X\[27\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443588 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[26\] " "Net \"X\[26\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443588 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[25\] " "Net \"X\[25\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443588 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[24\] " "Net \"X\[24\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443588 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[23\] " "Net \"X\[23\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443588 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[22\] " "Net \"X\[22\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443588 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[21\] " "Net \"X\[21\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443588 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[20\] " "Net \"X\[20\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443588 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[19\] " "Net \"X\[19\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443588 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[18\] " "Net \"X\[18\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443588 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[17\] " "Net \"X\[17\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443588 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[16\] " "Net \"X\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443588 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[31\] " "Net \"Y\[31\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443588 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[30\] " "Net \"Y\[30\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443588 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[29\] " "Net \"Y\[29\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443588 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[28\] " "Net \"Y\[28\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443588 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[27\] " "Net \"Y\[27\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443588 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[26\] " "Net \"Y\[26\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443588 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[25\] " "Net \"Y\[25\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443588 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[24\] " "Net \"Y\[24\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443588 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[23\] " "Net \"Y\[23\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443588 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[22\] " "Net \"Y\[22\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443588 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[21\] " "Net \"Y\[21\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443588 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[20\] " "Net \"Y\[20\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443588 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[19\] " "Net \"Y\[19\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443588 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[18\] " "Net \"Y\[18\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443588 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[17\] " "Net \"Y\[17\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443588 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[16\] " "Net \"Y\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443588 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1621179443588 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bird_state\[2\] " "Net \"bird_state\[2\]\" is missing source, defaulting to GND" {  } { { "main.v" "bird_state\[2\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443589 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[31\] " "Net \"X\[31\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443589 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[30\] " "Net \"X\[30\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443589 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[29\] " "Net \"X\[29\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443589 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[28\] " "Net \"X\[28\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443589 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[27\] " "Net \"X\[27\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443589 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[26\] " "Net \"X\[26\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443589 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[25\] " "Net \"X\[25\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443589 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[24\] " "Net \"X\[24\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443589 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[23\] " "Net \"X\[23\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443589 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[22\] " "Net \"X\[22\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443589 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[21\] " "Net \"X\[21\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443589 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[20\] " "Net \"X\[20\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443589 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[19\] " "Net \"X\[19\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443589 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[18\] " "Net \"X\[18\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443589 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[17\] " "Net \"X\[17\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443589 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[16\] " "Net \"X\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443589 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[31\] " "Net \"Y\[31\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443589 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[30\] " "Net \"Y\[30\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443589 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[29\] " "Net \"Y\[29\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443589 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[28\] " "Net \"Y\[28\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443589 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[27\] " "Net \"Y\[27\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443589 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[26\] " "Net \"Y\[26\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443589 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[25\] " "Net \"Y\[25\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443589 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[24\] " "Net \"Y\[24\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443589 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[23\] " "Net \"Y\[23\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443589 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[22\] " "Net \"Y\[22\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443589 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[21\] " "Net \"Y\[21\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443589 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[20\] " "Net \"Y\[20\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443589 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[19\] " "Net \"Y\[19\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443589 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[18\] " "Net \"Y\[18\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443589 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[17\] " "Net \"Y\[17\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443589 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[16\] " "Net \"Y\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621179443589 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1621179443589 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "4 " "Ignored 4 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "4 " "Ignored 4 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1621179443833 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1621179443833 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "18 " "Inferred 18 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div0\"" {  } { { "image_renderer.v" "Div0" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 137 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621179449131 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div1\"" {  } { { "image_renderer.v" "Div1" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 138 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621179449131 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div6\"" {  } { { "image_renderer.v" "Div6" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 169 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621179449131 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div7\"" {  } { { "image_renderer.v" "Div7" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 170 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621179449131 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div9\"" {  } { { "image_renderer.v" "Div9" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 186 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621179449131 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div8\"" {  } { { "image_renderer.v" "Div8" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 185 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621179449131 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div20 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div20\"" {  } { { "image_renderer.v" "Div20" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 282 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621179449131 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div16 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div16\"" {  } { { "image_renderer.v" "Div16" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 278 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621179449131 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div17 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div17\"" {  } { { "image_renderer.v" "Div17" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 282 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621179449131 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div11\"" {  } { { "image_renderer.v" "Div11" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 282 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621179449131 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div10\"" {  } { { "image_renderer.v" "Div10" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 278 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621179449131 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div13 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div13\"" {  } { { "image_renderer.v" "Div13" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 278 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621179449131 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div14 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div14\"" {  } { { "image_renderer.v" "Div14" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 282 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621179449131 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div19 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div19\"" {  } { { "image_renderer.v" "Div19" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 278 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621179449131 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div21 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div21\"" {  } { { "image_renderer.v" "Div21" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 283 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621179449131 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div18 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div18\"" {  } { { "image_renderer.v" "Div18" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 283 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621179449131 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div12\"" {  } { { "image_renderer.v" "Div12" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 283 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621179449131 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div15 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div15\"" {  } { { "image_renderer.v" "Div15" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 283 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621179449131 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1621179449131 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_renderer:display\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"image_renderer:display\|lpm_divide:Div0\"" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 137 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621179449189 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_renderer:display\|lpm_divide:Div0 " "Instantiated megafunction \"image_renderer:display\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621179449190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621179449190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621179449190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621179449190 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 137 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621179449190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gbm " "Found entity 1: lpm_divide_gbm" {  } { { "db/lpm_divide_gbm.tdf" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/db/lpm_divide_gbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621179449235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179449235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621179449255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179449255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ive.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ive " "Found entity 1: alt_u_div_ive" {  } { { "db/alt_u_div_ive.tdf" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/db/alt_u_div_ive.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621179449294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179449294 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_renderer:display\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"image_renderer:display\|lpm_divide:Div1\"" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 138 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621179449312 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_renderer:display\|lpm_divide:Div1 " "Instantiated megafunction \"image_renderer:display\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621179449312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621179449312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621179449312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621179449312 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 138 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621179449312 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_renderer:display\|lpm_divide:Div7 " "Elaborated megafunction instantiation \"image_renderer:display\|lpm_divide:Div7\"" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 170 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621179449347 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_renderer:display\|lpm_divide:Div7 " "Instantiated megafunction \"image_renderer:display\|lpm_divide:Div7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621179449347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621179449347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621179449347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621179449347 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 170 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621179449347 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1621179451228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_row\[2\] " "Latch image_renderer:display\|pipe_row\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|pipe_btm_gfx\[3\] " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|pipe_btm_gfx\[3\]" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 253 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621179451344 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621179451344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_row\[6\] " "Latch image_renderer:display\|pipe_row\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|pipe_btm_gfx\[3\] " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|pipe_btm_gfx\[3\]" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 253 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621179451345 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621179451345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_row\[4\] " "Latch image_renderer:display\|pipe_row\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|pipe_btm_gfx\[3\] " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|pipe_btm_gfx\[3\]" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 253 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621179451345 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621179451345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_row\[5\] " "Latch image_renderer:display\|pipe_row\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|pipe_btm_gfx\[3\] " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|pipe_btm_gfx\[3\]" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 253 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621179451345 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621179451345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_row\[1\] " "Latch image_renderer:display\|pipe_row\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|pipe_btm_gfx\[3\] " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|pipe_btm_gfx\[3\]" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 253 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621179451345 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621179451345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_col\[1\] " "Latch image_renderer:display\|pipe_col\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|LessThan15~synth " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|LessThan15~synth" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621179451345 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621179451345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_col\[2\] " "Latch image_renderer:display\|pipe_col\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|LessThan15~synth " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|LessThan15~synth" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621179451345 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621179451345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_row\[0\] " "Latch image_renderer:display\|pipe_row\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|pipe_btm_gfx\[3\] " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|pipe_btm_gfx\[3\]" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 253 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621179451345 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621179451345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_row\[3\] " "Latch image_renderer:display\|pipe_row\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|pipe_btm_gfx\[3\] " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|pipe_btm_gfx\[3\]" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 253 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621179451345 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621179451345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_col\[0\] " "Latch image_renderer:display\|pipe_col\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|LessThan15~synth " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|LessThan15~synth" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621179451345 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621179451345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_col\[3\] " "Latch image_renderer:display\|pipe_col\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|LessThan15~synth " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|LessThan15~synth" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621179451345 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621179451345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_col\[4\] " "Latch image_renderer:display\|pipe_col\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|LessThan15~synth " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|LessThan15~synth" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621179451346 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 267 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621179451346 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[0\]\[10\] pipes:pipe_shift\|pipeY\[0\]\[10\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[10\]~1 " "Register \"pipes:pipe_shift\|pipeY\[0\]\[10\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[0\]\[10\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[10\]~1\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621179451369 "|main|pipes:pipe_shift|pipeY[0][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[0\]\[8\] pipes:pipe_shift\|pipeY\[0\]\[8\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[8\]~5 " "Register \"pipes:pipe_shift\|pipeY\[0\]\[8\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[0\]\[8\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[8\]~5\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621179451369 "|main|pipes:pipe_shift|pipeY[0][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[0\]\[7\] pipes:pipe_shift\|pipeY\[0\]\[7\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[7\]~9 " "Register \"pipes:pipe_shift\|pipeY\[0\]\[7\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[0\]\[7\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[7\]~9\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621179451369 "|main|pipes:pipe_shift|pipeY[0][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[0\]\[5\] pipes:pipe_shift\|pipeY\[0\]\[5\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[5\]~13 " "Register \"pipes:pipe_shift\|pipeY\[0\]\[5\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[0\]\[5\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[5\]~13\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621179451369 "|main|pipes:pipe_shift|pipeY[0][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[0\]\[6\] pipes:pipe_shift\|pipeY\[0\]\[6\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[6\]~17 " "Register \"pipes:pipe_shift\|pipeY\[0\]\[6\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[0\]\[6\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[6\]~17\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621179451369 "|main|pipes:pipe_shift|pipeY[0][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[0\]\[3\] pipes:pipe_shift\|pipeY\[0\]\[3\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[3\]~21 " "Register \"pipes:pipe_shift\|pipeY\[0\]\[3\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[0\]\[3\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[3\]~21\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621179451369 "|main|pipes:pipe_shift|pipeY[0][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[0\]\[4\] pipes:pipe_shift\|pipeY\[0\]\[4\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[4\]~25 " "Register \"pipes:pipe_shift\|pipeY\[0\]\[4\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[0\]\[4\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[4\]~25\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621179451369 "|main|pipes:pipe_shift|pipeY[0][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[1\]\[10\] pipes:pipe_shift\|pipeY\[1\]\[10\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[10\]~1 " "Register \"pipes:pipe_shift\|pipeY\[1\]\[10\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[1\]\[10\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[10\]~1\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621179451369 "|main|pipes:pipe_shift|pipeY[1][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[1\]\[8\] pipes:pipe_shift\|pipeY\[1\]\[8\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[8\]~5 " "Register \"pipes:pipe_shift\|pipeY\[1\]\[8\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[1\]\[8\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[8\]~5\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621179451369 "|main|pipes:pipe_shift|pipeY[1][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[1\]\[7\] pipes:pipe_shift\|pipeY\[1\]\[7\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[7\]~9 " "Register \"pipes:pipe_shift\|pipeY\[1\]\[7\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[1\]\[7\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[7\]~9\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621179451369 "|main|pipes:pipe_shift|pipeY[1][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[1\]\[5\] pipes:pipe_shift\|pipeY\[1\]\[5\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[5\]~13 " "Register \"pipes:pipe_shift\|pipeY\[1\]\[5\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[1\]\[5\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[5\]~13\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621179451369 "|main|pipes:pipe_shift|pipeY[1][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[1\]\[6\] pipes:pipe_shift\|pipeY\[1\]\[6\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[6\]~17 " "Register \"pipes:pipe_shift\|pipeY\[1\]\[6\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[1\]\[6\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[6\]~17\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621179451369 "|main|pipes:pipe_shift|pipeY[1][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[1\]\[3\] pipes:pipe_shift\|pipeY\[1\]\[3\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[3\]~21 " "Register \"pipes:pipe_shift\|pipeY\[1\]\[3\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[1\]\[3\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[3\]~21\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621179451369 "|main|pipes:pipe_shift|pipeY[1][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[1\]\[4\] pipes:pipe_shift\|pipeY\[1\]\[4\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[4\]~25 " "Register \"pipes:pipe_shift\|pipeY\[1\]\[4\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[1\]\[4\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[4\]~25\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621179451369 "|main|pipes:pipe_shift|pipeY[1][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[2\]\[10\] pipes:pipe_shift\|pipeY\[2\]\[10\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[10\]~1 " "Register \"pipes:pipe_shift\|pipeY\[2\]\[10\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[2\]\[10\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[10\]~1\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621179451369 "|main|pipes:pipe_shift|pipeY[2][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[2\]\[8\] pipes:pipe_shift\|pipeY\[2\]\[8\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[8\]~5 " "Register \"pipes:pipe_shift\|pipeY\[2\]\[8\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[2\]\[8\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[8\]~5\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621179451369 "|main|pipes:pipe_shift|pipeY[2][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[2\]\[7\] pipes:pipe_shift\|pipeY\[2\]\[7\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[7\]~9 " "Register \"pipes:pipe_shift\|pipeY\[2\]\[7\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[2\]\[7\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[7\]~9\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621179451369 "|main|pipes:pipe_shift|pipeY[2][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[2\]\[5\] pipes:pipe_shift\|pipeY\[2\]\[5\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[5\]~13 " "Register \"pipes:pipe_shift\|pipeY\[2\]\[5\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[2\]\[5\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[5\]~13\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621179451369 "|main|pipes:pipe_shift|pipeY[2][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[2\]\[6\] pipes:pipe_shift\|pipeY\[2\]\[6\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[6\]~17 " "Register \"pipes:pipe_shift\|pipeY\[2\]\[6\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[2\]\[6\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[6\]~17\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621179451369 "|main|pipes:pipe_shift|pipeY[2][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[2\]\[3\] pipes:pipe_shift\|pipeY\[2\]\[3\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[3\]~21 " "Register \"pipes:pipe_shift\|pipeY\[2\]\[3\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[2\]\[3\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[3\]~21\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621179451369 "|main|pipes:pipe_shift|pipeY[2][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[2\]\[4\] pipes:pipe_shift\|pipeY\[2\]\[4\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[4\]~25 " "Register \"pipes:pipe_shift\|pipeY\[2\]\[4\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[2\]\[4\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[4\]~25\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621179451369 "|main|pipes:pipe_shift|pipeY[2][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[3\]\[10\] pipes:pipe_shift\|pipeY\[3\]\[10\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[10\]~1 " "Register \"pipes:pipe_shift\|pipeY\[3\]\[10\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[3\]\[10\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[10\]~1\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621179451369 "|main|pipes:pipe_shift|pipeY[3][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[3\]\[8\] pipes:pipe_shift\|pipeY\[3\]\[8\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[8\]~5 " "Register \"pipes:pipe_shift\|pipeY\[3\]\[8\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[3\]\[8\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[8\]~5\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621179451369 "|main|pipes:pipe_shift|pipeY[3][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[3\]\[7\] pipes:pipe_shift\|pipeY\[3\]\[7\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[7\]~9 " "Register \"pipes:pipe_shift\|pipeY\[3\]\[7\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[3\]\[7\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[7\]~9\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621179451369 "|main|pipes:pipe_shift|pipeY[3][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[3\]\[5\] pipes:pipe_shift\|pipeY\[3\]\[5\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[5\]~13 " "Register \"pipes:pipe_shift\|pipeY\[3\]\[5\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[3\]\[5\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[5\]~13\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621179451369 "|main|pipes:pipe_shift|pipeY[3][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[3\]\[6\] pipes:pipe_shift\|pipeY\[3\]\[6\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[6\]~17 " "Register \"pipes:pipe_shift\|pipeY\[3\]\[6\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[3\]\[6\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[6\]~17\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621179451369 "|main|pipes:pipe_shift|pipeY[3][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[3\]\[3\] pipes:pipe_shift\|pipeY\[3\]\[3\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[3\]~21 " "Register \"pipes:pipe_shift\|pipeY\[3\]\[3\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[3\]\[3\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[3\]~21\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621179451369 "|main|pipes:pipe_shift|pipeY[3][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[3\]\[4\] pipes:pipe_shift\|pipeY\[3\]\[4\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[4\]~25 " "Register \"pipes:pipe_shift\|pipeY\[3\]\[4\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[3\]\[4\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[4\]~25\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621179451369 "|main|pipes:pipe_shift|pipeY[3][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[0\]\[0\] pipes:pipe_shift\|pipeY\[0\]\[0\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[0\]~71 " "Register \"pipes:pipe_shift\|pipeY\[0\]\[0\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[0\]\[0\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[0\]~71\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621179451369 "|main|pipes:pipe_shift|pipeY[0][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[1\]\[0\] pipes:pipe_shift\|pipeY\[1\]\[0\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[0\]~71 " "Register \"pipes:pipe_shift\|pipeY\[1\]\[0\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[1\]\[0\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[0\]~71\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621179451369 "|main|pipes:pipe_shift|pipeY[1][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[2\]\[0\] pipes:pipe_shift\|pipeY\[2\]\[0\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[0\]~71 " "Register \"pipes:pipe_shift\|pipeY\[2\]\[0\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[2\]\[0\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[0\]~71\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621179451369 "|main|pipes:pipe_shift|pipeY[2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[3\]\[0\] pipes:pipe_shift\|pipeY\[3\]\[0\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[0\]~71 " "Register \"pipes:pipe_shift\|pipeY\[3\]\[0\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[3\]\[0\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[0\]~71\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621179451369 "|main|pipes:pipe_shift|pipeY[3][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[0\]\[2\] pipes:pipe_shift\|pipeY\[0\]\[2\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[2\]~81 " "Register \"pipes:pipe_shift\|pipeY\[0\]\[2\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[0\]\[2\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[2\]~81\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621179451369 "|main|pipes:pipe_shift|pipeY[0][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[1\]\[2\] pipes:pipe_shift\|pipeY\[1\]\[2\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[2\]~81 " "Register \"pipes:pipe_shift\|pipeY\[1\]\[2\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[1\]\[2\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[2\]~81\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621179451369 "|main|pipes:pipe_shift|pipeY[1][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[2\]\[2\] pipes:pipe_shift\|pipeY\[2\]\[2\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[2\]~81 " "Register \"pipes:pipe_shift\|pipeY\[2\]\[2\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[2\]\[2\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[2\]~81\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621179451369 "|main|pipes:pipe_shift|pipeY[2][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[3\]\[2\] pipes:pipe_shift\|pipeY\[3\]\[2\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[2\]~81 " "Register \"pipes:pipe_shift\|pipeY\[3\]\[2\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[3\]\[2\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[2\]~81\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621179451369 "|main|pipes:pipe_shift|pipeY[3][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[0\]\[1\] pipes:pipe_shift\|pipeY\[0\]\[1\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[1\]~91 " "Register \"pipes:pipe_shift\|pipeY\[0\]\[1\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[0\]\[1\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[1\]~91\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621179451369 "|main|pipes:pipe_shift|pipeY[0][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[1\]\[1\] pipes:pipe_shift\|pipeY\[1\]\[1\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[1\]~91 " "Register \"pipes:pipe_shift\|pipeY\[1\]\[1\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[1\]\[1\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[1\]~91\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621179451369 "|main|pipes:pipe_shift|pipeY[1][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[2\]\[1\] pipes:pipe_shift\|pipeY\[2\]\[1\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[1\]~91 " "Register \"pipes:pipe_shift\|pipeY\[2\]\[1\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[2\]\[1\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[1\]~91\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621179451369 "|main|pipes:pipe_shift|pipeY[2][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[3\]\[1\] pipes:pipe_shift\|pipeY\[3\]\[1\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[1\]~91 " "Register \"pipes:pipe_shift\|pipeY\[3\]\[1\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[3\]\[1\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[1\]~91\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621179451369 "|main|pipes:pipe_shift|pipeY[3][1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1621179451369 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sync_n GND " "Pin \"sync_n\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621179464506 "|main|sync_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1621179464506 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1621179464774 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621179475469 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/James/Workspace/ELEC5566M-MiniProject/output_files/MiniProject.map.smsg " "Generated suppressed messages file C:/Users/James/Workspace/ELEC5566M-MiniProject/output_files/MiniProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179475622 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621179475970 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621179475970 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6554 " "Implemented 6554 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621179476279 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621179476279 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6511 " "Implemented 6511 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621179476279 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621179476279 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 231 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 231 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4920 " "Peak virtual memory: 4920 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621179476320 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 16 16:37:56 2021 " "Processing ended: Sun May 16 16:37:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621179476320 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621179476320 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621179476320 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621179476320 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1621179477517 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621179477528 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 16 16:37:57 2021 " "Processing started: Sun May 16 16:37:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621179477528 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1621179477528 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MiniProject -c MiniProject " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MiniProject -c MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1621179477528 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1621179477666 ""}
{ "Info" "0" "" "Project  = MiniProject" {  } {  } 0 0 "Project  = MiniProject" 0 0 "Fitter" 0 0 1621179477666 ""}
{ "Info" "0" "" "Revision = MiniProject" {  } {  } 0 0 "Revision = MiniProject" 0 0 "Fitter" 0 0 1621179477667 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1621179477865 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1621179477866 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MiniProject 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"MiniProject\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1621179477911 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1621179477963 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1621179477963 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1621179478397 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1621179478424 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1621179478792 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1621179489875 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 76 global CLKCTRL_G6 " "clk~inputCLKENA0 with 76 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1621179490063 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PS2_clk~inputCLKENA0 56 global CLKCTRL_G7 " "PS2_clk~inputCLKENA0 with 56 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1621179490063 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1621179490063 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "rst~inputCLKENA0 268 global CLKCTRL_G4 " "rst~inputCLKENA0 with 268 fanout uses global clock CLKCTRL_G4" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1621179490063 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1621179490063 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1621179490063 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "2 " "2 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver rst~inputCLKENA0 CLKCTRL_G4 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver rst~inputCLKENA0, placed at CLKCTRL_G4" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad rst PIN_AB12 " "Refclk input I/O pad rst is placed onto PIN_AB12" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1621179490063 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1621179490063 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver PS2_clk~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver PS2_clk~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad PS2_clk PIN_AD7 " "Refclk input I/O pad PS2_clk is placed onto PIN_AD7" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1621179490063 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1621179490063 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1621179490063 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621179490064 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1621179490111 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621179490113 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621179490116 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1621179490119 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1621179490119 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1621179490121 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "TimeQuest Timing Analyzer is analyzing 19 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1621179490864 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MiniProject.sdc " "Synopsys Design Constraints File file not found: 'MiniProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1621179490867 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1621179490868 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~13  from: cin  to: sumout " "Cell: display\|Add21~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~17  from: cin  to: sumout " "Cell: display\|Add21~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~1  from: cin  to: sumout " "Cell: display\|Add21~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~21  from: cin  to: sumout " "Cell: display\|Add21~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~21  from: sharein  to: sumout " "Cell: display\|Add21~21  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~25  from: cin  to: sumout " "Cell: display\|Add21~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~25  from: datac  to: sumout " "Cell: display\|Add21~25  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~25  from: sharein  to: sumout " "Cell: display\|Add21~25  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~29  from: cin  to: sumout " "Cell: display\|Add21~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~29  from: datac  to: sumout " "Cell: display\|Add21~29  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~29  from: sharein  to: sumout " "Cell: display\|Add21~29  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~33  from: cin  to: sumout " "Cell: display\|Add21~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~33  from: datac  to: sumout " "Cell: display\|Add21~33  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~33  from: sharein  to: sumout " "Cell: display\|Add21~33  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~37  from: cin  to: sumout " "Cell: display\|Add21~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~37  from: datac  to: sumout " "Cell: display\|Add21~37  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~37  from: sharein  to: sumout " "Cell: display\|Add21~37  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~41  from: cin  to: sumout " "Cell: display\|Add21~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~45  from: cin  to: sumout " "Cell: display\|Add21~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~49  from: cin  to: sumout " "Cell: display\|Add21~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~53  from: cin  to: sumout " "Cell: display\|Add21~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~57  from: cin  to: sumout " "Cell: display\|Add21~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~5  from: cin  to: sumout " "Cell: display\|Add21~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~62  from: datac  to: cout " "Cell: display\|Add21~62  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~66  from: datac  to: cout " "Cell: display\|Add21~66  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~9  from: cin  to: sumout " "Cell: display\|Add21~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~13  from: cin  to: sumout " "Cell: display\|Add23~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~17  from: cin  to: sumout " "Cell: display\|Add23~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~1  from: cin  to: sumout " "Cell: display\|Add23~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~21  from: cin  to: sumout " "Cell: display\|Add23~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~25  from: cin  to: sumout " "Cell: display\|Add23~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~29  from: cin  to: sumout " "Cell: display\|Add23~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~33  from: cin  to: sumout " "Cell: display\|Add23~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~37  from: cin  to: sumout " "Cell: display\|Add23~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~41  from: cin  to: sumout " "Cell: display\|Add23~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~45  from: cin  to: sumout " "Cell: display\|Add23~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~49  from: cin  to: sumout " "Cell: display\|Add23~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~49  from: sharein  to: sumout " "Cell: display\|Add23~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~53  from: cin  to: sumout " "Cell: display\|Add23~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~53  from: datac  to: cout " "Cell: display\|Add23~53  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~53  from: sharein  to: sumout " "Cell: display\|Add23~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~57  from: cin  to: sumout " "Cell: display\|Add23~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~57  from: datac  to: cout " "Cell: display\|Add23~57  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~57  from: sharein  to: sumout " "Cell: display\|Add23~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~5  from: cin  to: sumout " "Cell: display\|Add23~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~61  from: cin  to: sumout " "Cell: display\|Add23~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~61  from: datac  to: sumout " "Cell: display\|Add23~61  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~61  from: sharein  to: sumout " "Cell: display\|Add23~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~65  from: cin  to: sumout " "Cell: display\|Add23~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~65  from: datac  to: cout " "Cell: display\|Add23~65  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~65  from: sharein  to: sumout " "Cell: display\|Add23~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~70  from: datac  to: cout " "Cell: display\|Add23~70  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~74  from: datac  to: cout " "Cell: display\|Add23~74  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~9  from: cin  to: sumout " "Cell: display\|Add23~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~13  from: cin  to: sumout " "Cell: display\|Add30~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~17  from: cin  to: sumout " "Cell: display\|Add30~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~1  from: cin  to: sumout " "Cell: display\|Add30~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~21  from: cin  to: sumout " "Cell: display\|Add30~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~21  from: sharein  to: sumout " "Cell: display\|Add30~21  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~25  from: cin  to: sumout " "Cell: display\|Add30~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~25  from: datac  to: sumout " "Cell: display\|Add30~25  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~25  from: sharein  to: sumout " "Cell: display\|Add30~25  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~29  from: cin  to: sumout " "Cell: display\|Add30~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~29  from: datac  to: cout " "Cell: display\|Add30~29  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~29  from: sharein  to: sumout " "Cell: display\|Add30~29  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~33  from: cin  to: sumout " "Cell: display\|Add30~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~33  from: datac  to: sumout " "Cell: display\|Add30~33  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~33  from: sharein  to: sumout " "Cell: display\|Add30~33  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~37  from: cin  to: sumout " "Cell: display\|Add30~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~37  from: datac  to: cout " "Cell: display\|Add30~37  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~37  from: sharein  to: sumout " "Cell: display\|Add30~37  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~41  from: cin  to: sumout " "Cell: display\|Add30~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~45  from: cin  to: sumout " "Cell: display\|Add30~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~49  from: cin  to: sumout " "Cell: display\|Add30~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~53  from: cin  to: sumout " "Cell: display\|Add30~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~57  from: cin  to: sumout " "Cell: display\|Add30~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~5  from: cin  to: sumout " "Cell: display\|Add30~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~62  from: datac  to: cout " "Cell: display\|Add30~62  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~66  from: datac  to: cout " "Cell: display\|Add30~66  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~9  from: cin  to: sumout " "Cell: display\|Add30~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~13  from: cin  to: sumout " "Cell: display\|Add32~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~17  from: cin  to: sumout " "Cell: display\|Add32~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~1  from: cin  to: sumout " "Cell: display\|Add32~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~21  from: cin  to: sumout " "Cell: display\|Add32~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~25  from: cin  to: sumout " "Cell: display\|Add32~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~29  from: cin  to: sumout " "Cell: display\|Add32~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~33  from: cin  to: sumout " "Cell: display\|Add32~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~37  from: cin  to: sumout " "Cell: display\|Add32~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~41  from: cin  to: sumout " "Cell: display\|Add32~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~45  from: cin  to: sumout " "Cell: display\|Add32~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~49  from: cin  to: sumout " "Cell: display\|Add32~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~49  from: sharein  to: sumout " "Cell: display\|Add32~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~53  from: cin  to: sumout " "Cell: display\|Add32~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~53  from: datac  to: cout " "Cell: display\|Add32~53  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~53  from: sharein  to: sumout " "Cell: display\|Add32~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~57  from: cin  to: sumout " "Cell: display\|Add32~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~57  from: datac  to: sumout " "Cell: display\|Add32~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~57  from: sharein  to: sumout " "Cell: display\|Add32~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~5  from: cin  to: sumout " "Cell: display\|Add32~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~61  from: cin  to: sumout " "Cell: display\|Add32~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~61  from: datac  to: sumout " "Cell: display\|Add32~61  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~61  from: sharein  to: sumout " "Cell: display\|Add32~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~65  from: cin  to: sumout " "Cell: display\|Add32~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~65  from: datac  to: cout " "Cell: display\|Add32~65  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~65  from: sharein  to: sumout " "Cell: display\|Add32~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~70  from: datac  to: cout " "Cell: display\|Add32~70  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~74  from: datac  to: cout " "Cell: display\|Add32~74  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~9  from: cin  to: sumout " "Cell: display\|Add32~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~13  from: cin  to: sumout " "Cell: display\|Add39~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~17  from: cin  to: sumout " "Cell: display\|Add39~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~1  from: cin  to: sumout " "Cell: display\|Add39~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~21  from: cin  to: sumout " "Cell: display\|Add39~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~21  from: sharein  to: sumout " "Cell: display\|Add39~21  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~25  from: cin  to: sumout " "Cell: display\|Add39~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~25  from: datac  to: sumout " "Cell: display\|Add39~25  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~25  from: sharein  to: sumout " "Cell: display\|Add39~25  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~29  from: cin  to: sumout " "Cell: display\|Add39~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~29  from: datac  to: sumout " "Cell: display\|Add39~29  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~29  from: sharein  to: sumout " "Cell: display\|Add39~29  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~33  from: cin  to: sumout " "Cell: display\|Add39~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~33  from: datac  to: sumout " "Cell: display\|Add39~33  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~33  from: sharein  to: sumout " "Cell: display\|Add39~33  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~37  from: cin  to: sumout " "Cell: display\|Add39~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~37  from: datac  to: sumout " "Cell: display\|Add39~37  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~37  from: sharein  to: sumout " "Cell: display\|Add39~37  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~41  from: cin  to: sumout " "Cell: display\|Add39~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~45  from: cin  to: sumout " "Cell: display\|Add39~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~49  from: cin  to: sumout " "Cell: display\|Add39~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~53  from: cin  to: sumout " "Cell: display\|Add39~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~57  from: cin  to: sumout " "Cell: display\|Add39~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~5  from: cin  to: sumout " "Cell: display\|Add39~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~62  from: datac  to: cout " "Cell: display\|Add39~62  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~66  from: datac  to: cout " "Cell: display\|Add39~66  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~9  from: cin  to: sumout " "Cell: display\|Add39~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~13  from: cin  to: sumout " "Cell: display\|Add41~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~17  from: cin  to: sumout " "Cell: display\|Add41~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~1  from: cin  to: sumout " "Cell: display\|Add41~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~21  from: cin  to: sumout " "Cell: display\|Add41~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~25  from: cin  to: sumout " "Cell: display\|Add41~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~29  from: cin  to: sumout " "Cell: display\|Add41~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~33  from: cin  to: sumout " "Cell: display\|Add41~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~37  from: cin  to: sumout " "Cell: display\|Add41~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~41  from: cin  to: sumout " "Cell: display\|Add41~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~45  from: cin  to: sumout " "Cell: display\|Add41~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~49  from: cin  to: sumout " "Cell: display\|Add41~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~49  from: sharein  to: sumout " "Cell: display\|Add41~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~53  from: cin  to: sumout " "Cell: display\|Add41~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~53  from: datac  to: cout " "Cell: display\|Add41~53  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~53  from: sharein  to: sumout " "Cell: display\|Add41~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~57  from: cin  to: sumout " "Cell: display\|Add41~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~57  from: datac  to: cout " "Cell: display\|Add41~57  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~57  from: sharein  to: sumout " "Cell: display\|Add41~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~5  from: cin  to: sumout " "Cell: display\|Add41~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~61  from: cin  to: sumout " "Cell: display\|Add41~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~61  from: datac  to: sumout " "Cell: display\|Add41~61  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~61  from: sharein  to: sumout " "Cell: display\|Add41~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~65  from: cin  to: sumout " "Cell: display\|Add41~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~65  from: datac  to: cout " "Cell: display\|Add41~65  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~65  from: sharein  to: sumout " "Cell: display\|Add41~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~70  from: datac  to: cout " "Cell: display\|Add41~70  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~74  from: datac  to: cout " "Cell: display\|Add41~74  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~9  from: cin  to: sumout " "Cell: display\|Add41~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~13  from: cin  to: sumout " "Cell: display\|Add48~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~17  from: cin  to: sumout " "Cell: display\|Add48~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~1  from: cin  to: sumout " "Cell: display\|Add48~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~21  from: cin  to: sumout " "Cell: display\|Add48~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~21  from: sharein  to: sumout " "Cell: display\|Add48~21  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~25  from: cin  to: sumout " "Cell: display\|Add48~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~25  from: datac  to: sumout " "Cell: display\|Add48~25  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~25  from: sharein  to: sumout " "Cell: display\|Add48~25  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~29  from: cin  to: sumout " "Cell: display\|Add48~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~29  from: datac  to: cout " "Cell: display\|Add48~29  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~29  from: sharein  to: sumout " "Cell: display\|Add48~29  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~33  from: cin  to: sumout " "Cell: display\|Add48~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~33  from: datac  to: sumout " "Cell: display\|Add48~33  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~33  from: sharein  to: sumout " "Cell: display\|Add48~33  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~37  from: cin  to: sumout " "Cell: display\|Add48~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~37  from: datac  to: cout " "Cell: display\|Add48~37  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~37  from: sharein  to: sumout " "Cell: display\|Add48~37  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~41  from: cin  to: sumout " "Cell: display\|Add48~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~45  from: cin  to: sumout " "Cell: display\|Add48~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~49  from: cin  to: sumout " "Cell: display\|Add48~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~53  from: cin  to: sumout " "Cell: display\|Add48~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~57  from: cin  to: sumout " "Cell: display\|Add48~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~5  from: cin  to: sumout " "Cell: display\|Add48~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~62  from: datac  to: cout " "Cell: display\|Add48~62  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~66  from: datac  to: cout " "Cell: display\|Add48~66  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~9  from: cin  to: sumout " "Cell: display\|Add48~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~13  from: cin  to: sumout " "Cell: display\|Add51~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~17  from: cin  to: sumout " "Cell: display\|Add51~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~1  from: cin  to: sumout " "Cell: display\|Add51~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~21  from: cin  to: sumout " "Cell: display\|Add51~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~25  from: cin  to: sumout " "Cell: display\|Add51~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~29  from: cin  to: sumout " "Cell: display\|Add51~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~33  from: cin  to: sumout " "Cell: display\|Add51~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~37  from: cin  to: sumout " "Cell: display\|Add51~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~41  from: cin  to: sumout " "Cell: display\|Add51~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~45  from: cin  to: sumout " "Cell: display\|Add51~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~49  from: cin  to: sumout " "Cell: display\|Add51~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~49  from: sharein  to: sumout " "Cell: display\|Add51~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~53  from: cin  to: sumout " "Cell: display\|Add51~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~53  from: datac  to: cout " "Cell: display\|Add51~53  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~53  from: sharein  to: sumout " "Cell: display\|Add51~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~57  from: cin  to: sumout " "Cell: display\|Add51~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~57  from: datac  to: sumout " "Cell: display\|Add51~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~57  from: sharein  to: sumout " "Cell: display\|Add51~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~5  from: cin  to: sumout " "Cell: display\|Add51~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~61  from: cin  to: sumout " "Cell: display\|Add51~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~61  from: datac  to: sumout " "Cell: display\|Add51~61  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~61  from: sharein  to: sumout " "Cell: display\|Add51~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~65  from: cin  to: sumout " "Cell: display\|Add51~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~65  from: datac  to: cout " "Cell: display\|Add51~65  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~65  from: sharein  to: sumout " "Cell: display\|Add51~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~70  from: datac  to: cout " "Cell: display\|Add51~70  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~74  from: datac  to: cout " "Cell: display\|Add51~74  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~9  from: cin  to: sumout " "Cell: display\|Add51~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[0\]~72  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[0\]~72  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[1\]~92  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[1\]~92  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[2\]~82  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[2\]~82  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[3\]~22  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[3\]~22  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[4\]~26  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[4\]~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[5\]~14  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[5\]~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[6\]~18  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[6\]~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[0\]~74  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[0\]~74  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[1\]~94  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[1\]~94  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[2\]~84  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[2\]~84  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[3\]~38  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[3\]~38  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[4\]~40  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[4\]~40  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[5\]~34  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[5\]~34  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[6\]~36  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[6\]~36  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[0\]~76  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[0\]~76  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[1\]~96  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[1\]~96  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[2\]~86  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[2\]~86  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[3\]~52  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[3\]~52  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[4\]~54  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[4\]~54  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[5\]~48  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[5\]~48  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[6\]~50  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[6\]~50  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[0\]~78  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[0\]~78  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[1\]~98  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[1\]~98  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[2\]~88  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[2\]~88  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[3\]~66  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[3\]~66  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[4\]~68  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[4\]~68  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[5\]~62  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[5\]~62  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[6\]~64  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[6\]~64  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179490902 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1621179490902 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1621179490923 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1621179490924 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1621179490925 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1621179491410 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1621179491412 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1621179491412 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621179491546 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1621179497918 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1621179498813 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Fitter placement preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621179508016 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1621179524013 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1621179536530 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:13 " "Fitter placement operations ending: elapsed time is 00:00:13" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621179536530 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1621179538143 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "4e+03 ns 2.2% " "4e+03 ns of routing delay (approximately 2.2% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1621179549959 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "C:/Users/James/Workspace/ELEC5566M-MiniProject/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1621179570375 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1621179570375 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1621179759307 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1621179774787 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1621179774787 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:03:53 " "Fitter routing operations ending: elapsed time is 00:03:53" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621179774792 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 21.46 " "Total time spent on timing analysis during the Fitter is 21.46 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1621179783487 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1621179783560 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1621179785856 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1621179785859 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1621179788044 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:14 " "Fitter post-fit operations ending: elapsed time is 00:00:14" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621179797880 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/James/Workspace/ELEC5566M-MiniProject/output_files/MiniProject.fit.smsg " "Generated suppressed messages file C:/Users/James/Workspace/ELEC5566M-MiniProject/output_files/MiniProject.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1621179798612 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6650 " "Peak virtual memory: 6650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621179800179 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 16 16:43:20 2021 " "Processing ended: Sun May 16 16:43:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621179800179 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:23 " "Elapsed time: 00:05:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621179800179 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:30 " "Total CPU time (on all processors): 00:07:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621179800179 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1621179800179 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1621179801287 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621179801299 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 16 16:43:21 2021 " "Processing started: Sun May 16 16:43:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621179801299 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1621179801299 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MiniProject -c MiniProject " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MiniProject -c MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1621179801299 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1621179802789 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1621179810148 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621179810587 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 16 16:43:30 2021 " "Processing ended: Sun May 16 16:43:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621179810587 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621179810587 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621179810587 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1621179810587 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1621179811264 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1621179811825 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621179811836 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 16 16:43:31 2021 " "Processing started: Sun May 16 16:43:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621179811836 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621179811836 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MiniProject -c MiniProject " "Command: quartus_sta MiniProject -c MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621179811836 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1621179811975 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1621179813488 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621179813488 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621179813540 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621179813541 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "TimeQuest Timing Analyzer is analyzing 19 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1621179814202 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MiniProject.sdc " "Synopsys Design Constraints File file not found: 'MiniProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1621179814337 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621179814338 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_divider:VGA\|out_clk clk_divider:VGA\|out_clk " "create_clock -period 1.000 -name clk_divider:VGA\|out_clk clk_divider:VGA\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621179814353 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621179814353 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_divider:FLOOR\|out_clk clk_divider:FLOOR\|out_clk " "create_clock -period 1.000 -name clk_divider:FLOOR\|out_clk clk_divider:FLOOR\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621179814353 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PS2_clk PS2_clk " "create_clock -period 1.000 -name PS2_clk PS2_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621179814353 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rst rst " "create_clock -period 1.000 -name rst rst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621179814353 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_divider:GAME\|out_clk clk_divider:GAME\|out_clk " "create_clock -period 1.000 -name clk_divider:GAME\|out_clk clk_divider:GAME\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621179814353 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621179814353 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~13  from: cin  to: sumout " "Cell: display\|Add21~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~17  from: cin  to: sumout " "Cell: display\|Add21~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~1  from: cin  to: sumout " "Cell: display\|Add21~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~21  from: cin  to: sumout " "Cell: display\|Add21~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~21  from: sharein  to: sumout " "Cell: display\|Add21~21  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~25  from: cin  to: sumout " "Cell: display\|Add21~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~25  from: dataa  to: sumout " "Cell: display\|Add21~25  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~25  from: sharein  to: sumout " "Cell: display\|Add21~25  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~29  from: cin  to: sumout " "Cell: display\|Add21~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~29  from: datac  to: sumout " "Cell: display\|Add21~29  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~29  from: sharein  to: sumout " "Cell: display\|Add21~29  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~33  from: cin  to: sumout " "Cell: display\|Add21~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~33  from: datad  to: sumout " "Cell: display\|Add21~33  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~33  from: sharein  to: sumout " "Cell: display\|Add21~33  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~37  from: cin  to: sumout " "Cell: display\|Add21~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~37  from: datad  to: sumout " "Cell: display\|Add21~37  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~37  from: sharein  to: sumout " "Cell: display\|Add21~37  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~41  from: cin  to: sumout " "Cell: display\|Add21~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~45  from: cin  to: sumout " "Cell: display\|Add21~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~49  from: cin  to: sumout " "Cell: display\|Add21~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~53  from: cin  to: sumout " "Cell: display\|Add21~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~57  from: cin  to: sumout " "Cell: display\|Add21~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~5  from: cin  to: sumout " "Cell: display\|Add21~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~62  from: datac  to: cout " "Cell: display\|Add21~62  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~66  from: datad  to: cout " "Cell: display\|Add21~66  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~9  from: cin  to: sumout " "Cell: display\|Add21~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~13  from: cin  to: sumout " "Cell: display\|Add23~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~17  from: cin  to: sumout " "Cell: display\|Add23~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~1  from: cin  to: sumout " "Cell: display\|Add23~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~21  from: cin  to: sumout " "Cell: display\|Add23~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~25  from: cin  to: sumout " "Cell: display\|Add23~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~29  from: cin  to: sumout " "Cell: display\|Add23~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~33  from: cin  to: sumout " "Cell: display\|Add23~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~37  from: cin  to: sumout " "Cell: display\|Add23~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~41  from: cin  to: sumout " "Cell: display\|Add23~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~45  from: cin  to: sumout " "Cell: display\|Add23~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~49  from: cin  to: sumout " "Cell: display\|Add23~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~49  from: sharein  to: sumout " "Cell: display\|Add23~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~53  from: cin  to: sumout " "Cell: display\|Add23~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~53  from: datac  to: sumout " "Cell: display\|Add23~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~53  from: sharein  to: sumout " "Cell: display\|Add23~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~57  from: cin  to: sumout " "Cell: display\|Add23~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~57  from: datad  to: sumout " "Cell: display\|Add23~57  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~57  from: sharein  to: sumout " "Cell: display\|Add23~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~5  from: cin  to: sumout " "Cell: display\|Add23~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~61  from: cin  to: sumout " "Cell: display\|Add23~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~61  from: datac  to: sumout " "Cell: display\|Add23~61  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~61  from: sharein  to: sumout " "Cell: display\|Add23~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~65  from: cin  to: sumout " "Cell: display\|Add23~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~65  from: datad  to: sumout " "Cell: display\|Add23~65  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~65  from: sharein  to: sumout " "Cell: display\|Add23~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~70  from: datad  to: cout " "Cell: display\|Add23~70  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~74  from: datac  to: cout " "Cell: display\|Add23~74  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~9  from: cin  to: sumout " "Cell: display\|Add23~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~13  from: cin  to: sumout " "Cell: display\|Add30~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~17  from: cin  to: sumout " "Cell: display\|Add30~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~1  from: cin  to: sumout " "Cell: display\|Add30~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~21  from: cin  to: sumout " "Cell: display\|Add30~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~21  from: sharein  to: sumout " "Cell: display\|Add30~21  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~25  from: cin  to: sumout " "Cell: display\|Add30~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~25  from: datad  to: sumout " "Cell: display\|Add30~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~25  from: sharein  to: sumout " "Cell: display\|Add30~25  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~29  from: cin  to: sumout " "Cell: display\|Add30~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~29  from: datad  to: sumout " "Cell: display\|Add30~29  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~29  from: sharein  to: sumout " "Cell: display\|Add30~29  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~33  from: cin  to: sumout " "Cell: display\|Add30~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~33  from: datad  to: sumout " "Cell: display\|Add30~33  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~33  from: sharein  to: sumout " "Cell: display\|Add30~33  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~37  from: cin  to: sumout " "Cell: display\|Add30~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~37  from: datad  to: sumout " "Cell: display\|Add30~37  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~37  from: sharein  to: sumout " "Cell: display\|Add30~37  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~41  from: cin  to: sumout " "Cell: display\|Add30~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~45  from: cin  to: sumout " "Cell: display\|Add30~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~49  from: cin  to: sumout " "Cell: display\|Add30~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~53  from: cin  to: sumout " "Cell: display\|Add30~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~57  from: cin  to: sumout " "Cell: display\|Add30~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~5  from: cin  to: sumout " "Cell: display\|Add30~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~62  from: datac  to: cout " "Cell: display\|Add30~62  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~66  from: datad  to: cout " "Cell: display\|Add30~66  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~9  from: cin  to: sumout " "Cell: display\|Add30~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~13  from: cin  to: sumout " "Cell: display\|Add32~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~17  from: cin  to: sumout " "Cell: display\|Add32~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~1  from: cin  to: sumout " "Cell: display\|Add32~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~21  from: cin  to: sumout " "Cell: display\|Add32~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~25  from: cin  to: sumout " "Cell: display\|Add32~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~29  from: cin  to: sumout " "Cell: display\|Add32~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~33  from: cin  to: sumout " "Cell: display\|Add32~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~37  from: cin  to: sumout " "Cell: display\|Add32~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~41  from: cin  to: sumout " "Cell: display\|Add32~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~45  from: cin  to: sumout " "Cell: display\|Add32~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~49  from: cin  to: sumout " "Cell: display\|Add32~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~49  from: sharein  to: sumout " "Cell: display\|Add32~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~53  from: cin  to: sumout " "Cell: display\|Add32~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~53  from: datab  to: sumout " "Cell: display\|Add32~53  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~53  from: sharein  to: sumout " "Cell: display\|Add32~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~57  from: cin  to: sumout " "Cell: display\|Add32~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~57  from: datad  to: sumout " "Cell: display\|Add32~57  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~57  from: sharein  to: sumout " "Cell: display\|Add32~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~5  from: cin  to: sumout " "Cell: display\|Add32~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~61  from: cin  to: sumout " "Cell: display\|Add32~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~61  from: datad  to: sumout " "Cell: display\|Add32~61  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~61  from: sharein  to: sumout " "Cell: display\|Add32~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~65  from: cin  to: sumout " "Cell: display\|Add32~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~65  from: datac  to: sumout " "Cell: display\|Add32~65  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~65  from: sharein  to: sumout " "Cell: display\|Add32~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~70  from: datac  to: cout " "Cell: display\|Add32~70  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~74  from: datac  to: cout " "Cell: display\|Add32~74  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~9  from: cin  to: sumout " "Cell: display\|Add32~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~13  from: cin  to: sumout " "Cell: display\|Add39~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~17  from: cin  to: sumout " "Cell: display\|Add39~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~1  from: cin  to: sumout " "Cell: display\|Add39~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~21  from: cin  to: sumout " "Cell: display\|Add39~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~21  from: sharein  to: sumout " "Cell: display\|Add39~21  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~25  from: cin  to: sumout " "Cell: display\|Add39~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~25  from: datad  to: sumout " "Cell: display\|Add39~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~25  from: sharein  to: sumout " "Cell: display\|Add39~25  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~29  from: cin  to: sumout " "Cell: display\|Add39~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~29  from: datad  to: sumout " "Cell: display\|Add39~29  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~29  from: sharein  to: sumout " "Cell: display\|Add39~29  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~33  from: cin  to: sumout " "Cell: display\|Add39~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~33  from: datad  to: sumout " "Cell: display\|Add39~33  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~33  from: sharein  to: sumout " "Cell: display\|Add39~33  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~37  from: cin  to: sumout " "Cell: display\|Add39~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~37  from: datac  to: sumout " "Cell: display\|Add39~37  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~37  from: sharein  to: sumout " "Cell: display\|Add39~37  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~41  from: cin  to: sumout " "Cell: display\|Add39~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~45  from: cin  to: sumout " "Cell: display\|Add39~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~49  from: cin  to: sumout " "Cell: display\|Add39~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~53  from: cin  to: sumout " "Cell: display\|Add39~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~57  from: cin  to: sumout " "Cell: display\|Add39~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~5  from: cin  to: sumout " "Cell: display\|Add39~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~62  from: datad  to: cout " "Cell: display\|Add39~62  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~66  from: datad  to: cout " "Cell: display\|Add39~66  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~9  from: cin  to: sumout " "Cell: display\|Add39~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~13  from: cin  to: sumout " "Cell: display\|Add41~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~17  from: cin  to: sumout " "Cell: display\|Add41~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~1  from: cin  to: sumout " "Cell: display\|Add41~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~21  from: cin  to: sumout " "Cell: display\|Add41~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~25  from: cin  to: sumout " "Cell: display\|Add41~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~29  from: cin  to: sumout " "Cell: display\|Add41~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~33  from: cin  to: sumout " "Cell: display\|Add41~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~37  from: cin  to: sumout " "Cell: display\|Add41~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~41  from: cin  to: sumout " "Cell: display\|Add41~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~45  from: cin  to: sumout " "Cell: display\|Add41~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~49  from: cin  to: sumout " "Cell: display\|Add41~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~49  from: sharein  to: sumout " "Cell: display\|Add41~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~53  from: cin  to: sumout " "Cell: display\|Add41~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~53  from: datac  to: sumout " "Cell: display\|Add41~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~53  from: sharein  to: sumout " "Cell: display\|Add41~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~57  from: cin  to: sumout " "Cell: display\|Add41~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~57  from: datad  to: sumout " "Cell: display\|Add41~57  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~57  from: sharein  to: sumout " "Cell: display\|Add41~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~5  from: cin  to: sumout " "Cell: display\|Add41~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~61  from: cin  to: sumout " "Cell: display\|Add41~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~61  from: datad  to: sumout " "Cell: display\|Add41~61  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~61  from: sharein  to: sumout " "Cell: display\|Add41~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~65  from: cin  to: sumout " "Cell: display\|Add41~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~65  from: datad  to: sumout " "Cell: display\|Add41~65  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~65  from: sharein  to: sumout " "Cell: display\|Add41~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~70  from: datac  to: cout " "Cell: display\|Add41~70  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~74  from: datad  to: cout " "Cell: display\|Add41~74  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~9  from: cin  to: sumout " "Cell: display\|Add41~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~13  from: cin  to: sumout " "Cell: display\|Add48~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~17  from: cin  to: sumout " "Cell: display\|Add48~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~1  from: cin  to: sumout " "Cell: display\|Add48~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~21  from: cin  to: sumout " "Cell: display\|Add48~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~21  from: sharein  to: sumout " "Cell: display\|Add48~21  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~25  from: cin  to: sumout " "Cell: display\|Add48~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~25  from: datad  to: sumout " "Cell: display\|Add48~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~25  from: sharein  to: sumout " "Cell: display\|Add48~25  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~29  from: cin  to: sumout " "Cell: display\|Add48~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~29  from: datad  to: sumout " "Cell: display\|Add48~29  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~29  from: sharein  to: sumout " "Cell: display\|Add48~29  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~33  from: cin  to: sumout " "Cell: display\|Add48~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~33  from: datad  to: sumout " "Cell: display\|Add48~33  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~33  from: sharein  to: sumout " "Cell: display\|Add48~33  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~37  from: cin  to: sumout " "Cell: display\|Add48~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~37  from: datac  to: sumout " "Cell: display\|Add48~37  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~37  from: sharein  to: sumout " "Cell: display\|Add48~37  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~41  from: cin  to: sumout " "Cell: display\|Add48~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~45  from: cin  to: sumout " "Cell: display\|Add48~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~49  from: cin  to: sumout " "Cell: display\|Add48~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~53  from: cin  to: sumout " "Cell: display\|Add48~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~57  from: cin  to: sumout " "Cell: display\|Add48~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~5  from: cin  to: sumout " "Cell: display\|Add48~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~62  from: datad  to: cout " "Cell: display\|Add48~62  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~66  from: datad  to: cout " "Cell: display\|Add48~66  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~9  from: cin  to: sumout " "Cell: display\|Add48~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~13  from: cin  to: sumout " "Cell: display\|Add51~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~17  from: cin  to: sumout " "Cell: display\|Add51~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~1  from: cin  to: sumout " "Cell: display\|Add51~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~21  from: cin  to: sumout " "Cell: display\|Add51~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~25  from: cin  to: sumout " "Cell: display\|Add51~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~29  from: cin  to: sumout " "Cell: display\|Add51~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~33  from: cin  to: sumout " "Cell: display\|Add51~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~37  from: cin  to: sumout " "Cell: display\|Add51~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~41  from: cin  to: sumout " "Cell: display\|Add51~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~45  from: cin  to: sumout " "Cell: display\|Add51~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~49  from: cin  to: sumout " "Cell: display\|Add51~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~49  from: sharein  to: sumout " "Cell: display\|Add51~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~53  from: cin  to: sumout " "Cell: display\|Add51~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~53  from: datad  to: sumout " "Cell: display\|Add51~53  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~53  from: sharein  to: sumout " "Cell: display\|Add51~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~57  from: cin  to: sumout " "Cell: display\|Add51~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~57  from: datad  to: sumout " "Cell: display\|Add51~57  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~57  from: sharein  to: sumout " "Cell: display\|Add51~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~5  from: cin  to: sumout " "Cell: display\|Add51~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~61  from: cin  to: sumout " "Cell: display\|Add51~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~61  from: datac  to: sumout " "Cell: display\|Add51~61  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~61  from: sharein  to: sumout " "Cell: display\|Add51~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~65  from: cin  to: sumout " "Cell: display\|Add51~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~65  from: datad  to: sumout " "Cell: display\|Add51~65  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~65  from: sharein  to: sumout " "Cell: display\|Add51~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~70  from: datab  to: cout " "Cell: display\|Add51~70  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~74  from: datac  to: cout " "Cell: display\|Add51~74  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~9  from: cin  to: sumout " "Cell: display\|Add51~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[0\]~72  from: datae  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[0\]~72  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[1\]~92  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[1\]~92  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[2\]~82  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[2\]~82  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[3\]~22  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[3\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[4\]~26  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[4\]~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[5\]~14  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[5\]~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[6\]~18  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[6\]~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[0\]~74  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[0\]~74  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[1\]~94  from: datab  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[1\]~94  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[2\]~84  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[2\]~84  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[3\]~38  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[3\]~38  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[4\]~40  from: datab  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[4\]~40  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[5\]~34  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[5\]~34  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[6\]~36  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[6\]~36  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[0\]~76  from: datae  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[0\]~76  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[1\]~96  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[1\]~96  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[2\]~86  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[2\]~86  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[3\]~52  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[3\]~52  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[4\]~54  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[4\]~54  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[5\]~48  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[5\]~48  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[6\]~50  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[6\]~50  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[0\]~78  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[0\]~78  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[1\]~98  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[1\]~98  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[2\]~88  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[2\]~88  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[3\]~66  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[3\]~66  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[4\]~68  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[4\]~68  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[5\]~62  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[5\]~62  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[6\]~64  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[6\]~64  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179814374 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1621179814374 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621179814393 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621179814598 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1621179814599 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1621179814611 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1621179815061 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621179815061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -45.801 " "Worst-case setup slack is -45.801" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179815067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179815067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -45.801           -1676.081 clk_divider:VGA\|out_clk  " "  -45.801           -1676.081 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179815067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -42.033            -419.853 rst  " "  -42.033            -419.853 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179815067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.281            -343.487 clk_divider:GAME\|out_clk  " "  -10.281            -343.487 clk_divider:GAME\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179815067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.474            -367.707 clk  " "   -9.474            -367.707 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179815067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.027            -834.123 clk_divider:FLOOR\|out_clk  " "   -7.027            -834.123 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179815067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.785            -240.092 PS2_clk  " "   -4.785            -240.092 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179815067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621179815067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.733 " "Worst-case hold slack is -6.733" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179815141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179815141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.733             -65.506 rst  " "   -6.733             -65.506 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179815141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.858             -10.397 clk  " "   -3.858             -10.397 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179815141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 clk_divider:GAME\|out_clk  " "    0.156               0.000 clk_divider:GAME\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179815141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.219               0.000 PS2_clk  " "    0.219               0.000 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179815141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.505               0.000 clk_divider:VGA\|out_clk  " "    0.505               0.000 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179815141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.628               0.000 clk_divider:FLOOR\|out_clk  " "    0.628               0.000 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179815141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621179815141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.122 " "Worst-case recovery slack is -7.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179815148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179815148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.122            -387.337 clk_divider:VGA\|out_clk  " "   -7.122            -387.337 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179815148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.986           -1024.389 clk_divider:FLOOR\|out_clk  " "   -6.986           -1024.389 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179815148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.775            -495.667 clk_divider:GAME\|out_clk  " "   -6.775            -495.667 clk_divider:GAME\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179815148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.720             -18.870 clk  " "   -4.720             -18.870 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179815148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621179815148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.717 " "Worst-case removal slack is 1.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179815157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179815157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.717               0.000 clk  " "    1.717               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179815157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.102               0.000 clk_divider:VGA\|out_clk  " "    3.102               0.000 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179815157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.324               0.000 clk_divider:GAME\|out_clk  " "    3.324               0.000 clk_divider:GAME\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179815157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.354               0.000 clk_divider:FLOOR\|out_clk  " "    3.354               0.000 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179815157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621179815157 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.372 " "Worst-case minimum pulse width slack is -3.372" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179815167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179815167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.372           -1296.199 rst  " "   -3.372           -1296.199 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179815167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.524             -58.344 clk  " "   -0.524             -58.344 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179815167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.474             -70.618 clk_divider:VGA\|out_clk  " "   -0.474             -70.618 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179815167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.448             -53.831 clk_divider:GAME\|out_clk  " "   -0.448             -53.831 clk_divider:GAME\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179815167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.439            -112.478 clk_divider:FLOOR\|out_clk  " "   -0.439            -112.478 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179815167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -29.451 PS2_clk  " "   -0.394             -29.451 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179815167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621179815167 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1621179815218 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621179815257 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621179818040 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~13  from: cin  to: sumout " "Cell: display\|Add21~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~17  from: cin  to: sumout " "Cell: display\|Add21~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~1  from: cin  to: sumout " "Cell: display\|Add21~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~21  from: cin  to: sumout " "Cell: display\|Add21~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~21  from: sharein  to: sumout " "Cell: display\|Add21~21  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~25  from: cin  to: sumout " "Cell: display\|Add21~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~25  from: dataa  to: sumout " "Cell: display\|Add21~25  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~25  from: sharein  to: sumout " "Cell: display\|Add21~25  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~29  from: cin  to: sumout " "Cell: display\|Add21~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~29  from: datac  to: sumout " "Cell: display\|Add21~29  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~29  from: sharein  to: sumout " "Cell: display\|Add21~29  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~33  from: cin  to: sumout " "Cell: display\|Add21~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~33  from: datad  to: sumout " "Cell: display\|Add21~33  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~33  from: sharein  to: sumout " "Cell: display\|Add21~33  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~37  from: cin  to: sumout " "Cell: display\|Add21~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~37  from: datad  to: sumout " "Cell: display\|Add21~37  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~37  from: sharein  to: sumout " "Cell: display\|Add21~37  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~41  from: cin  to: sumout " "Cell: display\|Add21~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~45  from: cin  to: sumout " "Cell: display\|Add21~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~49  from: cin  to: sumout " "Cell: display\|Add21~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~53  from: cin  to: sumout " "Cell: display\|Add21~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~57  from: cin  to: sumout " "Cell: display\|Add21~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~5  from: cin  to: sumout " "Cell: display\|Add21~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~62  from: datac  to: cout " "Cell: display\|Add21~62  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~66  from: datad  to: cout " "Cell: display\|Add21~66  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~9  from: cin  to: sumout " "Cell: display\|Add21~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~13  from: cin  to: sumout " "Cell: display\|Add23~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~17  from: cin  to: sumout " "Cell: display\|Add23~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~1  from: cin  to: sumout " "Cell: display\|Add23~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~21  from: cin  to: sumout " "Cell: display\|Add23~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~25  from: cin  to: sumout " "Cell: display\|Add23~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~29  from: cin  to: sumout " "Cell: display\|Add23~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~33  from: cin  to: sumout " "Cell: display\|Add23~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~37  from: cin  to: sumout " "Cell: display\|Add23~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~41  from: cin  to: sumout " "Cell: display\|Add23~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~45  from: cin  to: sumout " "Cell: display\|Add23~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~49  from: cin  to: sumout " "Cell: display\|Add23~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~49  from: sharein  to: sumout " "Cell: display\|Add23~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~53  from: cin  to: sumout " "Cell: display\|Add23~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~53  from: datac  to: sumout " "Cell: display\|Add23~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~53  from: sharein  to: sumout " "Cell: display\|Add23~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~57  from: cin  to: sumout " "Cell: display\|Add23~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~57  from: datad  to: sumout " "Cell: display\|Add23~57  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~57  from: sharein  to: sumout " "Cell: display\|Add23~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~5  from: cin  to: sumout " "Cell: display\|Add23~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~61  from: cin  to: sumout " "Cell: display\|Add23~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~61  from: datac  to: sumout " "Cell: display\|Add23~61  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~61  from: sharein  to: sumout " "Cell: display\|Add23~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~65  from: cin  to: sumout " "Cell: display\|Add23~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~65  from: datad  to: sumout " "Cell: display\|Add23~65  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~65  from: sharein  to: sumout " "Cell: display\|Add23~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~70  from: datad  to: cout " "Cell: display\|Add23~70  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~74  from: datac  to: cout " "Cell: display\|Add23~74  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~9  from: cin  to: sumout " "Cell: display\|Add23~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~13  from: cin  to: sumout " "Cell: display\|Add30~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~17  from: cin  to: sumout " "Cell: display\|Add30~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~1  from: cin  to: sumout " "Cell: display\|Add30~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~21  from: cin  to: sumout " "Cell: display\|Add30~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~21  from: sharein  to: sumout " "Cell: display\|Add30~21  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~25  from: cin  to: sumout " "Cell: display\|Add30~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~25  from: datad  to: sumout " "Cell: display\|Add30~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~25  from: sharein  to: sumout " "Cell: display\|Add30~25  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~29  from: cin  to: sumout " "Cell: display\|Add30~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~29  from: datad  to: sumout " "Cell: display\|Add30~29  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~29  from: sharein  to: sumout " "Cell: display\|Add30~29  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~33  from: cin  to: sumout " "Cell: display\|Add30~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~33  from: datad  to: sumout " "Cell: display\|Add30~33  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~33  from: sharein  to: sumout " "Cell: display\|Add30~33  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~37  from: cin  to: sumout " "Cell: display\|Add30~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~37  from: datad  to: sumout " "Cell: display\|Add30~37  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~37  from: sharein  to: sumout " "Cell: display\|Add30~37  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~41  from: cin  to: sumout " "Cell: display\|Add30~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~45  from: cin  to: sumout " "Cell: display\|Add30~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~49  from: cin  to: sumout " "Cell: display\|Add30~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~53  from: cin  to: sumout " "Cell: display\|Add30~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~57  from: cin  to: sumout " "Cell: display\|Add30~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~5  from: cin  to: sumout " "Cell: display\|Add30~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~62  from: datac  to: cout " "Cell: display\|Add30~62  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~66  from: datad  to: cout " "Cell: display\|Add30~66  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~9  from: cin  to: sumout " "Cell: display\|Add30~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~13  from: cin  to: sumout " "Cell: display\|Add32~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~17  from: cin  to: sumout " "Cell: display\|Add32~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~1  from: cin  to: sumout " "Cell: display\|Add32~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~21  from: cin  to: sumout " "Cell: display\|Add32~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~25  from: cin  to: sumout " "Cell: display\|Add32~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~29  from: cin  to: sumout " "Cell: display\|Add32~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~33  from: cin  to: sumout " "Cell: display\|Add32~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~37  from: cin  to: sumout " "Cell: display\|Add32~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~41  from: cin  to: sumout " "Cell: display\|Add32~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~45  from: cin  to: sumout " "Cell: display\|Add32~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~49  from: cin  to: sumout " "Cell: display\|Add32~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~49  from: sharein  to: sumout " "Cell: display\|Add32~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~53  from: cin  to: sumout " "Cell: display\|Add32~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~53  from: datab  to: sumout " "Cell: display\|Add32~53  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~53  from: sharein  to: sumout " "Cell: display\|Add32~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~57  from: cin  to: sumout " "Cell: display\|Add32~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~57  from: datad  to: sumout " "Cell: display\|Add32~57  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~57  from: sharein  to: sumout " "Cell: display\|Add32~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~5  from: cin  to: sumout " "Cell: display\|Add32~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~61  from: cin  to: sumout " "Cell: display\|Add32~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~61  from: datad  to: sumout " "Cell: display\|Add32~61  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~61  from: sharein  to: sumout " "Cell: display\|Add32~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~65  from: cin  to: sumout " "Cell: display\|Add32~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~65  from: datac  to: sumout " "Cell: display\|Add32~65  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~65  from: sharein  to: sumout " "Cell: display\|Add32~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~70  from: datac  to: cout " "Cell: display\|Add32~70  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~74  from: datac  to: cout " "Cell: display\|Add32~74  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~9  from: cin  to: sumout " "Cell: display\|Add32~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~13  from: cin  to: sumout " "Cell: display\|Add39~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~17  from: cin  to: sumout " "Cell: display\|Add39~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~1  from: cin  to: sumout " "Cell: display\|Add39~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~21  from: cin  to: sumout " "Cell: display\|Add39~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~21  from: sharein  to: sumout " "Cell: display\|Add39~21  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~25  from: cin  to: sumout " "Cell: display\|Add39~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~25  from: datad  to: sumout " "Cell: display\|Add39~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~25  from: sharein  to: sumout " "Cell: display\|Add39~25  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~29  from: cin  to: sumout " "Cell: display\|Add39~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~29  from: datad  to: sumout " "Cell: display\|Add39~29  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~29  from: sharein  to: sumout " "Cell: display\|Add39~29  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~33  from: cin  to: sumout " "Cell: display\|Add39~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~33  from: datad  to: sumout " "Cell: display\|Add39~33  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~33  from: sharein  to: sumout " "Cell: display\|Add39~33  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~37  from: cin  to: sumout " "Cell: display\|Add39~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~37  from: datac  to: sumout " "Cell: display\|Add39~37  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~37  from: sharein  to: sumout " "Cell: display\|Add39~37  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~41  from: cin  to: sumout " "Cell: display\|Add39~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~45  from: cin  to: sumout " "Cell: display\|Add39~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~49  from: cin  to: sumout " "Cell: display\|Add39~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~53  from: cin  to: sumout " "Cell: display\|Add39~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~57  from: cin  to: sumout " "Cell: display\|Add39~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~5  from: cin  to: sumout " "Cell: display\|Add39~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~62  from: datad  to: cout " "Cell: display\|Add39~62  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~66  from: datad  to: cout " "Cell: display\|Add39~66  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~9  from: cin  to: sumout " "Cell: display\|Add39~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~13  from: cin  to: sumout " "Cell: display\|Add41~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~17  from: cin  to: sumout " "Cell: display\|Add41~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~1  from: cin  to: sumout " "Cell: display\|Add41~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~21  from: cin  to: sumout " "Cell: display\|Add41~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~25  from: cin  to: sumout " "Cell: display\|Add41~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~29  from: cin  to: sumout " "Cell: display\|Add41~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~33  from: cin  to: sumout " "Cell: display\|Add41~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~37  from: cin  to: sumout " "Cell: display\|Add41~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~41  from: cin  to: sumout " "Cell: display\|Add41~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~45  from: cin  to: sumout " "Cell: display\|Add41~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~49  from: cin  to: sumout " "Cell: display\|Add41~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~49  from: sharein  to: sumout " "Cell: display\|Add41~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~53  from: cin  to: sumout " "Cell: display\|Add41~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~53  from: datac  to: sumout " "Cell: display\|Add41~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~53  from: sharein  to: sumout " "Cell: display\|Add41~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~57  from: cin  to: sumout " "Cell: display\|Add41~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~57  from: datad  to: sumout " "Cell: display\|Add41~57  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~57  from: sharein  to: sumout " "Cell: display\|Add41~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~5  from: cin  to: sumout " "Cell: display\|Add41~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~61  from: cin  to: sumout " "Cell: display\|Add41~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~61  from: datad  to: sumout " "Cell: display\|Add41~61  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~61  from: sharein  to: sumout " "Cell: display\|Add41~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~65  from: cin  to: sumout " "Cell: display\|Add41~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~65  from: datad  to: sumout " "Cell: display\|Add41~65  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~65  from: sharein  to: sumout " "Cell: display\|Add41~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~70  from: datac  to: cout " "Cell: display\|Add41~70  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~74  from: datad  to: cout " "Cell: display\|Add41~74  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~9  from: cin  to: sumout " "Cell: display\|Add41~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~13  from: cin  to: sumout " "Cell: display\|Add48~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~17  from: cin  to: sumout " "Cell: display\|Add48~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~1  from: cin  to: sumout " "Cell: display\|Add48~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~21  from: cin  to: sumout " "Cell: display\|Add48~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~21  from: sharein  to: sumout " "Cell: display\|Add48~21  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~25  from: cin  to: sumout " "Cell: display\|Add48~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~25  from: datad  to: sumout " "Cell: display\|Add48~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~25  from: sharein  to: sumout " "Cell: display\|Add48~25  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~29  from: cin  to: sumout " "Cell: display\|Add48~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~29  from: datad  to: sumout " "Cell: display\|Add48~29  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~29  from: sharein  to: sumout " "Cell: display\|Add48~29  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~33  from: cin  to: sumout " "Cell: display\|Add48~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~33  from: datad  to: sumout " "Cell: display\|Add48~33  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~33  from: sharein  to: sumout " "Cell: display\|Add48~33  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~37  from: cin  to: sumout " "Cell: display\|Add48~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~37  from: datac  to: sumout " "Cell: display\|Add48~37  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~37  from: sharein  to: sumout " "Cell: display\|Add48~37  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~41  from: cin  to: sumout " "Cell: display\|Add48~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~45  from: cin  to: sumout " "Cell: display\|Add48~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~49  from: cin  to: sumout " "Cell: display\|Add48~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~53  from: cin  to: sumout " "Cell: display\|Add48~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~57  from: cin  to: sumout " "Cell: display\|Add48~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~5  from: cin  to: sumout " "Cell: display\|Add48~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~62  from: datad  to: cout " "Cell: display\|Add48~62  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~66  from: datad  to: cout " "Cell: display\|Add48~66  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~9  from: cin  to: sumout " "Cell: display\|Add48~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~13  from: cin  to: sumout " "Cell: display\|Add51~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~17  from: cin  to: sumout " "Cell: display\|Add51~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~1  from: cin  to: sumout " "Cell: display\|Add51~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~21  from: cin  to: sumout " "Cell: display\|Add51~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~25  from: cin  to: sumout " "Cell: display\|Add51~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~29  from: cin  to: sumout " "Cell: display\|Add51~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~33  from: cin  to: sumout " "Cell: display\|Add51~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~37  from: cin  to: sumout " "Cell: display\|Add51~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~41  from: cin  to: sumout " "Cell: display\|Add51~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~45  from: cin  to: sumout " "Cell: display\|Add51~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~49  from: cin  to: sumout " "Cell: display\|Add51~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~49  from: sharein  to: sumout " "Cell: display\|Add51~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~53  from: cin  to: sumout " "Cell: display\|Add51~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~53  from: datad  to: sumout " "Cell: display\|Add51~53  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~53  from: sharein  to: sumout " "Cell: display\|Add51~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~57  from: cin  to: sumout " "Cell: display\|Add51~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~57  from: datad  to: sumout " "Cell: display\|Add51~57  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~57  from: sharein  to: sumout " "Cell: display\|Add51~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~5  from: cin  to: sumout " "Cell: display\|Add51~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~61  from: cin  to: sumout " "Cell: display\|Add51~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~61  from: datac  to: sumout " "Cell: display\|Add51~61  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~61  from: sharein  to: sumout " "Cell: display\|Add51~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~65  from: cin  to: sumout " "Cell: display\|Add51~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~65  from: datad  to: sumout " "Cell: display\|Add51~65  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~65  from: sharein  to: sumout " "Cell: display\|Add51~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~70  from: datab  to: cout " "Cell: display\|Add51~70  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~74  from: datac  to: cout " "Cell: display\|Add51~74  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~9  from: cin  to: sumout " "Cell: display\|Add51~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[0\]~72  from: datae  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[0\]~72  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[1\]~92  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[1\]~92  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[2\]~82  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[2\]~82  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[3\]~22  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[3\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[4\]~26  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[4\]~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[5\]~14  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[5\]~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[6\]~18  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[6\]~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[0\]~74  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[0\]~74  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[1\]~94  from: datab  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[1\]~94  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[2\]~84  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[2\]~84  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[3\]~38  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[3\]~38  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[4\]~40  from: datab  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[4\]~40  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[5\]~34  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[5\]~34  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[6\]~36  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[6\]~36  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[0\]~76  from: datae  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[0\]~76  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[1\]~96  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[1\]~96  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[2\]~86  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[2\]~86  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[3\]~52  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[3\]~52  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[4\]~54  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[4\]~54  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[5\]~48  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[5\]~48  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[6\]~50  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[6\]~50  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[0\]~78  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[0\]~78  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[1\]~98  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[1\]~98  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[2\]~88  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[2\]~88  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[3\]~66  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[3\]~66  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[4\]~68  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[4\]~68  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[5\]~62  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[5\]~62  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[6\]~64  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[6\]~64  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179818334 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1621179818334 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621179818545 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1621179818690 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621179818690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -47.725 " "Worst-case setup slack is -47.725" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179818693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179818693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -47.725           -1687.906 clk_divider:VGA\|out_clk  " "  -47.725           -1687.906 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179818693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -43.857            -436.082 rst  " "  -43.857            -436.082 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179818693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.136            -339.789 clk_divider:GAME\|out_clk  " "  -10.136            -339.789 clk_divider:GAME\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179818693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.035            -358.768 clk  " "   -9.035            -358.768 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179818693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.005            -833.744 clk_divider:FLOOR\|out_clk  " "   -7.005            -833.744 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179818693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.748            -237.854 PS2_clk  " "   -4.748            -237.854 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179818693 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621179818693 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.765 " "Worst-case hold slack is -6.765" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179818775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179818775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.765             -67.116 rst  " "   -6.765             -67.116 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179818775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.654             -12.092 clk  " "   -3.654             -12.092 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179818775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 clk_divider:GAME\|out_clk  " "    0.141               0.000 clk_divider:GAME\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179818775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267               0.000 PS2_clk  " "    0.267               0.000 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179818775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.496               0.000 clk_divider:VGA\|out_clk  " "    0.496               0.000 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179818775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.604               0.000 clk_divider:FLOOR\|out_clk  " "    0.604               0.000 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179818775 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621179818775 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.031 " "Worst-case recovery slack is -7.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179818782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179818782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.031            -383.939 clk_divider:VGA\|out_clk  " "   -7.031            -383.939 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179818782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.910           -1017.467 clk_divider:FLOOR\|out_clk  " "   -6.910           -1017.467 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179818782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.737            -494.908 clk_divider:GAME\|out_clk  " "   -6.737            -494.908 clk_divider:GAME\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179818782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.504             -18.006 clk  " "   -4.504             -18.006 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179818782 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621179818782 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.562 " "Worst-case removal slack is 1.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179818788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179818788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 clk  " "    1.562               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179818788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.141               0.000 clk_divider:VGA\|out_clk  " "    3.141               0.000 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179818788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.400               0.000 clk_divider:GAME\|out_clk  " "    3.400               0.000 clk_divider:GAME\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179818788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.420               0.000 clk_divider:FLOOR\|out_clk  " "    3.420               0.000 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179818788 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621179818788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.466 " "Worst-case minimum pulse width slack is -3.466" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179818793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179818793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.466           -1395.398 rst  " "   -3.466           -1395.398 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179818793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.516             -63.838 clk  " "   -0.516             -63.838 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179818793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.439             -68.625 clk_divider:VGA\|out_clk  " "   -0.439             -68.625 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179818793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.439             -54.636 clk_divider:GAME\|out_clk  " "   -0.439             -54.636 clk_divider:GAME\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179818793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.416            -111.568 clk_divider:FLOOR\|out_clk  " "   -0.416            -111.568 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179818793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -29.963 PS2_clk  " "   -0.394             -29.963 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179818793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621179818793 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1621179818842 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621179819006 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621179821728 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~13  from: cin  to: sumout " "Cell: display\|Add21~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~17  from: cin  to: sumout " "Cell: display\|Add21~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~1  from: cin  to: sumout " "Cell: display\|Add21~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~21  from: cin  to: sumout " "Cell: display\|Add21~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~21  from: sharein  to: sumout " "Cell: display\|Add21~21  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~25  from: cin  to: sumout " "Cell: display\|Add21~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~25  from: dataa  to: sumout " "Cell: display\|Add21~25  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~25  from: sharein  to: sumout " "Cell: display\|Add21~25  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~29  from: cin  to: sumout " "Cell: display\|Add21~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~29  from: datac  to: sumout " "Cell: display\|Add21~29  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~29  from: sharein  to: sumout " "Cell: display\|Add21~29  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~33  from: cin  to: sumout " "Cell: display\|Add21~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~33  from: datad  to: sumout " "Cell: display\|Add21~33  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~33  from: sharein  to: sumout " "Cell: display\|Add21~33  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~37  from: cin  to: sumout " "Cell: display\|Add21~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~37  from: datad  to: sumout " "Cell: display\|Add21~37  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~37  from: sharein  to: sumout " "Cell: display\|Add21~37  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~41  from: cin  to: sumout " "Cell: display\|Add21~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~45  from: cin  to: sumout " "Cell: display\|Add21~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~49  from: cin  to: sumout " "Cell: display\|Add21~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~53  from: cin  to: sumout " "Cell: display\|Add21~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~57  from: cin  to: sumout " "Cell: display\|Add21~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~5  from: cin  to: sumout " "Cell: display\|Add21~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~62  from: datac  to: cout " "Cell: display\|Add21~62  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~66  from: datad  to: cout " "Cell: display\|Add21~66  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~9  from: cin  to: sumout " "Cell: display\|Add21~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~13  from: cin  to: sumout " "Cell: display\|Add23~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~17  from: cin  to: sumout " "Cell: display\|Add23~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~1  from: cin  to: sumout " "Cell: display\|Add23~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~21  from: cin  to: sumout " "Cell: display\|Add23~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~25  from: cin  to: sumout " "Cell: display\|Add23~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~29  from: cin  to: sumout " "Cell: display\|Add23~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~33  from: cin  to: sumout " "Cell: display\|Add23~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~37  from: cin  to: sumout " "Cell: display\|Add23~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~41  from: cin  to: sumout " "Cell: display\|Add23~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~45  from: cin  to: sumout " "Cell: display\|Add23~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~49  from: cin  to: sumout " "Cell: display\|Add23~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~49  from: sharein  to: sumout " "Cell: display\|Add23~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~53  from: cin  to: sumout " "Cell: display\|Add23~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~53  from: datac  to: sumout " "Cell: display\|Add23~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~53  from: sharein  to: sumout " "Cell: display\|Add23~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~57  from: cin  to: sumout " "Cell: display\|Add23~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~57  from: datad  to: sumout " "Cell: display\|Add23~57  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~57  from: sharein  to: sumout " "Cell: display\|Add23~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~5  from: cin  to: sumout " "Cell: display\|Add23~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~61  from: cin  to: sumout " "Cell: display\|Add23~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~61  from: datac  to: sumout " "Cell: display\|Add23~61  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~61  from: sharein  to: sumout " "Cell: display\|Add23~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~65  from: cin  to: sumout " "Cell: display\|Add23~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~65  from: datad  to: sumout " "Cell: display\|Add23~65  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~65  from: sharein  to: sumout " "Cell: display\|Add23~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~70  from: datad  to: cout " "Cell: display\|Add23~70  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~74  from: datac  to: cout " "Cell: display\|Add23~74  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~9  from: cin  to: sumout " "Cell: display\|Add23~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~13  from: cin  to: sumout " "Cell: display\|Add30~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~17  from: cin  to: sumout " "Cell: display\|Add30~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~1  from: cin  to: sumout " "Cell: display\|Add30~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~21  from: cin  to: sumout " "Cell: display\|Add30~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~21  from: sharein  to: sumout " "Cell: display\|Add30~21  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~25  from: cin  to: sumout " "Cell: display\|Add30~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~25  from: datad  to: sumout " "Cell: display\|Add30~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~25  from: sharein  to: sumout " "Cell: display\|Add30~25  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~29  from: cin  to: sumout " "Cell: display\|Add30~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~29  from: datad  to: sumout " "Cell: display\|Add30~29  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~29  from: sharein  to: sumout " "Cell: display\|Add30~29  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~33  from: cin  to: sumout " "Cell: display\|Add30~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~33  from: datad  to: sumout " "Cell: display\|Add30~33  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~33  from: sharein  to: sumout " "Cell: display\|Add30~33  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~37  from: cin  to: sumout " "Cell: display\|Add30~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~37  from: datad  to: sumout " "Cell: display\|Add30~37  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~37  from: sharein  to: sumout " "Cell: display\|Add30~37  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~41  from: cin  to: sumout " "Cell: display\|Add30~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~45  from: cin  to: sumout " "Cell: display\|Add30~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~49  from: cin  to: sumout " "Cell: display\|Add30~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~53  from: cin  to: sumout " "Cell: display\|Add30~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~57  from: cin  to: sumout " "Cell: display\|Add30~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~5  from: cin  to: sumout " "Cell: display\|Add30~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~62  from: datac  to: cout " "Cell: display\|Add30~62  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~66  from: datad  to: cout " "Cell: display\|Add30~66  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~9  from: cin  to: sumout " "Cell: display\|Add30~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~13  from: cin  to: sumout " "Cell: display\|Add32~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~17  from: cin  to: sumout " "Cell: display\|Add32~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~1  from: cin  to: sumout " "Cell: display\|Add32~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~21  from: cin  to: sumout " "Cell: display\|Add32~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~25  from: cin  to: sumout " "Cell: display\|Add32~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~29  from: cin  to: sumout " "Cell: display\|Add32~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~33  from: cin  to: sumout " "Cell: display\|Add32~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~37  from: cin  to: sumout " "Cell: display\|Add32~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~41  from: cin  to: sumout " "Cell: display\|Add32~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~45  from: cin  to: sumout " "Cell: display\|Add32~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~49  from: cin  to: sumout " "Cell: display\|Add32~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~49  from: sharein  to: sumout " "Cell: display\|Add32~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~53  from: cin  to: sumout " "Cell: display\|Add32~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~53  from: datab  to: sumout " "Cell: display\|Add32~53  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~53  from: sharein  to: sumout " "Cell: display\|Add32~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~57  from: cin  to: sumout " "Cell: display\|Add32~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~57  from: datad  to: sumout " "Cell: display\|Add32~57  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~57  from: sharein  to: sumout " "Cell: display\|Add32~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~5  from: cin  to: sumout " "Cell: display\|Add32~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~61  from: cin  to: sumout " "Cell: display\|Add32~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~61  from: datad  to: sumout " "Cell: display\|Add32~61  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~61  from: sharein  to: sumout " "Cell: display\|Add32~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~65  from: cin  to: sumout " "Cell: display\|Add32~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~65  from: datac  to: sumout " "Cell: display\|Add32~65  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~65  from: sharein  to: sumout " "Cell: display\|Add32~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~70  from: datac  to: cout " "Cell: display\|Add32~70  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~74  from: datac  to: cout " "Cell: display\|Add32~74  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~9  from: cin  to: sumout " "Cell: display\|Add32~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~13  from: cin  to: sumout " "Cell: display\|Add39~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~17  from: cin  to: sumout " "Cell: display\|Add39~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~1  from: cin  to: sumout " "Cell: display\|Add39~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~21  from: cin  to: sumout " "Cell: display\|Add39~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~21  from: sharein  to: sumout " "Cell: display\|Add39~21  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~25  from: cin  to: sumout " "Cell: display\|Add39~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~25  from: datad  to: sumout " "Cell: display\|Add39~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~25  from: sharein  to: sumout " "Cell: display\|Add39~25  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~29  from: cin  to: sumout " "Cell: display\|Add39~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~29  from: datad  to: sumout " "Cell: display\|Add39~29  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~29  from: sharein  to: sumout " "Cell: display\|Add39~29  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~33  from: cin  to: sumout " "Cell: display\|Add39~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~33  from: datad  to: sumout " "Cell: display\|Add39~33  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~33  from: sharein  to: sumout " "Cell: display\|Add39~33  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~37  from: cin  to: sumout " "Cell: display\|Add39~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~37  from: datac  to: sumout " "Cell: display\|Add39~37  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~37  from: sharein  to: sumout " "Cell: display\|Add39~37  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~41  from: cin  to: sumout " "Cell: display\|Add39~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~45  from: cin  to: sumout " "Cell: display\|Add39~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~49  from: cin  to: sumout " "Cell: display\|Add39~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~53  from: cin  to: sumout " "Cell: display\|Add39~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~57  from: cin  to: sumout " "Cell: display\|Add39~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~5  from: cin  to: sumout " "Cell: display\|Add39~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~62  from: datad  to: cout " "Cell: display\|Add39~62  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~66  from: datad  to: cout " "Cell: display\|Add39~66  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~9  from: cin  to: sumout " "Cell: display\|Add39~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~13  from: cin  to: sumout " "Cell: display\|Add41~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~17  from: cin  to: sumout " "Cell: display\|Add41~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~1  from: cin  to: sumout " "Cell: display\|Add41~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~21  from: cin  to: sumout " "Cell: display\|Add41~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~25  from: cin  to: sumout " "Cell: display\|Add41~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~29  from: cin  to: sumout " "Cell: display\|Add41~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~33  from: cin  to: sumout " "Cell: display\|Add41~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~37  from: cin  to: sumout " "Cell: display\|Add41~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~41  from: cin  to: sumout " "Cell: display\|Add41~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~45  from: cin  to: sumout " "Cell: display\|Add41~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~49  from: cin  to: sumout " "Cell: display\|Add41~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~49  from: sharein  to: sumout " "Cell: display\|Add41~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~53  from: cin  to: sumout " "Cell: display\|Add41~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~53  from: datac  to: sumout " "Cell: display\|Add41~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~53  from: sharein  to: sumout " "Cell: display\|Add41~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~57  from: cin  to: sumout " "Cell: display\|Add41~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~57  from: datad  to: sumout " "Cell: display\|Add41~57  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~57  from: sharein  to: sumout " "Cell: display\|Add41~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~5  from: cin  to: sumout " "Cell: display\|Add41~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~61  from: cin  to: sumout " "Cell: display\|Add41~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~61  from: datad  to: sumout " "Cell: display\|Add41~61  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~61  from: sharein  to: sumout " "Cell: display\|Add41~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~65  from: cin  to: sumout " "Cell: display\|Add41~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~65  from: datad  to: sumout " "Cell: display\|Add41~65  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~65  from: sharein  to: sumout " "Cell: display\|Add41~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~70  from: datac  to: cout " "Cell: display\|Add41~70  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~74  from: datad  to: cout " "Cell: display\|Add41~74  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~9  from: cin  to: sumout " "Cell: display\|Add41~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~13  from: cin  to: sumout " "Cell: display\|Add48~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~17  from: cin  to: sumout " "Cell: display\|Add48~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~1  from: cin  to: sumout " "Cell: display\|Add48~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~21  from: cin  to: sumout " "Cell: display\|Add48~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~21  from: sharein  to: sumout " "Cell: display\|Add48~21  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~25  from: cin  to: sumout " "Cell: display\|Add48~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~25  from: datad  to: sumout " "Cell: display\|Add48~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~25  from: sharein  to: sumout " "Cell: display\|Add48~25  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~29  from: cin  to: sumout " "Cell: display\|Add48~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~29  from: datad  to: sumout " "Cell: display\|Add48~29  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~29  from: sharein  to: sumout " "Cell: display\|Add48~29  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~33  from: cin  to: sumout " "Cell: display\|Add48~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~33  from: datad  to: sumout " "Cell: display\|Add48~33  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~33  from: sharein  to: sumout " "Cell: display\|Add48~33  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~37  from: cin  to: sumout " "Cell: display\|Add48~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~37  from: datac  to: sumout " "Cell: display\|Add48~37  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~37  from: sharein  to: sumout " "Cell: display\|Add48~37  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~41  from: cin  to: sumout " "Cell: display\|Add48~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~45  from: cin  to: sumout " "Cell: display\|Add48~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~49  from: cin  to: sumout " "Cell: display\|Add48~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~53  from: cin  to: sumout " "Cell: display\|Add48~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~57  from: cin  to: sumout " "Cell: display\|Add48~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~5  from: cin  to: sumout " "Cell: display\|Add48~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~62  from: datad  to: cout " "Cell: display\|Add48~62  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~66  from: datad  to: cout " "Cell: display\|Add48~66  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~9  from: cin  to: sumout " "Cell: display\|Add48~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~13  from: cin  to: sumout " "Cell: display\|Add51~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~17  from: cin  to: sumout " "Cell: display\|Add51~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~1  from: cin  to: sumout " "Cell: display\|Add51~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~21  from: cin  to: sumout " "Cell: display\|Add51~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~25  from: cin  to: sumout " "Cell: display\|Add51~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~29  from: cin  to: sumout " "Cell: display\|Add51~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~33  from: cin  to: sumout " "Cell: display\|Add51~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~37  from: cin  to: sumout " "Cell: display\|Add51~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~41  from: cin  to: sumout " "Cell: display\|Add51~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~45  from: cin  to: sumout " "Cell: display\|Add51~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~49  from: cin  to: sumout " "Cell: display\|Add51~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~49  from: sharein  to: sumout " "Cell: display\|Add51~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~53  from: cin  to: sumout " "Cell: display\|Add51~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~53  from: datad  to: sumout " "Cell: display\|Add51~53  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~53  from: sharein  to: sumout " "Cell: display\|Add51~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~57  from: cin  to: sumout " "Cell: display\|Add51~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~57  from: datad  to: sumout " "Cell: display\|Add51~57  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~57  from: sharein  to: sumout " "Cell: display\|Add51~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~5  from: cin  to: sumout " "Cell: display\|Add51~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~61  from: cin  to: sumout " "Cell: display\|Add51~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~61  from: datac  to: sumout " "Cell: display\|Add51~61  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~61  from: sharein  to: sumout " "Cell: display\|Add51~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~65  from: cin  to: sumout " "Cell: display\|Add51~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~65  from: datad  to: sumout " "Cell: display\|Add51~65  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~65  from: sharein  to: sumout " "Cell: display\|Add51~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~70  from: datab  to: cout " "Cell: display\|Add51~70  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~74  from: datac  to: cout " "Cell: display\|Add51~74  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~9  from: cin  to: sumout " "Cell: display\|Add51~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[0\]~72  from: datae  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[0\]~72  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[1\]~92  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[1\]~92  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[2\]~82  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[2\]~82  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[3\]~22  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[3\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[4\]~26  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[4\]~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[5\]~14  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[5\]~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[6\]~18  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[6\]~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[0\]~74  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[0\]~74  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[1\]~94  from: datab  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[1\]~94  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[2\]~84  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[2\]~84  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[3\]~38  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[3\]~38  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[4\]~40  from: datab  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[4\]~40  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[5\]~34  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[5\]~34  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[6\]~36  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[6\]~36  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[0\]~76  from: datae  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[0\]~76  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[1\]~96  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[1\]~96  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[2\]~86  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[2\]~86  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[3\]~52  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[3\]~52  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[4\]~54  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[4\]~54  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[5\]~48  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[5\]~48  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[6\]~50  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[6\]~50  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[0\]~78  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[0\]~78  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[1\]~98  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[1\]~98  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[2\]~88  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[2\]~88  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[3\]~66  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[3\]~66  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[4\]~68  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[4\]~68  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[5\]~62  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[5\]~62  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[6\]~64  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[6\]~64  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822022 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1621179822022 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621179822233 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1621179822310 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621179822310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -24.593 " "Worst-case setup slack is -24.593" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179822313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179822313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.593            -972.173 clk_divider:VGA\|out_clk  " "  -24.593            -972.173 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179822313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.406            -224.534 rst  " "  -22.406            -224.534 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179822313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.072            -192.989 clk_divider:GAME\|out_clk  " "   -6.072            -192.989 clk_divider:GAME\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179822313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.773            -175.403 clk  " "   -5.773            -175.403 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179822313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.838            -449.032 clk_divider:FLOOR\|out_clk  " "   -3.838            -449.032 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179822313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.121            -102.064 PS2_clk  " "   -2.121            -102.064 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179822313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621179822313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.297 " "Worst-case hold slack is -4.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179822397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179822397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.297             -41.444 rst  " "   -4.297             -41.444 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179822397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.288              -6.778 clk  " "   -2.288              -6.778 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179822397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.040               0.000 clk_divider:GAME\|out_clk  " "    0.040               0.000 clk_divider:GAME\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179822397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 PS2_clk  " "    0.140               0.000 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179822397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.218               0.000 clk_divider:VGA\|out_clk  " "    0.218               0.000 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179822397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 clk_divider:FLOOR\|out_clk  " "    0.345               0.000 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179822397 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621179822397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.309 " "Worst-case recovery slack is -4.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179822404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179822404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.309            -231.477 clk_divider:VGA\|out_clk  " "   -4.309            -231.477 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179822404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.220            -614.805 clk_divider:FLOOR\|out_clk  " "   -4.220            -614.805 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179822404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.068            -297.927 clk_divider:GAME\|out_clk  " "   -4.068            -297.927 clk_divider:GAME\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179822404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.925             -11.698 clk  " "   -2.925             -11.698 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179822404 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621179822404 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.920 " "Worst-case removal slack is 0.920" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179822412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179822412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.920               0.000 clk  " "    0.920               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179822412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.525               0.000 clk_divider:VGA\|out_clk  " "    1.525               0.000 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179822412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.664               0.000 clk_divider:GAME\|out_clk  " "    1.664               0.000 clk_divider:GAME\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179822412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.684               0.000 clk_divider:FLOOR\|out_clk  " "    1.684               0.000 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179822412 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621179822412 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.166 " "Worst-case minimum pulse width slack is -2.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179822417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179822417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.166            -786.437 rst  " "   -2.166            -786.437 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179822417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.499             -10.332 clk  " "   -0.499             -10.332 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179822417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.324             -18.168 PS2_clk  " "   -0.324             -18.168 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179822417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.216              -7.759 clk_divider:VGA\|out_clk  " "   -0.216              -7.759 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179822417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.196             -15.435 clk_divider:FLOOR\|out_clk  " "   -0.196             -15.435 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179822417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.187              -4.772 clk_divider:GAME\|out_clk  " "   -0.187              -4.772 clk_divider:GAME\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179822417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621179822417 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1621179822466 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~13  from: cin  to: sumout " "Cell: display\|Add21~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~17  from: cin  to: sumout " "Cell: display\|Add21~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~1  from: cin  to: sumout " "Cell: display\|Add21~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~21  from: cin  to: sumout " "Cell: display\|Add21~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~21  from: sharein  to: sumout " "Cell: display\|Add21~21  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~25  from: cin  to: sumout " "Cell: display\|Add21~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~25  from: dataa  to: sumout " "Cell: display\|Add21~25  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~25  from: sharein  to: sumout " "Cell: display\|Add21~25  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~29  from: cin  to: sumout " "Cell: display\|Add21~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~29  from: datac  to: sumout " "Cell: display\|Add21~29  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~29  from: sharein  to: sumout " "Cell: display\|Add21~29  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~33  from: cin  to: sumout " "Cell: display\|Add21~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~33  from: datad  to: sumout " "Cell: display\|Add21~33  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~33  from: sharein  to: sumout " "Cell: display\|Add21~33  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~37  from: cin  to: sumout " "Cell: display\|Add21~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~37  from: datad  to: sumout " "Cell: display\|Add21~37  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~37  from: sharein  to: sumout " "Cell: display\|Add21~37  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~41  from: cin  to: sumout " "Cell: display\|Add21~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~45  from: cin  to: sumout " "Cell: display\|Add21~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~49  from: cin  to: sumout " "Cell: display\|Add21~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~53  from: cin  to: sumout " "Cell: display\|Add21~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~57  from: cin  to: sumout " "Cell: display\|Add21~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~5  from: cin  to: sumout " "Cell: display\|Add21~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~62  from: datac  to: cout " "Cell: display\|Add21~62  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~66  from: datad  to: cout " "Cell: display\|Add21~66  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~9  from: cin  to: sumout " "Cell: display\|Add21~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~13  from: cin  to: sumout " "Cell: display\|Add23~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~17  from: cin  to: sumout " "Cell: display\|Add23~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~1  from: cin  to: sumout " "Cell: display\|Add23~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~21  from: cin  to: sumout " "Cell: display\|Add23~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~25  from: cin  to: sumout " "Cell: display\|Add23~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~29  from: cin  to: sumout " "Cell: display\|Add23~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~33  from: cin  to: sumout " "Cell: display\|Add23~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~37  from: cin  to: sumout " "Cell: display\|Add23~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~41  from: cin  to: sumout " "Cell: display\|Add23~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~45  from: cin  to: sumout " "Cell: display\|Add23~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~49  from: cin  to: sumout " "Cell: display\|Add23~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~49  from: sharein  to: sumout " "Cell: display\|Add23~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~53  from: cin  to: sumout " "Cell: display\|Add23~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~53  from: datac  to: sumout " "Cell: display\|Add23~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~53  from: sharein  to: sumout " "Cell: display\|Add23~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~57  from: cin  to: sumout " "Cell: display\|Add23~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~57  from: datad  to: sumout " "Cell: display\|Add23~57  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~57  from: sharein  to: sumout " "Cell: display\|Add23~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~5  from: cin  to: sumout " "Cell: display\|Add23~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~61  from: cin  to: sumout " "Cell: display\|Add23~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~61  from: datac  to: sumout " "Cell: display\|Add23~61  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~61  from: sharein  to: sumout " "Cell: display\|Add23~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~65  from: cin  to: sumout " "Cell: display\|Add23~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~65  from: datad  to: sumout " "Cell: display\|Add23~65  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~65  from: sharein  to: sumout " "Cell: display\|Add23~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~70  from: datad  to: cout " "Cell: display\|Add23~70  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~74  from: datac  to: cout " "Cell: display\|Add23~74  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~9  from: cin  to: sumout " "Cell: display\|Add23~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~13  from: cin  to: sumout " "Cell: display\|Add30~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~17  from: cin  to: sumout " "Cell: display\|Add30~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~1  from: cin  to: sumout " "Cell: display\|Add30~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~21  from: cin  to: sumout " "Cell: display\|Add30~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~21  from: sharein  to: sumout " "Cell: display\|Add30~21  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~25  from: cin  to: sumout " "Cell: display\|Add30~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~25  from: datad  to: sumout " "Cell: display\|Add30~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~25  from: sharein  to: sumout " "Cell: display\|Add30~25  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~29  from: cin  to: sumout " "Cell: display\|Add30~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~29  from: datad  to: sumout " "Cell: display\|Add30~29  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~29  from: sharein  to: sumout " "Cell: display\|Add30~29  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~33  from: cin  to: sumout " "Cell: display\|Add30~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~33  from: datad  to: sumout " "Cell: display\|Add30~33  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~33  from: sharein  to: sumout " "Cell: display\|Add30~33  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~37  from: cin  to: sumout " "Cell: display\|Add30~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~37  from: datad  to: sumout " "Cell: display\|Add30~37  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~37  from: sharein  to: sumout " "Cell: display\|Add30~37  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~41  from: cin  to: sumout " "Cell: display\|Add30~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~45  from: cin  to: sumout " "Cell: display\|Add30~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~49  from: cin  to: sumout " "Cell: display\|Add30~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~53  from: cin  to: sumout " "Cell: display\|Add30~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~57  from: cin  to: sumout " "Cell: display\|Add30~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~5  from: cin  to: sumout " "Cell: display\|Add30~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~62  from: datac  to: cout " "Cell: display\|Add30~62  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~66  from: datad  to: cout " "Cell: display\|Add30~66  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~9  from: cin  to: sumout " "Cell: display\|Add30~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~13  from: cin  to: sumout " "Cell: display\|Add32~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~17  from: cin  to: sumout " "Cell: display\|Add32~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~1  from: cin  to: sumout " "Cell: display\|Add32~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~21  from: cin  to: sumout " "Cell: display\|Add32~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~25  from: cin  to: sumout " "Cell: display\|Add32~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~29  from: cin  to: sumout " "Cell: display\|Add32~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~33  from: cin  to: sumout " "Cell: display\|Add32~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~37  from: cin  to: sumout " "Cell: display\|Add32~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~41  from: cin  to: sumout " "Cell: display\|Add32~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~45  from: cin  to: sumout " "Cell: display\|Add32~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~49  from: cin  to: sumout " "Cell: display\|Add32~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~49  from: sharein  to: sumout " "Cell: display\|Add32~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~53  from: cin  to: sumout " "Cell: display\|Add32~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~53  from: datab  to: sumout " "Cell: display\|Add32~53  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~53  from: sharein  to: sumout " "Cell: display\|Add32~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~57  from: cin  to: sumout " "Cell: display\|Add32~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~57  from: datad  to: sumout " "Cell: display\|Add32~57  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~57  from: sharein  to: sumout " "Cell: display\|Add32~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~5  from: cin  to: sumout " "Cell: display\|Add32~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~61  from: cin  to: sumout " "Cell: display\|Add32~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~61  from: datad  to: sumout " "Cell: display\|Add32~61  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~61  from: sharein  to: sumout " "Cell: display\|Add32~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~65  from: cin  to: sumout " "Cell: display\|Add32~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~65  from: datac  to: sumout " "Cell: display\|Add32~65  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~65  from: sharein  to: sumout " "Cell: display\|Add32~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~70  from: datac  to: cout " "Cell: display\|Add32~70  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~74  from: datac  to: cout " "Cell: display\|Add32~74  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~9  from: cin  to: sumout " "Cell: display\|Add32~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~13  from: cin  to: sumout " "Cell: display\|Add39~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~17  from: cin  to: sumout " "Cell: display\|Add39~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~1  from: cin  to: sumout " "Cell: display\|Add39~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~21  from: cin  to: sumout " "Cell: display\|Add39~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~21  from: sharein  to: sumout " "Cell: display\|Add39~21  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~25  from: cin  to: sumout " "Cell: display\|Add39~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~25  from: datad  to: sumout " "Cell: display\|Add39~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~25  from: sharein  to: sumout " "Cell: display\|Add39~25  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~29  from: cin  to: sumout " "Cell: display\|Add39~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~29  from: datad  to: sumout " "Cell: display\|Add39~29  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~29  from: sharein  to: sumout " "Cell: display\|Add39~29  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~33  from: cin  to: sumout " "Cell: display\|Add39~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~33  from: datad  to: sumout " "Cell: display\|Add39~33  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~33  from: sharein  to: sumout " "Cell: display\|Add39~33  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~37  from: cin  to: sumout " "Cell: display\|Add39~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~37  from: datac  to: sumout " "Cell: display\|Add39~37  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~37  from: sharein  to: sumout " "Cell: display\|Add39~37  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~41  from: cin  to: sumout " "Cell: display\|Add39~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~45  from: cin  to: sumout " "Cell: display\|Add39~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~49  from: cin  to: sumout " "Cell: display\|Add39~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~53  from: cin  to: sumout " "Cell: display\|Add39~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~57  from: cin  to: sumout " "Cell: display\|Add39~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~5  from: cin  to: sumout " "Cell: display\|Add39~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~62  from: datad  to: cout " "Cell: display\|Add39~62  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~66  from: datad  to: cout " "Cell: display\|Add39~66  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~9  from: cin  to: sumout " "Cell: display\|Add39~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~13  from: cin  to: sumout " "Cell: display\|Add41~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~17  from: cin  to: sumout " "Cell: display\|Add41~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~1  from: cin  to: sumout " "Cell: display\|Add41~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~21  from: cin  to: sumout " "Cell: display\|Add41~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~25  from: cin  to: sumout " "Cell: display\|Add41~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~29  from: cin  to: sumout " "Cell: display\|Add41~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~33  from: cin  to: sumout " "Cell: display\|Add41~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~37  from: cin  to: sumout " "Cell: display\|Add41~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~41  from: cin  to: sumout " "Cell: display\|Add41~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~45  from: cin  to: sumout " "Cell: display\|Add41~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~49  from: cin  to: sumout " "Cell: display\|Add41~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~49  from: sharein  to: sumout " "Cell: display\|Add41~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~53  from: cin  to: sumout " "Cell: display\|Add41~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~53  from: datac  to: sumout " "Cell: display\|Add41~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~53  from: sharein  to: sumout " "Cell: display\|Add41~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~57  from: cin  to: sumout " "Cell: display\|Add41~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~57  from: datad  to: sumout " "Cell: display\|Add41~57  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~57  from: sharein  to: sumout " "Cell: display\|Add41~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~5  from: cin  to: sumout " "Cell: display\|Add41~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~61  from: cin  to: sumout " "Cell: display\|Add41~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~61  from: datad  to: sumout " "Cell: display\|Add41~61  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~61  from: sharein  to: sumout " "Cell: display\|Add41~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~65  from: cin  to: sumout " "Cell: display\|Add41~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~65  from: datad  to: sumout " "Cell: display\|Add41~65  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~65  from: sharein  to: sumout " "Cell: display\|Add41~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~70  from: datac  to: cout " "Cell: display\|Add41~70  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~74  from: datad  to: cout " "Cell: display\|Add41~74  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~9  from: cin  to: sumout " "Cell: display\|Add41~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~13  from: cin  to: sumout " "Cell: display\|Add48~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~17  from: cin  to: sumout " "Cell: display\|Add48~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~1  from: cin  to: sumout " "Cell: display\|Add48~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~21  from: cin  to: sumout " "Cell: display\|Add48~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~21  from: sharein  to: sumout " "Cell: display\|Add48~21  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~25  from: cin  to: sumout " "Cell: display\|Add48~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~25  from: datad  to: sumout " "Cell: display\|Add48~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~25  from: sharein  to: sumout " "Cell: display\|Add48~25  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~29  from: cin  to: sumout " "Cell: display\|Add48~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~29  from: datad  to: sumout " "Cell: display\|Add48~29  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~29  from: sharein  to: sumout " "Cell: display\|Add48~29  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~33  from: cin  to: sumout " "Cell: display\|Add48~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~33  from: datad  to: sumout " "Cell: display\|Add48~33  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~33  from: sharein  to: sumout " "Cell: display\|Add48~33  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~37  from: cin  to: sumout " "Cell: display\|Add48~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~37  from: datac  to: sumout " "Cell: display\|Add48~37  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~37  from: sharein  to: sumout " "Cell: display\|Add48~37  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~41  from: cin  to: sumout " "Cell: display\|Add48~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~45  from: cin  to: sumout " "Cell: display\|Add48~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~49  from: cin  to: sumout " "Cell: display\|Add48~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~53  from: cin  to: sumout " "Cell: display\|Add48~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~57  from: cin  to: sumout " "Cell: display\|Add48~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~5  from: cin  to: sumout " "Cell: display\|Add48~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~62  from: datad  to: cout " "Cell: display\|Add48~62  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~66  from: datad  to: cout " "Cell: display\|Add48~66  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~9  from: cin  to: sumout " "Cell: display\|Add48~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~13  from: cin  to: sumout " "Cell: display\|Add51~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~17  from: cin  to: sumout " "Cell: display\|Add51~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~1  from: cin  to: sumout " "Cell: display\|Add51~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~21  from: cin  to: sumout " "Cell: display\|Add51~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~25  from: cin  to: sumout " "Cell: display\|Add51~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~29  from: cin  to: sumout " "Cell: display\|Add51~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~33  from: cin  to: sumout " "Cell: display\|Add51~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~37  from: cin  to: sumout " "Cell: display\|Add51~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~41  from: cin  to: sumout " "Cell: display\|Add51~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~45  from: cin  to: sumout " "Cell: display\|Add51~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~49  from: cin  to: sumout " "Cell: display\|Add51~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~49  from: sharein  to: sumout " "Cell: display\|Add51~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~53  from: cin  to: sumout " "Cell: display\|Add51~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~53  from: datad  to: sumout " "Cell: display\|Add51~53  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~53  from: sharein  to: sumout " "Cell: display\|Add51~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~57  from: cin  to: sumout " "Cell: display\|Add51~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~57  from: datad  to: sumout " "Cell: display\|Add51~57  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~57  from: sharein  to: sumout " "Cell: display\|Add51~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~5  from: cin  to: sumout " "Cell: display\|Add51~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~61  from: cin  to: sumout " "Cell: display\|Add51~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~61  from: datac  to: sumout " "Cell: display\|Add51~61  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~61  from: sharein  to: sumout " "Cell: display\|Add51~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~65  from: cin  to: sumout " "Cell: display\|Add51~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~65  from: datad  to: sumout " "Cell: display\|Add51~65  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~65  from: sharein  to: sumout " "Cell: display\|Add51~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~70  from: datab  to: cout " "Cell: display\|Add51~70  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~74  from: datac  to: cout " "Cell: display\|Add51~74  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~9  from: cin  to: sumout " "Cell: display\|Add51~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[0\]~72  from: datae  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[0\]~72  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[1\]~92  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[1\]~92  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[2\]~82  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[2\]~82  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[3\]~22  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[3\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[4\]~26  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[4\]~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[5\]~14  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[5\]~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[6\]~18  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[6\]~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[0\]~74  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[0\]~74  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[1\]~94  from: datab  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[1\]~94  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[2\]~84  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[2\]~84  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[3\]~38  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[3\]~38  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[4\]~40  from: datab  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[4\]~40  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[5\]~34  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[5\]~34  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[6\]~36  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[6\]~36  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[0\]~76  from: datae  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[0\]~76  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[1\]~96  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[1\]~96  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[2\]~86  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[2\]~86  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[3\]~52  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[3\]~52  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[4\]~54  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[4\]~54  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[5\]~48  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[5\]~48  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[6\]~50  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[6\]~50  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[0\]~78  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[0\]~78  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[1\]~98  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[1\]~98  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[2\]~88  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[2\]~88  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[3\]~66  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[3\]~66  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[4\]~68  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[4\]~68  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[5\]~62  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[5\]~62  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[6\]~64  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[6\]~64  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621179822830 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1621179822830 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621179823062 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1621179823132 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621179823132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -23.553 " "Worst-case setup slack is -23.553" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179823136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179823136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.553            -890.119 clk_divider:VGA\|out_clk  " "  -23.553            -890.119 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179823136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.412            -212.211 rst  " "  -21.412            -212.211 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179823136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.788            -177.836 clk_divider:GAME\|out_clk  " "   -5.788            -177.836 clk_divider:GAME\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179823136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.340            -154.843 clk  " "   -5.340            -154.843 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179823136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.449            -401.858 clk_divider:FLOOR\|out_clk  " "   -3.449            -401.858 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179823136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.884             -90.222 PS2_clk  " "   -1.884             -90.222 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179823136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621179823136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.985 " "Worst-case hold slack is -3.985" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179823208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179823208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.985             -39.132 rst  " "   -3.985             -39.132 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179823208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.154              -7.722 clk  " "   -2.154              -7.722 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179823208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.024               0.000 clk_divider:GAME\|out_clk  " "    0.024               0.000 clk_divider:GAME\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179823208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 PS2_clk  " "    0.146               0.000 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179823208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195               0.000 clk_divider:VGA\|out_clk  " "    0.195               0.000 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179823208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 clk_divider:FLOOR\|out_clk  " "    0.320               0.000 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179823208 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621179823208 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.211 " "Worst-case recovery slack is -4.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179823216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179823216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.211            -228.244 clk_divider:VGA\|out_clk  " "   -4.211            -228.244 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179823216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.131            -607.149 clk_divider:FLOOR\|out_clk  " "   -4.131            -607.149 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179823216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.011            -296.281 clk_divider:GAME\|out_clk  " "   -4.011            -296.281 clk_divider:GAME\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179823216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.804             -11.214 clk  " "   -2.804             -11.214 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179823216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621179823216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.810 " "Worst-case removal slack is 0.810" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179823224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179823224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.810               0.000 clk  " "    0.810               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179823224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.531               0.000 clk_divider:VGA\|out_clk  " "    1.531               0.000 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179823224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.670               0.000 clk_divider:FLOOR\|out_clk  " "    1.670               0.000 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179823224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.677               0.000 clk_divider:GAME\|out_clk  " "    1.677               0.000 clk_divider:GAME\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179823224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621179823224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.953 " "Worst-case minimum pulse width slack is -1.953" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179823229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179823229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.953            -711.908 rst  " "   -1.953            -711.908 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179823229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.473             -10.445 clk  " "   -0.473             -10.445 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179823229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.334             -19.117 PS2_clk  " "   -0.334             -19.117 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179823229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.131              -3.598 clk_divider:VGA\|out_clk  " "   -0.131              -3.598 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179823229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.126              -2.900 clk_divider:GAME\|out_clk  " "   -0.126              -2.900 clk_divider:GAME\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179823229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.114              -8.259 clk_divider:FLOOR\|out_clk  " "   -0.114              -8.259 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621179823229 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621179823229 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621179824843 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621179824843 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5214 " "Peak virtual memory: 5214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621179824949 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 16 16:43:44 2021 " "Processing ended: Sun May 16 16:43:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621179824949 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621179824949 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621179824949 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621179824949 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621179826053 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621179826065 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 16 16:43:45 2021 " "Processing started: Sun May 16 16:43:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621179826065 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1621179826065 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MiniProject -c MiniProject " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MiniProject -c MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1621179826065 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1621179827876 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1621179827965 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MiniProject.vo C:/Users/James/Workspace/ELEC5566M-MiniProject/simulation/modelsim/ simulation " "Generated file MiniProject.vo in folder \"C:/Users/James/Workspace/ELEC5566M-MiniProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1621179829127 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621179829251 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 16 16:43:49 2021 " "Processing ended: Sun May 16 16:43:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621179829251 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621179829251 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621179829251 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1621179829251 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 249 s " "Quartus Prime Full Compilation was successful. 0 errors, 249 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1621179829912 ""}
