;redcode
;assert 1
	SPL 0, #202
	CMP -7, <-420
	MOV -1, <-50
	MOV -7, <-20
	DJN -1, @-20
	SUB #22, @10
	MOV -1, <-50
	JMP 210, 60
	MOV #922, @10
	SUB 12, @-10
	SUB @127, 106
	JMZ @12, @-16
	MOV #-13, <-205
	MOV -1, <-28
	JMZ 0, #5
	SUB #22, @10
	SUB #12, <-16
	SUB 12, -1
	JMZ 0, #5
	SLT @121, 106
	SUB -7, <-420
	SUB #12, <-16
	SUB #12, <-16
	SUB @-31, 9
	SUB @127, 106
	SUB -12, @810
	SUB @127, 106
	JMP 210, 60
	CMP 10, 9
	SUB -12, @810
	JMP @12, #500
	SUB 12, @-10
	CMP -7, <-420
	ADD 270, 1
	SLT 132, @0
	SLT 132, @0
	SLT 132, @0
	SLT 132, @0
	SUB #12, <10
	SPL <-31, 9
	SUB #572, @800
	JMP @12, #500
	SPL 1, <920
	ADD 270, 1
	SUB #12, @500
	ADD 270, 1
	SUB 12, -1
	SUB #60, <30
	CMP -7, <-420
	MOV -1, <-50
	MOV -1, <-50
	MOV -1, <-50
