// Seed: 1545320428
module module_0 (
    input tri0 id_0,
    output tri id_1,
    output wire id_2,
    output tri id_3,
    output uwire id_4,
    output tri1 id_5,
    input supply1 id_6,
    input tri0 id_7,
    input tri0 id_8,
    input tri1 id_9,
    input wire id_10
);
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    output tri id_0,
    output wire id_1,
    input tri1 id_2,
    output logic id_3,
    output tri1 id_4,
    output tri id_5,
    input supply1 id_6,
    input tri id_7,
    output uwire id_8,
    output tri0 id_9,
    output tri1 id_10,
    input tri0 id_11
);
  wire id_13;
  wire id_14;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_5,
      id_9,
      id_5,
      id_9,
      id_6,
      id_7,
      id_11,
      id_2,
      id_11
  );
  tri0 id_15;
  initial id_3 <= !id_15;
endmodule
