C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis   -part A3P250  -package VQFP100  -grade STD    -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\synlog\report\Toplevel_fpga_mapper.xml  -top_level_module  work.Toplevel  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -oedif  C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.edn   -freq 32.000   C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\synwork\Toplevel_prem.srd  -sap  C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.sap  -otap  C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.tap  -omap  C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.map  -devicelib  C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v  -sap  C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.sap  -ologparam  C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\syntmp\Toplevel.plg  -osyn  C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srm  -prjdir  C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\  -prjname  Toplevel_syn  -log  C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\synlog\Toplevel_fpga_mapper.srr 
relcom:..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part A3P250 -package VQFP100 -grade STD -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile ..\synlog\report\Toplevel_fpga_mapper.xml -top_level_module work.Toplevel -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -implementation synthesis -multisrs -oedif ..\Toplevel.edn -freq 32.000 ..\synwork\Toplevel_prem.srd -sap ..\Toplevel.sap -otap ..\Toplevel.tap -omap ..\Toplevel.map -devicelib ..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v -sap ..\Toplevel.sap -ologparam Toplevel.plg -osyn ..\Toplevel.srm -prjdir ..\ -prjname Toplevel_syn -log ..\synlog\Toplevel_fpga_mapper.srr
rc:1 success:1 runtime:15
file:..\scratchproject.prs|io:o|time:1725022881|size:6025|exec:0|csum:
file:..\Toplevel.edn|io:o|time:1725045966|size:3486439|exec:0|csum:
file:..\synwork\Toplevel_prem.srd|io:i|time:1725045951|size:261022|exec:0|csum:3ACFDFC40866337B11C67D43CA37177E
file:..\Toplevel.sap|io:o|time:1725045952|size:9919|exec:0|csum:
file:..\Toplevel.tap|io:o|time:0|size:0|exec:0|csum:
file:..\Toplevel.map|io:o|time:1725045967|size:28|exec:0|csum:
file:..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v|io:i|time:1509005888|size:49355|exec:0|csum:8134F444E2143EC94271A46B5CC33DA2
file:..\Toplevel.sap|io:o|time:1725045952|size:9919|exec:0|csum:
file:Toplevel.plg|io:o|time:1725045967|size:2476|exec:0|csum:
file:..\Toplevel.srm|io:o|time:1725045966|size:91148|exec:0|csum:
file:..\synlog\Toplevel_fpga_mapper.srr|io:o|time:1725045967|size:128877|exec:0|csum:
file:..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\m_proasic.exe|io:i|time:1509352272|size:11119104|exec:1|csum:6BD6E9876645BB1B346C655471A0D71C
file:..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe|io:i|time:1509353686|size:14301696|exec:1|csum:CA7B630F1194A591FA1E520688EE75E2
