# Microsemi NMAT TXT File

# Version: 2022.1 2022.1.0.10

# Design Name: Top 

# Input Netlist Format: EDIF 

# Family: PolarFire , Die: MPF300TS_ES , Package: FCG1152 , Speed grade: -1 

# Date generated: Tue Jan  2 20:57:43 2024 


#
# I/O constraints
#

set_io ADC_FD G11
set_io ADC_GPIO_0 G14
set_io ADC_GPIO_1 K6
set_io ADC_GPIO_2 D9
set_io ADC_GPIO_3 G12
set_io ADC_GPIO_4 H14
set_io ADC_LDO_PWR_GOOD E11
set_io ADC_PWDN A5
set_io ADC_PWR_RUN A8
set_io ADC_sclk B5
set_io ADC_sdio F7
set_io ADC_ss_n F9
set_io BOARD_PWR_RUN A7
set_io BTN_1 T4
set_io CLK_OUT_N A10
set_io CLK_OUT_P B10
set_io DBGport_0 AA3
set_io DBGport_1 AB5
set_io DBGport_2 AA5
set_io DBGport_3 W4
set_io DBGport_4 AA4
set_io DBGport_5 AB6
set_io DBGport_6 V3
set_io DBGport_7 V4
set_io DBGport_8 AL26
set_io DBGport_9 AL20
set_io EXT_ADC_Reset_N G9
set_io EXT_HMC_Reset_N J14
set_io EXT_LMX1_Reset_N J19
set_io EXT_LMX2_Reset_N K7
set_io FTDI_BE[0] P5
set_io FTDI_BE[1] P6
set_io FTDI_BE[2] L2
set_io FTDI_BE[3] L3
set_io FTDI_CLK H1
set_io FTDI_DATA[0] B1
set_io FTDI_DATA[1] C1
set_io FTDI_DATA[2] F5
set_io FTDI_DATA[3] G5
set_io FTDI_DATA[4] B2
set_io FTDI_DATA[5] C2
set_io FTDI_DATA[6] E8
set_io FTDI_DATA[7] E7
set_io FTDI_DATA[8] T8
set_io FTDI_DATA[9] T7
set_io FTDI_DATA[10] D6
set_io FTDI_DATA[11] E6
set_io FTDI_DATA[12] P3
set_io FTDI_DATA[13] P4
set_io FTDI_DATA[14] M5
set_io FTDI_DATA[15] M6
set_io FTDI_DATA[16] C8
set_io FTDI_DATA[17] D8
set_io FTDI_DATA[18] H8
set_io FTDI_DATA[19] H9
set_io FTDI_DATA[20] N6
set_io FTDI_DATA[21] N7
set_io FTDI_DATA[22] M1
set_io FTDI_DATA[23] M2
set_io FTDI_DATA[24] C4
set_io FTDI_DATA[25] C3
set_io FTDI_DATA[26] H3
set_io FTDI_DATA[27] H4
set_io FTDI_DATA[28] A3
set_io FTDI_DATA[29] A2
set_io FTDI_DATA[30] M4
set_io FTDI_DATA[31] L4
set_io FTDI_GPIO_0 N3
set_io FTDI_GPIO_1 N4
set_io FTDI_RESET_N N1
set_io FTDI_nOE K5
set_io FTDI_nRD L5
set_io FTDI_nRXF H7
set_io FTDI_nTXE G7
set_io FTDI_nWR R5
set_io GPIO_0 L19
set_io GPIO_1 L18
set_io HMC_CLK_IN_N E2
set_io HMC_CLK_IN_P F2
set_io HMC_GPIO_0 H12
set_io HMC_GPIO_1 H13
set_io HMC_GPIO_2 G16
set_io HMC_GPIO_3 G15
set_io HMC_SYNC J13
set_io HMC_sclk J16
set_io HMC_sdio H17
set_io HMC_ss_n K16
set_io LDO_PWR_GOOD E10
set_io LED_1 U11
set_io LED_2 T5
set_io LED_3 W8
set_io LED_4 W9
set_io LMX1_miso J18
set_io LMX1_mosi K18
set_io LMX1_sclk K17
set_io LMX1_ss_n H16
set_io LMX2_miso J8
set_io LMX2_mosi R7
set_io LMX2_sclk R8
set_io LMX2_ss_n K8
set_io RX_0 U7
set_io RX_1 AA9
set_io SIWU_N AM24
set_io SMPS_PWR_GOOD H2
set_io SYNCINB_N F10
set_io SYNCINB_P G10
set_io SYNC_IN_N E12
set_io SYNC_IN_P F12
set_io SYNC_OUT_1_N M17
set_io SYNC_OUT_1_P L17
set_io SYNC_OUT_2_N M7
set_io SYNC_OUT_2_P N8
set_io TX_0 V9
set_io TX_1 W5

#
# Core cell constraints
#

set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0[1] 2305 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[28] 2166 319
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[4] 1899 267
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[1] 1135 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[0] 1943 222
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[4] 1075 130
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[10] 1486 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_1_sqmuxa 2044 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[0] 2045 273
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1206 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 2422 370
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[6] 1822 211
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 1143 106
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[7] 1017 127
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[1] 1044 136
set_location Controler_0/Answer_Encoder_0/periph_data_2[6] 1313 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m0s2 1902 222
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 1056 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 2406 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[1] 2310 330
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/DataBytesInLastIlasFrame_RNIDSCQ6_0[2] 2352 336
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter[3] 1100 139
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[31] 1078 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_0[4] 2116 289
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[0] 2009 273
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa 1141 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[2] 1824 225
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_1 1128 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[7] 2011 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_1[0] 2109 268
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 974 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg[4] 2318 346
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[8] 1604 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r 2348 355
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_1[1] 1065 135
set_location Controler_0/Answer_Encoder_0/periph_data_7[15] 1318 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/fine_lock_combo.un1_lock_event5_0_a2 2388 330
set_location Data_Block_0/Communication_Builder_0/next_state_1[1] 1229 195
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0_a2_0[1] 1499 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[11] 2337 307
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1069 118
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_2_sqmuxa 1280 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 950 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 1071 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[1] 1151 139
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 990 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[3] 2016 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_1_9_sn_m6_0_a2 2014 225
set_location Controler_0/ADI_SPI_1/data_counter[15] 1384 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[0] 1896 268
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 860 106
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_RNO_1 1091 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 2384 361
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[9] 940 100
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[0] 1166 115
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[33] 1293 207
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3_i_m2[9] 1150 189
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[1] 1630 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1352 208
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIAK7C1[4] 1078 126
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[24] 1035 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[3] 1992 229
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 1211 132
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[31] 1072 138
set_location Controler_0/ADI_SPI_0/addr_counter[19] 1268 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 1135 142
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[0] 1680 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[7] 1925 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r 2430 370
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[3] 882 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 2404 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_i_0_i_o2_1[0] 2117 282
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 1227 139
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/TRG_Unit_Detect 1541 172
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[29] 1120 91
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[10] 1149 112
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[12] 1555 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[5] 2004 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[15] 2450 346
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[7] 1500 156
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1 1918 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1351 199
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[7] 1858 229
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[3] 1218 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1399 255
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[0] 1150 202
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[19] 1040 130
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto13_2 1254 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[1] 1106 139
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[30] 986 97
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[13] 1139 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_31_i_a2 2051 264
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 214 144
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[11] 1091 139
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[5] 1128 138
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 543 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1817 265
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 1160 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[4] 1596 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 2336 369
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[24] 1051 97
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[7] 1281 111
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/op_ge.un9_generate_byte_enablelto4_0 1095 138
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[1] 986 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un29_ilasrawcounter 2327 357
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1348 199
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[10] 1065 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[19] 1193 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 1206 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[18] 1151 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[20] 2322 321
set_location Controler_0/Reset_Controler_0/un20_write_signal_0_a2 1247 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1384 256
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe 1146 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[12] 1464 160
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[2] 1253 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[10] 965 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_16_9_sn_m12_0_a3 2050 264
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1536 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[4] 2459 352
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[4] 1529 169
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 1075 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 2341 343
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[2] 1955 271
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1170 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[7] 1152 141
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m71 1095 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[14] 2168 319
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un4_full_for_all_signallto7_0 2110 270
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[6] 1053 130
set_location Controler_0/ADI_SPI_0/data_counter[12] 1225 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1322 226
set_location Communication_0/Communication_Controler_0/Communication_Vote_Number_0_sqmuxa 1314 117
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[4] 1541 262
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_update_dout 1361 186
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[5] 1185 115
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[3] 1287 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[1] 2310 331
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[3] 1180 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_20_1_sqmuxa_2_0_a2 1993 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[5] 2039 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Synchronizer_0_2/Chain[0] 2295 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg[2] 2317 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[6] 2074 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[4] 2440 355
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[9] 989 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1525 202
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[1] 1024 111
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[0] 1146 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 1225 138
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1527 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[21] 2453 346
set_location Controler_0/Reset_Controler_0/state_reg[1] 1274 103
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[6] 1178 114
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1627 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_Enable_Vector_1[3] 1994 229
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 1045 127
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[21] 1118 138
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[1] 1200 117
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[0] 1691 280
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 927 91
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[12] 1219 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 2335 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 2431 346
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[24] 1567 160
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[24] 1103 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[31] 2190 322
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_2[5] 2026 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_i_1[1] 1997 234
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 1222 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_2[4] 1846 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 2343 370
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[5] 1514 238
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[6] 896 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[3] 2377 372
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_ss_n 1327 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[1] 2418 343
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1361 199
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[7] 1525 226
set_location Controler_0/gpio_controler_0/read_data_frame[0] 1182 109
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_18 1225 90
set_location Controler_0/ADI_SPI_0/data_counter[25] 1238 88
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[2] 1179 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1170 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 835 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[6] 1890 262
set_location Communication_0/UART_Protocol_0/INV_0 1103 144
set_location Controler_0/Answer_Encoder_0/periph_data_1[5] 1327 117
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_a4[1] 1133 111
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1 1018 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1526 202
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 842 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 2301 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[30] 2331 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_23_1_sqmuxa_3_1_a3 1966 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m63 1817 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_0[1] 1941 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[7] 2002 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 2453 310
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[0] 1050 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[6] 1973 267
set_location Controler_0/Reset_Controler_0/un4_write_signal_0_a2 1246 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[7] 1909 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_R.0.un48_input_k_array_0_a2 2078 276
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][12] 883 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[16] 947 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[4] 1881 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[4] 2003 264
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[27] 1122 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_16_i_a3 2002 225
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[10] 873 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1533 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[5] 2020 280
set_location Controler_0/gpio_controler_0/read_data_frame[13] 1233 112
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/REN_d1 1237 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/DataWrite_RNO[3] 2101 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[4] 1914 222
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[9] 1454 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RE_d1 2193 322
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[7] 1292 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/fifo_valid 2408 355
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[2] 1118 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[2] 2027 274
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer[0] 2089 274
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[2] 1514 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[6] 1854 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[7] 1980 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[1] 1947 213
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[21] 972 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[1] 1977 267
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 1038 133
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1353 244
set_location Data_Block_0/DataSource_Transcievers_0/TxMainLinkController_0/state_reg_RNIO8IC1[0] 2315 327
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 1215 142
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[26] 1820 201
set_location Controler_0/Answer_Encoder_0/periph_data_3[7] 1321 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_29_0_a3_1 2049 267
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 929 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[22] 2455 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0_m0[5] 2313 342
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[29] 1225 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty 2174 322
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1563 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25] 2299 309
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[0] 2015 277
set_location Controler_0/Answer_Encoder_0/CD_busy_i_a2 1239 114
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[10] 1367 111
set_location Data_Block_0/Communication_Builder_0/state_reg[0] 1234 199
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[23] 2427 361
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[11] 1339 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_OR2_RX_IDLE_0 2430 324
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1137 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[2] 2395 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[4] 1942 223
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[0] 1300 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30] 2331 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 2421 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_TX_PLL_C1_0/PF_TX_PLL_C1_0/txpll_isnt_0 2466 320
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[3] 1084 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_2[7] 1993 273
set_location Controler_0/Reset_Controler_0/un1_write_signal_1 1238 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_K.0.un16_input_k_array_0_a2_0_3 2311 309
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 2456 343
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.2.un12_inputs 1221 111
set_location Controler_0/ADI_SPI_1/ss_n_0_sqmuxa_i_0_o2 1367 102
set_location Controler_0/Command_Decoder_0/counter[28] 1275 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNI13EC1 1097 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[1] 1840 211
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[1] 1139 139
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m74 1087 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 2407 370
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[19] 1147 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/fine_lock_combo.un1_lock_event5_0_a2 2414 330
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27] 2457 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_2[6] 1860 219
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 2004 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 2407 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[5] 2025 280
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[17] 1232 222
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[24] 1133 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[21] 1092 129
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[9] 1460 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[2] 1889 270
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 1190 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_a2_1 2075 264
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[3] 1361 202
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[15] 1220 190
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[2] 1113 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[31] 2443 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st[6] 2455 328
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[28] 970 100
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[2] 1041 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/un1_state_reg_4_i_i_o2 2095 288
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2LCE1[4] 1271 123
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[5] 1339 115
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2[37] 1113 102
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[0] 1010 114
set_location Controler_0/gpio_controler_0/Inputs_Last[1] 1167 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_7_0_a2[5] 842 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1238 217
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1497 208
set_location Controler_0/Answer_Encoder_0/periph_data_0[5] 1357 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[7] 1884 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/IlasRawCounter_3_0_sqmuxa 2303 354
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1350 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[13] 2194 321
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][11] 867 115
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[13] 1233 111
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set_RNO 1271 213
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 1710 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[5] 1533 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un19_read_signal_0_a2_0 1482 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 2367 334
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4 1232 144
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNIOTQ11 1184 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[16] 1069 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 1154 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[37] 1126 97
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[10] 1213 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1319 226
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 1212 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_9_9_sn_m12_e_0_a3 1954 222
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[13] 1195 118
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[13] 1139 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_2[1] 1852 216
set_location Controler_0/Answer_Encoder_0/periph_data_7[6] 1354 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 1155 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1[3] 1888 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_1_0_iv_0_RNIO1EO[5] 2326 357
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[31] 762 118
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNO[0] 1226 201
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 964 103
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[56] 976 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[3] 1957 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_2[0] 2013 235
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1601 219
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 1038 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 1234 139
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 323 186
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 983 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r 2292 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[2] 1934 276
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 980 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[0] 1164 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 1027 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[4] 1547 160
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5[0] 1102 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[0] 1896 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/DataBytesInLastIlasFrame_RNI0BMG1[3] 2336 342
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[37] 1082 124
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[4] 1304 109
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[5] 1755 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0_1[6] 2277 363
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[33] 1150 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 814 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 1189 145
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[31] 1131 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[27] 2294 310
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[5] 1315 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNI1H851[1] 2369 330
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[1] 1272 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1369 198
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[4] 1098 193
set_location Controler_0/gpio_controler_0/Outputs_8[14] 1186 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[8] 1126 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[7] 1867 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_0_a3_i_i_a2[4] 2106 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 2420 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 2386 343
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[29] 1232 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1124 207
set_location Controler_0/ADI_SPI_0/addr_counter[10] 1259 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_0_sqmuxa_0_RNI642T2 1980 219
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[25] 1093 99
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 2231 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/cnt[7] 2443 325
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[1] 1752 271
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_2[4] 1813 271
set_location Controler_0/REGISTERS_0/state_reg[4] 1299 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1364 253
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIJ8MV1[3] 1238 117
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[4] 1109 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[18] 2319 322
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[6] 1309 229
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1346 208
set_location Controler_0/ADI_SPI_0/data_counter[21] 1234 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 2410 351
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 1796 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 2315 373
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[37] 1042 99
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[16] 1235 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 961 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[8] 2408 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[5] 2378 372
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1142 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[6] 2358 343
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1268 214
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[2] 843 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[12] 987 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[16] 1041 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[4] 1944 267
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1497 252
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 887 127
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[2] 1139 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[35] 1003 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 992 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_LANE0_SD_DFN2 2452 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_2_0_iv[7] 2333 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[6] 1923 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 2409 376
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 851 123
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[30] 1230 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 1039 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 1145 145
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[25] 1110 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m39 1886 237
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_a2_0_0[0] 1067 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[38] 1149 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_a3 2015 222
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[33] 1178 135
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[28] 1146 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[7] 1914 264
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[7] 1707 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[3] 1936 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[28] 2459 337
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 860 103
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[2] 1278 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 2344 370
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[11] 980 97
set_location Controler_0/ADI_SPI_0/tx_data_buffer[3] 1252 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncOutput[0] 2404 328
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[25] 1143 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 978 102
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter[2] 1093 139
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[16] 1229 124
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[3] 1204 193
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[29] 1225 123
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[3] 1216 208
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_3 1128 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un1_state_reg_2 2323 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[2] 2399 334
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un3_almostfulli_assertlto12_1 878 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[9] 2313 334
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[10] 1080 99
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 1111 208
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r 1143 199
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[2] 2376 327
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[9] 768 118
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[14] 1287 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 1130 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[26] 1057 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[5] 1925 235
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1531 238
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[6] 1577 217
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_4_i_a2_0_a2 997 126
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg[7] 822 115
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_11 1227 195
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 1194 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/REN_d1 2427 364
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[4] 1297 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[7] 974 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1398 256
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Modulo_1_sqmuxa_i_1 1207 192
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[34] 1043 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[6] 2309 330
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 1012 109
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER_RNO_0 1235 117
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[1] 1149 109
set_location Communication_0/Communication_ANW_MUX_0/communication_vote_vector7 1222 123
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0_a2_0[2] 914 216
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[3] 849 118
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 2262 309
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[9] 1145 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[20] 2454 346
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[5] 788 118
set_location Controler_0/gpio_controler_0/un19_read_signal_1 1245 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[0] 1839 210
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[10] 1510 153
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1_RNO[8] 1125 171
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 1166 106
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[20] 1113 139
set_location Controler_0/gpio_controler_0/read_data_frame[5] 1189 112
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_a2_2 1534 225
set_location Controler_0/ADI_SPI_0/data_counter[15] 1228 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[8] 1351 202
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI3PU82[1] 1075 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 2371 337
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1494 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_LANE0_SD_SLE_DEBUG 2446 325
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[5] 1564 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[0] 1874 234
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[26] 1121 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1[2] 1888 238
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[10] 1052 126
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[7] 974 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_1_i_o3_RNIUP2E1_1 1982 225
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[3] 1318 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1140 211
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[3] 1108 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21] 1120 96
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 994 363
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[4] 976 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[12] 2417 343
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1261 208
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[11] 1059 142
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[1] 1204 207
set_location Controler_0/gpio_controler_0/un12_write_signal_1 1235 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1630 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_2[3] 2097 265
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[0] 1312 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_1[3] 1853 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[1] 1851 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 2430 346
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[4] 1238 243
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[21] 1090 139
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[30] 798 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[6] 1057 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_0_1_sqmuxa_0_a2 2003 219
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[13] 1305 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m263 1120 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0[1] 2411 324
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[6] 1177 201
set_location Controler_0/ADI_SPI_0/rx_data_buffer[1] 1353 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[21] 976 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m70 1819 270
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[29] 1166 139
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_3[6] 1284 102
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg[2] 2104 274
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[12] 1104 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[6] 1841 216
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1507 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[0] 1894 270
set_location Controler_0/ADI_SPI_0/addr_counter[9] 1258 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 2385 346
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[28] 1092 135
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[9] 1253 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[7] 2004 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[24] 1110 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1136 124
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[21] 1351 103
set_location Controler_0/Command_Decoder_0/decode_vector[8] 1296 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r_RNI9G2B 2347 369
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 1163 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 2401 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_2[5] 2017 280
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[0] 1200 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout[1] 2304 364
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1_RNIG4BQ 1027 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un1_state_reg_1 2315 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[2] 1886 220
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[31] 1095 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[12] 1108 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[33] 1177 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[1] 1016 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1348 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un1_state_reg_3 2325 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 2417 328
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.finite_event_counter8 1530 159
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_4[4] 2351 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[7] 1890 234
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[20] 1190 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[37] 936 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[29] 2450 337
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[15] 1293 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[0] 1873 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/RDATA_r[3] 2440 373
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIQGVG[3] 1239 117
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[19] 1562 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[5] 1368 187
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[30] 1057 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 1070 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[23] 1104 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[25] 1099 99
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_Z[3] 823 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 1129 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 2366 346
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1814 256
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_4_i_a2_0_a2 1089 144
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[0] 1106 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[26] 1101 102
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[1] 1264 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 1128 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 2398 349
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[0] 1018 112
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1607 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[3] 1879 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_2[1] 1972 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1[15] 2456 363
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY5 1144 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[3] 2023 267
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[5] 1103 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1143 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1_rep[4] 1812 271
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r 2429 334
set_location Controler_0/Reset_Controler_0/read_data_frame_6[8] 1285 114
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[22] 1237 117
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[15] 1195 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_0_a3_0[4] 2027 228
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[6] 1107 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc6 2414 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0[5] 2273 363
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1826 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[1] 1977 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m125 1117 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1211 127
set_location Controler_0/Answer_Encoder_0/periph_data[7] 1304 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_2[0] 2026 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[5] 1969 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[7] 2066 274
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[0] 1048 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 1182 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_16_i_0_0 2003 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 2364 334
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 1153 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 1210 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 2447 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[1] 2393 370
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0[0] 1201 186
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 1193 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[24] 1188 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[23] 964 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[8] 768 114
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[3] 1135 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 2311 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[29] 2453 337
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[10] 1090 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[4] 2360 345
set_location Controler_0/Reset_Controler_0/state_reg_RNO[4] 1280 102
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[9] 1149 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1391 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[6] 1909 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[19] 2414 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_A.3.un44_input_k_array_0_a2 2110 276
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m174 1186 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_1[2] 1867 219
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[5] 1010 133
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter[3] 1021 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 847 124
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[0] 1020 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9s2 2050 273
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[27] 1114 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1560 238
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition_RNO 1530 165
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNO 1361 183
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 1153 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1494 255
set_location Controler_0/ADI_SPI_0/addr_counter[31] 1280 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 2317 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 2394 349
set_location Controler_0/ADI_SPI_1/addr_counter[8] 1365 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 2438 372
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1723 246
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[21] 972 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[8] 1128 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[10] 1162 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNI3D781[2] 2339 357
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17] 1149 96
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/un39_test_data_1_CO2 2295 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_1[4] 1913 222
set_location Controler_0/Command_Decoder_0/state_reg[9] 1262 100
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8 1144 117
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[1] 1348 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[3] 1860 223
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_18 1386 102
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY 1149 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_middle 1209 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 1159 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[4] 1142 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[2] 2374 333
set_location Controler_0/gpio_controler_0/state_reg_RNO[0] 1278 102
set_location Controler_0/ADI_SPI_0/data_counter[11] 1224 88
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0[24] 1176 189
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[14] 1176 139
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[5] 1093 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9s2 2000 270
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[3] 1132 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty_RNIBCR9 2378 330
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[31] 1020 132
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1202 127
set_location Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_4 1092 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[7] 2010 261
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[7] 848 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 2338 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh_nxt_s_5_RNO 2399 327
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[4] 1823 277
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[6] 998 126
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 190 144
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 1114 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[6] 1836 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[0] 2428 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[0] 1910 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNIPSBK7[1] 2343 333
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13] 1143 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1075 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 1027 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_2_RNO 2431 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_1[0] 2024 276
set_location Controler_0/Answer_Encoder_0/periph_data_7[14] 1323 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI1OTU 1602 213
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[6] 1493 156
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 1798 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[31] 1117 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m81 2091 264
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 969 130
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0 1237 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1388 253
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[14] 1190 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un1_state_reg_i_a3_RNIB99F1 2339 342
set_location Controler_0/gpio_controler_0/Inputs_Last[12] 1194 106
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[5] 1339 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 2328 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_27_9_sn_m12_e_0_a3 1991 267
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[28] 1162 133
set_location Controler_0/Answer_Encoder_0/periph_data[6] 1275 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18] 1107 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[6] 1093 126
set_location Controler_0/gpio_controler_0/un16_write_signal_1_0 1231 117
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer[9] 2098 274
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 1117 100
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[7] 1137 199
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[26] 1092 102
set_location Controler_0/Answer_Encoder_0/periph_data[8] 1306 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.2.un44_ilas_enablelto10 2315 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS_Last.0.OutputK_23_m[0] 2320 360
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 1170 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[17] 1026 123
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 771 228
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.4.un102_inputs 1190 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[1] 1863 234
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM5B61[19] 1193 135
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[0] 1216 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[2] 1961 213
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1216 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_0[4] 2008 228
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 1177 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un1_state_reg_i_a3 2321 360
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[17] 791 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 930 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[1] 2391 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 2368 346
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[8] 1066 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[4] 1870 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 2359 360
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1713 256
set_location Data_Block_0/DataSource_Transcievers_0/Synchronizer_0_2/Chain[1] 2399 328
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[3] 1143 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[7] 1920 267
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 867 103
set_location I_2/U0_RGB1 1740 93
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_3 1360 189
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[30] 1108 145
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[2] 1044 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_valid 2428 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 2401 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 2388 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[14] 2452 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[15] 2174 319
set_location Controler_0/Command_Decoder_0/counter[20] 1267 97
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[4] 1288 102
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[6] 1083 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[3] 2324 369
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 854 102
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[10] 1287 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/sync_st[1] 2457 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[20] 2421 358
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_19_1_sqmuxa_1_1 2002 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 2419 328
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_0_a2[5] 846 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[14] 2167 318
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28] 1128 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[5] 2061 280
set_location Controler_0/ADI_SPI_0/rx_data_frame[3] 1363 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[0] 790 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[9] 2439 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[1] 1955 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_A.1.un36_input_k_array_0_a2 2100 291
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[1] 2030 283
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[4] 1172 139
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[27] 1672 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[25] 2178 315
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[2] 1938 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[15] 2377 307
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 1006 106
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[3] 988 124
set_location Controler_0/ADI_SPI_1/tx_data_buffer[7] 1354 109
set_location Controler_0/gpio_controler_0/read_data_frame[2] 1177 112
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[17] 1230 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_7_i_a3 2053 267
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[15] 1486 159
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_1_0 983 132
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[1] 1178 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[5] 2049 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM_0_m3[3] 2090 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[30] 2335 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[1] 1903 273
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[24] 1141 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[6] 2179 322
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28] 2292 309
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_16_i_0_0 2063 267
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa 1225 195
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3_i_m2[15] 1144 189
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1362 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 2402 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 2410 370
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 1041 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[11] 978 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1497 253
set_location Controler_0/ADI_SPI_0/addr_counter[25] 1274 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 2409 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1[5] 2067 279
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 1166 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m1 2105 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[8] 2312 334
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[13] 1102 124
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/emptyilto13_1 1111 195
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_R[3] 2111 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[4] 1914 223
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[9] 1085 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[5] 1932 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[1] 2067 276
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_1_4_fast[3] 2348 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_valid 2421 337
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[5] 1086 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[6] 1075 96
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0] 1150 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_1[6] 1969 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[5] 1905 228
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_1[4] 2307 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 2438 346
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 963 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1513 225
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1382 255
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[0] 1101 144
set_location Controler_0/Answer_Encoder_0/periph_data_1[0] 1352 117
set_location Controler_0/Answer_Encoder_0/periph_data_3[3] 1339 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.N_85_0_i 2109 267
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[6] 1293 253
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH_1_sqmuxa 1264 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[6] 2004 282
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[6] 1228 192
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[3] 1328 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 960 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[2] 1916 268
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1524 202
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[17] 1098 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_0[3] 2113 289
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_RNIGF3C 996 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg_ns[2] 2316 345
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[14] 1056 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_5_1_sqmuxa_0_a3 2042 270
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[28] 1122 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[19] 975 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[38] 1179 133
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[0] 1106 150
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns[1] 1233 201
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 1207 132
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1561 235
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[16] 1060 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[3] 2007 282
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 1205 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 2346 321
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[0] 2304 334
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[18] 1060 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[7] 1971 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m86 2107 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[3] 2455 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_1[3] 2007 267
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[2] 1207 207
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[16] 1334 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1716 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[7] 1874 229
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[39] 1181 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[20] 2421 357
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1248 210
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.13.un67_inputs 1213 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 2372 334
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 1259 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 863 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_10_1_sqmuxa_0_a3 2038 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[7] 1916 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc0 2401 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/DataBytesInLastIlasFrame_RNIN3SP[2] 2335 342
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI9VU82[3] 1156 138
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 853 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[9] 1095 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[10] 2150 316
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[1] 2014 270
set_location Controler_0/Answer_Encoder_0/periph_data[3] 1277 123
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg[1] 1061 136
set_location Controler_0/ADI_SPI_0/sclk_4 1245 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1801 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[5] 1946 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m83 1999 228
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[1] 1517 150
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[21] 1473 160
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4 1140 117
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/FaultCounter_Elapsed 995 112
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[57] 981 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 2381 376
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 950 129
set_location Data_Block_0/Communication_Builder_0/state_reg[4] 1231 196
set_location Data_Block_0/Communication_Builder_0/wait_next_state[4] 1226 196
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 1562 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[15] 1113 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[3] 1932 277
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[15] 1126 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_16 1522 150
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[9] 942 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[27] 1132 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[2] 1871 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[0] 2405 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_0 2075 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 2401 369
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[13] 991 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 1048 124
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8 1061 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[2] 2375 351
set_location Controler_0/ADI_SPI_1/tx_data_buffer[6] 1355 109
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[5] 1293 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[22] 2329 327
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[14] 968 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[11] 1051 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_2_1_sqmuxa_1_0_a3 2045 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[15] 2456 364
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 976 103
set_location Controler_0/ADI_SPI_0/assert_data_3_0_a2 1237 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[6] 1852 222
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[6] 847 106
set_location Controler_0/Answer_Encoder_0/periph_data_2[0] 1344 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 837 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_TX_rclkint 1747 367
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[2] 1147 139
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[14] 1277 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[4] 2397 346
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1580 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_1[2] 1954 264
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[7] 871 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[3] 2343 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[7] 1911 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_1_i_o3_RNIUP2E1_1 2085 267
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[5] 1033 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[24] 1049 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m49 2123 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[4] 1901 273
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[26] 1102 103
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 1057 315
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 1220 138
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.3.un97_inputs 1164 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[25] 2372 348
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m191 1098 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/CTRL_Synced_0_a2_0_a3_0_a2 2107 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6LA61[11] 1091 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_8_1_sqmuxa_0_a2 2052 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_2[4] 2034 282
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[12] 1191 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[6] 1055 130
set_location Communication_0/Communication_CMD_MUX_0/state_reg[0] 1062 106
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_RNO[6] 1064 135
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg_ns[2] 2104 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_2[2] 1886 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[23] 2163 322
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 2014 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 2387 343
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1385 250
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][6] 849 115
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 1360 186
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[1] 970 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 1049 91
set_location Communication_0/Communication_CMD_MUX_0/un2_src_3_fifo_empty 1064 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_1[7] 2036 264
set_location Controler_0/Reset_Controler_0/un1_state_reg_2 1243 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[22] 1136 144
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[1] 1283 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 1044 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 854 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 2390 343
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[3] 1093 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 2431 357
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 2011 211
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[21] 764 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_1[7] 1911 216
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[4] 1710 262
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0 1122 111
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[19] 1053 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[8] 2336 334
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[17] 987 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[4] 1532 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[3] 1913 273
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNO 1204 132
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[11] 898 127
set_location Communication_0/Communication_Controler_0/m4_e_1 1308 102
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[4] 1158 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/fifo_valid_RNIAR8F1 2293 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_1[1] 2086 274
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[1] 1606 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 2430 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[0] 1890 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[21] 2151 322
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[21] 1071 138
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_0[9] 1210 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_a2 2011 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[0] 1995 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[5] 2423 343
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 857 106
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 944 42
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[7] 2012 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_o2[0] 2383 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[5] 2061 274
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.6.un32_inputs 1166 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIRHND1 1685 216
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1386 249
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1484 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_2[1] 1924 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.full_r 2359 346
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[21] 767 117
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[1] 1285 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_1[2] 1950 264
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_n2 1026 129
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[9] 1054 138
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1359 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[5] 2040 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 2369 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[3] 2395 348
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 1499 342
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[5] 1176 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[19] 1043 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 2441 370
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[28] 952 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 2025 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[2] 2285 370
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 2006 219
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[2] 1400 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 2382 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[1] 1878 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2[2] 2343 321
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[3] 1920 225
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter[2] 1026 130
set_location Controler_0/ADI_SPI_0/sdio_1_RNO 1259 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[5] 1877 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 2398 373
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_i_2[0] 821 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1689 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 1207 145
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[3] 1014 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1621 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[6] 1969 267
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[15] 1076 100
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[8] 1149 190
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un2_we_i_1 1366 186
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 965 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_25_0_a3_0 1949 225
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1477 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[6] 1944 234
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 1200 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[8] 2303 330
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 867 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[9] 2413 337
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[5] 1080 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 1052 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1501 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 2405 355
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[32] 1184 130
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_a3[3] 1234 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_0_cry_0_RNO 2325 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 2454 370
set_location Controler_0/Reset_Controler_0/read_data_frame_6[13] 1256 111
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2 1355 186
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[6] 1125 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a2 2015 264
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1353 181
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 440 342
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[17] 1172 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[7] 1899 271
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[0] 1849 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 2400 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[1] 1937 225
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[1] 1092 139
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_a2 1352 99
set_location Controler_0/Reset_Controler_0/read_data_frame_6[7] 1288 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_9_1_sqmuxa_0_a3 2000 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[4] 2050 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 2366 352
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[6] 1171 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_2[1] 1908 219
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 1046 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[19] 2161 322
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[37] 1126 96
set_location Data_Block_0/Communication_Builder_0/wait_next_state[2] 1221 199
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1349 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[0] 2020 277
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[2] 1153 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 1232 138
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_7[5] 2293 358
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 2363 361
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[24] 1173 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 2400 376
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 635 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIO9D61[29] 1166 138
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1389 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 2379 346
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[1] 1111 207
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[22] 1066 91
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[3] 1300 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[4] 1923 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_29_0_a3_1 1953 225
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[7] 1334 108
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[4] 1136 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout[2] 2340 322
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/ACQ_Counters_Reset 1524 172
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[0] 943 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r 2388 376
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[15] 1135 172
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[7] 784 117
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 1113 208
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[17] 987 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[7] 2160 319
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[0] 1993 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_2[7] 2006 261
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un17_read_signal_0_a2_0 1481 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[4] 1863 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[16] 2410 337
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[16] 1142 133
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 2027 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[4] 1892 262
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[12] 897 124
set_location Controler_0/ADI_SPI_1/counter[0] 1359 106
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[10] 1064 139
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1673 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[1] 1912 219
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[26] 1118 144
set_location Controler_0/gpio_controler_0/PULSE_MASK[1] 1204 106
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[15] 1261 103
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[14] 1196 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1378 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_2_1_sqmuxa_1_0_a3 1994 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[27] 2457 364
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[8] 1288 118
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[5] 1081 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[7] 1868 217
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[15] 1197 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 2379 372
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un3_almostfulli_assertlto12_2_0 891 117
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[6] 1549 160
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[33] 1141 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1709 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_a3 2087 270
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1373 252
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[32] 1103 102
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[0] 1062 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[1] 2363 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[6] 1827 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[0] 1945 234
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[24] 957 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIG3F61[34] 1179 138
set_location Controler_0/gpio_controler_0/state_reg[1] 1279 103
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[19] 909 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1514 225
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[8] 1340 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[18] 1111 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[20] 967 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[2] 2409 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_2[2] 2114 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_0[2] 2112 289
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[16] 910 90
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[6] 980 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[34] 1087 103
set_location Data_Block_0/Communication_Builder_0/wait_next_state[11] 1218 199
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][9] 1096 196
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[1] 2015 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[7] 1999 273
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_a2_2[0] 1062 135
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 434 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[1] 1996 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_RNI3DH11[7] 2339 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 2382 361
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[0] 877 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[6] 2034 267
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[11] 1061 91
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[6] 1314 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[2] 1956 264
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter_RNO[0] 1105 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[19] 1145 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[5] 2357 343
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[7] 1055 142
set_location Controler_0/Command_Decoder_0/decode_vector[2] 1298 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[7] 2331 310
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 852 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 2385 334
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1344 201
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[5] 1362 112
set_location Controler_0/ADI_SPI_0/rx_data_buffer[3] 1347 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1509 208
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[5] 1017 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 862 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[3] 2026 279
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 966 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1539 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_o5[4] 2433 324
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 967 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 2326 364
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[4] 1099 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 2340 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[4] 1917 222
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un33_trigger_edge_valid 1529 165
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 854 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[23] 2163 321
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[0] 1958 265
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[2] 1128 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[7] 2057 273
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[11] 1145 196
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[1] 1013 130
set_location Controler_0/ADI_SPI_0/un1_state_reg_6_i_a2 1239 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Counter_IlasSequence[5] 2298 343
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[4] 1193 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 997 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1392 256
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[11] 1036 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_2[7] 1971 216
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[11] 962 90
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[9] 1051 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[1] 2366 328
set_location Controler_0/gpio_controler_0/Inputs_Last[6] 1173 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[5] 2373 361
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1671 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_o3_0[3] 2394 321
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[6] 1913 264
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIJ82D2[10] 1157 138
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[4] 1289 208
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[21] 1207 124
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[3] 1262 111
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[2] 1349 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[5] 1922 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m35 1999 234
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[6] 1169 115
set_location Controler_0/Answer_Encoder_0/periph_data_2[10] 1216 117
set_location Controler_0/gpio_controler_0/state_reg[5] 1277 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[2] 1059 132
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[5] 1524 160
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[27] 1093 96
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[2] 1078 139
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[6] 1090 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 1129 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 1169 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 2412 370
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[17] 1107 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[2] 1865 219
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1[6] 1297 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_10_iv 1528 168
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[27] 773 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[3] 1853 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/emptyilto6_0_a2 2375 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg_RNO[3] 2319 345
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[21] 1353 112
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[13] 991 99
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[13] 1217 112
set_location Controler_0/Answer_Encoder_0/periph_data_9[0] 1346 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[18] 1060 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 2362 343
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[15] 1198 130
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_23 1226 84
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 1120 192
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[36] 1112 127
set_location Communication_0/Communication_ANW_MUX_0/Fifo_Full_u 1219 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICM7C1[5] 1085 135
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2[4] 1244 114
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[13] 790 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1811 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 2283 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 2356 361
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 1147 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIHA6D2[29] 1169 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2[1] 2347 321
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_19_iv_0_RNO 1533 168
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[8] 1106 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_1[4] 2054 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 2341 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_K.1.un20_input_k_array_0_a2 2107 288
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 2379 376
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[10] 964 90
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[1] 1117 196
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 992 130
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[3] 1277 124
set_location Controler_0/Reset_Controler_0/un7_write_signal_0_a2 1245 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[11] 1082 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[7] 1982 264
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_5[0] 2342 337
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_5_iv 1529 168
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un22_ilasrawcounter_RNI7AID3 2332 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_9_9_sn_m12_e_0_a3 2045 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[3] 2034 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24] 2457 360
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[15] 1228 208
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[4] 1095 139
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1825 255
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[12] 1521 166
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_10_i_a3 2016 222
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[19] 991 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set 1364 199
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1139 211
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[16] 1223 190
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[1] 1754 283
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 951 136
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[11] 1252 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 986 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/op_ge.un1_fsm_timerlto1 2076 291
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 2388 333
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[27] 1027 99
set_location Controler_0/Reset_Controler_0/un20_write_signal_0_a2_0 1244 108
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_6[7] 2329 361
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_2[4] 2278 364
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_6[0] 1004 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un28_ilasrawcounter 2283 357
set_location Data_Block_0/Communication_Builder_0/op_ge.un1_fsm_timerlto7_4 1245 192
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 2382 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[4] 1899 268
set_location CFG0_GND_INST 1233 195
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[0] 1499 235
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 1048 91
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[5] 1205 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1356 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_1.N_341_i_i 2000 228
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1706 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3_2_RNIC0GI 2086 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[7] 2161 319
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[0] 1866 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un58_ilasrawcounter_RNI2CH11 2338 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[3] 2043 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un52_ilasrawcounter_RNI7RP64 2331 342
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[13] 1188 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/OutputData_3_2_sqmuxa_RNI8UHV 2315 360
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 977 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[23] 1038 99
set_location Controler_0/Answer_Encoder_0/periph_data[2] 1273 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 970 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[7] 1915 216
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[0] 1028 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 972 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 1197 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[0] 1959 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[28] 2415 358
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/Last_ILAS_Seq_RNIQB1M 2097 276
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[1] 1020 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 966 109
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_3[6] 2301 358
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 2402 355
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1290 226
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[12] 1288 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[13] 1147 130
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1527 237
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[10] 1020 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[27] 1056 99
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[25] 1210 112
set_location ARBITER_INST/CORELNKARBMUX_0/grant_st[2] 2377 322
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[34] 1073 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 1064 130
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[2] 1344 115
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i_a2[5] 1215 195
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M_1_sqmuxa_0_a2 1467 165
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_1[5] 1998 276
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1683 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[1] 2385 327
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1822 256
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][10] 868 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 931 97
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1261 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[6] 1839 228
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[0] 1052 136
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[23] 1103 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1369 253
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[13] 1311 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 2387 376
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[18] 1342 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/OutputData_3_2_sqmuxa 2314 357
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 1105 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[13] 1145 130
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[21] 1240 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1267 207
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1346 202
set_location Synchronizer_0/Chain[0] 1185 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1240 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_1[0] 1997 276
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3_i_m2[14] 1140 189
set_location Controler_0/Answer_Encoder_0/periph_data_6[5] 1328 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1209 127
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[2] 1638 271
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[7] 1313 229
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1399 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m0[4] 2049 282
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 817 106
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 1241 123
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[19] 1052 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[0] 1094 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_24_9_sn_m12_e_0_a3 1910 225
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[0] 1141 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wrcnt_r[13] 892 115
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[28] 1224 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23] 1159 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout[0] 2342 322
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[7] 1023 133
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1237 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Ilas_LastFrame_RNO_0 2300 330
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1525 237
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[10] 1159 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[3] 2017 265
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20] 1070 96
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[12] 1297 124
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[10] 1216 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1285 225
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 1057 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[20] 1148 124
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[26] 1096 102
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[9] 1789 175
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[24] 1243 99
set_location Controler_0/ADI_SPI_1/addr_counter[6] 1363 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 2383 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[5] 1844 229
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[2] 1296 112
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[12] 1291 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[5] 1028 135
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[4] 1456 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1264 207
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0 1031 111
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[11] 1195 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNIRUBK7[2] 2349 333
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1359 199
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_26_9_sn_m12_e_0_a3 2018 273
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 1191 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[7] 1992 273
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/un1_re_set6_0_x2 1217 126
set_location Controler_0/Answer_Encoder_0/periph_data_6[1] 1347 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0s2 1974 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1[1] 2085 276
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto14 1354 186
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1726 246
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[6] 1763 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[4] 1830 225
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[14] 1116 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1[0] 1885 238
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 1066 309
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1342 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 2377 361
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[8] 991 97
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[0] 1847 277
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1358 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a3_0_1 2074 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[1] 1842 225
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[7] 1326 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set_RNO 1668 207
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[7] 1029 135
set_location Controler_0/ADI_SPI_1/divider_enable 1357 106
set_location Controler_0/gpio_controler_0/Counter_PULSE[20] 1221 115
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_2_4_fast[3] 2271 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[3] 2414 345
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIM4PC1[4] 1201 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[7] 1919 216
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[3] 1714 262
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_internal_write_signal_0 1520 156
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5 978 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 995 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[2] 2003 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_0_0_0_o2_0[2] 2077 291
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_i_0_o2 1672 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[4] 2041 283
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[8] 1051 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[17] 1164 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[11] 894 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1519 202
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[6] 1350 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 1216 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISN8D2[31] 1086 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_valid_RNI325Q 2427 372
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[18] 1058 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_0 2393 321
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 1094 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_R[3] 2088 283
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[16] 1104 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[5] 1873 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_o3_0[4] 2397 321
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_1[3] 1936 219
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[6] 1089 139
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[0] 1137 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 1195 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 964 109
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.4.un22_inputs 1189 105
set_location Controler_0/Answer_Encoder_0/periph_data_6[7] 1354 117
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 1138 175
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[4] 1155 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIARC61[22] 1159 135
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1606 220
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 992 133
set_location Data_Block_0/Communication_Builder_0/next_state[10] 1235 192
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[9] 1111 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[0] 2015 276
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[29] 1002 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 2437 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[7] 1959 217
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[2] 1223 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[5] 1922 234
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 1154 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_14_1_sqmuxa_0_a3 1976 228
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4 1109 111
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[23] 1062 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[7] 2002 264
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[16] 1069 135
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1557 235
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 843 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9s2 1893 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_ac0_5 2416 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Counter_IlasSequence[3] 2320 364
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[12] 1076 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO 894 117
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[13] 765 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_25_9_sn_m12_e_0_a2 2040 267
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1385 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[4] 2420 346
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[19] 1187 133
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 1100 175
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 1152 111
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[17] 1150 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[6] 1458 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1384 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[1] 1978 264
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[2] 1153 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_0[5] 2432 324
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 1154 106
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[10] 1290 105
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[4] 1316 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[22] 1161 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9s2 1949 228
set_location Communication_0/Communication_Controler_0/m7 1315 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m0[2] 2049 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 2366 337
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[21] 1014 133
set_location Data_Block_0/Communication_Builder_0/next_state[2] 1232 198
set_location Controler_0/gpio_controler_0/Counter_PULSE[31] 1232 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[9] 1517 208
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[0] 1130 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_a3_0_a5_RNIEGMB3[2] 2434 327
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 1201 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_26_i_0_0 2052 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 2156 315
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_1_0_iv_0[5] 2324 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[3] 1919 225
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[6] 1254 105
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[6] 1129 207
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 966 126
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_receive_transmit_0_sqmuxa_0_0 1330 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[0] 1995 268
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[6] 1786 229
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 1132 145
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[15] 1066 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_3[1] 1922 226
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 959 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[6] 1855 228
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1437 283
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 1098 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1294 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_29_1_sqmuxa_3_0_a3 2074 270
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[5] 1112 201
set_location Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status 1093 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 2367 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r 2347 370
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 1036 103
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[6] 1503 169
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_1 2399 321
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 1206 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[2] 1943 225
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[16] 1042 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 971 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[6] 1174 136
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[16] 1228 123
set_location Controler_0/ADI_SPI_1/addr_counter[20] 1377 100
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[4] 1105 99
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 2087 90
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_RNO 1225 117
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[19] 1175 201
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][3] 848 118
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[23] 1347 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[4] 2062 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 2406 352
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[12] 1221 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1531 216
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 1148 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m0s2 1966 222
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[2] 1814 211
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[24] 1071 180
set_location Controler_0/Command_Decoder_0/FaultCounter_Elapsed 1283 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[3] 1512 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1818 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m127_i 1892 240
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0 1153 162
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RE_d1 804 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 1161 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1535 238
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 1129 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 2364 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[1] 1879 225
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[1] 1493 217
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[9] 1485 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 2338 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 2388 369
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[37] 1081 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29] 2437 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/DataWrite_RNO[2] 2105 276
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[29] 769 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[1] 1908 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[18] 2426 358
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 873 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_2[3] 2036 279
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4 1004 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/cmb_fsm.fsm_nx35 2449 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[1] 2304 310
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[6] 1833 262
set_location Controler_0/Command_Decoder_0/counter[9] 1256 97
set_location Controler_0/Command_Decoder_0/decode_vector[5] 1300 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_28_9_sn_m12_e_0_a2 2037 267
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[16] 1145 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m81 2026 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m87 2007 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9s2 2063 270
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[6] 1355 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[17] 2323 310
set_location Controler_0/Reset_Controler_0/read_data_frame[6] 1254 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[7] 1908 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[3] 2456 360
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[4] 858 123
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un4_ftdi_nrxf 818 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 1154 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 2353 346
set_location Controler_0/gpio_controler_0/Inputs_Last[5] 1169 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 954 105
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1325 175
set_location Controler_0/Answer_Encoder_0/periph_data_3[1] 1350 114
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1371 247
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_a4 827 105
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[12] 1189 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[25] 1028 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_17_i_a3 2064 267
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[8] 1188 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIQLC7[0] 1203 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_1_i_o3_RNIUP2E1_2 1991 225
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[32] 1090 127
set_location Controler_0/gpio_controler_0/Counter_PULSE[28] 1229 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[1] 1848 234
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[6] 1314 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1441 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[23] 2458 352
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_9_iv_0 1510 168
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[3] 1455 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/REN_d1_RNIKF421 2406 330
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[1] 1977 274
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[17] 1110 151
set_location Controler_0/Answer_Encoder_0/periph_data_6[0] 1344 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[4] 1373 187
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 861 127
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[8] 1060 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[1] 1135 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[35] 1025 100
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[1] 1008 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[4] 1917 276
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1571 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 2341 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[2] 1919 267
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1376 247
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1402 252
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 1052 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[6] 2289 370
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/un43_test_data_1_CO2 2354 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[4] 2002 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[7] 1987 265
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[7] 1212 117
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 1941 33
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 1426 150
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[17] 914 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[1] 1075 133
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[13] 1208 100
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[7] 1546 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_i_0_i_a2_1[0] 2098 288
set_location Controler_0/ADI_SPI_0/counter[4] 1232 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[1] 1875 225
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1389 250
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 2386 337
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1496 207
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1376 252
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[7] 1203 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[5] 2046 276
set_location Controler_0/ADI_SPI_1/busy 1322 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 2376 364
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[2] 1454 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 2435 346
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[3] 1001 126
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1516 202
set_location Communication_0/Communication_CMD_MUX_0/un2_communication_req 1067 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[4] 1835 222
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[9] 1207 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[34] 971 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[4] 1117 126
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[3] 812 114
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_16[1] 1537 171
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 926 97
set_location Controler_0/gpio_controler_0/state_reg_RNIM95N[1] 1178 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1574 244
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 1243 142
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 1860 36
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg_RNI1KPL[1] 2311 327
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[5] 1810 280
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 1105 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[0] 1899 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Write_Enable_1 2027 235
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[18] 1148 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[6] 2035 283
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 1152 108
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[54] 994 153
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[14] 1152 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1352 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[2] 1842 222
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[30] 776 117
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[5] 1317 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_22_0_a3_1 1955 222
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[5] 1092 193
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[2] 1293 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3_2 2085 270
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0_m2 940 102
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[4] 1101 193
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[21] 1115 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/DataBytesInLastIlasFrame_RNIDSCQ6[2] 2328 342
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[0] 1025 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout[1] 2347 322
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 1135 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_2[4] 1877 219
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[4] 772 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1174 127
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[13] 1200 124
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[1] 1210 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_3[2] 1887 238
set_location Data_Block_0/DataSource_Transcievers_0/TxMainLinkController_0/state_reg_RNO[1] 2306 327
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[22] 1017 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 1066 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 2385 370
set_location Communication_0/Communication_CMD_MUX_0/Communication_REQ_2 1060 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 1213 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_0[1] 2054 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 2371 345
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1257 211
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_15_RNIH06E 1281 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[1] 1978 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[2] 2408 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 2397 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[6] 1841 226
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[1] 1343 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 2023 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_1[3] 2018 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[7] 2079 276
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1805 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[7] 1977 217
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1071 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 1023 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[9] 1129 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[7] 1850 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[4] 2063 283
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[7] 1031 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_13_9_sn_m6_e_4 2093 270
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_valid 1209 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 1223 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1319 228
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[10] 1111 132
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[3] 1027 112
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[10] 1273 109
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/TRG_Unit_Detect_RNO 1689 210
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2_i_m2[7] 912 216
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 1070 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 2378 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[24] 2455 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[2] 2003 274
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1397 198
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[6] 1935 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_25_0_a3_0_RNIU9RK2 1923 228
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[6] 1096 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_Enable_Vector_1[3] 2094 268
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[7] 1832 262
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[8] 1039 108
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[26] 1117 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[6] 1843 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[15] 2454 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 2407 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_24_1_sqmuxa_3_0_a3 1997 219
set_location Controler_0/gpio_controler_0/Outputs_8_2[1] 1209 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_31_i_0_0 2057 264
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[1] 1835 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[6] 2029 276
set_location Controler_0/Answer_Encoder_0/periph_data_9[7] 1322 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[2] 1099 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1203 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[3] 2400 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[3] 1864 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[7] 1913 234
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0[4] 1164 192
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 2358 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st[1] 2454 325
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[10] 1081 99
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1352 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1606 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[2] 1916 267
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[20] 1150 127
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[1] 1029 115
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_EXT_1_sqmuxa_i 1282 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_3 839 105
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[9] 1319 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[35] 1187 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 1146 103
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[11] 1000 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[19] 2160 321
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.0.un6_ilasrawcounter_4 2308 330
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 982 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[27] 2175 316
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1_RNO[27] 1145 192
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 1230 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/history[1] 2389 331
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[10] 887 124
set_location Controler_0/Command_Decoder_0/counter[21] 1268 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1173 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 1148 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_2[1] 2386 327
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[8] 1327 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1099 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[0] 1914 229
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1356 181
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[0] 1969 235
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_a2_1[0] 1060 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 2372 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[0] 1920 222
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1669 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 2384 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_1[2] 1939 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_10_i_a3_2 1995 225
set_location Controler_0/gpio_controler_0/PULSE_MASK[2] 1181 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[29] 944 90
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[24] 1075 139
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1[0] 1519 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/fifo_valid 2384 331
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[2] 1147 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_1[1] 1992 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 2443 372
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 1186 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m208 1170 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[4] 2451 352
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4 1021 111
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[5] 1156 208
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 988 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[7] 1941 217
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[20] 1165 139
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[25] 1028 127
set_location Controler_0/Reset_Controler_0/un4_write_signal_0_a2_2 1243 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 960 127
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[2] 1286 252
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[18] 815 114
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_4_iv_0 1497 165
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[0] 1313 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_1[0] 1855 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_7_i_0_0 2060 267
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[25] 1134 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_2[2] 2088 265
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_3[0] 1100 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1690 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[0] 1856 225
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 1117 199
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 2336 309
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[0] 1008 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[4] 1966 213
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[37] 1173 130
set_location Controler_0/Reset_Controler_0/read_data_frame[13] 1256 112
set_location Communication_0/Communication_CMD_MUX_0/Communication_vote_vector[0] 1097 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[14] 1071 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_RNICFRC2[0] 2337 336
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[2] 888 181
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[0] 1028 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_3[1] 2012 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[13] 2381 307
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[3] 1088 123
set_location Controler_0/ADI_SPI_0/state_reg[1] 1232 91
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[5] 1671 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_1.N_342_i_i 2095 264
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[20] 1209 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1_0[12] 1496 159
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_2[6] 1931 228
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[4] 2125 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[0] 2388 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/cnt[4] 2440 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[11] 2438 361
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1288 226
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[19] 1081 130
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1372 207
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un13_read_signal_0_a2 1489 156
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2 1130 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/REN_d1 2353 328
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_trg_detect_vector_5 1547 171
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[39] 1235 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 2334 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[4] 1964 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[1] 1999 264
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[1] 813 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[1] 1102 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 2414 346
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[33] 1148 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_2[6] 2120 277
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[7] 1222 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[37] 1082 103
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[4] 1123 138
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[19] 973 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_28_9_sn_m12_e_0_a3 1860 228
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set 1668 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 1117 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 965 109
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[8] 1202 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_a2_1 2014 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[4] 1869 228
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[4] 1205 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 2364 343
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[8] 1076 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNI7H781[4] 2332 360
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[0] 1164 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1269 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[13] 2448 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[5] 1965 214
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1254 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 2169 315
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[4] 1832 229
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[22] 1138 127
set_location Controler_0/ADI_SPI_1/addr_counter[12] 1369 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[33] 1074 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_6_0_a3_1_RNIHTNU3 1964 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9s2 1957 228
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m270_e 977 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[6] 1951 234
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[3] 1062 102
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[11] 1233 123
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 2267 234
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1106 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30] 2162 318
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_3[4] 1821 271
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m0[3] 2041 282
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r 941 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/fine_lock_combo.un1_lock_event5_0_a3_0_0 2417 330
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[31] 1099 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg_RNO[1] 2318 360
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING 1224 118
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_RNIBJ8B1[1] 820 114
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[5] 1342 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[4] 1823 226
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[3] 1150 112
set_location Communication_0/Communication_ANW_MUX_0/Communication_vote_vector[2] 1219 124
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[2] 1179 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_9_9_sn_m6_e 1945 222
set_location Controler_0/Answer_Encoder_0/periph_data_9[3] 1341 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI1PJ51 1380 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[3] 1977 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[25] 2178 316
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[0] 1491 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[0] 1906 273
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[6] 1077 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 2327 370
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[22] 1074 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[6] 1853 228
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[13] 1319 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[3] 856 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1381 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_10_9_sn_m6_e 2061 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_2[7] 1998 273
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[10] 1532 160
set_location Controler_0/ADI_SPI_1/addr_counter[7] 1364 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[13] 805 118
set_location Controler_0/ADI_SPI_0/addr_counter[27] 1276 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 1045 103
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2] 1147 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/un1_state_reg_4_i_i_o2 2112 282
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 1072 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 838 106
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[7] 1831 262
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[10] 1150 193
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[27] 1119 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[18] 2149 321
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[17] 1216 202
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_4_fast[7] 2305 342
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1383 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_7_i_a3_0 2056 261
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[3] 1250 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[24] 2402 331
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[16] 1168 190
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 1190 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[5] 1924 264
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[14] 1218 106
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[8] 1209 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/re_set_RNO 2300 369
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[1] 1099 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[7] 1951 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 2368 361
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[5] 1057 136
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[7] 1226 124
set_location Controler_0/Answer_Encoder_0/periph_data_3[0] 1352 114
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1251 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[2] 1916 222
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 892 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[4] 1830 216
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 1079 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_0[0] 1884 238
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[21] 1077 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_20_i_a3 1993 216
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 1165 103
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_m4 1238 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 1170 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[26] 1040 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[1] 2328 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_a3_0_a5[2] 2457 327
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[10] 1150 111
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.7.un37_inputs 1164 111
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4[0] 1011 114
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[7] 1271 118
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[2] 1098 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1538 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg[2] 2316 346
set_location Controler_0/ADI_SPI_1/data_counter[21] 1390 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28] 2415 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 2420 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[3] 2011 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_a3 2073 267
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[0] 1810 229
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m10_1 1130 135
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[20] 1224 103
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[7] 1326 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[2] 2012 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_1 2400 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_2[4] 1918 222
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 968 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_7_RNO[0] 1479 156
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[29] 1024 100
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[7] 1207 112
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[4] 1112 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[20] 1113 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[6] 2035 282
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4 1033 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[39] 1083 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[9] 1041 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1606 219
set_location Controler_0/Command_Decoder_0/cmd_ID[5] 1231 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[5] 2161 316
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[8] 913 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8I7C1[3] 1084 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[6] 2371 328
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 1156 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[35] 1187 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 1153 100
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1358 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1657 213
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[14] 1227 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 1211 135
set_location Controler_0/Answer_Encoder_0/periph_data_3[4] 1355 123
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 1569 84
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N 1268 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/DataBytesInLastIlasFrame[2] 2324 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[5] 1961 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg_ns_a3[0] 2318 345
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un21_read_signal_0_a2 1479 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg_RNO[1] 2320 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[7] 1884 270
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[29] 944 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 1219 135
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[11] 1188 193
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i 1025 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[3] 1913 216
set_location Controler_0/ADI_SPI_0/data_counter[0] 1213 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[17] 1104 139
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 1163 112
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[11] 1128 202
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1250 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 2377 376
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIGVA61[16] 1070 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_RNO[2] 2388 318
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[37] 1119 103
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[1] 1123 195
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[14] 1130 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 2386 364
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8I7C1[3] 1158 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_27_9_sn_m6_e_4 2089 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[7] 1860 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[21] 2336 327
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1365 198
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_5[4] 2332 331
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[1] 1072 135
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20 984 111
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[8] 1185 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st[5] 2451 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[0] 2364 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/Counter_IlasSequence[2] 2103 280
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[29] 763 117
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[4] 1221 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1[15] 2450 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc6 2411 348
set_location Clock_Reset_0/PF_INIT_MONITOR_C0_0/PF_INIT_MONITOR_C0_0/I_INIT 508 2
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1236 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_Enable_Vector_1[2] 2097 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[21] 2430 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[0] 2007 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[10] 2415 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[6] 1880 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[5] 2058 273
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[9] 1319 103
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[19] 1217 202
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[38] 1002 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[15] 1494 159
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_K.1.un20_input_k_array_0_a2 2102 291
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1668 211
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[14] 1096 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m0[5] 1951 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_1[3] 1933 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_R.2.un56_input_k_array_0_a2_0_3 2317 321
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2_i_m2[10] 1137 192
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_8_1_sqmuxa_0_a3 2035 261
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[9] 1054 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout[2] 2443 334
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_5_i_m3[0] 1352 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 974 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 2415 342
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 1098 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Detect.2.un7_trg_detect_vector 1539 171
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1258 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[13] 2385 306
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1506 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_2[7] 1866 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_0 2410 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2[0] 2439 333
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 1162 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/DataWrite_RNO[1] 2091 276
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[1] 2008 226
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_24 1267 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[12] 882 118
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[20] 1372 186
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[3] 1892 223
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[30] 1052 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIME5D2[20] 1077 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[21] 1140 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_A[2] 2113 277
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[6] 1172 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 1134 91
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[23] 1237 187
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[10] 1598 217
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1518 202
set_location Controler_0/ADI_SPI_1/data_counter[30] 1399 106
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[13] 1221 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 1122 102
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 1237 309
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 2350 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[6] 2440 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_2[2] 2021 229
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII3D61[26] 1192 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[4] 2321 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[0] 2027 271
set_location Data_Block_0/Communication_Builder_0/wait_next_state[5] 1219 196
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1689 216
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[7] 1310 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[6] 1878 219
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1382 247
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/update_dout_RNIAUEH 1356 186
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[29] 939 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_4 2366 372
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[2] 889 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[3] 1990 219
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 1808 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc5 2437 342
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[12] 1297 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_3[1] 2088 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[6] 2013 268
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1177 97
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[16] 1236 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_R.2.un56_input_k_array_0_a2 2118 276
set_location Controler_0/gpio_controler_0/Outputs[4] 1206 103
set_location Controler_0/ADI_SPI_0/tx_data_buffer[0] 1256 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto8 1091 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[15] 1165 142
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[12] 1141 195
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[3] 1939 216
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[20] 1112 115
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[19] 1157 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[0] 1174 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_31_9_sn_m12_e_0_a2 1990 234
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[30] 1102 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 2373 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[6] 2075 270
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[7] 1103 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 2391 334
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0 1234 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[10] 1524 165
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[1] 2387 333
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1138 211
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer[5] 2094 274
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[14] 1074 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count[0] 2366 331
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[37] 1230 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27] 2175 315
set_location Controler_0/ADI_SPI_0/ss_n 1244 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1596 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[7] 1887 273
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[24] 1191 130
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[3] 1132 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/FIFO_COUNT[3] 2103 271
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[4] 1202 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[4] 2449 352
set_location Controler_0/ADI_SPI_1/addr_counter[16] 1373 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[25] 1136 133
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKY0[0] 1351 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_5_1_sqmuxa_0_a3 1978 222
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 2024 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[3] 1830 228
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[7] 1550 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[1] 2006 277
set_location Controler_0/ADI_SPI_0/tx_data_buffer[4] 1251 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/fsm_timer[3] 2080 289
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_30_1_sqmuxa_2_0_a3 2061 264
set_location Controler_0/gpio_controler_0/state_reg_RNIB4R9[1] 1185 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[2] 2019 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a3 1929 222
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 839 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 2384 373
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un2_almostfulli_deassertlto12_1 877 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[6] 1941 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/Counter_IlasSequence[7] 2084 283
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[19] 1495 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 2385 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[7] 1989 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_R.2.un56_input_k_array_0_a2_0 2120 276
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[4] 1119 97
set_location Data_Block_0/Communication_Builder_0/next_state_RNO[12] 1215 198
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[26] 1138 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[3] 1924 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[5] 1911 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[17] 2158 322
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNIBL361[2] 1073 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/RDATA_r[0] 2441 373
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un19_read_signal_0_a2 1481 165
set_location Communication_0/Communication_Controler_0/state_reg[4] 1308 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[0] 1946 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[7] 1989 271
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[1] 1871 222
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1323 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[2] 1955 214
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1329 175
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[58] 1238 201
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[21] 771 118
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last 1179 115
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1] 1146 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[5] 2436 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_K[0] 2100 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_0[4] 1889 241
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 961 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1497 255
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[20] 981 183
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[6] 1883 268
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[31] 1172 132
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_7_iv 1503 168
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[27] 956 97
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 1104 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout[2] 2445 334
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 1098 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_1[2] 1927 219
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0_a2[4] 1158 192
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[3] 1874 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/sync_st[2] 2435 325
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[2] 950 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[19] 1086 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 993 129
set_location Controler_0/Answer_Encoder_0/periph_data[1] 1272 123
set_location Communication_0/Communication_Switch_0/Builder_Enable_1 1109 135
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 980 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1107 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 987 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty_RNIBCR9 2193 321
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 2372 346
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2 1040 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 2434 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_1[1] 2028 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_1_0_iv_RNO[7] 2323 357
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable37_5 1234 81
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[6] 1206 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_1[5] 1996 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[4] 1903 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[5] 1882 271
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 1142 175
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 1136 175
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIIS7C1[8] 1152 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 1142 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_K[3] 2108 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_0[1] 2000 229
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[0] 1104 142
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[4] 1015 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode_RNO[1] 2394 324
set_location Controler_0/ADI_SPI_0/addr_counter[8] 1257 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[38] 942 91
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[16] 1335 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[4] 1872 223
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[17] 1175 207
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[13] 1259 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[10] 1162 145
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 82 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_1[0] 1998 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[6] 1974 268
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/TRG_Unit_Detect_RNO 1701 249
set_location Data_Block_0/Communication_Builder_0/state_reg[10] 1235 193
set_location Controler_0/ADI_SPI_0/data_counter[27] 1240 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[4] 1912 222
set_location Controler_0/Answer_Encoder_0/periph_data[9] 1307 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 1107 97
set_location Communication_0/Communication_Controler_0/communication_vote_vector8 1111 135
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[13] 1524 156
set_location Controler_0/gpio_controler_0/Outputs[14] 1186 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[39] 1184 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_i_a3_0_1[1] 2000 234
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[3] 1775 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[5] 2024 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[8] 2400 337
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[5] 1030 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/cmb_lckfrc.un1_lckfrc_nx6_0_0 2426 324
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[15] 1467 160
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_16 1247 87
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[1] 1015 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[1] 1858 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[0] 1976 267
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[5] 1310 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 2381 372
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/empty 1160 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[16] 2148 322
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 2335 369
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[3] 1184 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 1223 139
set_location Controler_0/ADI_SPI_1/data_counter[11] 1380 106
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[7] 1354 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_0_a3_1 1865 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_1_0_iv[0] 2346 336
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 2006 210
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_set_RNO 806 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_1[0] 1948 216
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[7] 1170 141
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[2] 1545 160
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[1] 1092 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[4] 1981 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/DataBytesInLastIlasFrame[1] 2274 358
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1495 252
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[16] 1108 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 1180 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[0] 2044 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[1] 1940 276
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0[20] 1180 186
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[3] 2065 273
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[24] 1224 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[4] 845 106
set_location Controler_0/ADI_SPI_1/divider_enable_RNI4BDG 1362 102
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNID0141[1] 1244 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[6] 1974 265
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[13] 1132 139
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[3] 1759 223
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[18] 1239 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[12] 945 90
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[21] 1118 139
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[35] 954 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_0_0_0_o2_0[2] 2120 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[0] 1926 219
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[1] 1249 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 949 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count_RNO[0] 2366 330
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1348 181
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[20] 786 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout 1104 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[0] 1008 96
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[4] 1052 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[0] 1947 234
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[7] 1304 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[22] 1139 127
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[8] 1056 142
set_location Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m21 1304 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1297 228
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[49] 1534 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[2] 2375 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_3[3] 2177 316
set_location Controler_0/Reset_Controler_0/SET_PULSE_EXT 1247 106
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[50] 1259 189
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[4] 1816 225
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o3 1149 198
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1267 213
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m252 1138 135
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[30] 989 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[0] 1911 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_12_0_a3_1_RNIU1GT3 2004 264
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[29] 1000 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Ilas_LastFrame 2302 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[0] 1872 271
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_18 1535 156
set_location Controler_0/gpio_controler_0/Counter_PULSE[10] 1211 115
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[30] 1119 91
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[12] 1046 130
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 2018 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[5] 1881 273
set_location Controler_0/gpio_controler_0/Inputs_Last[2] 1215 112
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_7_iv_0 1506 168
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 1012 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_0[3] 1542 171
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_nRD_o 825 105
set_location Controler_0/ADI_SPI_0/ss_n_0_sqmuxa_i_0_o2_RNIB42F 1236 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1354 207
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 1223 142
set_location Controler_0/gpio_controler_0/Inputs_Last[4] 1190 106
set_location Communication_0/Communication_Controler_0/read_data_frame_5[3] 1256 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][13] 872 115
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[14] 1202 100
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 1113 199
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[13] 1525 154
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB0 1748 341
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[36] 1178 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[10] 1034 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[7] 1041 100
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[18] 1196 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[38] 941 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[1] 878 124
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[12] 1044 129
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1363 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_1[6] 1975 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[0] 1859 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1[15] 2179 318
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[1] 1883 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_8_9_sn_m18_e_0_o2_0 1984 222
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 959 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[28] 1038 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[1] 1960 229
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[8] 1228 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[3] 2371 361
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 1147 100
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_RNIKHI31 1327 114
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1444 283
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 1167 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[4] 2376 375
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1229 216
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKY0[0] 1220 189
set_location Communication_0/Communication_ANW_MUX_0/state_reg_Z[0] 1213 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st[3] 2459 328
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[4] 1171 202
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[9] 1561 85
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[6] 1064 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[4] 1962 214
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[11] 1357 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 2377 334
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[8] 1503 156
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[13] 876 118
set_location Controler_0/ADI_SPI_1/state_reg_RNICTGM1[4] 1358 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1370 198
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 971 129
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[4] 1331 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIKU7C1[9] 1152 138
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[1] 1208 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_2[3] 1918 216
set_location Data_Block_0/Communication_Builder_0/next_state[0] 1234 198
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[8] 971 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m0[4] 1968 216
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m114 1107 126
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1252 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[0] 1922 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_FIFO_COUNT_s_6_RNO 2111 270
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[4] 1078 127
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[5] 1317 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 2391 343
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[1] 1326 106
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[4] 1184 115
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[11] 1334 124
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[31] 1098 132
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[14] 1192 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIF5V82[5] 1190 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_4_9_sn_m12_0_a3 1870 228
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[26] 774 118
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[2] 1220 184
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[22] 1349 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[3] 1856 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[6] 1930 228
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[9] 1126 130
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1338 226
set_location Controler_0/Answer_Encoder_0/periph_data_0[4] 1363 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 2407 351
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIKL581 1139 135
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[10] 1274 118
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO_0[13] 1040 108
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[3] 1715 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 2394 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[3] 1989 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 2334 372
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 981 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc5 2417 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[5] 1982 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_10_i_a3_2 2060 261
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIB46D2[27] 1145 138
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un3_almostfulli_deassertlto3 1353 186
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/FIFO_COUNT[5] 2105 271
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[2] 1166 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 2328 309
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m80 2104 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[7] 1857 219
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[28] 1133 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 1021 100
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg[0] 824 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 830 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1173 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_R.2.un56_input_k_array_0_a2_0_3 2119 276
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[3] 1300 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty_RNO 2425 333
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 321 186
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[17] 1233 207
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1360 246
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[4] 1107 100
set_location Controler_0/REGISTERS_0/state_reg_RNO[2] 1296 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 991 135
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1680 217
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 1134 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m75 2004 234
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[20] 1088 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[5] 1916 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_2[7] 1932 219
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_2[0] 1059 135
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_6_4_fast[3] 2334 360
set_location Controler_0/Answer_Encoder_0/periph_data_3[2] 1337 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[22] 1169 136
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 765 228
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[10] 1102 127
set_location Data_Block_0/FIFOs_Reader_0/state_reg_rep[2] 1229 202
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_2[0] 1521 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[5] 1921 213
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 1178 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[28] 1159 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[2] 1919 268
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[7] 1505 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[1] 1899 219
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1721 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_o3 2391 324
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[14] 1466 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1518 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2[0] 2342 321
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[22] 1474 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[1] 2018 282
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 1214 142
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_o4 1240 99
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_i_0_o2[30] 1183 189
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[5] 1126 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[1] 2413 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[1] 1859 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 2454 310
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[24] 2455 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 2375 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[7] 1918 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0s2 2045 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[6] 1923 222
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 890 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[6] 1873 219
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid_RNIJB1H 1299 228
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[38] 1141 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[1] 1976 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout[1] 2349 322
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 989 133
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1717 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_K.0.un16_input_k_array_0_a2 2100 282
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1514 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[5] 2433 351
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[23] 1028 132
set_location Controler_0/gpio_controler_0/Counter_PULSE[18] 1219 115
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3 1097 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 841 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1532 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[16] 2154 321
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1356 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1578 243
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[0] 1150 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[2] 1956 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[0] 1914 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3_2_RNIV0E11 1952 225
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[9] 1082 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[26] 954 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count_RNO[1] 2375 330
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1263 214
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 1033 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_1_i_a3_1_1 1995 228
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 1064 103
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[4] 1320 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[17] 1013 100
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/STX_Detect 1027 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 2182 321
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[4] 845 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[13] 1489 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 2323 373
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[39] 1100 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[2] 1087 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[0] 1131 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[5] 1953 213
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[35] 954 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[3] 1853 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 2376 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[3] 2016 280
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 2015 220
set_location Controler_0/gpio_controler_0/Inputs_Last[3] 1164 109
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[10] 1140 199
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[0] 1963 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 2418 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 2389 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 2387 364
set_location Controler_0/SPI_LMX_0/SPI_interface_0/busy 1314 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1133 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1443 283
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[15] 1270 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[0] 1956 229
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[11] 1097 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[4] 1847 225
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 1026 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 878 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 2366 370
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[8] 976 208
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIHED11 1117 117
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[12] 1126 138
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1266 207
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1727 256
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[0] 1157 141
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[12] 1196 108
set_location Controler_0/ADI_SPI_0/data_counter[17] 1230 88
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 1799 174
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1171 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 2420 352
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[18] 909 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[4] 1912 276
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[18] 1151 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2[0] 2310 363
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_14_0_a2[1] 842 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1165 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1525 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[0] 1904 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[7] 2047 276
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1305 229
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1580 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[1] 1971 220
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[6] 1067 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[35] 1116 126
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[11] 1036 108
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[5] 771 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[10] 997 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[7] 1189 133
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[12] 1313 111
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[11] 1248 145
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[18] 1348 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[23] 2162 322
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[1] 1372 199
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[7] 1928 228
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[1] 1026 96
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[2] 1029 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[20] 1165 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 2404 352
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1101 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 852 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[28] 1116 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1308 223
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 861 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_3_0_iv_RNO[7] 2313 357
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[21] 1014 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8U2D2[17] 1143 138
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_3_sqmuxa 1246 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1500 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[17] 1167 133
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[4] 1285 102
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[5] 1297 109
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_2[1] 2282 358
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[10] 1144 144
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[11] 1229 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1488 234
set_location Controler_0/gpio_controler_0/un8_write_signal 1234 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[28] 2410 331
set_location Controler_0/SPI_LMX_0/spi_master_0/state_RNO[1] 1353 105
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[0] 1352 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable 1528 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[4] 2030 273
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[1] 1492 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[1] 2387 336
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/REN_d1 812 118
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 2163 315
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 478 69
set_location Controler_0/gpio_controler_0/un12_write_signal 1239 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[24] 1165 144
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1351 181
set_location Data_Block_0/Communication_Builder_0/next_state[12] 1213 198
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[16] 1041 129
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[3] 1010 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[3] 2308 310
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[27] 1033 129
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1389 247
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 1065 97
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[21] 1346 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1500 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_R.3.un60_input_k_array_0_a2_0 2182 315
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 961 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[8] 858 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1167 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[2] 1874 225
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1254 211
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[5] 1182 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[3] 1988 271
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int 1047 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_26_9_sn_m6_e_4 2083 270
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 961 105
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[24] 1061 99
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[3] 1121 196
set_location Controler_0/gpio_controler_0/un23_read_signal_1_0 1233 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1537 238
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[1] 963 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[2] 2366 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 2377 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[6] 1913 267
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 956 103
set_location Controler_0/ADI_SPI_1/un1_state_reg_6_i_a2 1356 105
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[3] 1485 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[2] 2365 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[4] 1975 274
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[31] 1118 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1374 247
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[1] 847 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[36] 1069 127
set_location Communication_0/Communication_Switch_0/Builder_Enable 1109 136
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/STX_Detect 1130 112
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1534 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 2321 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 2459 342
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 989 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1349 207
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 974 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[34] 1117 96
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[3] 1155 190
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[13] 1106 132
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[18] 1168 201
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[13] 765 118
set_location Data_Block_0/Communication_Builder_0/next_state_1[5] 1219 195
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1316 226
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[3] 1490 217
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 1208 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 1050 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 973 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[7] 1890 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 2413 352
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_4_4_fast[3] 2329 330
set_location Controler_0/gpio_controler_0/PULSE_MASK[7] 1211 103
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[5] 1010 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[6] 1982 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/FIFO_COUNT[1] 2101 271
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[3] 1919 270
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1604 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[2] 1921 277
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 832 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg[3] 2319 346
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2[35] 1005 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_1[1] 1993 264
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[6] 1116 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[29] 2178 318
set_location Controler_0/gpio_controler_0/un19_read_signal 1244 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 1142 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 980 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_13_0_a3_1_RNIV8514 1867 216
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[2] 1842 253
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[8] 1166 130
set_location Data_Block_0/Communication_Builder_0/state_reg_RNI8L0O1[2] 1219 198
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31 1108 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[32] 1112 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[9] 1142 135
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[12] 1118 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1599 220
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[9] 768 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1605 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 2385 361
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 995 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[3] 2396 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[4] 1840 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[1] 2398 334
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1252 124
set_location Controler_0/Reset_Controler_0/read_data_frame_6[10] 1292 108
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/TRG_Unit_Detect_RNO 1765 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_27_9_sn_m12_e_0_a2 2031 267
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[2] 1122 196
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[10] 1553 160
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[6] 1341 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_2[6] 1840 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 2414 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_1[5] 1945 267
set_location Controler_0/ADI_SPI_0/data_counter[5] 1218 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[30] 1154 132
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[0] 1345 105
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[3] 1546 160
set_location Data_Block_0/FIFOs_Reader_0/state_reg[4] 1232 202
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_0_sqmuxa_0_a4 1139 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 2406 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23] 2334 327
set_location Data_Block_0/Communication_Builder_0/next_state_1[11] 1218 198
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1238 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[4] 1990 267
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 1103 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty_RNIBO651 2342 324
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[0] 785 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1203 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[16] 2409 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[3] 1875 222
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1250 216
set_location Controler_0/ADI_SPI_1/state_reg_RNIH34I[4] 1361 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[0] 1151 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1374 207
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1203 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1559 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[6] 1891 261
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 1207 142
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1355 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[1] 2010 282
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[13] 1064 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[13] 1032 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[23] 1180 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/rxidle_st[0] 2430 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[7] 1886 234
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[15] 1026 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[2] 2016 270
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid 1180 133
set_location Controler_0/ADI_SPI_1/rx_data_buffer[5] 1359 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/REN_d1_RNIO3EQ 2361 327
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable37_4 1233 81
set_location Controler_0/gpio_controler_0/Outputs_8_2[4] 1209 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 1106 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_last[1] 2400 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNIMOG06[0] 2361 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 2385 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31] 2173 321
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 962 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_0_0_0[1] 2089 288
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[16] 1148 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[4] 2185 321
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1354 244
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1296 228
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNI3KNC[0] 1240 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1133 211
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2_i_m2[18] 895 180
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[24] 1063 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_1[5] 1895 280
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 856 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1375 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[5] 1845 225
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[20] 780 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1495 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[6] 1914 271
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 980 136
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[3] 1199 112
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0 1339 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_3 2000 219
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[28] 1142 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[30] 2414 361
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1351 244
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_16 1403 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[4] 1911 229
set_location Controler_0/ADI_SPI_1/counter_3[0] 1359 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[10] 1112 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 852 103
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[6] 1167 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty_RNICHA4 2345 324
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKY1[0] 1187 207
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[6] 1210 207
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 835 108
set_location Controler_0/Answer_Encoder_0/periph_data_3[11] 1364 117
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 1140 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[0] 1954 234
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[2] 1441 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_1[5] 1948 267
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1202 97
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1361 181
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[1] 1017 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[24] 1174 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[7] 2020 273
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_INT 1283 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[5] 1984 268
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 994 133
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_13_0_0 1521 165
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 982 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_2[3] 1816 271
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[7] 1030 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 981 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 1236 144
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 1143 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[11] 2149 315
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 1102 175
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[23] 950 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_2[1] 1867 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[11] 2332 307
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIOEV82[8] 1089 135
set_location Data_Block_0/DataSource_Transcievers_0/PF_CCC_C5_0/PF_CCC_C5_0/clkint_0 1167 162
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[4] 1916 280
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 366 297
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_statece[1] 1020 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[8] 2408 336
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1286 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_i_0_i_o2_0[0] 2096 276
set_location Controler_0/Command_Decoder_0/decode_vector[3] 1307 106
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[9] 1173 193
set_location Communication_0/Communication_Switch_0/DataFifo_RD_u_1_1 1107 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 1005 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 1094 105
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1246 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1495 255
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 1852 18
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[6] 1248 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[0] 1897 228
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1524 217
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[8] 1094 195
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2_i_m2[14] 888 180
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[1] 1145 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m154 1120 123
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer[4] 2093 274
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[19] 1034 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[16] 2409 337
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Other_Detect 1134 112
set_location Data_Block_0/Communication_Builder_0/next_state_1[2] 1231 198
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[0] 1215 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_21 1532 156
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout 1197 138
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[0] 1452 160
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 966 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[0] 2029 279
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[28] 1504 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[28] 2166 318
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI5R2D2[16] 1150 138
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1716 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[19] 2161 321
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[1] 1498 235
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[15] 1029 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[6] 2069 276
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[21] 1133 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 2443 354
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[13] 1334 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 1051 103
set_location Controler_0/Command_Decoder_0/counter[30] 1277 97
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3[6] 827 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[2] 1908 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/fifo_valid_RNI40KA1 2178 321
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1515 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_2[7] 1985 216
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1373 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 2315 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_3_RNO 2397 363
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[6] 843 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 2319 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[7] 2032 265
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1375 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[3] 1932 228
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[28] 804 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1393 256
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[15] 1026 133
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[8] 1505 169
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 2400 369
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 1152 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[9] 1552 160
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[12] 1213 190
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_23 1385 102
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[22] 1244 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1250 217
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[31] 1241 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[5] 1087 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[6] 2432 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[5] 2067 274
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 1192 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 2408 349
set_location Controler_0/gpio_controler_0/read_data_frame[1] 1179 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 1054 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 1609 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_0_1_sqmuxa_0_a3 1993 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[4] 1825 228
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o3_5 1145 198
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 2418 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[4] 2380 325
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 979 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 1053 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 828 102
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[5] 1053 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[7] 1974 217
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[6] 1292 252
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[2] 1153 208
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 1056 288
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[4] 999 97
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[14] 1287 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 1225 139
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[22] 1222 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 2331 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[7] 1980 216
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_3_iv_0 1488 165
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 1106 208
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[12] 1353 108
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[6] 1011 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIIJ232 1131 135
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1308 222
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1263 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[2] 2043 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 971 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[0] 2029 280
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[0] 1091 142
set_location Controler_0/ADI_SPI_0/rx_data_buffer[0] 1344 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[6] 2074 276
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_19 1260 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1522 202
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_0 1147 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[7] 1938 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_1[7] 1994 273
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1327 175
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[2] 1119 202
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[6] 1186 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[1] 1859 235
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[2] 1000 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1100 118
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[39] 1226 96
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[7] 1044 139
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[10] 907 90
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1350 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[0] 2002 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 2428 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[5] 1952 229
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1372 208
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[25] 1028 126
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[3] 1113 207
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[2] 1486 165
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 1167 106
set_location Controler_0/Reset_Controler_0/read_data_frame[14] 1285 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[8] 1319 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[2] 2385 336
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[11] 1216 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[16] 779 114
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 1794 336
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_a2_1_0 1396 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[7] 1856 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_1[3] 1856 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_A.3.un44_input_k_array_0_a2 2089 282
set_location Controler_0/Answer_Encoder_0/periph_data_0[3] 1362 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_0_sqmuxa_1 1997 261
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 875 118
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 119 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/fsm_timer[1] 2078 289
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2 1027 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 1119 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[27] 1033 130
set_location Controler_0/ADI_SPI_0/rx_data_buffer[4] 1346 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 1155 103
set_location Controler_0/Answer_Encoder_0/periph_data_9[10] 1320 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[6] 2036 271
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[15] 2174 318
set_location Controler_0/Command_Decoder_0/Has_Answer_ret_RNO 1264 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1316 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[3] 1980 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[5] 1867 228
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[11] 1219 112
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[6] 1429 217
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[26] 1128 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_1_i_o3_RNIUP2E1_0 2086 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[2] 2390 337
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[9] 1289 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[0] 1173 135
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[7] 1166 112
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[13] 1153 202
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 1215 139
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1096 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[4] 1118 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1554 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[3] 1976 271
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_o2 1229 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_1[1] 2007 229
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 1034 133
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0[4] 1274 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 1134 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1370 199
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[7] 1175 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1130 211
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_s1_0_a4 1147 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNII5VA1[0] 2455 333
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 1109 97
set_location Controler_0/gpio_controler_0/read_data_frame[14] 1189 109
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[23] 759 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 1142 97
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 2306 288
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[13] 1084 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_RNIV9QL[2] 2098 282
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 2017 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[7] 1883 228
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[3] 1025 106
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[1] 1119 196
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 2396 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_3_0_a3_0_RNIRFQM2 1967 270
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1249 210
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1390 250
set_location Controler_0/Answer_Encoder_0/periph_data_9[9] 1330 117
set_location Controler_0/ADI_SPI_0/addr_counter[6] 1255 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[2] 2088 289
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[3] 1876 222
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[10] 1459 157
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1802 256
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1683 217
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[10] 1316 229
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[21] 1017 132
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 865 103
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[1] 1168 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[22] 1498 154
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m12_0 1028 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[2] 1996 267
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[15] 1310 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1494 207
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[27] 1032 129
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[5] 1397 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[4] 1827 225
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[4] 1015 130
set_location Data_Block_0/Communication_Builder_0/op_ge.un1_fsm_timerlto7_3 1246 192
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[0] 1591 238
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 1022 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[18] 1085 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_10_i_0 2056 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 2402 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[6] 1970 219
set_location Data_Block_0/FIFOs_Reader_0/Event_In_Process 1230 202
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[2] 1141 207
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[10] 1462 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 2445 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[5] 1931 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[4] 2287 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_a3_1 1989 228
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 1058 130
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[5] 1124 138
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[1] 1033 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 1184 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_A[1] 2108 289
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.N_44_0_i 2025 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[5] 1928 216
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1346 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[7] 2069 277
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1204 136
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 2165 315
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1[2] 2048 279
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 993 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 1007 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg[0] 2095 283
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[15] 756 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 1162 112
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[18] 1116 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[12] 2191 322
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[32] 1052 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 2004 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[2] 2420 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[19] 2325 321
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 1106 91
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1253 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[3] 2407 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 2380 376
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIAPA61[13] 1082 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_RNINMT01[7] 2317 345
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[32] 981 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1243 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un1_state_reg_4 2294 330
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[29] 1102 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 981 127
set_location Controler_0/ADI_SPI_0/data_counter[24] 1237 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[3] 2022 267
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[9] 1032 126
set_location Controler_0/ADI_SPI_1/addr_counter[5] 1362 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 833 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[6] 1970 220
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1 1748 179
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[4] 1407 229
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[3] 1173 202
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_3 1090 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[5] 1925 213
set_location Data_Block_0/Communication_Builder_0/event_ram_r_data_status 1095 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Write_Enable_1 2110 271
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[0] 1918 228
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1509 252
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[10] 839 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[4] 1909 279
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[2] 1074 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[1] 2019 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_1[2] 1834 216
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[7] 1102 139
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[3] 1048 138
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1_RNO[28] 1209 192
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[6] 1088 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_30_1_sqmuxa_2_a2_0 2045 261
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1752 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1488 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[5] 1949 220
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 1207 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/re_set 2301 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[4] 1905 274
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[16] 1148 139
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[8] 1221 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[5] 2056 279
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1308 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[2] 1919 222
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIRHV82[9] 1154 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_9_9_sn_m18_e_0_o2_0 2085 264
set_location Controler_0/ADI_SPI_1/counter[2] 1358 109
set_location Data_Block_0/Communication_Builder_0/next_state[8] 1214 195
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[1] 1996 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_0[7] 2103 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/REN_d1 2400 331
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[10] 1202 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[5] 1925 234
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO_0[13] 1132 111
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[8] 1051 133
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[7] 913 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[24] 2412 337
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 1242 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_K.3.un28_input_k_array_0_a2 2096 282
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[8] 1129 130
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[15] 1345 109
set_location Controler_0/Reset_Controler_0/read_data_frame[9] 1261 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[31] 1067 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[28] 2169 319
set_location Controler_0/Answer_Encoder_0/periph_data_3[12] 1329 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[36] 1077 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 1108 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 1121 102
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[1] 1348 105
set_location Controler_0/ADI_SPI_1/sdio_cl 1358 118
set_location Controler_0/ADI_SPI_1/tx_data_buffer_RNO[0] 1352 108
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[2] 915 217
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[11] 1171 135
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1368 198
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_3_4_fast[4] 2299 357
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_1_i_a2_0_a2 1002 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 2455 363
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 980 208
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[1] 1007 124
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2_i_m2[20] 918 126
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[0] 1105 142
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[3] 1016 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[2] 851 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[2] 1956 267
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 830 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_2[6] 2037 264
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 1104 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m6 1999 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc2 2402 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_2[5] 1950 222
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 1056 133
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_4[7] 2357 337
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 1205 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 2424 370
set_location Controler_0/SPI_LMX_0/spi_master_0/state_RNO[0] 1346 105
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[6] 1207 202
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1352 190
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[9] 1137 96
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o3_4 1150 198
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 2375 370
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 981 130
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1558 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 2330 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[5] 1965 213
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2 1131 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[4] 1933 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode_RNO[1] 2376 321
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 1145 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 1137 145
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO 1194 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 1128 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/cnt[1] 2437 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[6] 1891 270
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 934 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[0] 1600 217
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1401 252
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[0] 1340 100
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r10 1109 195
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[4] 1171 132
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[12] 1059 91
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 874 342
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[3] 1799 223
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[36] 982 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1737 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[1] 2076 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[4] 1944 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3 2053 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[6] 1944 228
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[4] 1217 208
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_12_0_a2[3] 858 126
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1515 225
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_1_4_fast[7] 2347 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[3] 2043 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26] 2444 360
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 1212 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_0_cry_0_RNO 2372 342
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 973 138
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[9] 1057 142
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[0] 1012 112
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 1602 174
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20] 1071 96
set_location Communication_0/Communication_ANW_MUX_0/state_reg_ns_0_x4[1] 1223 126
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[16] 996 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[7] 1238 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[5] 1916 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_1[5] 1940 219
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int 1031 115
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[6] 1824 262
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1525 216
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[8] 1208 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_9_0_a3_0_RNIIPTA2 1902 225
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_1_4_fast[5] 2341 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[8] 2300 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/sync_st[1] 2431 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[8] 2349 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[4] 2313 372
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[3] 1140 124
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[12] 1188 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[18] 2318 321
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[3] 1494 166
set_location Controler_0/ADI_SPI_0/addr_counter[15] 1264 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 1131 91
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[14] 1172 207
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 1002 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m31 2022 228
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 1993 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m37 1885 240
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1377 198
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM7D61[28] 1154 135
set_location Controler_0/gpio_controler_0/Outputs_RNO[11] 1192 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[32] 1089 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0_0[0] 2407 324
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 1160 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 1146 145
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[6] 917 274
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1376 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 2331 373
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[36] 1124 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1 1705 256
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[31] 1129 96
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_4[0] 1272 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 1052 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[1] 2058 282
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1497 226
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[25] 1133 139
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 1152 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[5] 2441 355
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[6] 1183 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[4] 1830 222
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[2] 1522 208
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[2] 1136 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[5] 2329 310
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 2378 364
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[12] 1079 138
set_location Controler_0/gpio_controler_0/un4_write_signal 1236 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[1] 1861 235
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1439 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[6] 1974 264
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m272 1233 144
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPH5D2[21] 1157 135
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_5[0] 1523 165
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync[0] 2397 325
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r_RNO 1360 183
set_location Controler_0/ADI_SPI_0/divider_enable_RNI2FLL 1258 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1238 210
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 1172 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_3 2363 327
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[8] 897 106
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_RNIVBA9[0] 1137 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM[1] 2088 267
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[7] 1215 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[7] 1917 225
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[27] 1098 96
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[15] 1311 103
set_location Controler_0/gpio_controler_0/Outputs_8[13] 1219 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un52_ilasrawcounter_5 2326 333
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_2_sqmuxa 1283 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[7] 1951 264
set_location Controler_0/gpio_controler_0/Outputs_8[6] 1189 102
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_1_i_a2_0_a2 1097 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqEn_RNO 2389 321
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[1] 1930 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_21_i_a3_0 2072 267
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[9] 862 118
set_location Controler_0/Answer_Encoder_0/periph_data[11] 1306 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[25] 1092 127
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[6] 808 115
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 1589 342
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1400 252
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 1224 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[26] 2447 361
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[0] 1582 160
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Other_Detect_RNO 1024 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/fsm_timer[0] 2077 289
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_0_sqmuxa_1_RNIL43T1 1985 264
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 1078 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_RNI6SHV[2] 2314 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 2410 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25] 2172 315
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1269 207
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[30] 961 96
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[1] 1170 201
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[18] 1059 138
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1491 226
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 970 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_1_i_0 2071 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc0 2441 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_24_9_sn_m12_e_0_a2 2041 267
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 1028 100
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5 1196 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[5] 1902 219
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT 1152 162
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 2400 336
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 1200 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1801 255
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNIOTQ11 1108 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1365 201
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICVE61[32] 1179 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[39] 1027 102
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_a2 1351 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1236 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[1] 2366 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[2] 1873 225
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 1192 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[17] 2156 322
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[1] 1524 241
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[6] 805 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 2436 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[6] 1919 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[3] 1848 222
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl 1350 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[4] 2344 355
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 1111 199
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[37] 1227 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 2389 349
set_location Controler_0/Answer_Encoder_0/periph_data_2[7] 1214 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13] 1028 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 1115 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[7] 2034 271
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 2414 370
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0[1] 1210 186
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[13] 1226 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 1166 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[5] 1971 270
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_3_sqmuxa 1277 111
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[48] 1398 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_0_0_0_a2_0_0[1] 2096 288
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[34] 1038 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[4] 1972 217
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[33] 1010 100
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[18] 1302 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1[14] 2168 318
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/fsm_timer[4] 2081 289
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1309 223
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[0] 1024 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[4] 1266 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[0] 1928 234
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 1159 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1509 253
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[5] 1104 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[7] 1894 235
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[3] 1511 252
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 1039 103
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[19] 1050 138
set_location Controler_0/Answer_Encoder_0/periph_data[12] 1296 123
set_location Controler_0/Command_Decoder_0/counter[8] 1255 97
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[8] 1221 117
set_location Communication_0/Communication_Controler_0/state_reg_ns_a2_0_0[0] 1315 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 1110 91
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[2] 1050 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1506 207
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[2] 953 91
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[9] 1021 126
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 571 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[20] 1145 142
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[5] 1205 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30] 2454 336
set_location Data_Block_0/Communication_Builder_0/Status_Event_WriteDone 1095 202
set_location Controler_0/ADI_SPI_0/data_counter[14] 1227 88
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2[1] 1246 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIMN0L2 1045 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_K.2.un24_input_k_array_0_a2 2112 276
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1615 217
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[11] 1120 198
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[13] 1311 111
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_a3_0_a2[1] 1077 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_valid 2424 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[3] 1927 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_o2 2384 324
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[22] 1101 132
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[6] 1461 156
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto9_i_a2_6 1176 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[5] 858 118
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[6] 1109 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1303 228
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 974 103
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[3] 1340 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 979 208
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[20] 1110 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[1] 1907 270
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[14] 1070 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[24] 2175 318
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 863 103
set_location Data_Block_0/DataSource_Transcievers_0/PF_CCC_C5_0/PF_CCC_C5_0/pll_inst_0_DELAY 7 4
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 2399 376
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[7] 1882 208
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 1102 199
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 1153 96
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNIFL97[10] 1104 141
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[0] 1168 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[0] 1923 219
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[0] 1756 211
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1263 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[3] 1832 223
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 1036 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 830 106
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[7] 1231 192
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[6] 2037 283
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[3] 1153 193
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 1224 138
set_location Controler_0/ADI_SPI_0/rx_data_frame[2] 1349 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_3 2423 354
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 1136 106
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[9] 1359 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_1[0] 1939 228
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[13] 1235 207
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1132 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[7] 1999 274
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIB13D2[18] 1082 138
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 1165 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un37_ilasrawcounter 2338 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[7] 2430 337
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 1110 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 1130 100
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[1] 1171 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[23] 1168 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[29] 2176 319
set_location Controler_0/ADI_SPI_1/counter[6] 1362 109
set_location Controler_0/Reset_Controler_0/read_data_frame_6[5] 1294 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1558 235
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2[36] 1087 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[3] 844 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 1052 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1194 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 1351 207
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1735 208
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[5] 1457 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/DataWrite[1] 2006 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_16_i_0 2002 222
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[7] 1214 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 864 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1169 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[4] 2320 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[0] 1836 222
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][1] 1126 196
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[2] 1167 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[5] 1959 213
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[2] 1136 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[5] 1902 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[6] 2014 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[21] 2428 361
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[0] 1282 124
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[30] 1122 115
set_location Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD 2463 163
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[28] 1071 133
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_7_4_fast[3] 2302 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNIJ87S3[0] 2373 330
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 2432 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 2361 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_2[3] 2006 229
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 1073 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/Counter_IlasSequence[5] 2082 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[4] 1881 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9s2 1977 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[3] 1884 222
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[0] 1578 159
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[11] 1064 132
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[11] 1218 112
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[3] 1197 111
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 2266 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 2379 370
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[30] 1013 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 1153 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[20] 1033 124
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1204 97
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17 1248 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[5] 1087 124
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[28] 1209 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 2437 333
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1552 238
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[13] 874 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 850 109
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 1105 208
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[3] 1046 139
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_4_iv_0_RNO 1491 165
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_2[6] 1903 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[4] 1876 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[4] 2052 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[7] 1921 228
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[15] 1497 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/DataWrite_50_i_0_a2[2] 2089 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[0] 2387 328
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[30] 1233 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_2_0_iv[0] 2334 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[3] 1984 274
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[8] 1222 202
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[9] 942 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1495 208
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[16] 1108 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_16_0_0_0 1520 168
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1220 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNI6V047[6] 2358 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[1] 1910 277
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[2] 1183 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[0] 889 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[11] 1240 211
set_location Controler_0/ADI_SPI_0/data_counter[28] 1241 88
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m12_0 1124 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[3] 1941 214
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_7_iv_0_RNO 1500 168
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[3] 2286 370
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[15] 1142 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 962 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_1[1] 2150 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_1[7] 2106 292
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 1029 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[5] 2061 273
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[31] 962 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[6] 2182 322
set_location Controler_0/ADI_SPI_0/addr_counter[7] 1256 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_1_1_sqmuxa_0_a3 1999 216
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[4] 1048 129
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1821 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_16_i_0 2061 267
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[26] 1192 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 1267 216
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[36] 1112 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[25] 2299 310
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0_a2_3[0] 1184 189
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[5] 1865 222
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 406 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_6_iv_0 1511 168
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[24] 1112 141
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 2229 288
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 934 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[12] 1124 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 1166 103
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[2] 921 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[38] 1048 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1722 247
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[1] 1488 217
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1372 247
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_5_i_o2[1] 1347 105
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2[1] 1057 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 2436 346
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[28] 1120 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[6] 1880 234
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_dout 972 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[1] 1957 213
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3 1128 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m0[0] 2047 279
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[30] 1084 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 1136 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[23] 1116 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[7] 2066 273
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[11] 1290 111
set_location Controler_0/gpio_controler_0/read_data_frame[10] 1209 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/DataWrite[0] 2015 235
set_location Controler_0/ADI_SPI_1/state_reg[2] 1363 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIATE61[31] 1161 135
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[13] 1043 108
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_1 2465 376
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[9] 1136 141
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[7] 1166 111
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[29] 1013 133
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[1] 813 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 2381 346
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1382 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI20FM1[0] 2335 363
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[4] 1267 115
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2 1003 123
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_a2_0[0] 1009 129
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1520 226
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[14] 1193 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1239 211
set_location Controler_0/Answer_Encoder_0/periph_data_1[7] 1353 117
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_17_iv_0_RNO 1527 165
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[5] 1223 184
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 1057 130
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[30] 1482 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1619 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[6] 1836 217
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[13] 1036 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[12] 2433 358
set_location Controler_0/Reset_Controler_0/EXT_LMX1_Reset_N 1260 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 1139 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1[4] 1979 216
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1570 235
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[9] 1378 199
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[5] 951 99
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[19] 1209 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 2396 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un52_ilasrawcounter_6 2327 336
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[15] 978 96
set_location Controler_0/gpio_controler_0/Outputs_8[1] 1208 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 859 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISK5D2[22] 1155 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m3 1211 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_1[2] 2002 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[27] 1097 127
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[7] 1254 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[19] 1043 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[5] 1922 267
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[36] 1183 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[0] 2037 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[3] 1820 225
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[18] 1112 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0[0] 2390 321
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7 1123 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1526 214
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/un1_next_state_0_sqmuxa_0_0 2111 273
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[6] 1157 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0_m2s2 2270 360
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[3] 1160 144
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 477 117
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3_i_m2[12] 1177 189
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[20] 1141 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_ac0_1 2394 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/fifo_valid_RNIGFVF1 2424 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 2401 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_1_1_sqmuxa_0_a3 2036 261
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[2] 1134 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISK5D2[22] 1070 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 1001 103
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[16] 1167 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync[1] 2396 322
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[11] 1066 133
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1309 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_2[0] 2051 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_2[0] 2107 268
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[1] 1327 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout[3] 2442 373
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 972 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 2352 343
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m72_0_a2_0 1364 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[6] 1979 265
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[8] 1551 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 2374 343
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable_4 1515 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/un1_orcomparatordata_a_i_1_a2_0_RNIP9ST 2088 276
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17_2 1258 99
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[0] 1122 193
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[1] 1089 141
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[3] 1066 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[20] 2323 321
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[3] 1042 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[31] 1096 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1473 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_OR2_RX_IDLE_0 2448 324
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[6] 1087 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_1_0 2386 324
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_16_m2s2 1544 171
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[10] 1158 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[6] 1927 228
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[6] 859 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIEVC61[24] 1065 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 2434 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[2] 2023 271
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17 1110 111
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[1] 1246 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[4] 1904 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[5] 1837 228
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[1] 1146 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[3] 2456 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_1_i_0_0 1988 228
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1494 253
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[7] 1286 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_25_9_sn_m12_e_0_a3 1961 264
set_location Controler_0/Command_Decoder_0/state_reg_ns[6] 1271 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[15] 1063 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout[0] 2437 334
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 1242 145
set_location Controler_0/Answer_Encoder_0/periph_data_0[7] 1349 117
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/TRG_Unit_Detect_RNO 1682 186
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1706 243
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 929 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[3] 1942 229
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_23_i_m2_i_m2 1363 189
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[3] 1148 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc1 2411 372
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/re_set 1106 196
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_ac0_1 2407 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/RDATA_r[2] 2446 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg_RNIVITO1[0] 2343 336
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5_0 1120 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 2005 219
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1677 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 2367 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg_RNI1KPL[1] 2312 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_RNIKK512[2] 2392 321
set_location Controler_0/ADI_SPI_0/counter[1] 1224 82
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[7] 1334 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 2398 343
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[16] 1077 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 1146 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_RNIKK512[2] 2409 324
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[22] 1016 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1520 225
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[15] 1558 160
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1214 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[5] 1824 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_0_sqmuxa_0_RNI642T2 2049 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 2345 361
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[3] 1762 223
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[22] 1291 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[3] 1984 219
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 1063 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 976 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[5] 951 100
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[23] 1236 102
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[19] 1196 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[6] 1883 234
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1097 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[6] 2036 270
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_0_a2[5] 1092 192
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[3] 1906 225
set_location Controler_0/REGISTERS_0/state_reg_ns[0] 1304 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 1040 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[4] 1070 99
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[7] 1084 142
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[1] 1355 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 836 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 1054 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 1046 97
set_location Data_Block_0/Communication_Builder_0/next_state_RNO[11] 1221 198
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[43] 1231 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_20_i_a2 2013 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RE_d1 2378 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[2] 1912 271
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIMB2D2[11] 1081 138
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[11] 1343 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_1[3] 1991 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[6] 1841 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_0[5] 2085 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st[1] 2426 328
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1529 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[6] 2008 276
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[9] 1210 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[21] 2151 321
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2 1242 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[7] 2070 277
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[15] 1143 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 1059 129
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[8] 1219 97
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1365 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_0[6] 2109 283
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[3] 1763 217
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[10] 1157 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_pulse_d1 815 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[32] 1088 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[0] 2000 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 2411 363
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_3[0] 2281 358
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3 1027 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[18] 2150 321
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_2[7] 2270 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg[0] 2316 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_1[2] 2110 289
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[20] 1113 138
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[30] 1573 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 2442 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m103 2014 234
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[21] 1110 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[27] 956 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_Enable_Vector_1[2] 1993 235
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 993 106
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK_1_sqmuxa 1233 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1823 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_ref/syncOutput[0] 2416 331
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1268 216
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[7] 862 112
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[17] 1303 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 1153 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1513 201
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[0] 1077 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[25] 1103 127
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_7_0_a2[8] 1092 195
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[7] 1230 102
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0_a2_0[3] 1489 216
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1336 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1496 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_A[0] 2084 277
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m174 1076 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[6] 1979 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[7] 2012 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg_RNICHKKA[0] 2363 336
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_24 1226 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[3] 2420 375
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1506 208
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[9] 1497 156
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_4_sqmuxa 1242 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1704 255
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_1[6] 2344 337
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 1033 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[9] 1041 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/IlasSeqCount.un13_ilascountergolto7_4 2085 282
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1103 118
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[0] 1117 202
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[9] 864 123
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[14] 1514 166
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 932 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[3] 1860 222
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[5] 1206 202
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_a2 1322 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[0] 1873 235
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[13] 1218 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 2374 351
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[20] 1105 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[0] 2032 280
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[9] 1113 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[6] 1944 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[1] 1954 219
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[0] 1834 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[2] 1885 273
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[2] 1266 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/re_set 2432 334
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6G7C1[2] 1087 132
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 2021 220
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[12] 1234 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_1[7] 1994 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/fsm_timer[2] 2079 289
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 925 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[38] 1182 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 1045 99
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[8] 1479 165
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 2360 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[7] 1890 223
set_location Controler_0/ADI_SPI_0/data_counter[18] 1231 88
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[52] 973 207
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1503 253
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[10] 1144 175
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[5] 1291 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[2] 2419 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_4_0_a3_1 1992 264
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1399 256
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[32] 1094 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[38] 942 90
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[5] 1268 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[1] 2365 369
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 960 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 2387 330
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[2] 1938 226
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 2145 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[5] 2412 343
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[10] 1158 133
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[10] 1343 124
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_2_4_fast[7] 2270 363
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[18] 1170 144
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[4] 1200 202
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[7] 1187 115
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[2] 1058 136
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1205 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 968 106
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[10] 1106 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m18 2108 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[7] 1893 274
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/update_dout 1362 186
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[5] 1835 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[7] 2430 357
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[4] 1095 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[30] 1030 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[3] 2042 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[6] 1859 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[5] 2398 346
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 1385 252
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[33] 1072 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[25] 1131 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[6] 2004 267
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1488 252
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_2_4_fast[5] 2269 363
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1248 216
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 986 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_0_9_sn_m2_e 1951 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 2370 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m127 1813 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg[1] 2091 283
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[8] 1158 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1 1027 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 2421 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.2.un44_ilas_enablelto10 2339 333
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[20] 1346 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_25_9_sn_m6_e_4 2092 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_1[7] 2020 267
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[9] 1149 202
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[0] 1180 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 2326 370
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[3] 1340 118
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4[0] 1135 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.full_r 2358 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_1[2] 1901 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[1] 1941 264
set_location Controler_0/Answer_Encoder_0/periph_data_9[2] 1335 117
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1197 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[11] 1171 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIE344[0] 2455 309
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[13] 1165 190
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 216 255
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[3] 1125 196
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 2317 373
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_0[1] 1042 108
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_0 1095 144
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[5] 1011 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 1137 103
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_5_4_fast[3] 2336 330
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_last[0] 2408 328
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[10] 811 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1670 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m3 2065 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[7] 1933 216
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit[0] 1026 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[0] 1131 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[26] 1040 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_1[0] 2010 235
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1681 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m31_1_0 2096 267
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[27] 1030 100
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns[13] 1039 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1613 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[6] 1872 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[0] 2425 336
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[1] 1756 271
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable_0 1513 169
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 1243 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 1053 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 2367 352
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1[1] 1491 166
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[15] 983 97
set_location Controler_0/Command_Decoder_0/counter[31] 1278 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[4] 2038 274
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[1] 1107 139
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[26] 998 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg_RNI37CK7[0] 2362 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[2] 1916 223
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[0] 1027 123
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[2] 1038 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[6] 970 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 1217 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[7] 2372 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/rxidle_st[1] 2456 325
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[23] 1038 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 1004 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 2387 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg_RNO[3] 2319 360
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 950 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 990 135
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[7] 1508 169
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[37] 1170 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[3] 2041 277
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1166 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[2] 2306 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[4] 2048 282
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m145 1176 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 2154 315
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_5_cry_1_0_RNO 2338 333
set_location Data_Block_0/Communication_Builder_0/wait_next_state[6] 1228 193
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_RNO_1 1228 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m165 1166 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[6] 1917 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_24_1_sqmuxa_3_0_a2 2047 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[2] 2415 373
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 982 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count_RNO[1] 2365 330
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/fifo_valid_RNI80SQ1 936 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc6 2436 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[22] 2456 352
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[18] 1116 144
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[5] 1002 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[1] 2402 354
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1318 228
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 1427 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 2346 361
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[12] 841 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1497 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_16_9_sn_m12_0_a3 1981 219
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[30] 1080 127
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 1113 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Counter_IlasSequence[6] 2299 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[3] 1917 270
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_0_o3 1321 108
set_location Controler_0/gpio_controler_0/state_reg[2] 1282 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_30_1_sqmuxa_2_a2_0 1977 228
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 1054 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 1160 142
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[12] 787 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[4] 1910 219
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[8] 768 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 979 103
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location[2] 1540 171
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_R.3.un60_input_k_array_0_a2_0 2293 309
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st[5] 2454 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[3] 1910 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[17] 2157 322
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1340 208
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[6] 980 99
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[15] 1173 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_3[3] 2090 268
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_8_0_a2[7] 1100 195
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0[21] 1202 186
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[8] 1059 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1808 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_7_i_a3_0 2000 225
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[10] 1492 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[4] 2036 283
set_location Controler_0/ADI_SPI_1/addr_counter[10] 1367 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 855 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[25] 948 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_2[5] 1926 234
set_location Controler_0/REGISTERS_0/state_reg_ns_a2[4] 1328 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[31] 1101 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 1154 96
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[5] 1071 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[7] 1901 234
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[17] 1027 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[14] 770 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 2443 346
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[26] 774 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[0] 1885 225
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r10_0 1107 195
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[7] 1250 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_6_0_a3_1 1965 264
set_location Controler_0/ADI_SPI_1/counter[4] 1362 106
set_location Controler_0/Answer_Encoder_0/periph_data_9[4] 1347 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[31] 1022 135
set_location Controler_0/Reset_Controler_0/read_data_frame[3] 1260 112
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[16] 1104 151
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[0] 1203 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 962 139
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[3] 1393 250
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1677 211
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[27] 1062 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a2_0_RNIO9LQ_0 1983 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[3] 2017 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 2411 361
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[0] 941 97
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[6] 1635 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty_RNITN23 2431 372
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[15] 1037 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[5] 2074 279
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1496 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1370 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_a3_0_0[4] 2428 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 2425 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 2402 343
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto20 1281 96
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[2] 1266 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/re_set_RNO 2195 321
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[6] 1933 276
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1266 213
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[13] 1067 100
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4 1015 114
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[4] 1251 243
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[35] 1223 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[20] 977 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[34] 960 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 858 103
set_location Controler_0/gpio_controler_0/PULSE_MASK[0] 1181 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 1173 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[6] 2275 355
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 1200 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[29] 1122 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 1175 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_1[3] 2093 265
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7 1005 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[39] 968 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1382 250
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 2453 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[2] 1869 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc1 2407 345
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1731 207
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 995 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[5] 1932 214
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[8] 1002 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 2429 370
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0 2460 377
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 2376 330
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid 1112 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[6] 1836 216
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1521 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout[1] 2436 334
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M_1_sqmuxa_0_a2 1523 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_1[0] 2039 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[2] 2005 279
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[8] 1159 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 1148 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[2] 2342 355
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1553 235
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1353 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_3_0_iv_0[5] 2311 357
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 1124 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc2 2396 372
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[23] 1354 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 2309 370
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[6] 1207 100
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[0] 1000 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[0] 2028 280
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 961 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[37] 1081 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_24_9_sn_m12_e_0_a3 2048 267
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_20 1523 150
set_location Data_Block_0/DataSource_Transcievers_0/Synchronizer_0_2/Chain[0] 2282 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_1[3] 1871 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[5] 1985 273
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 837 102
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_4_sqmuxa 1275 111
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[8] 1187 202
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[17] 1192 196
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[37] 1076 127
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[0] 1340 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[4] 2063 282
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[11] 886 117
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[12] 984 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[3] 1937 216
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1295 226
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1317 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/REN_d1_RNISTB71 2426 333
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[37] 946 100
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[5] 1080 145
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13 1111 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[1] 1910 267
set_location Controler_0/ADI_SPI_1/addr_counter[27] 1384 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21] 1124 99
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[3] 1257 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[7] 951 91
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[0] 1247 202
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2C7C1[0] 1077 126
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[10] 1292 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[24] 1065 99
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[10] 1204 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_i_0_o2 1608 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[23] 2332 328
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1526 213
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1196 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[25] 1061 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[13] 1066 99
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[1] 1267 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[19] 2160 322
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[6] 1823 229
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1488 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[0] 2408 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_o3_0[3] 2402 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[10] 2151 316
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[33] 1023 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[5] 2049 276
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 844 103
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[23] 1022 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[1] 1943 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_a3_0_a5[2] 2433 327
set_location Controler_0/Answer_Encoder_0/periph_data_2[9] 1329 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_13_0_a3_1_RNIV8514 1984 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[7] 1925 268
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[26] 1085 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[0] 2390 322
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[24] 955 96
set_location Communication_0/Communication_CMD_MUX_0/SRC_1_Fifo_Read_Enable 1093 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_2[2] 1945 264
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1219 133
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[7] 1523 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1200 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[2] 2313 369
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0 1149 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[5] 1951 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a2_0_RNIO9LQ 1909 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/OutputK_iv[3] 2310 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[22] 2337 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 2404 361
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 1856 33
set_location Controler_0/gpio_controler_0/read_data_frame[9] 1205 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 1038 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[5] 1844 228
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 1134 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_3_0_a3_0_RNIRFQM2 1962 225
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[12] 1069 139
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[9] 1256 109
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17 990 111
set_location Data_Block_0/DataSource_Transcievers_0/AND2_0 2293 327
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[6] 1100 192
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[6] 1840 219
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[38] 998 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[13] 2175 322
set_location Controler_0/Answer_Encoder_0/periph_data_9[1] 1351 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[10] 1082 100
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4 1146 117
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0[3] 1148 192
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[4] 1108 193
set_location Controler_0/ADI_SPI_1/counter[3] 1359 109
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg[0] 2109 271
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 1219 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 2339 373
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 1045 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_3[6] 2097 283
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[15] 1200 100
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 1866 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[4] 2030 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[3] 2060 277
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[26] 1128 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/sync_st[0] 2396 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 2384 343
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 1128 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[15] 1514 169
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/DataWrite_50_i_0_a2[2] 2103 276
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[31] 777 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[6] 2371 349
set_location Controler_0/gpio_controler_0/un3_write_signal 1245 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[5] 1896 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[3] 2008 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[6] 2337 310
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1[0] 1935 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[26] 2179 316
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[11] 1403 253
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[4] 1148 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_1[4] 2039 282
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[6] 1516 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_1[6] 1879 219
set_location Data_Block_0/FIFOs_Reader_0/un4_event_in_process_set_0_o3 1228 201
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[11] 1487 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1360 255
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1367 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[7] 1885 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[0] 1928 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 2403 345
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1094 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[30] 1026 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 1232 139
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1382 249
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1179 97
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[5] 1459 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1352 201
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[3] 1183 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[6] 2419 373
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[1] 1130 115
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[10] 982 115
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[1] 1202 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[24] 2402 330
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[2] 2013 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[17] 1030 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[7] 1121 142
set_location Data_Block_0/Communication_Builder_0/next_state[13] 1216 198
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[11] 811 114
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[3] 1120 202
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[13] 1119 199
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[11] 1554 160
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 1100 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2O2D2[15] 1062 126
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[4] 1196 106
set_location Controler_0/Command_Decoder_0/counter[23] 1270 97
set_location Controler_0/Answer_Encoder_0/periph_data_7[3] 1342 117
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[6] 1663 262
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1572 244
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1675 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1386 250
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Synchronizer_0/Chain[0] 2095 289
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m12 2105 267
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[25] 1055 97
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7 1042 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Synchronizer_0_2/Chain[1] 2294 328
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 1040 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 1056 130
set_location Controler_0/Answer_Encoder_0/cmd_ID[4] 1242 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_2[2] 1946 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[6] 1979 264
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0 1363 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 2449 336
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1490 256
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 1381 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 1042 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1755 208
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6_RNO[2] 1484 165
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[11] 1170 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 962 102
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[0] 1263 115
set_location Communication_0/Communication_Controler_0/read_data_frame_5_1_1[1] 1309 117
set_location Controler_0/ADI_SPI_1/rx_data_buffer[7] 1361 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[3] 1909 229
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[30] 1119 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[7] 2016 268
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 1159 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[1] 2058 283
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 1122 103
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_ss_n 1344 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[36] 1068 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_2[0] 1993 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_RNIKNRC2[4] 2328 330
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[22] 1113 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 2323 370
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[3] 1014 112
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1136 211
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_14 1245 87
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_0_0 1026 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[1] 1990 270
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[0] 1252 211
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[7] 1599 217
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[4] 1205 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1490 207
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[29] 1127 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 2367 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 2380 370
set_location Controler_0/ADI_SPI_1/ss_n_0_sqmuxa_i_0_o2_RNID63O 1363 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[3] 2368 328
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Last_Byte_0_sqmuxa 1098 138
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 2136 174
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[20] 1086 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 986 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[7] 1909 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[2] 1877 225
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[1] 1048 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1524 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[27] 2449 363
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 1172 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1550 235
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[6] 1458 157
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 704 228
set_location Data_Block_0/DataSource_Transcievers_0/PF_CCC_C5_0/PF_CCC_C5_0/clkint_0_1 15 164
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[6] 1316 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 1063 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 2399 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 2325 370
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1514 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_0[4] 1998 229
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1381 252
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[2] 1319 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1334 208
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[2] 1142 202
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 1835 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[5] 1902 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[5] 1826 228
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 1186 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_a2_1_RNIL8S61_0 2081 267
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[11] 1332 102
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[26] 1054 132
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[6] 1259 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_1[0] 1850 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[15] 2451 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_4_1_sqmuxa_2_0_a3 1976 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Synchronizer_0_0/Chain[0] 2093 289
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[5] 1705 262
set_location Controler_0/ADI_SPI_0/data_counter[29] 1242 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 2419 369
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[24] 1146 91
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r4_0_a2 1216 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 2374 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_17_i_a3_1_2 2025 222
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1387 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_11_0_a3_0_RNIFILI1 2011 270
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_17 1375 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[7] 1905 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_31_9_sn_m12_e_0_a3 1964 225
set_location Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_3 1100 201
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1189 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1[6] 1895 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[6] 2033 264
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_10_iv_0 1525 168
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[11] 1065 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 962 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m13 2090 264
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1_RNO[29] 1208 192
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 1212 138
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[16] 1140 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_3[4] 1938 223
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 978 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6LA61[11] 1178 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/CTRL_Synced_0_a2_0_a3_0_a2 2088 288
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2_i_m2[13] 1488 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[9] 2413 336
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[22] 1039 123
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2[3] 1017 114
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1_RNO_0[26] 1182 189
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[1] 1099 90
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[32] 1092 96
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_2 1360 174
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[2] 855 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1380 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13] 2175 321
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_RX_rclkint 1751 368
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[22] 2445 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 2170 315
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[0] 1931 235
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 1137 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[19] 1187 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_27_1_sqmuxa_1_0_a3 2048 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[1] 1909 273
set_location Controler_0/ADI_SPI_1/rx_data_buffer[6] 1366 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_2[6] 1894 261
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[7] 1834 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[8] 2279 361
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 834 109
set_location Controler_0/gpio_controler_0/read_data_frame[3] 1197 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[7] 1986 217
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIQDF61[39] 1184 138
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[21] 1196 112
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[5] 1206 190
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_19 1225 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[5] 2066 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0[4] 2279 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_0[7] 2079 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 2432 336
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1503 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[39] 1184 135
set_location Controler_0/ADI_SPI_0/addr_counter[17] 1266 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1314 226
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0 1496 165
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0[0] 2311 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_RNIILRC2[3] 2335 330
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0[6] 2309 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_valid_RNIR1101 2181 321
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 478 336
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 1209 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[5] 1317 229
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[36] 1186 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 868 103
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[0] 1014 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[7] 1939 214
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[2] 1128 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[6] 1966 228
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[11] 1148 207
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer[2] 2091 274
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1364 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[5] 2381 325
set_location Controler_0/ADI_SPI_1/un1_state_reg_9_i_0 1363 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 1163 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 1146 142
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[9] 1104 196
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[5] 2053 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 2330 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m0[1] 1894 228
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[0] 1393 106
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[0] 1313 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[1] 1904 273
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[0] 1314 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_22_0_a3_1_RNIV9CM3 1951 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[7] 2032 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 2329 364
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2 1265 84
set_location Controler_0/ADI_SPI_1/rx_data_frame[0] 1366 118
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[2] 914 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[7] 2048 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_2[1] 2053 282
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 953 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 871 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[4] 1993 270
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[0] 1019 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[3] 1915 273
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 1200 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[0] 1900 271
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[0] 1056 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_RNI20T01[3] 2285 357
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[20] 1496 154
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 857 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[20] 1174 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[6] 973 91
set_location Communication_0/Communication_CMD_MUX_0/Communication_vote_vector_RNO[0] 1097 102
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i[1] 1232 192
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[14] 1193 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[1] 2053 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[5] 1864 222
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 932 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 2426 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_27_9_sn_m12_e_0_a3 1965 222
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 977 133
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[6] 1011 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[39] 964 97
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[3] 1755 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 2449 351
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[8] 1060 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[5] 1499 156
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[4] 884 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 889 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1204 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 2433 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/fsm_timer[0] 2113 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[2] 2419 358
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[12] 1191 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[6] 1890 261
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_7_0_a2[8] 858 111
set_location Controler_0/ADI_SPI_1/counter[8] 1364 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[9] 2329 306
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[14] 1218 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 991 133
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[0] 1331 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 1235 141
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/re_set 1183 133
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[6] 1505 208
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[1] 1170 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/re_set_RNO 2400 330
set_location Controler_0/ADI_SPI_0/data_counter[20] 1233 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 1146 106
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[9] 1058 91
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[36] 1224 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m69 1812 270
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[2] 1146 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 2374 346
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[7] 1228 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[1] 1963 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[9] 2329 307
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[6] 1928 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[6] 2068 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[3] 1983 216
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0_a2_0[5] 1181 216
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1802 255
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 1206 138
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 1218 138
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[5] 1196 102
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[5] 1080 144
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/N_514_mux_i 974 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[9] 1056 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[4] 1991 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/emptyi_fwftlto6_2 2409 342
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1800 255
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[5] 1091 99
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[8] 1182 195
set_location Data_Block_0/Communication_Builder_0/next_state_1[4] 1226 195
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_3_0_iv[7] 2309 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[0] 2012 277
set_location Communication_0/Communication_Controler_0/state_reg_RNO[2] 1309 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_3[4] 2089 268
set_location Controler_0/gpio_controler_0/Counter_PULSE[25] 1226 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m71 1890 240
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[0] 1182 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[7] 1867 273
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_7_0_a2[5] 853 123
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7 1126 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/REN_d1 2427 334
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/N_514_mux_i 1234 144
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_o2[4] 1224 201
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5 1363 183
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[39] 1013 99
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/un8_and_lane_data_go_1 2110 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/IlasRawCounter_1_0_sqmuxa 2321 345
set_location Controler_0/gpio_controler_0/read_data_frame[7] 1186 112
set_location Controler_0/Command_Decoder_0/Perif_BUSY 1279 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1344 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_2[3] 2019 267
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[23] 1123 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 1026 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[21] 1144 136
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO 1238 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 1174 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[4] 1871 274
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 1158 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[5] 1984 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[3] 1861 228
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNI35JG 1237 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[26] 2183 316
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un5_read_signal_0_a2 1487 150
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[7] 999 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[35] 1176 130
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1665 211
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_fast[5] 819 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 1206 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNIP6DA9[5] 2353 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Counter_IlasSequence[2] 2319 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 2446 342
set_location Controler_0/Answer_Encoder_0/periph_data_7[1] 1351 114
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_2[3] 2271 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[5] 1960 214
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[0] 841 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[16] 1492 154
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[7] 1215 118
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 779 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[1] 1843 210
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[1] 1838 253
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[7] 1102 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[4] 1973 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[6] 1953 234
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[4] 1071 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[16] 2413 360
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[34] 1105 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1502 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 2355 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[4] 1887 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[7] 1929 264
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[18] 946 91
set_location Communication_0/Communication_Controler_0/state_reg_RNILU05[5] 1310 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[8] 885 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 1171 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out 1520 166
set_location Controler_0/Command_Decoder_0/counter[22] 1269 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_i_i_a2[3] 1298 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 1156 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 831 103
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[7] 1708 262
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[5] 1165 193
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[16] 1531 166
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_12_9_sn_m12_e_0_a3 2030 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[6] 2310 373
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 1245 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[4] 2417 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[4] 1828 226
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[9] 850 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[2] 2371 369
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 1793 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un22_ilasrawcounter_6 2327 342
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[15] 1294 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/re_set 2428 373
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[1] 1152 208
set_location Controler_0/gpio_controler_0/PULSE_MASK[9] 1204 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1362 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 2352 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncOutput[1] 2407 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[0] 1912 279
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[5] 1189 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1521 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 2389 361
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[1] 1118 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[5] 1952 214
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 1140 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[2] 1963 265
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[8] 1308 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 2424 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/DataBytesInLastIlasFrame[3] 2338 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty_RNI0Q7T 2428 333
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[5] 846 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[7] 1982 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_3 2360 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_31_i_a2_2 2008 222
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 1149 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1_RNO_1[0] 1527 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_3[3] 1885 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[2] 2367 328
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 986 102
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[0] 1131 115
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[14] 1076 102
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[10] 1211 190
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1603 219
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[5] 1011 111
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2[3] 1236 114
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_11 1281 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[4] 968 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.N_170_i 2103 264
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2 1138 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1739 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty_RNO 2348 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[1] 2057 283
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1251 208
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[28] 1068 102
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2[35] 1005 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[1] 1862 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m0s2 1998 264
set_location Controler_0/ADI_SPI_0/data_counter[19] 1232 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[4] 1816 226
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2_i_m2[6] 915 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[4] 2036 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_2[4] 2008 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[0] 1891 273
set_location Controler_0/ADI_SPI_0/ss_n_0_sqmuxa_i_0_o2_RNIAT0R 1238 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[0] 1876 234
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1819 256
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[15] 1065 138
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[11] 1533 156
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[6] 1313 103
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_GB_DEMOTE 1904 172
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[10] 1340 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 930 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII8V82[6] 1083 138
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 476 69
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_8_9_sn_m12_e_0_a3 1932 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_1_0_iv[7] 2322 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_9_0_a3_0 2080 273
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[4] 1342 99
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[2] 1144 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1305 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[11] 2337 306
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[10] 1228 184
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 1161 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[1] 2075 276
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[2] 1085 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[38] 1003 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[7] 1852 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 2340 321
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[9] 1272 106
set_location Controler_0/Command_Decoder_0/state_reg[2] 1263 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_1_sqmuxa_2_0 2072 264
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[8] 1318 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2_2[0] 2384 327
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 998 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[5] 1912 234
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1519 226
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1440 283
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1259 217
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m105 1183 129
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[1] 1123 196
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[23] 2457 352
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1600 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[18] 2149 322
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 1140 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 1041 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 974 106
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[7] 1469 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[3] 2449 337
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1496 252
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_AF_RDEN_0 819 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 2365 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 2403 348
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[2] 1088 130
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[7] 1485 159
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/RDATA_r[3] 2308 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[2] 1939 225
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[14] 1350 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[28] 1038 123
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 192 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_1[6] 2039 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty_RNIM2FD1 2419 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[17] 2407 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[5] 2421 346
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 985 106
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[0] 1012 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1531 213
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_1[3] 1543 171
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[10] 1203 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[5] 2288 370
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[11] 1117 141
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4 979 129
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 370 300
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[11] 2452 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_3_1_sqmuxa_3_0_a3 2003 216
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_RNO[0] 1212 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[4] 1909 223
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1348 175
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[26] 1178 190
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 933 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 926 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1488 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 2427 370
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[16] 1171 207
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[8] 863 112
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[13] 1351 108
set_location Controler_0/ADI_SPI_0/addr_counter[5] 1254 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[3] 1913 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[3] 1970 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[1] 1860 234
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[1] 1025 127
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[2] 1013 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_0_0_0_o2[2] 2092 288
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI7LM3[8] 1201 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[4] 779 118
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.11.un57_inputs 1223 111
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[1] 1031 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[18] 2150 322
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[1] 1634 109
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[0] 1159 193
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[25] 1477 160
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[0] 1174 114
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[8] 1112 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 2453 334
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[5] 1105 132
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[14] 908 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1322 225
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[32] 1112 96
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[18] 990 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[5] 1907 234
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1524 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/cnt[3] 2439 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[5] 2058 276
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[11] 1535 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[0] 1949 234
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_0[1] 1136 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 2357 361
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[15] 1278 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m0[6] 1892 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[5] 1931 265
set_location Controler_0/gpio_controler_0/un11_read_signal_2 1242 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Counter_IlasSequence[2] 2295 343
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[6] 1194 196
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[27] 2449 346
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1552 235
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[15] 1270 103
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[9] 1136 172
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 1055 127
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[4] 1281 124
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[8] 1191 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1691 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m35 2101 264
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[13] 1335 103
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.3.un17_inputs 1173 108
set_location Controler_0/ADI_SPI_1/addr_counter[0] 1357 100
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[2] 1298 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 2360 346
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[35] 997 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[14] 1521 169
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[6] 1073 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 1061 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 2383 334
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4_RNO[13] 1506 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[1] 1940 213
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKX1[0] 1093 174
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[29] 1024 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 880 118
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit[0] 1145 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode[1] 2394 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[6] 2346 355
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[0] 1097 139
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[7] 860 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[0] 2406 375
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[7] 2020 274
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[15] 1303 117
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[20] 1090 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_valid 2377 331
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[15] 1261 102
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[59] 1455 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[1] 2013 261
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 1241 36
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 2321 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 2376 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 2395 372
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 828 103
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[5] 1081 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[29] 2457 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_a5 2386 321
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[10] 1534 157
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m214 1095 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 961 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[2] 1912 270
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_fast[2] 819 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIGQ7C1[7] 1194 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 966 129
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/REN_d1_RNIQT9F 1359 186
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[7] 1242 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_0[2] 2057 268
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[21] 1043 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_1.N_341_i_i 2054 267
set_location Controler_0/ADI_SPI_0/addr_counter[26] 1275 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1575 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[5] 1903 234
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[20] 978 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVLVL[8] 1049 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[1] 1310 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[6] 1854 229
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_14 1401 105
set_location Controler_0/ADI_SPI_1/addr_counter[4] 1361 100
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[8] 1212 99
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[6] 1882 268
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28] 1034 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 832 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/fsm_timer[5] 2082 289
set_location Controler_0/ADI_SPI_0/data_counter[10] 1223 88
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Modulo_3 1198 192
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[13] 1205 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[1] 1926 217
set_location Controler_0/Command_Decoder_0/counter[26] 1273 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_1[4] 1874 219
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[11] 981 97
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[8] 1026 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1724 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un58_ilasrawcounter_RNIPFDR1 2336 336
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1257 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m128 1197 129
set_location Controler_0/ADI_SPI_1/rx_data_frame[3] 1362 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[6] 1983 271
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/DataWrite[2] 2022 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[6] 1955 228
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIMKPL[4] 935 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[1] 890 106
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[8] 1366 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[8] 2404 337
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[0] 1321 105
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[4] 1706 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[7] 1986 270
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[7] 1237 201
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[0] 803 90
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[26] 1533 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9s2 1999 270
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIIVUB1[4] 1033 96
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[21] 1247 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 2368 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[0] 2009 279
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[12] 1111 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_9_9_sn_m6_e_2 2094 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_17_i_a3_0_1 2070 267
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 983 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[6] 1132 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[4] 2372 361
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1571 234
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[13] 1507 156
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[14] 1286 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[3] 1999 276
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1495 226
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[6] 1191 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[4] 854 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1489 256
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1359 198
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 2433 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 2148 315
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[36] 943 99
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/TRG_Unit_Detect 1576 181
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[23] 1080 102
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[2] 1155 193
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[2] 1198 123
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[2] 1265 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[15] 2376 307
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[7] 2055 273
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 1104 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 2411 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_1_i_o3_RNIUP2E1_2 2079 267
set_location Controler_0/Command_Decoder_0/counter[3] 1250 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m111 1179 129
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[5] 1209 100
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[18] 1170 190
set_location BUFD_0 1903 171
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1253 208
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[13] 1220 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 2313 309
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 1306 228
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[2] 1337 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 1007 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1366 247
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[13] 1105 115
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[6] 1845 253
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 1497 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[3] 2395 370
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 1059 133
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[1] 1133 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_1[3] 1916 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[7] 1861 273
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 1237 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[5] 1241 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[6] 2013 267
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1255 211
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[10] 1211 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[3] 2023 268
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[4] 1295 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1[2] 1816 268
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1502 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[6] 1932 264
set_location Controler_0/ADI_SPI_0/state_reg[0] 1230 91
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[4] 1221 100
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[7] 1251 108
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[6] 998 127
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[4] 1217 118
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[2] 1214 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 965 139
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 1027 136
set_location Data_Block_0/Communication_Builder_0/event_ram_r_data_status_4 1094 201
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 1200 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[7] 1170 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 2342 361
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1398 252
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[22] 940 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 948 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m65 1101 129
set_location Controler_0/gpio_controler_0/Counter_PULSE[4] 1205 115
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_6_4_fast[7] 2329 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[21] 2456 346
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[18] 938 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 1001 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Synchronizer_0_2/Chain[0] 2293 328
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_19 1384 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[0] 1132 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 2402 346
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 1093 315
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 2118 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[2] 1911 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[2] 2405 354
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1315 226
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[8] 1223 118
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.8.un122_inputs 1230 111
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_6_4_fast[5] 2335 360
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[11] 1205 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[27] 2449 345
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set_RNO 1167 141
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[13] 949 97
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[9] 1186 193
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[4] 1144 202
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_2 1129 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13] 2451 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st[4] 2459 325
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[7] 1347 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m124_i 1812 267
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[24] 958 97
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[17] 1195 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO 816 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[11] 2454 352
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0_a2[4] 1221 195
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[23] 950 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[3] 1177 129
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[24] 1476 160
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[4] 1098 192
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 2322 370
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[12] 1336 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[3] 1037 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[0] 2018 264
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[34] 958 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_a3_0_a5_RNIEGMB3[2] 2456 327
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 969 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[5] 1946 267
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[13] 1259 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 2328 370
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 1168 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[3] 807 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[6] 1605 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[3] 1884 223
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[11] 1214 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_ac0_5 2442 342
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 1020 124
set_location Controler_0/ADI_SPI_1/tx_data_buffer[2] 1347 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[2] 2049 273
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_RNO_2 1109 174
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[1] 1478 157
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 963 109
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[1] 1350 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 956 106
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[15] 1333 111
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[4] 1181 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 2397 364
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[4] 1061 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_25_9_sn_m12_e_0_a3 1952 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_1[2] 2083 274
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_22 1530 156
set_location Data_Block_0/Communication_Builder_0/next_state_1[9] 1218 195
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[13] 1135 202
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_12 1268 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 2389 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[3] 1989 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0[2] 2304 327
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[26] 1091 103
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[25] 1242 99
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[3] 1008 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_ac0_5 2407 348
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[8] 1493 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[4] 1847 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[0] 1929 235
set_location Controler_0/gpio_controler_0/Outputs_8[5] 1188 102
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[3] 1030 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[37] 1032 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_1_i_a3_0_0 1987 228
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 1207 138
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[3] 812 115
set_location Controler_0/Reset_Controler_0/read_data_frame[8] 1285 115
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[31] 1072 102
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][2] 1118 196
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 985 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[20] 786 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[25] 1138 100
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1] 1156 163
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_9_9_sn_m6_e_2 1986 225
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[6] 1103 142
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2[5] 1001 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_2[4] 1848 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[18] 2370 349
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[22] 1044 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m0[1] 2064 276
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[40] 1389 201
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[2] 1217 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 1202 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[0] 1864 235
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[7] 1270 106
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[31] 762 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1[1] 1933 225
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[31] 1020 133
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[6] 1097 193
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[39] 1092 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[19] 1533 166
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0 1327 111
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[7] 1483 154
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[1] 1210 183
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/TRG_Unit_Detect_RNO 1755 192
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[7] 973 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[39] 1010 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[31] 1159 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[11] 1499 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[30] 2454 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1[6] 1953 228
set_location Controler_0/Command_Decoder_0/counter[24] 1271 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 960 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_31_i_0_0 2001 222
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[7] 1492 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 2425 360
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[0] 1345 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIVK2D2[14] 1187 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 2435 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[5] 1838 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 2292 363
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1349 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg[2] 2091 289
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[34] 1111 96
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNO[6] 1227 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[2] 2382 327
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0[5] 1304 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 1023 100
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[4] 1222 184
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIIVUB1[4] 1166 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[2] 1968 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 2405 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[0] 2011 276
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[39] 968 97
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[3] 1131 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 1208 144
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[36] 1079 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1550 237
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[11] 1154 145
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1193 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 2406 343
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[27] 1161 133
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1195 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[8] 1158 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/fifo_valid 2426 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1[5] 2005 270
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[35] 1224 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 833 108
set_location Controler_0/ADI_SPI_0/sdio_cl_RNO 1243 90
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[22] 723 99
set_location Controler_0/gpio_controler_0/Outputs_8_i_2_1[11] 1195 102
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[5] 1210 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[2] 1135 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg[4] 2123 283
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 1181 142
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[4] 1150 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 866 124
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[5] 1208 207
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[41] 1635 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/IlasSeqCount.Last_ILAS_Seq_3 2086 282
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_valid 1356 187
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[5] 2009 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[4] 2424 358
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m211 1116 123
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns[2] 821 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1252 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1527 214
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[13] 1188 133
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2[1] 1017 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[6] 841 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[5] 2419 375
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1[4] 1886 241
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIAPEJ[4] 1055 123
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[8] 1220 117
set_location Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2_1_0 1357 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_1[4] 2089 265
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_0_o3_RNIFALT 1355 102
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[8] 1306 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[17] 2324 309
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[1] 1049 142
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[7] 784 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[4] 857 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[23] 1122 133
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[9] 1210 190
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1194 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[3] 1875 223
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[19] 1151 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[31] 955 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[1] 1854 226
set_location Controler_0/ADI_SPI_1/data_counter[28] 1397 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1354 199
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[13] 1250 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[4] 2016 282
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[17] 1493 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[1] 2014 271
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[4] 1920 213
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[31] 1131 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m5 2005 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[0] 1857 226
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1723 255
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[12] 1147 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[0] 1886 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[2] 1829 216
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 1118 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[1] 2066 277
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[16] 938 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[13] 2426 337
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[5] 1298 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14] 1037 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 961 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[4] 1992 270
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[6] 1076 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_1[0] 1898 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 2304 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_14_9_sn_m12_e_0_a3 1901 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[5] 1881 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[4] 1944 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/cnt[6] 2442 325
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 968 126
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[0] 1476 154
set_location Controler_0/Answer_Encoder_0/cmd_ID[6] 1238 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[4] 1868 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 987 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 968 127
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_4_4_fast[7] 2357 336
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIUOM01[0] 1175 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_0[3] 1939 277
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[2] 1121 145
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[19] 973 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[29] 2443 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m0[6] 2009 267
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[3] 1322 102
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[2] 1120 196
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_7 869 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[7] 1898 234
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_i_a3_0[0] 1235 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[21] 2338 328
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[29] 1229 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[5] 1951 267
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1390 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[5] 2028 273
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 1897 36
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[17] 994 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_24_9_sn_m12_e_0_a2 1985 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[4] 1956 213
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_4_4_fast[5] 2359 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[4] 1898 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[0] 2027 276
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[5] 1297 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m101 2100 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[7] 1894 234
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 1154 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[5] 2054 279
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[4] 1073 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[37] 1032 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[6] 2271 358
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1[0] 1812 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_RNIBJD3 2393 330
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/sample_0_a2 2372 330
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit_RNO 1329 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 1218 139
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1507 252
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_15 1246 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1355 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 2431 370
set_location Controler_0/Reset_Controler_0/read_data_frame_6[6] 1254 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_2[0] 2002 267
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[9] 1133 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/sync_st_RNIINHQ[2] 2435 324
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 1220 139
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[20] 1141 126
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[11] 1233 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_2[2] 1956 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_1_0_iv[1] 2326 342
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 834 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 1032 133
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 1924 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1394 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[6] 2298 355
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[26] 954 90
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIPFVG[0] 1244 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 2390 349
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[25] 1024 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1160 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 2418 352
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1491 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[5] 1873 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[0] 1975 267
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[31] 777 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[6] 1925 222
set_location Controler_0/Command_Decoder_0/state_reg[3] 1271 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[5] 2009 271
set_location Controler_0/Answer_Encoder_0/cmd_ID[2] 1237 115
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[17] 1169 190
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[29] 1108 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 1057 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[33] 960 96
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKY1[0] 1221 189
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[4] 2003 265
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[7] 1160 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_1[2] 1911 222
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1349 181
set_location Controler_0/ADI_SPI_0/addr_counter[21] 1270 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[33] 1071 130
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[3] 1221 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[1] 2014 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 2427 346
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1 1113 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_20_1_sqmuxa_2_0_a3 2029 270
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[10] 1174 202
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[9] 1297 111
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[5] 1509 169
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[9] 1152 139
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[1] 1388 202
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[3] 1158 139
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1239 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1501 253
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1576 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[31] 2440 364
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 960 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_5_RNO 2399 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[19] 2411 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[5] 1922 235
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIIF3F1[0] 935 90
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[30] 971 97
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/empty_RNO 1364 186
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1518 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m64 1887 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_2[5] 1920 235
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[15] 1491 154
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[2] 1202 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty 2432 364
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[6] 1206 117
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[9] 757 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1377 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[4] 1828 217
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 1108 195
set_location Controler_0/gpio_controler_0/Counter_PULSE[5] 1206 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[32] 1113 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[34] 1165 130
set_location Controler_0/ADI_SPI_0/divider_enable 1227 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 1128 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[13] 2451 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m130 1817 267
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[7] 1116 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[1] 1886 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[0] 1836 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[6] 2073 276
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1359 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg[2] 2114 283
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[22] 942 96
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[0] 1839 256
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[6] 1206 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[19] 1195 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[0] 1882 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 2425 348
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 963 136
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[11] 1249 108
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[3] 1204 202
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_4_0[0] 1265 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1581 243
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKX0[0] 1219 189
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[17] 1109 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[14] 1131 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[20] 2457 346
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1269 213
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[0] 1164 114
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[0] 1042 97
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i 1068 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1535 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[6] 2053 273
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[12] 1146 199
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[9] 1093 196
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1155 124
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[0] 1020 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_2[6] 1968 219
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 1043 127
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[31] 1574 160
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer[6] 2095 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[3] 2356 333
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[8] 1135 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 1224 139
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20 1107 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[0] 1885 226
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 2333 123
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i 1004 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 979 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[0] 1516 166
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3_i_m2[10] 1161 192
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqEn 2408 325
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[19] 804 114
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_6[5] 2335 361
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[3] 850 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[2] 2318 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st[2] 2457 328
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8PC61[21] 1160 135
set_location Controler_0/Reset_Controler_0/state_reg_RNO[2] 1283 102
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[29] 1001 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 2384 370
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[26] 1138 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_2[6] 1895 261
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[5] 1129 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[36] 941 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/un1_state_reg_4_i_i 2094 288
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[3] 2394 322
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/fifo_valid_RNIGFVF1 2424 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 2447 342
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31 995 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[2] 2010 279
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[18] 1231 208
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[13] 1556 160
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 1167 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 1137 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1174 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[30] 776 118
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[2] 1349 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m151 1140 132
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1268 213
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[33] 1023 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[12] 1170 139
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[28] 961 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 2351 364
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 1235 139
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[11] 1192 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_0_0_0_a2_0[2] 2097 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 2408 343
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[8] 1106 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[5] 2311 372
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 1122 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh_nxt_s_5_RNO 2383 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[7] 2016 267
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 991 102
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_n4 1025 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[21] 1134 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1077 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 970 139
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[22] 1138 126
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int 1004 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[1] 2377 325
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[5] 1196 132
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg[2] 826 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[19] 1195 132
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1 1032 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 1200 144
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1137 123
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[12] 1104 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[17] 772 117
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[4] 1164 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[0] 2365 328
set_location Data_Block_0/Communication_Builder_0/fsm_timer[2] 1238 193
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[2] 1206 186
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[4] 1251 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[18] 2426 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[3] 1980 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[2] 1941 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 2348 354
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 1216 139
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out 1541 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[11] 2159 316
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[0] 1924 222
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[3] 1129 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[1] 1934 226
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[6] 1253 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[26] 949 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[27] 1032 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[31] 2190 321
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 1239 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 1199 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 969 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 1120 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[1] 1972 267
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[39] 1083 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[25] 2438 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[1] 1939 276
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[15] 987 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 1051 127
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[8] 1005 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 1173 106
set_location Controler_0/gpio_controler_0/state_reg[4] 1275 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 829 109
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[17] 1235 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[0] 1994 267
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[3] 1108 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[2] 2354 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[0] 2423 364
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[15] 1135 97
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[14] 1110 145
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8 999 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 1037 127
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[5] 1306 100
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[17] 1105 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_27_9_sn_m12_e_0_a2 1990 228
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 1129 91
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[26] 1247 99
set_location Controler_0/gpio_controler_0/Counter_PULSE[23] 1224 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[5] 1897 219
set_location Controler_0/gpio_controler_0/Inputs_Last[14] 1197 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 994 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 1196 139
set_location Controler_0/Command_Decoder_0/counter[0] 1251 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[12] 1067 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[5] 1873 273
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_3 1235 132
set_location Controler_0/ADI_SPI_1/data_counter[18] 1387 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 1093 91
set_location Controler_0/Answer_Encoder_0/periph_data_9[8] 1322 123
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[3] 1019 114
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[14] 1050 129
set_location Controler_0/ADI_SPI_0/counter[3] 1226 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[13] 1146 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 1202 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 2421 352
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[1] 1034 112
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[7] 1013 112
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_2_0_m3 1325 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 863 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/fsm_timer[9] 2086 289
set_location Controler_0/gpio_controler_0/Counter_PULSE[15] 1216 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVLVL[8] 1165 96
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[6] 1170 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23] 1039 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 1212 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 2351 370
set_location Controler_0/Command_Decoder_0/decode_vector_RNIHM9C[6] 1307 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 2396 349
set_location Controler_0/ADI_SPI_1/rx_data_frame[4] 1365 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/fine_lock 2418 331
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[15] 1115 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1508 252
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[22] 1018 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[5] 1138 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_6_1_sqmuxa_2_1_a3 1972 222
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 1000 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/REN_d1 1182 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_1[5] 1981 273
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[1] 1010 112
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_15_RNI5I0A 1281 117
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[14] 1350 108
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5 1125 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[3] 1911 226
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 1216 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1531 217
set_location Controler_0/REGISTERS_0/state_reg[0] 1302 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 2305 309
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2_i_m2[23] 1248 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1496 235
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_4[2] 2349 334
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[7] 895 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1[3] 2051 282
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[14] 1121 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/REN_d1 2195 322
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[2] 1947 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2[3] 2442 372
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][7] 861 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[26] 1099 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.un1_rptr_fwft_cmb 2410 372
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_24 1383 102
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[8] 1209 202
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[12] 1194 130
set_location Controler_0/ADI_SPI_1/addr_counter[31] 1388 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[3] 1392 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[1] 2314 372
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m185 1185 132
set_location Controler_0/ADI_SPI_1/data_counter[0] 1369 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set 1138 97
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[23] 1107 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 862 124
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[11] 1197 114
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[18] 1122 144
set_location Controler_0/Command_Decoder_0/counter[6] 1253 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 1158 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st[4] 2429 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[17] 2403 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/puls[7] 2445 325
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_2_iv_0 1489 165
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[11] 1249 145
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[15] 1293 111
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[8] 1224 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[1] 2341 355
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[5] 1379 199
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1678 210
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[20] 1472 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[1] 2455 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[4] 2028 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[6] 1972 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg[4] 2325 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[6] 1885 271
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_6_9_sn_m6_0_a2_0 2082 270
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 1026 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1384 253
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[26] 1054 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 1209 139
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[3] 1019 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un2_almostfulli_deassertlto12_2 893 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Counter_IlasSequence[4] 2297 343
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 1159 112
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[1] 1314 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[14] 1089 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[8] 2378 306
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[15] 1200 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[0] 2020 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 2335 372
set_location Communication_0/Communication_ANW_MUX_0/communication_vote_vector8 1219 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27] 1158 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_ref/syncTemp[0] 2397 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_11_9_sn_m6_e 2088 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[5] 1920 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9s2 2050 270
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[7] 920 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/IlasRawCounter_1_0_sqmuxa 2274 357
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_3 1917 172
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 949 129
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[1] 1210 187
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1344 180
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1240 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[29] 939 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[4] 2006 279
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[14] 1288 111
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[4] 1128 112
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[0] 1348 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[6] 860 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 828 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 1020 97
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[6] 1105 201
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[14] 1083 130
set_location Controler_0/ADI_SPI_1/counter[7] 1363 109
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[3] 1733 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[2] 2412 351
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1177 124
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[2] 1121 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[8] 2183 322
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1190 100
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/op_ge.un6_and_lane_data_golto9_5 2099 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[2] 1901 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_1_i_a3_1 1993 228
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 851 109
set_location Controler_0/ADI_SPI_0/divider_enable_RNI0DLL 1240 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[3] 1853 217
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 1026 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_1.SUM_0[4] 2092 264
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 1153 129
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[5] 1200 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[2] 2370 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[4] 2345 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc6 2377 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[5] 2274 355
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[5] 1114 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_19_iv_0 1526 168
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2[34] 1107 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1265 207
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 1005 106
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[6] 1343 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[4] 2038 273
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[22] 1344 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_26_i_0 2000 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[8] 2451 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[7] 2065 276
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1556 235
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m38_i_a2 1361 102
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[10] 1128 198
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1331 226
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1363 198
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[3] 1249 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPK8D2[30] 1056 126
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[3] 1838 256
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[5] 1018 106
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1359 175
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[18] 1060 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[3] 1846 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r 2340 325
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[5] 1106 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m0s2 1966 219
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[32] 1088 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_1 879 126
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[6] 1253 111
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[11] 1287 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[37] 1112 102
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[24] 1389 183
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_1 868 117
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[0] 1802 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st[6] 2431 328
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[1] 919 90
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[15] 1166 208
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1 2450 164
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[17] 1469 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_1_9_sn_m6_0_a2 2083 267
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[21] 1115 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[16] 1148 129
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[27] 1145 193
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[9] 1095 196
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1341 225
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[23] 1094 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m52 2024 237
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 978 103
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[6] 1310 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1178 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[2] 2016 276
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1471 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[6] 2358 373
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 713 36
set_location Data_Block_0/Communication_Builder_0/next_state[11] 1212 198
set_location Controler_0/gpio_controler_0/state_reg[3] 1281 103
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[13] 1220 105
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[4] 1509 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m68 1895 240
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[27] 1570 160
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[9] 1142 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 1219 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[13] 2176 322
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 993 130
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[3] 1503 166
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 1677 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_o5[0] 2455 324
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6SU82[2] 1081 132
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1385 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 2370 343
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[4] 1510 157
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[4] 1223 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[12] 1143 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[4] 1905 273
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[14] 1201 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1317 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3_RNI6CUF_0 1981 225
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_4_fast[6] 2310 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[7] 1910 217
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[27] 1129 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/RE_d1 2302 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[4] 1940 222
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[0] 1499 165
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[13] 1117 138
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1494 252
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[3] 1137 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_1[1] 1969 219
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 1207 139
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[33] 1225 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_valid 2295 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode[1] 2376 322
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1321 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[0] 1839 211
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[5] 905 90
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[3] 1489 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_10_9_sn_m12_e_0_a3 1987 270
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[5] 851 115
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[2] 1095 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_RNIBJD3 2419 330
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_11_1_sqmuxa_1_i_0 2041 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_1 2405 324
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m17_e 1129 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 2413 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[3] 2314 330
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[9] 1086 145
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_15 1402 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_dout 1198 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg[3] 2119 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[1] 2014 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 2407 346
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 840 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[11] 2149 316
set_location Controler_0/Command_Decoder_0/counter_RNO[0] 1251 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1707 247
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1370 247
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[9] 1256 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[36] 1068 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 1141 142
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[1] 1267 102
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[19] 1344 111
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[9] 1529 156
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[12] 1132 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[30] 1157 145
set_location Data_Block_0/Communication_Builder_0/state_reg_rep[11] 1212 199
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_0_sqmuxa_1_RNIL43T1 1942 219
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2_i_m2[17] 1458 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 2352 334
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer[7] 2096 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2[1] 2307 363
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[4] 1492 208
set_location Controler_0/gpio_controler_0/un11_read_signal 1243 111
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_RNO[0] 1094 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/fsm_timer[2] 2115 280
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 854 127
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[32] 1217 124
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 1244 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[4] 1926 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1[4] 1893 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[1] 1919 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[3] 1908 274
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1490 253
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[19] 1199 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[10] 2433 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[4] 2397 322
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[6] 1150 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[18] 946 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1512 201
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1395 252
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1753 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1353 201
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 1058 103
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 632 234
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[2] 1078 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[7] 1982 220
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 991 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/cnt[0] 2444 325
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[0] 1510 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[29] 1112 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_3[2] 2092 268
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[11] 1356 112
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[7] 1333 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI39V71[2] 1204 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 955 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[18] 1058 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[22] 1159 136
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[3] 1208 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1738 208
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 973 127
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[8] 1097 196
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[21] 1242 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1318 223
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[6] 1168 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[6] 1482 154
set_location Controler_0/gpio_controler_0/Counter_PULSE[30] 1231 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9s2 1979 222
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 1058 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[4] 1823 225
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0[5] 1165 192
set_location Controler_0/ADI_SPI_1/tx_data_buffer[1] 1344 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_ADD_INDEX_1_3[2] 2007 235
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[5] 1469 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIAUKH[0] 2443 369
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 860 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1355 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/OutputK_iv[0] 2322 360
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_0[15] 1204 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 2386 330
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[23] 1122 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[32] 1055 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[16] 2154 322
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_1[6] 1946 216
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1559 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 2310 309
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[3] 2059 276
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 1058 133
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1527 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/RDATA_r[2] 2315 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 2378 334
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[7] 1208 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[0] 2419 361
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 1159 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[30] 1052 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[4] 1846 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[4] 1814 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m0[5] 1888 228
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[7] 1257 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m231 1149 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 1134 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L_1_sqmuxa_0_a2 1468 165
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[9] 1299 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 861 100
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/busy 1313 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[4] 972 208
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[10] 1222 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[0] 2313 310
set_location Communication_0/Communication_CMD_MUX_0/Communication_REQ 1060 106
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[0] 1358 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 1162 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[28] 2448 337
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[3] 1051 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0_m0[7] 2307 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[0] 1958 264
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[30] 1035 124
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[33] 1234 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[1] 1016 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_ADD_INDEX_1_3[0] 2011 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 2385 343
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[4] 1193 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[7] 1903 229
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[6] 1045 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 2445 360
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[10] 1401 253
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[5] 1146 130
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[11] 1249 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 856 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[5] 1987 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/RDATA_r[1] 2314 364
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[2] 1267 111
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[6] 1817 229
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_1_0 1214 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26] 2179 315
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_2[7] 2029 264
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[4] 1180 111
set_location Controler_0/Command_Decoder_0/decode_vector_RNIFK9C[4] 1324 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1489 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[4] 1832 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[6] 1894 226
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m91 1098 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 2374 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 2166 315
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[7] 1068 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1[14] 2414 342
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[5] 1292 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 962 129
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[1] 1257 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[8] 870 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[35] 1002 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[5] 1085 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[3] 1258 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_a5 2391 321
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[23] 1141 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[1] 1898 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[3] 2412 375
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_13 1264 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[3] 1968 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[0] 1844 211
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[36] 1083 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[25] 2446 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[5] 2025 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[5] 1918 235
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_RNO_0 1227 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1530 216
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM7D61[28] 1071 132
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1354 181
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 1040 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m11 2090 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[3] 1912 216
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit 1352 103
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[9] 1530 160
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[1] 1094 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 990 106
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[27] 1233 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[5] 1872 228
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1360 198
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st[3] 2452 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_0[1] 2107 283
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_valid 1155 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg[3] 2089 289
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_5_RNO 2427 345
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 1131 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_0_0 2005 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[7] 2052 276
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[29] 992 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_2[7] 1909 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 2372 364
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[1] 1324 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 1069 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1352 202
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[6] 1704 262
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 936 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[3] 1379 187
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 2410 352
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_4_fast[5] 2315 342
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1316 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[6] 1947 219
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 1141 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[16] 938 96
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[0] 1039 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_28_1_sqmuxa_0_a3 2068 270
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto5 1352 186
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIVN5D2[23] 1161 138
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3_i_m2[13] 1152 201
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_7_4_fast[7] 2300 357
set_location Controler_0/REGISTERS_0/state_reg[1] 1328 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[7] 1903 270
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[37] 1185 139
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[21] 1352 112
set_location Controler_0/Answer_Encoder_0/periph_data_7[11] 1336 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8RE61[30] 1057 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[1] 1946 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[1] 1897 273
set_location Controler_0/ADI_SPI_1/state_reg[0] 1360 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1445 283
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask_1_sqmuxa_1 1247 105
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31 1283 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m124 1822 267
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int 1142 115
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0_a2[3] 1153 192
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[2] 2457 342
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 1212 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[22] 1565 160
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[15] 1337 115
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_7_4_fast[5] 2293 357
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[3] 1116 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[36] 1118 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[0] 1868 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[1] 1840 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[4] 2029 282
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[3] 1084 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[13] 1522 169
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_0_o3_RNISJ7T 1321 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1656 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 2344 343
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[2] 776 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m0[0] 1937 228
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1497 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/OutputK_iv[1] 2321 357
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_a2_0_a2[1] 1096 144
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[12] 1163 208
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 938 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_0[3] 2095 265
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[13] 1193 133
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1328 226
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[4] 919 217
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[7] 1194 136
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[10] 1047 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 2426 346
set_location Controler_0/ADI_SPI_0/rx_data_frame[5] 1358 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_x2[2] 2379 327
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[24] 1067 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[15] 770 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 1022 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1_RNIOQCM 1132 96
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 813 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 2367 343
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[2] 840 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_valid 2382 331
set_location Controler_0/Command_Decoder_0/Has_Answer_ret 1264 100
set_location Controler_0/ADI_SPI_0/data_counter[8] 1221 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count[1] 2365 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 2432 346
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[14] 1133 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1242 211
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1524 214
set_location Controler_0/ADI_SPI_0/rx_data_frame[4] 1364 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[5] 1499 159
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_11_0_a3_0 1891 225
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[6] 918 217
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1364 198
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[9] 1454 157
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1368 199
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[3] 1060 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 1113 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[4] 1864 228
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[10] 895 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_ref/syncTemp[0] 2421 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/IlasSeqCount.un13_ilascountergolto7_3 2109 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[1] 1854 222
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[15] 770 118
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[1] 1101 136
set_location Controler_0/Command_Decoder_0/decode_vector_12_1dflt 1303 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m94 1082 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE76D2[28] 1069 132
set_location Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m9 1305 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1521 226
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[0] 1181 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_23_1_sqmuxa_1_0_a3 1973 222
set_location Controler_0/Command_Decoder_0/decode_vector_12_5dflt 1300 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[2] 1950 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[4] 1872 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_1[4] 1878 223
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[28] 1057 102
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[14] 1111 144
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1362 181
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[25] 1380 201
set_location Data_Block_0/Communication_Builder_0/next_state_1[13] 1217 198
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[6] 2322 355
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 2017 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[4] 2308 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_2[4] 1994 261
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3_i_m2[17] 1142 189
set_location Controler_0/ADI_SPI_1/addr_counter[23] 1380 100
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1198 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1677 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[4] 2356 373
set_location Controler_0/Reset_Controler_0/state_reg_RNO[0] 1276 102
set_location Controler_0/Command_Decoder_0/counter[25] 1272 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1395 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 2293 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_Enable_Vector_1[1] 2091 271
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_14 1389 99
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[19] 1229 103
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[16] 1793 180
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[6] 1360 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 1020 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 2398 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/Last_ILAS_Seq 2111 280
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 1095 105
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_8 1260 114
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_3_4_fast[6] 2301 357
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[11] 866 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIJK7M 1134 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 2348 369
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2 1255 99
set_location Data_Block_0/Communication_Builder_0/state_reg_rep_RNITE3J[8] 1197 192
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[10] 806 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 1001 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 1062 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[1] 1957 214
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[11] 1163 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[2] 1866 225
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.1.un7_inputs 1167 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_28_1_sqmuxa_0_a3 1974 228
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un11_enable_acquisition_0_a2_15_9 1523 171
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc0 2393 372
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1722 256
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[10] 1149 196
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[7] 1910 216
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1517 202
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[10] 995 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 1153 141
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[5] 1196 111
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[5] 1290 118
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy_RNO 1328 111
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_28 1519 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_2_0_iv[6] 2339 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[5] 2004 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un52_ilasrawcounter 2313 360
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1308 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/fifo_valid_RNI40KA1 2377 330
set_location Data_Block_0/Communication_Builder_0/fsm_timer[4] 1240 193
set_location Data_Block_0/FIFOs_Reader_0/state_reg[3] 1234 202
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 835 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNI5F781[3] 2331 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[26] 2431 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Counter_IlasSequence[3] 2296 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[7] 2161 318
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m40 1891 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc3 2412 369
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft5_0 1158 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncOutput[0] 2380 328
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 1204 139
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 968 105
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[19] 1199 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[5] 1997 264
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI4E7C1[1] 1075 132
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[4] 840 114
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[4] 1195 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1719 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_0[1] 1818 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_R.1.un52_input_k_array_0_a2 2106 288
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER 1229 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 2418 375
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0_a2_2[0] 1180 189
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[15] 1242 207
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[6] 1254 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[6] 1913 265
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[8] 1291 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[1] 1940 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_a2_0 2051 267
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 967 136
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[15] 1167 190
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[24] 955 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3_1_RNIPCSU 1960 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_10_9_sn_m6_e_4 1988 225
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[0] 1105 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.N_44_0_i 2102 273
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[2] 1006 124
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[2] 1203 190
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[4] 1074 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 1160 100
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1_i_m2[1] 1361 189
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 1100 199
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[7] 1031 108
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 2330 252
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[2] 1181 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1310 222
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[0] 1006 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[2] 2000 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[4] 2369 328
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable37 1365 108
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[0] 1249 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[0] 1896 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[7] 1850 229
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 859 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[11] 1495 156
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m111 1104 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIAPA61[13] 1197 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 2375 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[1] 1922 214
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[18] 1109 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[7] 854 112
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[26] 1208 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[17] 1131 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIKU7C1[9] 1059 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[19] 1156 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[0] 1022 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1348 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[20] 2457 345
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m68 1111 129
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[2] 1203 193
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[3] 1149 111
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO 1295 123
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2[3] 1066 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[7] 1868 216
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[13] 890 115
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[9] 1160 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[30] 1157 144
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[28] 1135 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 976 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[4] 2422 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[6] 1891 262
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[13] 805 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 1155 97
set_location Communication_0/Communication_CMD_MUX_0/SRC_3_Fifo_Read_Enable_i 972 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_2[6] 2038 282
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[15] 1118 141
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[39] 1014 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[1] 1099 130
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_o2_0 1261 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/fsm_timer[3] 2116 280
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[39] 1006 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[4] 1957 264
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[2] 1128 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[27] 1129 132
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[4] 1141 130
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_0 1143 114
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[6] 1110 193
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[13] 1092 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[0] 1879 273
set_location Controler_0/Reset_Controler_0/read_data_frame_6[4] 1288 108
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[13] 1226 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/emptyi_fwftlto6_2 2395 363
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 2020 211
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[2] 1006 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1720 256
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1 1143 117
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[2] 1028 106
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[1] 1030 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1324 225
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[4] 1002 127
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[11] 1092 144
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_13_0_a2[2] 846 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[26] 1087 130
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3_i_m2[18] 1147 189
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_fast[6] 823 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1397 256
set_location Controler_0/gpio_controler_0/PULSE_LENGTH_0 1201 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[21] 1034 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout[2] 2343 322
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29] 2180 318
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[14] 1298 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[28] 1064 102
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r 1238 124
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[9] 1096 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 1171 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIQSHP 1222 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m0[7] 1977 216
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[13] 952 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.0.un6_ilasrawcounter_5 2306 330
set_location Controler_0/ADI_SPI_1/data_counter[5] 1374 106
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[12] 1307 115
set_location Controler_0/ADI_SPI_1/un1_state_reg_11_i_0 1357 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[0] 1867 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[7] 1858 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[17] 2421 361
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1380 250
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1397 252
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1490 226
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_1 1341 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 2451 343
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[21] 1144 142
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[10] 1299 111
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[11] 1316 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1620 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_2[2] 1894 219
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[15] 1291 114
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[18] 1110 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_2[2] 2021 276
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[59] 1384 183
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[1] 2009 264
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 1011 108
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[3] 986 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[20] 1168 133
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1514 226
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[30] 1118 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0_x2[0] 2397 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_1[1] 1928 225
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[6] 1159 202
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[35] 1001 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[5] 2063 279
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 1139 145
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[14] 1221 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 2386 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/history[0] 2393 331
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 865 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1134 207
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_2_0_m3_RNIOH1M 1348 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[9] 2301 355
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1173 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[1] 1980 270
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[8] 1123 133
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Enable 1141 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[4] 1954 213
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[0] 1139 109
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_0 999 129
set_location Synchronizer_0/Chain[1] 1187 106
set_location Controler_0/gpio_controler_0/Counter_PULSE[26] 1227 115
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[0] 1201 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[18] 2370 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/cnt[2] 2438 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc1 2445 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_8_0_a3_0 1948 225
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 885 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 975 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_1[3] 2005 264
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[1] 1517 166
set_location Communication_0/Communication_ANW_MUX_0/Communication_vote_vector[0] 1212 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 2447 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[3] 2065 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_2[7] 2039 270
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[3] 1072 142
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[8] 1231 111
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[11] 1198 108
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[9] 1792 175
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 953 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[13] 2434 337
set_location Controler_0/ADI_SPI_0/addr_counter[28] 1277 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[6] 2374 361
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[35] 1020 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[2] 891 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 2308 370
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 833 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[38] 1149 100
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[4] 1201 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 2344 346
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[0] 1179 202
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_dreg_RNO 1244 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_0[1] 2427 324
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[14] 1068 138
set_location Controler_0/Answer_Encoder_0/periph_data_7[12] 1330 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_9_0_a3_0 1950 225
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[15] 756 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 1053 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_K[2] 2112 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_1[6] 2075 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st[2] 2451 328
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m171 1181 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_0_0_0[2] 2114 282
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5 1140 111
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 1062 309
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[15] 906 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[5] 1085 136
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[15] 1311 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m34 2102 264
set_location Controler_0/gpio_controler_0/Outputs_RNO_0[11] 1198 102
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[31] 1110 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_4_0_a3_1 1967 216
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1315 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[6] 1983 270
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[1] 1102 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[13] 1197 136
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[6] 1146 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[30] 2451 337
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 1027 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/Counter_IlasSequence[6] 2083 283
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[22] 986 99
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIBTOV[7] 1226 192
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 1241 142
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[12] 936 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[0] 1844 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_0_sqmuxa_0_RNI3LDA1 2071 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/DataWrite[0] 2094 277
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_enable 1321 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_3[1] 1923 226
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_RNO[0] 1213 183
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 2423 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[0] 1876 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[2] 1960 220
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[11] 886 118
set_location Communication_0/Communication_Controler_0/state_reg[2] 1309 106
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_4 1252 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1515 202
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[10] 1071 127
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft5 1363 186
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4 1124 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 2410 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_1[4] 2001 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[6] 1875 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[2] 2366 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[3] 2413 348
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[5] 1109 193
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[11] 811 115
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[6] 1016 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[26] 949 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid_RNI07GS 1389 252
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[23] 1245 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 1040 102
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKY0[0] 1347 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 2368 343
set_location Controler_0/gpio_controler_0/read_data_frame[6] 1177 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0[4] 2308 342
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 1116 199
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[22] 1047 130
set_location Controler_0/gpio_controler_0/Counter_PULSE[13] 1214 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[1] 1858 226
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[13] 1482 165
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[8] 1284 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[3] 2045 282
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1500 252
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[38] 1050 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[7] 1973 217
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_14_0_0_0 1519 168
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[35] 996 99
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl_RNO 1324 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/rstn 2398 327
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 835 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 1244 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m0[1] 1936 225
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[26] 1118 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg_ns_i_o3[3] 2301 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[7] 1908 234
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[36] 1091 96
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[5] 1049 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 2349 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[6] 1836 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[1] 2403 331
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[0] 1049 133
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[13] 1221 202
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_5_4_fast[7] 2330 330
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[4] 1342 100
set_location Controler_0/Command_Decoder_0/decode_vector_12_0dflt_0 1297 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1670 207
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[8] 1106 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/IlasSeqCount.Last_ILAS_Seq_3 2111 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_2[0] 1967 219
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 865 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[4] 1957 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[8] 2458 364
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[39] 1028 103
set_location Data_Block_0/Communication_Builder_0/fsm_timer[6] 1242 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_1[2] 2001 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[3] 2054 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[3] 1992 276
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[1] 1681 211
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1165 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 1159 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 2380 343
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[10] 1058 142
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_5_4_fast[5] 2337 330
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[3] 1318 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 1021 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[5] 2397 370
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[15] 1072 91
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[10] 1273 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[19] 974 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/DataWrite[3] 2025 235
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[14] 1212 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_7[0] 1486 156
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 1156 106
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 1489 342
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 1048 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1479 283
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl 1327 109
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 1357 186
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[31] 751 96
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[1] 1264 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[30] 1154 133
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1526 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[8] 2303 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[1] 1949 213
set_location Controler_0/Command_Decoder_0/decode_vector_12_3dflt 1307 105
set_location Controler_0/ADI_SPI_0/addr_counter[0] 1249 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 2437 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[14] 2454 360
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2R5D2[24] 1175 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 2423 363
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1597 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[18] 2425 358
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[11] 1141 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 979 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[6] 1950 216
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[9] 1603 217
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[17] 1100 130
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2[0] 1014 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 2410 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[3] 2186 321
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[29] 1208 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_6_0_a3_1 1986 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[30] 2163 319
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[0] 1886 274
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[28] 1142 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[6] 1948 229
set_location Controler_0/Answer_Encoder_0/periph_data_3[10] 1338 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[5] 1974 270
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 1049 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 988 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[6] 1878 234
set_location Controler_0/gpio_controler_0/Counter_PULSE[0] 1201 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[19] 1053 139
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[25] 1151 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.afull_r 816 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS_Last.2.OutputK_35_m[2] 2327 360
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[31] 1172 133
set_location Controler_0/ADI_SPI_0/addr_counter[4] 1253 88
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[3] 1116 196
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[1] 1850 225
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[27] 773 117
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[18] 1237 102
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[2] 1322 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[1] 2437 355
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[11] 810 114
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO 998 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[4] 2337 369
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14 1128 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m101 2007 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a3_2 1986 228
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[29] 1572 160
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[8] 1062 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 964 139
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21] 1040 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 2432 333
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1544 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24] 2173 318
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[24] 2173 319
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[25] 979 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1243 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[0] 2009 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[6] 1911 267
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[0] 1220 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 1035 133
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1593 220
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[14] 1201 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[3] 2430 348
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[1] 1101 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.3.un69_ilas_enablelto7 2303 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[7] 1915 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.Ilas_LastFrame_6 2302 354
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[14] 1147 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 1213 139
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[34] 960 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[28] 2448 336
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_20_iv_0 1534 165
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[1] 1141 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 974 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/re_set_RNO 2432 372
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[12] 1338 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[17] 2323 309
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[0] 1854 234
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[25] 956 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[25] 1143 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[0] 1165 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[3] 2426 351
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[13] 1143 130
set_location Controler_0/ADI_SPI_1/rx_data_frame[5] 1360 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[0] 1946 234
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[1] 1608 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_A[3] 2110 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Synchronizer_0/Chain[1] 2116 283
set_location Controler_0/ADI_SPI_1/tx_data_buffer[3] 1346 109
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[4] 1292 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNO[1] 1305 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1402 255
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[18] 984 96
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][12] 1126 199
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[14] 1050 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[15] 1049 103
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[38] 1232 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_2[5] 1952 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 2411 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[30] 2162 319
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_2[6] 2275 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[0] 1912 280
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIEVC61[24] 1173 138
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[14] 1214 109
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[18] 1053 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[28] 2416 358
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[0] 1124 196
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_2[3] 1895 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 2403 361
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2[2] 1014 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1266 217
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 984 135
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[33] 1101 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[27] 2295 310
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2_i_m2[8] 1125 150
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[0] 1118 192
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[3] 2307 373
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[4] 1320 109
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit_RNO 1352 102
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[8] 1100 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 1244 145
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 964 186
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[5] 771 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_o2[0] 2404 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m0[4] 2008 270
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1682 208
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[2] 1110 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[1] 1926 226
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1506 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_2[6] 1947 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_2[7] 2005 261
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[24] 1100 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st[0] 2455 325
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[10] 1314 103
set_location Communication_0/Communication_Controler_0/read_data_frame_5[1] 1316 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_2[3] 1931 225
set_location Controler_0/ADI_SPI_1/state_reg[1] 1365 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[6] 2337 309
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[14] 1284 108
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[9] 1093 195
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[21] 1120 97
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKX0[0] 1223 201
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[2] 1300 111
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[29] 1009 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[5] 1902 228
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[22] 766 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1604 216
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[16] 1234 184
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/op_ge.un6_and_lane_data_golto9_4 2100 273
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[7] 1222 117
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 471 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 1047 103
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[34] 1218 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1316 223
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 1260 213
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_RNIVBA9[0] 1013 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1168 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1488 208
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[34] 1233 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2 1524 225
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[19] 960 90
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[11] 1146 195
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1666 211
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[13] 1319 112
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1243 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[6] 2014 280
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIUA95[4] 1139 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[0] 1879 274
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 1221 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1688 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1519 207
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[22] 944 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[7] 2004 274
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1679 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[2] 1825 225
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[10] 870 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 1107 109
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[4] 1104 201
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[17] 1105 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_3[1] 2054 283
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Modulo 1198 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[13] 2194 322
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1496 255
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[7] 1184 193
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_a2_0 1248 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_R.1.un52_input_k_array_0_a2_0_3 2100 288
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns[4] 823 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIAUKH[0] 2443 336
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 1183 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 1043 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[7] 896 106
set_location Communication_0/Communication_ANW_MUX_0/state_reg_s1_0_a2 1221 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[0] 1913 276
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[22] 1039 124
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[8] 918 70
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 2420 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un58_ilasrawcounter_5 2312 360
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[12] 1034 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[24] 1134 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[24] 2422 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[4] 2325 309
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[4] 1875 219
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m151 1092 126
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 1901 336
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1358 199
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[17] 945 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[7] 1987 219
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[13] 1117 139
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[7] 1137 112
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4[3] 1136 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_i_0_i_o2_0[0] 2109 276
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[2] 1829 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[0] 2409 330
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_2[5] 1953 267
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[25] 778 115
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[0] 1230 195
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[13] 1277 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[0] 1881 234
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 982 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[0] 1894 271
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 957 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 2371 346
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_1_4_fast[4] 2349 336
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1569 237
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[3] 1322 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1341 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_2[5] 1930 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[4] 2003 270
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[6] 1269 106
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[5] 1291 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[1] 2379 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[7] 2082 277
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1180 124
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1 1119 111
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1672 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg_ns_a3[0] 2325 360
set_location Controler_0/ADI_SPI_1/addr_counter[17] 1374 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 2422 354
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[11] 1094 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_2[3] 2122 277
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[4] 1808 214
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1251 217
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 1065 130
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[17] 1784 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[3] 1987 216
set_location Communication_0/Communication_Switch_0/dest_1_fifo_empty6 1110 135
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/REN_d1 947 103
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[21] 1368 186
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_n3 1100 138
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[9] 1332 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a2_0_RNIO9LQ_1 1928 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 2396 376
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2C7C1[0] 1174 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[5] 2346 328
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[10] 1074 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_0[4] 2098 264
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[1] 1312 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_2[4] 1976 216
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[12] 1056 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 1189 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout[3] 2348 322
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[7] 1893 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 2439 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[6] 1973 271
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[21] 767 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1256 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[4] 1909 222
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[13] 1341 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_0[4] 1819 271
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/re_set 1217 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[7] 2074 273
set_location Controler_0/Command_Decoder_0/decode_vector_12_7dflt 1307 102
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 2114 174
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[8] 1508 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[4] 1914 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[3] 2439 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 2337 370
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[13] 1259 109
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[3] 1170 108
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[36] 1693 252
set_location Communication_0/Communication_CMD_MUX_0/Communication_vote_vector[1] 1057 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 1245 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1565 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty_RNIR68F 2431 363
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 1162 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 955 106
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[10] 1285 106
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1 1351 106
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[0] 1132 109
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_15 1390 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 1170 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_18_0_a3_0_RNID8Q42 1995 270
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_pulse 1017 123
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[11] 916 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 1062 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_1[5] 1931 216
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[37] 1081 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_29_0_a3_1_RNIRSB82 2032 267
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIO9D61[29] 1073 132
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[15] 1269 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1264 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[15] 2179 319
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_1[7] 2347 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[3] 1833 228
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1 1031 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[19] 1081 129
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[3] 1201 207
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1807 255
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[11] 1292 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[2] 2384 333
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[3] 1504 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[10] 2417 337
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[14] 1165 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1669 207
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 1164 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[8] 2180 322
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[20] 1020 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[23] 1102 102
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[30] 1036 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1542 238
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/almostfulli_assert 892 117
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4 1023 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIP8GL1 1058 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 985 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 2180 321
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[20] 1115 132
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Modulo_1_sqmuxa_i 1210 192
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[7] 1858 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 2410 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[7] 1941 216
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[1] 1117 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[2] 1934 217
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[29] 1505 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[8] 1509 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_2[2] 1827 216
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1686 208
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[19] 1171 190
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1489 207
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 852 127
set_location Controler_0/gpio_controler_0/un44_write_signal 1233 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 2396 375
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 475 69
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[1] 1283 123
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0_a2_2[24] 1185 189
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[4] 1842 219
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_1[5] 2341 337
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[0] 1061 138
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1532 213
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1816 256
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][11] 1122 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1396 252
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[27] 1035 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[21] 1146 136
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[11] 1216 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[3] 937 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1[5] 1891 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[2] 1967 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un28_ilasrawcounter_5 2291 357
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[2] 1156 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[4] 779 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1495 235
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1681 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/syncr 2436 325
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM9F61[37] 1076 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[0] 2347 355
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 980 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/FIFO_COUNT[3] 2019 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m5 2077 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 2362 364
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1249 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[23] 1153 139
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[12] 1137 141
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 1189 96
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[28] 1034 91
set_location Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_1_RNIG81A1 1276 99
set_location Controler_0/gpio_controler_0/PULSE_MASK[10] 1217 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[4] 2389 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[29] 2437 361
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 972 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[11] 1118 130
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[3] 1841 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_22_1_sqmuxa_1_0_a3 1967 228
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 978 133
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[6] 1312 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI6KOC1[0] 1079 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[4] 840 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/op_ge.un1_fsm_timerlto1 2113 282
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[18] 1149 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 1162 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[4] 1936 213
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[0] 1201 193
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1346 175
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[16] 1068 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 2371 334
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 848 108
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[1] 1213 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[20] 1078 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNILG241_0 1182 132
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[10] 1289 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[3] 1962 267
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 1226 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[2] 1870 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_RX_rclkint 1750 340
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 2422 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[2] 2418 358
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[29] 1137 129
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_17 1518 150
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[29] 1135 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_2[2] 2121 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 2369 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_ADD_INDEX_1_3[1] 2005 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r 2433 364
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[0] 1009 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[37] 1113 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 962 126
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[18] 1302 123
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable37_5 1367 108
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[7] 1200 207
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[1] 845 118
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[7] 1151 112
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1257 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 1560 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[5] 1879 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_31_9_sn_m18_e_0_o2_0 2081 264
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/empty_RNO 1160 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc4 2413 369
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1494 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1495 225
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m225 1147 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[34] 1114 97
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[12] 1069 138
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable 1515 157
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 968 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[1] 1140 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0 1533 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Synchronizer_0_2/Chain[1] 2292 328
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[12] 1199 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 1207 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_2[6] 1844 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_RNI0US01[2] 2284 357
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1491 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[4] 1998 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[2] 1829 222
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[0] 1099 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_0_a3_i_i_a2[4] 2094 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc3 2439 342
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[6] 895 106
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_1[7] 2305 343
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_0 1224 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 2394 361
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[5] 1088 99
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[7] 1102 196
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[0] 1686 280
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[2] 1789 235
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM9F61[37] 1185 138
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[9] 1213 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout 1210 132
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_RNO[0] 1247 201
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[30] 764 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[9] 2442 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.un1_rptr_fwft_cmb 2409 345
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 912 309
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_0[4] 2036 274
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1521 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[4] 1940 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[5] 1905 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[0] 2042 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 2388 346
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNIL2Q[5] 1277 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[5] 1602 217
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1347 175
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 1213 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[37] 1116 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[24] 1036 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 975 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1[2] 1940 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m90_2_1 2101 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 2427 357
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_8_iv_0_RNO 1504 168
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[19] 1077 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 977 126
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[7] 1134 115
set_location Controler_0/SPI_LMX_0/spi_master_0/busy 1354 106
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_INT_sclk_u_RNO 1350 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r 2383 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[3] 2379 325
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1 973 123
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer[1] 2090 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_3[0] 2100 280
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[9] 1101 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_11_1_sqmuxa_0_a3 2001 216
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[0] 1528 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[5] 1918 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 2378 370
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[3] 1147 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[2] 1948 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_3[7] 2064 277
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1384 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[1] 1924 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[1] 2329 334
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[2] 1324 106
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[13] 1315 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[5] 1910 265
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1310 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/fsm_timer[7] 2084 289
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_0 1250 90
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[5] 1173 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[22] 1161 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[3] 2402 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1[3] 1817 271
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 1136 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[11] 840 124
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[21] 1247 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 1033 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 981 103
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0 1023 108
set_location Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9/U0_RGB1 1751 339
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[25] 1022 127
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[4] 1650 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[6] 2052 273
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 1187 141
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/TRG_Unit_Detect 1577 181
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[4] 1204 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 856 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 1706 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.SUM_0_o3[4] 2009 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_1.SUM_0[4] 1998 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[3] 2011 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_5_cry_1_0_RNO 2314 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[4] 1830 217
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1495 234
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[9] 1059 127
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[0] 1754 211
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[3] 1084 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[6] 1961 229
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[2] 1086 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_1_1_i_o3_RNIJQLN 1990 225
set_location Controler_0/ADI_SPI_1/ss_n_0_sqmuxa_i_0_o2_RNIDCG41 1356 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 2415 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[27] 2182 316
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 2412 346
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 1026 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_2[2] 1996 273
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1374 199
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 983 108
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2_i_m2[9] 1494 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_3_0 1999 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[7] 1886 222
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5 1037 111
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_0[10] 1208 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[30] 1035 123
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 474 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[16] 946 97
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_4[6] 2356 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_2[2] 2000 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[3] 1090 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[2] 2330 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2[1] 2444 372
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[1] 1305 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 2416 349
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 1066 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[5] 1874 274
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[25] 959 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31] 2443 351
set_location Controler_0/Reset_Controler_0/EXT_LMX2_Reset_N 1259 105
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[10] 1460 157
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[6] 1276 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1352 207
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[11] 894 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[0] 1844 210
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1594 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_0_0 2012 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[5] 1893 235
set_location Controler_0/ADI_SPI_0/divider_enable_RNIU4K11 1227 90
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[3] 1140 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 2353 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[4] 1944 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_0_sqmuxa_0 2070 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_24_1_sqmuxa_3_0_a2 1998 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m0s2 1870 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un4_full_for_all_signallto7_a0_1 2026 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_2[4] 1995 264
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_middle 1115 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[20] 2322 322
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 2387 373
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[5] 1294 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 2423 352
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 1059 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[29] 2441 361
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2[39] 1016 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[38] 1083 126
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2[1] 1101 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[3] 1874 222
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 1197 139
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 1135 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[11] 1139 100
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 1566 84
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[26] 1097 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_1_i_a3 1982 228
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[11] 1125 141
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[7] 1079 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[2] 1887 270
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[3] 1303 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[19] 1199 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a2_0_RNIO9LQ_0 2027 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[7] 1925 264
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[7] 1281 112
set_location Controler_0/gpio_controler_0/read_data_frame[8] 1224 112
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[6] 1637 247
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 859 100
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1353 190
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[28] 1134 97
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_4_fast[3] 2304 342
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[7] 1140 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[4] 1835 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[0] 1943 223
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[1] 1089 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1167 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[9] 1147 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_2[0] 2020 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[4] 1916 279
set_location Controler_0/ADI_SPI_1/addr_counter[3] 1360 100
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[19] 1144 190
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 2016 220
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 1064 133
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/emptyilto13_3_4 1104 198
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[20] 1333 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[1] 842 118
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1259 124
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 1198 96
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIPFVG_0[0] 1242 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[2] 2378 325
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1611 216
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 1161 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[0] 1848 217
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[11] 1096 145
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk_0_sqmuxa_i_a3 1349 99
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[2] 1216 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1246 217
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_0_sqmuxa_i_0_o3 1348 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1687 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[3] 2450 361
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/TRG_Unit_Detect 1755 193
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[5] 1210 109
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[8] 1013 145
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[29] 1124 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[1] 2369 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[7] 1914 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 2349 354
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[29] 1094 132
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[2] 1165 201
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[11] 1219 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_A[1] 2100 292
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[4] 1304 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/DataBytesInLastIlasFrame_RNILVHA1[0] 2296 330
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[3] 1022 108
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.5.un107_inputs 1174 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[7] 2047 277
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1309 222
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIJK6V 1133 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[7] 2029 265
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 1111 91
set_location Controler_0/gpio_controler_0/Outputs[12] 1220 103
set_location Controler_0/Command_Decoder_0/decode_vector[0] 1302 103
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset 1525 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 2419 360
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[3] 1301 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 962 105
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[14] 1289 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[2] 2315 310
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[20] 1226 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/DataWrite[2] 2095 277
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/TRG_Unit_Detect_RNO 1656 192
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[7] 1889 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_25_0_a3_0 1994 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[5] 2059 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 2434 333
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[12] 1116 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/fsm_timer[6] 2083 289
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m38 1816 267
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[14] 1144 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[6] 2332 310
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[16] 1069 130
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[22] 1045 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[5] 1146 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[10] 1120 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[7] 1905 267
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[14] 777 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[3] 2059 277
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 992 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 2384 330
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[32] 1088 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[6] 1916 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[5] 2333 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[5] 1928 217
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[5] 1104 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 2406 349
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[3] 1001 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIVN5D2[23] 1083 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 1237 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[2] 1877 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[5] 1975 270
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[7] 1186 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[25] 775 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.SUM_0[2] 2083 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[24] 1115 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m234 1175 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[5] 1090 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI340O 1300 228
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[3] 1253 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 2401 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 2390 372
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[0] 1309 111
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame 1496 166
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_2[0] 2037 279
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[28] 1108 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[1] 1837 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[3] 1856 220
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un23_read_signal_0_a2 1478 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout[0] 2439 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/Counter_IlasSequence[2] 2079 283
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_1[4] 2349 337
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[24] 1044 99
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[23] 1499 154
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.N_422_i 1360 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 977 106
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 2264 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[5] 2396 328
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[17] 1130 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_1[0] 2016 264
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[39] 1070 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[3] 1813 225
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[1] 1141 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[20] 2422 358
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[8] 1341 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[19] 1151 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1298 226
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[9] 852 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[7] 1055 139
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[11] 923 217
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[5] 1168 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[0] 1861 222
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[27] 1057 100
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[11] 1220 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 836 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[34] 1039 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[7] 1848 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[0] 1937 222
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 1191 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[0] 851 124
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[14] 1192 106
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[1] 1291 111
set_location Controler_0/Command_Decoder_0/counter[19] 1266 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28] 2169 318
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[7] 1942 216
set_location Controler_0/Answer_Encoder_0/periph_data_2[13] 1316 123
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[4] 1143 207
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1_RNO[9] 1136 171
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/re_set 2429 364
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1604 213
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[4] 1076 97
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[14] 1334 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[0] 1173 136
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[6] 1428 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[0] 1853 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_1_sqmuxa_3_3 1983 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[1] 1906 271
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1530 217
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 1822 69
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_2[5] 2093 280
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1373 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/Counter_IlasSequence[7] 2108 280
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[9] 905 96
set_location Communication_0/Communication_CMD_MUX_0/un2_src_2_fifo_empty 1057 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 1115 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[2] 1958 213
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[1] 1015 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 1212 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_2[3] 1888 223
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r4_i_a2 1364 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.N_265_i_i_i 2011 234
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[31] 1025 136
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 1104 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/sync_st[2] 2450 325
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1117 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 1096 106
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[20] 1143 91
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[12] 1212 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[14] 1086 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_7_1_sqmuxa_0_a3 1961 225
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[0] 1136 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_R.1.un52_input_k_array_0_a2_0 2151 315
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[30] 1023 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[6] 1944 235
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[1] 1753 283
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[5] 1339 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 2423 376
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[11] 1233 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][9] 857 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_1[6] 2101 292
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 991 103
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1_RNO[13] 1243 201
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 1863 336
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 1021 103
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[26] 1098 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[17] 1103 130
set_location Controler_0/gpio_controler_0/un7_read_signal 1242 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_10_1_sqmuxa_0_a3 2002 216
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 825 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[23] 1034 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 1221 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[12] 1121 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 1236 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[25] 1128 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[6] 1841 217
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[37] 1110 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_1_1_i_o3_RNIUP2E1 2006 225
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1489 252
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1355 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_i_0_i[3] 2091 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_2[3] 2018 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[30] 2458 337
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[1] 1202 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_R.3.un60_input_k_array_0_a2_0_3 2301 309
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[13] 1276 106
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[2] 1132 199
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_15_1_sqmuxa_0_a3 2071 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_2 2051 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_1[0] 2039 279
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[12] 1196 130
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[3] 1267 118
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[8] 980 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[11] 1062 139
set_location Controler_0/gpio_controler_0/Counter_PULSE[16] 1217 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[4] 2046 282
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1266 124
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[21] 1202 187
set_location Controler_0/gpio_controler_0/Outputs_8[0] 1176 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[10] 1452 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[7] 1985 270
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_4_fast[4] 2307 342
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1350 201
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int 1073 142
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[10] 1222 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[5] 1893 234
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[2] 1170 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_1[3] 1958 267
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[2] 1138 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[24] 2300 310
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 1246 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_a2_1_0_RNIL8S61 2032 270
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 1161 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1391 250
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1661 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[3] 2307 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_1[2] 1966 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[0] 1936 229
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[5] 1196 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 2441 343
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[9] 1112 139
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[19] 975 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[3] 1937 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[5] 2321 355
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6SU82[2] 1141 138
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m85 1170 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_1[1] 1841 210
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[28] 1073 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[6] 1906 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error 2388 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 2441 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 2423 346
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1806 265
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6NC61[20] 1165 138
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1255 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[2] 2403 325
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 1147 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[7] 1899 235
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 828 108
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 194 255
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0[0] 1129 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_8_0_a3_0_RNII04M2 1925 228
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5[0] 1004 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/cmb_lckfrc.un1_lckfrc_nx6_0_0 2458 324
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[15] 1057 139
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[4] 1143 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_12_0_a2[3] 848 117
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[8] 1381 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 837 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_2[1] 1995 261
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 2014 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 2440 370
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 1135 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_1[5] 1927 234
set_location Data_Block_0/FIFOs_Reader_0/state_reg[1] 1244 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 2362 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_1[4] 2001 264
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1667 211
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[23] 778 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIVK2D2[14] 1088 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg_RNIMPRC2[0] 2335 336
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[6] 1172 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[0] 939 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1162 127
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Detect.4.un17_trg_detect_vector 1538 171
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 996 102
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r4_0_a2 1236 99
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[22] 1047 129
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_INT_sclk_u_RNO 1324 114
set_location Controler_0/ADI_SPI_1/divider_enable_RNI1EQS 1358 105
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKY1[0] 1223 189
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 1106 202
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[11] 1488 159
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[22] 1104 144
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 973 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[0] 2443 355
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1367 208
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8 1063 141
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[37] 1513 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[3] 2406 360
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[38] 1091 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[34] 1038 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_1[1] 2406 327
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 371 306
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_17_iv_0 1526 165
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 2390 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[7] 1981 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_1.SUM_0[2] 2057 267
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[18] 1063 132
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[6] 853 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1564 238
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[20] 1105 151
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_2_4_fast[4] 2278 363
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 1106 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 964 130
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1344 202
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[20] 1116 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/fine_lock_RNO 2418 330
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[9] 1035 109
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[23] 1245 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[20] 1110 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/IlasSeqCount.un13_ilascountergolto7_4 2110 279
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1 1167 142
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_4_i_o2[11] 871 114
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1568 234
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_dreg 1244 100
set_location Controler_0/ADI_SPI_0/state_reg[2] 1234 91
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[58] 1239 201
set_location Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/pll_inst_0 2460 5
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[3] 1908 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_valid 2346 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[2] 1963 264
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[14] 1336 103
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[1] 1264 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 2380 330
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 368 300
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_1[2] 1999 267
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1678 217
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 1201 142
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[12] 1121 111
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[4] 1471 156
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1386 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[6] 1926 228
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/REN_d1 1112 196
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 1246 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 881 118
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.N_24_i 1249 90
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[10] 1084 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[29] 1139 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[20] 2166 321
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[1] 1258 118
set_location Controler_0/ADI_SPI_0/addr_counter[16] 1265 88
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[4] 623 90
set_location Communication_0/Communication_CMD_MUX_0/Communication_vote_vector[2] 1064 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[4] 2429 358
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[39] 1241 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1810 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[7] 2060 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 2332 364
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[11] 1292 112
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[11] 1228 223
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[14] 1339 102
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[0] 1131 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1155 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/OrComparatorData_R_i_0_a2_RNIKPM21 2092 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 2421 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_0_0_0_o2_2[2] 2123 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[1] 2032 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[1] 2392 328
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[26] 1045 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 2435 370
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[16] 774 115
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_5 1250 99
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable37_4 1366 108
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[29] 995 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_2[4] 1950 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_valid 2404 349
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m148 1083 129
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[7] 912 217
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1401 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_2[5] 1995 276
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un9_read_signal_0_a2 1483 165
set_location Controler_0/ADI_SPI_0/write_read_buffer 1269 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[1] 2306 337
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7_RNILAH31 1125 111
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i_a2_0[1] 1224 192
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[0] 2316 355
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m168 1093 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[6] 1843 219
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[15] 1114 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_0_0_0_a2_0_0[1] 2115 282
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[22] 1097 132
set_location Controler_0/Command_Decoder_0/counter[1] 1248 97
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1357 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Counter_IlasSequence[1] 2294 343
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[1] 1138 111
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1495 207
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 260 180
set_location Controler_0/gpio_controler_0/Outputs_8[4] 1206 102
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r[0] 1365 190
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m134 1176 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[2] 2408 375
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[18] 1532 169
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[3] 1935 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[2] 2394 370
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[24] 783 118
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[22] 1292 207
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[0] 1185 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg[0] 2104 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_2[5] 1849 219
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 848 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[3] 2331 334
set_location Communication_0/Communication_ANW_MUX_0/state_reg_RNIFCVV[0] 1218 126
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[38] 1232 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 1155 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[1] 966 97
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[15] 1145 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[2] 1943 216
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[18] 1108 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_3[2] 2149 241
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[1] 1343 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[7] 1130 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[4] 1937 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_2[0] 2041 280
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m225 1081 126
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[23] 1353 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/fsm_timer[5] 2118 280
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[17] 1098 130
set_location Controler_0/ADI_SPI_0/rx_data_frame[6] 1357 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[3] 1915 265
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_i_a2_0_a2[5] 1300 99
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[9] 1188 202
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[6] 1338 108
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1 1148 114
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[5] 1499 160
set_location Data_Block_0/Communication_Builder_0/next_state_1[8] 1212 195
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 1114 109
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk_0_sqmuxa_i_a3 1325 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[39] 1027 103
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[34] 1218 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 840 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_2[6] 2038 276
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/un1_re_set6_i_o2 1367 186
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2_i_m2[12] 1490 216
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[11] 1204 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[5] 1974 271
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[33] 1141 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/Last_ILAS_Seq_RNIQB1M 2100 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m32 2092 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_0_a3_1_RNISMMT3 2021 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_11_0_a3_0 2004 270
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[33] 1097 96
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[6] 1207 190
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1658 211
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[14] 1197 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_2[4] 1954 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout[3] 2438 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[1] 1953 219
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 1104 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1677 217
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[0] 1522 157
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1131 211
set_location Controler_0/Reset_Controler_0/read_data_frame_6[9] 1261 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_1_1_i_o3_RNIUP2E1 2082 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[3] 1957 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un28_ilasrawcounter_6 2287 357
set_location Controler_0/Command_Decoder_0/counter[2] 1249 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 2376 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 2445 346
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1363 187
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_2[1] 2032 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[1] 1926 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_12_1_sqmuxa_0_a3 1969 228
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[28] 1228 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[4] 1831 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[5] 2059 280
set_location Controler_0/gpio_controler_0/state_reg_ns_a2_0_1[0] 1281 102
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1 1247 123
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 1134 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[6] 1945 219
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[2] 1103 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[1] 1141 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 2284 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_2[4] 2327 322
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_0_sqmuxa_1 1941 219
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1388 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_2[4] 1913 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[17] 2324 310
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[25] 1045 102
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_a2_0_a2[1] 1000 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg_ns_i_a3_4[3] 2302 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_8_1_sqmuxa_0_a3 1980 222
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[6] 887 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[16] 2148 321
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[32] 979 90
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[2] 1029 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[4] 1919 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 2364 361
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[0] 1251 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 855 106
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_12_0_a2[3] 1116 195
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 2374 336
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[5] 1481 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_2[7] 1981 264
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 1096 175
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[21] 1142 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[5] 1907 225
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1530 213
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 970 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_25_1_sqmuxa_1_0_a3 2001 219
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[26] 1194 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[4] 1933 223
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 1157 100
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[7] 1712 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_Last_A[3] 2090 277
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 1046 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[31] 1161 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_A[0] 2110 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_3[2] 2005 280
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[4] 1349 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 1158 103
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[6] 808 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 974 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_2[6] 2029 283
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 813 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 2417 370
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/REN_d1 1108 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_3_RNO 2418 351
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[6] 1639 250
set_location Communication_0/Communication_Controler_0/communication_vote_vector7 1108 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.0.un6_ilasrawcounter 2307 330
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc5 2376 372
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1357 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[1] 2353 325
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1435 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[0] 1963 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 2366 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_AND2_FINE_LOCK_0 2395 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/FIFO_COUNT[5] 2021 235
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 986 133
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[3] 1218 100
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3] 1030 114
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[5] 1492 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[7] 1862 274
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 193 255
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 1133 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 954 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 869 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty_RNIR68F 2416 336
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 995 130
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1387 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[4] 1889 262
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[9] 981 115
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[2] 1094 99
set_location Controler_0/Reset_Controler_0/state_reg_ns_a2_0_1[0] 1272 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[0] 1948 234
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 961 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIEQ85[0] 1055 90
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[14] 1326 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[31] 1117 130
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1508 207
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 477 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[7] 1988 219
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1355 199
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[20] 2412 358
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[25] 1094 126
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1568 244
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1357 199
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_RNO 1092 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/fsm_timer[1] 2114 280
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[5] 1002 123
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[0] 1216 123
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[10] 1161 208
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[17] 1338 111
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[26] 1118 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[3] 1479 154
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[15] 1301 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[32] 1100 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 2378 373
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[19] 808 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[4] 2308 334
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[1] 1117 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[2] 1963 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_2[4] 1824 216
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[1] 1153 190
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[15] 1233 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un52_ilasrawcounter_5 2311 360
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1630 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_ADD_INDEX_1_3[2] 2100 268
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[21] 771 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_1[6] 1871 219
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1352 199
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 1109 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[3] 1936 277
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[22] 942 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 2359 364
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1361 198
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO 1151 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_3 2302 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[14] 2449 361
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 962 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1626 217
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE1F61[33] 1072 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 2412 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_1[2] 2046 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m171 1087 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[0] 1853 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[0] 2046 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg_ns[2] 2317 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[4] 2008 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[25] 2436 352
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[4] 1480 154
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[14] 1195 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIKL581 1046 135
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1356 199
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_2[1] 1818 271
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[4] 1186 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNIBC803_0[0] 2350 333
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 966 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 1158 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1205 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1491 256
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[24] 1065 127
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[3] 1133 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 1138 91
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1256 124
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 2158 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[4] 2382 369
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[4] 1267 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[3] 1921 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m55 2108 270
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[7] 1273 111
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[5] 1839 235
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[15] 1163 136
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1209 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 1135 100
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[0] 1240 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 1152 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1607 214
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 879 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1374 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_2[4] 2115 277
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 1101 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m69 1886 240
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO 1336 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1720 247
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[2] 1265 102
set_location Controler_0/REGISTERS_0/state_reg[5] 1304 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1376 199
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[21] 963 90
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[5] 1315 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_6_9_sn_m12_0_a3 1939 267
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1179 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[15] 1142 126
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1733 207
set_location Controler_0/ADI_SPI_1/addr_counter[1] 1358 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[19] 1090 130
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[9] 1103 198
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_2[0] 1930 234
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI4JA61[10] 1071 126
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[28] 1092 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[14] 1490 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_1[7] 1895 219
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0[2] 1140 192
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[13] 1012 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 2403 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/OrComparatorData_R_i_0_a2 2103 282
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[0] 1251 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 1203 142
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[4] 1181 111
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6_RNO[1] 1472 165
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[7] 1974 216
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1248 211
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 841 103
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[0] 1523 166
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error 2382 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_2_3 2043 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg_RNI59CK7[0] 2355 336
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[33] 1178 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_2[1] 2103 265
set_location Data_Block_0/Communication_Builder_0/next_state[4] 1231 195
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 1180 142
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[26] 760 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[5] 1846 216
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[16] 1332 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_2_0_a3_1_RNID1304 1986 264
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1500 207
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[30] 1103 135
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_c1 1092 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 955 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1125 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[36] 1091 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[7] 1074 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 984 102
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[12] 1217 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/rxidle_st_RNICPI01[1] 2424 324
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIOBF61[38] 1182 135
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[1] 1686 211
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 1381 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_3[4] 2040 283
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1314 228
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1104 118
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 248 42
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 2430 333
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 975 127
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 1101 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[11] 1307 226
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII483[4] 1187 96
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[10] 1292 106
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[19] 1378 186
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[29] 1033 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 1169 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[0] 2314 310
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1390 247
set_location Controler_0/Reset_Controler_0/state_reg_ns[0] 1273 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[10] 1130 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[2] 2393 328
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1129 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_3[7] 1968 217
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Last_TRG_Detect_Vector_RNINOBC[7] 1536 171
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un22_ilasrawcounter_5 2280 357
set_location Controler_0/Answer_Encoder_0/periph_data_2[15] 1314 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[6] 1947 216
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[10] 1118 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 2374 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 2426 349
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1488 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/emptyi_fwftlto6 2315 369
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 853 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[12] 787 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 989 106
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[12] 1122 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m10 2110 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_1[5] 1879 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_1[2] 2152 316
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[0] 1006 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICRA61[14] 1086 132
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 1139 175
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[22] 1167 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[7] 1893 273
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[6] 1100 141
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[16] 1234 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[23] 1150 123
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[23] 1175 190
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[3] 1231 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_2_1_a3 1975 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[2] 1932 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[1] 1856 234
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[10] 1534 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[7] 1893 219
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 1244 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 2411 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_1[6] 2037 282
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[16] 1073 130
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1262 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_RNIEMDP[9] 2269 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/RDATA_r[2] 2350 322
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_3[5] 2053 277
set_location Controler_0/Answer_Encoder_0/periph_data[13] 1300 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[5] 2309 373
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 966 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_1[1] 1837 222
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[14] 1286 112
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[12] 1215 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[0] 848 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[1] 2433 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_1[0] 1876 270
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_i_0_o2 1726 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_2[7] 2123 277
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21] 1068 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[28] 1079 103
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 2372 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23] 2162 321
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[16] 1559 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[3] 2355 343
set_location Controler_0/ADI_SPI_0/addr_counter[11] 1260 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition 1530 166
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 2391 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_2[3] 2000 276
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[12] 1343 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[7] 2075 273
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 1157 112
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[5] 1146 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[20] 2452 346
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[12] 1291 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 972 96
set_location Controler_0/gpio_controler_0/SET_PULSE_1_sqmuxa 1231 105
set_location Controler_0/ADI_SPI_1/addr_counter[24] 1381 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 2333 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[3] 1882 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_18_0_a3_0 1998 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_3_0_iv[0] 2310 360
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[6] 1321 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 2371 352
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[10] 1223 97
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[14] 1199 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 2414 349
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[0] 1380 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 2439 343
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[14] 1511 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_31_i_a2_1 2023 222
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[20] 1033 126
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[9] 1227 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1263 217
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1624 217
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[9] 1190 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[22] 1128 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 2354 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[0] 2376 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[4] 1888 274
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[3] 1053 136
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.13.un147_inputs 1219 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_17_i_a3 2010 222
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[38] 943 90
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[8] 1088 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/emptyi_fwftlto6 2435 342
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 2020 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_1[5] 2053 280
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[8] 859 111
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[3] 1084 144
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[14] 1484 159
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_0[3] 2435 327
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_2 1338 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9s2 1955 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNI4BG61[8] 2344 333
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[15] 1189 130
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[2] 1216 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[7] 2299 355
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1529 214
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][2] 843 118
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[10] 1162 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/fsm_timer[7] 2120 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[6] 1968 220
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[19] 1113 99
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_i_2[0] 1229 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[1] 2411 325
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[5] 1499 226
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[6] 1176 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/RDATA_r[1] 2344 322
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[4] 2332 334
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[7] 859 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[5] 1887 235
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[0] 1095 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[1] 2317 355
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[27] 1114 151
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[10] 1202 124
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[11] 1274 106
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1211 97
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4 1133 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1710 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_7_i_0_0 1999 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[2] 1862 220
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1247 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[0] 2183 319
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[5] 1904 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_a3_0_2 1989 234
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[13] 1351 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1540 238
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 1109 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[22] 2171 322
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[39] 1003 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 2397 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[25] 2407 330
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[5] 2031 273
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[1] 1148 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/emptyilto6_0_a2 2434 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[0] 2359 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 2330 372
set_location Controler_0/Command_Decoder_0/counter[17] 1264 97
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[5] 1348 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 1142 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 1167 100
set_location Controler_0/Command_Decoder_0/decode_vector_12_2dflt 1298 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[39] 1184 136
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[1] 1095 96
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1326 175
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 1127 199
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[2] 1829 226
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[35] 1115 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_K[2] 2096 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[1] 1912 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[14] 2416 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[5] 2447 364
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 1005 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[0] 2022 270
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1719 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[7] 2065 277
set_location Data_Block_0/FIFOs_Reader_0/state_reg[0] 1226 202
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[3] 1324 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[6] 2070 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_1[4] 1956 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_2[2] 1997 267
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1259 208
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[8] 1135 111
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[12] 1528 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1348 208
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[6] 1463 157
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[7] 1111 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 2172 321
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[1] 1149 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[5] 2328 310
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[2] 1198 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[2] 1485 165
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[19] 1156 144
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_a2 1254 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1396 198
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[6] 1077 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/Counter_IlasSequence[4] 2081 283
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un11_enable_acquisition_0_a2_15_8 1522 171
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[2] 1865 220
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160 512 2
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[4] 1015 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un1_state_reg_3_RNIBE411 2325 342
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1358 175
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 1000 106
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[2] 1205 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[21] 2336 328
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[25] 1242 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[14] 2171 319
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO 1343 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1660 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[3] 1834 229
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[27] 1078 135
set_location Controler_0/ADI_SPI_0/data_counter[31] 1244 88
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_0 1020 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_0[0] 2111 268
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[13] 1300 124
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[3] 1092 142
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 849 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_FIFO_COUNT_s_6_RNO 2010 228
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[5] 1269 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 2386 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[10] 2330 307
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[31] 2364 348
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[7] 890 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_1_0_iv[0] 2290 357
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[3] 1080 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1[7] 2025 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[1] 1906 270
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 1051 91
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[13] 1231 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_3[4] 1934 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[3] 2320 372
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[35] 1116 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[9] 1529 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[22] 2441 364
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[10] 892 123
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[8] 1206 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[1] 2417 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/REN_d1 2292 370
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[30] 969 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_2[0] 1847 210
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1245 217
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[5] 1176 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[2] 2042 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[23] 2434 361
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[4] 1406 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[18] 2437 352
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 1219 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[1] 2006 282
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 1155 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[3] 2007 264
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[11] 866 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1670 219
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[10] 1366 202
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[3] 1266 115
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_WE_0_a2 883 126
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1357 244
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1316 225
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[0] 1310 112
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe 1021 112
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[6] 1337 109
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[12] 1189 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_1[0] 2158 316
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1508 208
set_location Controler_0/ADI_SPI_1/rx_data_frame[6] 1356 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIA7PF[0] 2422 327
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[8] 1480 165
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_a2 1331 114
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[9] 1148 111
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1806 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 2421 351
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[3] 1080 141
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[4] 1083 142
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[6] 1172 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[0] 2359 325
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO_0 1144 198
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[39] 1183 132
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[6] 1098 115
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RE_d1 1367 190
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1249 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[31] 2443 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[1] 1869 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[7] 2323 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_R.2.un56_input_k_array_0_a2 2091 279
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[5] 1846 235
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISH2D2[13] 1198 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 1185 142
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1 1142 117
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[2] 1298 112
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[22] 1105 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[3] 2275 361
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[6] 894 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[1] 1476 165
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[0] 1846 277
set_location Communication_0/Communication_Controler_0/m10 1318 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[6] 2398 370
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[5] 1325 109
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18 1141 117
set_location Controler_0/gpio_controler_0/Outputs_8[12] 1220 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[6] 1888 270
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKY1[0] 1222 189
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[2] 1829 217
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[8] 1081 144
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[2] 1094 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII5F61[35] 1187 135
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/N_40_i 1195 207
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[2] 1214 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[1] 2306 310
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_3[5] 1908 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[2] 2004 276
set_location Controler_0/gpio_controler_0/Outputs_8[8] 1200 105
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1182 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m208 1094 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 1238 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[0] 2009 274
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[18] 975 201
set_location Controler_0/Answer_Encoder_0/cmd_CDb_2 1240 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[14] 1116 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/fifo_valid 2430 373
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1074 118
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[13] 1134 202
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[4] 1073 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[20] 1086 97
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[2] 1209 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI3PU82[1] 1142 138
set_location Controler_0/Answer_Encoder_0/cmd_ID[3] 1241 115
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[12] 1217 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_1[0] 2038 280
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[16] 1108 141
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[33] 1076 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 853 124
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2[37] 1106 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1230 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[1] 2397 372
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[6] 1455 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/OutputData_1_2_sqmuxa 2320 357
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[13] 1147 129
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[16] 1229 208
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIETA61[15] 1063 126
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[13] 1148 91
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[7] 1270 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_1[6] 2002 261
set_location Data_Block_0/Communication_Builder_0/next_state[7] 1225 192
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[5] 1142 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_3[7] 2092 283
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[35] 1105 91
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[2] 1009 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 2435 349
set_location Data_Block_0/Communication_Builder_0/next_state[1] 1234 195
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_8_iv_0 1502 168
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1625 217
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1207 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 1123 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[8] 1123 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[25] 1149 139
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[2] 1331 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[27] 1160 132
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[1] 1365 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 1241 145
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[0] 1323 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[24] 1111 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg[0] 2325 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st[4] 2433 325
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[13] 1058 99
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[27] 1532 201
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[32] 1185 130
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[22] 1236 187
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[6] 1122 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[5] 2040 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[2] 2307 337
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[11] 1093 129
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1298 229
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m108 1077 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 1121 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_8_iv 1508 168
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1732 207
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[34] 1169 133
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[15] 1118 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[11] 1048 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[7] 1878 229
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[17] 1150 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[14] 2167 319
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[12] 1524 157
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[4] 1109 151
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIAH0R[0] 2347 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 2381 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[31] 2334 309
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[1] 1477 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 1195 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[6] 1843 220
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 985 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/FIFO_COUNT[1] 2017 235
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1332 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[7] 2431 358
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[34] 1415 255
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[11] 1248 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m37 1822 270
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[13] 1120 138
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[12] 1199 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1813 265
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[3] 1209 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[7] 1889 220
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_RNO 1176 198
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[1] 2039 277
set_location Data_Block_0/Communication_Builder_0/state_reg[3] 1235 199
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[0] 2406 325
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un3_almostfulli_deassertlto13_2 1351 186
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31] 1128 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/Counter_IlasSequence[5] 2106 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[2] 2006 280
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[29] 1026 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[4] 1169 130
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[8] 1460 160
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[5] 1089 100
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[6] 1206 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[4] 1845 219
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[0] 1099 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 2375 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 2401 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[3] 2419 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 2320 370
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[26] 1080 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[7] 2033 271
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_a2_1_0 2010 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_0_sqmuxa_0_a2 2374 330
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_TX_PLL_C1_0/PF_TX_PLL_C1_0/txpll_isnt_0 2460 374
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1267 124
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_1[0] 2346 337
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[13] 1150 199
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 2416 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9s2 2028 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/un1_orcomparatordata_a_i_1_a2_0 2093 276
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[15] 1147 124
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[3] 1018 127
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[5] 1151 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1592 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_17_i_a3_2 1998 225
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1 1131 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 2431 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_K.0.un16_input_k_array_0_a2 2077 276
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1144 210
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[10] 1289 252
set_location Controler_0/Answer_Encoder_0/state_reg[0] 1244 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[27] 1479 160
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4 1014 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 1131 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[1] 2373 342
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKX1[0] 1245 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[2] 2438 355
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[0] 1255 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[12] 1058 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[28] 1168 130
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_7 1916 172
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 2392 373
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[9] 1209 208
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 1104 208
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[15] 1343 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[13] 2433 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_1[7] 1957 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[3] 2394 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_1[3] 2019 264
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1357 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_3 2409 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_2[1] 2009 261
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1362 208
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[5] 1292 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 1102 105
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[30] 1051 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[9] 1086 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_0_cry_0_RNO 2390 345
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[30] 764 118
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_14_0_a2[1] 1106 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_1[1] 2008 264
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[8] 1089 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 2425 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_1[4] 1854 219
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[38] 1185 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1386 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 2375 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[10] 2339 307
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1563 238
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[23] 1383 201
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[8] 1231 112
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/REN_d1 1359 187
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[5] 2329 309
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[28] 1235 123
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout[0] 1363 190
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 1029 124
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[0] 1010 115
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[12] 1076 96
set_location Controler_0/ADI_SPI_1/addr_counter[2] 1359 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 2385 376
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m91 1164 135
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[9] 1333 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPH5D2[21] 1087 138
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[11] 1248 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[30] 1146 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[4] 1151 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[9] 1493 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_9_9_sn_m6_e 2091 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[21] 2155 321
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[21] 2455 346
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19] 1130 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[5] 2184 322
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m0[5] 2006 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[1] 1932 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un1_state_reg_i_a3 2322 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_2[1] 1971 219
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 1184 142
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[12] 1225 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[5] 1900 267
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 1062 103
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[24] 1230 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/history[1] 2417 331
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[7] 1099 196
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/empty 1364 187
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[21] 1135 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1135 211
set_location Communication_0/Communication_Controler_0/Communication_Vote_Number[1] 1309 118
set_location Controler_0/ADI_SPI_0/state_reg[4] 1247 91
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[6] 1270 118
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[22] 994 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[39] 1025 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 1204 142
set_location Controler_0/gpio_controler_0/read_data_frame[15] 1206 112
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[4] 1861 337
set_location I_1 1155 163
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[6] 1940 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[0] 1898 267
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 1106 199
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[8] 773 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[11] 2450 351
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[2] 776 114
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[3] 1672 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIRPCQ 1567 234
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[24] 1134 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[21] 1114 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un4_full_for_all_signallto7_0 2027 234
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[5] 1296 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un58_ilasrawcounter_RNI0BMG1 2334 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m124_i 1885 237
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 953 129
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1261 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[0] 2370 364
set_location Controler_0/gpio_controler_0/Counter_RF_Input 1176 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNICSPF3[2] 2341 330
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNICSPF3[2] 2371 330
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m1 2015 228
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[39] 1011 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[11] 1517 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[1] 2061 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[3] 1936 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[6] 2358 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_1[3] 2038 279
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 1172 106
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[6] 899 181
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[5] 788 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[4] 1915 277
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[0] 1325 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_5_0_a2[10] 867 114
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1 1195 96
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_7_0_a2[5] 1099 192
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[23] 2330 327
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[8] 1279 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_2[5] 2000 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/rxidle_st[0] 2448 325
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[13] 1164 208
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[3] 1706 262
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse 1222 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 2379 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[7] 2045 276
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[10] 889 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[4] 893 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[2] 1997 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0_m2s2 2299 330
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 2343 346
set_location Controler_0/ADI_SPI_0/busy 1256 91
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[28] 1024 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 1023 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 1013 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 2385 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[27] 2452 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/re_set_RNO 2407 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[1] 2031 282
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 1233 138
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[18] 985 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[14] 770 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1518 207
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 965 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 2378 342
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[1] 1202 193
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[5] 1517 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1812 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 2419 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 2433 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_30_1_sqmuxa_2_0_a3 1979 228
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[8] 1098 198
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0 1190 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[1] 2072 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m145 1080 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/Counter_IlasSequence[6] 2107 280
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[3] 1645 283
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 980 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[37] 1091 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1543 238
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[1] 807 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m165 1095 126
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[14] 1074 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 2361 364
set_location Controler_0/ADI_SPI_1/tx_data_buffer[0] 1352 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 2459 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 2420 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_29_0_a3_1_RNIRSB82 1954 225
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[12] 937 91
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_19 1374 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[38] 1003 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[15] 1526 154
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[2] 955 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9s2 1944 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 992 106
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.0.un2_inputs 1165 114
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[3] 1846 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_1_i_0 1983 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_2 1996 219
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[12] 1194 108
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[3] 1203 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[2] 2041 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1[14] 2449 360
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[0] 1256 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_1[6] 2031 276
set_location Controler_0/ADI_SPI_1/write_read_buffer 1365 103
set_location Controler_0/gpio_controler_0/PULSE_MASK[11] 1199 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 974 135
set_location Controler_0/gpio_controler_0/Outputs[15] 1182 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[24] 992 97
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[20] 992 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[9] 1381 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1565 238
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1388 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a3[2] 2407 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[13] 2448 360
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[9] 1270 112
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[8] 1334 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 2391 361
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[3] 1137 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[2] 1889 225
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[2] 1082 130
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[1] 1026 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[1] 854 118
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_11 1903 172
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 960 138
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_6_4_fast[4] 2337 360
set_location Controler_0/ADI_SPI_1/tx_data_buffer[4] 1349 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 1130 145
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[14] 986 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_13_9_sn_m6_e_4 1987 225
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 949 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_31_i_a3_1 1996 216
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[14] 948 100
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8 1159 163
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[26] 1155 144
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[14] 1166 190
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty 1204 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 858 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[8] 2277 355
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[22] 1104 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_RNINATO1[2] 2342 336
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[16] 1014 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1396 256
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1228 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_11_9_sn_m12_e_0_a3 2010 264
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[5] 1145 202
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[36] 943 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout[0] 2346 322
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[7] 1905 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_2[4] 1909 219
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m94 1173 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 854 100
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[10] 1112 132
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_12_0_a2[3] 1104 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Ilas_LastFrame 2301 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 2312 309
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_pulse 815 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[10] 863 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m127 1884 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[8] 2324 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[4] 2388 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqEn 2389 322
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4_0[13] 1142 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[6] 1978 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[23] 2448 352
set_location Controler_0/Reset_Controler_0/read_data_frame[4] 1288 109
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[4] 1509 157
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[38] 1284 207
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[2] 1034 100
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 2262 234
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[10] 1213 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIB13D2[18] 1160 138
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_5[6] 2334 331
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[5] 1317 115
set_location Controler_0/Command_Decoder_0/state_reg[7] 1278 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_31_i_a3_1 2053 261
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[12] 1255 118
set_location Controler_0/Answer_Encoder_0/state_reg[1] 1236 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[23] 2457 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[3] 1864 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[21] 2426 361
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[3] 1315 229
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1208 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 990 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[3] 2319 355
set_location Controler_0/Answer_Encoder_0/periph_data_2[14] 1249 117
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[28] 1079 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[4] 2401 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_1[3] 1858 223
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[7] 789 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[8] 2378 307
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un22_ilasrawcounter_6 2286 357
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[12] 1177 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_5_cry_0_RNO 2256 354
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1363 201
set_location Communication_0/Communication_ANW_MUX_0/DEST_1_Fifo_Write_Enable 1212 126
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 1848 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 2383 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[0] 1842 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode[0] 2390 325
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 1242 144
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[30] 1106 144
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[3] 1211 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[26] 2181 315
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[7] 957 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/Counter_IlasSequence[3] 2080 283
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1489 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[6] 2431 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_LANE0_SD_SLE_DEBUG 2447 325
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[31] 1021 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[5] 1121 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[2] 1992 267
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Other_Detect_RNO 1134 111
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_a2_3 1526 225
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 848 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 2349 321
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_2 1146 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1387 247
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[8] 1085 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 1039 127
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[1] 1453 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 2440 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[4] 2456 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_19_0_a3_0 1869 225
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/un31_test_data_1_CO2 2340 336
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[11] 1306 118
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[12] 1339 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[0] 2401 355
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[12] 889 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_21_9_sn_m6_0_a2 1991 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 2442 346
set_location Controler_0/Reset_Controler_0/un1_state_reg_1 1282 111
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1359 208
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[16] 1343 112
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIB1T72[4] 1211 198
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[1] 1201 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[23] 1179 130
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_4[3] 2329 331
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 948 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[1] 2407 375
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[27] 1101 127
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[1] 1201 105
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0_a2_0 1361 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 971 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[0] 1175 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 1047 91
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[12] 1190 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[21] 2456 345
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m88 1172 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[7] 2080 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 2341 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a3 2027 222
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[14] 1198 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[10] 972 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/emptyi_fwftlto6 2372 336
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[35] 1119 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[10] 975 97
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[0] 1133 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[0] 1855 235
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 2015 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[0] 1945 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[4] 1829 228
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[21] 1078 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9s2 1973 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m65 1891 240
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1258 124
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg[3] 2106 274
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[26] 1121 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[6] 1948 220
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 2019 211
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 1003 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1534 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2[0] 2436 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[0] 1941 229
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 1035 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[4] 2395 328
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2[2] 1150 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m0s2 1948 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[2] 1889 273
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1676 217
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[5] 1495 159
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_20_iv_0_RNO 1532 165
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 2370 337
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[18] 1055 100
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[2] 1341 100
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 1236 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9s2 1963 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[4] 2372 363
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[8] 1109 141
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[4] 1502 156
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[4] 1285 103
set_location Data_Block_0/Communication_Builder_0/fsm_timer[3] 1239 193
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[23] 1236 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_2[1] 1918 280
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[2] 1819 211
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[16] 1151 130
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1_RNO[11] 994 180
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[7] 1826 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_valid 2181 322
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[6] 1527 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[5] 1920 264
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un3_almostfulli_deassertlto13_1 1350 186
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[14] 2382 307
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[14] 1531 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[0] 2329 372
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1 1331 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 2307 370
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[14] 1189 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[10] 1534 156
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[16] 1070 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[23] 778 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[3] 1847 219
set_location Controler_0/Command_Decoder_0/state_reg[8] 1266 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1201 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[2] 1925 276
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[26] 1080 129
set_location Controler_0/ADI_SPI_0/counter[7] 1230 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m270_e 1213 144
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 1099 199
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2_i_m2[22] 1485 189
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[15] 1065 139
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[2] 1271 111
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1250 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1381 250
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_i_a2[0] 824 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[1] 1976 273
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1573 244
set_location Controler_0/ADI_SPI_1/rx_data_buffer[2] 1361 118
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/op_ge.un9_generate_byte_enablelto4_0 1027 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[3] 1894 222
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24] 1167 144
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[7] 1230 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[7] 1981 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[6] 1941 276
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 476 336
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[7] 1335 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[6] 1088 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 1147 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[14] 2413 342
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[1] 1215 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[34] 1114 102
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[32] 1226 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_1[7] 2035 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m10 1993 234
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[12] 1047 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2R5D2[24] 1066 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 2367 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 2381 370
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[7] 1045 138
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1400 255
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[1] 1365 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 1246 142
set_location Controler_0/ADI_SPI_1/addr_counter[13] 1370 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st[2] 2427 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[1] 1925 226
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 1098 199
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/IlasRawCounter_3_0_sqmuxa 2338 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[1] 1868 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[2] 1925 219
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[7] 1055 138
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_4_4_fast[4] 2351 336
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[9] 1151 190
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10 1130 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/fsm_timer[8] 2085 289
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[3] 1758 223
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[12] 1230 184
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[1] 1139 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[31] 1159 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1309 225
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[2] 1017 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/OutputK_iv[2] 2326 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 2430 349
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1112 118
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[8] 1340 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[39] 967 96
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[0] 1129 118
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[11] 1316 102
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_4_i_o2[11] 1145 195
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[0] 785 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[6] 1952 234
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[3] 945 100
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[14] 1198 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/un1_state_reg_4_i_i_1 2095 282
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNILG241_0 1110 123
set_location Controler_0/ADI_SPI_0/rx_data_frame[0] 1351 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[10] 1099 126
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[36] 1231 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[4] 1106 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 2021 211
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[17] 945 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 2391 349
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[9] 1098 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1737 210
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[9] 1081 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[3] 1859 222
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[0] 1184 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[7] 1890 219
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1714 256
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 662 36
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 2442 345
set_location Controler_0/Answer_Encoder_0/periph_data[4] 1274 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1569 244
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[2] 1364 111
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3[5] 826 114
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[6] 978 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNIGS4A6[7] 2360 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[7] 1885 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[1] 2432 369
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[15] 1194 207
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[11] 996 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/fsm_timer[9] 2122 280
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1355 246
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[15] 1144 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 969 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 2353 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[6] 2004 268
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 1032 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[7] 1893 223
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1490 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[24] 2303 310
set_location Controler_0/ADI_SPI_1/addr_counter[29] 1386 100
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[10] 1299 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[5] 1919 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[4] 2185 322
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[24] 1176 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[15] 2380 307
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[2] 1056 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_24_9_sn_m18_e_0_o2_0 1994 228
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1384 250
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[4] 1516 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 1220 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1265 217
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[38] 978 150
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 1028 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 847 103
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 350 186
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1350 202
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[20] 1243 117
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[25] 1092 132
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[7] 1500 157
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 1004 102
set_location Data_Block_0/Communication_Builder_0/event_ram_r_data_status_3 1096 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_3[6] 2094 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[1] 1930 225
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 1210 139
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[12] 1196 114
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[2] 1050 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18] 1052 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_2[0] 2116 277
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29] 1134 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_1[5] 1883 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc2 2418 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[4] 1828 225
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[2] 974 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 1137 99
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[8] 1327 102
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[14] 1106 115
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO 1075 141
set_location Communication_0/Communication_Controler_0/state_reg_RNO[4] 1308 105
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/un51_test_data_1_CO2 2330 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 2417 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[4] 2367 363
set_location Controler_0/gpio_controler_0/SET_PULSE_1_sqmuxa_1_i 1235 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[5] 2357 325
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 846 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[12] 1143 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 951 90
set_location Controler_0/ADI_SPI_0/addr_counter[3] 1252 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[29] 769 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[39] 1100 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_0_sqmuxa_0 1981 222
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[2] 1807 229
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[13] 1302 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[0] 1836 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[1] 1861 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_2[3] 2005 267
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[23] 977 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[1] 1976 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[7] 1895 222
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[11] 1211 109
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[9] 1304 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_1[0] 1878 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st[1] 2450 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg[1] 2318 361
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 1147 145
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[1] 1265 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[10] 2150 315
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[13] 1134 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_0[2] 2026 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 2449 343
set_location Data_Block_0/Communication_Builder_0/fsm_timer_lm_0_fast[0] 1244 192
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[3] 2372 345
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIQSHP 1078 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[2] 2043 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[4] 2382 375
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto8 1234 132
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/update_middle 1155 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[0] 1848 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[1] 1943 264
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[3] 1125 195
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[22] 1101 133
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 1130 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 1115 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[7] 2057 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_1[1] 1935 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_1[4] 1882 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/puls_nx_2[7] 2445 324
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM5B61[19] 1084 132
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8 1029 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un3_almostfulli_assertlto3 876 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un1_state_reg_i_a3_RNIMKDL1 2337 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 2343 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[4] 2312 310
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg[0] 1023 109
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_0 1915 172
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[0] 2273 358
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_21_9_sn_m6_0_a2 2079 270
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[6] 805 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/REN_d1_RNIR6101 946 102
set_location Controler_0/gpio_controler_0/un15_read_signal_1_0 1241 111
set_location Controler_0/gpio_controler_0/state_reg_RNO[2] 1282 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[0] 2416 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[7] 2311 331
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[11] 1100 99
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[20] 1563 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1513 226
set_location Communication_0/Communication_Controler_0/state_reg_ns_i_a2[5] 1316 105
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_valid 1362 187
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[1] 2353 343
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_5_iv_0 1535 168
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[12] 1318 111
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2_i 1322 105
set_location Controler_0/gpio_controler_0/state_reg_RNO[4] 1275 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[7] 2044 277
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m65 1141 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8PC61[21] 1090 138
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 1157 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[3] 1928 264
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1570 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[7] 1897 267
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[1] 1215 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[1] 1991 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[2] 2013 265
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Enable_i_a2_0 1271 207
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[17] 1146 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[3] 1871 228
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1 1046 141
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[18] 1052 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[3] 1988 267
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_14_0_0 1522 168
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1664 211
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[0] 1174 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m0s2 2025 267
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[7] 1159 190
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[20] 978 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[22] 1100 123
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][0] 1121 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[2] 1929 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_valid_RNIV6S01 2347 324
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[13] 1220 112
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[2] 1021 106
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_fast[7] 817 115
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[18] 1382 201
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[2] 1000 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[39] 1085 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[2] 1822 225
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1310 223
set_location Controler_0/Command_Decoder_0/decode_vector[7] 1307 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[37] 1116 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_1[7] 2101 289
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_1_0 2389 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[1] 2400 375
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[13] 1217 106
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[5] 1010 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9s2 2013 270
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_a2[0] 1061 135
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1244 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_3_1_sqmuxa_3_0_a3 2033 261
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[9] 939 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[0] 1918 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[0] 1965 229
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_sn_m2 1082 99
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNIFL97[10] 1000 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[5] 1895 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[4] 2160 316
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[27] 2448 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_1_1_i_o3 2015 225
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[18] 1058 138
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1551 235
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2 1145 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc3 2382 372
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[11] 1474 156
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[31] 1073 102
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[53] 1311 252
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING 1226 118
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[1] 1696 214
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[21] 1497 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_1[1] 1948 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m12 2001 234
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[9] 1216 97
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[5] 1093 192
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[10] 1140 195
set_location Data_Block_0/DataSource_Transcievers_0/PF_CCC_C5_0/PF_CCC_C5_0/pll_inst_0 0 5
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1256 211
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[6] 1820 211
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[5] 1144 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_15_9_sn_m12_e_0_a3 1967 225
set_location Controler_0/ADI_SPI_0/addr_counter[18] 1267 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[22] 810 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[1] 1498 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1387 250
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[6] 1951 217
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_3[0] 997 129
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_nOE_o_0_a3 822 102
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[11] 1062 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc1 2396 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[16] 2319 309
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[10] 1063 97
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[22] 1237 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 978 127
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_RNI7INJ 1347 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_0[5] 2102 283
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[15] 1310 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[18] 2153 322
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[9] 1035 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg[1] 2108 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[7] 1895 270
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_3_iv 1493 165
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 2337 373
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[8] 773 115
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[3] 1020 109
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[9] 1007 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[4] 1894 273
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][12] 1144 196
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[2] 1349 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/fifo_valid_RNI4F131 2412 336
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1371 199
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 508 228
set_location Controler_0/Answer_Encoder_0/un1_cd_enable_cmd_i_o2 1237 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[2] 1958 220
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[3] 1208 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 2433 369
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIQDF61[39] 1070 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[0] 2015 280
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[36] 1108 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 2383 306
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5 1006 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[3] 1181 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 2387 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[19] 2324 321
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[26] 2444 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/DataBytesInLastIlasFrame[0] 2271 361
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[3] 1363 111
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[16] 1195 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[1] 1947 214
set_location Controler_0/gpio_controler_0/Outputs[11] 1192 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[7] 1851 228
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[30] 1093 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[0] 2373 363
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[4] 772 114
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1_0[15] 1497 159
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[28] 1000 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[13] 869 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[5] 1494 156
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[6] 1458 156
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1603 216
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[11] 1213 105
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[15] 1514 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 2373 334
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.full_r 840 106
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNI19NT[6] 1236 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_2[7] 2017 267
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[4] 1093 144
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[13] 1205 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[31] 2173 322
set_location Controler_0/Command_Decoder_0/decode_vector_RNIJO9C[8] 1314 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[13] 1021 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[30] 2422 361
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[27] 1225 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_20_i_a2 2056 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m0[4] 1895 228
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_7[0] 2284 358
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2] 1008 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_set 809 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 2371 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r 2380 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/IlasRawCounter_0_0_sqmuxa 2293 330
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[16] 1300 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid_RNILOT71 1109 123
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[5] 1760 211
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[1] 1285 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m188 1110 129
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 1108 199
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[34] 1123 126
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_a3_0_a2[1] 1007 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1365 247
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[10] 870 114
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1347 180
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[37] 1037 103
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[7] 1335 109
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[17] 1071 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[6] 1905 222
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[16] 1145 97
set_location Data_Block_0/Communication_Builder_0/fsm_timer[5] 1241 193
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[17] 1110 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[19] 2321 322
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 2015 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[20] 2164 322
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[23] 1223 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 1124 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un28_ilasrawcounter_5 2324 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_3[5] 2102 277
set_location Controler_0/gpio_controler_0/un15_read_signal 1240 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[7] 1189 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[0] 1021 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1254 210
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1501 207
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0_a2[5] 1152 192
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[17] 1030 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[27] 1098 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/DataWrite_RNO[3] 2092 276
set_location Controler_0/Answer_Encoder_0/periph_data_9[13] 1309 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[5] 1951 219
set_location Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_a2 1365 102
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[18] 1070 91
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[1] 1137 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_K.0.un16_input_k_array_0_a2_0 2304 309
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[7] 1883 217
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 1071 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1241 217
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 834 102
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1183 97
set_location Controler_0/ADI_SPI_0/data_counter[4] 1217 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[2] 2425 345
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[6] 1177 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[11] 1118 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r 1233 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[4] 2385 345
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[24] 783 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[1] 1017 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m10_1 1050 135
set_location Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9 1171 162
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[1] 1187 108
set_location Controler_0/Answer_Encoder_0/periph_data[5] 1290 117
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[32] 1217 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[2] 2012 273
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[2] 1182 115
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[11] 917 90
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[4] 1289 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[19] 1110 100
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.6.un112_inputs 1173 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 2316 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.N_343_i_i 2004 228
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[34] 1115 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[4] 1903 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_1[6] 2012 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[31] 2334 310
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[50] 1369 186
set_location Data_Block_0/Communication_Builder_0/next_state_2_sqmuxa 1228 195
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[5] 1142 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.N_85_0_i 2010 234
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 1059 97
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[4] 1204 118
set_location Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/pll_inst_0_1 2464 4
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[26] 1080 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/REN_d1_RNISTB71 2430 372
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[14] 948 99
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[1] 1346 115
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse_d1 1222 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI816D2[26] 1191 135
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_a3_0 1147 198
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[16] 1204 186
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[22] 944 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1159 127
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[9] 1496 156
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1390 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 2345 370
set_location Controler_0/Command_Decoder_0/decode_vector_12_1dflt_0 1286 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1565 234
set_location Controler_0/gpio_controler_0/PULSE_MASK[4] 1205 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[0] 1880 270
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1111 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/DataBytesInLastIlasFrame_RNIKO8I1[1] 2323 345
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 2299 252
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[12] 1275 106
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5 1092 111
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/un1_next_state_0_sqmuxa_0_a3_0 2101 273
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[4] 1299 109
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[23] 1115 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[18] 815 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 975 208
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse_d1 1241 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1687 208
set_location Communication_0/USB_3_Protocol_0/Synchronizer_0/Chain[1] 1249 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[13] 1042 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 1023 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_RNO[0] 2350 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_17_i_0 2007 222
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[0] 1118 193
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 972 135
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[13] 1243 202
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 973 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[6] 2011 282
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[1] 1174 108
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[2] 1259 118
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[2] 1009 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1714 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[2] 2430 345
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.14.un72_inputs 1197 105
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[5] 1157 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[5] 1882 228
set_location Controler_0/Answer_Encoder_0/cmd_ID[1] 1242 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 2160 318
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[3] 1878 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_2[1] 2033 276
set_location Controler_0/ADI_SPI_0/counter[6] 1229 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m105 1086 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 2401 361
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIRHV82[9] 1060 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19] 1074 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1808 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_2[5] 1923 216
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1549 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[4] 2413 375
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[1] 1093 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[2] 2019 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_1_sqmuxa_1 2084 270
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI4E7C1[1] 1151 138
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 1170 103
set_location Controler_0/ADI_SPI_1/sdio_cl_2_i_a2_0_0 1357 117
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[4] 1810 214
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[30] 1106 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[3] 2355 325
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1357 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[3] 1853 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[0] 2292 355
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[11] 1103 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 2410 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[2] 1943 220
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[4] 1123 139
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKY0[0] 1345 201
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 1006 103
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[8] 1225 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_2_0_iv_0[6] 2336 360
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[10] 1314 102
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1 1022 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1474 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[0] 1949 235
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[10] 851 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty_RNO 2420 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[4] 2309 310
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 2224 90
set_location Controler_0/gpio_controler_0/un36_write_signal_1 1230 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[2] 769 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg_ns[4] 2316 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_RNO[0] 2384 336
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/TRG_Unit_Detect 1689 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[7] 1890 235
set_location Controler_0/gpio_controler_0/PULSE_MASK[13] 1223 103
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 1871 336
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNI9BFP[3] 1246 117
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[2] 1222 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[1] 1101 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 1214 136
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[5] 1362 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[1] 1934 225
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 2007 219
set_location Controler_0/Command_Decoder_0/state_reg_RNO[5] 1282 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_0_m3[3] 2012 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 2324 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[4] 2169 316
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7 972 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[1] 1023 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m31 2097 267
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[27] 1101 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[38] 1050 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[4] 2356 325
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[2] 1084 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[1] 1931 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 2168 315
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_11_9_sn_m12_e_0_a3 1964 222
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 975 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[10] 1247 211
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_RNO 1224 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m0[3] 1940 228
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[2] 1188 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIOBF61[38] 1058 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[0] 2280 370
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 1130 139
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 1172 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1586 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 2311 370
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[21] 1135 126
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 1257 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[2] 1502 166
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[4] 1915 279
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[7] 1459 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_1[1] 1969 273
set_location Data_Block_0/DataSource_Transcievers_0/TxMainLinkController_0/state_reg[0] 2313 328
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[4] 1336 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 972 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 1042 103
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1270 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/OutputData_3_2_sqmuxa_RNIA0IV 2309 360
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg[4] 2103 274
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[15] 1179 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIG3F61[34] 1073 126
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1 1389 253
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[21] 1095 130
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1370 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[2] 2371 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[1] 2403 330
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m85 1082 129
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1361 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_ADD_INDEX_1_3[0] 2112 268
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[15] 1216 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 2439 370
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 470 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[18] 1149 124
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[25] 1093 132
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter_RNO[0] 986 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 2437 372
set_location Controler_0/REGISTERS_0/state_reg[2] 1296 100
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg[0] 1063 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNIV2CK7[4] 2351 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 2408 370
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit_0_sqmuxa_0_a3_0_a3 1350 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1363 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a3_0_3_1 2047 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[3] 1927 276
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[26] 1502 154
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[8] 991 96
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[2] 1265 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1520 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1346 199
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[0] 1050 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 2298 363
set_location Controler_0/Reset_Controler_0/un20_write_signal_0_a2_2_0 1241 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[3] 2062 274
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1712 256
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[16] 1300 118
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.11.un137_inputs 1212 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[8] 1152 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[1] 1915 267
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2[6] 1063 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 2387 337
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 982 207
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 2083 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[2] 2004 277
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 260 144
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_13 1373 102
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[1] 1064 142
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[0] 1087 142
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[3] 1144 207
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[9] 1336 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_20_i_0_0 1998 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[6] 1918 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 2338 370
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[12] 1124 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[3] 1148 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 2423 370
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 1205 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_1_i_a3_1_1 2093 267
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[6] 1456 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_13_0_a3_1 1991 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_5_RNO 2403 375
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[3] 1182 202
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[12] 1164 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/Counter_IlasSequence[1] 2102 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[2] 1884 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_7_i_0 1997 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9s2 2048 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[0] 2050 279
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[31] 1074 102
set_location Controler_0/ADI_SPI_0/sdio_1 1251 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[27] 1164 130
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[19] 1225 103
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 1128 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 1138 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_2_9_sn_m6_3 2084 267
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[19] 804 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 1210 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1237 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_0[2] 2115 289
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[11] 2334 307
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_0_1_sqmuxa_2_5_o2 1996 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[4] 1883 222
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 1134 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_22_0_a3_1_RNIV9CM3 2052 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_2_RNO 2408 342
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 997 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[26] 2436 360
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[11] 1125 198
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/re_set 2411 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[2] 1831 222
set_location Controler_0/ADI_SPI_0/tx_data_buffer[5] 1255 103
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns[4] 1231 201
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[14] 1335 112
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1709 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[17] 2327 310
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[2] 2014 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[1] 2388 322
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 2406 370
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[1] 1007 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[11] 1133 130
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_Z[4] 816 115
set_location Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9_1 2455 164
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIUA95[4] 1057 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 2417 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 2443 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_1[6] 1924 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[22] 2169 321
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 2391 345
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[13] 1130 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 976 126
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1292 226
set_location Communication_0/Communication_CMD_MUX_0/state_reg_RNII657[0] 1065 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_3[1] 2302 310
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1367 253
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[2] 950 91
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[1] 1128 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 1206 144
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[3] 1338 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[22] 1103 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[6] 2192 321
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 983 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_3[3] 2062 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[0] 2411 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_2[4] 1965 216
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[4] 1099 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1563 244
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_16 1372 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 2444 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS_Last.3.OutputK_41_m[3] 2308 357
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r 1356 184
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[27] 1136 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 1154 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[27] 1166 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1489 225
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1824 255
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 941 102
set_location Controler_0/gpio_controler_0/un40_write_signal_2_0 1229 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_27_9_sn_m6_e 2096 270
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][4] 1102 193
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1359 190
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1_RNO[15] 1135 171
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 865 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[6] 2071 274
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 475 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 2428 370
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0_a2_0_0[0] 1301 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[6] 2309 331
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 967 105
set_location Communication_0/Communication_Controler_0/read_data_frame_5[0] 1312 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[2] 1932 267
set_location Data_Block_0/Communication_Builder_0/state_reg_rep_RNIVQ8U1[11] 1198 198
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[6] 1863 220
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[4] 1316 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_7_1_sqmuxa_2_0_a3 1971 222
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 964 127
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_6 1349 186
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 1068 100
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2 1025 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[2] 1447 223
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[29] 904 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[3] 1988 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_15_9_sn_m12_e_0_a3 2040 273
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 1859 15
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[26] 1035 97
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[26] 903 90
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 696 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_3[2] 2007 280
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[13] 1258 108
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1322 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_RNO[0] 2370 363
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25_2 1282 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/emptyi_fwftlto6_2 2409 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[29] 2322 309
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[22] 2445 363
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1351 190
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKX0[0] 1175 198
set_location Controler_0/ADI_SPI_0/addr_counter[1] 1250 88
set_location Controler_0/Command_Decoder_0/state_reg[6] 1273 100
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1210 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1759 208
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[11] 1120 199
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[27] 2449 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_26_1_sqmuxa_2_0_a3 2049 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 2413 376
set_location Controler_0/ADI_SPI_1/sdio_1_sqmuxa_0_a2 1356 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_o2 1192 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_15_0_a3_0_RNIGJK92 1946 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 2452 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_2[5] 1989 273
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1533 217
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 1097 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1313 228
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[5] 1152 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_6_9_sn_m6_0_a2_0 2011 225
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[17] 1194 193
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1_RNIG4BQ 1169 141
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[15] 1301 115
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[26] 1093 135
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1602 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[2] 2165 316
set_location Controler_0/ADI_SPI_0/addr_counter[30] 1279 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1125 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L_1_sqmuxa_0_a2 1516 156
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1271 124
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[7] 2113 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 2404 346
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_2 1914 172
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[22] 2455 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/OrComparatorData_R_i_0_a2_RNIKPM21 2102 282
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[10] 1159 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[7] 1858 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[1] 1914 279
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 1133 145
set_location Controler_0/gpio_controler_0/PULSE_MASK[5] 1193 103
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 1135 175
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[8] 1076 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 2425 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[5] 1902 268
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1382 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 2452 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a3_0_1 2021 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[4] 2400 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[1] 1953 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIA7PF[0] 2287 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[3] 1849 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 2327 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[1] 1968 273
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[10] 1531 159
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_1[7] 2004 261
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 1099 105
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg[1] 1124 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/fsm_timer[4] 2117 280
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 975 106
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[1] 1291 124
set_location Controler_0/REGISTERS_0/state_reg_ns_a2_0_1[0] 1303 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[3] 2344 328
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1830 255
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[3] 1273 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[7] 2272 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[3] 2093 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[4] 1873 222
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14 1010 111
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_a3_0_0[1] 1230 201
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 1132 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_3_RNO 2392 372
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 967 127
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1264 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_30_9_sn_m12_e_0_a2_0 1982 234
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1375 199
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[5] 1020 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[26] 2427 337
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[2] 881 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[0] 1880 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_0_a3_1 2060 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_R[1] 2106 289
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[8] 1190 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un1_state_reg_3 2327 345
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[31] 1058 102
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[0] 1968 235
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1567 244
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[8] 1508 166
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[18] 1561 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_0_0_0_o2_2[2] 2087 288
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[23] 902 96
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[13] 1219 190
set_location Controler_0/ADI_SPI_1/rx_data_buffer[1] 1360 118
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_7_4_fast[4] 2298 357
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_6[4] 2337 361
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_0_a2[0] 841 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[25] 1144 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[2] 1921 276
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1562 238
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1669 217
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[7] 1129 127
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[1] 1171 108
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_1[6] 2310 343
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[0] 1177 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[6] 2037 270
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 1140 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 986 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 850 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_R.3.un60_input_k_array_0_a2_0_3 2173 315
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout[1] 2307 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[16] 2423 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_0[0] 2011 277
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx 1003 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 2408 352
set_location Communication_0/Communication_ANW_MUX_0/Fifo_Full_u_1 1220 126
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[24] 1239 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[19] 2401 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_0[6] 2087 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[3] 1937 219
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[8] 1226 184
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[24] 782 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 1113 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[13] 1108 133
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[13] 1108 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[21] 1125 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m46 2027 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m0[0] 1886 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_1[4] 1835 216
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1358 208
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[3] 1082 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[4] 1859 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_RNO[0] 2359 342
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[27] 1211 124
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[25] 1381 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_31_i_a2_1 2069 264
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[31] 1129 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 2433 370
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout 978 126
set_location Controler_0/Command_Decoder_0/Not_Decode_Value_RNO_0 1302 105
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[15] 1339 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 2419 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 2443 342
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[0] 1295 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1599 213
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK7F61[36] 1069 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 834 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 2395 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 2369 343
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNISIVG[4] 1334 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1524 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[1] 1854 216
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 1049 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_18_iv_0 1530 168
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[3] 2371 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 2409 351
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22] 1029 102
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[0] 1168 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[4] 2396 370
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[2] 1219 118
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[5] 1041 112
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[9] 1100 198
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[19] 1191 112
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1812 256
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1489 235
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 1137 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_R[2] 2118 277
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[14] 1063 102
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[7] 1322 124
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[14] 1192 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 1221 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/fifo_valid_RNI4F131 2434 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 2406 354
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1209 136
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1_RNO[16] 1129 171
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[11] 1133 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.full_r_RNI805 2336 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[6] 1850 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[1] 2270 358
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[13] 1340 112
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[15] 1342 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIM83S1 1049 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un37_ilasrawcounter_RNIVAQR 2331 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_1[5] 2058 279
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1383 256
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[21] 1125 138
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 1206 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty 2420 337
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 1099 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[11] 1532 202
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[7] 1011 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[25] 2372 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[28] 2410 330
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[7] 1892 219
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[5] 1762 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[1] 1952 219
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[4] 1171 133
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[18] 1197 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1802 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[0] 2024 273
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[12] 1191 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1494 256
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[7] 854 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[12] 1110 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[0] 1971 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[7] 2059 273
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[0] 1020 130
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[24] 1112 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[0] 1959 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[6] 1937 267
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[9] 989 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1490 252
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[3] 892 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty_RNICHA4 2302 363
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.8.un42_inputs 1232 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_31_i_0 2055 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[0] 1875 270
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[29] 1149 133
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un21_read_signal_0_a2_0_0 1477 150
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1324 175
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[1] 1154 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 2438 370
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1526 237
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[8] 1115 130
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_19 1526 156
set_location Controler_0/Command_Decoder_0/cmd_CDb 1243 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1528 217
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[22] 1114 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_26_9_sn_m12_e_0_a2 1988 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[1] 1971 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_RNO[2] 2403 324
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[2] 1086 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 1214 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[2] 1833 225
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/un1_next_state_0_sqmuxa_0_a3_1 2108 273
set_location Controler_0/ADI_SPI_0/rx_data_frame[7] 1350 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m228 1171 129
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 2333 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 2424 336
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[17] 1338 112
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[4] 1295 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[36] 1118 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[4] 1996 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_valid_RNIR1101 2382 330
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[7] 1088 103
set_location Controler_0/ADI_SPI_0/addr_counter[23] 1272 88
set_location Controler_0/Answer_Encoder_0/periph_data_9[15] 1311 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un1_state_reg_3_RNITGTO1 2323 342
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_indicator.fifo_write_9_1 1021 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/IlasSeqCount.un13_ilascountergolto7_3 2087 282
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[1] 1211 202
set_location Controler_0/Command_Decoder_0/un1_decode_vector12_1_o4 1306 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[3] 1928 277
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1375 198
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[4] 1835 214
set_location Controler_0/Command_Decoder_0/cmd_ID[6] 1230 100
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[4] 883 127
set_location Controler_0/Reset_Controler_0/EXT_HMC_Reset_N 1263 102
set_location Controler_0/ADI_SPI_1/data_counter[8] 1377 106
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[29] 763 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 957 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1710 247
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[1] 1179 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[29] 2443 361
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[3] 1394 253
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[25] 997 115
set_location Controler_0/gpio_controler_0/PULSE_MASK[12] 1216 103
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1350 175
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[55] 978 207
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RE_d1 1583 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode[0] 2386 322
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[2] 2013 276
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[3] 923 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 2446 343
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[11] 1208 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 2347 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[20] 2166 322
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty_RNI0Q7T 2428 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[2] 1963 267
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[30] 1086 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[4] 1141 129
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1715 256
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[0] 1289 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[9] 2350 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[1] 1846 211
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[0] 1512 154
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_13 1896 172
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_8_9_sn_m18_e_0_o2_0 2084 264
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[20] 1226 103
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[13] 985 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1388 256
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIQ8EJ[0] 1056 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[33] 1071 129
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[8] 1329 124
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[27] 1229 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un44_ilasrawcounter 2337 357
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25] 1129 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[11] 2440 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 2359 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[3] 2317 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_1[0] 1965 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[12] 2432 358
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[3] 1256 118
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_1_4_fast[6] 2344 336
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[6] 1206 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1478 283
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[11] 1043 129
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1472 283
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[14] 1250 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1168 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1555 235
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1076 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[1] 2270 355
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][1] 844 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[5] 1845 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/DataWrite[3] 2092 277
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 870 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[14] 2379 307
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[5] 2366 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[1] 2006 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un22_ilasrawcounter 2289 357
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[32] 979 91
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[6] 1310 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 2306 309
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[17] 2157 321
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_2[1] 1869 223
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[5] 1678 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[22] 2169 322
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIG1D61[25] 1061 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[5] 2184 321
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_3[7] 1969 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[2] 2024 270
set_location Controler_0/ADI_SPI_1/data_counter[31] 1400 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[7] 1938 219
set_location Controler_0/ADI_SPI_0/data_counter[9] 1222 88
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[13] 1257 111
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[14] 1220 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[35] 1182 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[7] 1973 216
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1758 208
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[17] 989 115
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_1[15] 1200 111
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RE_d1 1106 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m59 2008 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[5] 2269 358
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[9] 1530 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 2415 364
set_location Controler_0/ADI_SPI_1/rx_data_frame[1] 1356 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 2383 369
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1344 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_ac0_5 2376 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 2416 376
set_location Controler_0/gpio_controler_0/CLEAR_PULSE 1233 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[6] 1093 127
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[11] 1063 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_2[2] 1864 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_0_0 2074 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/IlasRawCounter_0_0_sqmuxa 2271 360
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 887 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_0[3] 1815 271
set_location Controler_0/ADI_SPI_1/data_counter[29] 1398 106
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[1] 1208 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[2] 2418 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_3_rep[4] 1823 271
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[14] 1190 130
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[9] 1111 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_26_9_sn_m12_e_0_a3 1863 228
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[41] 1529 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_1[0] 2017 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_K.0.un16_input_k_array_0_a2_0_3 2114 288
set_location Controler_0/ADI_SPI_0/un1_state_reg_11_i_0 1244 90
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 1238 36
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_1[1] 1851 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_0_1[2] 2107 264
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[7] 1137 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 1221 135
set_location Controler_0/Answer_Encoder_0/periph_data_7[10] 1323 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNINO6V 1053 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[20] 2167 321
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_2[2] 2326 322
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 2358 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[29] 2457 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_2[4] 2034 276
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[3] 1752 223
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 1170 100
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[9] 1311 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 2411 346
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 1135 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[2] 2343 328
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[8] 1126 111
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[0] 1206 208
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[18] 1237 207
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[9] 1122 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE43D2[19] 1196 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a2_0_RNIO9LQ 2008 273
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_valid 944 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[5] 847 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 2404 376
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[6] 1031 109
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1 1340 174
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[1] 1387 201
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[12] 1491 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_a2_1_RNIL8S61_1 1965 225
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[7] 1183 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[2] 1098 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[6] 1285 208
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[17] 1341 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[2] 1943 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[3] 1857 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[4] 1903 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[5] 1839 226
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1491 252
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 970 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[29] 1150 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_30_1_sqmuxa_2_0_a2 2059 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_1[4] 1913 277
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_2 878 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[12] 1145 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[1] 1977 268
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 1596 213
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1800 264
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1247 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_2[3] 1962 219
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1531 214
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[21] 1346 102
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[11] 1154 91
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[12] 1215 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 1182 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[7] 1935 216
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[15] 1303 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[26] 2436 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_RNO 2382 324
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[18] 1237 103
set_location Controler_0/ADI_SPI_0/data_counter[3] 1216 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[8] 1152 133
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 1103 199
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 2369 346
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[3] 1172 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[3] 1912 264
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[18] 1140 126
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_5[3] 2336 331
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1369 247
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 2018 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_3[0] 2099 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[1] 1910 276
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30] 1130 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[24] 2457 361
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.12.un62_inputs 1188 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[22] 1164 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[25] 1134 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_R[0] 2105 283
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[31] 1132 102
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1354 190
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[11] 1123 199
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_3[6] 2100 277
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[8] 1484 154
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[1] 973 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_14_9_sn_m12_e_0_a3 1936 267
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[29] 1231 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27] 1045 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 2420 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 2413 346
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[2] 1382 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Counter_IlasSequence[7] 2324 364
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid 1202 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[4] 1841 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[5] 1915 234
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[2] 1136 96
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[2] 1808 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_1[7] 1860 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[4] 1836 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_3 2042 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[2] 1831 217
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[30] 1002 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[1] 1924 225
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[27] 1503 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 2373 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[7] 1889 219
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[25] 1085 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/Counter_IlasSequence[1] 2078 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9s2 1970 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_a2_1_0 2080 267
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[9] 1311 118
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 1085 261
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[30] 1012 96
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[14] 1286 111
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[3] 1022 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1360 202
set_location Data_Block_0/DataSource_Transcievers_0/TxMainLinkController_0/state_reg_RNIDLAS[0] 2312 327
set_location Controler_0/Command_Decoder_0/counter[5] 1252 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1262 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 982 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 2395 373
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[7] 1189 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Last_TRG_Detect_Vector[7] 1536 172
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[21] 2455 345
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 1171 145
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1358 190
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[18] 1155 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[4] 1887 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_0[5] 2076 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_R.2.un56_input_k_array_0_a2_0 2317 309
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[1] 1266 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[8] 1129 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[7] 1878 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_Enable_Vector_1[0] 2090 265
set_location Controler_0/ADI_SPI_0/data_counter[7] 1220 88
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[19] 1301 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[34] 1123 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[26] 1181 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[5] 1824 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[2] 1863 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[5] 1858 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[2] 2391 372
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[6] 1037 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[25] 1568 160
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1 1027 114
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_3[4] 2299 358
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1323 225
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[22] 1206 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[3] 2042 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 2312 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_2[1] 1838 210
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_0 1026 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[4] 2273 355
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[13] 1082 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1108 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][11] 895 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 2365 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_0[4] 1830 226
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 1133 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1110 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[23] 1115 142
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[1] 1017 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29] 2450 336
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 980 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[0] 2390 331
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 1101 199
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 833 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 1209 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1374 198
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_3_i_a2_0_a2 1005 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_1[3] 2022 279
set_location Controler_0/ADI_SPI_1/assert_data_3_0_a2 1359 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r4_0_a2 812 117
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[17] 1303 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[2] 1942 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un4_full_for_all_signallto7_a0_1 2109 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_2[0] 1987 273
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[0] 1249 111
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[5] 1097 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_1[5] 2027 279
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[14] 1298 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 1190 139
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[13] 949 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_11_0_a2[4] 848 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[7] 1938 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg_ns_i_a3_3[3] 2303 342
set_location Controler_0/Command_Decoder_0/counter[4] 1251 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1481 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_6_1_sqmuxa_2_1_a3 2047 270
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[4] 1223 99
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[27] 916 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[1] 1923 225
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 198 255
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 1076 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[2] 2312 372
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[24] 1100 132
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[14] 1218 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1256 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[6] 1882 220
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[33] 1234 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 972 103
set_location Controler_0/ADI_SPI_1/counter[1] 1357 109
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[13] 1465 160
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 1188 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 2405 346
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 970 127
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 632 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[27] 1078 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 1154 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1286 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[7] 1890 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/RDATA_r[0] 2309 364
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[10] 1192 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set_RNO 1131 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/OrComparatorData_R_i_0_a2 2090 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[1] 2083 276
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_5_4_fast[4] 2332 330
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 2401 345
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[4] 1361 111
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[2] 1177 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[0] 2018 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[3] 2042 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[3] 2051 276
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 980 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[6] 1826 223
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[6] 1132 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[3] 1127 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[38] 1151 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[4] 1492 156
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[4] 1070 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[5] 1984 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_19_0_a3_0_RNI812E2 2058 270
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[25] 1501 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1315 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 2450 343
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[26] 1194 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_2[3] 2052 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_2[6] 1842 228
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[0] 1498 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[25] 2441 352
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[13] 1315 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_1[4] 1978 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m63 1888 240
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 2141 315
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[1] 1322 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 1093 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1208 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 866 103
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[5] 1856 235
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_0[4] 1058 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m185 1078 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[1] 2400 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 2424 349
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 1143 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 2400 345
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1362 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[4] 2434 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[7] 1907 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[5] 1863 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/DataWrite[1] 2091 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_1[5] 1837 229
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3 980 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/RDATA_r[3] 2351 322
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 983 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1438 283
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 1194 139
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[19] 1069 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[2] 1871 226
set_location Controler_0/ADI_SPI_0/addr_counter[2] 1251 88
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[3] 1362 220
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[1] 1138 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m45 2121 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_ac0_1 2434 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 2382 370
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[6] 1100 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[3] 2455 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23] 2448 351
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[8] 853 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[10] 1099 127
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2 1025 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 1041 97
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[12] 781 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[2] 2271 355
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[12] 1490 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[4] 1865 273
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 1158 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNI1K821 1047 135
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[1] 1699 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[0] 1896 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[16] 2326 309
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[17] 1203 186
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk 1330 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_1[0] 1990 273
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 1197 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1336 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[3] 1813 226
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[9] 1213 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un25_read_signal_0_a2_0 1397 117
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 1272 36
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/REN_d1_RNIKP701 2425 363
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 1103 175
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[21] 1173 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 2412 376
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1727 255
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 1202 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[1] 1854 225
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[14] 1177 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/emptyi_fwftlto6_4 2362 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0 2461 344
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[3] 1828 222
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/N_63_i 1055 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[7] 1939 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[2] 1942 225
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1476 283
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[6] 1258 111
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[6] 1269 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1255 208
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[16] 1332 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1391 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_12_9_sn_m6_e_3 1947 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27] 2448 345
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 1213 138
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[12] 1063 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[2] 2187 322
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[15] 2454 363
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[1] 1326 105
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[19] 1170 208
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 1141 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 2355 346
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.5.un27_inputs 1169 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[6] 2435 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[3] 1932 229
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[8] 1220 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_19_iv 1532 168
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[2] 2336 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[3] 2310 310
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[11] 1093 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[5] 1961 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 2344 324
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[4] 1149 129
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_3_i_a2_0_a2 1085 144
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[23] 1102 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 2365 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[4] 1863 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_2[3] 1850 219
set_location Controler_0/ADI_SPI_1/data_counter[19] 1388 106
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[12] 1255 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[28] 952 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_3[6] 1837 220
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 1034 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[0] 2044 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_LANE0_SD_DFN1 2458 325
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI6KOC1[0] 1199 144
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[0] 1166 108
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1186 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 2404 343
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_RNO[2] 1487 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1713 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_25_9_sn_m12_e_0_a2 1984 228
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1507 253
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[6] 991 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[0] 2015 273
set_location Controler_0/gpio_controler_0/read_data_frame[12] 1196 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[5] 1983 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_2[5] 1838 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[2] 1833 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/RDATA_r[0] 2345 322
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[18] 1141 133
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[2] 1798 223
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_18 1271 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 1239 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/DataWrite_RNO[2] 2095 276
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/un4_update_dout_0 1162 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_valid 2433 334
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[1] 1031 127
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[10] 997 96
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[1] 1079 135
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[3] 1175 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/Counter_IlasSequence[0] 2101 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1[6] 2014 267
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[11] 1303 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNI13EC1 1059 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_19_9_sn_m18_0_a2 2091 267
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNIT8O2[0] 999 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_20_1_sqmuxa_2_0_a3 1970 228
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 2004 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[5] 2269 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNIT0CK7[3] 2346 333
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 948 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1520 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[4] 1919 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[7] 1980 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[2] 2001 267
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[17] 1142 190
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[1] 1513 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un37_ilasrawcounter_6 2326 354
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1109 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m68 1147 132
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 846 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_RNIVHE61[2] 2432 327
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 1028 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout[2] 2443 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_RNIPCTO1[3] 2345 336
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[11] 1154 144
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_3 1240 108
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[17] 1030 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[38] 1046 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[34] 1039 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[4] 1049 130
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[1] 1181 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[26] 1058 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[22] 2168 322
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[14] 1304 124
set_location Controler_0/ADI_SPI_0/sdio_cl_2_i_a2_0_0 1241 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[28] 2413 357
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1612 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1[7] 1890 228
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[20] 1333 105
set_location Controler_0/Command_Decoder_0/counter[18] 1265 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_valid 1115 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[17] 1088 139
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 1125 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[7] 1876 229
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[2] 1451 223
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 1128 142
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 877 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1242 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc0 2415 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/re_set 2409 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[10] 2330 306
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[3] 1257 106
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_16 1268 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 2162 315
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/RE_d1 2431 334
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[15] 1147 123
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[1] 1501 166
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2_i_m2[19] 894 180
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[11] 1067 138
set_location Controler_0/gpio_controler_0/un40_write_signal 1231 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_6_0_a2[9] 853 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout[0] 2310 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[0] 1944 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[3] 1912 217
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[21] 1377 186
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[16] 1025 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2[2] 2439 372
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[6] 1099 193
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[18] 1169 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un58_ilasrawcounter_6 2308 360
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[7] 1099 198
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy_RNO_1[0] 817 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 2391 375
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[10] 1123 144
set_location Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_1 2467 163
set_location Controler_0/ADI_SPI_0/rx_data_buffer[5] 1354 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[16] 946 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[12] 891 124
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1328 175
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[13] 1234 111
set_location Controler_0/Answer_Encoder_0/state_reg[4] 1243 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[1] 1845 222
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[10] 1522 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_21_i_0_0 1991 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[6] 1948 228
set_location Controler_0/Command_Decoder_0/state_reg_RNIFGUM[0] 1247 114
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_2 1246 99
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i_a2_4[1] 1230 192
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[35] 1113 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 1155 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 1109 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[4] 1859 220
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[5] 1298 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[6] 1850 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1[5] 1954 228
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1388 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st[1] 2427 325
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1503 207
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[6] 1292 208
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[3] 1249 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m194 1184 129
set_location Controler_0/gpio_controler_0/un11_read_signal_4 1228 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/fsm_timer[6] 2119 280
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1670 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[7] 1875 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[5] 2054 277
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[38] 1083 127
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[20] 994 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[2] 1840 222
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0_a2[1] 1154 192
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[9] 1386 183
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[6] 2039 283
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 1779 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[35] 1105 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_1[4] 2037 276
set_location Data_Block_0/Communication_Builder_0/fsm_timer[7] 1243 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[0] 2418 361
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[4] 999 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 2445 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_0_sqmuxa_0_a2 2342 330
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[8] 1291 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st[5] 2430 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m0[2] 1941 225
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[14] 1232 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_0[2] 1819 268
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 2019 220
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[6] 1762 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 2395 361
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1113 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 2009 211
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[4] 1138 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync_RNI2OE21[1] 2404 324
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 1056 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg_ns_i_a3_3[3] 2327 363
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/re_set 946 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1311 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 2357 364
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1302 228
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[6] 1518 157
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[10] 1122 198
set_location Controler_0/ADI_SPI_1/rx_data_buffer[3] 1367 118
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[0] 1252 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISH2D2[13] 1083 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1070 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[6] 1920 276
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[12] 1121 199
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto2 1348 186
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1533 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 2434 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[3] 1941 213
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 1173 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_2_0_iv[1] 2332 357
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 1129 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_3_0_iv_0_RNIUDNN[5] 2307 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[5] 1928 213
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1376 198
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1[3] 1934 228
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[25] 1214 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1318 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncTemp[0] 2396 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 2363 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_18_0_a3_0 1983 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_RNO 2388 327
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1254 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty_RNO 2429 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[9] 2338 307
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_11_9_sn_m6_e 1963 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[0] 2391 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 2380 346
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1184 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[5] 1906 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_1[6] 2105 292
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[3] 1010 129
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2K73[0] 1188 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m133 1820 270
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIOEV82[8] 1158 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_1[6] 1842 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_2[4] 1980 273
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[18] 1004 99
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2 1095 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 1164 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1296 229
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[9] 1226 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_8_9_sn_m12_e_0_a3 2042 264
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1494 226
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[30] 1097 91
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[11] 1274 109
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[51] 997 150
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 973 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[25] 1136 138
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[28] 1099 136
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[15] 1200 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI816D2[26] 1085 132
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[7] 1519 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m133 1893 240
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_c1 1020 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[21] 2152 322
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 1053 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 1047 124
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[4] 1295 102
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[31] 1021 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[7] 1903 228
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1180 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM_0_m3[3] 2025 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9s2 2075 279
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_5[7] 2330 331
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[13] 890 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 2411 370
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[28] 1154 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 2383 373
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[17] 1217 109
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[2] 1038 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[23] 1036 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9s2 1862 225
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[10] 1301 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9s2 2046 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[16] 2402 336
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[14] 1096 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 1033 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[27] 1160 133
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[17] 1218 190
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1497 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_29_1_sqmuxa_3_0_a3 1968 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_LANE0_SD_DFN1 2429 325
set_location Controler_0/ADI_SPI_1/divider_enable_RNI29DG 1366 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_3[3] 1939 229
set_location Controler_0/ADI_SPI_1/addr_counter[21] 1378 100
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 1105 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_last[1] 2386 328
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[13] 1235 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[11] 1385 184
set_location Controler_0/REGISTERS_0/state_reg_RNO[4] 1299 99
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3 1093 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 990 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.SUM_0[2] 2014 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_19_0_a3_0_RNI812E2 1864 225
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[20] 1115 139
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[2] 1015 106
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Last_Byte 1022 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1 1043 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[0] 2413 373
set_location Controler_0/ADI_SPI_0/sdio_1_sqmuxa_0_a2 1242 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[6] 1940 264
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[23] 1091 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 1153 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1359 244
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[37] 1042 100
set_location Controler_0/Reset_Controler_0/state_reg_ns_a2[4] 1274 102
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[5] 1294 102
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[14] 1193 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_24_9_sn_m6_e_4 2090 270
set_location Controler_0/Answer_Encoder_0/periph_data_9[14] 1326 123
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_2_4_fast[6] 2275 363
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[30] 1013 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 861 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/RDATA_r[3] 2446 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[7] 1897 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_2[7] 2089 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[7] 1920 228
set_location Controler_0/ADI_SPI_0/data_counter[2] 1215 88
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[20] 1243 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[8] 1506 157
set_location Controler_0/gpio_controler_0/Outputs_8[7] 1210 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 893 114
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[2] 1122 195
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[2] 1009 111
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[19] 1332 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r4_0_a2 1298 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[15] 2376 306
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[33] 1031 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19] 1120 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_12_0_a3_1_RNIU1GT3 1962 222
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[5] 1189 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[5] 2168 316
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1488 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[3] 2060 273
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[6] 1109 145
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[0] 1823 235
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 967 106
set_location Controler_0/Reset_Controler_0/read_data_frame_6[0] 1250 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[1] 1024 97
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[11] 1295 114
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[28] 1109 138
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Last_Byte 1103 139
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 1153 144
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 1029 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto9_i_a2_5 1178 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m49 2025 237
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[21] 1564 160
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[2] 769 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 1111 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9s2 1969 222
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1227 216
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/REN_d1 1214 127
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[7] 1501 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[2] 1868 225
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[25] 1236 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[1] 1850 235
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[2] 1288 124
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[19] 1301 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[9] 1455 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[6] 2073 274
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_4 1079 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 2418 328
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[14] 1557 160
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 1021 97
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 1907 69
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_RNILKT01[5] 2322 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_A.1.un36_input_k_array_0_a2 2108 288
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1538 238
set_location Controler_0/Answer_Encoder_0/state_reg[2] 1245 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 2401 343
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1105 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[0] 1896 270
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[26] 1093 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1541 238
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[1] 1761 211
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[39] 1089 123
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[7] 1167 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_30_9_sn_m12_e_0_a3 1959 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3_RNIPCSU_0 1961 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m52 2120 270
set_location Controler_0/ADI_SPI_1/counter[5] 1361 109
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[0] 1147 109
set_location Controler_0/ADI_SPI_1/addr_counter[14] 1371 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_1[7] 1989 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count_RNO[0] 2370 330
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[1] 1081 142
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[19] 1111 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 2313 370
set_location Controler_0/Reset_Controler_0/read_data_frame[2] 1263 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 2376 346
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[2] 1326 109
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[11] 983 115
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4_0[13] 1029 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1502 207
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[21] 1035 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[6] 1922 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[0] 2019 270
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[3] 1148 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[1] 1851 222
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter[4] 1101 139
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0_a2[2] 1155 192
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[7] 1296 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_10_9_sn_m6_e_2 1989 225
set_location Controler_0/ADI_SPI_0/state_reg[3] 1249 91
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 318 186
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[39] 1231 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a2 2001 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 2346 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[4] 1877 222
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[8] 1290 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_8_0_a2[7] 860 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/FIFO_COUNT[2] 2102 271
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[32] 1128 171
set_location Controler_0/gpio_controler_0/Outputs_8[3] 1186 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_K.3.un28_input_k_array_0_a2 2108 276
set_location Controler_0/ADI_SPI_0/state_reg_RNIGMLH[4] 1337 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 1178 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[13] 1465 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_19_0_a3_0 2057 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 2379 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[5] 1878 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_i_2[1] 1998 234
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO[7] 1134 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1270 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_1_sqmuxa_2_0 2001 228
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[7] 1023 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_3[0] 1954 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m130 1887 237
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[31] 1087 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1585 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty_RNITN23 2431 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_3_0_iv[6] 2307 357
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 997 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[10] 1034 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_2[6] 2095 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[1] 2284 370
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[42] 1290 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[7] 2011 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_RNO 2376 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[12] 2419 343
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[39] 1184 139
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_RNO[0] 1150 201
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[10] 1127 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg_ns[4] 2325 345
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[4] 968 90
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_1 1232 195
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[9] 2278 361
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[7] 1041 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[15] 961 91
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[3] 1095 115
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[28] 1120 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26] 1134 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[2] 1916 225
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[35] 1182 130
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[25] 1181 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 2442 351
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[13] 1198 114
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[19] 1123 142
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1166 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 945 99
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[3] 1038 129
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[6] 1224 184
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 1159 97
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[31] 1032 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 2403 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/fsm_timer[8] 2121 280
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[12] 1296 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 1078 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 1115 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[7] 886 115
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_fast_RNO[7] 817 114
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[5] 1492 159
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m88 1100 129
set_location Controler_0/Reset_Controler_0/read_data_frame[1] 1252 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m0s2 1861 219
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1721 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[2] 1831 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[0] 1929 234
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit 1329 115
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[22] 1354 103
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[12] 1315 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_0_0_0[2] 2091 288
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1355 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_1[7] 1949 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[3] 1940 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Ilas_LastFrame_RNO_1 2303 336
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 367 300
set_location Data_Block_0/Communication_Builder_0/wait_next_state[10] 1233 193
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1163 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[2] 1902 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_4_9_sn_m6_3 2056 270
set_location Controler_0/gpio_controler_0/Counter_PULSE[22] 1223 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_4_9_sn_m12_0_a3 2033 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_1[1] 1973 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_3[0] 2004 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[6] 2271 357
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 859 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 2366 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[2] 1884 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[0] 1864 234
set_location Controler_0/gpio_controler_0/Outputs[5] 1188 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m12 1044 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[3] 1928 265
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 1231 139
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1358 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[26] 2427 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_a3_1 2046 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_1[5] 2060 280
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1360 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_0_0 1989 222
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[10] 1288 252
set_location Data_Block_0/Communication_Builder_0/state_reg[6] 1229 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[6] 1908 267
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 872 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][4] 842 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 2406 376
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[5] 885 115
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[2] 1013 126
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[7] 1693 214
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1329 226
set_location Controler_0/Reset_Controler_0/state_reg[5] 1273 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_11_1_sqmuxa_0_a3 2032 261
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[35] 1029 100
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[16] 1216 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 2365 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[5] 2028 274
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[6] 1254 102
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[5] 977 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 2415 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/cmb_fsm.fsm_nx35 2431 324
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 993 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[4] 1502 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 2407 352
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[15] 1313 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/re_set 1162 130
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1354 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_21_i_0_0 2068 264
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[6] 1166 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[27] 1089 133
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1262 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[22] 1128 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 961 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[4] 2277 358
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[18] 1027 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1809 265
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[7] 1510 253
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[8] 1525 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a2_0_RNIO9LQ_1 2011 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[4] 1962 213
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[8] 1295 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m55 2015 234
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[15] 1339 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[28] 1109 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[1] 2385 328
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1158 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK7F61[36] 1195 135
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[9] 1216 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[1] 1839 222
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3HD32 1162 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_6_9_sn_m6_3 2062 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_2[4] 1890 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[1] 2180 315
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[7] 1099 195
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_6[0] 1088 144
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 860 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 983 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3_2_RNIC0GI 2012 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[6] 1907 228
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[13] 1193 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICM7C1[5] 1189 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 1153 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 1140 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[2] 2016 271
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 2409 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_1_0_iv[6] 2319 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[0] 2015 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_1[7] 2035 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[1] 1933 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 2409 352
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1314 223
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 864 99
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0[23] 1237 186
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[7] 1207 109
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/emptyilto13_3_5 1105 195
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/IlasRawCounter_2_0_sqmuxa 2324 360
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[11] 1332 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_0_0_0_a2[1] 2093 288
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[0] 850 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[3] 1974 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_R.1.un52_input_k_array_0_a2_0_3 2155 315
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[3] 1859 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_0 2011 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[6] 2403 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_i_1[1] 2109 264
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[8] 1041 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[3] 1990 220
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 955 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[2] 1917 226
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[3] 1266 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[1] 2066 276
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_1_RNI3MTU2 1211 192
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 949 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1129 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[12] 1199 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[27] 2174 315
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[6] 1188 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 2349 370
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[9] 1461 160
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[7] 1883 208
set_location Controler_0/gpio_controler_0/Outputs_8_2[6] 1194 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 2370 351
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1072 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 971 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[4] 2030 276
set_location I_1/U0_RGB1 587 149
set_location Controler_0/Command_Decoder_0/counter[10] 1257 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 951 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIMN0L2 1132 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[2] 1834 225
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[13] 884 118
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[14] 1110 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1134 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m75 2099 267
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1235 217
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[4] 1409 229
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1250 211
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[9] 1302 111
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1239 210
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[24] 1066 100
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[8] 1271 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_1.SUM_0[2] 2002 228
set_location Controler_0/gpio_controler_0/un13_set_pulse_cry_31_RNI42UO 1234 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[12] 2333 307
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1154 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[20] 2320 322
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE1F61[33] 1177 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 1141 145
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/almostfulli_deassert 1347 186
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1530 214
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 978 106
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_11_0_a2[4] 1094 192
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[0] 1069 141
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 1495 84
set_location Communication_0/Communication_Controler_0/communication_vote_vector6 1105 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[15] 1189 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[32] 1089 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIO1LF 1194 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_0[0] 1959 229
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[14] 1278 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[24] 1132 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r 814 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[1] 2372 333
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 1495 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/un1_state_reg_4_i_i_1 2104 282
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[38] 1232 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_2[1] 1929 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_0_cry_0_RNO 2348 363
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[30] 1051 129
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[26] 1213 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[5] 1949 222
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[14] 969 100
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[5] 1210 118
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg_ns_a3[3] 2105 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19] 1069 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 1175 106
set_location Clock_Reset_0/Synchronizer_0/Chain[0] 1898 172
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[7] 1135 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[0] 2378 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_31_i_0 1996 222
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1381 246
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[36] 1183 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 1175 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1256 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1360 253
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIGVA61[16] 1148 138
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[24] 1039 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 2396 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[4] 2012 276
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 430 297
set_location I_1_CLK_GATING_AND2 1896 171
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[13] 1305 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1602 216
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[0] 1521 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/emptyi_fwftlto6 2360 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 2384 346
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[4] 1119 96
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[16] 1234 102
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_3_0[6] 1298 102
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[7] 1016 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[6] 2393 355
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 1057 103
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[15] 1279 118
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[9] 1191 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[17] 2421 360
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2FUB1[0] 1164 96
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[7] 1470 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[2] 1863 226
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[13] 1123 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/Counter_IlasSequence[4] 2105 280
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[0] 1026 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[6] 1955 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a3_1_2 2080 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_1[2] 2025 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[20] 2323 322
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[0] 998 97
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_14 1899 172
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[3] 1481 156
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1130 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 1191 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[2] 2361 360
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1366 208
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 959 135
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[23] 1205 123
set_location Controler_0/gpio_controler_0/Outputs_8_2[7] 1200 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[2] 2018 274
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1205 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 1116 108
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[12] 1194 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 834 108
set_location Communication_0/Communication_Controler_0/state_reg[5] 1312 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[2] 1940 267
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[8] 861 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1207 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 985 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 1050 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/FIFO_COUNT[4] 2104 271
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m265_e 972 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[37] 938 99
set_location Communication_0/Communication_Switch_0/DataFifo_RD_u 1106 135
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_2_iv 1495 165
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[10] 1511 208
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[0] 1282 123
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_9 1262 114
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[5] 1192 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[16] 1153 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1490 234
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[9] 898 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/Last_ILAS_Seq 2086 283
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[4] 1504 166
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 1247 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_1[5] 1851 219
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1355 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_0_1_sqmuxa_0_a3 2031 261
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[5] 1194 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 866 108
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_RNO[0] 1225 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[5] 1910 234
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[27] 1120 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[16] 1148 133
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[1] 1200 118
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3 1037 108
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[19] 1374 186
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[22] 810 118
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1346 190
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[6] 1090 99
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[6] 1275 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[5] 1984 271
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[5] 894 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m134 1119 123
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg[1] 2109 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/emptyi_fwftlto6_2 2433 342
set_location Controler_0/gpio_controler_0/Outputs[0] 1176 103
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[14] 1238 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_26_9_sn_m6_e 2055 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[1] 1852 234
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 1191 139
set_location Controler_0/gpio_controler_0/PULSE_LENGTH_0_10 1207 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 1154 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[11] 875 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_2[0] 1921 235
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[12] 1299 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[7] 1904 228
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[14] 1084 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 876 102
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 2225 150
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[7] 1296 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[14] 1051 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 2392 343
set_location Controler_0/Command_Decoder_0/state_reg_ns_0[6] 1268 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/RD_Enable_Vector_Encoded_0 2123 271
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[23] 1107 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 2408 348
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0_0[24] 1186 189
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 1165 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[6] 1875 234
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31] 1026 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout[0] 2436 373
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[10] 1497 217
set_location Controler_0/ADI_SPI_1/addr_counter[25] 1382 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 2393 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Counter_IlasSequence[5] 2322 364
set_location Communication_0/Communication_ANW_MUX_0/DEST_2_Fifo_Write_Enable 1215 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 1148 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 837 109
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[8] 1385 201
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[24] 782 118
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[4] 1171 111
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1520 208
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_RNIGLPL1 1235 195
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_3[5] 2296 358
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_0 1239 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 2405 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[5] 1916 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[0] 1938 222
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 1331 150
set_location Controler_0/ADI_SPI_1/data_counter[20] 1389 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m80 1992 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[6] 1826 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[3] 1889 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[0] 2341 328
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 1492 342
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[7] 1274 112
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[30] 1219 109
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO[3] 1072 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st[5] 2432 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[31] 2339 310
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 999 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_2[2] 1934 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_a2_0 1982 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Synchronizer_0/Chain[0] 2121 283
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 1110 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[1] 2064 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_2[0] 1883 270
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[3] 1227 100
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[26] 1240 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[5] 1896 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_12_0_a3_1 2014 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_1[4] 1947 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 2384 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[4] 2379 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[1] 1922 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 2335 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[6] 1882 219
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_1[10] 1203 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[2] 1896 223
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[20] 1026 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 1154 103
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[8] 1070 135
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[9] 1222 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 2320 373
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNIBL361[2] 1012 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[1] 2406 345
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 252 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 2326 373
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 1146 102
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[1] 1320 106
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[17] 1233 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1302 226
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[11] 1168 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1536 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[15] 2177 319
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[4] 1917 277
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[12] 1146 175
set_location Controler_0/ADI_SPI_0/tx_data_buffer[7] 1250 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 1231 138
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 596 36
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[5] 1902 273
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[21] 1242 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1345 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_3[5] 2098 283
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[2] 1201 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1333 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[3] 2010 268
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[9] 1139 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_2_RNO 2408 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_1[4] 1826 216
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[10] 1120 144
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[28] 915 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 981 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_R.1.un52_input_k_array_0_a2_0 2101 288
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_13_0_a2[2] 1105 207
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[5] 1512 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[2] 1921 223
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[9] 1126 202
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[2] 1296 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 2409 375
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1675 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_2[5] 1913 219
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 953 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[9] 2278 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[8] 2188 321
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 1115 117
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[0] 1840 256
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[12] 1108 175
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_2_0_m3_RNI5ET91 1329 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1561 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 2313 363
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 475 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1359 201
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[12] 1051 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1674 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2O2D2[15] 1162 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[4] 1127 139
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_0_RNI9QI31[3] 1541 159
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[31] 1127 130
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[24] 1111 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 2397 360
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1_RNINAKE 1512 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23] 2427 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m18 2003 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[4] 1883 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[2] 1825 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc5 2410 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[5] 2412 345
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[32] 1185 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_2[4] 1832 216
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_14 1282 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[7] 1982 219
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[4] 883 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[2] 1842 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[4] 2001 271
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 1051 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[9] 2325 355
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[9] 1189 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[2] 1840 225
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[15] 1197 130
set_location Controler_0/Reset_Controler_0/state_reg[4] 1280 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_31_1_sqmuxa_3_0_a3 1971 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/REN_d1 2407 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m0s2 2023 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 2359 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[5] 2033 273
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[17] 772 118
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[2] 1014 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 1020 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_17_i_0_0 2009 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m0[7] 2005 273
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[0] 1136 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_R.0.un48_input_k_array_0_a2 2105 282
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[5] 1124 139
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[13] 1177 133
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[2] 1178 111
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[4] 1221 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_2[6] 1950 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[7] 1918 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_1[4] 1949 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un43_ilasrawcounter 2333 357
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[31] 1072 139
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[7] 1324 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un1_state_reg_i_a3_RNI364V6 2329 342
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[6] 1173 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[6] 1914 273
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[4] 1811 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[26] 2293 310
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[2] 1209 117
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[38] 1232 96
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[7] 1102 141
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_n2 1093 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 965 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[0] 2021 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[6] 1921 219
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1206 136
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0[22] 1236 186
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 1112 207
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_11_i_0 1528 165
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_K.0.un16_input_k_array_0_a2_0 2109 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[1] 1932 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[0] 1958 228
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[19] 1124 141
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1182 124
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[5] 1187 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 2354 343
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[0] 1006 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 1149 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 969 106
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[34] 1233 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[12] 2433 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[24] 2453 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[6] 1909 267
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1207 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[22] 2337 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m0s2 1944 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[5] 2001 276
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1260 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_valid_RNIRR6U 2421 336
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[15] 1293 114
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[13] 1317 103
set_location Controler_0/ADI_SPI_0/addr_counter[24] 1273 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[2] 1886 219
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[0] 1798 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_2_RNO 2386 363
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 1008 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_1_sqmuxa_3 2043 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[0] 1919 276
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 896 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 1136 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty 2425 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[2] 1918 267
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 1035 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 857 100
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 768 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un17_read_signal_0_a2 1478 165
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[2] 1888 219
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout[1] 1362 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 2396 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[20] 2412 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a3_1_2 2008 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Counter_IlasSequence[6] 2323 364
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1_RNO[14] 1058 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[0] 2042 274
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 1181 145
set_location Controler_0/ADI_SPI_0/tx_data_buffer[6] 1254 103
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18 1026 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[35] 1125 127
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[12] 1060 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[0] 1941 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[2] 2305 310
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1198 100
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15 1728 151
set_location Controler_0/gpio_controler_0/un3_write_signal_1 1239 108
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[3] 1054 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_i_a3_0_1[1] 2100 264
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_0 1323 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_0_0_0_a2_0[2] 2101 282
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[15] 1104 99
set_location Controler_0/gpio_controler_0/Outputs_8_2[10] 1221 102
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[9] 1273 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1671 217
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 1131 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[6] 1859 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_28_9_sn_m12_e_0_a2 1987 234
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[11] 1145 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_11_9_sn_m6_e_4 1985 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[3] 1831 228
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1237 210
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17] 1021 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[10] 1533 202
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1 1747 366
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 1153 111
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[23] 1107 150
set_location Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/pll_inst_0_DELAY 2467 4
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 973 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 2451 370
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 1005 103
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB1 586 313
set_location Controler_0/Command_Decoder_0/Not_Decode_Value_RNO_1 1299 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[3] 1866 228
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[4] 1281 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 2402 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[2] 1979 267
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1512 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[4] 2427 358
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 1142 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[31] 2447 352
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_valid_RNI0QDA1 943 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[21] 2328 327
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1331 175
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[11] 1107 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a2_RNINEVH1 1958 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_2[2] 2044 273
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1502 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[1] 2342 328
set_location Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_0 1364 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 2351 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[2] 2187 321
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0dflt 1269 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 1161 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 1148 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 1149 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RE_d1 2431 364
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[12] 1129 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[7] 2034 265
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1206 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_RNO 2424 345
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[28] 1159 132
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKX1[0] 1218 201
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1556 238
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1161 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_1[6] 1897 222
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 952 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[2] 1876 225
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1 1748 368
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 1129 100
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3_i_m2[7] 1159 201
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[20] 1107 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_1_1_i_o3 2078 267
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[1] 840 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a2_0 2050 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[1] 1926 225
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 953 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1355 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[4] 2001 270
set_location Controler_0/gpio_controler_0/Outputs[10] 1214 103
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[2] 1331 106
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set 1238 100
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[11] 1219 99
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7 1044 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[8] 1390 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_1[3] 1982 273
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1315 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m57 2106 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 2450 334
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter[4] 1025 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_15_0_a3_0 1947 228
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[9] 1342 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 2378 361
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1756 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_0[0] 2380 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[5] 2039 274
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1170 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[34] 1179 139
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[5] 1495 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_3_0_a3_0 2052 270
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[22] 984 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RE_d1 959 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[14] 1133 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[5] 1505 253
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un15_read_signal_0_a2 1491 156
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIHED11 1208 132
set_location Controler_0/SPI_LMX_0/spi_master_0/state[1] 1353 106
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[0] 1131 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 1021 136
set_location Controler_0/Command_Decoder_0/decode_vector_RNIGL9C[5] 1320 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1685 208
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[6] 1943 271
set_location Controler_0/gpio_controler_0/Outputs[1] 1208 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1475 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[1] 2403 327
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[7] 1034 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[2] 1867 225
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1345 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1312 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[25] 2407 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[2] 1943 267
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[21] 1092 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m3 992 129
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[31] 1110 142
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1 579 366
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII4CE1[0] 1245 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[2] 1928 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[0] 2022 274
set_location Controler_0/Answer_Encoder_0/periph_data_0[1] 1355 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/emptyilto6_0_a2 2420 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_AND2_FINE_LOCK_0 2396 324
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 2167 315
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[29] 1102 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un52_ilasrawcounter_6 2306 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[0] 1872 274
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[3] 1116 141
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[1] 1183 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_RNIVHE61[2] 2458 327
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[4] 1472 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[3] 1910 271
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[6] 1880 219
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 1101 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_RNIGJRC2[2] 2333 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_2[0] 1848 225
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[13] 1220 106
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13 988 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 1028 97
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[3] 975 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[3] 2386 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[3] 2295 355
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[39] 1028 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_1[7] 1852 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 2380 334
set_location Controler_0/ADI_SPI_1/data_counter[10] 1379 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[5] 2398 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_3[4] 2051 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_1_sqmuxa_1 1984 225
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 854 106
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[8] 1106 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[5] 2050 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[0] 1923 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[3] 2381 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_2[0] 1846 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 2390 346
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[19] 1332 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_Empty_Signal_GEN.3.un26_read_data_empty_signallto6_i_a3 2107 270
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 984 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 2426 352
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1346 180
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[30] 1506 154
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 833 124
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[3] 1111 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 939 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIO1LF 979 126
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1380 249
set_location Controler_0/Reset_Controler_0/un1_write_signal_1_3 1239 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 2368 337
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNIT8O2[0] 1094 144
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un3_almostfulli_deassertlto6 1346 186
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1489 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_R[2] 2091 280
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 968 129
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1467 282
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 1230 138
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[34] 1111 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[11] 864 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[24] 1111 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[18] 997 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 2392 364
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r4_0_a2 1598 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_2[3] 2021 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[9] 2157 315
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[1] 1851 223
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy_RNO[0] 842 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 1131 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[13] 2433 337
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 865 124
set_location Controler_0/Answer_Encoder_0/state_reg_RNI5E7S[0] 1238 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count_RNO[0] 2390 330
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[14] 968 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[2] 1929 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[3] 1837 219
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[13] 948 97
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[13] 1190 193
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[8] 1284 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[3] 2365 363
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[14] 1472 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0_m0[6] 2268 357
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[35] 1223 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1334 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[0] 2375 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[3] 2034 280
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 1208 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 991 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 2438 337
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[16] 988 97
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[5] 1006 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[1] 2180 316
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 2418 348
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1293 226
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_9 1913 172
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_1[0] 1845 210
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 1112 109
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2 1329 105
set_location Controler_0/Reset_Controler_0/read_data_frame[12] 1286 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1579 243
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 472 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[5] 2362 345
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[0] 1008 129
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[3] 1009 130
set_location Controler_0/Answer_Encoder_0/periph_data_3[6] 1349 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[4] 1828 216
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[4] 1206 207
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Detect.1.un2_trg_detect_vector 1546 171
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1[6] 2070 273
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1167 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[8] 1140 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 2429 346
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[4] 2124 214
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 1243 123
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[3] 1762 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.N_170_i 1995 234
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[4] 1121 202
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[2] 1268 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 1044 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty_RNO 2297 363
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[13] 1092 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[5] 1920 216
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[20] 820 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 1218 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st[0] 2449 328
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[13] 1012 132
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[37] 1228 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r4_0_a2 1163 129
set_location Controler_0/gpio_controler_0/PULSE_MASK[3] 1186 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1202 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 2439 346
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[37] 1170 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1102 117
set_location Controler_0/Command_Decoder_0/decode_vector[4] 1306 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[3] 1145 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[6] 1973 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st[2] 2433 328
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[18] 809 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 950 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[18] 2316 321
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m45 2026 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[10] 2154 316
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 1228 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[17] 2407 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/RDATA_r[2] 2441 334
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_RNO 1226 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[2] 2389 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[5] 2013 279
set_location Controler_0/Answer_Encoder_0/periph_data_1[4] 1350 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[12] 1126 139
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1496 226
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[33] 1029 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1333 226
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0[0] 1306 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.un1_rptr_fwft_cmb 2390 369
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[11] 1493 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[1] 2414 373
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[6] 1185 202
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[38] 1087 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_2[3] 2035 279
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/re_pulse_d1 1105 154
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 838 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[19] 808 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[10] 1459 156
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[12] 1032 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 1123 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 2399 373
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg[1] 1028 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[4] 1872 220
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r4_0_a2 1703 255
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1591 220
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[43] 1228 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[5] 2021 279
set_location Controler_0/ADI_SPI_1/addr_counter[19] 1376 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][12] 898 124
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIAT661[4] 1241 117
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[7] 1501 156
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 1235 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[1] 1912 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[6] 1926 229
set_location Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_1 1260 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[36] 982 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[1] 2270 357
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[2] 1044 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 1065 133
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4 1127 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 982 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[19] 2401 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_0 1980 228
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state[1] 1321 112
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[4] 1035 112
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1807 256
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto15_0 1113 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[13] 948 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[4] 1824 223
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[26] 760 117
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[12] 1213 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 1146 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[12] 2166 316
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[9] 1061 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[0] 2386 336
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 831 106
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[6] 1253 106
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[14] 1212 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[39] 1092 91
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[7] 1212 118
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[2] 1798 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[2] 1882 225
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[28] 1138 142
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_10 1912 172
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[3] 1885 223
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[14] 1194 115
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 2165 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 1047 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_2[3] 1869 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[28] 2456 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[2] 1967 264
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1183 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_6_9_sn_m12_0_a3 1898 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[4] 2419 348
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 967 138
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 2005 210
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1587 220
set_location Controler_0/ADI_SPI_1/rx_data_frame[2] 1365 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 2392 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 2409 346
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[6] 1016 252
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[2] 1061 133
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1601 216
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[23] 1150 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_1[1] 1974 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[2] 2043 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[6] 2007 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[0] 1901 267
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[20] 1216 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_LANE0_SD_DFN2 2426 325
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1371 198
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[9] 1082 126
set_location Controler_0/Reset_Controler_0/state_reg[3] 1272 103
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[2] 1527 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1403 252
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1335 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[1] 2414 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 2381 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_0_a3_1_RNIVL7D3 1860 225
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 1211 145
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_7_0_a2[5] 1110 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m31_1_0 2018 228
set_location Controler_0/gpio_controler_0/un8_write_signal_1 1227 105
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[4] 1052 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 1110 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 1148 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[7] 1927 264
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset_0_sqmuxa 1525 159
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[7] 1096 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII5F61[35] 1067 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[8] 865 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_1[2] 2104 289
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 1196 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 2331 306
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[12] 1060 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[2] 1478 154
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][5] 1094 193
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1178 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[8] 1532 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0[0] 2277 360
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[23] 1347 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_2[2] 1960 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[1] 1867 222
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[16] 1015 96
set_location Controler_0/gpio_controler_0/Counter_PULSE[2] 1203 115
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[11] 1339 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[29] 2318 310
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2[3] 1088 141
set_location Controler_0/ADI_SPI_0/data_counter[1] 1214 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[27] 1056 100
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1362 183
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[35] 950 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 2022 210
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 1127 105
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[39] 982 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[30] 2163 318
set_location Controler_0/gpio_controler_0/un23_read_signal 1226 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 1240 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_1[1] 1922 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 2440 337
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[31] 1099 132
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[21] 1114 99
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[8] 1227 111
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[29] 1108 150
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[28] 1023 126
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_6_4_fast[6] 2328 360
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i 1028 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[27] 1136 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a2_0 1984 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[0] 2411 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[0] 1924 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[6] 1921 220
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1447 283
set_location Controler_0/SPI_LMX_0/spi_master_0/busy_5_0_0_m2_0_a2 1351 102
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[2] 1222 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1_rep[4] 1894 241
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[5] 967 100
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[4] 1173 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[2] 2388 319
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 985 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[27] 2459 346
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[1] 1312 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 846 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[6] 1929 228
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[18] 1169 208
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[19] 1086 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[11] 2450 352
set_location Controler_0/Command_Decoder_0/Not_Decode_Value 1301 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[4] 1923 214
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[21] 1148 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_0[5] 2106 283
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[13] 1305 123
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[16] 1042 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 984 133
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[19] 1344 112
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[31] 1114 141
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_o2 1382 102
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_8 1911 172
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_1[2] 1841 222
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1503 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_valid_RNIV6S01 2295 363
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 1066 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[10] 1291 208
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_6[1] 2339 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1[1] 2007 270
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1265 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[32] 1186 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_0_1_sqmuxa_2_5_o2 2067 264
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[2] 1140 193
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[5] 1178 117
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[1] 1495 166
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[13] 1473 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 1672 210
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/re_set_RNO 1157 129
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[5] 1836 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[4] 1872 219
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1191 127
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_17 1266 84
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 23 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1310 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_3[4] 1893 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[3] 1971 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 2373 343
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[23] 966 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_4_0_a3_1_RNIVHHD2 1966 216
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[10] 1187 193
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[7] 1257 108
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 257 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1513 208
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[5] 1759 211
set_location Controler_0/Reset_Controler_0/read_data_frame[11] 1294 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1623 217
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 860 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 1140 142
set_location Controler_0/gpio_controler_0/Counter_PULSE[12] 1213 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 2400 352
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[36] 1124 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 2451 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[5] 1906 234
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_i_0 1255 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[0] 1918 279
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1093 118
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNICGTD1 1214 126
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[2] 1311 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty_RNI6ES91 2385 330
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[14] 1323 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[4] 1824 222
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1365 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[27] 2408 330
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[10] 1332 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 1033 127
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[11] 1115 193
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_EXT 1244 106
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[9] 1304 111
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[2] 1293 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 2408 376
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_a4[1] 1034 108
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[6] 1053 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_12_9_sn_m12_e_0_a3 1865 228
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[15] 961 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[5] 2402 334
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_17 1224 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1429 282
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1386 252
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 896 124
set_location Controler_0/Answer_Encoder_0/state_reg_RNI7G7S[0] 1242 114
set_location Controler_0/ADI_SPI_0/data_counter[6] 1219 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1617 217
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[1] 1284 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[1] 847 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[0] 2432 337
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid 1109 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1218 133
set_location Controler_0/ADI_SPI_0/counter_3[4] 1232 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1381 249
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[10] 1305 117
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[1] 1753 211
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[23] 1566 160
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 1003 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 928 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[4] 1934 213
set_location Controler_0/gpio_controler_0/Outputs_1_sqmuxa_1_i 1206 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[4] 1149 130
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1363 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/re_set 2352 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[23] 2170 322
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1377 199
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 966 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[6] 2053 274
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[31] 1215 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[8] 1390 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[1] 1960 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty_RNO 2383 330
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[13] 1250 109
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[22] 1244 103
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[1] 1322 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_1[6] 1847 228
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[4] 1207 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[31] 2177 322
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/o_lckfrc_st 2379 322
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPE2D2[12] 1068 132
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[7] 1186 202
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[5] 1204 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[0] 1910 279
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[2] 1252 118
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[5] 1849 229
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[15] 1057 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_K.2.un24_input_k_array_0_a2 2090 279
set_location Data_Block_0/DataSource_Transcievers_0/PF_CCC_C5_0/PF_CCC_C5_0/clkint_0/U0_RGB1 1750 368
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1_RNO[17] 1147 174
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 1161 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_9_1_sqmuxa_0_a3 2039 261
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[5] 1290 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[2] 2051 279
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 1199 96
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[16] 1193 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1361 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_0 2044 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[2] 1866 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[2] 1942 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[1] 2171 316
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[21] 976 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 999 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1562 244
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[11] 1475 157
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[34] 1086 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[29] 1116 139
set_location Controler_0/Answer_Encoder_0/state_reg_ns[2] 1245 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[4] 1992 271
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[19] 1109 99
set_location I_2 1164 162
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[14] 2413 343
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 842 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 2365 361
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_0 875 126
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[26] 1247 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_15_0_0 1521 168
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1387 252
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 1159 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 928 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIVBR51 1570 234
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[11] 1218 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[6] 1951 235
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[2] 1067 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[24] 2175 319
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[0] 1315 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_RNIRETO1[4] 2350 336
set_location Controler_0/gpio_controler_0/Outputs[2] 1180 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1810 256
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[31] 1101 123
set_location Controler_0/Answer_Encoder_0/periph_data_7[4] 1345 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[35] 1020 99
set_location Controler_0/gpio_controler_0/Inputs_Last[13] 1213 112
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[4] 1195 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][8] 860 112
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[15] 1107 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/re_set_RNO 2352 327
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[28] 758 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[29] 995 100
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2[3] 1134 117
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[5] 1548 160
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[16] 1068 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/FIFO_COUNT[0] 2016 235
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1 1512 238
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[5] 1218 208
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[3] 1016 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync_RNI2OE21[1] 2396 321
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[1] 2005 283
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1_RNIPM6E 1366 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3_RNIPCSU_1 1946 222
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1313 223
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[14] 1054 129
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[0] 1026 109
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 186 144
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[16] 1068 136
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10 1016 114
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r9 1106 195
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1760 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[7] 1899 234
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1353 175
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 1130 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[6] 1929 229
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1491 235
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[12] 997 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNIEI291 1106 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[11] 871 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 853 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_1[1] 1970 264
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[24] 957 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1490 255
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[13] 1513 166
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[3] 1866 222
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1 1672 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[1] 1924 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 2335 309
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_1_i_a3 2068 267
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[33] 965 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1348 201
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[2] 1370 187
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_8 885 117
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[3] 1092 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.1.un28_ilas_enablelto10 2315 336
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1330 175
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_4_4_fast[6] 2356 336
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIP8GL1 1096 105
set_location Controler_0/gpio_controler_0/Outputs_8[15] 1182 102
set_location Controler_0/gpio_controler_0/Outputs[6] 1189 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[0] 1872 270
set_location Controler_0/gpio_controler_0/Outputs_8_2[9] 1201 102
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[12] 1098 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[4] 1514 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_a2_1 2024 222
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[23] 1103 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1251 210
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[36] 1224 123
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[1] 1841 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/un1_orcomparatordata_a_i_1_a2_0_RNIP9ST 2106 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_3_0_a3_0 1971 225
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 1130 99
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 1105 175
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[12] 1104 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 986 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0_1[7] 2274 360
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1801 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 2336 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[3] 2316 310
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[2] 1914 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/FIFO_COUNT[6] 2106 271
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3] 1042 124
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[12] 1221 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28] 2456 336
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[16] 1142 132
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[5] 1328 103
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[2] 1823 211
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 875 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[1] 1911 279
set_location Communication_0/USB_3_Protocol_0/Synchronizer_0/Chain[0] 1248 127
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 1143 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[4] 1889 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 2399 361
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIEQ85[0] 1128 87
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[12] 1353 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[7] 1918 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_1[4] 1901 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_21_i_0 2043 264
set_location Controler_0/ADI_SPI_0/rx_data_buffer[7] 1345 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[2] 1493 253
set_location Data_Block_0/Communication_Builder_0/state_reg[8] 1214 196
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[3] 2275 360
set_location Controler_0/ADI_SPI_1/addr_counter[28] 1385 100
set_location Communication_0/Communication_Controler_0/state_reg[0] 1316 106
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[2] 1014 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 1044 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[2] 2444 352
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_1_sqmuxa_1_i 1283 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.N_265_i_i_i 2112 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[27] 2408 331
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[2] 1322 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1532 217
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_0 1377 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[9] 2439 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.3.un69_ilas_enablelto7_1 2302 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_31_i_a2_2 2054 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc4 2438 342
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 950 103
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[20] 1056 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[8] 2279 360
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/fifo_valid 942 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1330 226
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[25] 1054 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 2299 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[2] 1885 219
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set 1025 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_2[3] 1943 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[0] 2050 280
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 939 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[0] 1844 222
set_location Controler_0/Reset_Controler_0/SET_PULSE_INT_1_sqmuxa_i 1276 111
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[7] 1119 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_10_iv_0_RNO 1531 168
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[27] 1093 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1132 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1138 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1208 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[29] 1146 132
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[23] 966 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1357 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[7] 1877 228
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_3[3] 2294 358
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set 1300 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[6] 1952 235
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[33] 1186 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_24_9_sn_m6_e 2059 270
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[17] 1145 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 1110 109
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[0] 1811 229
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer_Valid 814 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[3] 2054 276
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI0MU82[0] 1171 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st[0] 2425 328
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[3] 1187 111
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[17] 1104 138
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[7] 1097 99
set_location Controler_0/Command_Decoder_0/counter[11] 1258 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 1185 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 1179 145
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[8] 1276 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[9] 2278 360
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[10] 1303 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m71 1146 135
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[20] 1172 190
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[37] 1230 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 961 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1686 216
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[0] 985 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.full_r 2407 349
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[1] 1214 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m0[3] 1913 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 2346 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[9] 2337 334
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNINN4L1 1508 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[2] 2402 375
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[9] 2297 330
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/emptyilto13 1113 195
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[3] 2045 283
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_0_sqmuxa_i_0_o3 1326 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_2[2] 1843 222
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[0] 1398 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[2] 1889 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_13_0_a3_1 1865 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_3[2] 2148 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_valid 2434 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc2 2440 342
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14] 1152 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3_2_RNIV0E11 2054 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1[14] 2379 306
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1269 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a3_0_3_1 1981 234
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 1179 142
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_5_i_o2[1] 1326 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2[3] 2438 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[3] 2062 273
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 1152 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_2[0] 1875 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 2379 334
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 965 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m20_0 2098 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[0] 2359 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[8] 2387 307
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 1128 199
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[8] 1128 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1257 217
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 1164 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 1137 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 2312 373
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1311 226
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[1] 1402 253
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 967 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_3 2364 372
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[29] 1109 91
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_state_reg_5_0_a3 820 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[3] 2007 265
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[8] 1125 202
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_RNO[0] 1160 192
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1679 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.full_r_RNI805 2361 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[1] 1971 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[21] 2426 360
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22] 1094 90
set_location Data_Block_0/Communication_Builder_0/next_state_1[12] 1220 198
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[0] 1188 196
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK5D61[27] 1146 138
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[5] 1097 142
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[5] 852 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3_RNI6CUF_1 1960 222
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 1153 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIMB2D2[11] 1177 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st[4] 2453 328
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[16] 1129 172
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_13_1_sqmuxa_1_0_a3 1978 228
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 1046 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[38] 1141 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIAH0R[0] 2347 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[2] 2001 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_0[1] 1942 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 2449 370
set_location Controler_0/ADI_SPI_0/rx_data_buffer[6] 1352 118
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2_i_m2[16] 919 126
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[2] 1265 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set_RNO 1606 213
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock 1029 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 2406 369
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1442 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[2] 2431 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1[1] 1884 241
set_location Controler_0/gpio_controler_0/Outputs[8] 1200 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[0] 2032 279
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[8] 1271 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[3] 1897 225
set_location I_2_CLK_GATING_AND2 218 6
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[31] 1059 102
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[23] 1022 133
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1532 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 2427 349
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[20] 1174 129
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1351 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[1] 1896 219
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3] 1140 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1249 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[4] 2035 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 2365 337
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1306 229
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[8] 1092 196
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 1579 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[3] 1127 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[30] 1181 139
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][6] 1095 193
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r 973 130
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[3] 1280 124
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[10] 1048 133
set_location Controler_0/ADI_SPI_1/data_counter[24] 1403 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 2403 349
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 818 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[27] 953 97
set_location Controler_0/gpio_controler_0/PULSE_MASK[15] 1180 103
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[12] 1129 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 2402 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_3[3] 2055 277
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[0] 1799 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[1] 1850 234
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[21] 1070 139
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[6] 1316 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty 2383 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m0s2 1861 216
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[11] 899 124
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[2] 1254 118
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 1112 199
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[5] 847 114
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1377 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[3] 1921 267
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 893 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[30] 961 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[5] 1953 222
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 965 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 1171 103
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[12] 1003 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_17_i_0_0 2067 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m0[7] 1892 228
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[26] 1117 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_10_9_sn_m6_e 1930 222
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[17] 1527 169
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3_2 2009 225
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[18] 1194 112
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[11] 1212 190
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1339 226
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[12] 1194 129
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1491 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1358 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 2408 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_4 2433 354
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[56] 1229 222
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[0] 1097 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1814 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[6] 1900 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Counter_IlasSequence[1] 2318 364
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[14] 1467 156
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[0] 845 123
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_RNO[7] 822 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[16] 2319 310
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[2] 1513 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1368 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1184 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1338 208
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[6] 1330 103
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[22] 1105 145
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[0] 1225 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[4] 2325 310
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 981 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_a2_1_RNIL8S61_0 2006 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[2] 2012 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1[7] 1970 216
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[5] 1317 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3_RNI6CUF_2 1983 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[4] 2010 271
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 968 109
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[4] 1836 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 2395 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 2369 337
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[5] 1172 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22] 1095 90
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0[9] 1217 195
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[2] 852 126
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKX0[0] 1199 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/emptyilto6_0_a2 2408 363
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 1137 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[0] 1857 234
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[10] 1302 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/N_63_i 1125 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m74 1179 132
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1564 244
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_7[6] 2297 358
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1512 226
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last_RNIOBA6 1176 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[25] 1093 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[5] 1845 217
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI5R2D2[16] 1071 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 2383 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[1] 1870 222
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[34] 1120 124
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3_fast[1] 823 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[33] 962 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_K[3] 2096 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[12] 2335 307
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[11] 810 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/REN_d1_RNIO3EQ 2303 369
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[14] 1068 139
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[26] 1155 145
set_location Controler_0/gpio_controler_0/PULSE_MASK[8] 1211 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNI07G61[2] 2341 333
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 847 109
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[5] 1329 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un58_ilasrawcounter 2324 333
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]_CLK_GATING_AND2 1897 171
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[13] 1051 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m0[6] 2072 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 2390 373
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 1034 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[3] 2316 309
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM[1] 2012 234
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[3] 1487 159
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[5] 1310 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[7] 1899 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[29] 2321 310
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[0] 1913 279
set_location Controler_0/Answer_Encoder_0/periph_data_6[3] 1338 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[2] 2294 355
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[22] 1206 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout[0] 2437 373
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[6] 1016 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count[1] 2375 331
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1705 246
set_location Controler_0/ADI_SPI_0/sdio_cl 1243 91
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3 976 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 1198 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_4[0] 1468 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 2345 346
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[15] 1126 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[0] 1862 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[4] 2373 345
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[36] 1084 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[32] 1072 127
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/TRG_Unit_Detect 1604 220
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[1] 1255 111
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[14] 1176 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_1[0] 1967 229
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/un35_test_data_1_CO2 2272 363
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[0] 1258 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 1007 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[17] 1144 139
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1526 216
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 1203 145
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[35] 1227 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[19] 1129 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[3] 1940 229
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 852 99
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[10] 975 301
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[0] 1011 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1362 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[2] 1925 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_Empty_Signal_GEN.3.un26_read_data_empty_signallto6_i_a3 2024 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[2] 1958 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[4] 2424 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_8_0_a3_0_RNII04M2 2069 279
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1364 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[7] 1901 235
set_location Controler_0/Command_Decoder_0/decode_vector[6] 1299 103
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[22] 1344 102
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[1] 1264 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[6] 1287 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[4] 2413 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 2368 351
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1311 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/sync_st[0] 2395 325
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[7] 1274 111
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0_a2[0] 1159 192
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 1117 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[39] 1089 124
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[2] 1830 262
set_location Data_Block_0/Communication_Builder_0/next_state[9] 1223 195
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RE_d1 1245 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[6] 2073 273
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1554 235
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1244 211
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1446 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[4] 2409 343
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1532 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[2] 2017 273
set_location Controler_0/Answer_Encoder_0/state_reg[3] 1246 115
set_location Data_Block_0/Communication_Builder_0/state_reg[11] 1215 199
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[10] 1524 166
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[2] 847 102
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[12] 1315 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 1129 139
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[31] 1215 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[2] 2027 273
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[13] 1218 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[21] 2155 322
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_17 1388 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_1[6] 2103 289
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[25] 1214 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a3_0_3 1980 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[7] 2424 337
set_location Controler_0/gpio_controler_0/un11_read_signal_0 1238 111
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[7] 1225 184
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_12 1907 172
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[11] 1146 196
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 2371 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_19_1_sqmuxa_1 2040 261
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[18] 1338 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[4] 2312 331
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer[8] 2097 274
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[1] 1179 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_2[0] 1932 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_26_i_0_0 1995 222
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 972 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout[3] 2341 322
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[2] 996 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/update_dout 1156 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[4] 1975 216
set_location Controler_0/ADI_SPI_1/rx_data_buffer[0] 1357 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 1187 142
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[6] 1151 111
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[0] 1132 115
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[21] 1352 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[34] 1104 102
set_location Data_Block_0/FIFOs_Reader_0/state_reg[2] 1231 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_25_9_sn_m6_e 2095 270
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[7] 1142 207
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[23] 1205 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2FUB1[0] 1032 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out_RNIQP0R 1520 165
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[10] 811 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[0] 2416 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[8] 2450 364
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1535 214
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[9] 1299 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 834 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[10] 2328 307
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[2] 1997 273
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1659 211
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[2] 1518 166
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1515 207
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[1] 1012 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[3] 2272 355
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[28] 1099 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_17_i_a3_1_2 2066 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_1[7] 2111 289
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 1073 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_7_1_sqmuxa_2_0_a3 2040 270
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1355 175
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[38] 943 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[0] 2425 337
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 971 127
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[1] 1883 211
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 961 102
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[6] 1360 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[22] 2453 352
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[3] 1009 106
set_location Controler_0/ADI_SPI_1/rx_data_buffer[4] 1367 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_3[1] 1814 271
set_location Controler_0/ADI_SPI_1/data_counter[27] 1396 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[19] 2420 358
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30] 2420 360
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1095 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1690 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 2364 370
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[4] 1323 109
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[20] 1347 112
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[8] 1228 111
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv[0] 1522 156
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[6] 1170 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 2407 376
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[12] 1193 196
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[22] 1098 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 1211 139
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICRA61[14] 1176 138
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[22] 1238 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[6] 2000 262
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1525 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[1] 2056 282
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[30] 1080 126
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1464 282
set_location Data_Block_0/Communication_Builder_0/wait_next_state[13] 1217 199
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[28] 1122 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 2377 346
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto15_0 991 111
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[12] 1335 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a2_RNINEVH1 1967 273
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[9] 1149 207
set_location Controler_0/Reset_Controler_0/read_data_frame_6[12] 1286 108
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_ADDR_Is_Free 1093 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1715 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[15] 2453 364
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_1_RNIOO4V1 1222 195
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[19] 2420 357
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[3] 1038 130
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1268 207
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[0] 1056 139
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[5] 1204 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[6] 1863 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_20_i_a3 2057 261
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1368 247
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1349 244
set_location Controler_0/ADI_SPI_1/data_counter[26] 1395 106
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[20] 1346 111
set_location Communication_0/Communication_ANW_MUX_0/state_reg_RNO[0] 1213 126
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 459 315
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[6] 1844 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[4] 1836 219
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[1] 996 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_2[1] 2400 327
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1590 220
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[12] 1491 159
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 2400 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNI6DG61[8] 2348 333
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 973 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1326 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[25] 2438 364
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[28] 1146 127
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[0] 1330 106
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[7] 1676 226
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[9] 1387 183
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[16] 779 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_TX_rclkint 1750 367
set_location Controler_0/ADI_SPI_0/counter[8] 1231 82
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[25] 1092 99
set_location Data_Block_0/Communication_Builder_0/state_reg_RNI2NBQ[12] 1224 195
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[12] 945 91
set_location Controler_0/gpio_controler_0/Outputs_8[10] 1214 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[2] 1929 267
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1297 226
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[30] 1220 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 2389 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 2400 346
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1352 175
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m252 1075 129
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1688 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNIK9MH1[4] 2351 327
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[19] 1198 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m39 1814 267
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[13] 1473 157
set_location Controler_0/gpio_controler_0/Counter_PULSE[1] 1202 115
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[5] 1848 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[3] 2069 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 2437 337
set_location Controler_0/ADI_SPI_0/addr_counter[13] 1262 88
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[19] 1123 141
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[4] 1268 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_valid_RNIRR6U 2428 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[5] 1873 270
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[3] 1527 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[0] 2410 327
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 958 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 2436 333
set_location Controler_0/ADI_SPI_1/data_counter[14] 1383 106
set_location Controler_0/gpio_controler_0/PULSE_MASK[14] 1187 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 1189 138
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[0] 1380 183
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/un55_test_data_1_CO2 2292 357
set_location Data_Block_0/Communication_Builder_0/wait_next_state[7] 1231 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[9] 2153 316
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[29] 1120 133
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[25] 1022 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_1[1] 2052 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[0] 2025 271
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[11] 1141 111
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[8] 835 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[29] 1111 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1250 210
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[6] 1287 118
set_location Data_Block_0/Communication_Builder_0/state_reg[5] 1216 196
set_location Controler_0/Answer_Encoder_0/periph_data_2[8] 1324 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1354 202
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 1215 136
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_2[5] 2269 364
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[36] 944 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[6] 1095 127
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[23] 1245 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 2421 369
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[0] 1008 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m127_i 1814 270
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 1217 139
set_location Controler_0/Answer_Encoder_0/periph_data[10] 1302 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st[3] 2428 328
set_location Controler_0/gpio_controler_0/Counter_PULSE[9] 1210 115
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2 1147 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[6] 974 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 981 129
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[15] 1345 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_12_0_0 1516 168
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[5] 2297 355
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 895 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 830 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_0[6] 1979 220
set_location Controler_0/gpio_controler_0/PULSE_MASK[6] 1195 103
set_location Controler_0/gpio_controler_0/Outputs[3] 1184 106
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[10] 1147 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un37_ilasrawcounter_5 2336 357
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[6] 1338 109
set_location Controler_0/Answer_Encoder_0/periph_data_2[4] 1217 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[15] 973 100
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[1] 1180 202
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[24] 1136 99
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[5] 1268 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 1106 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[2] 1943 219
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter[1] 1099 139
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[29] 940 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[14] 1061 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_0[7] 2086 277
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0_a2_0 1235 90
set_location Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2 1251 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[19] 1130 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[32] 1125 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_26_9_sn_m12_e_0_a2 2029 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[4] 1934 222
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[3] 1346 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17] 1142 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3_1 1980 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[0] 1920 223
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[7] 1201 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[2] 1917 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[7] 2276 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[0] 2172 318
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[17] 1164 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[6] 1951 216
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1605 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[6] 2038 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_valid 2178 322
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_0_sqmuxa_0 1988 222
set_location Data_Block_0/FIFOs_Reader_0/state_reg[6] 1227 202
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[22] 1045 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[7] 1885 234
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a2[3] 1144 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_3 2432 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m3 2020 222
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8NA61[12] 1170 138
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_0_sqmuxa_0_a4 1017 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1345 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 1092 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 2389 345
set_location Controler_0/Command_Decoder_0/decode_vector[1] 1303 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[7] 1914 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2[2] 2443 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 2414 376
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[0] 790 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1465 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[1] 1900 220
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3_i_m2[19] 1143 189
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[3] 1127 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[1] 1927 213
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 1214 138
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1181 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[32] 969 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[3] 1974 273
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER_RNO 1229 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[7] 1959 216
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[14] 1250 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 2401 346
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[5] 1038 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[3] 2455 336
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1203 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[0] 2350 370
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[25] 1114 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 2181 318
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1245 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24] 2423 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_A[2] 2088 280
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[2] 1484 156
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[5] 1330 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[33] 1009 99
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[1] 1845 256
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[3] 880 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 1117 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 1212 135
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1568 237
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1676 210
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 836 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[4] 1934 214
set_location Controler_0/ADI_SPI_0/data_counter[30] 1243 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_23_0_a3_1 2060 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_4_0_a3_1_RNIVHHD2 1983 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[3] 1921 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 2442 370
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/re_set 1121 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 927 97
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[4] 1015 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/emptyi_fwftlto6 2411 342
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[2] 1484 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count[0] 2370 331
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[31] 963 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/DataWrite_RNO[1] 2107 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_2[2] 1833 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[3] 1984 273
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[4] 1183 202
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 1388 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[11] 1117 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un43_ilasrawcounter_5 2327 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_1[1] 2381 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_i_0_i[3] 2108 282
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 1112 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[3] 1817 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_2[3] 1892 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[1] 2293 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_1[1] 1857 216
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[17] 1029 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1657 211
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[1] 1294 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 2420 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[3] 2031 279
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[34] 1166 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 2442 337
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1436 283
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1382 253
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[23] 1106 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1312 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[4] 1955 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_0[0] 1999 229
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 1227 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 1156 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[3] 1908 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[0] 1094 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a3_0_3 2046 267
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1818 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_1[3] 1964 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[5] 1926 267
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 1112 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 2367 351
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 843 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 857 127
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[5] 977 99
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/un27_test_data_1_1.CO2 2306 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[3] 2163 316
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[10] 1064 138
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_5_0_a2[10] 1147 195
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[13] 1276 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[3] 854 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[6] 1123 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI5U5D2[25] 1140 138
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[20] 1148 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[23] 1127 133
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[10] 1222 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[18] 2438 352
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[11] 888 124
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[4] 1274 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[1] 1878 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[4] 1890 273
set_location Controler_0/Answer_Encoder_0/periph_data_7[5] 1326 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[0] 1911 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 2377 343
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[9] 1292 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1 1163 142
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[17] 1340 106
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[2] 1154 190
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_INT_sclk_u 1345 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 1117 103
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[7] 992 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[2] 1826 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[0] 2041 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[2] 2020 270
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 1145 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 1183 145
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[2] 1266 102
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[2] 1347 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[24] 1500 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[0] 2305 331
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_18_iv_0_RNO 1524 168
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30] 1050 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 2450 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[5] 2062 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_0 1981 228
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[3] 807 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1[0] 2023 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_LANE0_SD_OR2 2452 324
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[4] 1299 108
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY5 1030 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[20] 2167 322
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1490 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/o_lckfrc_st 2389 325
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[9] 1333 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[6] 1909 270
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 1788 315
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_23_1_sqmuxa_1_0_a3 2044 270
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_3[7] 2303 358
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[5] 2418 373
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1489 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 2426 345
set_location Controler_0/ADI_SPI_1/data_counter[17] 1386 106
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[14] 777 114
set_location Communication_0/UART_Protocol_1/INV_0 1003 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[2] 1818 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 2426 372
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 984 103
set_location Controler_0/gpio_controler_0/Outputs_8_2[2] 1182 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 1210 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 1126 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 2343 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[2] 2445 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout[3] 2313 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/fine_lock_combo.un1_lock_event5_0_a3_0_0 2389 330
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_7[4] 2298 358
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1428 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[1] 1886 228
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1261 214
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1725 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[3] 2186 322
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[10] 1252 145
set_location Controler_0/Reset_Controler_0/read_data_frame[10] 1292 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[7] 2034 270
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[8] 1039 109
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[2] 1106 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1600 213
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3_i_m2[11] 1146 189
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[7] 1186 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[1] 1964 214
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 849 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[27] 1146 139
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[33] 962 97
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[7] 1834 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[3] 1846 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_1[5] 1927 216
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[36] 1222 97
set_location Data_Block_0/Communication_Builder_0/fsm_timer[0] 1244 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1551 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[2] 1880 225
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIJ82D2[10] 1068 126
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_5_i_m3[0] 1323 111
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[0] 1290 124
set_location Controler_0/ADI_SPI_0/counter_3[0] 1233 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 2381 343
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[25] 1047 102
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[4] 1576 217
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_7_4_fast[6] 2297 357
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIU8341 1056 105
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[0] 1105 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[29] 1124 133
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[7] 1119 141
set_location Controler_0/ADI_SPI_1/data_counter[16] 1385 106
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[3] 1323 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_last[0] 2382 328
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[32] 1101 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[6] 841 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[23] 1475 160
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 1143 100
set_location Communication_0/Communication_ANW_MUX_0/Communication_vote_vector[1] 1222 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[32] 1053 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1431 282
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[26] 1213 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[1] 1845 223
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 861 124
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[0] 1331 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1172 118
set_location Communication_0/Communication_Controler_0/read_data_frame_5[2] 1252 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[4] 1916 276
set_location Controler_0/Answer_Encoder_0/periph_data_7[8] 1331 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 2388 375
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[5] 1910 264
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1371 208
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 858 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a3 2028 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un52_ilasrawcounter_RNIVR1L1 2306 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[7] 2164 319
set_location Controler_0/Answer_Encoder_0/periph_data_1[2] 1254 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 1149 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1372 252
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1375 252
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 1161 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][5] 848 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[2] 1874 226
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 701 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[0] 2412 331
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[12] 1275 109
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY 1031 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/REN_d1_RNIKP701 2408 354
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1260 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1314 225
set_location Data_Block_0/Communication_Builder_0/state_reg[9] 1223 196
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_14_0_a2[1] 1117 195
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[3] 1519 166
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1327 226
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_s1_0_a4 1022 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[4] 1821 225
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[11] 1275 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[4] 980 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1394 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[7] 2331 309
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_2[1] 1889 238
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_4[5] 2359 337
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIB46D2[27] 1082 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0s2 1968 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0s2 2043 270
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 1205 145
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[15] 1296 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[5] 1904 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/fifo_valid 2300 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 2392 346
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[29] 1124 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 956 105
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[2] 1319 114
set_location Controler_0/Answer_Encoder_0/periph_data_7[7] 1325 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 1151 106
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set_RNO 1358 186
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27] 2294 309
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[9] 1090 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 1135 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[1] 1925 217
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1244 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[2] 2320 309
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[28] 758 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set 1169 142
set_location Controler_0/Command_Decoder_0/state_reg_RNO[4] 1283 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[0] 1869 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/DataWrite_RNO[0] 2094 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[0] 1922 219
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[32] 1226 99
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 1167 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[3] 2351 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[3] 2383 375
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[6] 1975 264
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 840 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty_RNO 2174 321
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 966 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[5] 1928 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_o5[4] 2459 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_7_1_sqmuxa_0_a3 2036 267
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[7] 1133 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 2410 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[4] 2010 277
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1245 211
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 1218 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[2] 1530 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 1164 106
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[5] 1172 202
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_i 1360 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[18] 2425 357
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[4] 1839 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[6] 1885 270
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK5D61[27] 1089 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[6] 1879 234
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 986 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][13] 879 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE43D2[19] 1090 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[4] 1935 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_2[7] 1891 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[29] 2322 310
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m136 1894 240
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 983 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 2403 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[2] 1902 271
set_location Controler_0/gpio_controler_0/un44_write_signal_0 1227 102
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0_a2_0[4] 1173 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/o_lckfrc_st_RNO 2389 324
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.afull_r 1148 199
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 987 130
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable37 1235 81
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[2] 1201 118
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[6] 1210 208
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[1] 1077 142
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][13] 1126 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[1] 1938 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout[2] 2312 364
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 958 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 2280 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync[0] 2392 325
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 831 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_25_0_a3_0_RNIU9RK2 1997 270
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m125 1169 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_1[2] 2023 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0[7] 2273 360
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[20] 1147 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNI1H851[1] 2340 330
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[10] 2433 360
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKX1[0] 1375 186
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1386 246
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2[36] 1085 96
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO 1148 198
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNILG241 1180 132
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1496 234
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[8] 1152 136
set_location Controler_0/Command_Decoder_0/decode_vector_12_4dflt 1306 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[9] 2336 307
set_location Controler_0/Answer_Encoder_0/periph_data_3[13] 1346 123
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_1[5] 2315 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 2334 306
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_19_9_sn_m18_0_a2 2017 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r 2454 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.0.un6_ilasrawcounter_5 2278 357
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 1027 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 1196 138
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1185 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_0_0_0_a2[1] 2116 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[5] 1905 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 2375 343
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_RNO 1354 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1518 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9s2 1985 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[2] 1895 273
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[30] 1102 136
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[13] 1334 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[3] 1522 165
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 992 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_2[1] 1995 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m0[6] 1945 228
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[18] 1007 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 1203 139
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1496 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[5] 2370 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_1_0_iv_0[6] 2317 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[7] 2034 264
set_location Controler_0/Command_Decoder_0/decode_vector_12_8dflt 1296 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 955 136
set_location Controler_0/ADI_SPI_1/data_counter[4] 1373 106
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[0] 1095 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RE_d1 1365 199
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[7] 1254 109
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[5] 1205 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_1[5] 2021 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 2310 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[10] 2418 337
set_location Controler_0/Answer_Encoder_0/periph_data_6[4] 1353 123
set_location Controler_0/Answer_Encoder_0/cmd_status_err 1251 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_2_0_iv_0_RNIAIHG[5] 2335 357
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[10] 1304 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[14] 1472 157
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[24] 996 115
set_location Controler_0/ADI_SPI_0/assert_data 1237 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_2[4] 1884 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[2] 1893 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_2[3] 1862 216
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[20] 1141 127
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[5] 1328 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 2380 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/emptyi_fwftlto6_4 2354 333
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 979 96
set_location Controler_0/gpio_controler_0/Outputs_8_2[5] 1190 102
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/FaultCounter_Elapsed 1108 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[4] 1829 229
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPK8D2[30] 1180 138
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl_RNO 1350 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a2 2055 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[5] 2034 273
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_indicator.fifo_write_9_1 1149 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[33] 1017 100
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[2] 1203 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[2] 2045 279
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[8] 1064 129
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[11] 1511 253
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[38] 1176 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Counter_IlasSequence[0] 2317 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 2389 369
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1356 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[7] 1916 271
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 1158 142
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0_a2_0[0] 1254 144
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 829 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_1[2] 1961 219
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[16] 1012 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[7] 1511 153
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_1[3] 2348 337
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[3] 1039 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 862 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[10] 1130 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_14_0_a2[1] 861 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 1046 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[10] 1171 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_11_9_sn_m6_e_2 1976 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[6] 1922 223
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r4 1110 195
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[13] 1120 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[5] 2001 277
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_2_0 1345 186
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_2[7] 2035 265
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 864 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_6_0_a3_1_RNIKS8E3 1947 222
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[4] 1309 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[13] 866 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 1158 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[5] 1935 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[5] 2383 364
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl_3_i_0 1327 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_12_9_sn_m6_e_3 2081 270
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 981 207
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1513 207
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[54] 1287 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m57 2006 234
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 962 127
set_location Data_Block_0/Communication_Builder_0/wait_next_state[3] 1233 199
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 2341 361
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[14] 1306 115
set_location Communication_0/Communication_Controler_0/state_reg[1] 1311 106
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[22] 1126 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 1056 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[5] 1951 220
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[1] 1010 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_RNO[1] 1483 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1712 247
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[1] 807 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_2[2] 1995 274
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/re_set 1707 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 2375 334
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNILG241 1112 123
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[25] 1112 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 2421 376
set_location Controler_0/Command_Decoder_0/state_reg[0] 1247 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 966 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 997 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1131 124
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][11] 1147 196
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set_RNO 1035 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[0] 2269 355
set_location Controler_0/gpio_controler_0/Outputs_8_2[8] 1207 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1508 253
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1600 216
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[28] 1117 91
set_location Communication_0/Communication_Switch_0/DEST_2_Fifo_Empty 1114 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 1047 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1261 217
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[14] 1215 190
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[5] 1128 136
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy 1328 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/RDATA_r[0] 2447 334
set_location Controler_0/ADI_SPI_1/rx_data_frame[7] 1362 118
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[10] 1120 145
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_n4 1101 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_2[0] 2022 276
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[22] 1100 124
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[28] 1235 124
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1237 127
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns[13] 1143 111
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[4] 1415 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[1] 2353 373
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg_RNO[4] 2103 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 1020 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[1] 1477 165
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1521 207
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 1353 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[4] 2036 273
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[8] 1385 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[0] 2377 327
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[1] 1233 223
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIP5L41 1362 198
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_RNO 2417 351
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[18] 1470 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 2405 349
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[9] 1122 130
set_location Controler_0/Answer_Encoder_0/periph_data_7[2] 1333 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[26] 2429 337
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1304 228
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 978 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 969 136
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[17] 1147 175
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[12] 893 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[4] 2005 276
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[9] 1255 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/re_set 2192 322
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 1171 106
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[10] 1341 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[9] 853 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[29] 1124 126
set_location Controler_0/Answer_Encoder_0/periph_data_3[8] 1328 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[11] 1168 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_A[3] 2089 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[3] 2416 373
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_4 1223 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_0_o2_0[4] 2016 228
set_location Communication_0/Communication_Controler_0/read_data_frame_5_1_1[0] 1319 117
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31_2 1280 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_0_sqmuxa_0 2063 264
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 856 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/lckfrc_st 2434 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[18] 2434 358
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[33] 1014 99
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO[7] 1013 111
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[24] 1230 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m32 2019 228
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[3] 1774 220
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 1220 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 1171 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m148 1195 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[20] 1165 133
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[16] 1215 202
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[37] 1174 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[4] 982 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m168 1177 132
set_location Controler_0/ADI_SPI_1/state_reg[4] 1329 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[2] 1139 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[0] 1945 217
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1358 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.SUM_0[4] 2013 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[9] 2157 316
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_2[0] 1938 228
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.ALL_FIFO_Enable_0_2_iv_i 1513 168
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2[3] 1017 126
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1356 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[1] 1919 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[3] 1988 270
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[10] 1462 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 2450 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_1[7] 1969 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[0] 1836 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[0] 2172 319
set_location Controler_0/ADI_SPI_1/sdio_1_RNO 1366 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[3] 1515 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[3] 1820 226
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[5] 1513 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[24] 2182 319
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[9] 1453 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_a5 2401 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_17_i_a3_2 2063 261
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[24] 1192 130
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[0] 1098 144
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[25] 775 115
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[21] 1207 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty 1114 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m6 2059 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 2396 337
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1314 222
set_location Controler_0/ADI_SPI_0/rx_data_frame[1] 1355 118
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[8] 1284 118
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[9] 1007 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[12] 865 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/rxidle_st[1] 2424 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_2[6] 1938 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 2417 364
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[21] 1148 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 1160 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[0] 1907 273
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[12] 1141 196
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1603 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[3] 1992 277
set_location Data_Block_0/DataSource_Transcievers_0/AND3_0 1728 150
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 1074 100
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[15] 1214 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1663 211
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[15] 1333 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[7] 1130 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24] 1040 126
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 1898 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/IlasRawCounter_2_0_sqmuxa 2334 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[5] 1884 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_21_i_a3_0 2004 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[28] 2413 358
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 1177 142
set_location Controler_0/ADI_SPI_1/addr_counter[11] 1368 100
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_0_sqmuxa_i_0_a2_0 1346 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[7] 2333 310
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[6] 2029 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/fifo_valid_RNIAR8F1 2346 324
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[0] 1791 280
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[21] 963 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_17_iv 1531 165
set_location Data_Block_0/Communication_Builder_0/fsm_timer[1] 1237 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[10] 2425 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[4] 2312 330
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set_RNO 1030 132
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_3[0] 1275 99
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter[1] 1023 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[1] 2415 331
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[4] 1218 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m17_e 1074 129
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[5] 1837 256
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0[8] 1220 195
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 969 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 2378 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI6SPA1[0] 2349 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[9] 2314 337
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[7] 1167 111
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[16] 988 96
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[28] 1228 100
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_5_4_fast[6] 2334 330
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[4] 2055 282
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1073 118
set_location Controler_0/ADI_SPI_0/ss_n_0_sqmuxa_i_0_o2 1253 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 1064 97
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[10] 1022 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1497 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_3[1] 1892 241
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 847 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[9] 1386 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_20_1_sqmuxa_2_0_a2 2050 261
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask_1_sqmuxa_1 1272 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1358 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[28] 2297 310
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[15] 1115 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31] 2443 363
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[22] 1113 150
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[18] 1338 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1[4] 1820 271
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un59_ilasrawcounter 2305 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[5] 1882 270
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 1044 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 887 105
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[11] 1490 156
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1_RNO[18] 1027 183
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 848 363
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[16] 1014 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[11] 1597 217
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 869 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIETA61[15] 1163 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[2] 1119 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[11] 1475 156
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 894 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 2318 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m0[7] 2071 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[9] 2156 316
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_RNI3EL91[6] 2321 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_1[1] 2035 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 2405 370
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1565 244
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[6] 1062 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[1] 1900 219
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[6] 1030 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[5] 2310 337
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[24] 1116 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 2437 370
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[7] 1393 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[1] 2030 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_2[6] 2031 264
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 1047 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[2] 1818 226
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa 1238 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.full_r 2389 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_1[4] 1888 261
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[24] 1243 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[2] 2013 264
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[6] 1180 108
set_location Controler_0/ADI_SPI_1/data_counter[23] 1392 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[3] 1485 156
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 829 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1557 238
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/re_set_RNO 947 102
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[30] 1108 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_o5[0] 2434 324
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[0] 1160 193
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 1130 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[3] 1177 130
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[0] 1217 183
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[6] 2371 348
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[7] 1137 127
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[28] 1024 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[5] 965 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[22] 2329 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[2] 1914 226
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_1_sqmuxa_i 1240 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 849 109
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[10] 1367 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/emptyi_fwftlto6 2392 375
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_ref/syncOutput[0] 2395 331
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29] 1023 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[10] 1118 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[1] 1881 225
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[7] 1087 102
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1_RNO[30] 1141 189
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 2333 370
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[29] 1116 138
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[0] 1175 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[2] 1493 166
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_INT_1_sqmuxa_i 1282 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1350 207
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[23] 1081 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0[5] 2312 342
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1_RNO[10] 1150 192
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[25] 2439 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[4] 1955 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[9] 2446 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_21_i_0 1991 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[3] 1957 220
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_RNITTD7[1] 1248 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[5] 1891 234
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[19] 1076 99
set_location Data_Block_0/Communication_Builder_0/state_reg_rep[8] 1222 196
set_location ARBITER_INST/APB_LINK_INST_0/U0 2467 308
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[3] 2043 277
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[3] 1189 207
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[19] 1471 160
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[6] 913 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m78 2106 264
set_location Controler_0/Command_Decoder_0/counter[7] 1254 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_1[2] 2012 264
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[5] 860 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[1] 1917 279
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 981 126
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[0] 1315 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 970 129
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[36] 1288 207
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[2] 1114 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[33] 1148 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 2373 346
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[20] 967 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[7] 1874 228
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0] 1020 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[4] 1898 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[2] 1831 216
set_location Controler_0/Command_Decoder_0/cmd_status_err 1226 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_4_9_sn_m6_3 1974 225
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[23] 1115 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 2394 334
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[6] 1188 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 970 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[4] 1876 219
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[3] 1140 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_0_1 2048 264
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII1B61[17] 1144 138
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[26] 1099 96
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[4] 1823 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[4] 1975 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/emptyi_fwftlto6_4 2373 336
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1369 199
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[2] 1091 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[24] 1191 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[5] 2019 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 2319 370
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[5] 1012 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[14] 1037 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 1111 109
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[4] 1184 111
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 810 228
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[28] 1094 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[6] 2442 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/rstn 2412 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 2386 376
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 1155 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[9] 2419 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[2] 2279 358
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[3] 2458 361
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_13_0_0_0 1517 168
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 829 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[5] 1892 234
set_location Controler_0/ADI_SPI_1/sdio_cl_RNO 1358 117
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 1790 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[1] 2369 351
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[9] 1222 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[5] 2024 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[0] 1904 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 2376 360
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[2] 1009 112
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[9] 1297 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 960 129
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[2] 1287 253
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_11_i_1 1525 165
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 1056 309
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1257 210
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[9] 1255 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[22] 2339 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[12] 2191 321
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[36] 1077 96
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[1] 1215 99
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[7] 1147 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[2] 1961 220
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[14] 1312 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 1304 225
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIC2V82[4] 1079 126
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[10] 1190 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_0[3] 2117 289
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4 989 111
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1245 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_1_i_a3_0 2066 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.3.un60_ilas_enablelto10 2303 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[1] 2367 360
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[7] 1310 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[4] 2029 273
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[1] 1024 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m90_2_1 1994 234
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0 1065 141
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[9] 858 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1631 216
set_location Communication_0/Communication_Switch_0/DEST_1_Fifo_Empty 1104 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 977 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1263 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNIK9MH1[4] 2375 327
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[13] 1308 111
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[7] 1507 166
set_location Controler_0/Answer_Encoder_0/periph_data[0] 1279 123
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[12] 1317 112
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[2] 1804 229
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[13] 1182 207
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[2] 1325 106
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0 1018 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 1131 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 2365 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.SUM_0[4] 2089 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_RNI42T01[4] 2288 357
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect 1025 109
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[2] 1098 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 2372 352
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_4_iv 1494 165
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2_i_m2[15] 1129 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 2382 373
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[11] 1214 105
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[8] 1046 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[5] 1858 219
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[26] 952 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[20] 1089 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[3] 2162 316
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[5] 1917 234
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_5 1910 172
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_1[1] 2055 283
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[4] 1355 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 1069 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_3[3] 1822 271
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1_RNO_0[0] 1531 225
set_location Controler_0/Reset_Controler_0/read_data_frame_6[2] 1263 111
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[19] 1111 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[7] 2435 358
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[24] 901 90
set_location Controler_0/gpio_controler_0/un40_write_signal_0 1224 102
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_o2_0 1368 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[2] 2017 270
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[9] 1333 102
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[0] 1353 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 996 103
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[55] 1235 222
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[8] 1094 196
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[0] 986 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_13_0_a2[2] 859 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[5] 1919 235
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 1166 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un11_read_signal_0_a2 1487 165
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 2414 336
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 1208 139
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[5] 977 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 966 130
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[8] 1325 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 963 130
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1519 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_2[2] 1899 222
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[10] 1123 145
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[1] 1219 184
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[20] 1080 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un28_ilasrawcounter 2320 342
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[3] 1844 256
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[2] 1090 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[23] 2424 360
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[10] 1239 202
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[27] 1032 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[28] 1130 141
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a2[3] 1021 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 2388 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncTemp[0] 2412 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.un1_rptr_fwft_cmb 2432 342
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1105 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty_RNIBO651 2296 363
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 1107 91
set_location Controler_0/Answer_Encoder_0/periph_data_7[0] 1345 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[21] 2430 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_1[1] 1906 219
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPE2D2[12] 1167 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[14] 2414 343
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[26] 1122 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m272 973 129
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[8] 1281 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[7] 1908 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[4] 1906 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[6] 1905 223
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1674 217
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[13] 1124 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[3] 1884 225
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[2] 1278 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 1172 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0_0[0] 2398 321
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 2394 348
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1291 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_A.0.un32_input_k_array_0_a2 2084 276
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[19] 1084 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[3] 1928 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[3] 2384 369
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 864 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 2419 376
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[15] 1489 159
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[8] 1293 102
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[14] 1298 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 976 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[0] 1836 225
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[12] 1059 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[38] 996 100
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 1083 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un58_ilasrawcounter_5 2327 333
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[9] 1112 138
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[22] 1174 190
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[6] 1285 118
set_location Controler_0/Answer_Encoder_0/periph_data_3[15] 1312 123
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[9] 1161 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[23] 2424 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[0] 1874 270
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 853 127
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[0] 1499 166
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 2454 334
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[2] 1440 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_30_9_sn_m12_e_0_a3 1966 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[4] 1871 273
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[13] 1340 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 963 139
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m12 1137 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_R.3.un60_input_k_array_0_a2 2111 276
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNI1K821 1136 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/REN_d1_RNIKF421 2189 321
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto13_1 1344 186
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 473 336
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1563 234
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[8] 971 91
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[11] 1297 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/FIFO_COUNT[2] 2018 235
set_location Controler_0/gpio_controler_0/Counter_PULSE[7] 1208 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 2357 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2[1] 2442 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[1] 1972 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIM4PC1[4] 1057 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 989 130
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[3] 1301 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[3] 1915 264
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 1201 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 2393 361
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[4] 1005 129
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[2] 1954 271
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[7] 1862 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[0] 1872 273
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 855 100
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[2] 1311 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_2[6] 1883 219
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect 1131 112
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_2_0[6] 1305 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[3] 841 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[19] 2423 358
set_location Controler_0/Reset_Controler_0/state_reg[0] 1276 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 1174 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[7] 1068 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 841 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 859 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 1002 103
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[21] 1070 138
set_location Communication_0/Communication_Controler_0/state_reg_ns_a2[4] 1311 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[6] 1123 129
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[0] 1003 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[0] 1909 276
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 1004 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1363 199
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 1135 139
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1171 124
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT_1 576 5
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[2] 1349 106
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[6] 1016 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 1214 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 2415 376
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 988 130
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[0] 1763 211
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m234 1086 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[9] 852 112
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[8] 1308 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1597 213
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[12] 1276 118
set_location Controler_0/ADI_SPI_1/addr_counter[30] 1387 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m0s2 1959 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[3] 2452 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[2] 2354 325
set_location Controler_0/ADI_SPI_1/data_counter[13] 1382 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[8] 977 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 2409 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_2[3] 2057 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m136 1823 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[3] 1978 273
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 838 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1244 210
set_location Controler_0/ADI_SPI_1/data_counter[9] 1378 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/sample_0_a2 2364 330
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[1] 2459 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[12] 2421 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_valid 2347 325
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 990 102
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[3] 1393 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[0] 2305 337
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1310 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_1[4] 2105 289
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk 1345 103
set_location Controler_0/Command_Decoder_0/state_reg[5] 1282 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_1[6] 1977 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[1] 1946 220
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[6] 1123 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[6] 1395 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[3] 1988 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un28_ilasrawcounter_RNIULCO 2319 342
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[21] 1017 133
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[9] 1499 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[19] 2324 322
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_5[5] 2337 331
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20] 1116 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[0] 2027 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 2431 349
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[26] 1198 133
set_location Data_Block_0/Communication_Builder_0/Status_Event_WriteDone_RNI1HNM 1214 198
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[13] 1217 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[21] 1040 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[0] 1855 234
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1169 127
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1333 175
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[35] 1113 90
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[30] 1220 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13] 2384 306
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 2362 327
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1289 226
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_o2[5] 1301 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[3] 2041 276
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIIJ232 1051 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[3] 1832 222
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[22] 1103 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1[2] 1887 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[1] 2418 342
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1164 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[2] 1055 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[0] 1882 235
set_location Controler_0/gpio_controler_0/Outputs_8_i_0[11] 1199 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIAK7C1[4] 1172 138
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[11] 1102 99
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[8] 1508 157
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[7] 1185 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 1155 106
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.0.un82_inputs 1171 114
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[12] 900 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIC2V82[4] 1168 138
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m131 1188 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 968 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1254 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Counter_IlasSequence[4] 2321 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[3] 1927 225
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[8] 1229 223
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[7] 1208 202
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[12] 1131 141
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[0] 1120 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1255 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[0] 1892 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[6] 2038 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_1[7] 1995 273
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1335 226
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[3] 1266 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 1054 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[5] 1938 213
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[3] 849 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 1148 100
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[21] 1113 115
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[11] 1213 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[12] 1044 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[37] 936 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[28] 1071 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[1] 1025 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_1[5] 1839 216
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICTC61[23] 1153 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[19] 1069 97
set_location Controler_0/gpio_controler_0/Outputs_8[2] 1180 105
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[5] 1843 256
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[3] 1014 106
set_location Controler_0/ADI_SPI_1/data_counter[3] 1372 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 2453 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[7] 1913 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[6] 1937 277
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[26] 1140 91
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[13] 1213 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[13] 1065 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 1143 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1589 220
set_location Controler_0/ADI_SPI_1/addr_counter[15] 1372 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.0.un14_ilasrawcounter 2268 360
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 870 342
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[16] 1498 216
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[4] 1338 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[20] 1033 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m72 2122 270
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[3] 1177 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 2393 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[10] 2429 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[3] 1966 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_2_1 1995 219
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1618 217
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 979 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[2] 2164 316
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[6] 1920 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[2] 1815 225
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_o2 1498 165
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 2411 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[6] 1937 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[6] 1974 267
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv[9] 1205 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[9] 1137 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 974 208
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[14] 1140 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_2[7] 1958 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m41 1890 237
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1346 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[8] 2451 363
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[1] 1842 256
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[3] 1105 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_1_i_m2 1492 165
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[4] 1964 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_2[5] 2020 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 2378 346
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[7] 1289 114
set_location Controler_0/gpio_controler_0/Outputs_8[9] 1208 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 851 103
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[8] 1286 114
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[33] 1225 96
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[15] 1222 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1 1598 214
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[18] 1122 145
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[16] 1113 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[2] 1862 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[0] 2025 270
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[0] 1136 126
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_16_0_0 1514 168
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[6] 1082 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[7] 2435 337
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[1] 1017 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold_1_sqmuxa_0_a2_0 1525 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_R.3.un60_input_k_array_0_a2 2088 282
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[5] 1071 142
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[6] 1135 115
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[9] 1021 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 2423 369
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[5] 1194 123
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[1] 1168 109
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[3] 1347 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 1192 139
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1466 282
set_location Controler_0/ADI_SPI_1/data_counter[7] 1376 106
set_location Controler_0/Reset_Controler_0/read_data_frame_6[11] 1294 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_0[3] 2097 264
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[7] 1179 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[1] 2064 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[4] 2381 342
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[0] 1031 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1165 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/emptyi_fwftlto6_4 2314 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[4] 1905 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[2] 1914 267
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[20] 994 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[8] 1155 133
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[2] 1118 112
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_29 1536 156
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[1] 1027 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[5] 1033 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 1549 237
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[17] 1196 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_0[0] 2408 327
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[14] 1075 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1675 211
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[25] 1140 133
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[8] 1398 253
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1191 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[3] 1921 226
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[28] 1108 138
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[5] 1122 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.3.un60_ilas_enablelto10 2291 354
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[8] 859 112
set_location Communication_0/Communication_Switch_0/DataFifo_RD_1_0 1112 135
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[1] 1202 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_2[5] 2061 279
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[3] 1280 123
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[11] 1146 190
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[8] 1280 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_2[3] 1990 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[1] 1908 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.SUM_0_o3[4] 2096 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[4] 1903 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_3_RNO 2431 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1[3] 2011 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[6] 1977 264
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 971 130
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 979 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[3] 1984 217
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[3] 1005 124
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[10] 1161 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1804 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_1[3] 1922 225
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[4] 1175 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 1124 100
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1241 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_10_i_0_0 2062 267
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_9_iv_0_RNO 1507 168
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 2449 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[3] 1922 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[0] 1865 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[0] 1892 270
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1243 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 1114 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Counter_IlasSequence[0] 2293 343
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[5] 1184 202
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISN8D2[31] 1156 135
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit_0_sqmuxa_0_a3_0_a3 1331 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM_0[4] 2089 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_Enable_Vector_1[0] 1996 229
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[9] 1269 111
set_location Controler_0/gpio_controler_0/Counter_PULSE[21] 1222 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1157 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un58_ilasrawcounter_6 2325 333
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[10] 996 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[18] 985 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 1106 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[30] 1175 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout[0] 2306 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[30] 2451 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_1 2395 321
set_location Controler_0/gpio_controler_0/Counter_PULSE[6] 1207 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 1137 139
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto9_i_a2 1177 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[18] 947 91
set_location Controler_0/gpio_controler_0/Counter_PULSE[8] 1209 115
set_location Controler_0/ADI_SPI_1/counter_3[4] 1362 105
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Modulo 1215 196
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[0] 1213 184
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m194 1089 126
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[12] 1528 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[24] 2422 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[2] 1965 267
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1361 246
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[11] 1248 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1501 252
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 1233 139
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[4] 1145 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[19] 2325 322
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[0] 1252 105
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[13] 1336 124
set_location Controler_0/Reset_Controler_0/un7_write_signal_0_a2_2 1237 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[14] 2382 306
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[0] 1038 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2[3] 2341 321
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1242 127
set_location Data_Block_0/Communication_Builder_0/next_state[3] 1235 198
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_K[1] 2102 292
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII1B61[17] 1088 138
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[30] 1141 190
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[10] 897 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 1118 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/cnt_RNO[0] 2444 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 2342 346
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[4] 1134 199
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[1] 2305 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[1] 1868 222
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[13] 1524 154
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[8] 979 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[4] 1143 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[4] 1972 216
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[35] 950 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 960 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[24] 1141 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m265_e 1216 144
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[9] 1145 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_2[1] 1838 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_1[4] 1942 222
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1448 283
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[1] 1018 96
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state[0] 1320 112
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1360 208
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[5] 1086 99
set_location Controler_0/ADI_SPI_1/sclk_4 1367 105
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[12] 1313 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m108 1148 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 994 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICVE61[32] 1072 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 835 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 1193 145
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[0] 1069 142
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[28] 1224 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_2[2] 2006 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[4] 2296 355
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m231 1121 123
set_location Controler_0/ADI_SPI_0/addr_counter[14] 1263 88
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa 1265 111
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_13 1261 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[3] 1911 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[4] 1985 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/RD_Enable_Vector_Encoded_0 2025 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[6] 2073 277
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[8] 1106 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[31] 1129 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[6] 1880 220
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[48] 1820 252
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[11] 1191 115
set_location Controler_0/gpio_controler_0/Outputs_8_2[3] 1177 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[34] 1117 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[1] 1883 225
set_location Controler_0/gpio_controler_0/Counter_PULSE_0_sqmuxa 1233 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[12] 887 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_x2[2] 2411 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_o3_0[4] 2388 324
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[19] 1056 181
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[11] 1178 139
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[6] 1016 130
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[4] 1492 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[4] 2309 337
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[2] 1298 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 892 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1754 208
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[4] 989 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[18] 1140 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[6] 2070 270
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[15] 1192 193
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[38] 1058 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[3] 1912 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[6] 2014 276
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[8] 993 124
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int 984 124
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[1] 1530 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_0[5] 2451 324
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 1092 199
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Last_Byte_0_sqmuxa 1031 129
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1347 208
set_location Controler_0/gpio_controler_0/state_reg_ns[0] 1277 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_2[4] 1887 261
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[2] 1138 118
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 185 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 2413 364
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[31] 1167 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[2] 1955 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_1[7] 1902 235
set_location Controler_0/Answer_Encoder_0/periph_data_0[0] 1350 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[16] 2317 310
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/re_set_RNO 1388 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg_ns_i_a3_4[3] 2325 363
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[5] 1105 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[23] 1109 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[4] 1866 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_0[7] 1880 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 2450 363
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1203 133
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1363 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_2_0_a3_1 1959 222
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[5] 859 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 967 99
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_n1 1099 138
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[0] 1315 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[30] 2335 327
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 1166 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[7] 1897 235
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[1] 1289 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/un1_orcomparatordata_a_i_1_a2_0 2102 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[23] 2334 328
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2] 1136 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[1] 1529 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_2[7] 1970 217
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI204F1[4] 937 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[29] 1073 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 1193 138
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[11] 1146 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[2] 2372 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m0s2 2016 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_1[2] 1887 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[4] 1900 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_25_1_sqmuxa_1_0_a3 2046 261
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 1121 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc4 2406 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_8_0_a3_0 2064 279
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un7_read_signal_0_a2 1498 156
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[0] 1325 111
set_location Controler_0/Answer_Encoder_0/periph_data_7[9] 1331 117
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[14] 1288 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 967 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[19] 2406 337
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[12] 1288 105
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[1] 1324 111
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2[38] 1006 99
set_location Controler_0/Command_Decoder_0/un1_decode_vector12_1_a4 1303 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1359 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[1] 1854 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m0s2 2024 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 2313 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[3] 1930 276
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[17] 936 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m103 2111 264
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[23] 1168 141
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[12] 1143 196
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un52_ilasrawcounter 2326 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0_x2[0] 2393 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[0] 1877 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[6] 2347 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[4] 1985 267
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1347 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[11] 2148 316
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[28] 1144 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/fine_lock_RNO 2392 330
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_i 1230 90
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 1107 208
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[12] 1338 103
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[9] 1509 166
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[9] 1029 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_23_1_sqmuxa_3_1_a3 2056 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count_RNO[0] 2412 330
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_19_1_sqmuxa_1 1994 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[5] 2024 280
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 1040 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[7] 2311 330
set_location Controler_0/ADI_SPI_1/state_reg[3] 1360 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 1127 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_1[4] 1983 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[2] 2026 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_0[2] 2088 264
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][0] 846 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[23] 1028 133
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1334 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[6] 2033 265
set_location Controler_0/gpio_controler_0/Inputs_Last[11] 1212 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[36] 1195 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 2449 310
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv[15] 1206 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 1172 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 862 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[23] 1178 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_1[3] 2109 289
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[5] 1522 241
set_location Controler_0/gpio_controler_0/Counter_PULSE[3] 1204 115
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_1[0] 1261 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m41_i 1889 237
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 993 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1371 253
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 830 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Synchronizer_0/Chain[1] 2097 289
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[5] 1839 225
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_3_4_fast[3] 2294 357
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[3] 1301 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[7] 1242 202
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[0] 1543 160
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[40] 1390 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[7] 1923 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[2] 2380 364
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 952 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1680 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3_1_RNI6CUF 1972 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[6] 1950 234
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_Z[5] 821 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI6SPA1[0] 2396 342
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[13] 1217 105
set_location Communication_0/Communication_ANW_MUX_0/communication_vote_vector6 1212 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout[2] 2311 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1[1] 1889 228
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[32] 1234 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m65 1816 270
set_location Controler_0/Command_Decoder_0/counter[29] 1276 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 2435 363
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.7.un117_inputs 1165 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[1] 1846 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout[1] 2442 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[7] 2033 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_1[3] 2102 289
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[8] 849 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[3] 1909 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 2416 352
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[29] 999 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1350 199
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[11] 1142 196
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 2393 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_2_0_a3_1_RNIG0KF3 1958 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 2397 373
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIM83S1 1128 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[7] 1021 135
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[9] 886 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set 1601 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 2415 349
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 1071 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[28] 1066 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1365 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1430 282
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[9] 1139 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_2[0] 1849 216
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[1] 1140 207
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1255 217
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[51] 1230 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_1[7] 1855 216
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[17] 1011 99
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[15] 1527 154
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[10] 1285 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_1[7] 1887 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[6] 1857 228
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[11] 1119 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 972 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[7] 1908 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[11] 2445 361
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[1] 860 126
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[1] 1344 108
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Other_Detect 1024 109
set_location Controler_0/ADI_SPI_0/addr_counter[22] 1271 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 2382 376
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[4] 1136 115
set_location Controler_0/gpio_controler_0/Outputs[13] 1219 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1300 226
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[3] 1107 193
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 1126 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/RE_d1 2345 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[2] 1897 270
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1497 207
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[16] 1140 129
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[0] 1799 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 2450 310
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1217 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[3] 937 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un11_enable_acquisition_0_a2_15 1521 171
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[12] 1496 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_Enable_Vector_1[1] 2007 226
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[32] 969 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 991 136
set_location Controler_0/gpio_controler_0/Counter_PULSE[24] 1225 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0[1] 2282 357
set_location Controler_0/Answer_Encoder_0/periph_data_0[6] 1356 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_23_0_a3_1_RNI0H1Q3 2055 279
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 987 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[3] 2023 279
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[0] 1310 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 2421 342
set_location Controler_0/Answer_Encoder_0/periph_data_2[2] 1251 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty_RNIM2FD1 2426 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_1_sqmuxa 1996 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[28] 2170 319
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[7] 1897 268
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[20] 1107 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[1] 1962 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[31] 2330 310
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 2365 364
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[9] 1179 207
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1339 208
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[19] 1232 208
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[16] 1468 160
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1192 100
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_24 1370 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[1] 1960 213
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1604 219
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 1041 103
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[27] 761 117
set_location Controler_0/Answer_Encoder_0/periph_data_9[5] 1321 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[6] 1973 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2[2] 2312 363
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[33] 1214 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 2410 361
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIME5D2[20] 1164 138
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[6] 1089 99
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[34] 1447 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 2329 370
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[27] 1150 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Detect.3.un12_trg_detect_vector 1545 171
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[34] 958 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI64PL[0] 937 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 2327 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[8] 2373 328
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[10] 1452 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1347 199
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[4] 1510 156
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[27] 1023 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1287 226
set_location Communication_0/Communication_ANW_MUX_0/state_reg_Z[1] 1223 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_0 826 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[2] 2042 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 2281 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_0[0] 2307 310
set_location Controler_0/Answer_Encoder_0/periph_data_0[2] 1348 117
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[5] 1287 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[4] 1831 225
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 809 117
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[1] 1023 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1364 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_17_i_a3_0_1 1985 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[1] 1852 225
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[23] 995 115
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[11] 1224 208
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[18] 1196 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[5] 882 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_0_0 2073 264
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[11] 1129 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 2409 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_0[2] 2023 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[16] 2412 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_0_a3_0[4] 2094 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[1] 2389 337
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_4 1909 172
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[23] 1123 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_valid 936 103
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[23] 1350 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[10] 2417 336
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1605 219
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[6] 970 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_22_0_a3_1 2053 279
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy_5_0_0_m2_0_a2 1329 111
set_location Communication_0/Communication_Controler_0/m11 1308 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 1059 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[28] 1134 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIAPEJ[4] 1187 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_1[7] 1957 225
set_location Controler_0/ADI_SPI_0/addr_counter[29] 1278 88
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[0] 998 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un1_state_reg_i_a3_RNIA20N1 2324 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_o2 2397 327
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[12] 1328 124
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0 1232 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[1] 1934 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[11] 2438 360
set_location Communication_0/Communication_Controler_0/state_reg_ns[0] 1312 105
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[14] 1192 123
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[8] 1088 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[1] 1924 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[18] 2318 322
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[14] 1144 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[26] 1138 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 1063 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m70 1889 240
set_location Controler_0/SPI_LMX_0/spi_master_0/busy_RNO 1354 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_2[1] 2008 261
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[11] 1043 130
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[10] 1048 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_2[7] 1891 222
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 984 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 2334 370
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25] 1021 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[0] 2393 346
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[18] 998 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[11] 1308 229
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[3] 1847 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[5] 2357 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 2306 363
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[15] 1331 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[26] 2181 316
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 1217 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1253 217
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[13] 1317 102
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[27] 999 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_12_1_sqmuxa_0_a3 2065 270
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1561 238
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 923 69
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[23] 1099 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 2405 376
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[19] 1147 127
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNO[4] 1297 99
set_location Controler_0/gpio_controler_0/Inputs_Last[7] 1165 112
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[8] 1229 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_1[4] 1893 261
set_location Controler_0/Answer_Encoder_0/periph_data_3[14] 1325 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/DataBytesInLastIlasFrame[3] 2303 355
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[1] 1140 135
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[30] 1100 136
set_location Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2 1359 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[7] 1190 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 2425 349
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[3] 1170 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9s2 1931 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_1[3] 1871 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_0_0_0[1] 2119 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_2[1] 1955 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[3] 2390 355
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[1] 1262 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_i_0_i_o2_1[0] 2097 288
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1816 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_0[3] 1933 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r_RNI9G2B 2395 342
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_0 1131 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNII5VA1[0] 2455 369
set_location Controler_0/Reset_Controler_0/SET_PULSE_INT 1272 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 853 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[1] 1838 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/emptyi_fwftlto6 2355 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[0] 2027 270
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1191 126
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[10] 1067 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[27] 951 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[6] 2012 283
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[2] 1184 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r4_0_a2 1673 207
set_location Controler_0/ADI_SPI_1/data_counter[2] 1371 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 2332 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[4] 1911 228
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[39] 967 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 1198 139
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 1032 97
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_RNO_0 1084 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[2] 2047 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_7_i_a3 2018 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[1] 1964 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[4] 1832 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_2[0] 2033 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_15_0_a3_0 2073 279
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 863 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1[3] 1919 228
set_location Controler_0/Answer_Encoder_0/periph_data_2[11] 1259 117
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0_a2_0 1231 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_1[2] 1959 267
set_location Controler_0/Reset_Controler_0/INT_DataFifo_Reset_N 1344 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[26] 2298 310
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_a2_1_0_RNIL8S61 2004 225
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[7] 1030 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 998 106
set_location Controler_0/Reset_Controler_0/read_data_frame_6_sn_m4 1293 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[26] 1569 160
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[14] 1526 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 2386 346
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 1022 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[36] 1107 127
set_location Controler_0/Answer_Encoder_0/periph_data_2[3] 1258 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[0] 841 106
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[2] 1952 271
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[12] 1333 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 2452 370
set_location Controler_0/Reset_Controler_0/read_data_frame_6[14] 1285 108
set_location Controler_0/gpio_controler_0/state_reg[0] 1278 103
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[3] 1193 124
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_RNO[0] 1028 129
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1672 217
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_18_iv 1527 168
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_2[5] 1881 270
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_13_0_a2[2] 1118 195
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1111 124
set_location Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0_1 2452 164
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[7] 1918 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[6] 1914 270
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_9_iv 1505 168
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 838 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[6] 1918 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[4] 1912 277
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set_RNO 1522 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[4] 1991 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[15] 1105 127
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1_RNO[7] 921 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[1] 1933 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[1] 2067 273
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[8] 1221 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 971 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 2391 373
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1690 216
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[7] 866 123
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[6] 1219 208
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1238 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[4] 1970 273
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[0] 1062 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0[3] 2268 363
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[14] 1111 145
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 430 288
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 1160 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[30] 1163 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[0] 2328 334
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 974 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_24_9_sn_m18_e_0_o2_0 2087 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0_m0[5] 2276 357
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m211 1168 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[7] 2348 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[22] 2168 321
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_2[3] 1988 273
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[3] 1191 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[3] 1819 225
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 1140 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[1] 1963 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[23] 2330 328
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 957 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[21] 1160 136
set_location Communication_0/Communication_CMD_MUX_0/state_reg_ns_0_a2_0_a2[0] 1062 105
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[12] 1220 202
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[4] 1207 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m0[2] 1901 225
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 830 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncOutput[1] 2381 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_valid 2293 364
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 1253 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 1136 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[1] 2018 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_1[0] 2028 279
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 1065 102
set_location Controler_0/Command_Decoder_0/state_reg[1] 1281 100
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[7] 1835 262
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[20] 1074 97
set_location Communication_0/Communication_CMD_MUX_0/state_reg[1] 1067 106
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_6[3] 2334 361
set_location Controler_0/SPI_LMX_0/spi_master_0/state[0] 1346 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[11] 1516 169
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.N_343_i_i 2093 264
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 1160 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 1671 210
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5_0 1036 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1181 124
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[11] 1190 202
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[8] 1156 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 1142 142
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[14] 1286 106
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[8] 1338 124
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[8] 1081 96
set_location Controler_0/Command_Decoder_0/state_reg[4] 1283 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 2374 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[5] 1911 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[2] 1967 267
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[7] 1102 145
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep 1906 172
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 2379 330
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[23] 1178 130
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect 1759 193
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[15] 1107 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[27] 1140 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[4] 2037 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[24] 1110 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[10] 1116 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[5] 1916 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[5] 1874 273
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1345 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1390 253
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg[6] 822 106
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[12] 1184 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 2379 373
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[2] 1135 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[20] 2454 345
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[8] 1318 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1269 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m90_2 2005 234
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[10] 1233 192
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_0_a2[0] 1124 195
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[5] 2032 273
set_location Controler_0/Command_Decoder_0/decode_vector_12_0dflt 1302 102
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3_i_m2[6] 1158 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1725 255
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[7] 1099 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty_RNI6ES91 2176 321
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_10_i_0 1994 222
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[6] 1828 262
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1488 225
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[32] 1092 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[23] 1096 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_RNIV9QL[2] 2107 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m72 2023 234
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1595 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_2[1] 1849 225
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[20] 1026 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIDQBB2 1161 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[2] 1896 225
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[6] 883 124
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[4] 1309 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 933 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[14] 1077 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_2[2] 2018 276
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8RE61[30] 1181 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[2] 1915 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 2352 361
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 1045 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 2423 373
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 990 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 1144 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_0_1[2] 2024 228
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1332 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[6] 1955 234
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1491 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[8] 2383 307
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/fine_lock 2392 331
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/REN_d1 1157 130
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[20] 1209 123
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[15] 973 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_31_9_sn_m18_e_0_o2_0 1987 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_2[5] 1962 216
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[0] 1499 253
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_i_1[0] 825 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 2371 364
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[7] 1384 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1566 244
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[12] 1060 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[3] 2009 282
set_location Data_Block_0/Communication_Builder_0/next_state[6] 1229 192
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[15] 1294 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[6] 1944 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a3_1 2078 270
set_location Data_Block_0/Communication_Builder_0/state_reg[12] 1213 199
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 2429 333
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[37] 938 100
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[5] 990 255
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 1238 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[2] 2279 357
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 1116 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[2] 2003 273
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 1128 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[37] 1110 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 2401 376
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2_i_m2[11] 920 180
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 2190 288
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[16] 1334 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 1050 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Ilas_LastFrame_RNO 2301 330
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_5_cry_0_RNO 2304 330
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[14] 1332 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[14] 1128 102
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 1096 199
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_2[1] 1937 264
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[1] 1105 193
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 995 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[7] 2007 261
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 857 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[6] 1849 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[5] 1873 274
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 1039 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[3] 1856 222
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[12] 1317 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[4] 1117 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m86 2013 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[1] 1976 264
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 964 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 962 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_1[5] 1907 219
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1345 190
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[38] 1176 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_1[5] 1960 216
set_location Controler_0/ADI_SPI_0/addr_counter[20] 1269 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 2345 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.0.un6_ilasrawcounter 2275 357
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2] 1024 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 2454 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_K[0] 2077 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[1] 1990 271
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[3] 2023 280
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1364 208
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[5] 990 124
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[1] 1008 114
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[9] 1321 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1569 234
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[20] 1113 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[12] 2428 358
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIHA6D2[29] 1072 132
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_1 1008 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1 1032 100
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 1057 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 2422 349
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[13] 1043 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[0] 1399 253
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 862 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1251 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.1.un28_ilas_enablelto10 2279 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[3] 1976 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[5] 1900 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIF5V82[5] 1080 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 1222 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[13] 2459 361
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[2] 840 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 1134 139
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[9] 1029 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[16] 2412 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[5] 2062 279
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1_RNO[19] 1056 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1566 234
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[0] 1193 207
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[24] 1036 124
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[5] 1668 247
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 458 342
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 920 69
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un58_ilasrawcounter 2305 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r 2406 355
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 1129 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 2282 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_6_9_sn_m6_3 1975 225
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1345 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1528 214
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[13] 1011 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[24] 1064 100
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[35] 1392 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[5] 1985 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/DataWrite_RNO[0] 2104 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 2394 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[3] 1942 213
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1564 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2_2[0] 2401 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[4] 1898 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[19] 2406 336
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 1153 112
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_23 1537 156
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[17] 1144 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 831 124
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[17] 1232 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 1075 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 2371 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[7] 1857 220
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 1795 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 2400 349
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[3] 1049 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 2388 345
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[18] 1171 144
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[17] 1109 115
set_location Controler_0/ADI_SPI_0/counter[5] 1228 82
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[11] 1337 103
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[25] 979 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[0] 1874 271
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_1[2] 1825 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[3] 1908 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_A.2.un40_input_k_array_0_a2 2113 276
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[13] 1192 202
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[29] 1146 133
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1588 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_2[1] 1952 264
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[4] 1396 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[7] 2336 310
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_20_i_0_0 2053 264
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_1[3] 2304 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_10_i_0_0 1993 222
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[9] 1307 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[7] 1899 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[3] 2355 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[0] 1900 270
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[7] 789 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[2] 1861 225
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[0] 943 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1309 228
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_valid_RNIRDB41 944 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[8] 1082 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[38] 999 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1600 214
set_location Controler_0/ADI_SPI_1/addr_counter[18] 1375 100
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[9] 1047 138
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[13] 1144 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[4] 2030 277
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[35] 1067 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 956 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 1050 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0 1193 126
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1258 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[3] 2010 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 2328 306
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_5_RNO 2402 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[1] 1973 265
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[4] 1320 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1570 237
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last_RNI93V6 1176 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/sync_st_RNIINHQ[2] 2457 324
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 1002 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0[7] 2332 336
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse 1241 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 2399 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 2384 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[5] 2070 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2AM1[0] 2347 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_2_1_a3 2051 270
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[6] 1132 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[0] 2384 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[12] 2331 307
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 2429 349
set_location Controler_0/Command_Decoder_0/counter[13] 1260 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_2[4] 2059 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 2375 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[4] 2062 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[2] 1889 274
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[32] 1053 103
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i[5] 1213 195
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout[2] 2439 373
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8NA61[12] 1076 132
set_location Controler_0/Answer_Encoder_0/periph_data_2[12] 1257 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1 1353 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0[6] 2276 363
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1308 228
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout[1] 1361 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/DataBytesInLastIlasFrame[0] 2293 331
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[8] 1092 198
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[3] 1763 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout[3] 2445 373
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2[34] 1109 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1725 246
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 963 103
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[5] 1173 112
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_rep[11] 998 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[8] 1090 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[6] 2384 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_11_0_a3_0_RNIFILI1 1890 225
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1622 217
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1705 243
set_location Controler_0/Reset_Controler_0/SET_PULSE_EXT_1_sqmuxa_i 1244 105
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[19] 1337 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[2] 1947 265
set_location Controler_0/Command_Decoder_0/state_reg_RNO[9] 1262 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r4_0_a2 1264 213
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_0_sqmuxa_i_0_a2_0 1328 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 963 127
set_location Controler_0/Command_Decoder_0/Not_Decode_Value_RNO 1301 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13] 2426 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[1] 2170 316
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 867 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 1153 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1673 217
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 914 69
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_0_1_sqmuxa_0_a2 2058 261
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[15] 1075 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[10] 1493 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/rxidle_st_RNICPI01[1] 2456 324
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/TRG_Unit_Detect 1543 172
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[8] 1109 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[3] 1921 268
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[4] 1842 277
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[1] 1952 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[7] 1992 274
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[17] 1027 126
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 1390 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_10_9_sn_m6_e_4 2077 270
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1317 226
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 850 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_0[3] 2003 229
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[16] 1011 96
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[11] 994 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_valid_RNI325Q 2433 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[3] 2008 282
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0[0] 1012 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 1152 112
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/re_pulse 1112 195
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1717 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[7] 2335 334
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 1158 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 2383 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m34 1996 234
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[19] 1124 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[15] 2458 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[17] 2403 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_2[2] 1910 222
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[6] 1188 123
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3] 1066 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_2[3] 2011 264
set_location Controler_0/Reset_Controler_0/un1_write_signal 1237 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 2286 364
set_location Data_Block_0/Communication_Builder_0/next_state[5] 1216 195
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 2404 370
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m188 1196 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 978 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[0] 2181 319
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[28] 1023 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m41 1818 267
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r4_0_a2 1383 252
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.2.un92_inputs 1215 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[0] 1165 135
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[24] 1075 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc4 2398 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[1] 1942 264
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[12] 1191 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1_RNO[0] 1518 156
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 836 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[11] 1036 130
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1599 216
set_location Controler_0/ADI_SPI_1/ss_n 1358 106
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_0_0_0[6] 1270 99
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO 1212 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_6_iv_0_RNO 1501 168
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 994 130
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1671 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_0[6] 2083 277
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 817 105
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2[0] 1087 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[12] 2335 306
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 2392 349
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[3] 1154 208
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[11] 1007 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[25] 1097 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_31_i_a2 1986 219
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[4] 1035 108
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 1643 342
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[6] 1082 145
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_6 1908 172
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc3 2400 348
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1360 201
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2[39] 1007 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un43_ilasrawcounter_6 2330 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_10_i_a3 2058 267
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[4] 1205 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[3] 1839 219
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIQ8EJ[0] 1174 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_1[6] 1933 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[6] 2000 261
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[3] 1175 108
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[10] 1140 196
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk_0_sqmuxa_i_a2 1345 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[14] 1141 144
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[3] 1066 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1679 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[0] 1909 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_2[6] 1999 261
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIMF1K1 1367 198
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[0] 1131 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Synchronizer_0_0/Chain[0] 2113 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 2418 364
set_location Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m5 1296 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[6] 2442 355
set_location Controler_0/Command_Decoder_0/counter[27] 1274 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[12] 899 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[13] 1093 124
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[12] 1046 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 1078 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 1045 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_a2 2065 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[4] 2017 282
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 961 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[4] 2016 283
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un11_enable_acquisition_0_a2 1490 165
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl_3_i_0 1355 105
set_location Controler_0/gpio_controler_0/Counter_PULSE[11] 1212 115
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r[1] 1366 190
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[17] 936 96
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[10] 1102 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_2[2] 1814 268
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 1221 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[7] 1909 235
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1172 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un2_almostfulli_deassertlto12_2_0 894 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncOutput[0] 2415 328
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 856 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1562 246
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/fifo_valid 1357 187
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][13] 1132 202
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIIS7C1[8] 1090 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 2348 370
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 873 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/re_set 1380 253
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[36] 944 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6NC61[20] 1078 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 1039 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[0] 845 124
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1] 1029 114
set_location Controler_0/Answer_Encoder_0/periph_data_3[5] 1353 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_26_1_sqmuxa_2_0_a3 1992 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[0] 1857 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[4] 2050 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[5] 1996 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_2[6] 1953 216
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1240 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[3] 2308 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0[2] 2274 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[1] 2422 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[0] 1971 267
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[3] 1149 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[22] 1167 136
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[52] 1266 222
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[7] 1357 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[2] 1908 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[4] 2277 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 2421 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_3[2] 2019 229
set_location Controler_0/Reset_Controler_0/read_data_frame_6[3] 1260 111
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[3] 1531 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_1[3] 1888 222
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[12] 781 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[3] 2071 273
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 925 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[5] 1904 267
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[14] 1195 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/RDATA_r[1] 2440 334
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1168 124
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[2] 1128 115
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1_i_m2[0] 1364 189
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[3] 2017 279
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[22] 1351 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 2380 373
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[33] 960 97
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[38] 1234 97
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[7] 1093 198
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 2322 373
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[10] 1332 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 1065 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[8] 1498 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_2[2] 1960 267
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[5] 1137 138
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[12] 1111 151
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[14] 1287 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[6] 1122 97
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[2] 1273 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[31] 1173 133
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1367 199
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[25] 1110 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_Last_A[3] 2105 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[3] 2314 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[2] 2320 310
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_0_9_sn_m2_e 2060 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[6] 1948 219
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[7] 1178 207
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 987 103
set_location Controler_0/gpio_controler_0/un12_write_signal_2_0_0 1225 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1313 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_1[6] 2030 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[2] 1934 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[0] 1865 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un28_ilasrawcounter_6 2318 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[2] 1812 225
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un36_trigger_edge_valid_0_a2 1518 168
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_ADD_INDEX_1_3[1] 2103 268
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[9] 994 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m98 2009 234
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 1143 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[2] 1083 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 2179 321
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[33] 1029 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[1] 1926 216
set_location Controler_0/Reset_Controler_0/read_data_frame[0] 1250 112
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[10] 806 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[3] 1183 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO 876 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_R[1] 2103 292
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 1219 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 2455 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[2] 1915 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_2_0_iv_0[5] 2329 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m46 2099 270
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[34] 1229 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3 1946 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_3_0_iv[1] 2304 360
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK3B61[18] 1155 138
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1525 213
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[3] 1504 253
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[31] 1072 103
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][10] 1148 196
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[0] 2046 279
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 317 186
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1337 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[2] 2041 274
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[2] 1476 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_2[0] 1900 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[6] 1858 222
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1_RNO[6] 918 216
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[11] 1193 118
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[21] 1108 99
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold_1_sqmuxa_0_a2 1524 159
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_12_0_0_0 1523 168
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[1] 1316 118
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER_RNO_1 1232 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_1[7] 1989 216
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1577 243
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[2] 1096 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/DataBytesInLastIlasFrame_RNIO4SP[3] 2330 342
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 1100 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1393 252
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[1] 1289 112
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx 1078 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[6] 1172 135
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[9] 977 208
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset 1525 172
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 2393 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[17] 2417 361
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_4 1236 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[4] 1832 225
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 864 108
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_3 1021 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[1] 1535 202
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 1851 33
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_i_1_1[1] 2108 264
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 1093 199
set_location Controler_0/Command_Decoder_0/decode_vector_12_6dflt 1299 102
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[8] 1290 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 2414 364
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[2] 1799 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[7] 1929 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2AM1[0] 2347 345
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 1250 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 990 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[6] 1939 265
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[27] 1142 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_13_1_sqmuxa_1_0_a3 2067 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m41_i 1818 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[1] 2448 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[17] 2415 361
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[29] 1121 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[6] 2394 337
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[18] 1147 133
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[21] 993 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[2] 1944 265
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIARC61[22] 1074 126
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[29] 1119 139
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid_RNIM17I 1262 213
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 1165 102
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[23] 759 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 2369 370
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_20_iv 1533 165
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][3] 1127 196
set_location Controler_0/ADI_SPI_1/assert_data 1359 118
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1363 181
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4 1151 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1711 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[5] 1896 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 2311 369
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[7] 1535 154
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[11] 1248 109
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[3] 1252 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 1142 100
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[0] 1251 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 1146 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/FIFO_COUNT[0] 2100 271
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[9] 1359 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 1157 142
set_location Controler_0/gpio_controler_0/Outputs_8_2[0] 1178 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1361 208
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[27] 1225 100
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1_RNO[12] 1269 189
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[7] 1793 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9s2 1926 222
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m131 1111 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 1157 96
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[4] 1320 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[2] 1175 145
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[2] 1005 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m0[2] 2006 273
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[4] 1812 283
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1684 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[30] 2414 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 2372 343
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[2] 1364 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_0 2041 264
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[14] 1312 102
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_RNIGF3C 1094 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9s2 2082 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[1] 2061 283
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 891 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1509 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[4] 2356 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[2] 2023 270
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 2013 211
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[33] 1101 97
set_location Controler_0/Command_Decoder_0/counter[12] 1259 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_2[5] 1843 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[5] 2315 331
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1512 207
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[6] 1816 211
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[31] 955 99
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[15] 1029 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_o3 2387 321
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m124 1884 237
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[9] 1318 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_1[6] 1886 261
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[11] 1176 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[6] 1839 220
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITTP61 1270 213
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[16] 774 114
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[8] 1211 111
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[6] 1076 138
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1268 208
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 983 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 1121 103
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_RGB1 583 148
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 479 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 2392 376
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[2] 987 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 931 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[3] 1885 222
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 864 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[3] 2008 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[5] 2074 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[6] 1955 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_2 2385 324
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[35] 1224 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[9] 2297 331
set_location Controler_0/ADI_SPI_0/counter[0] 1233 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26] 1046 126
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_statece[1] 1148 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[0] 2048 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[4] 1912 228
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[39] 1096 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[4] 2408 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[4] 1998 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_1_0_iv[1] 2281 357
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 983 207
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[16] 1113 142
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[25] 900 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 966 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 1010 108
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[0] 1164 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI5U5D2[25] 1064 126
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[8] 1272 118
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[11] 1125 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 2376 343
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 858 106
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[10] 1342 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[25] 1136 132
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[8] 1503 157
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[4] 1302 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 2336 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[28] 2292 310
set_location Controler_0/gpio_controler_0/Counter_PULSE[14] 1215 115
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[0] 1031 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1343 208
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[18] 1494 154
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 1009 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[23] 1106 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 960 106
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_DELAY 2467 376
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1596 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_28_1_sqmuxa_3_0_a2 2066 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_24_1_sqmuxa_3_0_a3_RNIDOUV4 1945 225
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[2] 1034 99
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[31] 1123 115
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[11] 1036 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m0s2 1993 261
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 984 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_2 2390 327
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4 1154 162
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 1064 96
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[10] 1180 207
set_location Controler_0/Reset_Controler_0/state_reg[2] 1283 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[0] 2018 265
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI4JA61[10] 1159 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[7] 1987 264
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2] 1067 141
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[32] 1125 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 2010 211
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[5] 1840 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 2452 310
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[7] 979 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.0.un11_ilas_enablelto9 2292 330
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1688 216
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_RNI4JJU[0] 814 114
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[5] 1354 115
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_2[6] 1300 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[0] 1962 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg_RNIQTRC2[0] 2331 336
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[2] 1633 271
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/un1_re_set6 1114 195
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 403 183
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[11] 1463 160
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[13] 1011 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 1226 139
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[0] 1201 187
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_RNO 2401 375
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[4] 1960 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_0[2] 1891 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 2376 373
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[10] 1116 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[1] 1125 133
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO[0] 1320 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_1[0] 1847 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[6] 2063 273
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 1110 208
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[8] 1148 202
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0 1344 105
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[7] 1170 111
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[11] 1284 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 1033 133
set_location Data_Block_0/Communication_Builder_0/wait_next_state[0] 1230 196
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync[1] 2393 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_30_1_sqmuxa_2_0_a2 1994 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_26_i_a3_1 1997 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m38 1888 237
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1215 133
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1 2449 164
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[6] 1838 219
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[22] 766 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 1152 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[3] 1957 267
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 1133 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 1157 103
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[5] 1006 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[19] 2414 358
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_0_o3 1129 198
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty_RNO 2432 363
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1299 226
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[7] 1882 217
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un11_enable_acquisition_0_a2_15_10 1500 171
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[3] 1203 109
set_location Controler_0/Command_Decoder_0/Perif_BUSY_5 1313 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_2[1] 1979 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 2370 352
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk_0_sqmuxa_i_a2 1320 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[2] 879 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2_0 1530 225
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[6] 1488 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_1[6] 1843 216
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 2149 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1[0] 1888 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un22_ilasrawcounter 2317 342
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1199 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[0] 2423 345
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 967 126
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3[3] 816 114
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[20] 780 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty 2348 325
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[17] 1012 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[1] 1131 138
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1706 247
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[6] 1313 102
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8 1014 117
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[31] 1204 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 1154 109
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/un47_test_data_1_CO2 2333 330
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE76D2[28] 1153 135
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 859 124
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[4] 1218 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[30] 1118 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_i_2[1] 2104 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 2355 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[2] 2003 267
set_location Data_Block_0/Communication_Builder_0/state_reg[1] 1234 196
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 2396 343
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIJK7M 1054 135
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[27] 951 96
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[17] 1008 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[24] 2423 337
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1_0[14] 1511 156
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 1240 123
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.1.un87_inputs 1169 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 1062 130
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3_i_m2[16] 1149 189
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 2324 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_1[1] 1929 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_1[0] 1931 234
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[25] 1137 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid_RNILOT71 1202 132
set_location Controler_0/gpio_controler_0/Inputs_Last[8] 1232 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[3] 1961 267
set_location Controler_0/Command_Decoder_0/state_reg_RNO[2] 1263 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1321 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24] 2300 309
set_location Controler_0/Command_Decoder_0/counter[16] 1263 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1555 238
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i 1145 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 1141 105
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_INT_sclk_u 1330 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[2] 1934 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[4] 1841 228
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1353 199
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[8] 1160 190
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[12] 1488 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29] 2321 309
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[8] 1212 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[7] 1869 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[9] 2374 328
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[11] 1517 226
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1207 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1569 238
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[9] 1270 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 1147 142
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout[0] 1364 190
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_1[9] 1202 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[12] 888 118
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un7_almostfulli_assert 1364 183
set_location Controler_0/REGISTERS_0/state_reg_ns_i_a2[5] 1302 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m90_2 2103 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_26_i_a3_1 2054 261
set_location Controler_0/Reset_Controler_0/read_data_frame[5] 1294 109
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[14] 1189 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[1] 1079 136
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m72_0 1365 105
set_location Data_Block_0/DataSource_Transcievers_0/PF_CCC_C5_0/PF_CCC_C5_0/pll_inst_0_1 4 4
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26] 2431 336
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[12] 1145 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[0] 1956 228
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0[0] 1267 99
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[8] 1093 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/DataBytesInLastIlasFrame[2] 2334 343
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1674 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[7] 1886 270
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[27] 1120 141
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[13] 1347 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 2444 363
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1320 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[7] 1914 234
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 1229 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_9_0_a3_0_RNIIPTA2 2079 273
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[3] 1308 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_2_0_a3_1 1990 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_2[5] 1882 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 2418 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 2433 346
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1359 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[3] 1926 264
set_location Controler_0/gpio_controler_0/Counter_PULSE[27] 1228 115
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2[5] 1070 141
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[17] 1340 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 1046 102
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 191 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[5] 1930 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31] 2330 309
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[1] 1482 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 2444 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI20FM1[0] 2397 342
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[18] 1153 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 2422 352
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[24] 1039 129
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1385 247
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1315 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[13] 2384 307
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_2[4] 1941 222
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[1] 1478 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1332 207
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 939 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 2359 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_2[7] 1863 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_24_1_sqmuxa_3_0_a3 2047 264
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 832 109
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[5] 1167 201
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/un1_re_set6_0_x2 1245 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[5] 1884 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_3_rep[4] 1895 241
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 1143 142
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[15] 1197 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1210 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[4] 1065 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9s2 2041 270
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[30] 1010 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 2344 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[5] 1921 234
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[20] 1115 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 2370 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.0.un11_ilas_enablelto9 2291 360
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3] 1160 145
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[1] 1121 112
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[18] 1345 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[9] 1095 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 966 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[16] 2413 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 2363 364
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1603 213
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[18] 1007 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[7] 2312 337
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1_1[14] 1531 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_22_1_sqmuxa_1_0_a3 2049 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[2] 1929 268
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[1] 1202 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[24] 1035 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[13] 2385 307
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_3[2] 1817 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[22] 2437 364
set_location Controler_0/ADI_SPI_1/data_counter[1] 1370 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 992 102
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[25] 1112 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[7] 1513 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0_1[6] 2308 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9s2 2065 279
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 991 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1172 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[6] 1918 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/emptyi_fwftlto6 2399 363
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[12] 891 123
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[3] 1185 118
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r 1194 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[3] 1942 228
set_location Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0 1168 162
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_31_1_sqmuxa_3_0_a3 2069 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0 2460 371
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 2222 150
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[7] 1124 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[4] 1975 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[5] 2393 337
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1519 225
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[5] 1138 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[1] 963 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 829 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_R[0] 2078 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 2359 324
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_7[7] 2300 358
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[2] 2365 349
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNO 1114 123
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[10] 1337 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 1066 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1297 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[5] 2412 342
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[6] 1100 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[6] 1073 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 2417 352
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 2008 211
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[8] 1046 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 2410 376
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 1095 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[12] 2167 316
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[0] 1019 96
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[12] 1339 111
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1489 255
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[9] 1340 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1757 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 2366 364
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m263 1201 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/FIFO_COUNT[6] 2022 235
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[15] 1494 160
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[7] 2112 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[2] 1979 268
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1553 238
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_a2_0[0] 1093 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[4] 2008 279
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 1099 91
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[7] 921 217
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1813 256
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 863 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 2436 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[5] 1846 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_A.2.un40_input_k_array_0_a2 2088 279
set_location Controler_0/Reset_Controler_0/read_data_frame[7] 1288 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1354 201
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[1] 1839 253
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3[1] 822 105
set_location Controler_0/ADI_SPI_1/sdio_1 1359 103
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa 1031 114
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[5] 1090 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[14] 2454 361
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1610 216
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[11] 1342 124
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[19] 1225 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[1] 1908 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_RNO[0] 2273 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m71 1813 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[3] 1856 223
set_location Controler_0/Command_Decoder_0/decode_vector_RNIEJ9C[3] 1323 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[30] 1008 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[31] 962 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_a3_2 1995 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m59 2102 267
set_location Controler_0/ADI_SPI_1/sclk 1367 106
set_location Controler_0/gpio_controler_0/Counter_PULSE[29] 1230 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[1] 1999 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 2316 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[5] 1952 228
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1319 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[3] 1984 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_20_i_0 2052 264
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[8] 1105 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 988 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[1] 1871 234
set_location Controler_0/Command_Decoder_0/decode_vector_RNIDI9C[2] 1271 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[2] 2049 274
set_location Controler_0/ADI_SPI_1/data_counter[6] 1375 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[25] 1094 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/REN_d1 1299 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 2408 346
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[25] 1084 102
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 1094 199
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[2] 1827 262
set_location Controler_0/Answer_Encoder_0/periph_data_1[3] 1332 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_7_i_0 2059 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[3] 1932 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m98 2095 267
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set 1266 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqEn_RNO 2408 324
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[26] 1091 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[6] 1922 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_12_0_a3_1 1957 222
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[10] 1340 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 1057 133
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[14] 1077 102
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[13] 1341 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_0[3] 2459 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 2334 373
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3] 1027 111
set_location Data_Block_0/Communication_Builder_0/wait_next_state[1] 1233 196
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un15_read_signal_0_a2_0 1532 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25] 2439 363
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[4] 1118 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_LANE0_SD_OR2 2425 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 2396 361
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 1159 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[5] 2392 355
set_location Controler_0/gpio_controler_0/state_reg_ns_a2[4] 1279 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1239 217
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 1098 106
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[1] 1094 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 2420 369
set_location Controler_0/Command_Decoder_0/counter[14] 1261 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[6] 2432 360
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[23] 1041 132
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_15_0_0_0 1512 168
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 2026 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[5] 2338 310
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[19] 1040 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1208 133
set_location Controler_0/Answer_Encoder_0/periph_data_3[9] 1320 123
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_18 1369 102
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/un1_D 1827 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.0.un6_ilasrawcounter_4 2272 357
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy_RNO_0[0] 816 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[2] 1927 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 2374 370
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1356 201
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[14] 1334 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_1[3] 2030 279
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO[1] 1321 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[4] 1945 213
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1340 226
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[12] 1032 108
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[36] 1231 96
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 1111 202
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[8] 1084 96
set_location Controler_0/gpio_controler_0/Outputs_8_2[15] 1183 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 1229 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_0[2] 2021 228
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_0_13_i_m2_i_m2 1362 189
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1159 130
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[0] 1846 256
set_location Communication_0/Communication_Controler_0/m4_e 1309 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1507 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m13 2020 228
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIE9N01[4] 1174 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 2368 352
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 1112 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[7] 2430 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_0_m3[3] 2099 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[19] 2165 322
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[4] 1880 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[5] 1997 265
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2 1247 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI0MU82[0] 1075 126
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[12] 1122 138
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[13] 1174 207
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 967 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 1002 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[18] 1141 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_0_0_0_o2[2] 2118 282
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[6] 1165 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 875 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[3] 1088 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 951 106
set_location Controler_0/Command_Decoder_0/Perif_BUSY_4 1280 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1567 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[1] 1941 265
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1490 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 2329 373
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[9] 1529 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[5] 1888 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_2_0_iv_RNO[7] 2338 360
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 1164 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[2] 1114 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[17] 1012 99
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[37] 1227 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[4] 1828 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[1] 1938 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/fifo_valid 2349 325
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[57] 1225 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[2] 2402 327
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1571 235
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[7] 957 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[0] 1031 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_1[4] 2013 229
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 395 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_0_9_sn_m6_3 2077 267
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[9] 872 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNILBV82[7] 1182 138
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[10] 1189 202
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[7] 1835 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[6] 1936 264
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[2] 1278 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[5] 1905 219
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[30] 1146 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 980 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 979 135
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1366 253
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25 1279 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout[1] 2444 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[0] 1930 219
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1350 190
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[38] 1046 100
set_location Controler_0/ADI_SPI_1/wr_addr_buffer_RNO[0] 1358 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 2385 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[1] 1838 226
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1662 211
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1736 208
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[18] 1345 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[5] 1946 213
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[0] 846 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[10] 1047 133
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[9] 1190 123
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[23] 1107 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1236 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m0[1] 2015 270
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[10] 1114 193
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[9] 1086 144
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[24] 992 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1523 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[0] 2418 360
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[11] 1125 199
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[11] 1307 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0[3] 2314 342
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[9] 856 112
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1494 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 2419 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_a3_0_0[4] 2450 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout[1] 2438 373
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[0] 1212 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 1138 145
set_location Controler_0/ADI_SPI_0/tx_data_buffer[2] 1253 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[29] 1137 130
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[12] 1269 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_RNIEHRC2[1] 2330 336
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 858 124
set_location Controler_0/ADI_SPI_1/addr_counter[9] 1366 100
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RE_d1 1228 124
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 656 36
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[4] 1966 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[17] 2156 321
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 973 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[7] 884 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 2285 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1[15] 2377 306
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_10_9_sn_m12_e_0_a3 1870 216
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[28] 1134 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNO 1525 171
set_location Data_Block_0/Communication_Builder_0/state_reg[2] 1232 199
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv[10] 1209 111
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[6] 1136 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 999 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[5] 1868 228
set_location Controler_0/Answer_Encoder_0/periph_data_2[5] 1324 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 1223 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 2342 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[4] 2424 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[1] 2377 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[26] 2401 330
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[27] 1166 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_1[0] 1939 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_ac0_1 2407 372
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 1069 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNIBC803[0] 2347 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[30] 2165 319
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[26] 1067 97
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 1110 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1512 225
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI9VU82[3] 1080 138
set_location Controler_0/Answer_Encoder_0/periph_data_6[2] 1340 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[3] 1830 229
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[42] 1294 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[7] 1864 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1[0] 2040 279
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1169 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[0] 1949 216
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/emptyilto13_7 1123 198
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m0[3] 2015 267
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.afull_r 892 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 979 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1175 127
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2_i_m2[21] 1195 186
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m64 1815 270
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[4] 1048 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[16] 2326 310
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 2300 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/RDATA_r[1] 2447 373
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i 1151 114
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[14] 1277 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m214 1167 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 2432 370
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[3] 1601 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[31] 2442 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_3_0_iv_0[6] 2304 357
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[31] 1132 103
set_location Controler_0/ADI_SPI_1/data_counter[22] 1391 106
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 2078 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1349 199
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_4_1_sqmuxa_2_0_a3 2038 270
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[1] 842 106
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[3] 1211 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[2] 1913 270
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[11] 1488 160
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 1098 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[1] 2394 346
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[8] 1145 207
set_location Controler_0/Reset_Controler_0/read_data_frame[15] 1290 115
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[4] 1822 277
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[6] 1054 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[28] 1480 160
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[13] 877 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[0] 1908 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_0[1] 1958 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[3] 2008 267
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 937 102
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[53] 1310 252
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7_RNILAH31 1043 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_1_i_a3_1 2094 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 2382 334
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1348 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg[4] 2090 289
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[1] 1019 106
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[16] 1217 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_1[2] 2014 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[8] 2188 322
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[6] 1787 229
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[9] 1202 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[2] 1837 226
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1616 217
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1483 283
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[12] 1284 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_2[3] 1964 267
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[5] 1206 193
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[0] 1203 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[6] 2012 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[1] 2312 369
set_location Controler_0/gpio_controler_0/Outputs[9] 1208 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1296 226
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[17] 937 97
set_location Data_Block_0/Communication_Builder_0/next_state_1[3] 1233 198
set_location Controler_0/Answer_Encoder_0/periph_data_9[6] 1352 123
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg_ns[3] 2109 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 2428 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[4] 1888 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[6] 2335 310
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1366 198
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK3B61[18] 1085 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[29] 1009 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[4] 2451 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[5] 1826 229
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[7] 1019 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m0s2 1956 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 2399 343
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[2] 1215 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set_RNO 1367 201
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 1136 142
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter[0] 1094 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_1_sqmuxa_3_3 2044 267
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[15] 1194 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1[4] 2044 282
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1679 211
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[31] 1483 160
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect_RNO 1759 192
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[2] 1970 267
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][8] 1100 196
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[9] 1333 108
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg_ns[1] 2106 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0_1[7] 2314 327
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[13] 1214 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[1] 1870 223
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set 1035 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[20] 1114 130
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[2] 1023 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 1074 124
set_location Controler_0/gpio_controler_0/un16_write_signal_2_0 1230 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1206 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[17] 1030 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[6] 1906 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/Counter_IlasSequence[3] 2104 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_2[6] 2006 267
set_location Controler_0/ADI_SPI_0/sclk 1245 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[12] 1490 159
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_2[3] 1935 219
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1480 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 2376 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[7] 2010 273
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[3] 1338 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 2410 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_15_1_sqmuxa_0_a3 1975 228
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 866 102
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[18] 1212 202
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 1003 102
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[3] 1135 109
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[7] 1044 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[35] 1029 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[5] 2444 364
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII3D61[26] 1080 132
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[12] 1121 198
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[4] 2040 282
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg[1] 827 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1684 216
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[13] 1031 100
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[4] 1111 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[7] 1988 264
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/empty_RNO 945 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[9] 1047 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[3] 2391 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 2402 349
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[32] 1052 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[1] 1908 279
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_6_0_a2[9] 1104 195
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[6] 1939 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[1] 1904 274
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[13] 1143 129
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_n3 1021 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 2422 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM_0[4] 2017 228
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1562 235
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_0 1344 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 1188 138
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[12] 1189 123
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer[3] 2092 274
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[4] 1063 129
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[21] 1041 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[5] 1876 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_31_9_sn_m12_e_0_a2 2035 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[0] 1936 228
set_location Controler_0/Answer_Encoder_0/cmd_ID[5] 1239 115
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[10] 1297 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_valid 2427 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_0[3] 1892 238
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set 1366 187
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 2164 315
set_location Controler_0/Answer_Encoder_0/periph_data_1[6] 1348 123
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[5] 1168 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[3] 2382 342
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 328 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1669 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RE_d1 2416 337
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[2] 1326 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[4] 2392 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[15] 2451 345
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[0] 1321 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[21] 2328 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[1] 2448 363
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[21] 1096 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/history[0] 2419 331
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3 1140 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[1] 1535 160
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[5] 920 217
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIRER91 1704 246
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[18] 938 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1496 253
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[0] 1143 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 1238 145
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[6] 1135 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1171 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg_RNIORRC2[0] 2329 336
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[20] 1336 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1614 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_21_i_a3_1 1992 216
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un11_enable_acquisition_0_a2_15_11 1520 171
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[19] 1050 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[7] 1920 229
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1234 217
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[6] 1534 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[7] 1900 234
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[6] 1164 144
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[6] 1030 130
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[18] 1052 132
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[33] 1720 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[6] 2014 277
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[19] 1038 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1186 123
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[1] 1792 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_0[2] 2002 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[2] 1924 219
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[18] 1053 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[7] 1886 271
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[0] 1315 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 2368 370
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[6] 1321 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m0[0] 2007 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 2301 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_a3_0_2 2042 267
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2] 1023 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10 865 108
set_location Controler_0/ADI_SPI_0/counter[2] 1225 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[1] 1925 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[2] 2012 280
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[12] 987 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[9] 2414 337
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 1158 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/DataBytesInLastIlasFrame[1] 2321 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[3] 1855 222
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_enable 1350 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[4] 1915 276
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 1150 106
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2[38] 1004 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m0s2 1933 219
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 1202 139
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[31] 1243 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[12] 2419 342
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[13] 1130 202
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8U2D2[17] 1086 138
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[23] 1350 112
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 957 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[0] 1858 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 2292 373
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_RNO 1323 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[6] 2311 337
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_valid 1156 130
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[8] 1366 112
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set_RNO 1301 228
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1491 253
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[7] 1158 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 2442 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[0] 2002 276
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.12.un142_inputs 1194 105
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[0] 1177 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[1] 1872 225
set_location Controler_0/Reset_Controler_0/un1_write_signal_1_0 1237 105
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 1146 198
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 1222 139
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 967 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0[1] 2388 321
set_location Controler_0/ADI_SPI_0/data_counter[23] 1236 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[4] 2010 270
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 893 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[0] 1945 216
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[15] 978 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[0] 1952 216
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[4] 1361 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[0] 1986 274
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[3] 1193 123
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[29] 1481 160
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_6_iv 1509 168
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1817 256
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[7] 1078 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1213 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[25] 2172 316
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1811 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 2348 321
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[31] 1074 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 1050 124
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[30] 986 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[4] 852 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[5] 1897 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[4] 1873 223
set_location Controler_0/Answer_Encoder_0/periph_data[15] 1301 123
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 1515 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty 2429 373
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1528 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[3] 1917 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[2] 2016 277
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 1095 199
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 985 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[0] 2022 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[6] 2310 334
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[12] 1059 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[6] 1920 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m83 2111 267
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1566 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m0[5] 2068 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[4] 2035 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 982 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 2413 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_i_0_i[0] 2123 282
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[1] 1314 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/re_set_RNO 2427 363
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[16] 1152 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 1149 97
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[5] 1802 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a3[2] 2387 327
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m205 1166 129
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[2] 1194 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_0[4] 2033 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_a3 2007 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_9_9_sn_m18_e_0_o2_0 1990 222
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[4] 1373 199
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[4] 881 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_2[0] 1954 216
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[17] 1232 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg[3] 2319 361
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[5] 1101 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[31] 1507 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[2] 2417 358
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_i_3[0] 818 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m114 1178 132
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[4] 1019 127
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 332 297
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[32] 1295 207
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22] 1020 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[0] 1993 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[5] 2309 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_2[7] 1953 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 2409 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[7] 2311 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_26_i_0 2055 267
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[2] 1138 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[21] 1148 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[5] 1927 235
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[29] 1001 99
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[22] 984 99
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[28] 1571 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/REN_d1 2432 373
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[11] 1290 112
set_location Data_Block_0/DataSource_Transcievers_0/TxMainLinkController_0/state_reg_RNO[0] 2313 327
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[2] 1074 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Start_In_Frame 1518 169
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 2343 361
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 974 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg[1] 2320 346
set_location Controler_0/ADI_SPI_1/data_counter[12] 1381 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 973 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[2] 1837 225
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[8] 1522 226
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[3] 1480 156
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg_ns_i_o3[3] 2326 363
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[19] 1355 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[1] 2075 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_1[6] 1885 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout[3] 2305 364
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIEO7C1[6] 1183 138
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[0] 1683 280
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[17] 1195 124
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[5] 1129 114
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[5] 1868 337
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[0] 1345 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/OutputData_2_2_sqmuxa 2328 357
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[10] 1303 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1388 250
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[2] 1253 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[0] 1862 223
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1678 208
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[15] 1278 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1718 256
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[13] 1507 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1598 216
set_location Controler_0/ADI_SPI_1/tx_data_buffer[5] 1348 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1560 235
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[8] 1278 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1537 234
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_a4 824 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[0] 1906 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[5] 1877 273
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[17] 791 118
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_receive_transmit_0_sqmuxa_0_0 1351 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 872 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 960 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[2] 1829 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1[7] 2082 276
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[3] 1089 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 2388 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[27] 2174 316
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_1[1] 2060 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_2[6] 1968 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[1] 2009 265
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[4] 1498 226
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[0] 1101 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1708 247
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable 1534 172
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[29] 1119 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[26] 1045 133
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[9] 1392 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[22] 2437 363
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[22] 1351 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNIU4G61[9] 2340 333
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 1115 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 2336 306
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_2[4] 2098 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 2424 346
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 845 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 1045 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/fifo_valid 1154 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[3] 2047 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_2[5] 1837 216
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 942 102
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[11] 1162 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_2[7] 2028 264
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[23] 1096 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[1] 1973 264
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[19] 960 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/re_set_RNO 2427 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un22_ilasrawcounter_5 2316 342
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[25] 1114 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[15] 1105 126
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1597 216
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 866 342
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1539 234
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[6] 1498 256
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[2] 1130 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_10_9_sn_m6_e_2 2076 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[1] 1934 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[3] 1966 268
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_Remaining_Number_Of_Samples_5_iv_0_RNO 1534 168
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un58_ilasrawcounter_RNI86QM 2328 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_27_1_sqmuxa_1_0_a3 1992 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_1.N_342_i_i 2003 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[3] 1834 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_a2_1_RNIL8S61_1 2076 267
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 1044 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[27] 1122 142
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[14] 1339 103
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_2_0_m3 1353 102
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[3] 1046 138
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[7] 1220 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[2] 2313 331
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[33] 1019 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[28] 961 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[25] 2176 316
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[4] 1312 229
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.14.un152_inputs 1196 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/empty 945 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 2451 310
set_location Data_Block_0/FIFOs_Reader_0/state_reg[5] 1233 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[6] 1367 202
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 1170 106
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[4] 1081 145
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 1796 15
set_location Controler_0/REGISTERS_0/state_reg[3] 1303 100
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[8] 1185 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 2416 364
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1711 256
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1337 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 1155 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 2386 361
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[7] 1226 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[6] 1922 276
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 954 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[5] 2315 330
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 402 36
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1360 181
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 1237 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_1[5] 1847 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[22] 2456 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[7] 2019 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[7] 2030 270
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 836 102
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[9] 921 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_1_sqmuxa_3 1991 234
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICTC61[23] 1091 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m0s2 1981 270
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 1152 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 1202 141
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 1165 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1365 253
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[3] 1204 190
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[22] 1015 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[0] 1870 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1[2] 2026 273
set_location Controler_0/Reset_Controler_0/EXT_ADC_Reset_N 1256 105
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[13] 1084 136
set_location Controler_0/gpio_controler_0/read_data_frame[11] 1198 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[10] 1081 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[0] 2392 370
set_location Controler_0/Answer_Encoder_0/periph_data_9[11] 1343 117
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[1] 1064 141
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1166 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[2] 2306 334
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 1157 106
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[27] 1116 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[2] 1822 226
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 1058 97
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[4] 1713 262
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[25] 1117 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_3[0] 1955 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_2[4] 2117 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_0[0] 1964 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout[3] 2444 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_0_o2_0[4] 2110 264
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1362 201
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[2] 1523 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[4] 2382 364
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 1218 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 971 139
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1676 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_2[1] 1921 216
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1718 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 2383 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[7] 2068 276
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[17] 1130 132
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[2] 1341 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[25] 948 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[0] 1904 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[30] 2420 361
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Enable_RNO 1141 192
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_1 1134 108
set_location Controler_0/ADI_SPI_0/data_counter[26] 1239 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_14_1_sqmuxa_0_a3 2064 270
set_location Controler_0/Reset_Controler_0/read_data_frame_6[15] 1290 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1820 256
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[12] 1192 115
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2 998 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_3[4] 2017 229
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[0] 1279 124
set_location Controler_0/gpio_controler_0/Outputs_8_i_a2_1_1[11] 1197 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Synchronizer_0_0/Chain[1] 2098 289
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 996 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 2440 343
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 1169 100
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[14] 1058 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a3 2064 264
set_location Data_Block_0/DataSource_Transcievers_0/TxMainLinkController_0/state_reg[1] 2306 328
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[4] 1156 190
set_location Controler_0/Answer_Encoder_0/periph_data_1[1] 1345 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[29] 2178 319
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[2] 1931 219
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIG1D61[25] 1149 138
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/REN_d1 1262 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[3] 1884 226
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1221 133
set_location Controler_0/Answer_Encoder_0/periph_data_7[13] 1317 123
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[12] 1150 207
set_location Controler_0/ADI_SPI_1/addr_counter[22] 1379 100
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[10] 1305 118
set_location Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0/U0_RGB1 1740 13
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[12] 1284 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un1_state_reg_4 2318 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[1] 2403 328
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[2] 1088 129
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_7[3] 2302 358
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 2434 349
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[13] 1117 193
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[11] 1364 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_R.1.un52_input_k_array_0_a2 2103 291
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[6] 1276 123
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[1] 1130 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[7] 2070 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_a3_2 2061 261
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/TRG_Unit_Detect_RNO 1541 171
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 2016 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 2354 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[6] 1915 270
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIU8341 1101 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[29] 1001 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[17] 1145 124
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[3] 1285 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNILBV82[7] 1079 132
set_location Controler_0/gpio_controler_0/un20_write_signal_1 1234 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNINO6V 1135 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII8V82[6] 1186 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_RNO[0] 2305 330
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[14] 1089 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[35] 959 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1807 265
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[7] 1357 111
set_location Controler_0/ADI_SPI_0/data_counter[13] 1226 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_1[5] 1838 228
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[15] 1295 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_15_0_a3_0_RNIGJK92 2071 279
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[4] 1251 102
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[1] 1525 241
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[34] 1119 127
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_0 1337 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[2] 1311 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_a2 2404 330
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1515 208
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[3] 1328 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 888 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[5] 1197 133
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg[0] 1122 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[5] 2024 268
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 1022 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 2382 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 2418 357
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[9] 1528 169
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/Counter_IlasSequence[0] 2077 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[0] 1944 217
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[28] 806 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[1] 2432 345
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO[3] 1005 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[29] 1022 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 2438 343
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1335 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[2] 1961 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[5] 2072 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25] 2436 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 2388 373
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1305 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 2316 370
set_location Controler_0/gpio_controler_0/Counter_PULSE[17] 1218 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 957 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1815 256
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[8] 1191 124
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[6] 1158 190
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 858 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 842 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 2392 361
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[1] 1183 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_16_0_a2_3 1515 168
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1312 223
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[18] 809 114
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[3] 1843 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_31_9_sn_m12_e_0_a3 2051 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[29] 2180 319
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m11 2002 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS_Last.1.OutputK_29_m[1] 2316 357
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[24] 1053 99
set_location Controler_0/gpio_controler_0/read_data_frame[4] 1184 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIGQ7C1[7] 1074 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/cnt[5] 2441 325
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[11] 1297 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1260 217
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[1] 1135 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_3 2386 333
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[5] 1255 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 1062 97
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[11] 1067 139
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[10] 1339 124
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2 1078 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[6] 2422 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[5] 1920 234
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[27] 1057 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18] 1054 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 973 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[3] 2383 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 2342 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_1_i_a3_2 2062 264
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1482 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[31] 2442 363
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 1219 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1534 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 2389 343
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 1165 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[0] 1853 234
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[2] 1046 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[8] 1525 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1488 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_1_i_o3_RNIUP2E1_0 2005 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_11_9_sn_m6_e_4 2098 270
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[7] 1103 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[2] 1887 271
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r10_2 1115 195
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 968 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[31] 2364 349
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[10] 899 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 2390 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/lckfrc_st 2453 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[5] 1910 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 2346 343
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1200 136
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2 1099 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st[3] 2435 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 2412 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26] 2298 309
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[7] 1235 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[6] 1915 229
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 1108 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[32] 1179 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/fifo_valid 2425 364
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[1] 1544 160
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1153 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_i_0_i_a2_1[0] 2121 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[16] 2402 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_18_0_a3_0_RNID8Q42 1985 219
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[8] 1280 111
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[7] 1011 130
set_location Clock_Reset_0/Synchronizer_0/Chain_rep[1] 1897 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1303 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[4] 2352 333
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[0] 1147 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[5] 1881 229
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1141 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[7] 2044 276
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[10] 1100 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[7] 2430 358
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m228 1100 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[1] 2039 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1[1] 1813 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[1] 1915 280
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[0] 1182 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNIJ87S3[0] 2367 330
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[2] 1837 253
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[3] 1308 99
set_location Communication_0/Communication_Controler_0/Communication_Vote_Number[0] 1319 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[1] 1976 219
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[20] 1020 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[2] 1944 264
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 1159 129
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8_CLK_GATING_AND2 1904 171
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[26] 2401 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_i_1_1[1] 1992 234
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[27] 761 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[5] 1015 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[7] 2272 360
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[16] 1150 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[4] 1872 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_2[7] 1855 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_valid 2424 373
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[12] 888 117
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 1114 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_2[1] 1914 280
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1134 124
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[28] 1069 102
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[31] 1003 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 998 102
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[27] 1211 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[25] 956 91
set_location Controler_0/ADI_SPI_0/un1_state_reg_9_i_0 1246 90
set_location Data_Block_0/Communication_Builder_0/wait_next_state[8] 1212 196
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[39] 1231 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1598 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[5] 2072 280
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[11] 1101 100
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[4] 1018 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1[4] 2012 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[2] 2313 330
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_2 1026 105
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[11] 1533 157
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_0[3] 2006 228
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter[0] 1028 130
set_location Controler_0/gpio_controler_0/un7_read_signal_0 1236 111
set_location Controler_0/gpio_controler_0/un1_write_signal_4 1224 105
set_location Communication_0/Communication_Controler_0/state_reg[3] 1315 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIJK6V 1052 135
set_location Controler_0/gpio_controler_0/Counter_PULSE[19] 1220 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_16_0_a2_2 1535 165
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIE344[0] 2419 363
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1383 250
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2 1015 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[7] 1884 234
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 1136 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[7] 958 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 1022 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/o_lckfrc_st_RNO 2379 321
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_a5 2390 324
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[22] 1024 103
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3_i_m2[8] 1148 189
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[18] 2437 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[6] 1894 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_3[0] 2068 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 2398 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_0[4] 2092 265
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 1007 105
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[1] 1107 138
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[19] 1034 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 2365 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[7] 1986 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[4] 2010 276
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 973 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[5] 1863 222
set_location Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2_1_0 1252 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m128 1113 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[30] 969 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[3] 1109 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 1243 144
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[27] 1032 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_0[0] 1822 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m68 1821 270
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4[3] 1018 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[5] 1877 271
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[5] 1286 124
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[14] 1191 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 2432 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0_m0[7] 2276 360
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_rep[11] 1100 145
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[21] 1134 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[1] 1871 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 2416 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_17_i_0 2069 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[14] 2386 307
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[6] 2399 346
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 1014 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 2314 373
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[15] 1489 160
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m154 1165 129
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set 1522 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty 2297 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[18] 2316 322
set_location Controler_0/ADI_SPI_0/rx_data_buffer[2] 1348 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m191 1164 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[8] 1083 97
set_location Controler_0/Answer_Encoder_0/periph_data_2[1] 1346 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 968 139
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 1028 124
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[10] 1223 208
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[30] 1100 135
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[3] 1493 226
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[29] 1013 132
set_location Controler_0/ADI_SPI_0/tx_data_buffer[1] 1249 103
set_location Controler_0/Answer_Encoder_0/periph_data[14] 1304 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1502 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[6] 2334 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 2444 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[4] 1892 261
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[5] 1330 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1392 252
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[14] 1054 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[6] 1928 267
set_location Controler_0/gpio_controler_0/Outputs_8_2[12] 1212 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1185 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[0] 1936 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0[0] 2406 324
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1708 256
set_location Controler_0/Reset_Controler_0/read_data_frame_6[1] 1252 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[0] 1936 222
set_location Controler_0/ADI_SPI_1/data_counter[25] 1394 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1596 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_a2_0 2076 264
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[13] 1040 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/fifo_valid 2197 322
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[5] 1916 274
set_location Controler_0/gpio_controler_0/SET_PULSE 1234 115
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[18] 1195 193
set_location Controler_0/ADI_SPI_1/addr_counter[26] 1383 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[1] 1955 264
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20] 1105 96
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1_RNO[25] 1181 189
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 1125 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 2330 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[2] 1896 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_RNI0ULG[9] 2295 330
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1156 127
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[9] 757 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 2448 343
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1387 256
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[17] 1337 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[7] 2031 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[1] 1899 220
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[5] 1773 250
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m78 2023 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m87 2086 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1098 118
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[3] 1133 109
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[11] 1356 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[5] 1949 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[0] 1986 273
set_location Controler_0/ADI_SPI_0/data_counter[16] 1229 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_2[5] 1924 235
set_location Controler_0/gpio_controler_0/Outputs[7] 1210 103
set_location Controler_0/Answer_Encoder_0/periph_data_9[12] 1327 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1495 256
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[11] 978 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1629 216
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][7] 1101 196
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[0] 1263 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/FIFO_COUNT[4] 2020 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_0_1_sqmuxa_2_5_o2_RNI9UQB2 1944 225
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_n1 1023 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[6] 1915 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_i_0_i[0] 2090 288
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[1] 1935 225
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 1567 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[5] 1951 213
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r4_0_o2 1154 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[5] 2345 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_8_1_sqmuxa_0_a2 2003 225
set_location Controler_0/Command_Decoder_0/counter[15] 1262 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[6] 2189 322
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[34] 1166 132
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r 1108 196
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[12] 1219 105
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[17] 1560 160
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[5] 2415 343
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 874 118
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[1] 1844 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[0] 1856 226
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 1123 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 2022 220
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 1022 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[2] 1128 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 985 136
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[11] 1300 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[6] 1917 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[1] 2005 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_0_sqmuxa_0_RNI3LDA1 1967 222
set_location Controler_0/ADI_SPI_0/data_counter[22] 1235 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_16_i_a3 2062 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[8] 2313 337
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[3] 1086 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 2445 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 2395 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 2421 328
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m205 1105 129
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[6] 1762 226
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[3] 947 100
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_a3[2] 1232 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1724 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[3] 1925 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/RE_d1 2431 373
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[0] 1000 123
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[12] 1498 159
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 1124 198
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[5] 1952 213
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 967 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[5] 1827 228
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[0] 1220 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 975 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[18] 1112 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[17] 2415 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 2311 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 2381 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 2370 346
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[2] 1632 271
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNISU6T[4] 1096 207
set_location Data_Block_0/Communication_Builder_0/state_reg[13] 1216 199
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[3] 1730 280
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_0_o3 1349 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2[3] 2305 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[6] 1961 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 2372 337
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[17] 1109 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 1156 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_1[4] 1845 228
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[26] 1098 136
set_location Controler_0/Answer_Encoder_0/periph_data_6[6] 1351 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1815 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 2370 370
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[2] 1607 217
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 1240 145
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[11] 1212 183
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_3_4_fast[7] 2303 357
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[5] 1310 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[1] 2444 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0_m0[6] 2310 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_28_9_sn_m12_e_0_a3 2039 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[2] 1921 222
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 1239 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[5] 2436 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_30_9_sn_m12_e_0_a2_0 2038 267
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[4] 1096 115
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[35] 1223 255
set_location Controler_0/Answer_Encoder_0/cmd_ID[0] 1239 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[6] 1183 139
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[8] 1216 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 2398 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m40 1819 267
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[30] 1101 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_0[1] 1890 238
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[6] 1518 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st[0] 2425 325
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 2012 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[17] 2405 337
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_3_4_fast[5] 2296 357
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[49] 1776 225
set_location Data_Block_0/Communication_Builder_0/wait_next_state[12] 1220 199
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/un1_state_reg_4_i_i 2122 282
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock 1061 142
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_6[6] 2328 361
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 883 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6G7C1[2] 1147 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 2318 373
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[4] 1190 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[2] 1929 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[6] 2036 276
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[6] 1167 115
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[1] 1133 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[25] 2296 310
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1301 226
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[25] 778 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[11] 1083 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 1140 106
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[21] 976 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[5] 1887 234
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_0_0_a2_1[20] 1187 189
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[17] 1168 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[2] 1172 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 2403 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_21_i_a3_1 2040 264
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIEO7C1[6] 1089 138
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[1] 1137 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIATE61[31] 1087 135
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1571 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un1_state_reg_3_RNI1LTO1 2326 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_K[1] 2107 289
set_location Controler_0/Answer_Encoder_0/cmd_CDb 1240 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[1] 2057 282
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_0_0 1117 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[3] 1048 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 2373 352
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[33] 1180 136
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[5] 1634 241
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1494 234
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[1] 1095 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[7] 1880 228
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[24] 1134 99
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2_i 1256 90
set_location Data_Block_0/Communication_Builder_0/state_reg[7] 1225 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1368 253
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[3] 1115 102
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1_RNO[26] 1178 189
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[3] 1937 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_0[1] 2454 324
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[37] 1514 237
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1[0] 1515 169
set_location Controler_0/gpio_controler_0/Outputs_8_2[13] 1215 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1242 217
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 1132 91
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[2] 1009 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 2325 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[16] 2159 322
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_1[3] 2004 229
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 1192 138
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_pulse 1076 141
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[11] 1101 99
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[13] 1200 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 960 130
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1369 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNIEI291 1205 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_20_i_0 1992 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNINQBK7[0] 2345 333
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[22] 1018 99
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[2] 1024 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1284 225
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2 1371 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Counter_IlasSequence[7] 2300 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[30] 2333 328
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[4] 1013 106
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[0] 1145 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1_RNIOQCM 1032 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_3[3] 2025 229
set_location Data_Block_0/Communication_Builder_0/wait_next_state[9] 1218 196
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17] 1022 96
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[15] 1203 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1491 207
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 989 103
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[7] 1294 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[0] 1958 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[6] 1979 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_A.0.un32_input_k_array_0_a2 2110 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[1] 2420 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_11_9_sn_m6_e_2 2097 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 2457 343
set_location Controler_0/Answer_Encoder_0/state_reg_RNO[4] 1243 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 1077 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a2 1956 225
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1682 217
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[16] 988 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncOutput[0] 2398 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[3] 2031 280
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[5] 1516 208
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 852 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[3] 1986 267
set_location Controler_0/ADI_SPI_0/addr_counter[12] 1261 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 835 103
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[12] 1129 111
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[0] 1264 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1675 210
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[7] 1464 229
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[12] 1124 199
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[1] 2305 334
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[26] 1478 160
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 832 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[36] 1120 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 1213 136
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[27] 1077 135
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1380 247
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_15 1281 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18] 1110 90
set_location Controler_0/gpio_controler_0/Outputs_8_2[14] 1184 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[35] 1002 97
set_location Controler_0/gpio_controler_0/Inputs_Last[0] 1165 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[11] 962 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[7] 1504 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/re_set_RNO 1705 255
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 1173 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Synchronizer_0_0/Chain[1] 2115 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_1[3] 1994 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 2415 352
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[3] 1363 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[4] 2046 283
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[31] 1114 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 1146 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_a2 2387 324
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 960 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 1152 123
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[23] 1095 135
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER 1225 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[29] 1027 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[17] 1149 141
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1135 124
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[15] 1197 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[3] 1917 216
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 2220 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 1344 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 2220 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 876 68
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0 1164 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 1860 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 1704 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 1932 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 72 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 768 14
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1380 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 2112 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 1752 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 624 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 2364 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 1236 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 732 287
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C13 1128 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 1128 14
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1488 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 2148 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 840 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 1788 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 36 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 2328 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 1788 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1560 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 1896 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 288 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1452 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 876 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 2364 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 1452 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 540 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 2292 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 1704 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 396 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 1752 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 396 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 2220 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 1128 68
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C11_COREFIFO_C11_0_LSRAM_top_R0C0 1128 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 468 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 288 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 2220 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 432 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 984 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 2328 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 288 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 696 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 840 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 624 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 1020 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 180 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 180 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 2436 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 660 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 1092 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 1704 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 1128 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 144 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1788 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 624 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 912 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 876 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1236 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 216 95
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C3 804 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 804 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 1164 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 1824 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 2076 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 324 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 2040 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1896 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 660 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1272 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 1752 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 144 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 252 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1272 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 108 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 624 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1488 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 1236 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 1668 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 180 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 2328 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 2436 68
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0_INST_HI1 2328 368
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1860 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 2148 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 396 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 2076 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 2256 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 696 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 732 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1824 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 432 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1824 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 216 122
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1668 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 660 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 72 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 768 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 660 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 540 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 324 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 1668 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 324 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 1860 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 768 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 1788 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 1056 341
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C3 876 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 588 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 2112 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 1452 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 984 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 1752 179
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0_INST_HI1 2292 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 0 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 1380 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 252 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 1596 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 840 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 2076 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 1632 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 1308 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 360 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 1824 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 2256 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 1488 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 324 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 1860 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 360 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 1164 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1596 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 1668 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 216 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 840 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 468 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 2112 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 588 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 2004 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 2004 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 1704 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 1344 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 2076 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 2292 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 2076 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1236 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 2112 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 1056 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1200 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 504 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 1524 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1272 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 108 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 2292 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 1896 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 588 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 540 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 696 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 2364 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 1092 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 1596 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 2112 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 108 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 1560 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 252 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 1560 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 804 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 1380 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 2004 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 180 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 1596 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 1704 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 876 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 324 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 1788 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 1632 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 984 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 36 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 360 341
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1452 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 1788 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 1752 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 180 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 2076 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 504 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1020 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 2040 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 804 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 2112 41
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C11 1236 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 36 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1968 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 0 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 1632 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 2184 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 36 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 1200 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 588 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 468 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 2184 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 1380 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 1488 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 696 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 1824 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 1968 14
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_0_Event_Start_ADDR/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 1164 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 540 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 468 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 2112 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 1668 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 1704 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 216 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 72 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 144 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 432 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 1092 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1380 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1488 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 1968 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 2364 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 660 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 912 14
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C5 984 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 696 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 2148 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 2148 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 2040 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 1752 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 660 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1968 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 2148 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 804 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 504 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 2184 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1344 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 2040 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 2040 122
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C7 768 149
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C7_COREFIFO_C7_0_LSRAM_top_R0C0 912 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 2220 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 588 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 2184 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 2184 122
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1380 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 1128 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1344 287
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0 2256 368
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0 2400 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 396 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 1704 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 1668 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 504 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 2400 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 1416 95
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C12 804 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 2256 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 1344 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1416 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 1860 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 324 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 2364 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 72 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 252 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 1632 14
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C11_COREFIFO_C11_0_LSRAM_top_R0C1 1200 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 2220 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 1968 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 948 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 144 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 72 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1380 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 540 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 588 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 660 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 252 287
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 1164 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 2040 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 540 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 1200 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 2436 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 432 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 180 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 1560 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 396 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 1344 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 1752 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 0 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 948 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 1596 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1128 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 1416 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 432 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 1524 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 660 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1896 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1596 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 984 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 840 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 1452 341
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C15 1056 149
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1668 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 1200 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 696 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 0 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 1236 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 2004 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 948 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 2400 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 504 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 1668 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 588 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 1020 314
set_location Controler_0/REGISTERS_0/memory_memory_0_0 1344 122
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1932 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 540 122
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C13 840 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 252 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 624 95
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C11 984 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 1488 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1752 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 360 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1596 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 1824 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 804 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 2400 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 1668 14
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1416 233
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C10 876 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 1272 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 1056 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 876 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 1524 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 2256 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 1308 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 36 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 660 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 180 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 1488 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1632 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 288 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 1524 149
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1416 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 984 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 360 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 2436 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 360 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 288 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 2292 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 504 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 660 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 1272 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 2076 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 1788 368
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1632 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 2328 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 1380 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 624 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 2040 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 948 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 912 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 2184 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1560 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 768 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 732 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 2112 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 1968 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 2256 41
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C10 1272 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 912 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 2436 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 1020 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 1056 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 2004 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 732 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 1596 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 432 14
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0 2364 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 2364 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 1272 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 504 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 1164 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 108 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 1860 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 912 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 288 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 1932 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 1596 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 360 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 912 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 1788 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 504 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 2148 341
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1704 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 468 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 1308 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 1524 68
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C6 984 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 324 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 2256 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 876 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 804 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 2220 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 1632 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 1668 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 36 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 948 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 504 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 1896 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 1128 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 468 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 360 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 840 314
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C0 1236 149
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1452 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 1344 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 1560 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 1488 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 2436 179
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 1056 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 1704 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 1896 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 1056 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 588 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 1488 368
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0 1308 179
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C4 768 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 588 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 1824 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 2292 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 1380 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 1860 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 732 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 396 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 1056 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 2256 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 252 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 360 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 72 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 2400 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1788 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 540 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 432 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 876 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 540 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 288 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 1860 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 540 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 1200 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 396 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1788 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 180 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 2364 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 768 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 1092 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 108 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 1524 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 1416 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 912 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 1452 14
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C7_COREFIFO_C7_0_LSRAM_top_R0C1 948 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 984 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 768 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 1200 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 1668 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 324 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 1092 368
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1524 233
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C0 804 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 840 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 768 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 2364 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 396 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 2292 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 948 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 1344 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 2004 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 2184 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 2004 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1632 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1344 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 1452 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 2292 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 468 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 1932 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 396 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 2184 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 2436 287
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_1_Event_Number/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 1128 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1560 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 2112 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 2112 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 252 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 624 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 36 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 948 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 1092 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 2256 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 1344 341
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C2 1164 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 1560 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 1932 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 1752 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 1488 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1380 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 72 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 288 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 2292 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 216 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 912 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 2076 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 696 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 2400 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 2148 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 948 314
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 1200 149
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 1056 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 1380 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 1896 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1056 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 1020 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 2040 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 2436 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 1128 314
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0 2436 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 2328 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 252 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 624 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 360 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 2184 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 2004 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 504 122
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C8 1128 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 1560 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 2400 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 180 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 1020 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 1452 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 2256 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 468 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 468 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 1020 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 912 41
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C12 1092 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 2148 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 1380 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 660 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 1932 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 1632 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 0 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1524 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 912 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 252 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 1968 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 1824 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 36 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 768 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 144 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 984 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 1860 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 624 122
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1704 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 840 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 288 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 1488 341
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0 2328 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 1020 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 1200 341
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1932 287
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0 1092 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 2004 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 288 368
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1 1236 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 2364 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 540 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 912 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 324 341
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 2040 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 468 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 1596 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 504 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 732 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 1092 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 624 14
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 2040 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 0 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 144 41
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1752 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 1164 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 696 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 1452 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 396 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 840 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1344 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1596 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 504 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 1632 314
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0_INST_HI1 2400 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 2292 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 0 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 2184 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 876 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 1308 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 1560 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 624 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 2040 179
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1 1200 95
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C7 1056 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 2256 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 2292 14
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 1128 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 2292 233
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C15 768 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 2220 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 1968 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 2220 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 1524 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 1164 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 588 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 2328 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 1416 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 1308 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 144 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 216 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1164 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 732 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 468 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 2076 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 2076 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 840 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 432 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 1596 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 2328 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 1272 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 108 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 1788 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 2004 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 2004 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 2148 287
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1308 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 2436 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 1020 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 2184 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 1860 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 432 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 2184 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 624 179
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C2 948 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 984 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 216 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 144 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 1824 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 468 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 1896 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 732 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 396 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 1416 179
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0 2400 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 252 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 144 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 2112 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 1416 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 216 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 1272 287
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C14 1200 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 36 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 1860 149
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C14 912 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 108 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 1308 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 1524 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 768 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 2292 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 1488 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 1560 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 288 14
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 1020 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 948 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 1860 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 1932 14
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C6 1272 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 1668 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 804 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 2112 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 1824 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 696 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 1344 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 984 41
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C1 876 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 432 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 732 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 72 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 1824 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1860 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 1632 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 768 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 1236 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 1416 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 2400 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 1416 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 1308 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 696 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 1308 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 1968 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 540 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 1452 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1824 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 2328 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 1596 14
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1488 287
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C1 1020 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 1236 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 2256 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 2400 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 1632 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 732 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 696 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 660 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 804 233
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1 1344 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 2220 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 1824 122
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1560 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 108 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 72 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 1416 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 1056 314
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0_INST_HI1 2364 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 324 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 1968 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 1308 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 324 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1668 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 2256 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 144 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 1236 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 2220 149
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1752 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 1968 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 1272 41
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1164 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 588 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 2328 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 468 233
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C4 1092 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 324 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 1704 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 1932 149
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0 2436 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 1752 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 1932 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 108 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 1896 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 1380 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 360 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 2148 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 2040 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 2220 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 1164 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 1488 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 1932 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1524 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 1932 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 804 41
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C8 732 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 180 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 1752 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 108 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 2076 179
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C5 984 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 1236 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 432 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 1932 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 36 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 696 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 2040 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 696 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 324 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 840 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 1056 368
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1524 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 144 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 1452 41
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1092 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 1896 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 912 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 108 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1788 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 1452 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 468 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 2076 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 1896 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 624 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 180 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 1272 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 216 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 72 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 2220 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 2292 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 840 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 1968 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 1788 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 1092 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 504 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 72 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 360 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 0 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 504 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 2004 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 1596 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 1788 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 324 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 396 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 1560 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 588 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 216 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 0 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 1380 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 1896 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 2184 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 2112 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 1632 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 948 14
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1308 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 0 179
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C9 948 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1752 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 1968 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1308 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 2148 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 288 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 1524 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 2076 122
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1668 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 180 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 660 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 2364 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 876 14
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 2112 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 2148 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 1272 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 660 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 252 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 588 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 732 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 1308 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 1824 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 36 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1416 260
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 1020 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 732 179
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 1092 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 144 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 1452 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 876 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1236 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 2328 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 108 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1968 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 216 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 876 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 540 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 2328 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 1896 149
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 2220 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 432 260
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0 1272 122
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1056 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 252 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 804 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 804 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 732 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1632 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 1200 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1860 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 288 341
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C9 1020 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 180 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 2184 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 1164 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 1236 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 624 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 2364 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 2004 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 2040 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 2148 368
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0 2436 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 360 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 588 122
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1200 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 1704 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 948 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 1020 260
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_2_Event_Size/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 1200 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 1128 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 216 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 216 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 1416 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 696 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1704 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 252 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 768 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 984 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 396 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 288 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 72 179
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_R0C0 1092 122
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 2004 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 1524 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 540 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 360 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 2400 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 432 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 432 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 2076 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 1896 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 1560 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1704 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 2148 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 2256 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 108 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 1932 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 2400 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 396 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 840 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 1128 41
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_R0C0 1164 122
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 1224 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0 1356 207
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_843 1176 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 2424 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0 2391 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/fsm_timer_s_1103 2076 288
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_0_cry_0 2376 345
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1179 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIDPFM1[8] 924 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0 1668 216
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10] 1200 189
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN 1152 105
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0 1263 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI50H81[4] 2340 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy 2364 327
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_cry_0 876 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J 1383 255
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77 1200 135
set_location Data_Block_0/Communication_Builder_0/fsm_timer_s_886 1236 192
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC 1707 246
set_location Controler_0/ADI_SPI_0/addr_counter_RNI1NR5B[31] 1248 87
set_location Controler_0/Command_Decoder_0/counter_s_1328 1247 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un73_ilasrawcounter_cry_0 2292 360
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0 1177 198
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1434 282
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1608 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r_RNIQH9 2415 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 2424 369
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIH9M71 1542 159
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1671 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_s_1116 2283 369
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wrcnt_r_RNI9HHM[13] 876 123
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI14IL 1105 198
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F 948 132
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0] 1475 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/Counter_IlasSequence_s_1102 2076 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_s_1118 2352 372
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIJVP21 888 105
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1 1047 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1803 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI7LN4 2389 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un26_ilas_enable_s_1_1109 2292 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_s_1110 2378 363
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0 1707 255
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 1116 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3O131 2424 354
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 960 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 972 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1362 210
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_885 1213 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_RNID54J 2352 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHUE02[4] 2448 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_0_cry_0 2364 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIGCBF 2292 369
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK 996 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_0_cry_0 2358 363
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITMRS1_0 1164 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 1152 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 2376 336
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0] 828 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0 1584 219
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD 1188 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 2400 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3FH2[2] 2340 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_5_cry_0_0 2316 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3FH2[2] 2340 345
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 1217 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0 1248 207
set_location Controler_0/gpio_controler_0/un13_set_pulse_cry_0 1200 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_s_1105 2352 324
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy 1248 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN 984 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 885 126
set_location Controler_0/ADI_SPI_0/state_reg_RNII7LB9[1] 1212 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1092 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIGCBF 2353 327
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1470 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0 2376 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI9Q602[2] 2340 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 2364 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_s_1117 2304 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI7LN4 2316 369
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1128 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8] 1044 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_s_1099 2387 354
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1326 228
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I 1251 216
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0 1704 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 2448 342
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1809 255
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0] 1179 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 2400 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un42_ilas_enable_s_1_1108 2314 333
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0 1836 252
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_s_1332 1308 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_s_1111 2340 354
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_s_1333 1332 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F 1188 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GMH2[2] 2364 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI5QR9 2388 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_FIFO_COUNT_0_s_0_1110 2112 270
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0 1560 243
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 1164 99
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8] 1176 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_s_1112 2368 360
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter_s_841 1092 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un58_ilas_enable_cry_0 2280 354
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wdiff_bus_cry_0 1130 198
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIFDFQ[2] 2436 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3O131 2367 372
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 972 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVKKG1[8] 1044 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 828 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 2383 372
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy 1344 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1260 210
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 864 105
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10] 1176 192
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_5_s_0_1098 2304 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_FIFO_COUNT_cry_0 2100 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI51MN[4] 2280 363
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNINIF91 1212 141
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_s_879 1201 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 2304 369
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0 1812 210
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8] 1128 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1347 243
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 972 105
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy 1200 96
set_location Controler_0/gpio_controler_0/Counter_PULSE_s_1329 1200 114
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0 1800 228
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1344 183
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_842 1104 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_842 996 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_RNIHRSC1[1] 2424 327
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1 984 123
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter_s_841 972 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD 960 135
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE 1612 216
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD 1236 141
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0 1500 165
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un58_ilas_enable_cry_0 2292 333
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0 1734 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 2350 363
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI66AJ 1236 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_5_cry_0_0 2328 333
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED 1451 159
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0 1752 210
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1331 1263 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/fsm_timer_s_1114 2112 279
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0 1545 153
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1080 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wdiff_bus_cry_0 879 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_FIFO_COUNT_cry_0 2016 234
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_884 1218 183
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHUE02[4] 2448 333
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A 1333 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_s_1106 2388 336
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0 1356 252
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIEASS 1200 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un42_ilas_enable_s_1_1119 2304 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_RNITKMH 2400 363
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1164 123
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0 1503 171
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0 1512 153
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1362 246
set_location Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0 1179 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_0_cry_0 2328 369
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD 1128 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy 2340 327
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M 1674 207
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1176 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.full_r_RNIOA54 2392 345
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 1036 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0 1212 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK 1103 105
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_s_881 1200 192
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_5_s_0_1109 2268 354
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_882 1140 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.full_r_RNIOA54 2391 369
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1344 198
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0 1263 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77 1103 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1530 237
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0 1824 261
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r_RNI2EMF 1116 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIBB66[4] 2412 363
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD 960 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITMRS1 1152 126
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_883 1151 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_FIFO_COUNT_0_s_0_1121 2016 237
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0 1836 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 2352 360
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1364 255
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMB2N1 870 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_RNITKMH 2412 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 2340 372
set_location Controler_0/ADI_SPI_1/un1_counter_1_s_1_1335 1356 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r_RNIQH9 2412 372
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_s_640 853 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_RNID54J 2376 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_s_1101 2352 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 2352 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI5QR9 2364 333
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy 1320 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1233 216
set_location Controler_0/ADI_SPI_1/state_reg_RNIHDJP4[1] 1368 105
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_s_878 1104 192
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1734 207
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0 1325 225
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIRLPL3[8] 924 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI9Q602[2] 2388 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 2388 363
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1514 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/cnt_nx_s_1_30 2436 324
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIF5GK 852 105
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM 1348 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1548 234
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 2007 210
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8] 1260 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_5_cry_0 2292 354
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0 1344 189
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIFDFQ[2] 2436 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI51MN[4] 2415 327
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1330 1262 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA 1287 225
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.full_r_RNI4SLB1 840 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1707 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_s_1100 2397 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Counter_IlasSequence_s_1115 2316 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIBB66[4] 2448 309
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI 1551 237
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8] 1188 144
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_843 948 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_5_cry_0 2304 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/Counter_IlasSequence_s_1113 2100 279
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1128 210
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1 1222 198
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_cy 1094 174
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 1132 174
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI9TPH2[8] 1163 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1656 210
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0 1068 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Counter_IlasSequence_s_1104 2292 342
set_location Controler_0/ADI_SPI_1/addr_counter_RNI1J6U9[31] 1356 99
set_location Controler_0/ADI_SPI_0/un1_counter_1_s_1_1334 1223 81
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_s_880 1152 189
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI50H81[4] 2340 363
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 2013 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 2357 333
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8] 1068 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVKKG1[8] 1176 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un73_ilasrawcounter_cry_0 2316 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un26_ilas_enable_s_1_1120 2280 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 2400 342
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0] 1181 117
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer_cry_cy[0] 2088 273
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1224 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNINIF91 984 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_s_1107 2436 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_RNIHRSC1[1] 2448 327
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1563 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GMH2[2] 2328 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[1] 1848 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[4] 1776 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[5] 1860 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[4] 1836 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[7] 1872 216
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[27] 1791 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[3] 1980 279
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[35] 1057 309
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[1] 1872 213
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[22] 367 297
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[3] 1800 216
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[33] 2011 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[6] 1872 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[6] 1764 222
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[49] 2259 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[2] 1790 225
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[21] 1563 84
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[20] 473 117
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[2] 867 342
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[43] 1081 261
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[54] 471 69
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[2] 1944 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[7] 1824 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[5] 1836 237
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[59] 1785 90
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[55] 315 186
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux 1081 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[3] 1956 279
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[37] 1867 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[4] 1812 276
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[0] 1849 33
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[3] 1496 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[0] 1860 276
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[56] 663 36
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[32] 1251 36
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[1] 1857 33
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[42] 1248 36
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[1] 1944 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[5] 1860 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[0] 1812 237
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[41] 1791 174
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[40] 1380 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[6] 1848 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[1] 1956 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[4] 1812 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[4] 1812 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[2] 1945 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[7] 1896 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[0] 1812 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[4] 1776 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[2] 1788 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[6] 1872 267
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[18] 699 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[7] 1836 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[1] 1872 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[7] 1836 270
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[16] 2153 156
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux 1008 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[7] 1872 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[3] 1752 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[3] 1764 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[6] 1752 228
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[48] 2225 288
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[19] 2076 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[1] 1848 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[0] 1788 234
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[9] 1788 174
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[58] 2220 150
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[4] 195 255
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[52] 468 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[6] 1848 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[5] 1884 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[5] 1884 282
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[8] 183 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[3] 1980 282
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[53] 1493 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[2] 1812 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[1] 1932 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[2] 1920 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[1] 1932 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[3] 1752 213
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[51] 593 36
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[7] 1824 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[6] 1752 225
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[6] 360 300
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[5] 1908 282
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[17] 2160 315
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[2] 1788 219
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[5] 471 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[7] 1896 213
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[50] 312 186
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[3] 1968 276
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[26] 2256 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[6] 1776 228
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[11] 915 69
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[10] 864 342
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[7] 769 228
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[24] 876 42
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[5] 1836 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[0] 1860 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[4] 1800 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[2] 1920 270
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[38] 180 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[4] 1824 213
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[57] 469 336
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[25] 1560 84
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[36] 1860 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[5] 1884 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[0] 1836 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[0] 1836 279
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[23] 468 69
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[34] 1063 309
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[0] 1788 237
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[39] 199 255
set_location ARBITER_INST/CORELNKARBMUX_0/grant_st[3] 2378 322
set_location ARBITER_INST/CORELNKARBMUX_0/grant_st[4] 2381 322
set_location ARBITER_INST/CORELNKARBMUX_0/grant_st_ns_a2_0_a2[3] 2378 321
set_location ARBITER_INST/CORELNKARBMUX_0/grant_st_ns_a2_0_a2[4] 2381 321
set_location ARBITER_INST/CORELNKARBMUX_0/grant_st_RNO[2] 2377 321
set_location ARBITER_INST/CORELNKARBMUX_0/RQI[0] 2380 321
set_location ARBITER_INST/CORELNKARBMUX_0/RQI[1] 2373 321
set_location ARBITER_INST/CORELNKARBMUX_0/RQI[2] 2375 321
set_location ARBITER_INST/CORELNKARBMUX_0/RQI[3] 2359 318
set_location ARBITER_INST/CORELNKARBMUX_0/RQI[4] 2365 324
set_location ARBITER_INST/CORELNKARBMUX_0/RQI[5] 2365 321
set_location ARBITER_INST/CORELNKARBMUX_0/RQI_0[1] 2371 321
set_location ARBITER_INST/CORELNKARBMUX_0/RQI_0[2] 2372 321
set_location ARBITER_INST/CORELNKARBMUX_0/RQI_0[3] 2368 321
set_location ARBITER_INST/CORELNKARBMUX_0/RQI_0[4] 2369 321
set_location ARBITER_INST/CORELNKMSTR_0/bitrange[0] 2379 316
set_location ARBITER_INST/CORELNKMSTR_0/bitrange[2] 2380 316
set_location ARBITER_INST/CORELNKMSTR_0/bitrange_RNI3LEG[2] 2429 309
set_location ARBITER_INST/CORELNKMSTR_0/bitrange_RNIO72C2[2] 2394 309
set_location ARBITER_INST/CORELNKMSTR_0/bitrange_RNISRUJ[0] 2420 315
set_location ARBITER_INST/CORELNKMSTR_0/bitrange_RNISRUJ_0[0] 2415 315
set_location ARBITER_INST/CORELNKMSTR_0/bitrange_RNIUCOM[0] 2414 309
set_location ARBITER_INST/CORELNKMSTR_0/bitSel[0] 2364 319
set_location ARBITER_INST/CORELNKMSTR_0/bitSel[1] 2385 319
set_location ARBITER_INST/CORELNKMSTR_0/bitSel[2] 2376 319
set_location ARBITER_INST/CORELNKMSTR_0/bitSel_RNIN1Q9[0] 2417 321
set_location ARBITER_INST/CORELNKMSTR_0/bitSel_RNIPAH6[0] 2436 309
set_location ARBITER_INST/CORELNKMSTR_0/byteSel[0] 2374 319
set_location ARBITER_INST/CORELNKMSTR_0/byteSel[1] 2381 319
set_location ARBITER_INST/CORELNKMSTR_0/byteSel_RNI1CHK[1] 2458 318
set_location ARBITER_INST/CORELNKMSTR_0/byteSel_RNIG5VC[1] 2455 318
set_location ARBITER_INST/CORELNKMSTR_0/byteSel_RNIH0202[1] 2427 315
set_location ARBITER_INST/CORELNKMSTR_0/byteSel_RNIHHG11[1] 2459 318
set_location ARBITER_INST/CORELNKMSTR_0/byteSel_RNIM5202[1] 2445 309
set_location ARBITER_INST/CORELNKMSTR_0/byteSel_RNIPMSO[1] 2424 315
set_location ARBITER_INST/CORELNKMSTR_0/byteSel_RNIQNSO[1] 2435 315
set_location ARBITER_INST/CORELNKMSTR_0/ca/MAJ3_Carry[1]/un1_Y 2349 315
set_location ARBITER_INST/CORELNKMSTR_0/ca/MAJ3_Carry[2]/un1_Y 2342 318
set_location ARBITER_INST/CORELNKMSTR_0/ca/MAJ3_Carry[3]/un1_Y 2347 315
set_location ARBITER_INST/CORELNKMSTR_0/ca/MAJ3_Carry[4]/un1_Y 2341 318
set_location ARBITER_INST/CORELNKMSTR_0/ca/MAJ3_Carry[6]/un1_Y 2345 318
set_location ARBITER_INST/CORELNKMSTR_0/ca/XOR3_Sum[1]/Y 2350 315
set_location ARBITER_INST/CORELNKMSTR_0/ca/XOR3_Sum[6]/Y 2349 318
set_location ARBITER_INST/CORELNKMSTR_0/cache[0] 2412 310
set_location ARBITER_INST/CORELNKMSTR_0/cache[1] 2437 316
set_location ARBITER_INST/CORELNKMSTR_0/cache[2] 2434 319
set_location ARBITER_INST/CORELNKMSTR_0/cache[3] 2431 310
set_location ARBITER_INST/CORELNKMSTR_0/cache[4] 2428 310
set_location ARBITER_INST/CORELNKMSTR_0/cache[5] 2413 319
set_location ARBITER_INST/CORELNKMSTR_0/cache[6] 2421 319
set_location ARBITER_INST/CORELNKMSTR_0/cache[7] 2424 319
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_h1_nx7 2407 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx433_0_a3_0_a3 2397 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx434_0_a3_0_a3 2391 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_21[2] 2431 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_21[3] 2440 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_21[4] 2425 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_21_d[2] 2434 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_21_d[3] 2446 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_21_d[4] 2422 306
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_24[1] 2441 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_24[2] 2432 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_24[3] 2444 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_24[5] 2405 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_24_d[1] 2443 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_24_d[2] 2425 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_24_d[3] 2443 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_24_d[5] 2408 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_25[5] 2402 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_25[7] 2443 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_25_d[5] 2404 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_25_d_0[7] 2457 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_25_d_0_d[7] 2450 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_25_s[7] 2441 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_3_1[7] 2453 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_3_1_RNI2O781[7] 2450 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_3_1_RNII8881[7] 2409 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_3_1_RNIJ73P[7] 2423 306
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_3_1_RNIMC881[7] 2417 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_3_2[7] 2448 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53[2] 2401 306
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_1[0] 2423 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_1[1] 2415 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_1[2] 2416 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_1[3] 2420 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_1[4] 2419 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_d[2] 2408 306
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_d_0[2] 2402 306
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_s[2] 2403 306
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_63_1[2] 2411 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_63_sn_m2 2406 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_63_u[2] 2406 306
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_63_u_d[2] 2408 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.un179_cache_nx_9 2406 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.un44_cache_nx_10 2438 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.un44_cache_nx_10_RNIB7F31 2439 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.un44_cache_nx_11 2436 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.un44_cache_nx_6 2410 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.un44_cache_nx_7 2442 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.un47_cache_nx[2] 2447 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.un47_cache_nx[3] 2447 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_h2_3[2] 2411 310
set_location ARBITER_INST/CORELNKMSTR_0/cache_h2_3_nx_1_sqmuxa 2405 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_h2_4[2] 2406 310
set_location ARBITER_INST/CORELNKMSTR_0/cache_h2_4_nx_1_sqmuxa 2402 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_h3[0] 2413 310
set_location ARBITER_INST/CORELNKMSTR_0/cache_h3[1] 2415 310
set_location ARBITER_INST/CORELNKMSTR_0/cache_h3[2] 2422 310
set_location ARBITER_INST/CORELNKMSTR_0/cache_h3[3] 2414 310
set_location ARBITER_INST/CORELNKMSTR_0/cache_h3[4] 2419 310
set_location ARBITER_INST/CORELNKMSTR_0/cache_h3_nx_1_sqmuxa 2401 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_h4[0] 2423 310
set_location ARBITER_INST/CORELNKMSTR_0/cache_h4[1] 2416 310
set_location ARBITER_INST/CORELNKMSTR_0/cache_h4[2] 2417 310
set_location ARBITER_INST/CORELNKMSTR_0/cache_h4[3] 2421 310
set_location ARBITER_INST/CORELNKMSTR_0/cache_h4[4] 2420 310
set_location ARBITER_INST/CORELNKMSTR_0/cache_h4_nx_1_sqmuxa 2403 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx[0] 2412 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx[1] 2437 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx[2] 2434 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx[3] 2431 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx[4] 2428 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx[5] 2413 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx[6] 2421 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx[7] 2424 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d[4] 2421 306
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d[5] 2419 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d[6] 2418 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d[7] 2427 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO[4] 2400 306
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO[5] 2421 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO[6] 2420 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO[7] 2437 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO_0[4] 2418 306
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO_0[5] 2418 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO_0[6] 2419 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO_0[7] 2444 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO_1[4] 2405 306
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO_1[6] 2415 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO_1[7] 2445 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO_2[4] 2417 306
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO_2[7] 2449 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO_3[4] 2407 306
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO_4[4] 2422 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO_5[4] 2413 306
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11[0] 2386 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11[1] 2444 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11[2] 2435 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11[5] 2423 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_1[1] 2398 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_1_RNO[1] 2390 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_d[2] 2429 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_d_RNO[2] 2429 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_d_RNO_0[2] 2433 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_d_RNO_1[2] 2426 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_N_2L1 2446 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_RNO[0] 2385 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_RNO[5] 2419 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_RNO_0[0] 2376 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_RNO_0[5] 2422 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_RNO_1[0] 2384 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_RNO_1[5] 2413 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_RNO_2[0] 2380 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_RNO_2[5] 2418 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_RNO_3[0] 2383 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_RNO_3[5] 2421 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_RNO_4[0] 2387 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_RNO_5[0] 2378 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1[0] 2421 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1[1] 2445 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1[4] 2424 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_RNO[0] 2418 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_RNO[4] 2433 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_RNO_0[0] 2417 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_RNO_0[4] 2434 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_RNO_1[4] 2426 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2[5] 2400 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2[6] 2422 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2[7] 2428 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_sqmuxa 2400 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_sqmuxa_1 2410 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_sqmuxa_RNI06PF 2409 306
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_3_sqmuxa_1 2404 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_3_sqmuxa_2 2409 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_4[4] 2427 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_4_i_m3[0] 2416 306
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_4_i_m3[1] 2436 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_4_i_m3_N_2L1 2415 306
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_4_i_m3_sx[1] 2440 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_5[5] 2403 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_5[7] 2431 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_7[1] 2438 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_7[2] 2433 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_7[3] 2424 306
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_9[1] 2447 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_9[2] 2428 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_9[3] 2441 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_9_1[2] 2430 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_9_1_0[2] 2410 306
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_9_d[3] 2442 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_9_d_RNO[3] 2437 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_9_d_RNO_0[3] 2439 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_9_RNO[1] 2442 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_9_RNO_0[1] 2439 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_d[2] 2432 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_d[3] 2435 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_d[7] 2425 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_d_RNO[3] 2430 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_d_RNO[7] 2426 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_d_RNO_0[3] 2397 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_d_RNO_1[3] 2395 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO[6] 2422 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_0[6] 2393 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_1[6] 2413 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_2[6] 2423 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_3[6] 2414 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_4[6] 2416 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_5[6] 2416 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_6[6] 2414 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_7[6] 2412 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_8[6] 2417 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_9[6] 2414 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_sn_m18 2413 309
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_sx[5] 2420 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_s[7] 2430 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_RNI4LJC[1] 2451 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_RNI6NJC[2] 2430 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_RNI8PJC[3] 2427 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_RNICTJC[5] 2429 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_RNIEVJC[6] 2425 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_RNIG1KC[7] 2456 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_RNIIP2C[0] 2419 306
set_location ARBITER_INST/CORELNKMSTR_0/cache_RNIQ13C[4] 2412 306
set_location ARBITER_INST/CORELNKMSTR_0/cache_s[0] 2429 310
set_location ARBITER_INST/CORELNKMSTR_0/cache_s[1] 2447 316
set_location ARBITER_INST/CORELNKMSTR_0/cache_s[2] 2430 319
set_location ARBITER_INST/CORELNKMSTR_0/cache_s[3] 2430 310
set_location ARBITER_INST/CORELNKMSTR_0/cache_s[4] 2434 310
set_location ARBITER_INST/CORELNKMSTR_0/cache_s[5] 2415 319
set_location ARBITER_INST/CORELNKMSTR_0/cache_s[6] 2417 319
set_location ARBITER_INST/CORELNKMSTR_0/cache_s[7] 2426 319
set_location ARBITER_INST/CORELNKMSTR_0/cache_s_nx_1_sqmuxa_0_a3 2399 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_s_nx_1_sqmuxa_0_o2_1_o2 2388 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_s_nx_1_sqmuxa_0_o2_1_o3 2398 315
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr[0] 2398 319
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr[1] 2395 319
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr[2] 2377 319
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_0_iv[1] 2395 318
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_0_iv_0[1] 2396 318
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_cnst_i_o3[1] 2390 315
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_iv[0] 2398 318
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_iv_0[0] 2392 318
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_iv_2[0] 2393 318
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_iv_4[0] 2394 318
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_iv_4_RNO[0] 2397 318
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_iv_5[0] 2391 318
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_RNO[2] 2377 318
set_location ARBITER_INST/CORELNKMSTR_0/lnkEn 2408 322
set_location ARBITER_INST/CORELNKMSTR_0/lnkEn_cmb.un1_lnkEn_nx5 2407 321
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[0] 2411 322
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[10] 2407 319
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[11] 2404 322
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[12] 2427 322
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[13] 2429 322
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[14] 2431 322
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[15] 2430 322
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[16] 2435 322
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[17] 2425 322
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[18] 2423 319
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[19] 2410 322
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[1] 2399 319
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[20] 2402 322
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[2] 2406 322
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[3] 2409 319
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[4] 2410 319
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[5] 2389 319
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[6] 2406 319
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[7] 2396 319
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[8] 2390 319
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[9] 2411 319
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_ns[20] 2402 321
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_ns_i_o3[1] 2401 321
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_ns_o3[2] 2406 321
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNI6BQN[1] 2390 318
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNI7R2P[11] 2414 306
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNI8GTB[12] 2448 315
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNI9HTB[13] 2404 306
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIAITB[14] 2438 309
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIBJTB[15] 2420 306
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNICKTB[16] 2412 315
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNICL7R[12] 2449 315
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIDLTB[17] 2415 318
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIFJSA[11] 2381 309
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIFNTB[18] 2452 318
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIFO7R[13] 2428 321
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIIR7R[14] 2431 321
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIO18R[16] 2435 321
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIR48R[17] 2432 321
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIS35K1[18] 2454 318
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIU78R[18] 2451 318
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIUUL91[3] 2389 318
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNO[0] 2411 321
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNO[11] 2404 321
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNO[1] 2399 318
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata[0] 2433 322
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata[1] 2434 322
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata[2] 2424 322
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata[3] 2426 322
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata_nx_0_iv_i_a3_0_0[3] 2410 318
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata_nx_0_iv_i_a3_1_0[3] 2405 318
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata_nx_0_iv_i_a3_2_0[3] 2406 318
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata_nx_0_iv_i_a3_3_0[3] 2411 318
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata_nx_0_iv_i_a3_6[3] 2408 318
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata_RNO[0] 2433 321
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata_RNO[1] 2434 321
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata_RNO[2] 2424 321
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata_RNO[3] 2426 321
set_location ARBITER_INST/CORELNKMSTR_0/ofst[2] 2387 316
set_location ARBITER_INST/CORELNKMSTR_0/ofst[3] 2370 319
set_location ARBITER_INST/CORELNKMSTR_0/ofst[4] 2374 316
set_location ARBITER_INST/CORELNKMSTR_0/ofst[5] 2385 316
set_location ARBITER_INST/CORELNKMSTR_0/ofst[6] 2378 316
set_location ARBITER_INST/CORELNKMSTR_0/ofst[7] 2376 316
set_location ARBITER_INST/CORELNKMSTR_0/ofst[8] 2382 319
set_location ARBITER_INST/CORELNKMSTR_0/page 2384 319
set_location ARBITER_INST/CORELNKMSTR_0/rqDone 2409 322
set_location ARBITER_INST/CORELNKMSTR_0/rqDone_cmb.rqDone_nx4_0_a3 2409 321
set_location ARBITER_INST/CORELNKMSTR_0/rqDone_cmb.rqDone_nx4_0_a3_1 2395 315
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata 2402 319
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.cache_dec_0 2396 309
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.cache_dec_0_RNI7RV92 2399 309
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.cache_dec_1 2411 315
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.cache_dec_2 2393 309
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.cache_dec_2_RNI9RV92 2392 309
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.cache_dec_4 2389 309
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.cache_dec_4_RNIBRV92 2432 309
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.cache_dec_5 2388 309
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.cache_dec_5_RNICRV92 2391 309
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.rqRdata_nx5_0_a3 2394 315
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.rqRdata_nx_2_7_i_m3 2402 318
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.rqRdata_nx_2_7_i_m3_0 2403 318
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.rqRdata_nx_2_7_i_m3_0_6 2404 318
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.rqRdata_nx_2_7_i_m3_1 2401 318
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.rqRdata_nx_2_7_i_m3_1_6 2400 318
set_location ARBITER_INST/CORELNKMSTR_0/RQ_LANE_SYNC[2] 2410 310
set_location ARBITER_INST/CORELNKMSTR_0/RQ_LANE_SYNC[3] 2407 310
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m100 2356 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m100_1_0 2363 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m100_2 2352 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m102 2365 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m102_1_2 2370 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m108 2368 306
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m108_1 2372 306
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m112 2364 306
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m112_1 2374 306
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m114 2368 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m117 2351 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m119 2349 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m120 2344 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m122 2342 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m124 2345 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m124_1 2346 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m125 2356 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m128 2359 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m129 2362 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m130 2355 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m132_e 2352 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m133 2361 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m135 2371 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m137 2348 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m140 2343 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m140_1 2341 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m141 2340 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m143 2360 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m146 2357 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m148 2367 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m15 2355 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m153 2341 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m155 2343 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m155_1_0 2351 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m155_1_0_1 2344 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m155_1_1 2348 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m156 2350 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m157 2340 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m158 2347 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m160 2358 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m161 2353 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m162 2354 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m164 2372 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m18 2369 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m18_1_0 2374 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m18_1_0_1 2368 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m18_1_1 2375 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m18_1_1_1 2372 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m19 2331 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m20 2336 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m22 2346 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m24_1_0 2334 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m24_1_1 2345 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m26 2335 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m28 2332 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m30_1_0 2354 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m30_1_1 2330 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m31 2337 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m31_1 2328 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m32 2365 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m34 2329 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m37 2331 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m38 2330 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m41 2333 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m43 2370 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m45 2355 306
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m46 2352 306
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m48 2363 306
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m49 2362 306
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m51 2354 306
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m51_1_2 2360 306
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m55 2367 306
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m55_1 2373 306
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m6 2358 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m61 2358 306
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m61_1_0 2353 306
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m61_1_1 2359 306
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m62 2371 306
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m67 2369 306
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m67_1_0 2366 306
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m67_1_1 2365 306
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m69 2357 306
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m69_1_2 2370 306
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m76 2328 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m76_1_0 2333 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m76_1_1 2332 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m79 2329 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m81 2366 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m82 2364 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m83 2353 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m85 2371 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m86 2366 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m87 2356 306
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m90 2361 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m90_1_0 2361 306
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m90_2 2359 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m90_3 2357 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m94 2367 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m94_1 2373 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m95 2362 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m98 2360 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg[0] 2370 316
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg[1] 2366 316
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg[2] 2368 316
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg[3] 2371 316
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg[4] 2367 316
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg[5] 2372 316
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg_RNI60TJ[5] 2377 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg_RNIJQ3G[0] 2412 321
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg_RNIL7S71[3] 2389 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg_RNIL7S71_0[3] 2392 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg_RNITMJC[3] 2396 315
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm[0] 2384 322
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm[1] 2382 322
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm[2] 2385 322
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm[3] 2405 322
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm[4] 2403 322
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm[5] 2387 322
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm_ns[0] 2384 321
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm_ns[4] 2403 321
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm_ns_a2_1[5] 2410 321
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm_ns_a3[1] 2382 321
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm_ns_a3[4] 2408 321
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm_ns_o3[5] 2405 321
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm_RNIC66R[1] 2385 321
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr[0] 2347 319
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr[1] 2346 319
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr[2] 2350 319
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr[3] 2344 319
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr[4] 2351 319
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr[5] 2340 319
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr[6] 2348 319
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr[7] 2343 319
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m13 2353 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m13_1 2352 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m14 2361 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m16 2354 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m17 2355 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m19 2356 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m20 2358 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m22 2363 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m24 2354 321
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m25 2353 321
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m26 2359 321
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m28 2358 321
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m3 2367 321
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m30 2357 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m31 2362 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m33 2360 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m35 2352 321
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m36 2357 321
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m38 2356 321
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m39 2360 321
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m40 2374 321
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m41 2364 324
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m42 2364 321
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m45 2355 321
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m47_0 2362 321
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m48 2363 321
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m6 2370 321
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m8 2366 321
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m9 2361 321
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.un1_sqfsm_nx_0_sqmuxa_0 2383 321
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_nx[0] 2347 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_nx[1] 2346 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_nx[2] 2350 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_nx[3] 2344 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_nx[4] 2351 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_nx[5] 2340 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_nx[6] 2348 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_nx[7] 2343 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt[0] 2369 316
set_location ARBITER_INST/CORELNKMSTR_0/tgt[1] 2373 316
set_location ARBITER_INST/CORELNKMSTR_0/tgt[2] 2364 316
set_location ARBITER_INST/CORELNKMSTR_0/tgt[3] 2365 316
set_location ARBITER_INST/CORELNKMSTR_0/tgt[4] 2375 316
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m11 2379 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m15 2386 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m16 2381 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m2 2378 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m20 2365 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m21 2369 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m23 2373 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m24 2374 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m25 2366 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m27 2387 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m28 2376 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m31 2372 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m33 2364 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m37 2380 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m38 2382 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m39 2377 315
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m41 2380 315
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m43 2386 315
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m44 2383 315
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m46 2376 315
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m47 2384 315
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m48 2378 315
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m49 2364 315
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m5 2385 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m50 2382 315
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m51 2379 315
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m52 2381 315
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m54 2385 315
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m55 2373 315
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m57 2369 315
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m59 2374 315
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m59_1_2 2375 315
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m62 2375 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m63 2368 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m64 2370 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m65 2367 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m68 2387 315
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m68_1_2 2371 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m8 2383 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.tgt_bit_sel_i[0] 2384 318
set_location ARBITER_INST/CORELNKMSTR_0/un115_cache_nx[5] 2407 315
set_location ARBITER_INST/CORELNKMSTR_0/un1_cache_nx430_0_0_o3 2379 309
set_location ARBITER_INST/CORELNKMSTR_0/un1_cache_nx430_0_a2_i 2400 321
set_location ARBITER_INST/CORELNKMSTR_0/un98_cache_nx[5] 2401 315
set_location ARBITER_INST/CORELNKMSTR_0/un98_cache_nx[6] 2416 321
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB10 586 205
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB11 1744 205
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB12 1750 205
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB13 586 178
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB14 1744 178
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB15 1750 178
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB16 586 148
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB17 1744 148
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB18 586 121
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB19 1744 121
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB2 1747 313
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB20 586 94
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB21 1744 94
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB22 586 67
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB3 586 286
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB4 1744 286
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB5 1750 286
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB6 1744 259
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB7 1750 259
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB8 1744 232
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB9 1750 232
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0 585 366
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1 1744 366
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB10 1750 312
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB11 579 285
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB12 585 285
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB13 1744 285
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB14 1750 285
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB15 579 258
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB16 585 258
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB17 1744 258
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB18 1750 258
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB19 579 231
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB2 1750 366
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB20 585 231
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB21 1744 231
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB22 1750 231
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB23 579 204
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB24 585 204
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB25 1744 204
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB26 1750 204
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB27 579 177
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB28 585 177
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB29 1744 177
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3 579 339
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB30 1750 177
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB31 579 147
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB32 585 147
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB33 1744 147
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB34 1750 147
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB35 579 120
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB36 585 120
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB37 1744 120
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB38 1750 120
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB39 579 93
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB4 585 339
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB40 585 93
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB41 1744 93
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB42 1750 93
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB43 579 66
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB44 585 66
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45 1744 66
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB46 1750 66
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB47 579 39
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB48 585 39
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB49 1744 39
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB5 1744 339
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB50 1750 39
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB51 579 12
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB52 585 12
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB53 1744 12
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB54 1750 12
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB6 1750 339
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB7 579 312
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB8 585 312
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB9 1744 312
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0 583 149
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB1 1742 149
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB2 583 122
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB3 583 95
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB4 1742 95
set_location Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9/U0_RGB1_RGB0 1751 312
set_location Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9/U0_RGB1_RGB1 1751 231
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1_RGB0 1747 177
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1_RGB1 576 12
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1_RGB2 1747 12
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_RGB1_RGB0 1741 148
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_RGB1_RGB1 583 121
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_RGB1_RGB2 583 94
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_RGB1_RGB3 1741 94
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_RX_rclkint/U0_RGB0 1750 313
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_TX_rclkint/U0_RGB0 1747 340
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_RX_rclkint/U0_RGB0 1751 341
set_location Data_Block_0/DataSource_Transcievers_0/PF_CCC_C5_0/PF_CCC_C5_0/clkint_0/U0_RGB1_RGB0 1750 341
set_location Data_Block_0/DataSource_Transcievers_0/PF_CCC_C5_0/PF_CCC_C5_0/clkint_0/U0_RGB1_RGB1 1750 314
set_location I_1/U0_RGB1_RGB0 587 122
set_location I_1/U0_RGB1_RGB1 1745 122
set_location I_1/U0_RGB1_RGB2 587 95
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_GB0 1171 163
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0 1165 163
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_GB0 1166 163
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_GB0 1164 163
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_GB0 1168 163
set_location I_1/U0_GB0 1167 163
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0 1188 101
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0 1200 98
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0 1176 98
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI66AJ_CC_0 1236 128
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0 1248 125
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0 1260 125
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD_CC_0 1128 107
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK_CC_0 1103 107
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK_CC_1 1104 107
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN_CC_0 1152 107
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8]_CC_0 1128 92
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 1164 101
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_842_CC_0 1104 110
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 1116 107
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 1152 101
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD_CC_0 1236 143
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F_CC_0 1188 143
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNINIF91_CC_0 1212 143
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8]_CC_0 1188 146
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVKKG1[8]_CC_0 1176 146
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_843_CC_0 1176 143
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 1224 143
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 1217 146
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_1 1224 146
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0_CC_0 1212 134
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_CC_0 1200 137
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1176 125
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1164 125
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1224 134
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_0 1047 143
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_1 1056 143
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter_s_841_CC_0 1092 116
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter_s_841_CC_1 1104 116
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter_s_841_CC_2 1116 116
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD_CC_0 960 110
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK_CC_0 996 110
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN_CC_0 984 107
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8]_CC_0 1044 92
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 1036 98
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_1 1044 98
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_842_CC_0 996 107
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 972 110
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 972 107
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD_CC_0 960 137
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F_CC_0 948 134
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNINIF91_CC_0 984 134
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8]_CC_0 1068 125
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVKKG1[8]_CC_0 1044 125
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_843_CC_0 948 137
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 960 134
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 972 134
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0_CC_0 1068 119
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_CC_0 1103 119
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_CC_1 1104 119
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1128 125
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1092 119
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1080 119
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_0 984 125
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_1 996 125
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter_s_841_CC_0 972 116
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter_s_841_CC_1 984 116
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter_s_841_CC_2 996 116
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIEASS_CC_0 1200 128
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITMRS1_0_CC_0 1164 128
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITMRS1_CC_0 1152 128
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI9TPH2[8]_CC_0 1163 119
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI9TPH2[8]_CC_1 1164 119
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1179 128
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1188 128
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIF5GK_CC_0 852 107
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIJVP21_CC_0 888 107
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.full_r_RNI4SLB1_CC_0 840 107
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIRLPL3[8]_CC_0 924 92
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIDPFM1[8]_CC_0 924 98
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_cry_0_CC_0 876 107
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 864 107
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 828 107
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMB2N1_CC_0 870 119
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMB2N1_CC_1 876 119
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0]_CC_0 828 125
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0]_CC_1 840 125
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 885 128
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_1 888 128
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_s_640_CC_0 853 119
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_s_640_CC_1 864 119
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wrcnt_r_RNI9HHM[13]_CC_0 876 125
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wrcnt_r_RNI9HHM[13]_CC_1 888 125
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_0 879 116
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_1 888 116
set_location Controler_0/ADI_SPI_0/addr_counter_RNI1NR5B[31]_CC_0 1248 89
set_location Controler_0/ADI_SPI_0/addr_counter_RNI1NR5B[31]_CC_1 1260 89
set_location Controler_0/ADI_SPI_0/addr_counter_RNI1NR5B[31]_CC_2 1272 89
set_location Controler_0/ADI_SPI_0/state_reg_RNII7LB9[1]_CC_0 1212 89
set_location Controler_0/ADI_SPI_0/state_reg_RNII7LB9[1]_CC_1 1224 89
set_location Controler_0/ADI_SPI_0/state_reg_RNII7LB9[1]_CC_2 1236 89
set_location Controler_0/ADI_SPI_0/un1_counter_1_s_1_1334_CC_0 1223 83
set_location Controler_0/ADI_SPI_0/un1_counter_1_s_1_1334_CC_1 1224 83
set_location Controler_0/ADI_SPI_1/addr_counter_RNI1J6U9[31]_CC_0 1356 101
set_location Controler_0/ADI_SPI_1/addr_counter_RNI1J6U9[31]_CC_1 1368 101
set_location Controler_0/ADI_SPI_1/addr_counter_RNI1J6U9[31]_CC_2 1380 101
set_location Controler_0/ADI_SPI_1/state_reg_RNIHDJP4[1]_CC_0 1368 107
set_location Controler_0/ADI_SPI_1/state_reg_RNIHDJP4[1]_CC_1 1380 107
set_location Controler_0/ADI_SPI_1/state_reg_RNIHDJP4[1]_CC_2 1392 107
set_location Controler_0/ADI_SPI_1/un1_counter_1_s_1_1335_CC_0 1356 110
set_location Controler_0/Command_Decoder_0/counter_s_1328_CC_0 1247 98
set_location Controler_0/Command_Decoder_0/counter_s_1328_CC_1 1248 98
set_location Controler_0/Command_Decoder_0/counter_s_1328_CC_2 1260 98
set_location Controler_0/Command_Decoder_0/counter_s_1328_CC_3 1272 98
set_location Controler_0/gpio_controler_0/Counter_PULSE_s_1329_CC_0 1200 116
set_location Controler_0/gpio_controler_0/Counter_PULSE_s_1329_CC_1 1212 116
set_location Controler_0/gpio_controler_0/Counter_PULSE_s_1329_CC_2 1224 116
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0]_CC_0 1179 116
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0]_CC_1 1188 116
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0]_CC_0 1181 119
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0]_CC_1 1188 119
set_location Controler_0/gpio_controler_0/un13_set_pulse_cry_0_CC_0 1200 110
set_location Controler_0/gpio_controler_0/un13_set_pulse_cry_0_CC_1 1212 110
set_location Controler_0/gpio_controler_0/un13_set_pulse_cry_0_CC_2 1224 110
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1330_CC_0 1262 107
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1330_CC_1 1272 107
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1331_CC_0 1263 119
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1331_CC_1 1272 119
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0_CC_0 1263 110
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0_CC_1 1272 110
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0_CC_0 1263 116
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0_CC_1 1272 116
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_s_1333_CC_0 1332 101
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_s_1332_CC_0 1308 116
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_s_879_CC_0 1201 203
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_s_881_CC_0 1200 194
set_location Data_Block_0/Communication_Builder_0/fsm_timer_s_886_CC_0 1236 194
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_s_880_CC_0 1152 191
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_s_880_CC_1 1164 191
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10]_CC_0 1200 191
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10]_CC_1 1212 191
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10]_CC_0 1176 194
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10]_CC_1 1188 194
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_CC_0 1177 200
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_CC_1 1188 200
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1_CC_0 1222 200
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1_CC_1 1224 200
set_location Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0_CC_0 1179 203
set_location Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0_CC_1 1188 203
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI14IL_CC_0 1105 200
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI14IL_CC_1 1116 200
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r_RNI2EMF_CC_0 1116 203
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r_RNI2EMF_CC_1 1128 203
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_cy_CC_0 1094 176
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_cy_CC_1 1104 176
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 1132 176
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_1 1140 176
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_s_878_CC_0 1104 194
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_s_878_CC_1 1116 194
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_0 1130 200
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_1 1140 200
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_FIFO_COUNT_0_s_0_1110_CC_0 2112 272
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_FIFO_COUNT_cry_0_CC_0 2100 272
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_RNITKMH_CC_0 2412 356
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.full_r_RNIOA54_CC_0 2392 347
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI50H81[4]_CC_0 2340 344
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3FH2[2]_CC_0 2340 347
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_s_1099_CC_0 2387 356
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_s_1099_CC_1 2388 356
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 2400 344
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 2400 353
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI5QR9_CC_0 2364 335
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_RNID54J_CC_0 2376 335
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI51MN[4]_CC_0 2415 329
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GMH2[2]_CC_0 2364 347
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_s_1100_CC_0 2397 335
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_s_1100_CC_1 2400 335
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_s_1101_CC_0 2352 344
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 2357 335
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_0_cry_0_CC_0 2364 344
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_FCINST1_CC_0 2352 347
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3O131_CC_0 2424 356
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r_RNIQH9_CC_0 2415 347
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHUE02[4]_CC_0 2448 335
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIFDFQ[2]_CC_0 2436 338
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_s_1107_CC_0 2436 356
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 2424 344
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 2448 344
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI7LN4_CC_0 2389 335
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIGCBF_CC_0 2353 329
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIBB66[4]_CC_0 2448 311
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI9Q602[2]_CC_0 2388 344
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_s_1105_CC_0 2352 326
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_s_1106_CC_0 2388 338
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 2364 338
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_0_cry_0_CC_0 2376 347
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_FCINST1_CC_0 2376 338
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_RNIHRSC1[1]_CC_0 2448 329
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/cnt_nx_s_1_30_CC_0 2436 326
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0_CC_0 2376 326
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy_CC_0 2340 329
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/Counter_IlasSequence_s_1102_CC_0 2076 284
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/fsm_timer_s_1103_CC_0 2076 290
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Counter_IlasSequence_s_1104_CC_0 2292 344
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_5_s_0_1098_CC_0 2304 338
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_5_cry_0_0_CC_0 2328 335
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_5_cry_0_CC_0 2304 335
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un26_ilas_enable_s_1_1109_CC_0 2292 338
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un42_ilas_enable_s_1_1108_CC_0 2314 335
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un42_ilas_enable_s_1_1108_CC_1 2316 335
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un58_ilas_enable_cry_0_CC_0 2292 335
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un73_ilasrawcounter_cry_0_CC_0 2316 338
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_FIFO_COUNT_0_s_0_1121_CC_0 2016 239
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_FIFO_COUNT_cry_0_CC_0 2016 236
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_RNITKMH_CC_0 2400 365
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.full_r_RNIOA54_CC_0 2391 371
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI50H81[4]_CC_0 2340 365
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3FH2[2]_CC_0 2340 362
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_s_1110_CC_0 2378 365
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 2388 365
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 2383 374
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_1 2388 374
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI5QR9_CC_0 2388 362
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_RNID54J_CC_0 2352 356
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI51MN[4]_CC_0 2280 365
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GMH2[2]_CC_0 2328 365
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_s_1111_CC_0 2340 356
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_s_1112_CC_0 2368 362
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 2352 362
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_0_cry_0_CC_0 2358 365
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_0_cry_0_CC_1 2364 365
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_FCINST1_CC_0 2350 365
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_FCINST1_CC_1 2352 365
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3O131_CC_0 2367 374
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r_RNIQH9_CC_0 2412 374
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHUE02[4]_CC_0 2448 371
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIFDFQ[2]_CC_0 2436 371
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_s_1118_CC_0 2352 374
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 2400 374
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 2424 371
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI7LN4_CC_0 2316 371
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIGCBF_CC_0 2292 371
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIBB66[4]_CC_0 2412 365
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI9Q602[2]_CC_0 2340 371
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_s_1116_CC_0 2283 371
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_s_1117_CC_0 2304 374
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 2304 371
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_0_cry_0_CC_0 2328 371
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_FCINST1_CC_0 2340 374
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_RNIHRSC1[1]_CC_0 2424 329
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0_CC_0 2391 329
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy_CC_0 2364 329
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/Counter_IlasSequence_s_1113_CC_0 2100 281
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/fsm_timer_s_1114_CC_0 2112 281
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Counter_IlasSequence_s_1115_CC_0 2316 365
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_5_s_0_1109_CC_0 2268 356
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_5_cry_0_0_CC_0 2316 356
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_5_cry_0_CC_0 2292 356
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un26_ilas_enable_s_1_1120_CC_0 2280 362
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un42_ilas_enable_s_1_1119_CC_0 2304 356
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un58_ilas_enable_cry_0_CC_0 2280 356
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un73_ilasrawcounter_cry_0_CC_0 2292 362
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer_cry_cy[0]_CC_0 2088 275
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_883_CC_0 1151 209
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_883_CC_1 1152 209
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_883_CC_2 1164 209
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_882_CC_0 1140 203
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_885_CC_0 1213 209
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_885_CC_1 1224 209
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_884_CC_0 1218 185
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_884_CC_1 1224 185
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0_CC_0 1356 254
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0_CC_1 1368 254
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_CC_0 1383 257
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_CC_1 1392 257
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1470 284
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1476 284
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1434 284
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1440 284
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1364 257
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1368 257
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0_CC_0 1560 245
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0_CC_1 1572 245
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_CC_0 1551 239
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_CC_1 1560 239
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1548 236
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1560 236
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1530 239
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1536 239
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1563 248
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1572 248
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0_CC_0 1584 221
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0_CC_1 1596 221
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_CC_0 1612 218
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_CC_1 1620 218
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 2013 221
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 2016 221
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 2007 212
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 2016 212
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1608 221
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1620 221
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0_CC_0 1325 227
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0_CC_1 1332 227
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_CC_0 1287 227
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_CC_1 1296 227
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1362 248
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1368 248
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1347 245
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1356 245
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1326 230
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1332 230
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0 1824 263
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1 1836 263
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0 1704 263
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_1 1716 263
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0 1812 212
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1 1824 212
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0 1734 221
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_1 1752 221
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0_CC_0 1707 257
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0_CC_1 1716 257
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_CC_0 1707 248
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_CC_1 1716 248
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1809 257
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1812 257
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1803 266
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1812 266
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1707 245
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1716 245
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0_CC_0 1356 209
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0_CC_1 1368 209
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_CC_0 1333 209
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_CC_1 1344 209
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1514 203
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1524 203
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1344 200
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1356 200
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1362 212
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1368 212
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0_CC_0 1668 218
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0_CC_1 1680 218
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_CC_0 1674 209
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_CC_1 1680 209
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1656 212
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1668 212
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1734 209
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1752 209
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1671 221
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1680 221
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0_CC_0 1248 209
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0_CC_1 1260 209
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_CC_0 1251 218
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_CC_1 1260 218
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1128 212
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1140 212
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1233 218
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1236 218
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1260 212
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1272 212
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0 1836 257
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1 1848 257
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0 1836 254
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_1 1848 254
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0 1800 230
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1 1812 230
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0 1752 212
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_1 1764 212
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0 1344 191
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_1 1356 191
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0 1348 182
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_1 1356 182
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0 1320 176
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_1 1332 176
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy_CC_0 1344 176
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy_CC_1 1356 176
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1344 185
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1356 185
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0 1475 155
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1 1476 155
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2 1488 155
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_3 1500 155
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0 1512 155
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1 1524 155
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2 1536 155
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0 1545 155
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1 1548 155
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2 1560 155
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_3 1572 155
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIH9M71_CC_0 1542 161
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIH9M71_CC_1 1548 161
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIH9M71_CC_2 1560 161
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIH9M71_CC_3 1572 161
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0 1451 161
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1 1452 161
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2 1464 161
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_3 1476 161
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0 1500 167
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1 1512 167
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0 1503 173
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_1 1512 173
