{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 Service Pack 0.15 SJ Web Edition " "Info: Version 5.1 Build 176 10/26/2005 Service Pack 0.15 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 02 17:06:32 2006 " "Info: Processing started: Thu Mar 02 17:06:32 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ex8_1 -c ex8_1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ex8_1 -c ex8_1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "50MHz register pulse_generator:inst\|counter\[9\] register pulse_generator:inst\|counter\[7\] 14.859 ns " "Info: Slack time is 14.859 ns for clock \"50MHz\" between source register \"pulse_generator:inst\|counter\[9\]\" and destination register \"pulse_generator:inst\|counter\[7\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "194.51 MHz 5.141 ns " "Info: Fmax is 194.51 MHz (period= 5.141 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.769 ns + Largest register register " "Info: + Largest register to register requirement is 19.769 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination 50MHz 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"50MHz\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source 50MHz 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"50MHz\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "50MHz destination 2.838 ns + Shortest register " "Info: + Shortest clock path from clock \"50MHz\" to destination register is 2.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns 50MHz 1 CLK PIN_G16 33 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_G16; Fanout = 33; CLK Node = '50MHz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_1" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_1/db/ex8_1.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_1/" "" "" { 50MHz } "NODE_NAME" } "" } } { "ex8_1.bdf" "" { Schematic "C:/altera/FPGA_course/ex8/ex8_1/ex8_1.bdf" { { 64 -8 160 80 "50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.629 ns) 2.838 ns pulse_generator:inst\|counter\[7\] 2 REG LC_X24_Y14_N8 4 " "Info: 2: + IC(0.910 ns) + CELL(0.629 ns) = 2.838 ns; Loc. = LC_X24_Y14_N8; Fanout = 4; REG Node = 'pulse_generator:inst\|counter\[7\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_1" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_1/db/ex8_1.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_1/" "" "1.539 ns" { 50MHz pulse_generator:inst|counter[7] } "NODE_NAME" } "" } } { "pulse_generator.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_1/pulse_generator.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 67.94 % ) " "Info: Total cell delay = 1.928 ns ( 67.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.910 ns ( 32.06 % ) " "Info: Total interconnect delay = 0.910 ns ( 32.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_1" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_1/db/ex8_1.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_1/" "" "2.838 ns" { 50MHz pulse_generator:inst|counter[7] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.838 ns" { 50MHz 50MHz~out0 pulse_generator:inst|counter[7] } { 0.000ns 0.000ns 0.910ns } { 0.000ns 1.299ns 0.629ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "50MHz source 2.838 ns - Longest register " "Info: - Longest clock path from clock \"50MHz\" to source register is 2.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns 50MHz 1 CLK PIN_G16 33 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_G16; Fanout = 33; CLK Node = '50MHz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_1" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_1/db/ex8_1.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_1/" "" "" { 50MHz } "NODE_NAME" } "" } } { "ex8_1.bdf" "" { Schematic "C:/altera/FPGA_course/ex8/ex8_1/ex8_1.bdf" { { 64 -8 160 80 "50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.629 ns) 2.838 ns pulse_generator:inst\|counter\[9\] 2 REG LC_X26_Y15_N2 4 " "Info: 2: + IC(0.910 ns) + CELL(0.629 ns) = 2.838 ns; Loc. = LC_X26_Y15_N2; Fanout = 4; REG Node = 'pulse_generator:inst\|counter\[9\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_1" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_1/db/ex8_1.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_1/" "" "1.539 ns" { 50MHz pulse_generator:inst|counter[9] } "NODE_NAME" } "" } } { "pulse_generator.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_1/pulse_generator.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 67.94 % ) " "Info: Total cell delay = 1.928 ns ( 67.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.910 ns ( 32.06 % ) " "Info: Total interconnect delay = 0.910 ns ( 32.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_1" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_1/db/ex8_1.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_1/" "" "2.838 ns" { 50MHz pulse_generator:inst|counter[9] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.838 ns" { 50MHz 50MHz~out0 pulse_generator:inst|counter[9] } { 0.000ns 0.000ns 0.910ns } { 0.000ns 1.299ns 0.629ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_1" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_1/db/ex8_1.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_1/" "" "2.838 ns" { 50MHz pulse_generator:inst|counter[7] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.838 ns" { 50MHz 50MHz~out0 pulse_generator:inst|counter[7] } { 0.000ns 0.000ns 0.910ns } { 0.000ns 1.299ns 0.629ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_1" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_1/db/ex8_1.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_1/" "" "2.838 ns" { 50MHz pulse_generator:inst|counter[9] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.838 ns" { 50MHz 50MHz~out0 pulse_generator:inst|counter[9] } { 0.000ns 0.000ns 0.910ns } { 0.000ns 1.299ns 0.629ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns - " "Info: - Micro clock to output delay of source is 0.198 ns" {  } { { "pulse_generator.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_1/pulse_generator.vhd" 52 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns - " "Info: - Micro setup delay of destination is 0.033 ns" {  } { { "pulse_generator.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_1/pulse_generator.vhd" 52 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_1" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_1/db/ex8_1.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_1/" "" "2.838 ns" { 50MHz pulse_generator:inst|counter[7] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.838 ns" { 50MHz 50MHz~out0 pulse_generator:inst|counter[7] } { 0.000ns 0.000ns 0.910ns } { 0.000ns 1.299ns 0.629ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_1" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_1/db/ex8_1.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_1/" "" "2.838 ns" { 50MHz pulse_generator:inst|counter[9] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.838 ns" { 50MHz 50MHz~out0 pulse_generator:inst|counter[9] } { 0.000ns 0.000ns 0.910ns } { 0.000ns 1.299ns 0.629ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.910 ns - Longest register register " "Info: - Longest register to register delay is 4.910 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pulse_generator:inst\|counter\[9\] 1 REG LC_X26_Y15_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X26_Y15_N2; Fanout = 4; REG Node = 'pulse_generator:inst\|counter\[9\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_1" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_1/db/ex8_1.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_1/" "" "" { pulse_generator:inst|counter[9] } "NODE_NAME" } "" } } { "pulse_generator.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_1/pulse_generator.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.462 ns) + CELL(0.522 ns) 1.984 ns rtl~209 2 COMB LC_X24_Y13_N8 1 " "Info: 2: + IC(1.462 ns) + CELL(0.522 ns) = 1.984 ns; Loc. = LC_X24_Y13_N8; Fanout = 1; COMB Node = 'rtl~209'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_1" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_1/db/ex8_1.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_1/" "" "1.984 ns" { pulse_generator:inst|counter[9] rtl~209 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.258 ns) 2.637 ns rtl~210 3 COMB LC_X24_Y13_N4 2 " "Info: 3: + IC(0.395 ns) + CELL(0.258 ns) = 2.637 ns; Loc. = LC_X24_Y13_N4; Fanout = 2; COMB Node = 'rtl~210'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_1" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_1/db/ex8_1.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_1/" "" "0.653 ns" { rtl~209 rtl~210 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.258 ns) 3.291 ns rtl~0 4 COMB LC_X24_Y13_N1 8 " "Info: 4: + IC(0.396 ns) + CELL(0.258 ns) = 3.291 ns; Loc. = LC_X24_Y13_N1; Fanout = 8; COMB Node = 'rtl~0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_1" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_1/db/ex8_1.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_1/" "" "0.654 ns" { rtl~210 rtl~0 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.537 ns) 4.910 ns pulse_generator:inst\|counter\[7\] 5 REG LC_X24_Y14_N8 4 " "Info: 5: + IC(1.082 ns) + CELL(0.537 ns) = 4.910 ns; Loc. = LC_X24_Y14_N8; Fanout = 4; REG Node = 'pulse_generator:inst\|counter\[7\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_1" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_1/db/ex8_1.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_1/" "" "1.619 ns" { rtl~0 pulse_generator:inst|counter[7] } "NODE_NAME" } "" } } { "pulse_generator.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_1/pulse_generator.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.575 ns ( 32.08 % ) " "Info: Total cell delay = 1.575 ns ( 32.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.335 ns ( 67.92 % ) " "Info: Total interconnect delay = 3.335 ns ( 67.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_1" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_1/db/ex8_1.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_1/" "" "4.910 ns" { pulse_generator:inst|counter[9] rtl~209 rtl~210 rtl~0 pulse_generator:inst|counter[7] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.910 ns" { pulse_generator:inst|counter[9] rtl~209 rtl~210 rtl~0 pulse_generator:inst|counter[7] } { 0.000ns 1.462ns 0.395ns 0.396ns 1.082ns } { 0.000ns 0.522ns 0.258ns 0.258ns 0.537ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_1" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_1/db/ex8_1.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_1/" "" "2.838 ns" { 50MHz pulse_generator:inst|counter[7] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.838 ns" { 50MHz 50MHz~out0 pulse_generator:inst|counter[7] } { 0.000ns 0.000ns 0.910ns } { 0.000ns 1.299ns 0.629ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_1" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_1/db/ex8_1.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_1/" "" "2.838 ns" { 50MHz pulse_generator:inst|counter[9] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.838 ns" { 50MHz 50MHz~out0 pulse_generator:inst|counter[9] } { 0.000ns 0.000ns 0.910ns } { 0.000ns 1.299ns 0.629ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_1" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_1/db/ex8_1.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_1/" "" "4.910 ns" { pulse_generator:inst|counter[9] rtl~209 rtl~210 rtl~0 pulse_generator:inst|counter[7] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.910 ns" { pulse_generator:inst|counter[9] rtl~209 rtl~210 rtl~0 pulse_generator:inst|counter[7] } { 0.000ns 1.462ns 0.395ns 0.396ns 1.082ns } { 0.000ns 0.522ns 0.258ns 0.258ns 0.537ns } } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "50MHz register shift_reg:inst2\|TEMP_OUT\[1\] register shift_reg:inst2\|TEMP_OUT\[2\] 771 ps " "Info: Minimum slack time is 771 ps for clock \"50MHz\" between source register \"shift_reg:inst2\|TEMP_OUT\[1\]\" and destination register \"shift_reg:inst2\|TEMP_OUT\[2\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.586 ns + Shortest register register " "Info: + Shortest register to register delay is 0.586 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns shift_reg:inst2\|TEMP_OUT\[1\] 1 REG LC_X45_Y2_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X45_Y2_N9; Fanout = 3; REG Node = 'shift_reg:inst2\|TEMP_OUT\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_1" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_1/db/ex8_1.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_1/" "" "" { shift_reg:inst2|TEMP_OUT[1] } "NODE_NAME" } "" } } { "shift_reg.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_1/shift_reg.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.484 ns) + CELL(0.102 ns) 0.586 ns shift_reg:inst2\|TEMP_OUT\[2\] 2 REG LC_X45_Y2_N3 3 " "Info: 2: + IC(0.484 ns) + CELL(0.102 ns) = 0.586 ns; Loc. = LC_X45_Y2_N3; Fanout = 3; REG Node = 'shift_reg:inst2\|TEMP_OUT\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_1" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_1/db/ex8_1.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_1/" "" "0.586 ns" { shift_reg:inst2|TEMP_OUT[1] shift_reg:inst2|TEMP_OUT[2] } "NODE_NAME" } "" } } { "shift_reg.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_1/shift_reg.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.102 ns ( 17.41 % ) " "Info: Total cell delay = 0.102 ns ( 17.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.484 ns ( 82.59 % ) " "Info: Total interconnect delay = 0.484 ns ( 82.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_1" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_1/db/ex8_1.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_1/" "" "0.586 ns" { shift_reg:inst2|TEMP_OUT[1] shift_reg:inst2|TEMP_OUT[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "0.586 ns" { shift_reg:inst2|TEMP_OUT[1] shift_reg:inst2|TEMP_OUT[2] } { 0.000ns 0.484ns } { 0.000ns 0.102ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.185 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.185 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination 50MHz 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"50MHz\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source 50MHz 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"50MHz\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "50MHz destination 2.749 ns + Longest register " "Info: + Longest clock path from clock \"50MHz\" to destination register is 2.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns 50MHz 1 CLK PIN_G16 33 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_G16; Fanout = 33; CLK Node = '50MHz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_1" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_1/db/ex8_1.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_1/" "" "" { 50MHz } "NODE_NAME" } "" } } { "ex8_1.bdf" "" { Schematic "C:/altera/FPGA_course/ex8/ex8_1/ex8_1.bdf" { { 64 -8 160 80 "50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.629 ns) 2.749 ns shift_reg:inst2\|TEMP_OUT\[2\] 2 REG LC_X45_Y2_N3 3 " "Info: 2: + IC(0.821 ns) + CELL(0.629 ns) = 2.749 ns; Loc. = LC_X45_Y2_N3; Fanout = 3; REG Node = 'shift_reg:inst2\|TEMP_OUT\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_1" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_1/db/ex8_1.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_1/" "" "1.450 ns" { 50MHz shift_reg:inst2|TEMP_OUT[2] } "NODE_NAME" } "" } } { "shift_reg.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_1/shift_reg.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 70.13 % ) " "Info: Total cell delay = 1.928 ns ( 70.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.821 ns ( 29.87 % ) " "Info: Total interconnect delay = 0.821 ns ( 29.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_1" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_1/db/ex8_1.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_1/" "" "2.749 ns" { 50MHz shift_reg:inst2|TEMP_OUT[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.749 ns" { 50MHz 50MHz~out0 shift_reg:inst2|TEMP_OUT[2] } { 0.000ns 0.000ns 0.821ns } { 0.000ns 1.299ns 0.629ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "50MHz source 2.749 ns - Shortest register " "Info: - Shortest clock path from clock \"50MHz\" to source register is 2.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns 50MHz 1 CLK PIN_G16 33 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_G16; Fanout = 33; CLK Node = '50MHz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_1" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_1/db/ex8_1.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_1/" "" "" { 50MHz } "NODE_NAME" } "" } } { "ex8_1.bdf" "" { Schematic "C:/altera/FPGA_course/ex8/ex8_1/ex8_1.bdf" { { 64 -8 160 80 "50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.629 ns) 2.749 ns shift_reg:inst2\|TEMP_OUT\[1\] 2 REG LC_X45_Y2_N9 3 " "Info: 2: + IC(0.821 ns) + CELL(0.629 ns) = 2.749 ns; Loc. = LC_X45_Y2_N9; Fanout = 3; REG Node = 'shift_reg:inst2\|TEMP_OUT\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_1" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_1/db/ex8_1.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_1/" "" "1.450 ns" { 50MHz shift_reg:inst2|TEMP_OUT[1] } "NODE_NAME" } "" } } { "shift_reg.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_1/shift_reg.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 70.13 % ) " "Info: Total cell delay = 1.928 ns ( 70.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.821 ns ( 29.87 % ) " "Info: Total interconnect delay = 0.821 ns ( 29.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_1" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_1/db/ex8_1.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_1/" "" "2.749 ns" { 50MHz shift_reg:inst2|TEMP_OUT[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.749 ns" { 50MHz 50MHz~out0 shift_reg:inst2|TEMP_OUT[1] } { 0.000ns 0.000ns 0.821ns } { 0.000ns 1.299ns 0.629ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_1" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_1/db/ex8_1.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_1/" "" "2.749 ns" { 50MHz shift_reg:inst2|TEMP_OUT[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.749 ns" { 50MHz 50MHz~out0 shift_reg:inst2|TEMP_OUT[2] } { 0.000ns 0.000ns 0.821ns } { 0.000ns 1.299ns 0.629ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_1" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_1/db/ex8_1.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_1/" "" "2.749 ns" { 50MHz shift_reg:inst2|TEMP_OUT[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.749 ns" { 50MHz 50MHz~out0 shift_reg:inst2|TEMP_OUT[1] } { 0.000ns 0.000ns 0.821ns } { 0.000ns 1.299ns 0.629ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns - " "Info: - Micro clock to output delay of source is 0.198 ns" {  } { { "shift_reg.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_1/shift_reg.vhd" 53 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "shift_reg.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_1/shift_reg.vhd" 53 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_1" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_1/db/ex8_1.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_1/" "" "2.749 ns" { 50MHz shift_reg:inst2|TEMP_OUT[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.749 ns" { 50MHz 50MHz~out0 shift_reg:inst2|TEMP_OUT[2] } { 0.000ns 0.000ns 0.821ns } { 0.000ns 1.299ns 0.629ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_1" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_1/db/ex8_1.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_1/" "" "2.749 ns" { 50MHz shift_reg:inst2|TEMP_OUT[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.749 ns" { 50MHz 50MHz~out0 shift_reg:inst2|TEMP_OUT[1] } { 0.000ns 0.000ns 0.821ns } { 0.000ns 1.299ns 0.629ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_1" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_1/db/ex8_1.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_1/" "" "0.586 ns" { shift_reg:inst2|TEMP_OUT[1] shift_reg:inst2|TEMP_OUT[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "0.586 ns" { shift_reg:inst2|TEMP_OUT[1] shift_reg:inst2|TEMP_OUT[2] } { 0.000ns 0.484ns } { 0.000ns 0.102ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_1" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_1/db/ex8_1.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_1/" "" "2.749 ns" { 50MHz shift_reg:inst2|TEMP_OUT[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.749 ns" { 50MHz 50MHz~out0 shift_reg:inst2|TEMP_OUT[2] } { 0.000ns 0.000ns 0.821ns } { 0.000ns 1.299ns 0.629ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_1" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_1/db/ex8_1.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_1/" "" "2.749 ns" { 50MHz shift_reg:inst2|TEMP_OUT[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.749 ns" { 50MHz 50MHz~out0 shift_reg:inst2|TEMP_OUT[1] } { 0.000ns 0.000ns 0.821ns } { 0.000ns 1.299ns 0.629ns } } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "50MHz LED7 shift_reg:inst2\|TEMP_OUT\[6\] 7.205 ns register " "Info: tco from clock \"50MHz\" to destination pin \"LED7\" through register \"shift_reg:inst2\|TEMP_OUT\[6\]\" is 7.205 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "50MHz source 2.749 ns + Longest register " "Info: + Longest clock path from clock \"50MHz\" to source register is 2.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns 50MHz 1 CLK PIN_G16 33 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_G16; Fanout = 33; CLK Node = '50MHz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_1" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_1/db/ex8_1.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_1/" "" "" { 50MHz } "NODE_NAME" } "" } } { "ex8_1.bdf" "" { Schematic "C:/altera/FPGA_course/ex8/ex8_1/ex8_1.bdf" { { 64 -8 160 80 "50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.629 ns) 2.749 ns shift_reg:inst2\|TEMP_OUT\[6\] 2 REG LC_X45_Y2_N6 1 " "Info: 2: + IC(0.821 ns) + CELL(0.629 ns) = 2.749 ns; Loc. = LC_X45_Y2_N6; Fanout = 1; REG Node = 'shift_reg:inst2\|TEMP_OUT\[6\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_1" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_1/db/ex8_1.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_1/" "" "1.450 ns" { 50MHz shift_reg:inst2|TEMP_OUT[6] } "NODE_NAME" } "" } } { "shift_reg.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_1/shift_reg.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 70.13 % ) " "Info: Total cell delay = 1.928 ns ( 70.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.821 ns ( 29.87 % ) " "Info: Total interconnect delay = 0.821 ns ( 29.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_1" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_1/db/ex8_1.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_1/" "" "2.749 ns" { 50MHz shift_reg:inst2|TEMP_OUT[6] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.749 ns" { 50MHz 50MHz~out0 shift_reg:inst2|TEMP_OUT[6] } { 0.000ns 0.000ns 0.821ns } { 0.000ns 1.299ns 0.629ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "shift_reg.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_1/shift_reg.vhd" 53 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.258 ns + Longest register pin " "Info: + Longest register to pin delay is 4.258 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns shift_reg:inst2\|TEMP_OUT\[6\] 1 REG LC_X45_Y2_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X45_Y2_N6; Fanout = 1; REG Node = 'shift_reg:inst2\|TEMP_OUT\[6\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_1" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_1/db/ex8_1.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_1/" "" "" { shift_reg:inst2|TEMP_OUT[6] } "NODE_NAME" } "" } } { "shift_reg.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_1/shift_reg.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.393 ns) + CELL(1.865 ns) 4.258 ns LED7 2 PIN PIN_T11 0 " "Info: 2: + IC(2.393 ns) + CELL(1.865 ns) = 4.258 ns; Loc. = PIN_T11; Fanout = 0; PIN Node = 'LED7'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_1" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_1/db/ex8_1.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_1/" "" "4.258 ns" { shift_reg:inst2|TEMP_OUT[6] LED7 } "NODE_NAME" } "" } } { "ex8_1.bdf" "" { Schematic "C:/altera/FPGA_course/ex8/ex8_1/ex8_1.bdf" { { 232 592 768 248 "LED7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.865 ns ( 43.80 % ) " "Info: Total cell delay = 1.865 ns ( 43.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.393 ns ( 56.20 % ) " "Info: Total interconnect delay = 2.393 ns ( 56.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_1" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_1/db/ex8_1.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_1/" "" "4.258 ns" { shift_reg:inst2|TEMP_OUT[6] LED7 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.258 ns" { shift_reg:inst2|TEMP_OUT[6] LED7 } { 0.000ns 2.393ns } { 0.000ns 1.865ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_1" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_1/db/ex8_1.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_1/" "" "2.749 ns" { 50MHz shift_reg:inst2|TEMP_OUT[6] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.749 ns" { 50MHz 50MHz~out0 shift_reg:inst2|TEMP_OUT[6] } { 0.000ns 0.000ns 0.821ns } { 0.000ns 1.299ns 0.629ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_1" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_1/db/ex8_1.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_1/" "" "4.258 ns" { shift_reg:inst2|TEMP_OUT[6] LED7 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.258 ns" { shift_reg:inst2|TEMP_OUT[6] LED7 } { 0.000ns 2.393ns } { 0.000ns 1.865ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITAN_REQUIREMENTS_MET" "" "Info: All timing requirements were met. See Report window for more details." {  } {  } 0 0 "All timing requirements were met. See Report window for more details." 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 02 17:06:33 2006 " "Info: Processing ended: Thu Mar 02 17:06:33 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
