Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 160 ns : File "F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/11_Multiplier_4x3bit/11_Multiplier_4x3bit.srcs/sim_1/new/multiplier_4x3_tb.v" Line 64
