0.6
2017.4
Dec 15 2017
21:07:18
C:/Programming/Git/adaptive_noise_cancellation/adaptive_noise_cancellation.sim/sim_1/impl/timing/xsim/design_1_wrapper_time_impl.v,1522621250,verilog,,,,ADAU1761_interface;AudioInOut16_v1_0;AudioInOut16_v1_0_S00_AXI;DualClockFIFO;DualClockFIFO_5;GrayCounter;GrayCounter_7;GrayCounter_8;GrayCounter_9;IOBUF_UNIQ_BASE_;LMS_Filter;adau1761_configuraiton_data;adau1761_izedboard;adder_full_signed_reg;audio_top;axi_crossbar_v2_1_16_addr_arbiter_sasd;axi_crossbar_v2_1_16_axi_crossbar;axi_crossbar_v2_1_16_crossbar_sasd;axi_crossbar_v2_1_16_decerr_slave;axi_crossbar_v2_1_16_splitter;axi_crossbar_v2_1_16_splitter__parameterized0;axi_protocol_converter_v2_1_15_axi_protocol_converter;axi_protocol_converter_v2_1_15_b2s;axi_protocol_converter_v2_1_15_b2s_ar_channel;axi_protocol_converter_v2_1_15_b2s_aw_channel;axi_protocol_converter_v2_1_15_b2s_b_channel;axi_protocol_converter_v2_1_15_b2s_cmd_translator;axi_protocol_converter_v2_1_15_b2s_cmd_translator_2;axi_protocol_converter_v2_1_15_b2s_incr_cmd;axi_protocol_converter_v2_1_15_b2s_incr_cmd_3;axi_protocol_converter_v2_1_15_b2s_r_channel;axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm;axi_protocol_converter_v2_1_15_b2s_simple_fifo;axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized0;axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized1;axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized2;axi_protocol_converter_v2_1_15_b2s_wr_cmd_fsm;axi_protocol_converter_v2_1_15_b2s_wrap_cmd;axi_protocol_converter_v2_1_15_b2s_wrap_cmd_4;axi_register_slice_v2_1_15_axi_register_slice;axi_register_slice_v2_1_15_axic_register_slice;axi_register_slice_v2_1_15_axic_register_slice_1;axi_register_slice_v2_1_15_axic_register_slice__parameterized1;axi_register_slice_v2_1_15_axic_register_slice__parameterized2;axi_register_slice_v2_1_15_axic_register_slice__parameterized7;cdc_sync;cdc_sync_0;clocking;clocking_6;design_1;design_1_AudioInOut16_v1_0_0_0;design_1_LMS_Filter_0_0;design_1_adder_full_signed_reg_0_1;design_1_audio_top_0_0;design_1_auto_pc_0;design_1_bit_shifter_0_0;design_1_nco_0_1;design_1_pmod_i2s_1_0;design_1_processing_system7_0_1;design_1_ps7_0_axi_periph_0;design_1_rst_ps7_0_100M_0;design_1_signal_processor_multiplexer_0_0;design_1_wrapper;design_1_xbar_0;design_1_xlconstant_0_0;design_1_xlconstant_0_1;design_1_xlconstant_1_0;glbl;i2c;i2s_data_interface;i3c2;lpf;nco;nco_sine_lut_V;nco_sine_lut_V_rom;pmod_i2s;proc_sys_reset;processing_system7_v5_5_processing_system7;s00_couplers_imp_UYSKKA;sequence_psr;signal_processor_multiplexer;upcnt_n,,axi_protocol_checker_v2_0_1;axi_vip_v1_1_1;processing_system7_vip_v1_0_3;smartconnect_v1_0;xilinx_vip,../../../../../adaptive_noise_cancellation.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog;../../../../../adaptive_noise_cancellation.srcs/sources_1/bd/design_1/ipshared/1313/hdl;../../../../../adaptive_noise_cancellation.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
