wb_dma_ch_pri_enc/wire_pri27_out 1.226091 -2.639493 0.478354 -0.594855 0.743981 0.235700 -0.435042 -0.315155 2.992781 -0.875381 -1.952928 0.999687 -0.969523 -0.584429 0.860123 -1.973479 1.293055 -0.741102 -1.609882 0.821418
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 0.259159 -1.584872 3.347596 -1.477504 -0.722734 2.250656 0.034295 -3.095093 2.728985 -0.630204 -1.839573 -3.402418 3.078044 0.354687 0.044757 -1.000685 0.298638 -1.723861 -0.213948 0.561297
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.498187 0.627134 -0.068992 1.175767 1.220801 -0.807329 -0.929600 0.861542 0.618044 -0.265004 -0.409154 1.891839 -1.551286 -0.642581 0.670711 -2.079390 0.418524 -1.003197 -1.719966 0.869882
wb_dma_ch_sel/always_5/stmt_1/expr_1 -2.904400 2.072550 0.193912 -0.865379 1.479568 3.082702 2.574379 -1.097100 -0.261279 -2.142180 0.076990 -3.091667 -0.592219 -2.182243 0.412397 -4.681104 2.682126 -1.383018 -2.058536 -0.199775
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 0.319249 2.943703 -0.462534 0.961869 -0.250691 -0.233194 3.237761 -1.270141 0.167776 3.510274 -1.125974 2.324267 -0.112350 0.074635 -1.774604 -1.704530 -0.647140 -1.266079 -0.765741 -0.415875
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 0.159942 -1.678154 2.061267 0.993525 -0.162051 -2.620689 0.269190 -0.453547 3.069906 -0.967090 -3.467313 2.188492 -1.960593 1.867490 -2.375174 -1.214195 0.463784 0.605403 -0.958870 2.369447
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.463006 -1.757755 1.140296 -0.672392 -0.927270 -1.088148 0.716879 -1.351063 3.093232 -0.316235 -2.303002 -0.446263 -0.589902 0.637632 -1.586212 1.352972 1.454099 0.624830 -0.451882 0.291442
wb_dma_ch_rf/assign_1_ch_adr0 1.280308 3.435721 -1.389784 -0.263634 -3.844699 -2.416553 2.423086 0.941647 -2.746369 1.988300 1.511952 2.501647 -1.318898 -0.067310 -1.865435 3.659658 4.166615 -0.027770 -2.388243 1.138329
wb_dma_ch_rf/reg_ch_busy -1.431178 4.700768 -1.544154 1.483618 0.202672 -0.626438 3.770526 -2.313627 -1.384758 4.457920 -0.797058 2.541545 0.906006 0.252981 -2.229436 -3.553204 -0.077138 -1.405461 -0.569126 -0.750275
wb_dma_wb_slv/always_5 4.402363 -0.529544 -1.116792 2.090161 -2.214081 2.248890 -2.040056 -0.915858 -1.361568 -2.377115 4.624115 -2.784887 -0.237464 -2.790632 -0.724341 1.935952 -2.853259 -1.481818 0.383869 -3.171794
wb_dma_wb_slv/always_4 -0.311241 1.910598 1.689161 1.894074 -7.173234 -4.097988 -1.815515 -4.639230 -5.353211 0.140391 4.913189 -2.096960 1.071041 -1.478434 -0.676543 -0.452752 -0.710828 -5.425844 -0.736733 2.281258
wb_dma_wb_slv/always_3 -0.214565 5.740332 0.734156 2.155509 -4.319818 -1.701064 -1.312805 -2.200209 -1.143236 1.736673 -2.276776 2.812622 1.799440 4.459304 -1.124695 2.202293 1.574638 -0.992497 -1.877834 2.638927
wb_dma_wb_slv/always_1 -0.747653 4.383072 2.818968 5.091753 -4.646144 -2.719708 -0.588356 -0.942565 -5.101930 1.210207 1.558364 1.816245 -0.158636 -1.327031 -0.380166 -3.108902 0.555038 -5.295914 -4.635000 2.175007
wb_dma_ch_sel/always_44/case_1/cond 2.783049 1.750278 1.530855 0.566186 -5.333049 -2.829720 4.253368 -1.663947 -0.695236 1.408918 1.826821 0.044355 -1.670696 0.374659 -2.478414 4.386102 4.052166 0.010309 -1.048904 1.709888
wb_dma_rf/wire_ch0_csr -0.206575 3.553081 0.090429 0.204961 -2.189235 1.334279 1.411458 1.552890 -5.632473 4.220212 0.770474 2.985978 1.432109 -1.456777 1.601176 -1.821030 -0.621606 -4.101420 -2.107284 1.113471
wb_dma_de/wire_done -1.446396 0.508439 -1.172440 -1.485133 2.102485 1.228876 -2.082290 -0.033699 -0.811762 0.387583 -3.552828 -1.456795 2.028934 -0.494325 -0.125722 -3.201386 -0.264492 -2.426086 -1.751245 -0.283510
wb_dma_ch_pri_enc/wire_pri11_out 1.167915 -2.549227 0.461732 -0.593575 0.713263 0.269295 -0.427910 -0.296741 2.942955 -0.912443 -1.927215 1.015884 -0.984645 -0.544250 0.787107 -1.984186 1.252719 -0.789760 -1.628994 0.832079
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 -3.354953 0.619468 -0.881822 -0.592297 3.473226 0.571785 -1.627038 1.763276 -1.769190 0.283296 -4.902946 -0.194121 1.712521 1.734636 -2.204236 -3.426747 -2.911654 -0.043888 0.358230 0.208069
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 0.382278 -2.935554 0.952453 -0.752921 1.033795 0.245378 0.889106 0.514116 1.358104 -0.603902 -2.907656 0.320355 0.420320 2.314276 -1.883528 -0.301139 -1.860956 2.553777 2.252643 0.470182
wb_dma_de/always_13/stmt_1 0.057873 1.757440 -1.080398 -1.380274 0.931905 3.435950 2.782925 -1.585664 -0.075936 0.155745 -1.903057 -1.390663 1.118704 -0.806600 1.437511 -3.421223 3.186565 -0.771077 -2.086825 -0.659989
wb_dma_de/always_4/if_1 0.631555 -0.103071 -3.214278 -0.466133 1.617252 0.993311 -0.849487 0.548973 -1.542992 -0.262129 -3.337808 0.575829 0.223893 -0.771533 -1.118976 -4.071597 0.595019 -1.029004 -2.050877 -0.914238
wb_dma_ch_arb/input_req 1.310146 1.599976 2.867246 -0.740766 -0.152813 -1.951924 0.856590 1.298441 1.429137 2.389323 -5.220718 -0.312203 -2.330170 1.689027 -1.235258 3.358006 -3.540009 -2.295567 -1.882549 2.168725
wb_dma_ch_pri_enc/wire_pri20_out 1.228710 -2.509501 0.406479 -0.606547 0.671816 0.305314 -0.401650 -0.267153 2.899993 -0.878112 -1.916420 0.966843 -0.982540 -0.551256 0.778993 -1.895878 1.228254 -0.732503 -1.579047 0.819775
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.659900 0.341648 -2.493178 -1.520663 -1.335321 2.472314 0.308684 1.313961 -1.758360 -0.606769 0.500305 -1.502784 -0.545872 -1.501676 -1.120906 2.543482 -0.392689 -0.497191 -0.806112 -1.656663
wb_dma_ch_rf/always_26/if_1/if_1 0.011881 4.005650 0.329713 1.711713 0.137886 1.430916 1.529917 -2.857568 0.023684 -1.517726 -2.097963 -2.337041 0.136564 0.593568 1.055022 -2.423967 2.989084 0.143878 -2.573452 -0.782956
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 -2.910375 0.799565 1.428608 -0.788458 0.990202 -4.251241 1.834194 -1.395539 -0.672136 0.716146 -2.120699 -1.741332 -0.729678 0.175038 0.372834 -1.535605 0.990484 -0.145244 -0.319994 1.783381
wb_dma_ch_sel/assign_145_req_p0/expr_1 3.306165 0.281666 -2.270008 -0.341138 -1.413717 1.373840 0.545912 -1.988044 -1.474249 -1.414550 0.375243 -2.826308 0.489518 -0.783125 -1.974948 0.279394 -0.262309 0.066666 0.102801 -2.300590
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.378044 -2.294920 -0.233089 -1.381314 1.318683 1.296500 0.274375 0.410246 1.652013 -0.269924 -2.035654 -0.752564 0.421156 0.334716 -0.485154 0.321579 -0.636875 1.349132 1.070086 -0.906040
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -2.455285 0.560506 0.667749 -0.351374 0.621300 -1.625529 1.090273 -0.446039 -0.446890 -0.028440 0.863555 -0.976495 -1.510291 -1.387366 0.755076 -2.009331 0.399307 -0.832647 -0.332648 0.261864
wb_dma_ch_sel/wire_ch_sel 0.462049 4.445796 -0.260943 1.727829 -1.792404 0.772786 4.212129 -0.085838 -2.332679 2.776724 -1.076003 3.418829 -0.161770 1.274035 -2.325169 -1.339863 0.374224 -1.144164 -2.166003 1.135183
wb_dma_rf/inst_u19 4.642855 -2.055442 -1.831177 -1.978975 -0.789862 2.380785 0.077941 0.896094 1.264012 -1.402664 -1.078615 -0.323113 -1.652724 -1.990133 -0.232980 0.723922 1.082964 -1.138498 -2.328094 -0.665870
wb_dma_rf/inst_u18 4.805734 -2.269574 -2.005269 -2.091719 -0.671095 2.701764 -0.120412 0.999606 1.253569 -1.479437 -1.258143 -0.469996 -1.546909 -2.060730 -0.271739 0.623201 0.901463 -1.213292 -2.355294 -0.803311
wb_dma_rf/inst_u17 4.558568 -1.949968 -1.866431 -1.933048 -0.733313 2.482710 -0.009387 0.887119 1.103390 -1.353910 -1.184575 -0.436265 -1.529190 -2.023566 -0.263881 0.573172 0.931874 -1.282098 -2.340611 -0.703444
wb_dma_rf/inst_u16 4.807949 -2.279672 -2.041534 -2.045852 -0.646337 2.720015 -0.095759 1.062707 1.186116 -1.451265 -1.311405 -0.460481 -1.530322 -2.065105 -0.284243 0.602741 0.834008 -1.177339 -2.281276 -0.823761
wb_dma_rf/inst_u15 4.795861 -2.127772 -2.012815 -1.969535 -0.774505 2.591234 -0.118679 0.935654 1.098160 -1.419946 -1.198664 -0.441910 -1.506768 -2.115903 -0.237858 0.608583 0.905822 -1.349437 -2.400957 -0.808799
wb_dma_rf/inst_u14 4.606892 -1.988061 -1.955490 -2.015984 -0.750030 2.549132 -0.011226 0.933355 1.062888 -1.354471 -1.307258 -0.391064 -1.547533 -1.996593 -0.234138 0.599775 0.965816 -1.275419 -2.412694 -0.682150
wb_dma_rf/inst_u13 4.670112 -2.004072 -1.938281 -1.968512 -0.759233 2.531385 -0.051907 0.985139 1.061521 -1.412066 -1.218640 -0.415935 -1.565858 -1.999350 -0.299057 0.642706 0.913691 -1.256011 -2.384081 -0.735958
wb_dma_rf/inst_u12 4.687252 -2.106069 -1.914230 -2.020104 -0.754450 2.551366 0.000067 0.942123 1.164095 -1.422126 -1.215209 -0.413971 -1.547339 -1.983472 -0.263647 0.659840 0.970485 -1.226900 -2.343004 -0.679054
wb_dma_rf/inst_u11 4.523476 -1.990638 -1.952306 -1.940717 -0.602501 2.524299 -0.069960 1.092278 1.039436 -1.386014 -1.351178 -0.321515 -1.611878 -1.904704 -0.347149 0.590581 0.799626 -1.181256 -2.317037 -0.693311
wb_dma_rf/inst_u10 4.748742 -2.180014 -2.026212 -1.889097 -0.734227 2.688784 -0.212142 1.074676 1.083644 -1.503540 -1.073156 -0.385843 -1.529966 -2.107368 -0.227871 0.570876 0.788075 -1.300040 -2.355295 -0.821708
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 1.190035 -1.271307 -4.043588 0.697326 -0.667993 -0.796304 -4.079777 3.200958 -6.932089 -0.806157 -1.928865 2.833003 1.409730 0.949011 -1.592287 -2.771503 -1.731036 -0.334877 -1.206038 -0.050471
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 1.346207 -0.721682 -0.572366 -5.628072 -1.959099 -2.463089 2.611601 -4.560479 3.374798 1.004914 0.525445 -2.880018 -0.450206 -0.079799 1.728049 3.151252 1.852722 0.313218 1.422886 0.555006
wb_dma/input_wb1_ack_i -1.468877 4.209445 0.780413 -0.529323 0.523522 -3.486514 -0.532868 -0.094024 1.451819 0.601330 -4.360031 0.417364 -1.060924 -0.495595 -1.160459 -0.935811 1.092646 -2.573862 -4.071028 0.844859
wb_dma/wire_slv0_we -0.653236 6.101949 -0.073740 1.913463 -4.041756 -1.333149 -1.081261 -2.768361 -1.800743 2.039857 -1.840620 2.584737 2.646757 4.717865 -1.258228 1.757616 1.548589 -0.918200 -1.355115 2.443115
wb_dma_ch_rf/reg_ch_sz_inf -2.664541 2.033653 -1.324803 1.276538 1.297949 -1.180860 0.686626 -1.114522 -1.641755 1.225591 0.593280 0.515111 0.978036 -0.051382 -0.367370 -2.786959 0.874909 0.509067 0.628493 -0.868529
wb_dma_ch_rf -3.550931 5.284134 0.892411 0.199024 -2.087740 -3.744429 1.593230 -2.304181 -2.610302 1.909878 -1.183677 0.613256 0.098057 2.191334 -1.019021 -0.785414 0.549317 -1.827928 -1.296664 3.031309
wb_dma_ch_sel/wire_gnt_p1_d -1.407091 0.552344 -0.115802 1.136104 1.207738 -0.732626 -0.990194 0.935142 0.636699 -0.339089 -0.441050 1.934823 -1.633869 -0.661213 0.687778 -2.084673 0.443121 -1.022279 -1.769744 0.869146
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond -1.466970 0.695960 -0.066657 1.181495 1.145219 -0.830078 -0.951132 0.913795 0.615052 -0.285335 -0.413484 1.960936 -1.604173 -0.615635 0.655405 -2.064742 0.464589 -1.048057 -1.766756 0.920721
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 -0.633951 -0.550381 1.036631 -0.830903 -0.114509 2.231503 0.289906 -2.125461 -1.279010 -0.517531 -3.901417 -2.751117 4.095545 1.920814 -3.078475 -3.376738 -1.495541 -0.610067 0.675584 0.045630
wb_dma_ch_sel/input_ch1_txsz -2.523769 0.460587 2.634140 -0.204518 0.078276 -0.906506 -1.961439 -1.169298 1.921733 0.118996 -0.312262 -0.133289 0.423736 -0.533490 2.291105 -1.573362 0.990120 -3.410871 -2.360777 2.342372
wb_dma/wire_ch3_txsz 2.668244 -3.227481 0.549796 -1.767475 -0.578950 1.046322 0.490429 -1.232456 2.381828 -0.603567 -1.456185 -0.902701 0.590496 0.040906 0.209444 0.136975 0.890186 0.204953 0.095266 0.004562
wb_dma_ch_sel/assign_7_pri2 1.269387 -2.119459 -0.228076 -1.304039 1.285157 1.240603 0.242558 0.376806 1.549764 -0.259271 -1.930869 -0.721617 0.384800 0.328983 -0.462914 0.285221 -0.622659 1.266801 1.007785 -0.885201
wb_dma_ch_pri_enc/inst_u30 1.266850 -2.601125 0.477336 -0.641513 0.630148 0.257574 -0.378559 -0.321194 2.973898 -0.879691 -1.969445 0.998145 -0.963722 -0.527920 0.811316 -1.920171 1.290927 -0.739537 -1.603762 0.840051
wb_dma/assign_3_dma_nd 3.738649 -1.905993 -2.767584 -2.674424 0.924360 3.438278 -0.831245 2.488686 -1.260613 -1.005784 -4.172235 -1.811297 0.609617 0.136916 -2.188036 0.925763 -2.167278 0.528051 -0.139455 -1.838233
wb_dma_ch_rf/assign_6_pointer -1.116208 -2.404285 2.172620 -2.381184 0.808238 -5.640263 3.896239 -2.555933 0.801645 2.454497 -4.828790 -0.427055 -0.264986 1.664140 0.976676 -2.382440 0.820187 1.134385 0.955075 2.399769
wb_dma_ch_rf/wire_ch_adr0_dewe 1.392210 -0.073278 -0.001996 -0.251701 -1.094180 0.328362 1.456713 -0.782775 1.115292 0.124906 2.855766 -0.432970 -0.821190 -1.334759 0.612966 2.009930 1.193858 0.288688 0.388444 -0.722980
wb_dma_ch_pri_enc/always_2/if_1/cond 1.058066 -2.320272 0.528939 -0.465649 0.477100 0.043685 -0.394682 -0.435651 2.795018 -0.816251 -1.752908 1.086721 -1.004846 -0.547037 0.850723 -1.965388 1.401993 -0.891333 -1.741609 0.982391
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 2.925360 -2.776186 0.275009 -2.411838 -0.578774 -1.124833 1.894003 -1.928414 2.148332 2.273531 -2.596013 0.421102 0.593904 0.388336 1.977452 -0.062395 1.553499 0.206226 -0.030225 0.136201
wb_dma_ch_sel/input_ch0_txsz -0.018918 0.562627 -0.225345 -1.537220 0.188188 3.102678 -0.305246 -2.285278 -1.357266 -0.138109 -3.304167 -3.899152 4.128292 0.142754 -1.824376 -2.972298 -0.275026 -1.908787 -0.651939 -1.165481
wb_dma_ch_sel/always_2 3.699729 -1.910732 -2.650307 -2.556693 0.882155 3.387756 -0.837474 2.408446 -1.210763 -0.984139 -3.988503 -1.725637 0.602826 0.102745 -2.086782 0.940436 -2.101020 0.549485 -0.133108 -1.797384
wb_dma_ch_sel/always_3 1.827194 -2.984823 1.228943 -3.352398 -0.482575 2.312983 -1.154685 0.507498 -0.004088 -0.944133 -4.804370 -2.699030 2.527712 2.127001 -1.906853 0.990145 -2.783573 -0.497720 0.523776 0.981945
wb_dma_rf/input_de_txsz_we -0.313362 -0.796444 -1.554069 -0.419892 2.664982 2.885222 -2.497080 -0.318549 -1.385801 0.685926 -0.463387 -3.258961 3.972036 -1.462200 -0.415979 -1.804997 -2.846195 -1.021437 1.702111 -3.551441
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.460011 -1.855918 1.041077 -0.676994 -0.839508 -0.911767 0.626159 -1.327099 3.057157 -0.373238 -2.255537 -0.527567 -0.557454 0.542409 -1.560214 1.274216 1.369390 0.613808 -0.421645 0.161378
wb_dma_ch_sel/assign_145_req_p0 3.475439 0.165080 -2.347360 -0.320686 -1.432812 1.424766 0.473047 -2.033817 -1.482487 -1.466900 0.532796 -2.906173 0.506002 -0.870422 -2.002777 0.253759 -0.248174 0.060095 0.173808 -2.437135
wb_dma_de/always_3/if_1/if_1/cond -0.009583 1.032611 0.823520 1.684950 -0.882078 -0.729449 -1.085308 -1.064110 -0.523244 -1.610423 0.824736 -1.179116 -0.494759 0.515540 -0.822794 0.280812 -1.745407 -0.339945 0.130480 0.024387
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.585993 -1.836903 1.134236 -0.696687 -1.104728 -1.010008 0.673374 -1.492089 3.078332 -0.368621 -2.218751 -0.534406 -0.523106 0.558482 -1.575166 1.331228 1.512728 0.515210 -0.543471 0.352012
wb_dma_rf/always_1/case_1 -5.027013 7.256530 1.644973 3.876441 -2.331497 -6.448336 2.142570 -1.131788 -6.572095 3.241167 -1.680459 0.948733 -0.178053 -0.764129 -2.597829 -4.461125 2.734463 -1.552114 -1.952637 1.158563
wb_dma_rf/always_2/if_1/if_1/stmt_1 -0.227075 1.395887 -0.024105 1.823531 -1.053011 -2.212018 1.399633 -2.535576 -0.870618 1.033443 0.392321 -0.079671 -0.778639 -1.187636 0.181452 -2.650997 1.337277 -1.053096 -0.566497 -0.631070
wb_dma_ch_sel/assign_99_valid/expr_1 -0.361323 3.909730 -1.805669 -1.519073 -3.972890 0.678104 1.921989 -0.722658 -4.021152 -3.178098 0.485358 -1.600864 -0.279655 2.593203 -4.860365 2.196365 0.919017 1.190927 -0.272729 2.041711
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.758414 0.288570 -2.472694 -1.439666 -1.428740 2.495067 0.260030 1.275889 -1.819530 -0.606744 0.636485 -1.523112 -0.497590 -1.515179 -1.087900 2.551687 -0.456615 -0.567613 -0.765927 -1.694320
wb_dma_wb_slv/reg_slv_adr -0.754863 4.266382 2.840692 5.071304 -4.589705 -2.715936 -0.341497 -0.955200 -4.853020 1.253636 1.640402 1.900682 -0.228270 -1.319767 -0.506257 -3.102256 0.700543 -5.062788 -4.546388 2.106262
wb_dma_ch_sel/assign_8_pri2 1.354123 -2.217236 -0.232846 -1.380461 1.290487 1.250321 0.275808 0.394894 1.608961 -0.279710 -1.961228 -0.748965 0.423693 0.303798 -0.447616 0.312231 -0.588665 1.283722 1.048590 -0.856003
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond -2.451811 1.856512 -1.285477 1.169877 1.286796 -1.021510 0.648686 -1.075064 -1.508264 1.127884 0.532746 0.461165 0.963652 -0.039900 -0.355078 -2.666406 0.834623 0.491886 0.643700 -0.870163
wb_dma_wb_mast/wire_wb_cyc_o -1.519315 0.761513 -0.066308 1.174567 1.156892 -0.826377 -0.926079 0.868490 0.523419 -0.256256 -0.409151 1.918023 -1.541967 -0.617366 0.618613 -2.057106 0.448127 -1.054195 -1.743018 0.904004
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 -1.461812 2.205415 0.813811 0.562040 -0.331809 -2.577658 0.254928 -1.457560 0.198244 0.752303 -1.003664 0.031986 0.375916 1.688859 -0.106089 1.046166 0.477331 0.001652 0.055359 1.363786
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.052946 -2.449199 0.494635 -0.528831 0.637060 0.129726 -0.397909 -0.394211 2.895436 -0.853644 -1.860728 1.030743 -0.937655 -0.549247 0.859199 -1.986235 1.286683 -0.800114 -1.605067 0.881199
wb_dma/wire_paused -2.641669 0.610048 0.733888 -0.322549 0.668359 -1.729632 1.042584 -0.468398 -0.423468 -0.106038 0.960294 -1.015152 -1.577285 -1.391656 0.860774 -2.079918 0.481149 -0.841166 -0.328002 0.290814
wb_dma_ch_rf/always_8/stmt_1/expr_1 -1.465209 4.593213 -1.504403 1.436033 0.408575 -0.623594 3.847109 -2.258172 -1.192979 4.509572 -0.963879 2.503092 0.904771 0.278134 -2.264481 -3.556309 -0.143687 -1.255807 -0.458868 -0.789457
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 -1.495874 0.676876 -0.040444 1.179716 1.172765 -0.835111 -0.908679 0.839882 0.613387 -0.281108 -0.378065 1.902687 -1.548510 -0.593385 0.696946 -2.038642 0.419488 -1.004404 -1.729245 0.871078
wb_dma/wire_ch1_adr1 -0.848320 -0.979835 1.284634 0.475027 -0.267911 -0.939871 0.634684 0.125114 -0.086495 -0.409740 -1.069983 1.013198 0.031794 2.105211 -1.417231 -0.555732 -1.296723 1.293835 1.284934 1.427289
wb_dma_ch_rf/always_6/if_1/if_1/block_1 -3.712774 3.391375 -0.198111 -3.891272 -1.054829 -1.268152 3.021106 0.029087 -2.115019 1.317336 0.694173 0.150150 -1.430779 0.591012 -0.474637 -0.289238 -0.483149 -2.205930 -1.441816 2.871020
wb_dma_ch_arb/always_2/block_1/case_1/if_3 1.449984 -2.411484 2.185416 -0.081914 -1.203230 -1.846590 1.115976 -1.301052 2.583237 -0.685858 -3.117016 0.447554 -0.428069 2.464308 -2.926590 0.567277 0.094724 1.579484 0.680988 1.573690
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.378119 1.639267 -0.565787 0.514305 -1.897390 3.001876 -1.325206 2.095514 -2.755787 -1.449763 0.936307 -2.214567 -0.987533 -0.586030 -1.249538 3.746126 -4.053131 -2.028252 -0.984089 -0.569321
wb_dma_ch_arb/always_2/block_1/case_1/if_1 4.548660 -0.787067 1.789950 0.636943 -3.121416 0.712335 -0.075685 0.687756 -0.021682 -1.917089 -1.863886 -1.507780 -1.504316 1.816786 -3.927834 4.328878 -3.783733 -0.349898 -0.156495 1.025128
wb_dma_ch_arb/always_2/block_1/case_1/if_4 2.249017 -1.567308 1.086194 -0.588874 -0.948285 -1.109240 0.672291 -1.368181 2.892046 -0.268929 -2.185123 -0.425604 -0.580984 0.593665 -1.627808 1.256220 1.415088 0.543802 -0.498874 0.305912
wb_dma_ch_sel/always_39/case_1/stmt_4 1.280882 -2.137406 -0.274276 -1.347524 1.301166 1.249067 0.278517 0.399511 1.534613 -0.249704 -1.926983 -0.744539 0.414142 0.317842 -0.500329 0.318056 -0.644484 1.315302 1.042421 -0.894099
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.103135 -2.472052 0.476464 -0.585014 0.692397 0.207938 -0.412187 -0.338772 2.941744 -0.849724 -1.907879 1.006925 -0.989301 -0.554209 0.805693 -1.945859 1.278768 -0.761984 -1.597326 0.847943
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 3.333459 1.796343 -0.566839 0.631322 -1.999700 2.902555 -1.379169 2.072299 -2.890739 -1.440028 1.187537 -2.152148 -1.029111 -0.618612 -1.154070 3.841395 -4.048105 -2.124129 -0.977724 -0.563481
wb_dma_ch_pri_enc/wire_pri14_out 1.020620 -2.396458 0.500325 -0.548655 0.683247 0.110636 -0.358509 -0.377053 2.903891 -0.782167 -1.949067 1.020056 -0.958125 -0.511032 0.791234 -1.966372 1.292848 -0.794269 -1.610059 0.876167
wb_dma_ch_sel/always_39/case_1/stmt_1 3.800559 -1.937119 -2.771580 -2.631037 0.908602 3.526461 -0.828213 2.478486 -1.252998 -1.033394 -4.135595 -1.841595 0.622417 0.088069 -2.166884 0.952970 -2.185901 0.531480 -0.142678 -1.877973
wb_dma_rf/wire_ch6_csr -1.829159 2.994489 -0.143828 -2.292352 -2.714706 -1.288426 -0.166358 -0.528962 -2.760206 -0.303200 -0.286934 -0.403398 0.568706 2.433766 -0.083720 1.965419 0.856283 -1.098116 -1.359017 3.299773
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 3.518686 -1.651999 -2.132302 0.523434 -0.307164 3.089506 -2.453776 1.044603 -2.045063 -1.096776 1.139415 -1.320430 1.017798 -2.224559 -0.577334 -0.135077 -2.440322 -1.477841 -0.135493 -2.688074
wb_dma_wb_if/input_wb_we_i 3.313925 -1.845191 -2.688380 1.630724 -0.747874 0.962067 -7.234146 1.270135 -1.403153 -1.173722 5.207135 1.077531 -0.349543 -3.945536 2.985337 0.709530 -3.502676 -4.682074 -2.439360 -2.253999
wb_dma_ch_sel/assign_141_req_p0 3.331301 0.311223 -2.280123 -0.214931 -1.413769 1.338048 0.461840 -2.142704 -1.530587 -1.457151 0.365902 -2.960814 0.541148 -0.852452 -2.036284 0.100267 -0.378476 -0.093272 0.101117 -2.332879
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.597527 0.580991 -1.451211 -1.029590 -1.175374 3.888861 -0.265937 3.153123 -2.316362 0.007135 0.458992 -1.125687 -0.615762 -1.261019 -0.504269 3.669501 -2.394670 -1.735284 -1.086771 -0.749046
wb_dma_ch_sel_checker 1.338362 -1.153134 0.805019 -0.421349 -1.734647 -0.165883 0.248059 -1.586686 0.877689 -0.375800 0.400008 -0.193214 0.171225 -0.266200 0.671210 -0.152153 1.440037 -1.009955 -0.899446 0.846491
wb_dma_ch_rf/reg_ch_dis 0.163938 2.542684 -0.283101 0.166200 0.062568 2.485838 1.651988 -2.523545 -0.455032 -1.230982 -0.999928 -2.373756 0.680269 -0.197591 0.693522 -2.760941 1.350131 -0.908576 -1.755149 -0.641862
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 2.027324 -3.592985 1.416301 -1.862901 -0.807095 -1.909571 2.423529 -1.857282 1.968574 1.803031 -3.552222 1.268954 0.687457 2.346714 0.505861 -0.684775 0.240487 1.400337 1.235023 1.415327
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.482074 1.573895 -0.650364 0.640886 -1.981064 3.073883 -1.422575 2.189408 -2.859517 -1.452849 1.249567 -2.175659 -1.034276 -0.696505 -1.171792 3.892157 -4.125429 -2.032412 -0.895253 -0.721586
wb_dma_ch_rf/wire_pointer_we -1.319186 2.266028 0.833572 0.545657 -0.495031 -2.528869 0.233133 -1.435354 0.088610 0.761744 -1.096139 0.018576 0.453568 1.743517 -0.153527 1.118514 0.468027 -0.114757 -0.059359 1.457503
wb_dma_ch_sel/always_46/case_1/stmt_1 0.507193 -0.373786 -2.395855 -1.316103 0.013868 0.247809 -2.037396 1.113997 -0.669720 0.635720 1.423408 1.998858 0.076549 -0.677224 1.147753 0.811860 -0.525187 -1.036141 -0.930537 -0.267257
wb_dma_wb_slv/always_3/stmt_1 -0.297241 5.811191 0.622439 2.028437 -4.025116 -1.298805 -1.212560 -2.160171 -0.964863 1.657864 -2.386854 2.833698 1.908745 4.590117 -1.125358 1.977430 1.556279 -0.950107 -1.919531 2.630857
wb_dma_ch_rf/always_2/if_1/if_1 2.144308 -3.555128 1.423659 -1.825283 -0.866226 -1.982281 2.486608 -1.868801 1.920666 1.898493 -3.554421 1.355142 0.660450 2.314221 0.589673 -0.691778 0.249448 1.344715 1.149710 1.446008
wb_dma_pri_enc_sub/assign_1_pri_out 1.059881 -2.464852 0.505582 -0.588406 0.675643 0.157464 -0.341369 -0.360647 2.914556 -0.777066 -1.900531 0.988020 -0.915931 -0.483897 0.826403 -1.907603 1.231492 -0.716263 -1.553676 0.871280
wb_dma_ch_sel/input_ch0_adr0 3.776083 -0.671766 0.804991 0.676459 -6.018951 0.142311 2.235097 -2.194550 -1.650123 -0.554843 5.176676 -0.692707 0.353833 -0.625534 -0.286783 3.223532 3.267623 -0.217261 0.232359 0.825952
wb_dma_ch_sel/input_ch0_adr1 0.050397 0.972870 0.757249 1.639169 -0.896964 -0.758382 -1.107028 -1.133375 -0.533677 -1.610551 0.815440 -1.174149 -0.446979 0.468218 -0.788991 0.199312 -1.700699 -0.335820 0.121355 -0.018647
wb_dma_wb_slv/assign_4 -4.079543 6.494905 2.170605 -0.003803 0.417536 -3.570634 0.144036 1.828019 -1.359022 3.910071 -0.675303 1.535960 0.302883 -1.198376 -2.439662 1.548903 -2.970934 -2.620660 -0.377801 0.508359
wb_dma_wb_mast/input_wb_data_i -1.601644 4.033808 1.369168 -0.319863 -1.220530 -4.704879 0.063460 -1.528441 -2.230587 2.901841 -1.492245 -2.096069 0.504989 0.908887 1.599372 1.428368 2.118215 -1.534415 -2.034346 0.453354
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 1.561729 -2.347711 2.246593 -0.094953 -1.346267 -1.928125 1.224318 -1.375737 2.672851 -0.678080 -3.174201 0.398771 -0.478534 2.486445 -2.985455 0.698386 0.148933 1.574242 0.635426 1.603088
wb_dma_de/wire_adr1_cnt_next1 -0.752596 -0.316223 1.517595 0.495858 0.562091 3.557837 1.555412 3.045539 -0.864463 -2.056450 -1.370363 0.958854 -0.723293 2.786321 -0.555623 0.193035 -1.788781 1.744180 0.675212 2.406097
wb_dma_ch_sel/inst_u2 -1.531841 0.755906 -0.051989 1.184099 1.147750 -0.865864 -0.918028 0.867575 0.539505 -0.243463 -0.339817 1.887384 -1.577410 -0.587219 0.647331 -2.084861 0.418602 -1.013989 -1.684496 0.871162
wb_dma_ch_sel/inst_u1 3.613020 0.428817 3.328818 -1.690830 -3.153180 1.777858 3.385604 0.879391 -0.363381 -0.085746 -3.531396 -1.782182 -1.230329 3.732397 -1.293632 5.154051 -2.331460 -0.331237 -0.694342 3.215692
wb_dma_ch_sel/inst_u0 0.916817 -2.226344 0.466963 -0.468030 0.672620 0.093827 -0.428497 -0.287893 2.735839 -0.787753 -1.825688 1.065946 -1.011035 -0.538693 0.795866 -2.004155 1.252222 -0.845328 -1.620733 0.904101
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.141499 -2.531619 0.472013 -0.580914 0.621433 0.205963 -0.409041 -0.362511 2.930987 -0.871010 -1.883266 0.983090 -0.933047 -0.557337 0.807217 -1.954968 1.291458 -0.772938 -1.597683 0.851314
wb_dma/wire_adr0 2.688337 1.846054 1.459814 0.589045 -5.306926 -2.645450 4.132909 -1.547503 -0.835559 1.345623 1.974837 0.041431 -1.647752 0.377831 -2.471349 4.369107 3.910654 -0.040125 -1.061912 1.654325
wb_dma/wire_adr1 -0.824189 0.163488 1.912299 2.179997 -1.123208 -1.597618 -0.517862 -0.979007 -0.663866 -1.938007 -0.121100 -0.227950 -0.403933 2.395465 -2.127981 -0.288872 -2.960359 0.883375 1.363414 1.271288
wb_dma_ch_sel/assign_131_req_p0/expr_1 2.678746 0.483805 0.554541 1.628891 -1.856158 -0.004481 0.491356 -0.224916 -1.026963 -1.053697 -1.394925 -1.125961 -0.681005 1.822233 -4.235442 2.126586 -3.028627 0.384835 0.570161 0.100228
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.516527 -1.764250 1.081960 -0.658712 -0.976845 -1.044211 0.645568 -1.442978 3.045465 -0.354079 -2.257638 -0.537008 -0.531324 0.573028 -1.647016 1.316845 1.427728 0.547384 -0.470190 0.258162
wb_dma_ch_rf/assign_18_pointer_we -1.448460 2.197229 0.827053 0.498975 -0.369249 -2.528037 0.247366 -1.455327 0.168914 0.784803 -1.071264 0.004781 0.390899 1.669528 -0.087597 0.989352 0.492476 -0.052877 -0.029583 1.368011
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 0.433641 -0.366613 -2.434803 -1.293675 0.047183 0.210889 -2.057924 1.181089 -0.699559 0.643428 1.421637 2.053733 0.094234 -0.653707 1.120757 0.804170 -0.553000 -1.024885 -0.928639 -0.255667
wb_dma_ch_sel/wire_req_p0 2.546014 1.050925 3.173398 -1.575297 -1.408225 -1.621231 1.860733 0.274434 0.942448 2.770227 -4.884242 -1.731237 -0.974140 2.358658 -1.754179 5.054188 -3.671036 -1.381634 -0.442428 1.533603
wb_dma_ch_sel/wire_req_p1 -1.444154 0.702339 -0.067761 1.184539 1.174223 -0.815366 -0.945670 0.920288 0.553187 -0.291789 -0.425106 1.957174 -1.638305 -0.594111 0.649730 -2.054675 0.469207 -1.051701 -1.770368 0.921430
wb_dma/wire_ndnr 1.578843 -2.846905 1.267931 -3.046730 -0.398573 2.036934 -1.103387 0.408939 0.003262 -0.854432 -4.685101 -2.502294 2.444144 2.110088 -1.882222 0.755891 -2.756344 -0.434072 0.591806 0.961875
wb_dma_de/reg_mast0_drdy_r 1.726290 -2.602987 2.485384 -2.893603 -0.809554 1.412393 0.680378 -2.395362 4.156487 0.219026 0.929815 -3.094180 1.562749 -0.957003 1.793087 2.763023 1.184660 -0.691270 0.818998 -0.173746
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.199789 -2.514392 0.481615 -0.553116 0.621079 0.235920 -0.451482 -0.330634 2.909284 -0.925546 -1.870585 1.016281 -1.038070 -0.621715 0.813774 -1.988000 1.338273 -0.819242 -1.685163 0.891479
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 1.277521 3.560678 -1.420019 -0.307159 -3.755132 -2.555684 2.419655 0.788149 -2.474087 2.096714 1.517469 2.462481 -1.454631 -0.105944 -1.832567 3.725039 4.048045 -0.124594 -2.481770 1.074451
wb_dma_ch_sel/assign_137_req_p0 3.430357 0.121732 -2.363056 -0.315226 -1.354587 1.436109 0.480038 -1.985233 -1.500881 -1.412531 0.361421 -2.825449 0.515791 -0.867247 -1.983311 0.044443 -0.296670 0.036050 0.111502 -2.398541
wb_dma_rf/wire_pointer2 1.408538 -1.207311 0.819596 -0.442272 -1.696180 -0.125310 0.219805 -1.560600 0.909936 -0.401659 0.362655 -0.171793 0.193099 -0.262417 0.669778 -0.209157 1.426166 -0.981750 -0.862701 0.791057
wb_dma_rf/wire_pointer3 2.940836 -2.729114 0.242267 -2.392173 -0.598902 -1.112317 1.923350 -1.974056 2.166202 2.280399 -2.652716 0.385515 0.616520 0.380169 1.919155 -0.097241 1.542605 0.229542 -0.033649 0.136943
wb_dma_rf/wire_pointer0 -1.428524 -2.998475 2.573317 -2.049820 0.910095 -3.852146 2.722175 -1.955317 1.265645 -0.223292 -3.825734 -1.771197 -0.368422 1.306214 -0.551633 -2.108150 0.343697 1.179420 1.051785 2.410980
wb_dma_rf/wire_pointer1 2.682434 -3.259869 0.536370 -1.737136 -0.486747 1.059539 0.484366 -1.179233 2.394694 -0.619877 -1.521071 -0.897424 0.608539 0.074164 0.173917 0.137038 0.816468 0.236779 0.112743 -0.024171
wb_dma_rf/wire_sw_pointer0 -0.416835 2.391478 0.582048 1.681097 -0.035442 -1.074085 0.078240 -0.500102 0.010279 -0.214733 -1.744127 -0.116369 -0.538612 1.020528 0.067257 -0.075695 1.754338 0.717049 -1.412262 -0.036149
wb_dma_de/always_21/stmt_1 1.517879 -2.374897 2.501605 -2.836158 -0.846835 1.309912 0.736057 -2.325860 3.997145 0.265835 0.900935 -3.039548 1.515845 -0.872838 1.749426 2.743747 1.198220 -0.745578 0.754459 -0.042251
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 1.601810 -2.179730 2.160986 -1.933162 -1.143887 3.296621 -0.564623 -0.912987 -0.036039 -1.632780 -4.527722 -3.236601 3.235772 1.901002 -2.761476 -0.930475 -2.544812 -1.191367 0.004482 0.789424
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 -1.497267 0.614736 -0.101198 1.193460 1.212227 -0.829861 -0.983231 0.903806 0.649047 -0.290437 -0.398068 1.932768 -1.591055 -0.632258 0.706070 -2.148627 0.471569 -1.031867 -1.727133 0.849167
wb_dma_ch_arb/input_advance 3.722371 -1.943713 -2.770489 -2.690152 0.937820 3.456769 -0.803690 2.463003 -1.191224 -1.036158 -4.209961 -1.784513 0.619056 0.150963 -2.163838 0.953723 -2.112484 0.586895 -0.113471 -1.773913
wb_dma_de/always_7/stmt_1 -1.213949 0.595537 -1.918136 -2.201533 2.947024 2.351646 -1.415894 0.709372 -1.913449 0.929118 -3.696200 -3.089041 3.358022 0.244065 -1.350367 -1.245955 -2.068664 -0.287736 0.843567 -2.119896
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 4.754846 -2.142782 -2.078368 -2.137911 -0.647360 2.678026 -0.070801 1.056751 1.091281 -1.449416 -1.467939 -0.467987 -1.528858 -1.960229 -0.340346 0.624481 0.848061 -1.163521 -2.320735 -0.809823
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 2.414365 -1.681553 1.149803 -0.635531 -1.009625 -1.109801 0.677242 -1.497491 3.015524 -0.287954 -2.238123 -0.469163 -0.538158 0.592742 -1.614799 1.254025 1.515234 0.517698 -0.521113 0.305226
wb_dma_de/always_3/if_1/cond -0.014080 1.006048 0.759434 1.620397 -0.841196 -0.795608 -1.075666 -1.120986 -0.474198 -1.513883 0.753030 -1.131160 -0.469607 0.517079 -0.729577 0.183450 -1.620807 -0.338487 0.083905 0.041844
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond 3.563530 0.565467 -1.362917 -1.017059 -1.139652 3.842685 -0.338595 3.319845 -2.344068 0.035106 0.494825 -1.064866 -0.655901 -1.175321 -0.456021 3.807928 -2.477076 -1.679896 -1.016202 -0.657445
wb_dma_ch_sel/assign_101_valid -0.186403 3.866526 -1.858102 -1.653268 -4.262651 0.668862 2.007426 -0.715387 -4.318145 -3.038077 0.558651 -1.539139 -0.196011 2.576394 -4.800871 2.193431 0.901074 0.986962 -0.353908 2.171983
wb_dma_ch_sel/assign_98_valid -0.263310 3.870415 -1.442564 -1.552149 -4.237373 0.467033 2.261791 -0.932277 -3.802190 -2.937627 0.511217 -1.523485 -0.353196 2.692273 -4.742436 2.395161 1.017268 1.105189 -0.299889 2.294381
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.728244 0.255840 -2.602650 -1.602501 -1.382598 2.544785 0.237723 1.413223 -1.868167 -0.638105 0.511384 -1.522240 -0.502613 -1.468407 -1.142281 2.601126 -0.449251 -0.465816 -0.773171 -1.621835
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.436030 1.595866 -0.542151 0.609948 -1.937345 3.107250 -1.375514 2.118490 -2.787267 -1.462405 1.113525 -2.198458 -1.014079 -0.634748 -1.155533 3.822805 -4.086637 -2.050359 -0.956102 -0.626544
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 1.082764 -2.461218 0.437859 -0.486179 0.715742 0.215878 -0.490075 -0.230975 2.875194 -0.882161 -1.870431 1.039525 -1.068918 -0.586620 0.828052 -1.997750 1.245258 -0.798086 -1.652020 0.862312
wb_dma_rf/wire_ch7_csr -1.598286 2.912259 -0.381965 -2.139692 -2.570012 -1.015935 -0.233668 -0.679438 -2.667639 -0.371740 -0.065808 -0.589599 0.734528 2.070973 -0.192531 1.723865 1.031660 -1.026313 -1.279103 2.757969
wb_dma_ch_sel/reg_csr 2.121111 -1.065537 -2.523336 -2.732521 -1.187786 0.450576 -2.402793 2.906612 -4.830651 4.531083 -0.180500 2.318532 2.874053 -1.707742 4.550361 0.680232 1.232953 -3.759374 -2.617518 0.431400
wb_dma_de/reg_next_state -2.193942 2.838360 -1.052485 -2.934704 -1.026585 -0.771561 3.137712 -0.757960 -3.199903 2.458938 -0.091097 0.586136 -0.398736 0.188961 0.628703 -2.047445 -1.237567 -2.449260 -0.717222 1.672845
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 5.328873 -4.916930 -2.679102 -3.099925 -3.365779 -0.881051 -1.548478 2.248575 -5.210009 2.304461 -3.040164 3.071942 2.755521 1.078092 1.243983 0.197931 0.387435 -0.362744 -0.908423 0.741728
wb_dma_de/always_11/stmt_1/expr_1 -0.002247 0.995002 0.761252 1.633179 -0.878163 -0.749587 -1.085366 -1.050576 -0.488229 -1.526267 0.770618 -1.150610 -0.464336 0.499528 -0.764378 0.240567 -1.687720 -0.339368 0.087902 -0.003999
wb_dma_ch_rf/input_ptr_set 2.680630 -3.339943 0.573442 -1.816152 -0.432233 1.088376 0.526977 -1.212127 2.458122 -0.634339 -1.561959 -0.909613 0.615368 0.066441 0.173389 0.124597 0.847212 0.336804 0.162601 -0.050195
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -0.730534 0.037225 1.939679 2.103888 -1.132894 -1.591443 -0.499775 -1.024810 -0.631859 -1.953750 -0.170810 -0.218039 -0.383446 2.415488 -2.142380 -0.319966 -2.981926 0.899783 1.345972 1.246012
wb_dma_ch_sel/assign_12_pri3 2.781486 -3.398841 0.569233 -1.801496 -0.526928 1.112762 0.539237 -1.260285 2.495077 -0.649062 -1.529135 -0.908097 0.609698 0.000068 0.219535 0.137301 0.887331 0.240634 0.086146 -0.009715
wb_dma_de/assign_65_done/expr_1/expr_1 0.589579 0.031036 -3.105332 -0.513948 1.530773 0.967207 -0.786324 0.585315 -1.526895 -0.239134 -3.374684 0.534836 0.175713 -0.707700 -1.127423 -3.917418 0.576826 -1.042602 -2.085068 -0.777021
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 2.670039 -3.241222 0.625315 -1.793294 -0.554978 1.033715 0.562028 -1.271145 2.448355 -0.570978 -1.534500 -0.940818 0.635883 0.056573 0.176323 0.108846 0.915463 0.222855 0.035657 0.047579
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 -1.451278 0.630772 -0.070317 1.171029 1.184748 -0.797005 -0.945607 0.893778 0.631794 -0.298872 -0.424340 1.913015 -1.599844 -0.643961 0.680294 -2.097706 0.443013 -1.042500 -1.699997 0.884561
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.563902 0.548646 -1.381870 -1.137812 -1.166755 3.892206 -0.348348 3.265225 -2.277841 -0.002689 0.377942 -1.125890 -0.630065 -1.144050 -0.435642 3.819016 -2.500660 -1.717895 -0.997944 -0.637242
assert_wb_dma_ch_sel/input_valid 1.435622 -2.339247 -0.228994 -1.400846 1.308220 1.309008 0.305439 0.378982 1.687655 -0.281167 -2.031523 -0.774427 0.431014 0.303469 -0.466625 0.314497 -0.583675 1.340172 1.037091 -0.908327
wb_dma/input_wb0_stb_i 4.502978 -0.580838 -1.150114 1.980332 -2.179700 2.324428 -1.945569 -0.895580 -1.327408 -2.407662 4.522687 -2.805600 -0.261918 -2.798430 -0.744166 1.954883 -2.851783 -1.494330 0.354164 -3.203161
wb_dma_de/assign_77_read_hold/expr_1/expr_1 -1.526423 0.652486 -0.058304 1.182899 1.240332 -0.820514 -0.939145 0.889571 0.632037 -0.269913 -0.428295 1.938615 -1.592195 -0.609681 0.690860 -2.123654 0.443963 -1.041541 -1.718850 0.912287
wb_dma_rf/assign_5_pause_req 0.453901 2.883593 -2.122515 -0.698787 0.112288 -2.097165 4.756220 -2.153887 -0.324673 5.065882 -1.372554 2.398423 -1.808639 -2.025741 0.192187 -3.943460 1.125036 -2.598303 -2.160321 -0.784666
wb_dma_de/always_12/stmt_1 0.806356 -0.217394 -3.145351 -0.549415 1.545528 1.109254 -0.830524 0.545296 -1.375409 -0.358323 -3.229771 0.487782 0.203559 -0.830306 -1.103328 -3.900549 0.625820 -0.980175 -2.039005 -0.893965
wb_dma_wb_if/wire_wb_ack_o -1.652494 3.691888 1.402139 -0.102430 0.720332 -2.776457 0.147698 -1.149464 1.457816 1.307438 -2.119174 -0.972461 0.654647 -0.387227 -1.176080 0.201499 -0.258773 -1.236244 -1.136270 -0.698175
wb_dma_ch_rf/always_5/if_1/block_1 -1.245938 2.288093 0.773915 0.532327 -0.571251 -2.431684 0.302864 -1.464356 0.007249 0.746535 -1.066976 -0.012644 0.447269 1.742122 -0.199922 1.097594 0.491119 -0.116742 -0.096921 1.439178
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 4.692906 -2.136180 -1.946843 -2.057753 -0.673990 2.599417 -0.008691 0.955263 1.153644 -1.407383 -1.315189 -0.478405 -1.475622 -1.981621 -0.278613 0.689256 0.864475 -1.185358 -2.251268 -0.789962
wb_dma_ch_arb/assign_1_gnt 2.833929 0.702009 3.233992 -0.812535 -2.218375 1.395737 2.431466 1.659835 0.311724 -0.528920 -3.789352 -0.381450 -2.625096 3.073775 -0.644978 3.753261 -2.148243 -1.270233 -2.179618 3.857903
wb_dma_rf/input_dma_err 4.773467 -2.207779 -1.955261 -2.082795 -0.703441 2.611594 -0.043110 0.992733 1.242917 -1.442273 -1.411094 -0.355401 -1.555413 -1.996505 -0.259239 0.626275 0.901119 -1.196543 -2.403001 -0.715390
wb_dma/wire_wb0_addr_o -0.036524 1.092356 0.782788 1.629481 -0.872833 -0.747591 -1.038148 -1.086432 -0.564467 -1.537383 0.772764 -1.161562 -0.488567 0.526176 -0.768104 0.271743 -1.699700 -0.343616 0.096219 0.010386
wb_dma_de/assign_73_dma_busy/expr_1 -0.477691 2.746540 -1.781413 0.470865 1.577702 0.302646 4.127750 -1.848805 0.062534 4.297629 -2.477421 2.015374 1.231408 0.577529 -2.732640 -3.375344 -0.704966 0.055824 0.625888 -1.661582
wb_dma/input_dma_nd_i 3.792291 -1.823496 -2.792429 -2.545862 0.843578 3.497336 -0.877672 2.450630 -1.393225 -1.018764 -4.008585 -1.830793 0.689298 0.031820 -2.184769 0.953315 -2.222730 0.438826 -0.167293 -1.890229
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 -1.298877 2.013762 -1.322353 1.037634 0.260780 -0.802114 2.138050 -1.868023 -0.477409 1.336830 3.353250 0.023411 0.199812 -1.406749 0.219782 -0.831347 2.094545 0.764731 1.033881 -1.654423
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 -1.050037 1.803320 -1.283774 0.962396 0.149215 -0.751539 2.121831 -1.826185 -0.387955 1.261410 3.437260 0.035721 0.121499 -1.402876 0.250700 -0.599014 2.082924 0.794706 1.016810 -1.617860
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond -1.491443 0.749214 -0.087042 1.193712 1.112759 -0.844426 -0.913040 0.871913 0.547000 -0.250213 -0.388746 1.898658 -1.581095 -0.592258 0.642480 -2.056043 0.454866 -1.056668 -1.747130 0.871182
wb_dma_de/always_14/stmt_1/expr_1/expr_1 4.514812 -1.894588 -1.982149 -1.852939 -0.735766 2.437843 -0.124809 1.015472 0.905166 -1.349962 -1.136445 -0.300833 -1.553226 -2.006338 -0.274192 0.579498 0.884786 -1.271667 -2.387391 -0.710092
wb_dma_ch_sel/assign_3_pri0 3.750270 -1.834514 -2.724637 -2.564630 0.856091 3.430130 -0.858291 2.465199 -1.271117 -1.013301 -4.056410 -1.749862 0.604330 0.090424 -2.165442 0.953686 -2.190250 0.498077 -0.169791 -1.837361
wb_dma_de/always_23/block_1/stmt_8 0.081913 1.029134 0.787212 1.713517 -0.928638 -0.701119 -1.119747 -1.124796 -0.507098 -1.656635 0.875081 -1.272819 -0.459982 0.455330 -0.845034 0.291193 -1.795386 -0.324439 0.150720 -0.103861
wb_dma_ch_arb/always_2/block_1/stmt_1 2.802440 0.651934 3.188089 -0.824214 -2.150133 1.514921 2.472367 1.792717 0.167966 -0.385081 -3.887925 -0.229596 -2.508789 3.165420 -0.664567 3.689652 -2.289065 -1.221470 -2.098451 3.879159
wb_dma_de/always_23/block_1/stmt_1 -2.186246 2.575881 -1.111052 -3.360480 -0.959007 -0.714219 3.119078 -0.629358 -3.347841 2.539080 -0.133404 0.362529 -0.261976 0.024382 0.809781 -1.997868 -1.267456 -2.450299 -0.615870 1.621402
wb_dma_de/always_23/block_1/stmt_2 0.137966 -0.237117 -1.270922 -2.590930 1.012727 2.118526 -1.135863 -0.886471 -1.394451 0.619424 -3.108785 -3.329146 3.610019 0.041008 -0.778449 -1.276200 -0.632701 -1.325217 -0.042222 -1.296543
wb_dma_de/always_23/block_1/stmt_4 1.418014 0.884095 -0.563325 -2.188781 -0.651066 1.270876 2.114425 -3.332046 -0.628103 2.699077 -1.633392 -2.893230 3.366094 -0.762051 0.437086 -1.199956 1.279018 -1.562322 -0.270039 -1.733042
wb_dma_de/always_23/block_1/stmt_5 4.716148 -4.578025 -0.957512 -2.922252 -0.634930 2.266393 -3.071404 1.097753 -0.444552 -0.466871 -3.518826 -1.690096 2.101390 -0.196672 0.610199 0.738477 -1.256381 -1.714825 -1.202551 -0.735333
wb_dma_de/always_23/block_1/stmt_6 3.298011 -1.633966 -1.997454 0.556938 -0.268869 2.884424 -2.360801 1.001215 -1.899269 -1.010908 1.085741 -1.223597 0.958563 -2.107797 -0.539770 -0.150507 -2.376227 -1.386746 -0.131733 -2.588126
wb_dma_rf/inst_u25 4.833666 -2.354285 -1.973288 -1.911644 -0.633608 2.652997 -0.152431 0.978413 1.197602 -1.448405 -1.119324 -0.484179 -1.433555 -2.063167 -0.240510 0.633336 0.784090 -1.158025 -2.179623 -0.922808
wb_dma_wb_mast/input_mast_go -1.451096 0.732113 -0.050799 1.128179 1.094645 -0.859050 -0.875557 0.855210 0.516275 -0.238039 -0.387099 1.877878 -1.534780 -0.596001 0.658361 -1.986572 0.431138 -1.020246 -1.690071 0.878099
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 -0.871740 1.376276 -2.309233 1.844084 1.261879 0.285791 -0.477483 -0.448076 -2.633146 0.815296 1.116462 -0.079856 1.404891 -1.254298 -0.748925 -2.873531 -0.481221 -0.211714 0.537663 -2.435070
wb_dma_ch_sel/assign_125_de_start/expr_1 -2.326847 2.408817 0.748526 0.253300 0.792838 3.085851 1.713196 -1.962994 -0.443100 -4.032317 0.673399 -4.361154 -1.055260 -1.651181 -0.250881 -4.261415 1.213240 -1.380465 -1.870964 -0.329795
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -1.488611 3.391083 0.188331 0.242599 -0.259254 -1.258629 3.979208 -1.646066 -0.457884 3.154348 -0.400599 1.117360 -1.391842 -0.911940 -1.110535 -2.945102 -0.426899 -2.321312 -1.248533 0.141396
wb_dma_ch_sel/assign_151_req_p0 3.354515 0.250283 -2.264281 -0.280870 -1.349697 1.370029 0.471822 -2.026086 -1.482548 -1.455286 0.429033 -2.885706 0.497450 -0.805036 -2.034416 0.210701 -0.390988 0.046432 0.181714 -2.350354
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 2.363587 -1.374470 -0.015496 -2.826140 -0.013189 2.598396 -1.281181 0.444868 1.785490 -0.657365 -1.406771 -2.253971 0.254279 -1.748372 0.764037 1.258870 0.031546 -2.509468 -1.979069 -0.257785
wb_dma_wb_mast/reg_mast_dout -1.859629 4.336487 1.526446 -0.320735 -1.267976 -5.044261 -0.057531 -1.658553 -2.346412 2.839554 -1.565913 -2.357246 0.543537 1.016590 1.555149 1.464731 2.233817 -1.672590 -2.129260 0.554716
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 1.326893 3.431509 -1.443718 -0.260662 -3.777455 -2.493398 2.298518 0.844932 -2.560280 2.027093 1.450017 2.454271 -1.367083 -0.142369 -1.868953 3.597876 4.118423 -0.129910 -2.502436 1.052651
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.408613 0.586030 -0.082057 1.147709 1.193121 -0.789668 -0.974660 0.901927 0.649714 -0.309137 -0.428791 1.913295 -1.641445 -0.632762 0.690969 -2.103023 0.442877 -1.038619 -1.759446 0.882588
wb_dma_ch_sel/assign_100_valid -0.293932 3.656020 -1.643180 -1.630803 -4.066554 0.687035 2.042684 -0.861813 -3.912128 -3.103271 0.510433 -1.655908 -0.178561 2.605641 -4.761096 2.221197 1.079127 1.271210 -0.167575 2.141245
wb_dma_ch_sel/assign_131_req_p0 2.395398 0.613471 0.405772 1.543476 -1.776698 -0.159928 0.593724 -0.395411 -1.231605 -0.866192 -1.473349 -0.977408 -0.540394 1.763686 -4.137210 1.707062 -2.668619 0.308382 0.493737 0.119815
wb_dma_ch_sel/assign_135_req_p0/expr_1 3.577157 0.134876 -2.222297 -0.432940 -1.586157 1.459396 0.576567 -2.117617 -1.352989 -1.493008 0.415771 -2.953990 0.443918 -0.848950 -2.008439 0.342477 -0.185679 -0.042172 0.043058 -2.295715
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.753678 0.170918 -2.516721 -1.510182 -1.308528 2.538152 0.206248 1.338929 -1.738683 -0.662847 0.569624 -1.487993 -0.458774 -1.514603 -1.072695 2.495421 -0.484951 -0.468433 -0.743370 -1.695545
wb_dma_ch_rf/input_dma_done_all 0.132809 -0.152442 -1.218411 -2.603671 0.911603 1.992270 -1.005358 -0.844002 -1.383941 0.642851 -3.209561 -3.149269 3.427381 0.140746 -0.814124 -1.235883 -0.566802 -1.292819 -0.109540 -1.148285
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 2.573180 -3.171485 0.537709 -4.235708 -0.062005 0.031261 -2.832380 -0.053181 -0.150825 3.119519 -4.527449 -1.966991 3.604539 0.388608 3.357450 1.284125 -1.338296 -2.898015 -1.008687 -0.031116
wb_dma_pri_enc_sub/wire_pri_out 1.152599 -2.415174 0.477654 -0.592401 0.584043 0.190361 -0.386378 -0.337175 2.802751 -0.851681 -1.851875 0.970913 -0.957852 -0.486998 0.784013 -1.853992 1.249317 -0.758632 -1.578573 0.871419
wb_dma_ch_rf/input_wb_rf_din -1.648129 2.340261 1.105401 1.075583 -6.504761 -3.362946 -2.906779 -4.593759 -5.940670 -0.107840 5.564703 -2.570519 3.010504 -0.244122 -1.024452 0.478772 -1.165239 -4.898328 0.038364 2.658097
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond -1.183931 0.340335 -1.206733 -1.636064 2.087260 1.412565 -2.036113 0.100259 -0.698464 0.283242 -3.668184 -1.510995 1.949918 -0.408079 -0.160633 -2.922116 -0.323009 -2.225442 -1.680856 -0.330585
wb_dma_ch_sel/assign_157_req_p0/expr_1 3.265368 0.225516 -2.287619 -0.228248 -1.307511 1.354424 0.527591 -2.127608 -1.390185 -1.351381 0.500641 -2.845312 0.546496 -0.879731 -1.981413 0.044352 -0.252715 0.040643 0.211670 -2.416661
wb_dma_ch_sel/assign_139_req_p0 3.594844 0.034009 -2.280229 -0.282705 -1.397782 1.518633 0.492041 -2.129826 -1.335701 -1.515262 0.389388 -2.994592 0.521884 -0.913036 -2.027265 0.146006 -0.356760 -0.018173 0.137831 -2.480127
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.461109 0.689228 -0.062755 1.142235 1.145194 -0.824295 -0.897509 0.868425 0.576547 -0.274017 -0.395113 1.898808 -1.545685 -0.621043 0.646408 -2.013428 0.455224 -1.023783 -1.722998 0.859535
wb_dma_ch_sel/always_38/case_1 -2.428118 2.648708 0.867941 0.513281 0.589637 2.551107 1.552253 -2.032271 -0.615199 -3.804482 0.713806 -4.204153 -1.125049 -1.602116 -0.323257 -4.218565 1.108903 -1.553269 -1.957866 -0.231992
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 -3.106479 4.001110 0.342891 -4.124091 -1.547542 -0.695078 3.754176 0.692084 -1.302867 0.351763 0.142244 -0.053668 -2.941093 0.339559 -1.546500 0.544889 -1.013430 -2.232376 -1.958983 3.346106
wb_dma/constraint_wb0_cyc_o -1.422135 0.736597 -0.108280 1.164493 1.115453 -0.773927 -0.903374 0.903574 0.501126 -0.306240 -0.406919 1.926838 -1.590979 -0.609401 0.652263 -2.011237 0.442979 -1.041504 -1.748903 0.918198
wb_dma/input_wb0_addr_i -1.538810 5.531194 2.902647 3.830870 -3.443423 -3.670237 -0.481774 -0.830993 -3.273476 1.294519 0.382094 1.382280 0.560988 -1.157229 -1.038944 -2.097028 0.700398 -4.441435 -4.451326 1.225309
wb_dma_de/input_mast1_drdy 0.788466 0.616048 -0.810695 -0.545497 -0.484513 -0.140782 -0.594587 1.030754 -0.327076 -0.757317 -2.765431 1.371038 -1.652545 -0.289632 -0.169004 -1.576368 1.342394 -1.940598 -3.656044 1.629638
wb_dma_ch_rf/always_19/if_1/block_1/if_1 -2.528499 1.939638 -1.226948 1.193198 1.216459 -1.121328 0.694119 -1.103117 -1.585805 1.192728 0.554516 0.506242 0.938414 -0.026495 -0.363815 -2.601372 0.873491 0.488408 0.596301 -0.786645
wb_dma_wb_if/input_wb_ack_i -3.395250 7.037607 1.027794 -2.168671 -1.025441 -6.543825 -1.023914 -3.094986 -0.404050 1.981255 -2.957920 -3.230294 0.688613 0.051160 -0.231657 0.902499 1.222196 -3.233428 -2.939219 0.261910
wb_dma_ch_sel/wire_pri_out 1.060303 -2.253418 0.481927 -0.482688 0.533139 0.114395 -0.362384 -0.315490 2.753302 -0.858916 -1.820382 1.065376 -1.053944 -0.534308 0.803998 -1.913216 1.304495 -0.892147 -1.729828 0.979328
wb_dma_de/input_nd 3.618802 -1.742770 -2.747527 -2.621441 0.861118 3.378774 -0.745500 2.430110 -1.380702 -0.974957 -4.128158 -1.753342 0.593269 0.156954 -2.200488 0.931196 -2.134810 0.522448 -0.167756 -1.787961
wb_dma_rf/input_ch_sel -0.202315 2.580176 0.439241 -1.526601 -0.068400 -1.422357 5.280464 -4.623491 1.985792 7.419152 -0.449529 1.051268 2.504538 -0.477473 1.275884 -1.225480 1.323401 -1.750606 0.587664 -1.028718
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -0.357489 4.621945 -2.350911 -0.411945 -1.461661 -3.597929 2.165910 0.787181 -1.439731 2.868685 0.829112 2.399627 -1.703645 -1.159296 -1.870154 2.888332 4.610593 0.491979 -2.315747 -0.425532
wb_dma_de/always_23/block_1/case_1 -2.073687 2.610816 -1.045449 -3.086087 -0.913913 -0.526602 3.078428 -0.760543 -2.959195 2.362461 -0.091650 0.496282 -0.401082 0.052876 0.656500 -2.104663 -1.312809 -2.498071 -0.702440 1.586520
wb_dma/wire_pause_req 0.120338 2.885814 -1.939466 -0.832698 0.258187 -2.265444 4.715105 -2.206340 -0.207335 5.044112 -1.578028 2.285990 -1.761947 -1.870280 0.234577 -3.957258 1.123744 -2.526473 -2.111753 -0.633863
wb_dma_wb_if/input_mast_go -1.450138 0.573699 -0.070983 1.179485 1.236499 -0.778259 -0.939418 0.877461 0.680681 -0.304226 -0.450848 1.906842 -1.577378 -0.644845 0.694219 -2.155314 0.414663 -1.032344 -1.736301 0.827798
wb_dma_ch_rf/input_de_csr 0.592516 -2.038180 2.165384 -3.256401 0.104587 -0.967437 0.682675 -2.415092 2.805186 2.879519 -2.944541 -1.463818 2.322813 0.704179 2.857283 0.511564 0.687744 -1.058162 0.250130 0.687958
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.270867 -2.548373 0.475646 -0.652575 0.571212 0.278231 -0.371795 -0.383922 2.940899 -0.878402 -1.914577 0.947721 -0.920478 -0.536353 0.809402 -1.885106 1.288203 -0.777490 -1.624053 0.845583
wb_dma_de/input_mast0_din 1.676994 -3.444694 2.709802 -3.434167 -0.705636 -1.416420 -0.443270 -2.612231 3.368731 3.825642 -0.142349 -1.513150 2.829312 -0.583661 5.392535 2.461950 1.222721 -1.953004 0.393987 0.171934
wb_dma_pri_enc_sub/always_3 1.268132 -2.670582 0.473776 -0.607102 0.658868 0.293621 -0.427496 -0.291240 3.022648 -0.919130 -1.933940 0.993318 -1.015633 -0.589522 0.862735 -1.941727 1.292614 -0.746990 -1.610725 0.841553
wb_dma_pri_enc_sub/always_1 1.137128 -2.571938 0.481456 -0.555872 0.700540 0.189153 -0.427061 -0.291205 2.992813 -0.904310 -1.862311 1.027543 -1.032336 -0.586530 0.864771 -1.985648 1.263826 -0.793166 -1.637348 0.879824
wb_dma_ch_sel/reg_adr0 2.660238 1.741194 1.552115 0.583350 -5.203595 -2.737694 4.300616 -1.650701 -0.717537 1.382403 1.837074 0.012106 -1.625672 0.334434 -2.459316 4.217194 4.010923 0.002829 -1.014072 1.667826
wb_dma_ch_sel/reg_adr1 -0.715634 0.009942 1.958203 2.073510 -1.114348 -1.557960 -0.396532 -1.013389 -0.633306 -1.950016 -0.308552 -0.187211 -0.397762 2.492660 -2.180927 -0.369667 -2.921263 0.895837 1.359968 1.323329
wb_dma_ch_sel/assign_1_pri0 3.812341 -1.990371 -2.781178 -2.705579 0.993529 3.524018 -0.829529 2.509942 -1.165779 -1.059885 -4.199206 -1.798391 0.610723 0.092534 -2.205761 0.958179 -2.163360 0.619501 -0.124883 -1.863890
wb_dma_ch_pri_enc/wire_pri26_out 1.110309 -2.543841 0.461719 -0.541903 0.733627 0.184358 -0.454946 -0.291923 2.946306 -0.888657 -1.900851 1.094707 -1.034900 -0.611436 0.843289 -2.060338 1.319421 -0.803909 -1.678046 0.850841
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.758565 0.194395 -2.494106 -1.503513 -1.421484 2.557247 0.273811 1.327548 -1.740743 -0.627455 0.699486 -1.487254 -0.508611 -1.553792 -1.099726 2.599805 -0.422656 -0.492103 -0.750678 -1.696252
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 1.047520 -0.313132 -3.284594 -0.678403 1.537357 1.328885 -0.810834 0.600607 -1.506838 -0.425091 -3.379154 0.369045 0.242768 -0.782948 -1.243605 -3.803022 0.535309 -0.939819 -2.002311 -0.960808
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 6.250487 -2.945778 -1.727332 1.547874 -5.623652 1.698184 -4.341828 -0.880843 -5.782672 0.455090 6.674359 -0.441662 2.904778 -3.049347 2.307406 1.658819 -1.748921 -5.330309 -1.246692 -1.241561
wb_dma/wire_ptr_set 2.744120 -3.342626 0.555865 -1.832225 -0.479196 1.090053 0.488381 -1.247138 2.488340 -0.613930 -1.577597 -0.952708 0.632945 0.005582 0.198725 0.097226 0.898617 0.250567 0.084932 -0.051645
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 1.195470 -2.615964 0.489249 -0.623053 0.707050 0.234295 -0.416223 -0.322198 2.976072 -0.886299 -1.949250 0.987445 -0.958628 -0.583722 0.847853 -1.926649 1.298371 -0.744241 -1.585414 0.821807
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond -1.188979 0.353215 -1.262741 -1.437234 2.092158 1.269647 -2.049924 0.018671 -0.723015 0.240327 -3.470681 -1.286753 1.846735 -0.618856 -0.086582 -3.257399 -0.193492 -2.376300 -1.862043 -0.318616
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.563152 0.373882 -2.504314 -1.499081 -1.358019 2.399097 0.277956 1.366130 -1.838410 -0.597413 0.555649 -1.429387 -0.548925 -1.408418 -1.138180 2.579453 -0.379878 -0.422154 -0.740667 -1.596685
wb_dma_ch_arb/inst_check_wb_dma_ch_arb 2.393456 0.277445 -2.512611 -1.349376 -0.354201 2.221728 -1.080343 2.009059 -2.832788 -0.765825 -2.147798 -1.062010 0.264732 -0.220702 -1.692857 0.648356 -1.535030 -0.771360 -1.135918 -0.921780
wb_dma_de/reg_ptr_set -0.976594 0.515930 1.462427 -0.741962 0.224653 4.337612 3.632201 -3.640644 2.143473 -1.583290 1.333385 -3.361902 2.501531 -0.255591 0.524310 -2.036336 3.774735 1.069524 0.701777 -0.738949
wb_dma/wire_dma_nd 3.815378 -1.897951 -2.746695 -2.552267 0.808713 3.477679 -0.872349 2.440107 -1.357624 -0.995967 -3.971866 -1.765910 0.634353 0.035013 -2.167558 0.926184 -2.205641 0.420859 -0.195877 -1.849870
wb_dma_rf/assign_3_csr -2.444225 0.561563 0.618335 -0.397788 0.663291 -1.545291 1.043761 -0.486614 -0.468200 -0.112827 0.856824 -1.143953 -1.510925 -1.461388 0.842302 -2.064898 0.468745 -0.853232 -0.368656 0.195886
wb_dma_rf/assign_4_dma_abort 4.691553 -2.042706 -2.017602 -1.927044 -0.711702 2.550928 -0.072219 0.995646 0.973146 -1.377261 -1.087568 -0.417864 -1.487974 -2.032411 -0.295687 0.667473 0.782883 -1.203466 -2.233423 -0.858242
wb_dma_ch_sel/assign_123_valid 3.595621 -0.922799 -3.083980 -2.033486 -0.587894 2.317111 1.505731 -1.011984 -0.932854 0.021308 -0.446740 -1.910222 1.018997 -1.326819 -1.247317 -0.006845 1.335158 0.278202 -0.021743 -2.401013
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond 2.318236 0.572122 -1.433857 -0.722778 -0.175192 3.595028 -1.803111 4.005981 -3.474225 -0.136526 -2.156526 -0.636381 0.137889 0.007463 -1.048334 1.764820 -3.706742 -2.072298 -1.413359 -0.059650
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 -2.553253 1.951852 -1.284711 1.212013 1.218345 -1.138698 0.697182 -1.128987 -1.604236 1.204090 0.590985 0.508880 0.959980 -0.016236 -0.333128 -2.660100 0.857841 0.506556 0.621789 -0.805851
wb_dma_rf/wire_ch4_csr -1.698223 2.960667 -0.196816 -2.088631 -2.683561 -1.144809 0.071283 -0.358186 -2.888482 -0.208945 -0.380224 -0.341780 0.603465 2.441293 -0.232369 1.843087 0.988069 -0.891904 -1.300941 3.075818
wb_dma_ch_rf/always_1/stmt_1/expr_1 -1.122435 1.895384 -1.341047 0.966606 0.169911 -0.782205 2.102896 -1.802855 -0.506090 1.280149 3.370521 0.051894 0.194502 -1.331060 0.204866 -0.642365 2.025857 0.791975 1.043174 -1.567435
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 1.334474 3.486690 -1.477203 -0.263432 -3.819955 -2.474250 2.313115 0.807503 -2.543546 2.023565 1.713256 2.480249 -1.413204 -0.195156 -1.789329 3.773633 4.053190 -0.106595 -2.408142 1.017240
wb_dma_ch_pri_enc/wire_pri0_out 1.181479 -2.614525 0.454576 -0.584971 0.762077 0.259790 -0.391422 -0.310705 2.991951 -0.877592 -1.969243 1.012054 -0.990430 -0.578415 0.797040 -1.953749 1.267249 -0.727813 -1.578286 0.791231
wb_dma_ch_rf/assign_10_ch_enable -2.984208 3.735386 0.543295 -4.160069 -1.711354 -0.701170 3.986692 0.488928 -1.050387 0.329743 0.381301 0.012144 -2.989678 0.250782 -1.438082 0.537671 -0.824974 -2.219667 -1.885068 3.454079
wb_dma_wb_slv/reg_slv_we -0.433057 5.863735 0.442767 1.883468 -4.043506 -1.355181 -1.152327 -1.983256 -1.258328 1.538634 -2.346869 2.795646 1.727034 4.479629 -1.143948 2.049276 1.618764 -0.846115 -1.878655 2.679454
wb_dma_de/input_txsz -2.045828 0.068022 0.858649 0.154135 1.036843 1.570436 -0.633898 -1.320690 -0.750698 -0.919906 -4.382012 -1.042027 2.568912 1.344265 -2.537680 -5.407400 -1.192812 -1.604440 -0.971802 0.931688
wb_dma_wb_if/wire_mast_dout -1.889356 4.133026 1.427921 -0.556512 -1.296714 -4.815562 -0.066593 -1.746871 -2.239558 2.933120 -1.473514 -2.295209 0.709710 0.923951 1.739262 1.351281 2.180179 -1.797631 -2.067459 0.566224
wb_dma_ch_rf/wire_ch_enable -2.969727 3.850344 0.451504 -3.820855 -1.577635 -0.379836 3.837078 0.673270 -1.035283 0.003270 0.283370 0.005711 -3.022307 0.425785 -1.636252 0.543496 -0.870519 -1.990759 -1.897626 3.339617
wb_dma_rf/wire_csr_we 4.031634 0.665043 -3.726093 0.881702 -0.784400 -1.544420 1.854799 -2.845779 -0.698658 3.438855 -1.794564 1.949059 0.204161 -1.560050 0.758572 -2.726987 2.958276 -0.725070 -1.498390 -2.396393
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 -1.406878 0.676977 -0.123895 1.090994 1.114384 -0.752704 -0.924053 0.859923 0.525217 -0.296589 -0.368052 1.828681 -1.531985 -0.591521 0.655865 -2.006613 0.401698 -1.033293 -1.682913 0.873836
wb_dma_ch_sel_checker/input_dma_busy 1.373461 -1.161804 0.776929 -0.429237 -1.721661 -0.123956 0.232187 -1.596637 0.876399 -0.356413 0.391542 -0.194464 0.201776 -0.264341 0.643795 -0.181948 1.447089 -0.996656 -0.859384 0.824431
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.437021 0.585587 -0.043237 1.144094 1.169327 -0.794441 -0.892811 0.828926 0.608049 -0.233622 -0.378810 1.845849 -1.486230 -0.623032 0.661026 -2.054416 0.441634 -0.977006 -1.639370 0.802384
wb_dma_ch_rf/assign_9_ch_txsz -3.380603 0.926386 1.488165 2.140488 0.481690 0.842102 -1.628397 -2.687165 -0.090752 -1.449212 -4.283116 -0.971397 3.300119 3.045732 -3.415280 -6.257772 -0.611643 -0.913611 -0.790694 0.759965
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.348438 -1.631946 1.159219 -0.594575 -0.928196 -1.156425 0.685884 -1.418962 2.989439 -0.297150 -2.265416 -0.507828 -0.585029 0.604650 -1.608326 1.319415 1.448048 0.543466 -0.507877 0.336563
wb_dma_de/assign_65_done -1.308622 0.549010 -1.212718 -1.613778 2.028738 1.303108 -2.039460 0.020027 -0.806287 0.291902 -3.634900 -1.456046 1.873980 -0.487377 -0.115603 -3.079494 -0.210306 -2.414501 -1.879696 -0.213654
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 2.063056 1.250637 0.939861 -0.901886 -1.001228 3.281939 1.428232 -1.675591 0.890034 -2.136754 -1.844315 -2.676382 -0.240454 -0.096010 1.005419 -0.792267 0.923998 -1.382129 -2.532400 0.273353
wb_dma_de/always_2/if_1/if_1 -0.677760 4.320255 -1.297329 -0.214648 -1.360005 1.011441 2.072108 2.645443 -1.552607 -0.890842 -0.444247 3.112219 -2.174984 2.447710 -1.409110 2.420629 2.770135 1.323971 -2.995904 2.474675
wb_dma_wb_mast/assign_2_mast_pt_out -1.793500 3.961078 1.272645 -0.051318 0.647282 -2.813015 0.264828 -1.139846 1.179636 1.281458 -2.000071 -1.030551 0.619442 -0.312188 -1.277384 0.289124 -0.175157 -1.165347 -1.135084 -0.659087
wb_dma_ch_sel/assign_156_req_p0/expr_1 3.254783 0.272336 -2.264438 -0.200281 -1.309538 1.289912 0.530898 -2.148043 -1.437356 -1.403285 0.434734 -2.818508 0.528872 -0.802332 -1.970261 0.104563 -0.202115 0.092581 0.200961 -2.364821
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.125444 -2.415120 0.438762 -0.552024 0.638738 0.229943 -0.401764 -0.251886 2.774945 -0.835680 -1.885975 0.983182 -0.980557 -0.540373 0.771563 -1.911259 1.240033 -0.747190 -1.590617 0.837848
wb_dma_ch_rf/always_9/stmt_1/expr_1 4.756441 -2.193218 -1.978338 -1.917990 -0.703073 2.593014 -0.130531 1.005603 1.129029 -1.426185 -1.163454 -0.403018 -1.530971 -2.076557 -0.237932 0.600527 0.866874 -1.264579 -2.343636 -0.800890
wb_dma_ch_sel/assign_112_valid 3.554370 -0.865378 -3.112753 -1.918266 -0.619875 2.248058 1.501902 -0.935936 -0.943756 0.034498 -0.247353 -1.760918 0.909013 -1.439450 -1.258925 0.060607 1.318307 0.325684 -0.008371 -2.446845
wb_dma_de/always_23/block_1/case_1/block_8 1.535541 -1.525120 3.095581 -1.585724 -1.608726 2.569753 1.325483 -3.455561 3.542331 -0.530440 0.890310 -3.633644 2.190073 -0.893766 0.527317 0.979858 1.297738 -1.292938 0.251095 -0.255797
wb_dma_de/always_23/block_1/case_1/block_9 1.742419 -1.828884 3.325292 -1.737747 -1.587006 2.727576 1.361185 -3.650150 3.945686 -0.592458 0.748218 -3.792991 2.317656 -0.946672 0.627604 0.914403 1.401523 -1.344239 0.203766 -0.222212
wb_dma_ch_rf/assign_28_this_ptr_set 2.997808 -2.843295 0.268826 -2.471950 -0.540843 -1.143402 1.955607 -1.991310 2.255143 2.344811 -2.697680 0.401443 0.603666 0.379108 1.937471 -0.085687 1.609635 0.218144 -0.029956 0.086416
wb_dma_ch_rf/always_22 0.477042 -0.371565 -2.507502 -1.314669 0.004301 0.231555 -2.067429 1.173882 -0.674361 0.619892 1.550268 2.124997 0.067492 -0.702347 1.192386 0.873113 -0.566150 -1.045385 -0.948574 -0.252226
wb_dma_de/always_23/block_1/case_1/block_1 -2.779080 1.074554 -0.685198 -4.094275 -0.885515 -0.833470 1.058774 0.292860 -3.929514 -0.252872 0.138477 -1.668662 -0.539253 0.004141 1.916180 -1.069072 -0.025246 -1.796660 -0.870074 2.340325
wb_dma_de/always_23/block_1/case_1/block_2 -1.690138 3.619839 0.316936 0.305757 -0.315855 -1.452071 3.867091 -1.630942 -0.512480 3.241850 -0.453277 1.119361 -1.328804 -0.699427 -1.119211 -2.794292 -0.516679 -2.342421 -1.294623 0.251231
wb_dma_de/always_23/block_1/case_1/block_3 -0.448802 -0.089086 -0.748170 -0.610940 0.172931 1.833097 -2.020233 4.378431 -5.188399 -0.364379 -2.907045 1.474953 1.016689 1.634754 0.249676 -0.853141 -1.460540 -1.378498 -2.117657 2.144681
wb_dma_de/always_23/block_1/case_1/block_4 -0.613789 -0.948499 -1.066575 -1.815931 0.785017 2.324261 -1.252527 4.943027 -4.873589 1.053538 -3.550255 2.114495 1.640159 1.052285 0.924158 -1.373432 -0.128388 -1.469502 -2.193564 2.160151
wb_dma_ch_rf/always_27 0.553262 2.397938 -0.435603 -0.032975 -0.080286 2.710520 1.906003 -2.585811 -0.429547 -1.257095 -0.943507 -2.419239 0.654446 -0.305957 0.660406 -2.631089 1.498949 -0.833709 -1.703101 -0.767079
wb_dma_de/always_23/block_1/case_1/block_7 -0.533380 0.606084 1.827442 -5.085528 -2.040135 -1.079464 1.991143 -5.913743 3.491780 0.955045 -0.016629 -4.762487 1.859336 0.179034 1.514182 1.850349 1.275481 -1.470635 1.019997 0.989892
wb_dma/assign_4_dma_rest 0.358810 0.324111 -0.249619 -0.748358 -0.113474 -2.062142 1.349745 -0.742890 -0.120024 2.811387 -1.142503 1.234715 0.059994 0.348788 1.713636 -0.142371 0.753785 -0.044686 -0.165125 0.203090
wb_dma_ch_rf/always_23/if_1 -0.748646 -0.049480 1.954534 2.154996 -1.107651 -1.505015 -0.529653 -0.923771 -0.601502 -2.061966 -0.280970 -0.199682 -0.411353 2.490316 -2.184446 -0.330202 -3.022494 0.945366 1.407681 1.300831
wb_dma_ch_sel/reg_ndr_r 3.794775 -1.811509 -2.829172 -2.656167 0.825056 3.509704 -0.861877 2.492447 -1.426429 -0.987715 -4.127021 -1.836005 0.691379 0.083915 -2.217571 0.922153 -2.224125 0.462077 -0.217100 -1.820518
wb_dma_de/assign_66_dma_done/expr_1 0.371525 1.519972 -1.188792 -1.613005 0.886472 3.599148 2.939381 -1.532416 0.070106 0.119279 -1.907491 -1.412879 1.095588 -0.764585 1.411107 -3.131237 3.243165 -0.511924 -1.962414 -0.717873
wb_dma_ch_sel/reg_req_r 1.795303 -1.168240 2.789395 -2.352615 -1.596320 0.469198 2.634142 -4.138824 3.297899 2.322176 -0.453943 -2.346706 2.262891 -0.477279 2.276793 0.671593 1.934425 -1.390627 0.058765 -0.027334
wb_dma_ch_rf/reg_pointer_r -3.565380 2.792122 1.811722 -0.337744 0.220679 -6.023155 1.898472 -2.623155 -0.937597 1.189393 -2.773219 -1.799374 -0.227695 1.568950 0.079304 -0.377025 1.308655 -0.419029 -0.432829 2.861179
wb_dma_ch_sel/assign_105_valid 3.568524 -0.784253 -3.138143 -1.908056 -0.656484 2.229834 1.553790 -0.949265 -1.035136 0.078884 -0.296799 -1.762518 0.935451 -1.429639 -1.300014 0.049514 1.310242 0.272149 -0.025052 -2.413670
wb_dma_ch_pri_enc/wire_pri5_out 1.232129 -2.596389 0.452705 -0.630267 0.647186 0.262688 -0.373945 -0.340515 2.956031 -0.875247 -1.913228 0.957680 -0.950813 -0.547760 0.777141 -1.882993 1.242504 -0.695146 -1.575162 0.788202
wb_dma_ch_sel/always_39/case_1 3.741218 -1.771233 -2.786951 -2.584350 0.803872 3.390374 -0.834754 2.464000 -1.378018 -0.999930 -4.010284 -1.778836 0.571391 0.087092 -2.173207 0.964136 -2.127460 0.450123 -0.208840 -1.761360
wb_dma_ch_sel/always_6 1.620095 -1.588719 3.249638 -1.634249 -1.665235 2.639075 1.401824 -3.674661 3.730538 -0.564979 0.812921 -3.701426 2.265501 -0.934520 0.577155 0.865232 1.394900 -1.402251 0.158633 -0.214259
wb_dma_ch_sel/always_7 0.248187 -2.466910 2.570245 -2.700148 0.207774 1.061749 -0.693867 -1.734636 3.013549 0.139160 -1.904441 -2.722304 2.345528 0.412540 1.172480 0.772286 0.013582 -1.033723 0.390628 0.657212
wb_dma_ch_sel/always_4 -0.247164 2.262138 -0.037792 0.741972 0.299816 4.522625 0.597311 -1.889530 -0.181650 -3.806748 -0.180134 -3.583311 0.649303 -0.580631 -1.013084 -2.789510 0.924145 -0.790714 -1.688814 -0.864076
wb_dma_ch_sel/always_5 -2.628270 1.594141 0.288877 -0.946457 1.651764 3.454448 2.401550 -1.212158 0.035438 -2.435490 -0.114893 -3.448482 -0.384106 -2.230742 0.427971 -4.736025 2.638157 -1.292583 -1.924320 -0.429676
wb_dma_ch_sel/assign_126_ch_sel/expr_1 0.801338 4.369142 -0.364736 1.757278 -1.898220 1.067113 4.279433 -0.014466 -2.468508 2.918807 -1.261955 3.509604 -0.049752 1.189141 -2.369374 -1.449404 0.248805 -1.231532 -2.233434 1.098270
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 3.441540 1.698602 -0.611309 0.516717 -1.980482 2.952843 -1.279526 1.996895 -2.799228 -1.388293 0.975852 -2.203908 -1.012196 -0.641542 -1.246979 3.735930 -3.949396 -2.077732 -1.043515 -0.612575
wb_dma_ch_sel/always_1 1.844530 -1.118406 2.848140 -2.355477 -1.737761 0.463434 2.670802 -4.229916 3.386502 2.360571 -0.226007 -2.413042 2.279247 -0.587060 2.302421 0.850759 2.039378 -1.461655 0.045854 -0.046593
wb_dma_ch_arb/always_2/block_1/case_1/cond 2.713430 -3.275873 0.575181 -1.808009 -0.517376 1.078147 0.519399 -1.277804 2.413544 -0.635096 -1.481307 -0.918988 0.595587 0.048540 0.193717 0.099767 0.872571 0.227668 0.101163 -0.041145
wb_dma_ch_sel/always_8 2.859390 -2.588340 0.216526 -2.346894 -0.638957 -1.219378 1.925985 -1.970753 1.998267 2.376811 -2.509282 0.453113 0.589075 0.347716 1.960948 -0.126299 1.591180 0.116985 -0.096606 0.145849
wb_dma_ch_sel/always_9 2.646509 -3.274334 0.600391 -1.781878 -0.504661 1.054240 0.538296 -1.239638 2.395748 -0.595494 -1.540942 -0.910130 0.589208 0.039431 0.180602 0.090395 0.868873 0.255283 0.107795 -0.000537
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 1.232641 -2.579262 0.511960 -0.586893 0.677211 0.222053 -0.389891 -0.357631 2.944083 -0.848820 -1.907900 0.954078 -0.940997 -0.539176 0.789819 -1.883000 1.276362 -0.731250 -1.547936 0.799747
wb_dma_de/assign_67_dma_done_all 0.000240 -0.154026 -1.120168 -2.577129 0.993147 1.987981 -1.080627 -0.893828 -1.306060 0.651507 -3.196493 -3.206618 3.485007 0.122930 -0.751407 -1.189171 -0.633537 -1.316903 -0.074179 -1.126907
wb_dma_ch_rf/wire_ch_txsz -3.108656 0.661169 1.517732 1.921551 0.378179 1.014855 -1.605270 -2.799621 0.024609 -1.620886 -4.308393 -1.241361 3.380321 3.178098 -3.408044 -6.024317 -0.541140 -0.711844 -0.687427 0.723944
wb_dma_ch_sel/assign_99_valid -0.303375 3.906752 -1.723106 -1.770001 -4.180414 0.606586 2.140231 -0.677282 -4.004875 -3.059404 0.626107 -1.513454 -0.364977 2.789473 -4.768306 2.615524 0.899595 1.279648 -0.221972 2.279487
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -0.831709 -0.019615 2.031829 2.198217 -1.117598 -1.680052 -0.434193 -0.970818 -0.603254 -1.997999 -0.234249 -0.124960 -0.430115 2.584666 -2.207753 -0.324458 -3.035503 1.044232 1.473850 1.385695
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 -1.367133 4.484094 -0.181704 -2.494001 -3.161228 0.627837 0.418391 0.707543 -3.109559 2.202849 -0.238742 2.105708 1.369452 2.368304 -1.470318 2.537388 -0.684099 -2.297834 -1.207843 3.334591
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 1.911709 0.782314 -1.661332 3.836920 -1.489178 0.307028 -1.979831 -2.698904 -1.333799 -1.943820 5.128234 -0.714561 -0.612806 -3.650609 0.204946 -2.735311 -0.194862 -2.878160 -1.432615 -2.359102
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 1.421369 -2.306493 2.254293 -0.145527 -1.311684 -1.901770 1.266528 -1.346838 2.474594 -0.647200 -3.300405 0.362374 -0.388430 2.579562 -3.036380 0.592519 0.037644 1.545839 0.618121 1.696559
wb_dma/wire_ch2_txsz 0.272263 -2.463561 2.495217 -2.648717 0.208792 1.071072 -0.725749 -1.696664 2.998052 0.147160 -1.882245 -2.696354 2.338909 0.384296 1.180092 0.739092 0.036983 -1.035733 0.375861 0.601888
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 -0.542893 -0.845653 -1.443652 -2.119363 0.984606 2.540683 -1.110830 5.225440 -4.839625 1.016539 -3.763195 2.290430 1.534191 1.208810 0.858987 -1.227848 0.068268 -1.226238 -2.302830 2.136240
wb_dma_de/always_23/block_1 -2.122767 2.544493 -1.050994 -3.203511 -0.979871 -0.844345 3.153484 -0.741652 -3.108532 2.645210 -0.286359 0.741860 -0.306459 0.104552 0.803283 -2.210115 -1.053563 -2.526615 -0.790775 1.717629
wb_dma_ch_rf/always_6/if_1/if_1 -2.851001 2.693718 0.947619 -3.938322 -1.621489 -1.173355 2.404969 0.595542 -1.130510 0.681874 0.247435 0.042072 -2.169482 0.505684 -0.310145 0.616947 -0.952914 -2.739296 -2.119943 3.367284
wb_dma_de/wire_mast1_dout -2.343148 -1.065120 2.641389 -1.096450 0.791332 -0.636332 -3.698480 -0.210303 0.533776 1.486155 -0.285949 -1.646447 3.024332 0.253074 3.093100 0.736286 -1.353666 -2.521405 0.084845 0.835679
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 -1.262461 2.210813 0.800115 0.535866 -0.483117 -2.425840 0.225749 -1.422678 0.103255 0.694662 -1.080080 -0.044180 0.415950 1.675974 -0.172603 1.068110 0.467713 -0.084960 -0.038599 1.379966
wb_dma_de/always_8/stmt_1 1.051003 -0.263834 -3.328972 -0.674043 1.566059 1.352463 -0.799510 0.628340 -1.526561 -0.415686 -3.471080 0.367287 0.216699 -0.803654 -1.243868 -3.922673 0.559050 -0.998794 -2.065324 -0.999390
wb_dma_ch_rf/assign_18_pointer_we/expr_1 -1.452929 2.126119 0.848596 0.536929 -0.320432 -2.609451 0.277261 -1.395267 0.170785 0.733350 -1.011935 -0.019009 0.327511 1.615250 -0.042974 1.000228 0.476932 -0.013952 0.063240 1.333633
wb_dma_ch_rf/wire_ch_done_we -0.092467 0.486599 -1.170974 -1.817525 1.075267 1.548281 -0.575461 -0.673343 0.263038 0.554474 -0.901788 -1.876844 1.259019 -1.725046 0.430713 -1.160806 0.886681 -2.059908 -1.326108 -0.989294
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.680681 0.225991 -2.407265 -1.528943 -1.423440 2.429363 0.441642 1.240901 -1.612749 -0.573929 0.690090 -1.459655 -0.578028 -1.471222 -1.027637 2.686769 -0.282360 -0.377788 -0.711726 -1.593657
wb_dma_wb_slv/wire_wb_ack_o -1.799236 3.891982 1.270725 -0.136644 0.671623 -2.780952 0.211507 -1.103244 1.256696 1.365214 -2.108593 -0.976450 0.587802 -0.318601 -1.217784 0.199914 -0.237611 -1.265230 -1.181070 -0.621067
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 1.517298 -2.403649 2.191226 -0.145503 -1.276984 -1.803380 1.192256 -1.323790 2.607146 -0.716990 -3.160408 0.398371 -0.453854 2.465982 -2.942752 0.620519 0.143258 1.584974 0.637174 1.609596
wb_dma_de/reg_ld_desc_sel 0.475289 1.247948 -5.965947 -2.384269 1.852233 -0.636270 2.384419 3.156501 -4.933670 2.786038 -3.152290 1.941692 0.374590 -0.660312 -3.634640 -1.131147 0.923407 2.493688 0.354002 -2.820752
wb_dma_ch_sel/assign_154_req_p0/expr_1 3.597493 0.048189 -2.141793 -0.329664 -1.510328 1.412334 0.387014 -1.984261 -1.363802 -1.605899 0.406316 -2.868929 0.396525 -0.784720 -2.014062 0.460885 -0.416202 0.008810 0.079964 -2.260987
wb_dma_de/assign_83_wr_ack -1.004598 0.219307 -1.344029 -1.521253 2.083753 1.498259 -2.084745 0.128315 -0.751643 0.198133 -3.515093 -1.453574 1.942173 -0.590464 -0.149063 -3.058222 -0.291353 -2.325491 -1.745622 -0.437610
wb_dma/wire_dma_done_all 0.280914 -0.331802 -1.182096 -2.657073 0.910551 2.119447 -1.114111 -0.829994 -1.289239 0.554948 -3.208643 -3.256175 3.454927 0.034854 -0.735085 -1.191818 -0.672351 -1.427855 -0.176994 -1.198681
assert_wb_dma_rf/input_ch0_am1 -0.454855 2.358897 0.401630 1.577403 0.025707 -0.860632 0.094022 -0.471727 -0.081677 -0.234654 -1.579675 -0.156476 -0.496175 0.910083 0.062291 -0.246223 1.695404 0.671970 -1.391574 -0.115019
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 1.452338 -1.533968 3.290801 -1.601282 -1.630467 2.540981 1.328265 -3.642049 3.653377 -0.528867 0.841496 -3.696388 2.262424 -0.923883 0.578335 0.867052 1.341510 -1.448830 0.177546 -0.152734
wb_dma_ch_sel/input_ch0_csr -0.157317 0.659475 -0.652568 -1.076074 -1.302126 1.601237 -0.400997 1.494569 -5.381582 0.467576 1.102406 -0.373672 0.970412 -1.742186 3.928277 -2.175746 1.404375 -3.198982 -2.970080 0.812736
wb_dma_ch_arb/reg_state 2.768638 0.611270 3.267661 -0.849457 -2.074775 1.304541 2.454408 1.660610 0.400705 -0.373670 -4.014924 -0.315521 -2.581326 3.113410 -0.763666 3.645195 -2.290443 -1.214404 -2.065566 3.835703
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 -0.371551 0.019260 -0.935472 -0.643817 0.138397 1.795807 -2.078313 4.299029 -5.387708 -0.443387 -3.080284 1.371489 1.001099 1.526427 0.139295 -1.116636 -1.326656 -1.520404 -2.267923 2.097584
wb_dma_ch_sel/assign_153_req_p0/expr_1 3.435120 0.183271 -2.309328 -0.229950 -1.375596 1.454986 0.461355 -2.092892 -1.469941 -1.448317 0.469644 -2.895271 0.531221 -0.937471 -1.990552 0.128241 -0.341307 -0.051247 0.120946 -2.428313
wb_dma_wb_mast -2.510040 6.971997 1.392902 -1.159144 -1.234347 -5.628534 -1.349897 -2.419516 -1.024492 1.112807 -2.436803 -3.628829 0.204901 0.542230 -0.248827 1.625358 -0.510465 -3.200472 -2.527442 0.234538
wb_dma_ch_sel/assign_124_valid 3.562891 -0.795143 -3.120620 -1.898221 -0.628663 2.180994 1.513619 -0.997420 -1.024977 0.084029 -0.327690 -1.762323 0.924553 -1.412251 -1.260364 0.000567 1.400674 0.288547 -0.043142 -2.434577
wb_dma_de/always_18/stmt_1 -2.427105 2.658504 -0.008855 -1.851701 -1.405701 -2.356158 -1.626386 -3.350810 0.071140 -2.874825 1.225686 -4.259533 -0.607937 1.236415 -1.327673 1.854875 -2.271835 -0.519023 1.268224 1.114714
wb_dma_ch_rf/wire_ch_csr_dewe 2.525147 -3.089710 0.623617 -4.164014 -0.043211 0.181546 -2.842301 -0.194195 -0.125180 2.960719 -4.543934 -2.171757 3.667069 0.346801 3.174806 1.184941 -1.337304 -2.953388 -1.007187 -0.075238
wb_dma_ch_pri_enc/input_pri2 2.643038 -3.303259 0.561665 -1.737988 -0.484838 1.049397 0.488671 -1.216345 2.421965 -0.638047 -1.518113 -0.895880 0.607256 0.022931 0.190757 0.076314 0.871414 0.253316 0.090567 -0.029947
wb_dma_ch_pri_enc/input_pri3 2.703090 -3.409500 0.577418 -1.785345 -0.461004 1.078360 0.510937 -1.242317 2.521560 -0.624391 -1.580214 -0.908058 0.595121 0.034027 0.212259 0.096652 0.907816 0.292500 0.096626 -0.015491
wb_dma_ch_pri_enc/input_pri0 1.371181 -2.272751 -0.256096 -1.372445 1.336080 1.293585 0.292911 0.409038 1.656399 -0.274305 -2.005411 -0.775929 0.435428 0.317767 -0.500663 0.296357 -0.641238 1.333429 1.085703 -0.936035
wb_dma_ch_pri_enc/input_pri1 1.256460 -2.700232 0.444520 -0.664714 0.749839 0.345844 -0.419012 -0.290808 3.023027 -0.898478 -2.021634 0.915204 -0.925300 -0.535320 0.840961 -1.912098 1.238293 -0.713331 -1.574105 0.784861
wb_dma_wb_if/input_slv_pt_in -1.634368 3.827462 1.228533 -0.203077 0.609891 -2.721519 0.284038 -1.212351 1.270026 1.207113 -2.171400 -1.179150 0.669661 -0.351417 -1.287444 0.248412 -0.053209 -1.155273 -1.169591 -0.733211
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 1.343909 -0.037177 -0.018628 -0.214194 -1.006206 0.316128 1.388844 -0.728659 1.119068 0.084726 2.715793 -0.454136 -0.750003 -1.294830 0.574565 1.932003 1.165114 0.276240 0.362950 -0.748981
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 4.672049 -2.155841 -1.930992 -1.908203 -0.713662 2.500699 -0.129129 0.992305 1.156488 -1.406974 -1.135149 -0.343717 -1.549810 -2.020800 -0.261013 0.594254 0.874095 -1.211126 -2.287589 -0.789317
wb_dma/wire_de_adr1_we -0.082840 1.050617 0.845459 1.696605 -0.855004 -0.787299 -1.082405 -1.140157 -0.505095 -1.620143 0.827109 -1.217895 -0.459361 0.508966 -0.752185 0.243187 -1.746408 -0.357361 0.119436 0.019968
wb_dma_ch_sel/assign_6_pri1 1.101070 -2.424164 0.486878 -0.614075 0.682348 0.208277 -0.409475 -0.333171 2.873219 -0.841818 -1.990912 0.988647 -0.948876 -0.509803 0.779611 -1.998255 1.282857 -0.792567 -1.631971 0.887361
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 1.320932 -2.222945 -0.271256 -1.345185 1.326925 1.235342 0.239842 0.403251 1.621941 -0.271742 -1.937756 -0.756940 0.389676 0.337182 -0.494571 0.281298 -0.598391 1.315575 1.052377 -0.913766
wb_dma_ch_sel/assign_129_req_p0/expr_1 0.774984 1.456079 -2.146955 0.730234 1.590066 2.763151 -1.764932 2.174077 -3.905077 -0.548318 -2.713840 -1.890704 1.039525 0.866493 -2.466076 -0.376035 -4.919669 -0.520372 0.371332 -1.613080
wb_dma_rf/wire_csr -2.454501 0.519763 0.603102 -0.406279 0.658813 -1.541035 0.998804 -0.454060 -0.467069 -0.170122 0.863120 -1.111950 -1.550594 -1.495471 0.830268 -2.149631 0.414902 -0.892429 -0.380386 0.222654
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond 1.391271 -0.024155 0.006886 -0.173711 -1.077930 0.276752 1.445657 -0.701304 1.075768 0.107979 2.873569 -0.375895 -0.812735 -1.331273 0.580137 2.032404 1.202487 0.340312 0.447844 -0.739489
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 0.251321 -1.139770 3.139029 -0.592146 -0.347374 1.931545 0.384707 -2.717341 4.421404 -0.803706 0.427775 -1.898316 0.817421 -1.530104 1.267563 -1.088121 1.699282 -2.331136 -1.357103 0.543919
wb_dma_ch_sel/always_37/if_1 0.423783 4.101492 -0.615945 0.777943 -1.460524 1.354421 4.996123 0.629573 -1.985261 4.084819 -1.581149 4.308383 0.211879 1.067971 -1.907433 -1.200242 1.497188 -1.143102 -2.377565 1.404294
wb_dma_de/always_6/if_1/cond 1.096998 -1.260586 0.137245 0.244385 0.144049 3.995519 -1.599416 -3.196214 -0.676873 -0.524708 -0.169985 -4.155075 4.897664 -1.725299 -0.808088 -3.689648 -1.147420 -2.632624 0.251630 -2.740406
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 -0.555384 0.038725 -0.748243 -0.638134 0.010132 1.604275 -2.257219 4.136711 -5.400441 -0.361709 -2.766317 1.319681 1.126955 1.585116 0.398925 -0.932897 -1.439048 -1.660251 -2.208466 2.176719
wb_dma_ch_rf/always_8/stmt_1 -1.484373 4.652997 -1.749818 1.417463 0.454799 -0.613314 3.942561 -2.309539 -1.423406 4.582449 -0.777085 2.559771 0.886337 0.063997 -2.194316 -3.860378 -0.003918 -1.319067 -0.484386 -0.979022
wb_dma_ch_sel/assign_108_valid 3.553265 -0.862357 -3.113021 -2.004976 -0.598546 2.201425 1.595898 -0.991463 -0.892087 0.059013 -0.332687 -1.764478 0.915305 -1.402411 -1.232654 0.001539 1.457101 0.373112 -0.043682 -2.394416
wb_dma_ch_pri_enc/wire_pri9_out 1.199311 -2.609295 0.517550 -0.586603 0.585610 0.196545 -0.404459 -0.407059 2.984982 -0.859347 -1.849747 0.933057 -0.928334 -0.558957 0.855853 -1.931610 1.283313 -0.768860 -1.556436 0.844602
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.320501 -1.619267 1.103176 -0.617420 -0.936078 -1.102469 0.618176 -1.423602 2.950143 -0.300475 -2.260803 -0.495898 -0.497373 0.580570 -1.612993 1.243386 1.422882 0.485564 -0.501691 0.281614
wb_dma_ch_sel/wire_pri2 2.739536 -3.366854 0.595358 -1.779105 -0.466914 1.048309 0.514034 -1.211071 2.479087 -0.631173 -1.510178 -0.923213 0.587540 0.057945 0.192038 0.096802 0.868672 0.263528 0.122941 -0.047728
wb_dma_ch_sel/wire_pri3 2.689283 -3.257888 0.576222 -1.806996 -0.530986 1.060511 0.531738 -1.248310 2.378362 -0.611673 -1.567356 -0.913637 0.621098 0.055556 0.159332 0.132550 0.858922 0.263351 0.102847 -0.006364
wb_dma_ch_sel/wire_pri0 3.726384 -1.888193 -2.747409 -2.581141 0.866237 3.440917 -0.813449 2.416335 -1.303981 -0.995391 -4.031896 -1.758937 0.653473 0.099702 -2.154014 0.914726 -2.140860 0.510902 -0.157685 -1.824220
wb_dma_ch_sel/wire_pri1 1.292855 -2.660771 0.411549 -0.633206 0.648684 0.342252 -0.403919 -0.320737 2.928831 -0.921421 -1.884961 0.921275 -0.920425 -0.577523 0.769188 -1.862434 1.255089 -0.679154 -1.536835 0.779736
wb_dma_de/always_4/if_1/if_1/cond/expr_1 2.312637 -0.949621 -3.164695 -1.623484 0.442407 1.946466 0.088642 -0.316518 -1.993430 -0.068776 -2.952804 -1.360349 1.742244 -0.264815 -1.803658 -2.052588 0.211260 -0.021086 -0.384707 -1.852064
wb_dma_rf/input_ptr_set 2.735179 -3.388209 0.578997 -1.761419 -0.443462 1.081178 0.505237 -1.198689 2.495432 -0.659366 -1.510618 -0.912380 0.592110 0.011154 0.199447 0.102263 0.846870 0.308591 0.149225 -0.066784
wb_dma_rf/always_2/if_1/if_1 1.667259 1.008696 -2.639091 0.360571 -0.429080 -3.022343 2.693763 -2.982433 -0.779508 3.076951 -1.069596 0.983131 -1.363581 -2.441834 1.490124 -3.897744 3.197294 -1.350255 -1.753822 -1.606784
wb_dma_de/assign_77_read_hold -1.448600 0.680079 -0.074654 1.149690 1.171484 -0.780856 -0.941204 0.889122 0.545653 -0.275519 -0.433958 1.913781 -1.566958 -0.636349 0.664838 -2.032963 0.443082 -1.039542 -1.745368 0.889145
wb_dma_wb_slv/always_5/stmt_1 4.541982 -0.516231 -1.182934 1.984133 -2.196312 2.384011 -2.037906 -0.899573 -1.421246 -2.405735 4.501243 -2.852963 -0.230607 -2.843555 -0.745838 1.932753 -2.921012 -1.537822 0.312697 -3.183926
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 1.148446 -2.545061 0.505128 -0.577986 0.639554 0.194867 -0.402302 -0.375676 2.894171 -0.859880 -1.875133 0.993275 -0.970017 -0.567608 0.852886 -1.964658 1.336519 -0.807316 -1.614261 0.880084
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 3.521972 -1.453867 -1.550869 -1.968755 1.000996 4.712124 -1.529532 4.340823 -1.991938 -0.361450 -3.966900 -1.343145 0.511672 0.349663 -1.432923 2.087085 -4.303718 -0.898458 -0.481187 -0.748192
wb_dma_ch_rf/always_27/stmt_1 0.163103 2.413758 -0.358104 -0.041909 0.229188 2.585862 1.919719 -2.652757 -0.172444 -1.231184 -1.326993 -2.348059 0.638735 -0.280364 0.790148 -3.163339 1.780179 -0.828791 -1.870652 -0.617211
wb_dma_wb_slv/assign_2_pt_sel/expr_1 -6.620949 8.837894 3.197291 1.034692 0.690003 -4.585947 -0.602265 0.998381 -3.059803 5.373782 -3.636550 -0.076036 -1.037684 1.144069 -0.391225 1.059904 -3.509621 -5.241084 -3.161235 3.926827
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 1.582665 -1.751629 3.357919 -1.670563 -1.616470 2.549805 1.329185 -3.677185 3.889693 -0.545700 0.838413 -3.666796 2.265832 -0.864197 0.652935 0.929392 1.404544 -1.344415 0.237890 -0.152789
wb_dma_ch_sel/wire_valid -2.974661 4.113702 0.191113 -4.111060 -1.702602 -0.646523 4.083819 0.557009 -1.268383 0.387509 0.251799 0.135760 -3.050766 0.257227 -1.673735 0.367631 -0.632161 -2.152411 -2.056708 3.278852
wb_dma_ch_sel/assign_162_req_p1/expr_1 -1.522029 0.648916 -0.028552 1.208119 1.229751 -0.860820 -0.925671 0.854557 0.632902 -0.226968 -0.399201 1.918423 -1.540514 -0.596912 0.704691 -2.104017 0.462066 -0.998213 -1.691018 0.867143
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 1.316632 -2.193291 -0.235240 -1.327376 1.305400 1.205313 0.265983 0.407240 1.602442 -0.251576 -1.935583 -0.754007 0.418416 0.333525 -0.441267 0.287635 -0.578361 1.284100 0.999385 -0.858261
wb_dma_de/wire_chunk_cnt_is_0_d 0.683090 -0.172330 -3.155884 -0.535233 1.667551 1.035998 -0.765425 0.514119 -1.369350 -0.232947 -3.353750 0.496098 0.215120 -0.805933 -1.088069 -4.097893 0.621302 -0.985828 -1.992996 -0.897237
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 2.467355 -1.768012 1.215135 -0.659061 -1.039712 -1.116175 0.710476 -1.499717 3.101849 -0.359366 -2.279133 -0.517336 -0.548915 0.661368 -1.659852 1.356911 1.516427 0.584544 -0.514628 0.348908
wb_dma_ch_sel/assign_109_valid 3.559896 -0.790403 -3.091300 -1.843626 -0.702381 2.160838 1.594671 -1.141837 -0.993148 0.113248 -0.133069 -1.811402 0.965846 -1.484467 -1.216265 -0.074475 1.464081 0.243865 -0.042142 -2.447561
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 1.176803 -2.611133 0.489634 -0.547244 0.678226 0.179081 -0.416177 -0.376221 3.027954 -0.903427 -1.845659 1.029643 -0.976013 -0.571726 0.869047 -1.995612 1.318841 -0.757829 -1.602939 0.846260
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 5.915820 0.409223 -1.736373 4.181062 -3.189955 1.453488 -1.625869 -2.633657 -1.741858 -1.321394 3.888553 -1.931026 0.293251 -2.723903 -1.251351 0.973525 -2.037987 -1.455855 0.281729 -4.100531
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.156514 1.782004 -0.421062 0.493630 -1.912855 2.817546 -1.258281 2.142485 -2.739854 -1.262462 0.939507 -2.053147 -1.076480 -0.508751 -1.139032 3.867484 -3.960067 -2.025213 -0.979224 -0.396299
wb_dma_de/assign_75_mast1_dout -2.430519 -0.917141 2.718871 -1.073897 0.820508 -0.647444 -3.695009 -0.254779 0.513683 1.475801 -0.214805 -1.698164 3.109524 0.288039 3.064276 0.741788 -1.384506 -2.540837 0.070849 0.840134
wb_dma/constraint_csr -2.517893 1.951237 -1.269196 1.174395 1.198373 -1.111518 0.698753 -1.072742 -1.568118 1.188714 0.545338 0.482884 0.927006 -0.005370 -0.339950 -2.651908 0.863257 0.438595 0.584998 -0.810168
wb_dma_ch_rf/always_5/if_1 -1.450007 2.257478 0.864761 0.546637 -0.361042 -2.610265 0.218347 -1.470918 0.154824 0.801387 -1.126766 0.000781 0.424704 1.700249 -0.106879 1.056504 0.458715 -0.101653 -0.051318 1.417343
wb_dma_ch_pri_enc/wire_pri21_out 1.091052 -2.477400 0.473091 -0.498738 0.713354 0.188632 -0.459988 -0.300628 2.913561 -0.846765 -1.846637 1.062739 -0.997284 -0.572803 0.845779 -1.971336 1.284046 -0.764671 -1.610082 0.841915
wb_dma_ch_sel/assign_157_req_p0 3.384215 0.318291 -2.245104 -0.180111 -1.454118 1.359683 0.446678 -2.060565 -1.529922 -1.483141 0.542301 -2.940541 0.490427 -0.895816 -1.980521 0.225545 -0.307322 -0.067265 0.071515 -2.346599
wb_dma_wb_mast/assign_1/expr_1 -3.079906 0.666748 4.055581 1.975473 1.134767 -0.329541 -6.157901 1.700233 -0.036539 0.069591 0.005647 -0.627859 0.811709 0.305260 3.395840 0.408683 -4.714684 -4.941792 -1.779632 2.374841
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.852854 0.245495 -2.575150 -1.520017 -1.400281 2.608268 0.266672 1.364846 -1.845971 -0.651392 0.612717 -1.516534 -0.485523 -1.564975 -1.152604 2.611928 -0.458292 -0.503132 -0.799954 -1.780808
wb_dma_de/reg_mast1_adr 0.383025 1.797736 0.645123 -0.992487 1.164119 3.538247 4.168968 2.694588 0.937122 0.168503 -0.254507 -0.208430 -2.538702 -0.085172 0.654742 2.636597 0.726515 0.825940 -0.735528 0.677752
wb_dma_ch_pri_enc/wire_pri17_out 1.186346 -2.499538 0.506525 -0.598907 0.621423 0.218502 -0.386100 -0.337973 2.918317 -0.887196 -1.902616 1.028498 -1.017683 -0.531420 0.830606 -1.942400 1.301955 -0.794138 -1.657540 0.898375
wb_dma_ch_sel/assign_141_req_p0/expr_1 3.436791 0.148104 -2.280356 -0.302133 -1.319308 1.370839 0.537170 -2.029801 -1.323962 -1.410418 0.340898 -2.856509 0.459947 -0.886598 -1.988125 0.152631 -0.263136 0.055124 0.096449 -2.424009
wb_dma_ch_sel/input_ch2_csr -1.217361 2.430113 -1.357629 -2.537360 -2.507386 1.310756 -1.864106 -0.842589 -3.324139 -1.029115 2.046610 -1.403156 2.152522 0.808199 2.883790 1.143089 1.378737 -1.868155 -1.360525 1.971015
wb_dma_ch_rf/assign_13_ch_txsz_we -0.826157 -0.397938 0.977330 -0.814424 -0.088300 2.162302 0.328794 -2.111298 -1.405358 -0.508652 -3.953631 -2.695111 4.114738 2.052209 -3.138388 -3.393354 -1.482657 -0.497279 0.729962 0.136647
wb_dma_ch_sel/assign_130_req_p0 0.904081 1.537265 -2.112613 0.789961 1.422055 2.716773 -1.725491 2.009021 -3.877188 -0.646053 -2.644966 -1.976202 0.982877 0.798381 -2.519655 -0.389440 -4.871858 -0.564978 0.311575 -1.638797
wb_dma_ch_arb/always_1/if_1/stmt_2 2.882397 0.687867 3.279474 -0.871061 -2.265551 1.282269 2.622435 1.665568 0.374716 -0.424574 -4.018885 -0.270928 -2.745682 3.181415 -0.749642 3.774834 -2.155366 -1.209457 -2.206375 3.958742
wb_dma_ch_sel/assign_106_valid 3.595960 -0.866675 -3.145920 -1.977886 -0.648535 2.263570 1.495704 -0.985825 -1.005714 0.023466 -0.348883 -1.792032 0.965796 -1.412647 -1.253641 -0.007211 1.378978 0.256355 -0.085706 -2.368231
wb_dma_ch_pri_enc/wire_pri28_out 1.110401 -2.586300 0.508180 -0.545541 0.717660 0.200041 -0.442689 -0.322636 3.011225 -0.872386 -1.955225 1.061208 -1.025748 -0.578220 0.885499 -2.057214 1.321411 -0.768210 -1.656428 0.890789
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 1.338795 -2.233636 -0.272327 -1.340729 1.312089 1.282850 0.251840 0.411056 1.582699 -0.259175 -1.956546 -0.782871 0.410501 0.286519 -0.481055 0.311827 -0.596702 1.317950 1.057094 -0.899267
wb_dma_ch_rf/always_10/if_1/if_1/block_1 4.606405 -1.956639 -1.916635 -1.948030 -0.795559 2.460197 -0.011095 0.942304 1.051926 -1.384200 -1.255249 -0.330940 -1.581014 -1.964755 -0.248686 0.591337 0.996418 -1.317467 -2.433657 -0.662431
wb_dma_ch_rf/always_11/if_1/if_1 2.273923 -1.198053 -2.807164 -1.481720 2.018003 2.590502 -1.713334 3.313129 -0.754183 -1.234225 -4.379677 0.021019 -0.905530 -0.474740 -1.521640 -0.983557 -1.809385 -0.440771 -1.764373 -0.991147
wb_dma_wb_if/wire_slv_adr -0.666372 4.303383 2.718082 5.061146 -4.480135 -2.730351 -0.492712 -0.881891 -4.863873 1.334870 1.612478 1.910737 -0.243701 -1.229764 -0.295317 -2.937840 0.603046 -5.004130 -4.573551 1.996918
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 0.468372 -0.384206 -2.391353 -1.305037 0.038809 0.263172 -2.024945 1.193692 -0.746146 0.621718 1.363424 2.001508 0.135374 -0.647488 1.102606 0.800822 -0.565411 -1.003165 -0.898086 -0.248095
wb_dma_ch_sel/input_ch1_csr -1.517451 2.905648 -1.152750 -2.477804 -2.842990 1.281910 -1.597928 -0.980687 -3.633818 -1.166817 1.956556 -1.454409 2.258245 1.088516 2.525476 1.077179 1.513478 -1.841624 -1.466995 2.278861
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 -1.500103 0.635339 -0.098778 1.196410 1.232855 -0.838870 -0.966729 0.912603 0.614596 -0.279751 -0.425158 1.940567 -1.600272 -0.632814 0.704731 -2.137755 0.439187 -1.034320 -1.770665 0.876836
wb_dma/wire_pt1_sel_i -2.174063 -0.907191 3.564120 -0.681102 0.983745 0.881157 -4.438895 1.803722 -0.091626 2.030208 -0.347585 -1.303236 2.972171 0.399591 3.736472 1.986855 -3.460572 -3.769577 -0.162121 1.650466
wb_dma_ch_sel/always_47/case_1/stmt_1 0.105927 0.228238 -0.559397 -0.375192 0.616017 2.901529 1.544605 0.932728 -0.033337 -2.196022 -0.198033 -0.354482 -0.686306 0.574189 0.209282 -0.297867 1.497124 1.773538 -0.198420 0.190115
wb_dma/wire_pt1_sel_o -3.065339 4.420603 0.369799 1.694540 0.483703 -2.664198 0.420610 -1.033430 -1.153556 0.963173 -3.033579 -0.724444 -3.226886 1.802481 0.143247 -1.056055 -0.189763 -1.615185 -3.093402 2.948117
wb_dma_ch_sel/assign_127_req_p0/expr_1 3.722067 -1.925977 -2.739385 -2.683813 0.944361 3.423132 -0.782927 2.462720 -1.192399 -0.998412 -4.263641 -1.765121 0.614882 0.169766 -2.214808 0.996924 -2.152984 0.612934 -0.108122 -1.817535
wb_dma_ch_pri_enc/inst_u16 1.155304 -2.519181 0.411696 -0.599969 0.697728 0.260994 -0.409773 -0.266770 2.875127 -0.823223 -1.898078 0.981378 -0.969559 -0.533173 0.758549 -1.872882 1.208661 -0.706628 -1.519022 0.796701
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 0.025168 1.026870 0.748833 1.672884 -0.895353 -0.723426 -1.140187 -1.075492 -0.550725 -1.628367 0.868061 -1.174632 -0.476768 0.482339 -0.791643 0.249453 -1.740706 -0.352091 0.106017 -0.013651
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -0.816528 0.079025 1.969771 2.125734 -1.145162 -1.635482 -0.452921 -1.018015 -0.650926 -1.968903 -0.271945 -0.167414 -0.361565 2.513906 -2.174883 -0.374503 -2.962229 0.939051 1.402521 1.321326
wb_dma_ch_sel/always_48/case_1 2.878174 0.553509 3.201802 -0.810115 -2.116618 1.369514 2.577794 1.476707 0.515036 -0.520319 -3.862944 -0.367511 -2.646557 3.017566 -0.664549 3.510954 -2.063628 -1.149847 -2.116737 3.745145
wb_dma_ch_sel/input_ch7_csr -1.628071 2.618137 -0.167845 -2.185449 -2.631394 -1.134352 -0.226114 -0.611388 -2.616955 -0.263015 -0.138292 -0.416025 0.770329 2.295336 0.001680 1.774066 0.863278 -1.027650 -1.185318 3.011649
assert_wb_dma_rf/input_ch0_txsz -1.375285 0.979928 0.672163 1.697746 -0.635962 -0.427835 -0.974142 -1.930052 0.577498 -0.594878 -1.009023 -0.398533 1.164583 2.008948 -1.206162 -1.758457 0.729978 0.313021 -0.372573 -0.049822
assert_wb_dma_rf -1.674328 3.263106 1.046318 2.977823 -0.822388 -1.291196 -0.918494 -2.206292 0.274101 -0.574781 -2.460483 -0.465987 0.699228 2.823646 -1.152297 -1.667987 2.079979 0.630671 -1.756771 0.022366
wb_dma_ch_rf/reg_ch_am0_r 0.486661 -0.349964 -2.465629 -1.300944 0.045221 0.225987 -2.056101 1.151686 -0.709227 0.628943 1.467536 1.981548 0.094018 -0.653902 1.129142 0.830140 -0.569596 -1.053409 -0.922544 -0.231167
wb_dma_ch_rf/always_4/if_1 -3.615082 2.682050 1.905690 -0.392032 0.470045 -5.931528 1.981446 -2.626846 -0.640398 1.166906 -3.104436 -1.765479 -0.321084 1.600687 0.137088 -0.583208 1.404204 -0.340594 -0.501081 2.882890
wb_dma_de/always_4/if_1/if_1/stmt_1 2.387334 -0.951827 -3.148198 -1.590632 0.368904 1.968746 0.086719 -0.347372 -1.941110 -0.087253 -2.859075 -1.320720 1.694392 -0.297284 -1.757600 -1.980636 0.246138 0.013417 -0.382570 -1.819959
wb_dma_de/always_14/stmt_1/expr_1 4.470189 -1.967900 -1.776784 -1.957126 -0.735573 2.413278 0.006712 0.838012 1.232278 -1.362606 -1.324831 -0.362195 -1.568056 -1.928715 -0.228338 0.514479 0.962012 -1.264706 -2.401189 -0.577147
wb_dma_de/wire_use_ed 6.130161 -3.945345 -4.257328 -3.827323 -3.006120 0.227179 -2.222766 2.651744 -5.556023 2.604462 -2.199656 2.314205 2.692697 -0.793894 2.437314 0.799138 1.638023 -1.496739 -2.221975 -0.553600
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -1.781100 3.441511 0.379167 0.343376 -0.118672 -1.424820 3.783478 -1.576345 -0.426141 3.168818 -0.424835 1.085446 -1.392091 -0.935637 -1.073052 -2.977979 -0.586762 -2.350449 -1.205123 0.182543
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.156529 -2.485040 0.459725 -0.636183 0.682820 0.268024 -0.373360 -0.343385 2.870451 -0.870465 -1.862512 0.873389 -0.905588 -0.533773 0.785593 -1.846498 1.222789 -0.718770 -1.480999 0.785404
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.810975 0.296135 -2.556398 -1.483905 -1.465668 2.550270 0.336614 1.277695 -1.747953 -0.600502 0.765776 -1.495638 -0.527213 -1.585850 -1.070239 2.703095 -0.372064 -0.462320 -0.748272 -1.762405
wb_dma_ch_sel/always_7/stmt_1/expr_1 0.151299 -2.414287 2.626440 -2.727844 0.195320 1.063770 -0.759847 -1.779230 2.975219 0.181231 -1.905981 -2.826583 2.471977 0.457173 1.241418 0.811501 -0.047469 -1.138144 0.412579 0.655456
wb_dma_ch_sel/input_nd_i 3.884877 -1.977134 -2.794920 -2.608751 0.860403 3.568194 -0.875773 2.465299 -1.290177 -1.010228 -4.044351 -1.811110 0.645052 0.030200 -2.190457 0.936591 -2.250234 0.464280 -0.139996 -1.901650
assert_wb_dma_ch_sel/input_req_i 1.379829 -2.280850 -0.220815 -1.371437 1.313603 1.246010 0.235281 0.413340 1.661707 -0.254678 -1.966283 -0.729065 0.387012 0.284423 -0.444186 0.294434 -0.616126 1.314996 1.027885 -0.903452
wb_dma_ch_rf/reg_ch_rl -1.072309 1.827107 -1.292607 0.957573 0.187396 -0.760634 2.150881 -1.837791 -0.363826 1.265921 3.480474 0.023704 0.121640 -1.402686 0.280633 -0.594777 2.102281 0.823514 1.068606 -1.603457
wb_dma_de/reg_paused -2.488863 0.545016 0.652160 -0.408501 0.645676 -1.555975 1.077961 -0.414370 -0.501987 -0.115616 0.894735 -1.077831 -1.545271 -1.396959 0.804384 -2.099627 0.449615 -0.854081 -0.358761 0.252882
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond -1.326351 0.457875 -1.206215 -1.524141 2.095265 1.179960 -1.889036 0.016408 -0.681061 0.379378 -3.622417 -1.322467 1.878916 -0.433368 -0.170415 -3.121922 -0.164103 -2.229418 -1.723636 -0.270715
wb_dma_wb_if/wire_mast_drdy -0.336929 0.279890 -0.611682 -5.786666 -0.358760 0.625435 -1.679158 -1.685505 2.588127 -1.973919 -0.890894 -4.925123 -0.262114 -0.833534 0.093268 2.837871 -0.524634 -2.265936 -0.618483 0.875374
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 2.622006 -2.204508 -0.303451 -1.547074 0.326600 1.560905 1.632033 -0.294916 2.640025 -0.155415 0.744967 -1.182739 -0.338268 -0.979475 0.093948 2.191483 0.483790 1.571640 1.442607 -1.615047
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 0.219890 -2.458576 2.580361 -2.686892 0.159579 1.092603 -0.753685 -1.783026 3.012806 0.150718 -1.790170 -2.786042 2.448035 0.388321 1.263189 0.794874 0.017549 -1.129492 0.418435 0.637048
wb_dma_ch_sel/assign_100_valid/expr_1 -0.166602 3.842305 -1.737696 -1.659378 -4.252111 0.606489 2.289845 -0.918261 -4.009513 -2.908310 0.606642 -1.522938 -0.276686 2.541857 -4.783813 2.241608 1.131883 1.044872 -0.364886 2.170102
wb_dma_wb_if/inst_u1 -3.192692 5.698440 1.088590 0.962210 -1.421980 -4.510595 0.660889 -2.082915 -1.461016 1.759217 -2.647187 -0.339259 -1.734616 2.137777 -0.447287 0.185708 -0.257119 -2.029804 -2.721388 3.065454
wb_dma_wb_if/inst_u0 -2.804968 7.397944 1.432942 -1.127223 -1.125173 -5.606246 -1.169855 -2.494673 -1.082151 1.042113 -2.615209 -3.701339 0.299136 0.731216 -0.482343 1.509252 -0.644384 -3.085892 -2.500638 0.215313
wb_dma_ch_sel -2.023422 3.687174 -0.683823 -1.810442 -1.804895 -1.561563 2.675348 -1.321621 -2.031822 1.924202 0.369130 0.773804 -0.889531 0.648175 -0.658278 -0.745965 -0.207716 -2.210024 -1.282313 1.921796
wb_dma_rf/input_de_csr_we 2.504917 -2.962373 0.485587 -4.236199 -0.049299 0.058653 -2.723067 -0.041170 -0.269791 3.098703 -4.648019 -1.990830 3.595592 0.432838 3.179451 1.258072 -1.295510 -2.858729 -0.999958 -0.003013
wb_dma_rf/wire_ch0_adr0 2.157599 1.381928 -2.144794 -0.401994 -4.479897 0.278295 0.544274 0.315465 -3.645125 0.242957 4.404003 1.717149 0.662406 -0.945047 0.236305 2.558572 3.431849 -0.339018 -1.309058 0.432622
wb_dma_rf/wire_ch0_adr1 -1.311175 2.070505 1.332073 3.129756 -1.634321 -1.116673 -1.976239 -2.950386 -0.171747 -2.079837 -0.132549 -1.572225 0.755466 2.423570 -1.803383 -1.373832 -0.763424 -0.143490 -0.346874 0.037659
wb_dma_de/always_9/stmt_1/expr_1 -2.322889 2.721648 -1.735533 -1.047869 1.449429 1.202221 -1.676423 0.322901 -3.619928 1.118549 -1.724430 -2.461913 3.017848 -0.026240 -0.860894 -1.277591 -1.535178 -1.649989 -0.175259 -1.212130
wb_dma_ch_sel/always_42/case_1/cond -0.914143 1.412872 -0.600508 -2.412576 1.257935 -1.693074 1.783472 -1.650138 1.115439 3.651896 -2.388252 -0.005081 0.726491 -0.664116 2.324288 -1.194173 2.546880 -1.235636 -1.324065 -0.035637
wb_dma_wb_slv/input_wb_cyc_i -1.954441 5.654579 1.843780 2.778937 -0.627040 -2.053935 -2.153716 -0.779603 -3.218720 2.574268 -1.066759 -3.203336 -0.277565 0.479957 -0.413319 2.578322 -4.100397 -3.502769 -1.394996 0.785822
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 2.485278 -1.766533 1.117089 -0.646218 -0.975434 -1.023265 0.637361 -1.420253 3.037527 -0.349354 -2.194422 -0.486757 -0.529543 0.576322 -1.572972 1.308803 1.426905 0.571276 -0.429560 0.290148
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 2.090054 -3.686427 1.385402 -1.933586 -0.821548 -1.994571 2.498796 -1.833457 1.933256 1.918637 -3.701571 1.341253 0.686622 2.413648 0.523938 -0.718989 0.180493 1.465207 1.226221 1.436669
wb_dma_de/reg_tsz_cnt -2.074911 0.098229 0.844547 0.127456 1.130013 1.474240 -0.610835 -1.115689 -0.854298 -0.830410 -4.542151 -0.946949 2.568999 1.485859 -2.602166 -5.287284 -1.237386 -1.438817 -0.873760 0.921161
wb_dma_ch_sel/reg_ndr 3.837919 -1.862392 -2.801247 -2.609506 0.838994 3.497368 -0.869491 2.453272 -1.407071 -0.996319 -4.102461 -1.842646 0.705682 0.052777 -2.198865 0.911838 -2.257659 0.439249 -0.159842 -1.858216
wb_dma_de/assign_83_wr_ack/expr_1 -1.314236 0.411120 -1.199383 -1.472375 2.037435 1.210270 -1.986071 -0.087634 -0.721394 0.336013 -3.469591 -1.345719 1.913465 -0.549455 -0.073227 -3.227025 -0.147905 -2.406470 -1.799628 -0.287657
wb_dma_de/reg_de_txsz_we -0.384950 -0.866386 -1.616764 -0.374781 2.885375 2.932686 -2.624528 -0.271089 -1.439004 0.722425 -0.494818 -3.352003 4.114631 -1.527728 -0.381823 -1.903713 -2.926270 -1.004907 1.829807 -3.679301
wb_dma_ch_rf/reg_pointer_sr -1.290332 2.126500 0.803394 0.594173 -0.383682 -2.545005 0.286449 -1.385479 0.208931 0.711640 -0.981844 0.044703 0.332199 1.696123 -0.127293 1.192017 0.440053 0.046434 0.082746 1.342924
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 1.313465 -2.217938 -0.227299 -1.322657 1.351920 1.247733 0.275386 0.421931 1.642836 -0.248353 -1.985944 -0.747302 0.403761 0.326492 -0.444175 0.258248 -0.624311 1.341930 1.026798 -0.906367
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.548873 0.752620 -0.017012 1.192104 1.122017 -0.881554 -0.921188 0.844621 0.548615 -0.225029 -0.353596 1.908921 -1.561784 -0.591737 0.687075 -2.057771 0.419155 -1.022661 -1.712461 0.885043
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 -0.626720 -0.860912 -1.075127 -1.838966 0.788500 2.309829 -1.228293 4.953216 -4.860055 1.096913 -3.506743 2.189007 1.661442 1.145642 0.917678 -1.282205 -0.095060 -1.427613 -2.193220 2.183223
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.140387 -2.491585 0.488055 -0.602312 0.674610 0.218431 -0.364107 -0.348309 2.889658 -0.820035 -1.904220 0.997712 -0.941254 -0.541633 0.808595 -1.917864 1.259265 -0.753719 -1.567593 0.876613
wb_dma_ch_sel/always_43/case_1/cond -1.956970 -0.135483 0.908130 0.048045 0.972097 1.514810 -0.637248 -1.359019 -0.672162 -0.907423 -4.212419 -1.017584 2.645680 1.395546 -2.392582 -5.215703 -1.077923 -1.491772 -0.834161 0.905266
wb_dma_ch_rf/reg_ch_adr0_r 1.292185 3.670828 -1.519381 -0.332521 -3.913484 -2.476128 2.411222 0.847825 -2.778034 2.090741 1.590420 2.493072 -1.394251 -0.119230 -1.854393 3.703022 4.138888 -0.156523 -2.488867 1.114730
wb_dma_ch_pri_enc/input_valid -1.480101 0.673432 -0.074357 1.142634 1.153811 -0.809519 -0.923949 0.904260 0.542058 -0.271087 -0.417194 1.935011 -1.580762 -0.602786 0.647800 -2.096342 0.420777 -1.025176 -1.717320 0.877754
wb_dma_ch_pri_enc/reg_pri_out1 1.207096 -2.619538 0.551877 -0.659542 0.634895 0.247463 -0.373074 -0.419951 3.071281 -0.918144 -1.944757 0.929258 -0.965828 -0.525038 0.846934 -1.946558 1.343420 -0.787448 -1.625852 0.884990
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -2.585756 1.619660 -0.584158 -3.365437 -0.572540 -1.714860 -0.608362 -2.341097 0.756722 -1.360860 0.532490 -3.066580 -0.212688 0.758283 -0.503029 1.619776 -0.565079 -0.148903 1.195210 1.188801
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 1.442603 -0.128519 -0.068418 -0.211744 -0.991874 0.365358 1.352859 -0.657081 1.113496 0.049567 2.785182 -0.394469 -0.794098 -1.353318 0.546302 1.968684 1.167691 0.325404 0.443696 -0.752679
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 0.475413 0.336361 -0.366020 -0.806789 -0.124661 -2.101158 1.429655 -0.814294 -0.165135 2.946103 -1.152935 1.254397 0.095057 0.318155 1.826572 -0.157998 0.800891 -0.069642 -0.173548 0.116358
wb_dma_ch_arb/always_2/block_1/case_1/if_2 0.281619 -1.770260 2.025290 0.921315 -0.170448 -2.542979 0.284016 -0.515390 3.102607 -0.978870 -3.509812 2.111675 -1.922562 1.833155 -2.348142 -1.224365 0.524986 0.582324 -0.971341 2.351734
wb_dma_ch_sel/input_req_i 1.799786 -1.095585 2.803092 -2.350347 -1.628764 0.508444 2.675159 -4.226228 3.361293 2.309502 -0.339639 -2.390231 2.272855 -0.604238 2.272975 0.651761 2.009371 -1.424751 0.024627 -0.102150
wb_dma_rf/assign_4_dma_abort/expr_1 4.453797 -1.852217 -1.919936 -2.033488 -0.613624 2.457634 -0.019324 1.011546 1.057339 -1.331319 -1.466411 -0.414670 -1.560200 -1.844201 -0.326810 0.642422 0.898643 -1.164389 -2.373888 -0.656969
wb_dma_rf/always_1/case_1/stmt_8 -0.194377 1.358343 -2.261653 0.141356 -0.288016 -0.979818 0.724803 1.432766 -4.040618 0.737940 -0.891986 0.633884 0.771406 -1.250623 -1.145418 -1.617287 3.091806 1.183827 -0.529018 -1.204939
wb_dma_ch_rf/wire_ptr_inv 0.377746 -2.983685 1.032255 -0.743687 0.997935 0.253200 0.885476 0.496639 1.392113 -0.665533 -2.913944 0.308244 0.411632 2.387386 -1.867268 -0.303842 -1.903096 2.527534 2.299784 0.512859
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond 1.428364 -1.396748 -0.294099 0.701336 -0.921507 0.445985 -1.896673 -0.423410 0.477803 -1.267383 0.663195 1.043179 -0.805174 -1.774641 1.180515 -2.302439 0.839375 -2.841026 -2.681059 0.748046
wb_dma_ch_sel/assign_138_req_p0 3.406420 0.176545 -2.250464 -0.320203 -1.443389 1.381469 0.459338 -2.179797 -1.457673 -1.430517 0.386472 -2.948277 0.575918 -0.844239 -2.021800 0.158545 -0.318522 -0.033291 0.126054 -2.358941
wb_dma_rf/always_1/case_1/stmt_1 -2.493797 0.568657 0.696059 -0.369123 0.596658 -1.627292 0.959175 -0.424790 -0.427038 -0.068548 0.900090 -0.973767 -1.520867 -1.299599 0.813034 -1.893191 0.386405 -0.816689 -0.285743 0.328671
wb_dma_rf/always_1/case_1/stmt_6 -1.347994 3.950655 0.285108 2.721797 -0.926765 -1.981469 0.543881 1.346599 -3.211945 3.968175 1.134618 3.777110 -0.206603 -1.293821 -1.785096 -0.176317 -2.211599 -1.601012 0.619891 0.197098
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.383481 1.651605 -0.529451 0.540895 -1.986167 2.975612 -1.298693 1.999493 -2.771559 -1.471706 1.074580 -2.259458 -1.000059 -0.630680 -1.205462 3.774363 -4.010455 -2.094342 -0.975567 -0.616980
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 1.370662 -2.226928 -0.268142 -1.372411 1.307694 1.300409 0.265576 0.390198 1.615754 -0.279983 -2.034302 -0.773272 0.396311 0.344391 -0.506368 0.309189 -0.605211 1.318993 1.032624 -0.879625
wb_dma_ch_sel/always_43/case_1 -1.845873 -0.079000 0.881702 0.102167 0.919437 1.652657 -0.661216 -1.279403 -0.762826 -0.901704 -4.176029 -1.092644 2.667144 1.359161 -2.429491 -5.113977 -1.168602 -1.558069 -0.869007 0.847021
wb_dma_ch_sel/assign_9_pri2 2.803257 -3.469985 0.608447 -1.889681 -0.425066 1.160405 0.527544 -1.246313 2.598519 -0.653994 -1.666657 -0.938497 0.615007 0.090329 0.172216 0.122935 0.898903 0.297161 0.152458 -0.015309
wb_dma_pri_enc_sub/always_1/case_1 1.342751 -2.685000 0.467435 -0.654400 0.626771 0.311297 -0.402653 -0.383380 3.007026 -0.911728 -1.891271 0.944592 -0.916347 -0.533411 0.801040 -1.883313 1.288157 -0.752733 -1.589697 0.860197
wb_dma_rf/always_2/if_1 1.672158 1.064869 -2.639204 0.394984 -0.500600 -3.106640 2.778630 -2.965106 -0.895524 3.143631 -0.850528 1.070140 -1.426663 -2.500957 1.557553 -3.905681 3.122737 -1.406280 -1.704728 -1.648119
wb_dma/wire_dma_abort 4.479471 -1.880228 -1.954752 -2.042359 -0.712835 2.439281 0.005106 0.968845 1.019563 -1.306839 -1.398808 -0.379536 -1.540661 -1.855597 -0.346242 0.601851 0.963069 -1.202099 -2.359882 -0.602696
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 1.792751 -1.823696 3.195883 -1.732378 -1.633737 2.619751 1.504011 -3.624470 3.919567 -0.625164 0.936765 -3.668195 2.154307 -0.908451 0.584518 1.096306 1.474259 -1.193472 0.301288 -0.216796
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.498365 -1.667673 1.083881 -0.655539 -1.065177 -1.053456 0.686960 -1.486613 2.941323 -0.350185 -2.163733 -0.499757 -0.550820 0.554068 -1.641624 1.317451 1.443872 0.486640 -0.528111 0.271665
wb_dma_wb_if/input_wb_stb_i 4.568291 -0.636438 -1.174057 1.963521 -2.182282 2.382478 -1.980810 -0.935868 -1.256733 -2.418058 4.632453 -2.848012 -0.223150 -2.866914 -0.669648 2.029231 -2.810647 -1.487332 0.387496 -3.201738
wb_dma_rf/input_de_txsz -1.210299 0.891751 -1.952666 -2.126068 2.627337 2.203375 -1.381090 0.674540 -2.229045 0.971710 -3.521410 -3.052673 3.281184 0.301360 -1.399149 -1.082407 -2.096036 -0.409401 0.742991 -2.000596
wb_dma_ch_pri_enc/wire_pri3_out 1.062890 -2.514765 0.505933 -0.601825 0.733725 0.183130 -0.396253 -0.350519 2.978005 -0.825107 -2.001629 1.019622 -0.976746 -0.535738 0.821555 -2.037243 1.263331 -0.757328 -1.607104 0.850692
wb_dma_ch_sel/wire_gnt_p1 -1.346144 0.637307 -0.104054 1.093357 1.153253 -0.724043 -0.931252 0.904759 0.552421 -0.290772 -0.426197 1.832461 -1.518949 -0.630684 0.607410 -2.013416 0.390090 -1.008800 -1.708771 0.846989
wb_dma_ch_sel/wire_gnt_p0 3.639406 0.281471 3.482876 -1.668250 -3.072537 1.720842 3.284677 0.862589 -0.237046 0.027521 -3.671116 -1.798865 -1.211489 3.702680 -1.195965 5.161490 -2.456370 -0.413751 -0.721147 3.203893
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.300524 1.755820 -0.622447 0.462943 -1.964200 2.970658 -1.299887 2.126951 -2.886313 -1.389791 0.859657 -2.137022 -0.993923 -0.501517 -1.249856 3.812276 -4.012860 -2.025253 -0.990840 -0.532219
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 1.313881 -2.156070 -0.258359 -1.333901 1.282293 1.210111 0.266970 0.375245 1.597118 -0.266432 -1.938229 -0.746932 0.401402 0.344457 -0.490143 0.321493 -0.585390 1.304794 1.053605 -0.845861
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -2.516880 0.617074 0.636484 -0.405451 0.593043 -1.632463 1.044175 -0.461121 -0.549548 -0.103959 0.892411 -1.089053 -1.516292 -1.422970 0.808412 -2.044981 0.426394 -0.891969 -0.366009 0.290355
wb_dma/input_wb0_err_i 4.859472 -2.232213 -2.037910 -2.077830 -0.690848 2.665698 -0.126632 1.042295 1.157728 -1.484605 -1.294825 -0.442519 -1.561264 -2.041918 -0.285844 0.665844 0.888274 -1.240805 -2.359105 -0.789060
wb_dma_ch_sel/always_44/case_1/stmt_4 -0.937467 2.819784 0.963466 0.126859 0.534965 -3.303834 2.435151 0.239727 1.348955 2.086396 -3.327333 0.705400 -2.346501 1.022294 -2.408104 1.522707 0.933362 0.406667 -1.287929 0.779577
wb_dma_ch_sel/always_44/case_1/stmt_1 3.984281 -0.860936 0.857162 0.600721 -6.138410 0.127718 2.316917 -2.281025 -1.604621 -0.575131 5.315603 -0.769402 0.396704 -0.701836 -0.226835 3.316807 3.370282 -0.219904 0.314984 0.812880
wb_dma_wb_mast/wire_wb_data_o -2.323829 -1.199332 2.727379 -1.161286 0.836535 -0.572700 -3.779872 -0.243986 0.681754 1.470360 -0.236656 -1.756485 3.124598 0.174281 3.183244 0.757688 -1.372007 -2.541731 0.091478 0.780714
wb_dma_de/always_6/if_1/if_1/stmt_1 -3.360091 0.391313 -0.914344 -0.551295 3.675240 0.544552 -1.517209 1.697112 -1.539407 0.291194 -4.835242 -0.143752 1.750586 1.702244 -2.148674 -3.504090 -2.827301 0.160447 0.563545 0.024073
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 1.403159 -2.282033 -0.265742 -1.394041 1.326285 1.277411 0.262207 0.446017 1.664536 -0.265087 -2.018670 -0.798664 0.445273 0.335194 -0.481151 0.283847 -0.620074 1.330482 1.093366 -0.913062
wb_dma_ch_sel/always_38/case_1/cond -0.223318 2.394195 -0.113945 0.621754 0.247893 4.642433 0.778185 -1.945119 -0.241127 -3.871328 -0.349593 -3.645776 0.687581 -0.510947 -1.032408 -2.926370 1.179427 -0.813907 -1.804290 -0.742023
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 0.366992 -1.712859 3.307841 -1.476698 -0.649782 2.273656 0.008174 -2.997360 2.808132 -0.642515 -1.822041 -3.292344 3.005464 0.344063 0.109198 -0.919089 0.288032 -1.603610 -0.165854 0.505895
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 -1.321130 0.960463 -1.903183 -2.231508 2.723552 2.231969 -1.362795 0.710439 -2.211474 0.979160 -3.631703 -3.096879 3.322410 0.364423 -1.408028 -1.009852 -2.110636 -0.386667 0.776879 -1.980304
wb_dma_de/assign_4_use_ed 6.172628 -3.902581 -3.957292 -3.854532 -3.159433 0.288384 -2.185303 2.561110 -5.453562 2.541616 -2.475834 2.113446 2.723763 -0.530920 2.328291 0.954100 1.461190 -1.577145 -2.311381 -0.299278
assert_wb_dma_wb_if/assert_a_wb_stb -2.509031 3.380594 0.415420 1.399083 0.229839 -2.493059 1.090087 -1.724585 -1.418418 1.165866 -2.804676 -1.820559 -2.400407 2.284888 -0.021474 -0.299315 -0.248128 -0.317984 -1.636990 2.277767
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 1.231376 0.066644 -4.011108 -1.405322 2.041317 2.315919 -0.153442 1.297583 -2.884709 0.212419 -3.441691 -1.295556 1.589160 0.048702 -2.491408 -1.729389 -1.274557 0.920689 0.398400 -2.645830
wb_dma_ch_sel/assign_132_req_p0 2.516853 0.611963 0.563226 1.621289 -1.914223 -0.215643 0.582589 -0.263155 -1.168667 -0.869673 -1.141297 -0.977842 -0.668065 1.788827 -4.102433 2.143443 -2.851199 0.395104 0.624131 0.160917
wb_dma_ch_rf/always_25/if_1 -0.433334 2.506830 0.032609 1.310887 0.575014 1.604359 1.468699 0.386371 -0.007238 -2.289848 -1.605493 -0.491283 -1.156725 1.424566 0.346694 -0.468838 2.977423 2.264968 -1.526000 0.154463
wb_dma_de/wire_rd_ack -1.322560 0.412843 -1.331564 -1.490386 2.221146 1.251081 -2.012419 0.067504 -0.725902 0.309213 -3.674659 -1.333448 1.893672 -0.518565 -0.166819 -3.275582 -0.164460 -2.274789 -1.792681 -0.356680
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.693908 0.285092 -2.460314 -1.510666 -1.374749 2.528570 0.294528 1.301148 -1.721503 -0.607225 0.554939 -1.525753 -0.508152 -1.534723 -1.069542 2.547190 -0.392650 -0.527474 -0.815184 -1.677926
wb_dma/wire_slv0_adr -1.404536 5.297615 1.909888 4.894022 -4.473151 -2.637754 0.066000 -1.709928 -5.763569 1.946922 1.723136 1.890010 0.631988 -0.788429 -0.723954 -3.648981 0.869206 -5.058047 -4.295870 2.011768
wb_dma_wb_slv/input_wb_stb_i 4.378445 -0.478595 -1.094374 2.064211 -2.183564 2.271110 -2.039877 -0.904774 -1.328812 -2.421899 4.511357 -2.812373 -0.204074 -2.778071 -0.767234 1.955488 -2.907691 -1.469688 0.404003 -3.173347
wb_dma_ch_sel/assign_96_valid/expr_1 0.663707 3.455767 -3.330674 -1.791027 -3.643391 1.934969 0.721515 -1.066601 -3.990107 -2.498237 2.420052 -0.429581 -0.117040 0.556886 0.425795 0.436882 2.084492 -0.599713 -1.679470 1.660099
wb_dma_ch_sel/always_4/stmt_1 -0.102647 2.385267 -0.025422 0.603653 0.015509 4.599262 0.664193 -1.968633 -0.254107 -3.857605 -0.110983 -3.630022 0.622289 -0.602057 -0.932836 -2.784241 1.160126 -1.000934 -1.942788 -0.655916
wb_dma_rf/wire_pointer2_s -1.264092 2.157198 0.762327 0.574922 -0.386719 -2.468072 0.276799 -1.441449 0.142132 0.720875 -1.027680 -0.019574 0.401537 1.684679 -0.131871 1.047899 0.453419 -0.040548 0.014315 1.337841
wb_dma_de/reg_chunk_dec 0.891462 -0.235647 -3.224494 -0.597146 1.542840 1.152414 -0.752820 0.503062 -1.463251 -0.338873 -3.367089 0.433375 0.215429 -0.782918 -1.169190 -3.964961 0.639359 -0.956431 -2.030096 -0.920369
wb_dma_de/reg_chunk_cnt_is_0_r 2.228791 -0.844687 -3.142451 -1.765952 0.463882 1.904779 0.146469 -0.254754 -1.976224 -0.051894 -3.122783 -1.338056 1.680901 -0.127214 -1.842748 -1.967717 0.234530 0.039300 -0.421297 -1.701883
wb_dma_ch_sel/assign_158_req_p1/expr_1 -1.409363 0.604660 -0.106742 1.157424 1.210170 -0.729233 -0.938389 0.917310 0.613103 -0.318554 -0.404833 1.925159 -1.614251 -0.629741 0.645158 -2.086067 0.412203 -1.002608 -1.731854 0.843634
wb_dma/wire_wb0_cyc_o -1.565949 0.755603 -0.039931 1.202820 1.131007 -0.936708 -0.890895 0.810563 0.564687 -0.220130 -0.403209 1.925042 -1.539392 -0.569752 0.666033 -2.056737 0.459822 -1.049453 -1.721377 0.945135
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 2.332312 -1.608477 1.123168 -0.608063 -0.997000 -1.132593 0.659588 -1.410995 2.939493 -0.253364 -2.171926 -0.457955 -0.564171 0.604326 -1.575736 1.285423 1.448525 0.484706 -0.530466 0.378020
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond -1.733606 3.153762 0.419093 -3.351848 -1.826035 -0.442898 1.843755 0.810810 -0.772243 1.234603 -0.329358 1.206632 -1.051768 1.582952 -0.917644 2.021010 -1.203356 -1.995310 -1.811159 3.238933
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 1.226941 0.491869 1.929281 -1.166094 -0.874495 -0.851153 2.621271 1.114895 -0.164033 3.667834 -3.934700 1.229332 -0.841632 2.138535 -0.578290 2.006327 -1.638881 -1.968198 -1.265278 2.940459
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -0.790031 0.139089 1.972566 2.220443 -1.121890 -1.654008 -0.520050 -1.025925 -0.597903 -2.018080 -0.190925 -0.208101 -0.432507 2.452089 -2.138050 -0.306857 -2.949467 0.911809 1.337675 1.313876
wb_dma_ch_rf/reg_ch_adr1_r -0.722568 0.095617 1.911468 2.111690 -1.120109 -1.546333 -0.478259 -1.039936 -0.667082 -1.966300 -0.179278 -0.253124 -0.398332 2.367278 -2.120928 -0.369074 -2.939825 0.886116 1.313070 1.248334
wb_dma/input_wb0_cyc_i -0.361265 3.942185 3.374004 1.328066 -0.796969 0.050565 -5.146877 1.543894 -1.779555 2.069057 1.100413 -2.484333 3.195497 -1.759956 -0.011784 4.667571 -5.928847 -5.080615 -0.338128 -1.135489
wb_dma_ch_sel/always_8/stmt_1 2.971846 -2.857766 0.280731 -2.436648 -0.571905 -1.098260 1.959579 -1.986186 2.259811 2.274370 -2.716306 0.424771 0.618730 0.436650 1.949689 -0.087368 1.578093 0.257545 -0.009271 0.154205
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 0.640795 -1.948923 2.089686 -3.319513 0.046564 -1.025403 0.615932 -2.405269 2.611655 3.000530 -2.921363 -1.457231 2.398284 0.697650 2.879324 0.590859 0.696952 -1.159081 0.216649 0.696848
wb_dma_wb_slv -3.392659 5.786747 1.245486 1.084173 -1.279752 -4.742317 0.604910 -1.892862 -1.637172 2.009663 -2.622361 -0.295680 -1.692119 2.091296 -0.423679 0.262539 -0.650219 -2.129355 -2.526747 3.045224
wb_dma_de/inst_u0 -0.791478 4.345759 -1.473620 -0.281367 -1.262061 0.919920 1.996266 2.725411 -1.559856 -0.745515 -0.381232 3.295939 -2.169573 2.380186 -1.306817 2.400143 2.809206 1.328871 -2.970122 2.391318
wb_dma_de/inst_u1 -0.785405 -0.309197 1.557531 0.572470 0.568363 3.468942 1.411762 2.992824 -0.902221 -2.013967 -1.272199 0.969287 -0.676457 2.777788 -0.485812 0.220319 -1.930311 1.721275 0.696127 2.417308
wb_dma_pri_enc_sub/input_pri_in 1.115989 -2.412283 0.491784 -0.555544 0.542817 0.126599 -0.391143 -0.340600 2.863990 -0.859822 -1.819611 1.083817 -0.998385 -0.536524 0.820762 -1.978457 1.337583 -0.864623 -1.710985 0.975845
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond -0.316645 -0.996147 -1.606041 -0.344681 2.902381 2.939617 -2.511085 -0.315651 -1.255485 0.707615 -0.531234 -3.228188 4.003960 -1.513844 -0.365196 -1.992935 -2.819717 -0.898449 1.786453 -3.656446
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 2.253828 -1.586839 1.204243 -0.597172 -0.971408 -1.152913 0.667424 -1.407575 2.966168 -0.258367 -2.360768 -0.436629 -0.540760 0.696691 -1.643258 1.288748 1.422379 0.540352 -0.517455 0.410824
wb_dma_ch_sel/assign_146_req_p0/expr_1 3.354584 0.145519 -2.144954 -0.276093 -1.470945 1.272439 0.554471 -2.165162 -1.309866 -1.389435 0.475533 -2.804914 0.457306 -0.856886 -1.881814 0.158546 -0.240496 -0.025928 0.121092 -2.280749
wb_dma_ch_sel/assign_101_valid/expr_1 0.026680 3.624704 -1.671573 -1.577669 -4.127355 0.914148 2.206556 -0.814328 -3.820164 -3.115162 0.547367 -1.515118 -0.346775 2.628694 -4.637934 2.294858 0.917338 1.179308 -0.288342 2.112358
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 1.258870 -2.097562 -0.226323 -1.327899 1.255369 1.216771 0.264312 0.383000 1.562322 -0.250037 -1.902136 -0.705520 0.393150 0.308445 -0.448680 0.272581 -0.602913 1.254413 1.009335 -0.852457
wb_dma_de/reg_de_adr1_we 0.015368 1.013851 0.813660 1.673100 -0.849293 -0.717116 -1.116184 -1.102617 -0.516229 -1.618804 0.765268 -1.193983 -0.467382 0.504387 -0.805362 0.176660 -1.737128 -0.346161 0.130083 -0.041866
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 2.214797 1.167268 0.831218 -0.670836 -0.995957 3.385044 1.063750 -1.471779 0.732689 -2.274679 -1.502871 -2.687337 -0.275140 -0.230481 0.866608 -0.649826 0.517567 -1.414485 -2.382157 0.069522
wb_dma_ch_sel/always_46/case_1 0.481321 -0.345844 -2.557531 -1.340095 0.065295 0.254408 -2.108446 1.167974 -0.741979 0.659057 1.445814 2.030071 0.120891 -0.664347 1.187038 0.794135 -0.594991 -1.072516 -0.949575 -0.289444
wb_dma_ch_rf/assign_11_ch_csr_we -1.371759 4.539644 -0.227075 -2.499370 -3.380736 0.498119 0.700840 0.662461 -3.403115 2.215533 -0.066480 2.141663 1.280610 2.334984 -1.598813 2.598146 -0.522643 -2.126647 -1.118709 3.409897
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 -3.691501 0.532728 0.435328 -1.061086 3.257672 0.143189 -0.301937 -1.300889 0.654793 1.702000 -1.719632 -2.190501 3.260829 0.598318 0.245402 -1.816053 -0.618013 0.450606 1.975671 -1.116749
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.455608 -1.685287 1.183549 -0.611752 -1.065186 -1.140725 0.696542 -1.495272 3.050837 -0.274242 -2.253077 -0.449155 -0.598151 0.620719 -1.584898 1.309984 1.543935 0.499853 -0.546620 0.371681
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 3.242294 1.804517 -0.535919 0.554553 -1.947682 2.918053 -1.301113 2.158394 -2.886059 -1.419639 0.917421 -2.144113 -1.073418 -0.471500 -1.276004 3.838775 -4.117540 -2.024730 -0.963111 -0.496522
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.805163 0.166962 -2.467011 -1.483512 -1.393011 2.495822 0.306717 1.283348 -1.671719 -0.668090 0.747706 -1.475058 -0.547798 -1.555075 -1.062100 2.672454 -0.353939 -0.428719 -0.692980 -1.702640
wb_dma/wire_de_adr0_we 1.296344 -0.030748 -0.022393 -0.151663 -0.996596 0.313205 1.401588 -0.702926 1.038535 0.089770 2.792953 -0.393567 -0.777888 -1.301950 0.563224 1.934490 1.171857 0.295375 0.418428 -0.720000
wb_dma_wb_slv/wire_rf_sel 1.666909 4.137140 0.088253 3.298581 -0.329126 -2.348463 -0.415628 -2.281893 0.431237 0.947014 1.976343 -1.950022 -0.323529 -3.376559 -2.264653 0.862881 -3.281924 -1.962395 0.134042 -4.250128
assert_wb_dma_wb_if -2.501837 3.390131 0.442219 1.328907 0.188113 -2.471948 1.148274 -1.773313 -1.342555 1.152993 -2.758708 -1.819329 -2.306597 2.271745 -0.064911 -0.313858 -0.181354 -0.322902 -1.573847 2.226432
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond -0.620753 -0.507501 0.885472 -1.039374 -0.118619 2.330776 0.131456 -2.095176 -1.490383 -0.542005 -4.036916 -2.927474 4.231234 1.947439 -3.094520 -3.341224 -1.614674 -0.705948 0.702132 0.022037
wb_dma_ch_sel/assign_120_valid 3.536388 -0.828630 -3.146312 -1.994332 -0.605960 2.210247 1.553741 -1.043929 -0.965190 0.045898 -0.458171 -1.807978 0.980597 -1.407902 -1.247790 -0.061148 1.449776 0.252699 -0.078638 -2.386358
wb_dma/wire_wb1s_data_o -2.376715 -1.041042 2.761131 -1.107041 0.779578 -0.711102 -3.720811 -0.214577 0.570623 1.559961 -0.272715 -1.664504 3.122913 0.289278 3.192368 0.821331 -1.323805 -2.536475 0.070255 0.865893
wb_dma_de/wire_adr0_cnt_next1 -0.793306 4.270093 -1.328570 -0.201058 -1.319391 1.006975 2.058960 2.635730 -1.514930 -0.853269 -0.454629 3.221673 -2.162404 2.500289 -1.362912 2.298889 2.853469 1.417085 -2.981235 2.491220
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 1.352500 -2.208613 -0.223462 -1.362067 1.276537 1.243530 0.293149 0.376902 1.599271 -0.249630 -1.978017 -0.734705 0.394300 0.308660 -0.475739 0.299715 -0.610846 1.319249 1.024808 -0.851776
wb_dma/wire_pt0_sel_o -2.129239 -0.827972 3.520368 -0.625981 0.978695 0.959578 -4.270513 1.789045 -0.113858 1.956544 -0.320807 -1.316073 2.917134 0.448263 3.591677 1.936694 -3.461864 -3.663213 -0.166619 1.593312
wb_dma/wire_pt0_sel_i -3.184124 4.543287 0.207193 1.703635 0.550827 -2.780214 0.499376 -1.188394 -1.238879 0.919459 -3.289573 -0.823437 -3.446705 1.982502 0.145404 -1.213554 -0.032690 -1.566494 -3.225163 3.095505
wb_dma_ch_rf/always_11 2.209953 -1.142875 -2.775539 -1.469681 2.001920 2.621605 -1.723899 3.260249 -0.748629 -1.245635 -4.391409 0.036311 -0.908139 -0.501359 -1.487686 -1.094206 -1.736804 -0.499772 -1.811423 -0.969657
wb_dma_ch_rf/always_10 4.495720 -1.948650 -1.850831 -1.889526 -0.719423 2.377163 0.002879 0.888644 1.074662 -1.288020 -1.186095 -0.392393 -1.512410 -1.975849 -0.250289 0.589762 0.915935 -1.262516 -2.359944 -0.662584
wb_dma_ch_rf/always_17 -1.925149 0.052155 0.713137 0.167438 0.901352 1.530289 -0.715748 -1.232700 -0.965319 -0.868248 -4.199264 -0.960032 2.597300 1.329349 -2.507457 -5.275201 -1.169595 -1.672046 -0.981564 0.921589
wb_dma_ch_rf/always_19 -2.666913 2.032553 -1.320879 1.251360 1.293455 -1.133122 0.690977 -1.114523 -1.616136 1.258669 0.573237 0.492011 0.975888 -0.103063 -0.347734 -2.805940 0.882423 0.440536 0.623711 -0.862754
wb_dma_ch_rf/input_de_csr_we 2.603673 -3.204690 0.502440 -4.210803 -0.085634 0.029385 -2.870879 -0.070077 -0.211798 3.061464 -4.537681 -1.947534 3.624137 0.382327 3.364965 1.257455 -1.302171 -2.931057 -1.073274 0.022068
wb_dma_ch_sel/assign_147_req_p0 3.234946 0.341054 -2.239346 -0.248267 -1.493205 1.283569 0.512660 -2.065449 -1.554792 -1.461213 0.537943 -2.873278 0.502680 -0.692547 -1.986848 0.303705 -0.345970 0.042940 0.182844 -2.254899
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.205412 1.694650 -0.491000 0.617706 -1.917344 2.919450 -1.339476 2.134116 -2.769885 -1.356248 1.067489 -2.127647 -1.030123 -0.590525 -1.103852 3.780647 -4.030350 -2.071737 -0.961751 -0.549479
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 1.897010 -0.693338 -1.088490 0.671575 0.049951 1.544156 -1.217568 0.721429 -1.043460 -0.452415 0.543807 -0.589131 0.432822 -1.331478 -0.418678 -0.146678 -1.388496 -0.663492 -0.068289 -1.701628
wb_dma_wb_if/wire_slv_dout -0.457195 2.151562 1.841821 1.837274 -7.344777 -4.284505 -1.887269 -4.627146 -5.475782 0.328225 4.944675 -2.024049 1.079102 -1.382164 -0.528162 -0.189408 -0.766509 -5.679422 -0.916220 2.553762
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond -2.530990 1.381397 0.578299 -0.881202 0.980061 0.879586 1.052419 -2.167198 0.008340 -0.317435 0.083993 -3.231927 0.337235 -2.843273 0.102122 -4.334493 1.275387 -2.987136 -1.725500 -0.696478
wb_dma/wire_pointer 2.122432 -3.532158 1.369058 -1.867087 -0.975502 -2.014178 2.478102 -1.857964 1.809067 1.943277 -3.510000 1.394859 0.643516 2.309783 0.554524 -0.654227 0.287637 1.360724 1.128585 1.469177
wb_dma_de/assign_75_mast1_dout/expr_1 -2.257751 -1.260354 2.714144 -1.163280 0.795010 -0.664008 -3.903870 -0.179980 0.611351 1.507749 -0.229469 -1.640643 3.160187 0.221507 3.288325 0.811153 -1.382556 -2.557374 0.125775 0.827924
wb_dma/wire_ch3_csr -1.301160 2.856147 -1.212376 -2.531562 -2.883460 1.355389 -1.740159 -0.975416 -3.606743 -1.058916 2.102332 -1.495889 2.244682 0.865956 2.674406 1.210757 1.423799 -2.110114 -1.545362 2.166543
wb_dma_ch_rf/assign_27_ptr_inv 0.503931 -3.154592 1.010277 -0.775604 1.052295 0.347875 0.889966 0.546690 1.492596 -0.705854 -3.030555 0.287826 0.418317 2.408902 -1.938194 -0.260791 -1.955627 2.580546 2.315162 0.529577
wb_dma_de/reg_adr1_inc -0.075769 1.074634 0.831864 1.662711 -0.878632 -0.802917 -1.092887 -1.175908 -0.488768 -1.566370 0.808306 -1.178157 -0.425595 0.535549 -0.760044 0.203507 -1.661320 -0.339336 0.125263 0.032682
wb_dma_ch_sel/input_ch6_csr -1.535500 2.761397 -0.189515 -2.118191 -2.686600 -1.100839 -0.239953 -0.507679 -2.682208 -0.299500 -0.392309 -0.292039 0.586101 2.374771 -0.190624 1.773394 0.686711 -1.095710 -1.341785 3.096457
wb_dma_de/input_mast0_err 4.889022 -2.220024 -1.962649 -2.046808 -0.769997 2.741877 -0.103767 0.903413 1.054882 -1.441821 -1.235717 -0.627316 -1.367536 -2.012766 -0.304010 0.706039 0.751610 -1.241643 -2.239989 -0.891148
wb_dma_de/assign_68_de_txsz/expr_1 -1.022315 1.660625 -1.103335 -1.193416 1.664395 3.464740 -0.598314 -0.559905 -2.371454 0.133839 -3.711799 -3.738443 3.931027 0.337458 -2.458909 -2.595321 -1.812122 -1.079086 0.048305 -1.893110
wb_dma/wire_ch2_csr -1.383862 2.860985 -1.264142 -2.478923 -2.994864 1.142954 -1.650721 -1.011701 -3.783001 -1.124489 2.087649 -1.489883 2.168627 0.915669 2.463071 1.120863 1.604375 -2.022120 -1.524793 2.269523
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 1.337264 -2.774417 0.475858 -0.649401 0.719244 0.357786 -0.422595 -0.375518 3.076347 -0.949234 -1.908883 0.891849 -0.892585 -0.598994 0.838437 -1.913509 1.297193 -0.673883 -1.517519 0.762693
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 1.333490 -2.223180 -0.257874 -1.356400 1.279195 1.269076 0.260631 0.406460 1.621375 -0.265389 -1.980340 -0.734494 0.381382 0.344969 -0.457469 0.290810 -0.629386 1.331310 1.018251 -0.881213
wb_dma_rf/input_ndnr 1.639829 -2.812366 1.194999 -3.143113 -0.470801 2.076306 -1.087986 0.503647 -0.078606 -0.871060 -4.626539 -2.511642 2.399459 2.144096 -1.906771 0.965371 -2.787305 -0.427703 0.572017 0.965670
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 1.412232 -2.306046 -0.237861 -1.364191 1.308588 1.269252 0.256184 0.419305 1.682203 -0.295608 -1.965509 -0.751056 0.420043 0.317748 -0.490687 0.322663 -0.592634 1.356885 1.059199 -0.881947
wb_dma_de/always_19/stmt_1 0.352389 1.962658 0.687680 -0.861696 1.127913 3.347638 4.274459 2.698823 0.957547 0.302302 -0.123174 -0.104507 -2.688445 -0.122612 0.627143 2.713924 0.725970 0.895270 -0.693219 0.639549
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 0.189276 -0.005644 -1.470038 0.819478 -0.798828 0.005751 -0.254336 -2.424710 -1.688527 0.276402 1.582919 -0.324657 1.680540 -1.174562 0.171046 -2.946449 1.310368 -1.297148 -0.309415 -0.922272
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 2.335976 -4.180469 -2.104065 0.354759 -3.142485 0.925024 -2.369287 0.145921 -4.502133 -1.508676 2.236129 3.187450 1.678034 -0.004129 1.933327 -3.535861 2.164056 -1.900503 -1.897317 1.967810
wb_dma_ch_sel/assign_139_req_p0/expr_1 3.301382 0.249104 -2.085623 -0.174042 -1.495136 1.168505 0.480834 -2.225528 -1.358432 -1.435735 0.539125 -2.841724 0.459130 -0.799801 -1.931062 0.191928 -0.344585 -0.067168 0.141198 -2.274673
wb_dma_de/assign_78_mast0_go/expr_1 -1.575919 0.793319 -0.077065 1.224535 1.154940 -0.900265 -0.908311 0.887776 0.519866 -0.208943 -0.366081 1.971907 -1.618064 -0.588974 0.660259 -2.059876 0.470007 -1.034805 -1.756960 0.922013
wb_dma/assign_6_pt1_sel_i -2.204347 -0.712099 3.516147 -0.556438 0.955963 0.916281 -4.194264 1.769227 -0.186239 1.989182 -0.339833 -1.255076 2.892207 0.467423 3.541234 1.917423 -3.414711 -3.681535 -0.181868 1.613890
wb_dma/wire_mast1_adr 0.434658 1.836538 0.777299 -0.952210 1.035698 3.374816 4.152948 2.676156 0.979264 0.304496 -0.142484 -0.213158 -2.567725 -0.095691 0.709817 2.785587 0.624197 0.729239 -0.761961 0.738130
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.507444 0.722300 -0.109793 1.170231 1.194010 -0.819008 -0.924032 0.914237 0.551382 -0.276179 -0.405304 1.965788 -1.626334 -0.606185 0.656373 -2.098624 0.466055 -1.061084 -1.790007 0.913420
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 4.559286 -1.962988 -1.944812 -1.974629 -0.655203 2.485392 -0.079072 1.015519 1.015229 -1.389811 -1.384451 -0.368641 -1.479806 -1.902256 -0.325159 0.595607 0.813687 -1.240373 -2.364226 -0.646491
wb_dma_rf/input_dma_busy -1.488159 4.690367 -1.561574 1.298380 0.306576 -0.549181 3.981937 -2.174917 -1.286025 4.545129 -0.960121 2.614771 0.873489 0.322773 -2.289662 -3.592072 -0.068091 -1.330942 -0.614146 -0.705786
wb_dma_de/reg_adr1_cnt -0.666147 0.641758 2.129099 2.126170 -0.250142 2.772527 0.396326 1.854814 -1.413049 -3.585661 -0.555153 -0.185006 -1.121573 3.135946 -1.292509 0.310760 -3.372700 1.361973 0.721376 2.270627
wb_dma_ch_sel/always_42/case_1/stmt_4 0.627521 -1.919466 2.121389 -3.326993 0.045345 -1.028174 0.717358 -2.371155 2.660626 2.988135 -2.923569 -1.444564 2.344481 0.705182 2.810764 0.680837 0.715935 -1.095487 0.265609 0.716275
wb_dma_ch_sel/always_42/case_1/stmt_2 -1.177238 -1.794101 2.449577 -1.464046 1.343747 0.257904 -1.654181 -0.810880 3.623602 -0.203567 -2.188990 -0.779985 0.715691 -0.218735 1.847251 -1.300792 0.442216 -2.045958 -1.332111 1.474489
wb_dma_ch_sel/always_42/case_1/stmt_3 0.182028 -2.470309 2.609615 -2.717249 0.188988 1.027771 -0.749432 -1.753216 3.059775 0.175358 -1.859655 -2.778314 2.415279 0.450733 1.259983 0.846344 0.010400 -1.117804 0.434803 0.666227
wb_dma_ch_sel/always_42/case_1/stmt_1 2.516116 -1.495452 -2.051502 -2.981860 -2.002532 2.806568 -2.677657 2.701942 -5.439799 2.528707 0.855990 -0.488554 4.449061 -1.424437 2.210287 2.212466 0.521897 -2.982302 -1.166476 -0.402781
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -3.400769 2.570032 1.789662 -0.385766 0.333597 -5.910818 1.920313 -2.555736 -0.779318 1.138125 -2.856668 -1.795105 -0.298841 1.450931 0.107084 -0.393396 1.333636 -0.372277 -0.437008 2.777865
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 4.038260 0.284493 -0.609293 3.339165 -3.473180 3.896408 -1.538098 -0.083491 -4.490574 -1.516433 5.910510 -1.796235 0.855398 -1.502371 -0.367942 1.792558 -4.306995 -2.755509 0.538666 -1.462635
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.493349 0.639513 -0.062476 1.134452 1.175638 -0.814685 -0.942201 0.846827 0.604680 -0.264684 -0.411420 1.890042 -1.562333 -0.631445 0.687286 -2.080416 0.456297 -1.015457 -1.673584 0.852483
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 2.388184 -3.942832 -1.131368 0.799452 -2.824411 2.225259 -2.834536 1.734849 -4.695211 -0.902402 2.155595 3.373417 1.496582 0.089449 2.404505 -2.459813 0.174607 -3.035362 -2.093006 2.621239
wb_dma_ch_sel/always_3/stmt_1/expr_1 1.525577 -2.950851 1.471654 -3.209830 -0.421612 2.077432 -1.183522 0.405178 0.095476 -0.922031 -4.862295 -2.645746 2.524079 2.302245 -1.866149 0.889248 -2.848024 -0.517917 0.579598 1.146750
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.280289 -1.545278 1.191435 -0.539417 -0.924452 -1.221161 0.699014 -1.407291 3.000084 -0.264523 -2.326985 -0.437609 -0.626102 0.670064 -1.673604 1.319896 1.418684 0.574752 -0.521090 0.328227
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond 2.363676 0.521267 -1.462653 -0.827836 -0.110409 3.677418 -1.702632 4.009722 -3.358315 -0.213405 -2.300658 -0.678161 0.111489 0.047251 -1.077406 1.852277 -3.666570 -1.898226 -1.388600 -0.038445
wb_dma/wire_txsz -2.059696 -0.035704 0.865432 0.218589 1.024770 1.406144 -0.666233 -1.229795 -0.750338 -0.857639 -4.293832 -0.896005 2.575014 1.372589 -2.429272 -5.350706 -1.165119 -1.510066 -0.899693 0.944091
wb_dma_de/always_14/stmt_1 4.742364 -2.063277 -1.908617 -2.088192 -0.821647 2.532587 0.037236 0.919895 1.105636 -1.361113 -1.281644 -0.429587 -1.529021 -1.972906 -0.275886 0.689461 0.954397 -1.254027 -2.375956 -0.681495
wb_dma_wb_slv/reg_rf_ack 4.617286 -0.687894 -1.206648 1.826025 -2.144921 2.417873 -1.892970 -0.860507 -1.207898 -2.366396 4.488818 -2.777810 -0.212312 -2.879975 -0.677567 1.969137 -2.705221 -1.480823 0.325955 -3.181310
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 -0.203670 2.247163 -0.046315 0.526556 0.232386 4.522418 0.675195 -2.013875 -0.075642 -3.821666 -0.302665 -3.689876 0.700780 -0.568685 -1.002617 -2.807284 1.090266 -0.922440 -1.772463 -0.709040
wb_dma/wire_de_csr_we 2.583272 -3.105086 0.492525 -4.228507 -0.060213 0.154902 -2.877968 -0.059724 -0.214452 3.014386 -4.508061 -2.113547 3.645991 0.350193 3.286313 1.295254 -1.409306 -2.924735 -1.004077 -0.085740
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.337982 1.648669 -0.501398 0.532709 -1.924886 2.865946 -1.261860 2.065618 -2.666690 -1.409139 0.977801 -2.114983 -1.094365 -0.571616 -1.144246 3.770621 -3.978225 -2.040295 -0.977673 -0.504161
wb_dma_wb_slv/assign_1_rf_sel/expr_1 1.590196 3.911901 0.093666 3.239797 -0.212396 -2.156039 -0.442568 -2.200618 0.544041 0.852973 2.113448 -1.927508 -0.312944 -3.348978 -2.154592 0.923714 -3.214099 -1.776233 0.284176 -4.209480
wb_dma/wire_ch1_txsz -2.455733 0.298606 2.754616 -0.275753 0.079646 -0.923909 -1.936096 -1.234833 2.120761 0.148365 -0.392062 -0.171932 0.442678 -0.500989 2.360061 -1.492714 1.035430 -3.346020 -2.284960 2.362891
wb_dma_rf/inst_u9 4.688969 -2.050099 -2.005589 -2.015225 -0.678177 2.573603 -0.062967 0.982046 1.044638 -1.382959 -1.353172 -0.447004 -1.504514 -1.940816 -0.341257 0.606228 0.845049 -1.189438 -2.363567 -0.756684
wb_dma_rf/inst_u8 4.595249 -2.107173 -1.883323 -1.925460 -0.653393 2.499305 -0.107435 0.893541 1.241817 -1.333950 -1.173191 -0.373303 -1.512354 -2.078091 -0.176245 0.542541 0.942651 -1.266794 -2.336926 -0.725215
wb_dma_rf/inst_u7 -1.707406 2.919613 -0.393961 -2.027369 -2.612209 -1.200534 -0.323711 -0.512782 -2.915488 -0.313886 -0.126063 -0.350694 0.669865 2.160151 -0.083329 1.570490 1.017038 -1.070308 -1.397100 2.920231
wb_dma_rf/inst_u6 -2.030192 3.103116 -0.073709 -2.078130 -2.639367 -1.364561 -0.269199 -0.778585 -2.622491 -0.303999 -0.187809 -0.490506 0.646429 2.439822 -0.138770 1.701364 0.697122 -1.181020 -1.261639 3.158557
wb_dma_rf/inst_u5 -1.433229 2.837881 -0.238571 -2.008276 -2.851048 -1.195086 -0.093852 -0.500486 -2.800138 -0.319185 -0.081625 -0.269289 0.500572 2.323251 -0.231471 1.922016 0.861985 -1.009286 -1.282538 3.072762
wb_dma_rf/inst_u4 -1.797579 3.055930 -0.279043 -2.287721 -2.657979 -1.175662 -0.065422 -0.681911 -2.712111 -0.287963 -0.222949 -0.633555 0.661648 2.193610 -0.186505 1.801176 0.963152 -1.074884 -1.320316 2.931905
wb_dma_rf/inst_u3 -1.532391 2.771326 -0.159434 -2.129331 -2.666568 -1.168019 -0.106877 -0.403395 -2.645660 -0.290841 -0.216740 -0.274740 0.561670 2.298848 -0.024583 1.986941 1.045830 -0.929589 -1.356050 3.088303
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.708443 0.363349 -2.463296 -1.568490 -1.505061 2.453522 0.406566 1.255149 -1.782618 -0.558566 0.557790 -1.496319 -0.542186 -1.477828 -1.138306 2.671894 -0.333208 -0.508731 -0.811076 -1.579907
wb_dma_rf/inst_u1 -1.886165 2.763592 -0.142895 -2.302946 -2.589930 -1.294318 -0.254030 -0.557832 -2.580261 -0.377886 -0.311569 -0.404846 0.582228 2.445987 -0.162217 1.851945 0.724478 -0.954543 -1.161094 3.196325
wb_dma_rf/inst_u0 -3.425862 4.794584 1.017658 0.099030 -2.322745 -3.105769 1.600380 -1.587970 -3.140051 1.829658 -0.743522 0.548394 -0.343161 1.454874 -1.324897 -1.465804 0.273924 -2.018009 -1.614142 2.608473
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 -0.543955 -0.193746 -0.801276 -0.660945 0.122681 1.575965 -2.375898 4.309943 -5.496626 -0.278492 -2.888057 1.428354 1.187790 1.608910 0.348167 -1.010926 -1.570055 -1.568270 -2.103730 2.132678
wb_dma_inc30r/assign_2_out -2.025843 1.324397 0.251379 0.801731 1.604449 3.678287 1.274728 4.703359 -2.624006 -1.889131 -2.118986 1.944086 -0.466063 2.447463 -0.769269 -0.875129 -1.028939 2.465247 0.134031 1.879498
wb_dma/wire_mast1_din -2.317026 -1.189783 2.760205 -1.185710 0.822817 -0.664020 -3.823358 -0.242564 0.630293 1.477998 -0.256883 -1.741162 3.164492 0.222633 3.246855 0.771215 -1.408883 -2.574885 0.090562 0.836500
wb_dma_ch_sel/assign_2_pri0 3.712165 -1.870624 -2.676836 -2.562657 0.860644 3.382499 -0.786203 2.370866 -1.206191 -1.011150 -3.973846 -1.767844 0.610416 0.097899 -2.121370 0.949108 -2.130191 0.530772 -0.112971 -1.824580
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.314047 1.706469 -0.584025 0.480317 -1.970714 3.024601 -1.281972 2.062194 -2.809251 -1.395806 1.000582 -2.209420 -0.963331 -0.596981 -1.209458 3.796049 -3.947504 -2.081276 -0.956737 -0.556404
wb_dma_rf/input_de_adr0_we 1.318892 -0.044283 -0.019834 -0.213330 -1.025553 0.330893 1.328002 -0.670234 1.051033 0.109953 2.719489 -0.405042 -0.756607 -1.277314 0.565535 1.930625 1.096529 0.262798 0.400211 -0.687636
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 2.389324 -1.672716 1.103896 -0.599152 -0.931382 -1.102011 0.660157 -1.461246 3.037456 -0.274594 -2.334639 -0.476464 -0.587384 0.545073 -1.638686 1.252682 1.480351 0.544468 -0.522975 0.270130
wb_dma_wb_mast/always_1/if_1/stmt_1 -1.567050 4.062996 1.296192 -0.290971 -1.327644 -4.715157 0.075508 -1.608968 -2.262114 2.761881 -1.260267 -2.112058 0.465621 0.843505 1.626061 1.450864 2.195156 -1.522264 -2.066608 0.422798
wb_dma_ch_sel/always_48/case_1/cond 0.997417 -2.387335 0.520386 -0.549742 0.690881 0.117807 -0.427529 -0.328093 2.861254 -0.807665 -1.956188 1.058534 -0.983392 -0.518067 0.839427 -2.021476 1.283075 -0.811140 -1.681159 0.957189
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.254276 1.854976 -0.466846 0.544752 -2.042293 2.901818 -1.273954 2.006161 -2.873445 -1.434492 0.993246 -2.267573 -1.019150 -0.469724 -1.290300 3.880965 -4.050609 -2.026140 -0.952717 -0.516492
wb_dma_rf/input_wb_rf_we -0.963698 6.440589 -0.249215 1.904340 -4.086731 -1.285135 -0.893857 -2.922341 -1.949588 2.056420 -1.779441 2.709734 2.603565 4.805654 -1.431397 1.411121 1.685725 -0.952475 -1.475841 2.494097
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.171798 -2.466991 0.497754 -0.582920 0.600139 0.194578 -0.393304 -0.289297 2.918764 -0.908744 -1.867805 1.014089 -1.011111 -0.554309 0.823057 -1.924687 1.321897 -0.810323 -1.653915 0.911055
wb_dma/assign_7_pt0_sel_i -3.182554 4.429706 0.178156 1.725281 0.559121 -2.710828 0.531477 -1.122515 -1.257217 0.850801 -3.259441 -0.636973 -3.432251 2.001236 0.058418 -1.368330 0.027656 -1.517708 -3.270401 3.107100
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 0.371713 -2.986613 1.031316 -0.740827 1.014827 0.278826 0.879103 0.516583 1.378829 -0.668857 -2.897937 0.329533 0.408193 2.389209 -1.864548 -0.311659 -1.952693 2.571173 2.319555 0.507449
wb_dma_wb_mast/wire_mast_pt_out -1.670534 3.800090 1.293554 -0.121895 0.639881 -2.685401 0.254466 -1.127823 1.256841 1.242394 -2.101913 -1.062374 0.609658 -0.243147 -1.241264 0.324746 -0.133737 -1.132815 -1.105749 -0.681352
assert_wb_dma_ch_arb/input_state 2.521135 0.214195 -2.557040 -1.234064 -0.409032 2.338631 -1.209242 2.066049 -2.912101 -0.772829 -2.000161 -1.102699 0.268401 -0.295651 -1.698073 0.709399 -1.639414 -0.805655 -1.157068 -1.046111
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 1.393084 -2.325982 -0.284696 -1.378615 1.370585 1.317093 0.270047 0.445907 1.671088 -0.269664 -2.015271 -0.791172 0.425813 0.343655 -0.490163 0.287601 -0.652811 1.388032 1.093554 -0.931969
wb_dma_de/always_8/stmt_1/expr_1 1.017806 -0.497056 -3.276441 -0.589290 1.655792 1.266326 -0.873793 0.585547 -1.308964 -0.402354 -3.319296 0.425497 0.241877 -0.837289 -1.157709 -3.919844 0.553422 -0.876116 -1.899370 -1.097581
wb_dma/wire_ch0_csr 0.928763 0.950156 -0.865663 -1.846830 -1.708906 3.527860 1.249734 1.054315 -4.421006 1.192528 0.054916 0.357418 1.454519 -0.626144 3.043238 -2.333144 1.426774 -3.363628 -3.531898 0.965940
wb_dma_de/assign_69_de_adr0/expr_1 1.409109 3.378044 -1.499850 -0.367510 -3.851165 -2.434050 2.454210 0.957827 -2.698087 1.991700 1.598331 2.521084 -1.360818 -0.127975 -1.873278 3.753110 4.138191 -0.015455 -2.399397 1.098438
wb_dma_wb_slv/wire_pt_sel -6.411660 8.799285 3.171962 1.137227 0.678141 -4.478544 -0.617827 0.924549 -2.991121 5.405137 -3.745348 -0.130594 -1.148213 1.182009 -0.361932 1.149296 -3.545470 -5.262885 -3.292129 3.983096
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond 0.061821 0.214705 -2.350365 -1.808430 1.016163 -2.155614 2.608271 -1.151098 -0.669621 2.137034 -0.836690 0.117188 -1.969956 -2.735591 1.921970 -3.605271 2.443215 -1.348779 -1.792549 -0.967727
wb_dma_ch_sel/wire_de_start -2.757416 2.719558 0.815254 0.464235 0.771261 2.412066 1.546720 -1.953049 -0.679419 -3.515644 0.847459 -4.084236 -0.961757 -1.687922 -0.190218 -4.238075 1.081377 -1.553315 -1.802188 -0.281839
wb_dma_wb_mast/assign_3_mast_drdy -0.438781 0.451262 -0.517444 -5.571360 -0.361983 0.591347 -1.678406 -1.657105 2.395806 -1.777593 -0.936405 -4.812891 -0.160953 -0.873130 0.134422 2.682677 -0.508206 -2.362350 -0.688810 0.831834
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 0.122415 -0.135372 -1.338926 -2.623255 1.005041 2.109243 -0.974297 -0.875448 -1.439133 0.659480 -3.297001 -3.225294 3.468790 0.057439 -0.872719 -1.370289 -0.475597 -1.331694 -0.175498 -1.249813
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.765014 0.258574 -2.511161 -1.501404 -1.414823 2.529365 0.302010 1.310744 -1.770586 -0.645135 0.613099 -1.501271 -0.513242 -1.505636 -1.082711 2.651093 -0.434777 -0.476421 -0.772926 -1.677923
wb_dma_de/always_5/stmt_1 2.352997 -0.900537 -3.117190 -1.672350 0.336794 1.976573 0.105545 -0.267631 -2.063631 -0.126286 -2.880885 -1.380077 1.726034 -0.249046 -1.809998 -1.875401 0.147604 -0.038962 -0.400252 -1.767611
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.480865 0.696322 -0.054000 1.181876 1.122668 -0.851556 -0.884276 0.847506 0.542053 -0.266883 -0.347698 1.866095 -1.504858 -0.615616 0.667328 -2.032006 0.425701 -0.993816 -1.670824 0.884097
wb_dma_de/input_mast1_err 4.639553 -1.999338 -1.901185 -2.086804 -0.800261 2.525414 0.021981 0.836747 1.143655 -1.339901 -1.289917 -0.463291 -1.507256 -1.986842 -0.267461 0.661035 0.965493 -1.294911 -2.410528 -0.679519
wb_dma_de/reg_mast0_adr -2.339001 2.597535 -0.009612 -1.936411 -1.447874 -2.242929 -1.617413 -3.386907 0.057359 -2.959938 1.291470 -4.313054 -0.578974 1.165515 -1.294666 1.859102 -2.237505 -0.554495 1.260968 1.079641
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond 1.583106 -2.421372 2.447093 -2.791516 -0.870958 1.377436 0.709763 -2.486616 4.087425 0.227990 1.108545 -3.120283 1.554544 -1.042757 1.808080 2.665780 1.242922 -0.807454 0.788693 -0.169517
wb_dma_ch_rf/assign_15_ch_am0_we 0.439097 -0.294647 -2.461219 -1.324756 0.049583 0.211645 -1.999349 1.078648 -0.700746 0.664268 1.390773 2.032838 0.083106 -0.636356 1.103760 0.752260 -0.566296 -1.034024 -0.943282 -0.241798
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 2.747025 -3.369991 0.581578 -1.822878 -0.475311 1.128646 0.516967 -1.243528 2.521667 -0.646537 -1.578992 -0.949470 0.627643 0.019297 0.207010 0.066157 0.875118 0.235581 0.100125 -0.039845
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 1.369148 -2.243818 -0.276374 -1.378707 1.339893 1.284786 0.248625 0.438962 1.606433 -0.250001 -1.997414 -0.769974 0.431295 0.346238 -0.506432 0.290696 -0.649242 1.337666 1.082042 -0.918608
wb_dma_rf/inst_u2 -2.204552 3.623912 -0.097002 -1.230908 -2.370485 -2.454402 -0.467311 -1.436113 -2.213768 -0.329301 -0.582880 -0.205352 1.001504 3.313452 0.260868 2.301243 1.343871 -0.542840 -1.000532 3.572727
wb_dma_ch_rf/wire_ch_adr1_dewe -0.092725 1.060827 0.766123 1.604679 -0.856384 -0.809645 -1.051595 -1.144822 -0.480631 -1.492374 0.727587 -1.141344 -0.463495 0.483329 -0.755412 0.137208 -1.618144 -0.388802 0.075315 -0.001043
wb_dma_ch_rf/always_17/if_1 -2.084254 0.016146 0.940694 0.009110 0.998140 1.514980 -0.675550 -1.206949 -0.782158 -0.980829 -4.555320 -0.993469 2.570753 1.541613 -2.597915 -5.306489 -1.268907 -1.570719 -0.966694 1.043163
wb_dma_de/assign_71_de_csr 0.641862 -1.977300 2.085994 -3.290624 0.070508 -1.094819 0.708794 -2.431632 2.685060 3.070050 -2.967167 -1.352894 2.348660 0.704843 2.942101 0.497844 0.782466 -1.104446 0.187916 0.737810
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 -1.571137 0.710034 -0.034645 1.212008 1.188479 -0.892179 -0.898157 0.873964 0.580764 -0.222085 -0.385391 1.954848 -1.574070 -0.609324 0.658744 -2.112456 0.455045 -1.001603 -1.713829 0.912423
wb_dma_ch_sel/always_42/case_1 2.107875 -1.141176 -2.434763 -2.526525 -1.024620 0.573451 -2.458007 2.938993 -4.678201 4.375622 -0.280406 2.277004 2.777482 -1.753401 4.374002 0.510701 1.021986 -3.679641 -2.541642 0.297616
wb_dma_ch_sel/always_1/stmt_1/expr_1 1.727021 -0.932307 2.858698 -2.221913 -1.828649 0.477504 2.549063 -4.179973 3.156151 2.249458 -0.168181 -2.408339 2.253921 -0.524449 2.203515 0.873600 1.920087 -1.495631 -0.005465 0.045493
wb_dma_ch_sel/always_6/stmt_1 1.606295 -1.741713 3.212582 -1.767427 -1.513452 2.663117 1.214233 -3.551838 3.794379 -0.592097 0.702095 -3.762676 2.296385 -0.931856 0.604362 0.867579 1.287901 -1.379709 0.199450 -0.223882
wb_dma_ch_rf/reg_ch_chk_sz_r 0.822120 -0.227073 -3.212345 -0.548820 1.657938 1.177030 -0.757776 0.481527 -1.417281 -0.294879 -3.377010 0.432496 0.279019 -0.793778 -1.144438 -4.054217 0.609476 -0.958827 -1.993169 -0.995962
wb_dma_ch_sel/always_3/stmt_1 1.585860 -2.823064 1.327812 -3.166896 -0.455827 2.143846 -1.131527 0.425988 0.051801 -0.853164 -4.665745 -2.601090 2.509418 2.120814 -1.810313 0.925668 -2.697315 -0.546646 0.518738 1.005548
wb_dma/wire_pointer2_s -1.485769 2.193360 0.873800 0.544998 -0.334964 -2.657482 0.220607 -1.484867 0.186798 0.794469 -1.057649 -0.067098 0.378581 1.678000 -0.076133 1.036478 0.461705 -0.030996 0.004868 1.419564
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.175208 -2.507595 0.470979 -0.610509 0.629728 0.210377 -0.386939 -0.337237 2.906965 -0.851880 -1.945089 0.994611 -0.960040 -0.537616 0.812839 -1.884301 1.299214 -0.736386 -1.599874 0.877022
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -3.866328 4.779788 1.830271 -0.119816 1.847956 -3.869386 1.422237 0.049279 1.174385 2.564587 -0.876848 0.017802 -0.693953 -1.504301 -1.507447 -0.244318 -1.631771 -1.594954 -0.604964 -0.534904
wb_dma_ch_rf/input_de_txsz -1.278456 0.761365 -1.925414 -2.291666 2.846557 2.207972 -1.308844 0.731072 -1.972121 1.030625 -3.789940 -3.070363 3.290580 0.351232 -1.322107 -1.122370 -1.990402 -0.298664 0.759304 -1.994525
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.439827 -1.654250 1.084851 -0.560304 -0.981469 -1.084822 0.640749 -1.406259 2.988367 -0.351820 -2.204467 -0.473785 -0.580788 0.516826 -1.659839 1.314079 1.462402 0.501289 -0.555893 0.263258
wb_dma_wb_if/input_pt_sel_i -4.325274 4.439837 2.008564 1.342728 0.552424 -2.241222 -1.239273 -0.376621 -2.227189 2.704143 -3.569247 -1.553152 -1.164998 2.596438 1.893146 -0.005192 -1.392257 -3.545320 -3.299038 4.045172
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.678112 0.311972 -2.500157 -1.537714 -1.404184 2.520118 0.293605 1.320074 -1.792164 -0.639442 0.516565 -1.504183 -0.489843 -1.411048 -1.125073 2.571077 -0.426188 -0.467199 -0.766667 -1.614201
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 2.599378 -3.122108 0.535196 -1.736206 -0.520324 1.032886 0.540527 -1.180676 2.313751 -0.582690 -1.531523 -0.883042 0.588533 0.088662 0.139736 0.121970 0.828157 0.208150 0.078685 0.007773
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond -2.352674 -0.499475 1.782164 -5.585417 -0.335228 -0.742778 -1.207650 -3.863508 3.343249 -1.127092 -1.339624 -5.421824 2.037740 1.215944 0.484356 2.180034 -0.643561 -1.142697 1.533291 1.717835
wb_dma/wire_mast0_go -1.430703 0.613946 -0.079609 1.136709 1.194081 -0.816804 -0.949889 0.899733 0.631905 -0.275855 -0.414074 1.920306 -1.548377 -0.638150 0.644254 -2.085868 0.421702 -1.011951 -1.716495 0.834345
wb_dma_ch_rf/always_1/stmt_1 -1.219933 1.943817 -1.199223 1.012010 0.169762 -0.857442 2.087593 -1.783563 -0.461416 1.338629 3.402944 0.079501 0.134432 -1.347842 0.267311 -0.670375 2.028336 0.731724 0.965154 -1.503900
wb_dma_ch_rf/always_10/if_1 4.565780 -1.985659 -1.995352 -1.916203 -0.670167 2.493154 -0.162373 1.032896 1.069992 -1.423702 -1.206491 -0.345519 -1.590934 -2.059483 -0.275428 0.523881 0.908154 -1.324278 -2.447077 -0.676109
wb_dma_ch_sel/assign_165_req_p1 -1.476178 0.807766 -0.117556 1.191379 1.141466 -0.798429 -0.969621 0.938935 0.460192 -0.310626 -0.410727 1.907268 -1.606483 -0.600639 0.647582 -2.026299 0.445991 -1.102902 -1.825788 0.939148
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 0.989517 -0.236359 -3.244707 -0.506206 1.473526 1.203225 -0.880769 0.557906 -1.491930 -0.388402 -3.246457 0.457296 0.205212 -0.888805 -1.154104 -3.997393 0.591652 -1.129773 -2.164811 -0.924627
wb_dma_de/always_23/block_1/case_1/block_8/if_2 -1.035091 -1.408550 1.718658 -2.288579 1.918812 1.245494 -0.946529 -0.135814 2.179213 0.489312 -2.300487 -2.631897 2.225836 0.673474 0.540608 0.990450 -1.450472 -0.015865 1.349647 -0.257869
wb_dma_de/always_23/block_1/case_1/block_8/if_3 1.503620 -1.573877 3.230767 -1.596575 -1.569267 2.565617 1.200232 -3.492088 3.630221 -0.528058 0.812986 -3.639498 2.235089 -0.883675 0.630371 0.898081 1.315871 -1.470220 0.109378 -0.139067
wb_dma_de/always_23/block_1/case_1/block_8/if_1 0.214187 -2.464619 2.528689 -2.641066 0.183949 1.012087 -0.824452 -1.693435 2.949930 0.139156 -1.763474 -2.705857 2.399962 0.395825 1.219425 0.780549 -0.032409 -1.088200 0.408160 0.622258
wb_dma_ch_sel/always_2/stmt_1 3.668412 -1.894957 -2.748393 -2.642361 0.970123 3.409792 -0.825803 2.498442 -1.279725 -0.990343 -4.224385 -1.782626 0.610706 0.175777 -2.159611 0.923683 -2.130964 0.576416 -0.135861 -1.789778
wb_dma_ch_sel/assign_115_valid 3.669715 -0.870673 -3.241930 -2.013396 -0.603945 2.356472 1.548538 -0.922741 -1.005958 -0.028381 -0.364798 -1.791699 0.909544 -1.447297 -1.297938 -0.006699 1.390709 0.349393 -0.086434 -2.442376
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 -1.713833 -0.113933 -3.265065 -3.218438 2.804392 -1.456689 0.075262 2.855284 -3.560852 3.667072 -5.330491 2.967521 1.710663 0.352387 2.133926 -3.477831 2.708127 0.208413 -1.984362 0.125122
wb_dma/wire_de_txsz -0.979718 1.313482 -1.108251 -1.365217 1.918607 3.683286 -0.645734 -0.724762 -2.101231 0.084689 -3.764386 -4.022402 4.155488 0.290960 -2.436190 -2.699371 -1.830662 -0.972181 0.264369 -2.140759
wb_dma_wb_slv/input_slv_pt_in -1.516579 3.643978 1.184246 -0.220486 0.720791 -2.668019 0.272401 -1.165961 1.442567 1.146040 -2.237431 -1.140739 0.571608 -0.375849 -1.253708 0.206377 -0.046178 -1.096236 -1.128229 -0.772731
assert_wb_dma_ch_sel/input_ch0_csr 1.372443 -2.232601 -0.240220 -1.355607 1.319110 1.285357 0.253659 0.388844 1.639944 -0.294726 -1.953424 -0.756056 0.391289 0.287128 -0.489154 0.304553 -0.631808 1.322785 1.046453 -0.902241
wb_dma_de/always_23/block_1/case_1/block_7/if_1 -2.254648 0.111943 2.659880 -4.466574 -1.145971 0.535360 -0.625341 -5.094995 3.198954 -1.855788 -1.471102 -6.069449 2.827626 1.143821 -0.524377 0.378502 -0.386502 -1.853478 0.883538 1.642259
wb_dma_ch_sel/assign_149_req_p0 3.450128 0.208139 -2.268420 -0.244208 -1.475685 1.402074 0.409870 -2.130058 -1.508679 -1.519149 0.532503 -2.940722 0.496934 -0.883315 -1.969560 0.180981 -0.354779 -0.077391 0.116928 -2.360314
wb_dma_de/wire_adr0_cnt_next -0.884649 4.429113 -1.278189 -0.066888 -1.396741 0.820931 1.897976 2.500076 -1.742435 -0.796503 -0.295174 3.018276 -2.035075 2.357655 -1.400239 2.301609 2.672720 1.196124 -2.904380 2.389485
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 -2.990268 1.366090 -0.667311 -4.269102 -0.707993 -1.091937 1.438405 0.301272 -3.947750 0.189469 -0.374960 -1.514756 -0.549364 0.258692 1.814641 -1.043118 -0.093858 -1.675479 -0.860670 2.460589
wb_dma_ch_rf/always_23/if_1/block_1 -0.660348 -0.025980 1.850531 2.046573 -1.130200 -1.490897 -0.459693 -0.978747 -0.628248 -1.947838 -0.208685 -0.221032 -0.395796 2.351208 -2.075866 -0.331342 -2.819299 0.854531 1.302073 1.227516
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.466941 -1.757106 1.175678 -0.581021 -1.036657 -1.093623 0.701048 -1.434419 3.074536 -0.328835 -2.176868 -0.457096 -0.618071 0.591564 -1.610389 1.413527 1.542011 0.585886 -0.505930 0.337974
wb_dma_rf/wire_ch0_txsz -1.794699 1.169032 0.858810 0.999346 -0.443544 1.814842 -1.379940 -3.703714 -0.447404 -0.737027 -2.753589 -3.309355 4.590343 2.032859 -2.574186 -3.968973 0.241240 -0.994803 -0.278729 -0.964965
wb_dma_ch_sel/assign_134_req_p0/expr_1 2.410759 0.684277 0.408363 1.648732 -1.753521 -0.152794 0.598748 -0.426576 -1.144554 -0.880784 -1.236423 -1.073890 -0.587190 1.611839 -4.102032 1.762413 -2.756626 0.309256 0.569063 -0.042005
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 4.199959 -2.001947 0.931067 -1.342736 -2.300860 0.561068 3.726061 -3.677217 2.757794 1.463586 0.136975 -0.639527 0.582603 -0.947989 1.256718 0.043216 2.735929 -0.143837 -0.191379 -0.750269
wb_dma_de/always_6/if_1/if_1 -2.043048 0.076580 0.931541 0.071776 1.016885 1.589002 -0.597471 -1.240484 -0.835037 -0.817753 -4.397633 -1.087241 2.695473 1.461228 -2.556130 -5.163409 -1.289027 -1.476741 -0.802499 0.919380
wb_dma_ch_sel/assign_128_req_p0 1.051536 1.344759 -2.230428 0.870378 1.481884 2.851517 -1.818956 2.139882 -3.853482 -0.749180 -2.378428 -1.903391 0.920815 0.649443 -2.513073 -0.315060 -4.911180 -0.460016 0.431961 -1.840798
wb_dma_de/assign_77_read_hold/expr_1 -1.413501 0.615238 -0.068644 1.129986 1.175558 -0.778374 -0.907077 0.842815 0.609897 -0.297963 -0.395779 1.891514 -1.535630 -0.607944 0.665768 -2.021412 0.435300 -0.988870 -1.690494 0.863704
wb_dma_de/wire_de_adr0 1.349555 3.505111 -1.455810 -0.220110 -3.896215 -2.435128 2.459309 0.897413 -2.578245 1.993929 1.790745 2.506578 -1.470222 -0.089597 -1.834104 3.935800 4.096288 -0.000109 -2.369559 1.082969
wb_dma_de/wire_de_adr1 -0.872408 -0.950983 1.254934 0.553582 -0.227922 -0.941205 0.613818 0.145358 -0.145782 -0.417827 -1.035899 1.021166 0.014559 2.119762 -1.460241 -0.573007 -1.357473 1.332592 1.309404 1.414201
wb_dma_wb_mast/always_4 -1.464270 0.672825 -0.049676 1.141600 1.156901 -0.829677 -0.918232 0.898518 0.592574 -0.276260 -0.401085 1.876680 -1.584207 -0.623356 0.662685 -2.035670 0.438455 -1.004807 -1.710445 0.854125
wb_dma_wb_mast/always_1 -1.688503 3.956417 1.411780 -0.430445 -1.234100 -4.676106 0.123050 -1.676589 -2.129337 2.762695 -1.410741 -2.225909 0.583599 0.900167 1.572566 1.387667 2.176997 -1.529534 -1.924836 0.459272
wb_dma_rf/wire_ch3_csr -1.264974 2.844881 -1.279112 -2.387749 -2.918422 1.334970 -1.591863 -0.759250 -3.760530 -0.978606 2.372694 -1.302063 2.153158 0.888320 2.626033 1.362991 1.432521 -1.849667 -1.356920 2.113604
wb_dma_ch_rf/reg_ptr_valid 1.999008 -3.562946 1.439356 -1.828220 -0.846591 -1.971128 2.498645 -1.845142 1.955449 1.878454 -3.519806 1.350085 0.646137 2.358451 0.500909 -0.644334 0.245336 1.430089 1.247957 1.464062
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.196658 -2.508302 0.488030 -0.600478 0.644874 0.187391 -0.423472 -0.320819 2.973454 -0.891442 -1.932969 1.043895 -1.017951 -0.570157 0.845554 -1.982519 1.316466 -0.818645 -1.675701 0.910869
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.266517 1.789190 -0.514186 0.533302 -1.971964 2.871082 -1.213737 1.993126 -2.763029 -1.322184 0.968525 -2.157797 -1.055620 -0.542778 -1.167176 3.794579 -3.929559 -2.091831 -1.039597 -0.498557
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 3.158217 1.882538 -0.485643 0.583061 -1.914750 2.902771 -1.333895 2.131085 -2.949123 -1.343588 0.856019 -2.144322 -1.013724 -0.459673 -1.235356 3.733852 -4.138399 -2.152395 -1.024687 -0.467780
wb_dma_ch_sel/always_9/stmt_1 2.694307 -3.284043 0.583854 -1.806449 -0.529407 1.065515 0.503891 -1.225079 2.400370 -0.641087 -1.529104 -0.927722 0.587611 0.033671 0.181063 0.113100 0.896313 0.235517 0.058853 -0.010752
wb_dma_rf/assign_6_csr_we/expr_1 4.191592 0.547139 -3.770545 0.760784 -0.714334 -1.489862 2.010050 -2.848160 -0.502633 3.519946 -1.917571 2.075377 0.124294 -1.639893 0.814223 -2.789955 3.039514 -0.719428 -1.570864 -2.355671
wb_dma_ch_sel/assign_154_req_p0 3.281261 0.325249 -2.293937 -0.117888 -1.509598 1.158433 0.393288 -2.057521 -1.615464 -1.408135 0.603760 -2.792501 0.469005 -0.799442 -1.997662 0.269173 -0.331745 0.004601 0.140217 -2.299741
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 -0.295475 -1.042729 -1.586936 -0.418393 2.903924 2.996159 -2.572422 -0.203670 -1.277297 0.650082 -0.560938 -3.267405 4.036144 -1.522595 -0.381514 -1.891905 -2.905033 -0.919221 1.760724 -3.654355
wb_dma/wire_ch5_csr -1.784723 2.934053 -0.277368 -2.213318 -2.692068 -1.286623 0.003988 -0.581442 -2.833972 -0.182648 -0.209351 -0.403672 0.625851 2.317832 -0.239898 1.813658 0.981757 -0.969001 -1.210453 3.010166
wb_dma_ch_pri_enc/wire_pri10_out 1.290181 -2.656138 0.475793 -0.639475 0.581783 0.285358 -0.407629 -0.383259 2.943317 -0.932168 -1.811063 0.910572 -0.923515 -0.571161 0.825783 -1.839704 1.286432 -0.739445 -1.536823 0.808024
wb_dma_ch_rf/assign_20_ch_done_we -0.058378 0.334565 -1.321947 -1.551283 1.269813 1.524443 -0.668963 -0.613406 0.371191 0.445637 -0.715304 -1.642914 1.109811 -1.875708 0.460388 -1.390530 0.911329 -1.946377 -1.281849 -1.132771
wb_dma_wb_mast/input_wb_ack_i -3.576619 7.368670 1.133259 -1.878327 -1.076844 -6.650647 -0.994155 -2.922659 -0.631689 1.975614 -2.967177 -3.163397 0.529566 0.187825 -0.279297 0.884354 1.226784 -3.247813 -3.107022 0.345624
wb_dma_ch_rf/always_17/if_1/block_1/if_1 -2.018600 -0.074313 0.813325 -0.058035 1.152823 1.584438 -0.687787 -1.233445 -0.742403 -0.831611 -4.405790 -1.202473 2.737892 1.364251 -2.475359 -5.192497 -1.266965 -1.487692 -0.764157 0.791565
wb_dma_rf/input_dma_rest 0.454348 0.238853 -0.235906 -0.832087 -0.088068 -2.089140 1.461084 -0.852613 0.022400 2.851853 -1.223022 1.183240 0.055724 0.337382 1.796753 -0.175879 0.824858 -0.019962 -0.138008 0.120183
wb_dma_ch_sel/always_5/stmt_1 -2.692371 1.845063 0.286002 -0.806064 1.479115 3.149910 2.485662 -0.991948 -0.124417 -2.231934 0.144174 -3.047058 -0.552255 -2.080167 0.394476 -4.400931 2.608445 -1.225178 -1.909827 -0.252382
wb_dma_ch_sel/always_40/case_1 1.914035 -3.312864 1.280297 -1.700439 -0.794806 -1.978462 2.384088 -1.778866 1.676369 1.924885 -3.456253 1.368433 0.619884 2.257972 0.490061 -0.757551 0.206691 1.347526 1.157349 1.349197
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -0.883827 -1.068142 1.350459 0.569457 -0.218107 -0.915832 0.637139 0.175356 -0.079377 -0.473714 -1.162164 1.052719 0.001774 2.186004 -1.532188 -0.554377 -1.410578 1.374275 1.378556 1.472269
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.819772 0.255389 -2.550704 -1.540983 -1.401001 2.548277 0.326078 1.331780 -1.768119 -0.630325 0.548120 -1.514977 -0.534747 -1.483874 -1.130558 2.613630 -0.396401 -0.450360 -0.791501 -1.686663
wb_dma/wire_de_csr 0.606049 -1.985013 2.132042 -3.276445 0.118950 -1.076903 0.688013 -2.398495 2.701684 2.999645 -3.060337 -1.362528 2.316458 0.727916 2.850497 0.536976 0.664689 -1.087006 0.207147 0.712574
wb_dma_de/always_23/block_1/case_1/block_1/if_1 -3.178719 1.629916 -0.743310 -4.143477 -0.913033 -1.201962 1.178757 0.257746 -4.243109 0.017545 -0.219076 -1.563154 -0.536374 0.159678 1.796711 -1.276332 -0.023101 -1.935665 -1.064073 2.578543
wb_dma_ch_sel/always_37/if_1/if_1 0.493826 3.769257 -0.450232 0.929552 -1.413506 1.466947 5.012195 0.554138 -1.809140 4.143456 -1.429637 4.357071 0.365733 0.824927 -1.844987 -1.495250 1.435003 -1.250458 -2.209046 1.274178
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.427297 0.637969 -0.083294 1.159872 1.146642 -0.794178 -0.913230 0.868201 0.590029 -0.279360 -0.377626 1.889796 -1.569121 -0.639949 0.666886 -2.039486 0.428807 -1.017160 -1.683273 0.840446
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 2.588414 -3.166865 0.531327 -1.752719 -0.476878 1.023072 0.539552 -1.171552 2.304713 -0.579787 -1.525558 -0.920660 0.622284 0.072553 0.124586 0.126172 0.804861 0.280657 0.121523 -0.014355
wb_dma_de/always_23/block_1/case_1/block_9/if_2 1.609932 -1.558948 3.222161 -1.630153 -1.645525 2.661365 1.358630 -3.595827 3.685149 -0.553814 0.997573 -3.709198 2.253630 -0.963263 0.584985 0.962093 1.363355 -1.391931 0.241656 -0.276381
wb_dma_ch_rf/always_10/if_1/if_1 4.887198 -2.340282 -2.006064 -2.040377 -0.659034 2.725369 -0.116095 1.029181 1.177613 -1.452730 -1.153665 -0.490099 -1.458033 -2.050034 -0.255707 0.748966 0.801828 -1.073281 -2.167116 -0.891537
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 1.154402 -2.589424 0.521573 -0.576709 0.664640 0.189390 -0.372796 -0.317867 2.969243 -0.836595 -1.891423 0.968045 -0.914380 -0.552935 0.821330 -1.878031 1.270144 -0.681326 -1.484284 0.841676
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 2.058133 -0.752760 -2.632944 1.388539 -0.670926 1.636149 -1.445896 -1.694501 -2.689364 -0.169485 2.084397 -0.929513 2.095886 -2.467849 -0.222809 -3.139623 0.013069 -1.870896 -0.390180 -2.707621
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 1.755896 -0.915494 2.693362 -2.144755 -1.677660 0.326738 2.670340 -4.062029 3.121188 2.378088 -0.338186 -2.102650 2.140911 -0.483732 2.177374 0.685585 1.972148 -1.349891 -0.015892 0.021779
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 2.660392 -3.256898 0.536085 -1.830903 -0.421881 1.082080 0.535069 -1.168881 2.400355 -0.600395 -1.660499 -0.898737 0.595608 0.083220 0.126094 0.092433 0.826632 0.310943 0.151036 -0.026373
wb_dma_de/wire_de_txsz -0.966438 1.418267 -1.173134 -1.258861 1.908354 3.551094 -0.650639 -0.651199 -2.163737 0.088113 -3.729577 -3.860380 4.005798 0.234231 -2.447445 -2.718265 -1.794240 -0.971350 0.181166 -2.131765
wb_dma_rf/input_de_adr1 -0.908292 -0.920219 1.249417 0.486065 -0.258567 -0.945065 0.623788 0.054061 -0.166037 -0.343010 -1.108309 1.004991 0.080075 2.071559 -1.422063 -0.644451 -1.322533 1.227639 1.288505 1.367417
wb_dma_rf/input_de_adr0 -0.593629 4.819598 -2.347304 -0.375652 -1.487065 -3.591408 2.081703 0.976365 -1.697326 2.930100 0.776772 2.521240 -1.622458 -1.075076 -1.810741 2.778515 4.530468 0.376851 -2.401271 -0.257856
wb_dma_de/always_2/if_1 1.174069 3.911394 -1.899781 -0.481659 -3.170346 -0.095576 3.686606 1.345127 -2.672758 0.050740 1.272980 1.921627 -1.811759 0.332986 -1.687364 3.003275 5.554860 1.395700 -2.687641 1.151655
wb_dma_ch_sel/assign_102_valid 3.639446 -1.016243 -3.114974 -2.025421 -0.589627 2.276153 1.536897 -0.966357 -0.857886 -0.050567 -0.500037 -1.770880 0.900021 -1.371536 -1.254363 -0.063900 1.389164 0.311268 -0.040847 -2.343035
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 -0.532951 3.973413 0.894439 -2.594222 -3.940863 0.419387 0.391629 1.213172 -2.533569 1.742204 -0.874131 2.197950 0.497137 2.430755 -1.431661 3.413101 -0.950884 -2.584788 -1.809941 4.081739
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.420039 -1.661305 1.079804 -0.626931 -0.942475 -1.039783 0.613866 -1.401537 2.962628 -0.329358 -2.247408 -0.505411 -0.516051 0.534131 -1.661751 1.224653 1.448602 0.500913 -0.509571 0.231616
wb_dma_wb_mast/assign_4_mast_err 4.713772 -2.194498 -1.909283 -1.897260 -0.674477 2.583338 -0.070925 0.999984 1.173726 -1.401098 -1.191979 -0.403311 -1.495957 -2.043510 -0.255130 0.613262 0.825372 -1.157648 -2.234540 -0.831906
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond 1.472988 -2.304753 2.443512 -2.695477 -0.831631 1.273744 0.675698 -2.310886 3.891815 0.293547 0.947313 -3.000389 1.514115 -0.845123 1.648985 2.677847 1.113930 -0.729628 0.758450 -0.102613
wb_dma_ch_rf/always_2/if_1 2.162673 -3.768970 1.460868 -1.949098 -0.781834 -1.895352 2.528857 -1.847002 2.108879 1.867218 -3.739658 1.296350 0.665391 2.411355 0.522909 -0.682615 0.212669 1.459560 1.217538 1.449924
wb_dma/input_wb1_err_i 4.744946 -2.039230 -1.900248 -1.961945 -0.864472 2.523065 -0.067032 0.865757 1.080873 -1.409195 -1.090372 -0.449340 -1.511432 -2.055119 -0.222370 0.642820 0.983823 -1.361253 -2.437656 -0.686205
wb_dma_ch_sel/assign_133_req_p0/expr_1 2.392370 0.662278 0.507554 1.737626 -1.749951 -0.196412 0.591630 -0.291394 -1.174287 -0.922604 -1.318753 -0.999286 -0.652985 1.769533 -4.220939 1.845481 -2.886958 0.388793 0.604521 0.097460
wb_dma_ch_sel/assign_136_req_p0/expr_1 3.386188 0.151306 -2.218512 -0.320511 -1.481661 1.362676 0.539956 -2.163788 -1.289826 -1.493535 0.527862 -2.949358 0.493286 -0.848089 -1.965616 0.337629 -0.253824 0.098601 0.194564 -2.338119
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.630778 0.344767 -2.502799 -1.470253 -1.347849 2.480841 0.283837 1.378771 -1.835529 -0.597513 0.489357 -1.497320 -0.532072 -1.428365 -1.123490 2.524265 -0.461669 -0.500988 -0.784341 -1.652899
wb_dma_ch_sel/assign_121_valid 3.599499 -0.830761 -3.187862 -1.865491 -0.621104 2.267400 1.487715 -0.995590 -1.037496 0.060351 -0.216604 -1.820876 0.973020 -1.511416 -1.218326 -0.086828 1.350786 0.245138 -0.041863 -2.527596
wb_dma_ch_sel/assign_4_pri1 -0.133348 -1.518980 -0.329507 -0.170605 2.487236 0.418023 -0.671276 1.299240 2.179587 -0.540484 -2.353478 1.159538 -1.182482 -0.286239 0.176999 -1.767793 -0.178816 0.278491 -0.706477 0.023819
wb_dma_de/always_2/if_1/cond 1.361013 0.301244 -0.551953 -0.533485 -0.411042 3.203949 2.995992 0.203811 1.031815 -2.116367 2.624242 -0.773328 -1.461310 -0.706006 0.759356 1.540861 2.698784 2.093115 0.211990 -0.519136
wb_dma_ch_rf/reg_ch_csr_r -2.995933 2.599615 0.945867 -3.888242 -1.356179 -1.193321 2.334132 0.883786 -1.175720 0.728248 0.375465 0.127366 -2.262913 0.294843 -0.125221 0.544518 -1.166129 -2.675261 -1.966841 3.307258
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.160082 -2.421763 0.495672 -0.538882 0.528243 0.158615 -0.361792 -0.355081 2.834480 -0.846168 -1.799383 1.024202 -0.993337 -0.547961 0.835033 -1.897398 1.344050 -0.842051 -1.635616 0.900717
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.245613 1.781719 -0.515129 0.607153 -2.032953 2.856572 -1.276031 1.967561 -2.823072 -1.411743 1.127561 -2.159053 -0.995551 -0.566347 -1.237562 3.756140 -3.963485 -2.044242 -0.962505 -0.552590
wb_dma_wb_if/wire_slv_we -0.260116 5.815626 0.599400 2.030100 -4.105608 -1.541771 -1.460812 -2.068866 -1.128649 1.588955 -2.499606 2.597242 1.730213 4.454168 -1.116960 2.154652 1.491769 -1.048223 -2.005476 2.578662
wb_dma_de/assign_70_de_adr1 -0.837010 -0.965733 1.276741 0.493167 -0.247099 -0.921972 0.645987 0.088577 -0.084010 -0.366497 -1.082102 1.035067 0.053098 2.078507 -1.405194 -0.597302 -1.280256 1.309003 1.318388 1.382112
wb_dma_ch_sel/always_38/case_1/stmt_4 0.243120 -2.391223 2.521029 -2.682967 0.192464 1.087572 -0.783858 -1.674587 2.913452 0.159747 -1.860921 -2.758470 2.410126 0.396091 1.192330 0.806801 -0.048567 -1.098784 0.402285 0.613273
wb_dma_ch_sel/reg_ch_sel_r 0.625604 3.872904 -0.522296 0.743393 -1.647530 1.235591 4.998462 0.513136 -1.904790 4.143209 -1.330168 4.206278 0.216303 0.863845 -1.837896 -1.073974 1.494597 -1.234335 -2.252364 1.331488
wb_dma_ch_sel/always_38/case_1/stmt_1 -1.421323 2.158815 0.988153 -0.171460 -0.164153 3.100496 2.450750 -2.715304 -1.150589 -3.352605 0.934302 -5.501622 0.316793 -0.973660 -0.976596 -2.721602 0.746756 -0.437775 -0.321964 -1.062366
wb_dma_ch_sel/always_38/case_1/stmt_3 0.308299 -2.383144 2.488738 -2.676537 0.153631 1.081917 -0.687694 -1.692647 2.955540 0.133461 -1.866322 -2.693158 2.320354 0.427337 1.161753 0.807938 0.011125 -1.069960 0.381711 0.627530
wb_dma_ch_sel/always_38/case_1/stmt_2 -1.090010 -1.873577 2.446261 -1.622097 1.317048 0.380557 -1.698626 -0.890289 3.605822 -0.148694 -2.199682 -0.976757 0.918537 -0.208292 1.854838 -1.158770 0.403747 -2.082985 -1.242212 1.458980
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.491630 0.704911 -0.086933 1.159942 1.156457 -0.827658 -0.949560 0.931849 0.547244 -0.295721 -0.412616 1.921930 -1.603134 -0.624722 0.648106 -2.106406 0.413010 -1.034700 -1.769030 0.872374
wb_dma_ch_pri_enc/wire_pri30_out 1.137019 -2.626769 0.490095 -0.577615 0.816704 0.211142 -0.454133 -0.333506 3.014286 -0.891382 -1.998491 1.030924 -0.982454 -0.619071 0.895271 -2.086504 1.273195 -0.760299 -1.635547 0.828443
wb_dma_ch_sel/reg_ch_sel_d 2.703543 0.646745 3.301819 -0.946553 -2.155355 1.165593 2.430506 1.606821 0.416451 -0.310149 -3.933576 -0.288503 -2.578579 3.114984 -0.498725 3.751929 -2.185184 -1.267321 -2.119494 3.919787
wb_dma_ch_rf/assign_14_ch_adr0_we 1.081255 3.611383 -1.417041 -0.300441 -3.641805 -2.484438 2.497878 0.924119 -2.700310 2.111468 1.394136 2.527856 -1.367683 -0.111428 -1.809101 3.539025 4.072090 -0.078465 -2.444461 1.101698
wb_dma_rf/wire_ch1_csr -1.037190 2.370453 -1.187776 -2.484276 -3.031405 1.271534 -1.716283 -0.964437 -3.693850 -1.084462 2.354800 -1.558257 2.343153 0.797582 2.663806 1.349209 1.558687 -1.863169 -1.244480 2.050878
wb_dma_inc30r/always_1/stmt_1/expr_1 0.463801 -0.633681 2.402231 1.183381 -3.411895 2.773511 2.462588 -0.272949 -0.583748 -3.822183 1.722029 0.724103 -0.254839 4.055639 -1.084693 1.069140 0.584515 2.392876 0.924340 3.685355
wb_dma_rf/wire_pause_req 0.136139 2.930444 -2.041100 -0.871980 0.327395 -2.180937 4.845411 -2.044476 -0.336255 5.085104 -1.445246 2.301819 -1.808774 -2.036892 0.189087 -4.027429 1.085546 -2.611237 -2.157214 -0.717413
wb_dma_ch_sel/assign_95_valid -1.782571 4.104665 -1.737305 -2.123154 -2.929831 3.757811 -1.240208 -0.545507 -3.677673 -4.055731 2.887127 -2.877731 1.404490 0.517732 -0.616538 1.200454 1.198855 -1.539284 -1.491421 1.969495
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 0.392459 -2.979299 0.978735 -0.807911 1.033057 0.286966 0.875236 0.486600 1.435853 -0.630273 -2.941357 0.254567 0.403910 2.348337 -1.859762 -0.246229 -1.861021 2.523052 2.235898 0.480334
wb_dma_ch_rf/reg_ch_stop 4.515047 -2.021253 -1.879314 -1.950952 -0.610754 2.387660 -0.022165 1.012533 1.268548 -1.326048 -1.307338 -0.292793 -1.628845 -1.987782 -0.226808 0.584947 0.941511 -1.139619 -2.356143 -0.666146
wb_dma_ch_sel/assign_146_req_p0 3.331906 0.211001 -2.292263 -0.303829 -1.393950 1.322533 0.449598 -2.030370 -1.496594 -1.477049 0.430592 -2.811366 0.445430 -0.795656 -1.993540 0.225796 -0.337310 0.035634 0.109392 -2.313596
wb_dma_ch_sel/always_45/case_1/stmt_1 0.052576 0.969851 0.772050 1.682280 -0.919050 -0.742794 -1.108308 -1.099267 -0.494889 -1.613036 0.833563 -1.194430 -0.451576 0.471168 -0.791297 0.211157 -1.699029 -0.336680 0.110288 -0.027245
wb_dma_de/input_dma_abort 4.819758 -2.209276 -1.961055 -2.031143 -0.766093 2.653694 -0.014787 0.859382 1.236667 -1.421050 -1.185227 -0.502605 -1.488502 -2.078156 -0.232124 0.715810 0.922767 -1.175959 -2.293186 -0.812830
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.197516 -2.503423 0.451475 -0.596011 0.620958 0.219530 -0.427844 -0.366575 2.869475 -0.891239 -1.889021 0.981123 -0.967582 -0.589625 0.796892 -1.962754 1.313028 -0.820562 -1.655962 0.861654
wb_dma_de/input_adr1 -0.033487 1.067654 0.808899 1.701341 -0.881362 -0.787872 -1.103871 -1.113753 -0.531371 -1.587069 0.818685 -1.191102 -0.476918 0.519037 -0.791220 0.248429 -1.733683 -0.376582 0.093716 -0.004908
wb_dma_de/input_adr0 2.642805 1.842762 1.340568 0.570154 -5.122463 -2.669451 4.103552 -1.433859 -0.992520 1.383662 1.801358 0.072243 -1.570618 0.336189 -2.514467 4.234550 3.893658 -0.030858 -1.029315 1.584054
wb_dma_ch_arb/reg_next_state 2.727322 0.843424 3.034050 -0.794735 -2.072464 1.429275 2.476988 1.727747 0.143632 -0.319763 -3.864713 -0.248119 -2.613193 2.939838 -0.642524 3.430163 -2.172412 -1.376096 -2.249346 3.781562
wb_dma_wb_mast/input_wb_err_i 4.636343 -2.207470 -1.927882 -1.983706 -0.568667 2.596315 -0.125421 0.981915 1.299245 -1.451212 -1.329428 -0.369035 -1.544570 -2.053779 -0.219290 0.429742 0.938176 -1.236524 -2.399993 -0.715163
wb_dma_wb_if/wire_wbs_data_o -2.334960 -1.200041 2.718605 -1.134892 0.830488 -0.678649 -3.889284 -0.150909 0.586602 1.485582 -0.232062 -1.646473 3.101878 0.242058 3.260210 0.727367 -1.400388 -2.559430 0.073471 0.816943
wb_dma_de/assign_73_dma_busy -0.471119 2.415084 -1.733905 0.531634 1.681593 0.431435 3.904142 -1.848926 0.226439 4.246829 -2.148832 2.055745 1.258504 0.395180 -2.575801 -3.506408 -0.877948 -0.028100 0.691715 -1.778443
wb_dma_de/always_22/if_1 -2.402350 2.630145 -0.987708 -3.181949 -0.949839 -0.856820 3.066485 -0.916460 -2.933905 2.487655 0.098045 0.474223 -0.342018 -0.035341 0.926608 -2.174338 -0.983290 -2.543466 -0.686407 1.723319
wb_dma_rf/wire_ch2_csr -1.159899 2.665396 -1.130245 -2.365093 -2.866103 1.552707 -1.734376 -0.898467 -3.445040 -1.393279 2.404246 -1.771665 2.122443 0.834449 2.545634 1.476375 1.216782 -1.844081 -1.241562 2.048762
wb_dma_de/input_de_start -2.527811 2.477960 0.695945 0.436867 0.976451 2.794831 1.631895 -1.974099 -0.400739 -3.790259 0.691717 -4.175578 -1.031650 -1.788529 -0.277914 -4.461258 1.188175 -1.394311 -1.843518 -0.483634
wb_dma_pri_enc_sub/always_3/if_1 1.229707 -2.492054 0.449358 -0.601433 0.548615 0.220666 -0.430275 -0.377699 2.904309 -0.884470 -1.896106 1.014506 -0.991767 -0.570400 0.836520 -1.983366 1.348482 -0.888653 -1.742177 0.905681
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 -0.783991 1.319877 -2.335545 1.928862 1.347991 0.367556 -0.551394 -0.348096 -2.607517 0.779345 1.142025 -0.016697 1.365322 -1.330261 -0.747757 -2.858894 -0.514632 -0.170977 0.543185 -2.527298
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.338776 1.727227 -0.502333 0.580055 -2.007362 2.926632 -1.233587 2.045661 -2.772987 -1.476645 1.047060 -2.235309 -1.076908 -0.548081 -1.261890 3.926656 -4.053672 -2.003589 -0.901979 -0.539370
wb_dma_ch_sel/assign_132_req_p0/expr_1 2.315848 0.671735 0.471727 1.671880 -1.828004 -0.232205 0.493903 -0.367014 -1.273168 -0.848391 -1.176641 -1.064475 -0.542484 1.749486 -4.091053 1.850333 -2.876916 0.257231 0.610053 0.140186
wb_dma_ch_rf/always_25/if_1/if_1 -0.318498 2.518219 0.023821 1.347117 0.495312 1.634318 1.390447 0.417161 -0.093178 -2.302854 -1.644325 -0.488109 -1.164745 1.433795 0.340153 -0.350026 2.968401 2.250104 -1.564275 0.138200
wb_dma_ch_sel/assign_98_valid/expr_1 -0.226852 3.624280 -1.645634 -1.610620 -4.049941 0.741848 2.087862 -0.767311 -3.856011 -2.976937 0.527166 -1.402557 -0.236735 2.590052 -4.589834 2.181714 1.038746 1.083843 -0.330083 2.183473
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 -3.566041 3.163597 0.061363 -3.774944 -1.006814 -1.114009 2.920778 0.087957 -1.827246 1.237182 0.536637 0.061692 -1.470545 0.585980 -0.374658 -0.362295 -0.580245 -2.303977 -1.523495 2.906293
wb_dma_ch_sel/reg_pointer 2.044010 -3.523971 1.403272 -1.881126 -0.934623 -1.958646 2.488146 -1.900285 1.753084 1.856936 -3.540503 1.282141 0.746794 2.392488 0.451924 -0.698039 0.189944 1.401589 1.236104 1.411518
wb_dma_wb_if/input_wb_err_i 4.735413 -2.120841 -1.984894 -2.002910 -0.680943 2.596877 -0.057856 1.020492 1.123187 -1.412277 -1.159402 -0.386270 -1.513117 -2.056408 -0.288041 0.653120 0.890053 -1.151458 -2.258293 -0.836373
wb_dma_rf/input_de_csr 0.536868 -1.919867 2.215255 -3.221999 0.112679 -1.056563 0.672221 -2.410918 2.732222 3.030847 -2.891106 -1.420202 2.373462 0.697509 2.894621 0.602043 0.721099 -1.150292 0.230928 0.747098
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 -1.554178 0.790077 -0.082081 1.224923 1.126956 -0.904105 -0.920585 0.868365 0.520091 -0.241757 -0.333407 1.941446 -1.576650 -0.613577 0.661411 -2.057919 0.459083 -1.012917 -1.718340 0.919699
wb_dma_ch_rf/always_5/if_1/block_1/if_1 -1.377549 2.292679 0.823949 0.567269 -0.418066 -2.562696 0.264936 -1.469264 0.101574 0.741271 -1.120721 -0.049083 0.417826 1.696440 -0.143022 1.060190 0.506432 -0.050524 -0.043269 1.388453
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.188926 -2.485797 0.432145 -0.623225 0.634994 0.277056 -0.403647 -0.290488 2.849889 -0.867669 -1.938401 0.978381 -1.000330 -0.489995 0.781994 -1.847135 1.264806 -0.765343 -1.603697 0.859800
wb_dma_ch_sel/assign_165_req_p1/expr_1 -1.479522 0.719276 -0.082776 1.145989 1.148310 -0.829239 -0.895309 0.846054 0.532770 -0.238789 -0.382336 1.909425 -1.547448 -0.593219 0.676309 -2.062587 0.450291 -1.017413 -1.695927 0.883607
wb_dma_ch_rf/input_de_adr0_we 1.338279 0.028498 -0.015870 -0.161775 -1.074350 0.281299 1.407556 -0.720363 1.039950 0.133302 2.879162 -0.409945 -0.843658 -1.315789 0.554923 2.063153 1.167867 0.320590 0.381162 -0.697128
wb_dma_ch_sel/assign_161_req_p1 -1.419712 0.557711 -0.056729 1.131290 1.242810 -0.798674 -0.929863 0.881240 0.713314 -0.308265 -0.452737 1.921313 -1.553262 -0.628059 0.674991 -2.093479 0.454134 -0.969838 -1.678226 0.862739
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 -2.854191 2.680802 0.829727 -3.922259 -1.355435 -0.951455 2.504323 0.748178 -0.982092 0.760358 0.410837 0.035382 -2.187027 0.375157 -0.223092 0.748320 -1.118220 -2.476740 -1.821415 3.107672
wb_dma_ch_sel/assign_129_req_p0 0.993270 1.429305 -2.146640 0.728007 1.456840 2.948777 -1.782560 2.181529 -3.912879 -0.699430 -2.685194 -2.001590 0.993465 0.813357 -2.526552 -0.303250 -5.059703 -0.577580 0.341521 -1.660700
wb_dma_de/wire_de_ack 1.813552 -1.125543 2.809337 -2.297968 -1.691550 0.433910 2.707983 -4.180360 3.302639 2.307802 -0.296188 -2.318718 2.258170 -0.459958 2.261851 0.822380 1.933043 -1.307576 0.127373 -0.047624
wb_dma_ch_arb 1.196548 1.771582 1.935417 -0.040146 -1.046714 0.874952 3.074673 0.773096 -0.712189 0.262624 -3.422455 -0.213040 -1.749341 3.023506 -1.003595 1.720502 -1.499862 -0.535749 -1.356326 2.894185
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 2.403793 -1.804809 1.120069 -0.661978 -0.930268 -0.981127 0.633129 -1.405254 3.042898 -0.340495 -2.262670 -0.517406 -0.511246 0.580125 -1.511683 1.245338 1.431332 0.534798 -0.473759 0.295915
wb_dma_pri_enc_sub/always_3/if_1/cond -1.443183 0.657587 -0.097481 1.170017 1.196239 -0.785445 -0.956069 0.917649 0.577802 -0.332025 -0.382470 1.908490 -1.586957 -0.628700 0.627284 -2.074196 0.444956 -0.987886 -1.724190 0.832937
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 0.423119 -3.008006 1.014042 -0.723743 0.973712 0.295077 0.867295 0.524926 1.360659 -0.679217 -2.932474 0.318024 0.386237 2.383437 -1.931297 -0.251794 -1.956813 2.573781 2.309127 0.529211
wb_dma/wire_de_txsz_we -0.290196 -0.988414 -1.514370 -0.396999 2.808467 2.931010 -2.645250 -0.258731 -1.312608 0.660511 -0.443478 -3.316208 4.001309 -1.488738 -0.334510 -1.788734 -2.958526 -0.995937 1.797722 -3.606282
wb_dma_ch_pri_enc/wire_pri16_out 1.202778 -2.571771 0.524179 -0.581738 0.606659 0.175966 -0.440578 -0.384205 2.999816 -0.901922 -1.841528 1.046917 -0.991873 -0.599746 0.868747 -1.996070 1.360991 -0.817286 -1.632963 0.879427
wb_dma_ch_pri_enc 1.171405 -2.480473 0.562217 -0.563721 0.478588 0.135183 -0.341768 -0.446071 2.900130 -0.852556 -1.769621 0.985155 -0.972317 -0.526810 0.848185 -1.921209 1.392938 -0.836810 -1.665930 0.935381
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 1.394914 -2.222327 -0.244024 -1.393841 1.307142 1.275878 0.285976 0.383876 1.612510 -0.272952 -1.996179 -0.746761 0.422555 0.327797 -0.475579 0.310835 -0.602754 1.294978 1.020952 -0.876634
wb_dma_ch_rf/always_11/if_1/if_1/cond 2.361177 -1.301937 -2.881030 -1.386104 2.111742 2.710635 -1.838957 3.332062 -0.734252 -1.317401 -4.337410 0.041364 -0.905860 -0.622416 -1.469621 -1.176286 -1.801665 -0.493370 -1.790281 -1.116312
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.317504 1.703017 -0.438210 0.591227 -1.941841 2.977651 -1.330574 1.988219 -2.705912 -1.403077 1.099698 -2.245312 -1.002533 -0.625800 -1.124037 3.820356 -4.058407 -2.153853 -0.934235 -0.580755
wb_dma_ch_pri_enc/wire_pri7_out 1.172052 -2.455593 0.496721 -0.580053 0.596095 0.172080 -0.393575 -0.335692 2.898059 -0.880338 -1.874821 0.997802 -1.027157 -0.528856 0.790815 -1.884837 1.274253 -0.767359 -1.646302 0.914415
wb_dma_ch_sel/always_6/stmt_1/expr_1 1.483130 -1.665647 3.271340 -1.709922 -1.552567 2.501069 1.269383 -3.583020 3.744179 -0.513851 0.770547 -3.688855 2.287140 -0.852114 0.635822 0.916645 1.348680 -1.371990 0.231092 -0.125966
wb_dma_wb_if/wire_mast_err 4.690502 -2.156960 -1.940720 -2.025546 -0.683702 2.571379 -0.108224 0.987304 1.233943 -1.454924 -1.281404 -0.354937 -1.587812 -2.021866 -0.191167 0.614878 0.962288 -1.271991 -2.422926 -0.701118
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 1.325281 -2.207371 -0.249404 -1.395252 1.332391 1.275608 0.282307 0.415367 1.612997 -0.284974 -1.996927 -0.799720 0.437543 0.304170 -0.481864 0.319265 -0.639858 1.299233 1.051179 -0.904071
wb_dma_wb_if/input_wb_cyc_i -1.815353 5.313483 1.933705 2.703193 -0.565349 -1.833887 -2.497941 -0.514600 -3.161856 2.583234 -1.065774 -3.128220 0.019311 0.472314 -0.277367 2.735675 -4.340160 -3.550968 -1.280913 0.697478
wb_dma_ch_sel/assign_97_valid 0.610859 3.479849 -3.038401 -1.968837 -4.581704 3.713864 0.324740 -1.173641 -5.119513 -4.338504 3.303300 -2.956249 1.386086 1.008308 -1.987868 1.779355 1.563339 0.169223 -0.402758 1.077727
wb_dma/wire_mast0_drdy -3.983541 2.396044 -0.940858 -5.497274 0.680292 -1.351200 -0.088976 -3.301960 1.976233 -0.542463 -0.960419 -4.076740 0.547531 0.198888 0.270026 0.495085 1.547238 -1.386512 -0.016708 1.552453
wb_dma_ch_pri_enc/wire_pri8_out 1.159401 -2.532778 0.522777 -0.574584 0.670902 0.190100 -0.429923 -0.349119 2.939190 -0.858970 -1.889703 1.011911 -0.977243 -0.565258 0.844527 -1.960813 1.309975 -0.784672 -1.616349 0.894343
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.061333 -2.369366 0.474900 -0.602334 0.597038 0.156029 -0.347932 -0.332893 2.789181 -0.830423 -1.868908 0.976962 -0.974193 -0.483039 0.766716 -1.892936 1.250501 -0.805876 -1.615390 0.886568
wb_dma_wb_if/wire_pt_sel_o -4.505526 4.627103 2.186547 1.422448 0.505443 -2.314333 -1.173953 -0.480522 -2.268411 2.769195 -3.469735 -1.547852 -1.181203 2.719394 1.975365 0.048552 -1.404918 -3.584442 -3.284976 4.193242
wb_dma/wire_ch1_csr -1.309562 2.834773 -1.274709 -2.389836 -2.941661 1.247572 -1.871711 -0.950441 -3.719529 -1.187235 2.342284 -1.510761 2.148012 0.843558 2.561751 1.259881 1.239142 -2.087770 -1.439142 2.121156
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.303585 -1.636147 1.122821 -0.606598 -0.891333 -1.078507 0.632087 -1.334250 2.949792 -0.265284 -2.277893 -0.470010 -0.535416 0.636928 -1.603118 1.254608 1.365989 0.560050 -0.478678 0.319579
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.151953 -2.426038 0.496108 -0.611627 0.572521 0.141145 -0.374392 -0.366424 2.838066 -0.795124 -1.918939 0.965897 -0.921255 -0.455936 0.799866 -1.847261 1.280272 -0.767478 -1.583072 0.913661
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -0.768714 0.082099 1.994034 2.197758 -1.162329 -1.622854 -0.527921 -0.984707 -0.687792 -2.074215 -0.225241 -0.240123 -0.429463 2.539255 -2.252012 -0.325183 -3.109208 0.915294 1.383451 1.339511
wb_dma_ch_pri_enc/wire_pri22_out 1.188042 -2.597605 0.460503 -0.622725 0.672796 0.239968 -0.397682 -0.368554 2.974378 -0.850956 -1.901808 0.894667 -0.913385 -0.550857 0.823499 -1.867749 1.248480 -0.696468 -1.498653 0.798517
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.330105 -1.630298 1.137860 -0.625441 -0.999269 -1.104372 0.616228 -1.471098 2.960583 -0.280493 -2.193079 -0.511631 -0.538433 0.574861 -1.597474 1.230021 1.453395 0.462815 -0.547855 0.305887
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.717685 0.233772 -2.531302 -1.519557 -1.377318 2.549966 0.240087 1.384622 -1.783315 -0.642525 0.453677 -1.496878 -0.521016 -1.484257 -1.160189 2.530365 -0.433603 -0.482774 -0.785886 -1.667381
wb_dma_ch_sel/assign_143_req_p0/expr_1 3.446773 0.071772 -2.358670 -0.231512 -1.289534 1.479448 0.414379 -2.036135 -1.398426 -1.508238 0.544093 -2.888109 0.503847 -0.911071 -2.003882 0.152000 -0.406159 0.117491 0.255448 -2.514965
wb_dma_ch_sel/assign_135_req_p0 3.380235 -0.004031 -2.297261 -0.411587 -1.259536 1.437516 0.475409 -1.998924 -1.327705 -1.457206 0.204049 -2.869104 0.530916 -0.761961 -1.942133 0.159926 -0.317775 0.069415 0.152744 -2.321815
wb_dma_ch_sel/wire_gnt_p0_d 3.751169 0.158061 3.407243 -1.666311 -3.099912 1.922914 3.161633 0.893337 -0.269220 -0.071675 -3.456468 -1.887672 -1.117124 3.664887 -1.109783 5.316112 -2.579812 -0.333074 -0.582983 3.062851
wb_dma_de/assign_20_adr0_cnt_next 0.484012 -0.404511 -2.506463 -1.266148 0.038679 0.274968 -2.122722 1.220791 -0.781137 0.614397 1.637973 2.094929 0.063915 -0.691194 1.210602 0.866589 -0.585039 -1.009889 -0.867663 -0.271821
wb_dma_wb_if/inst_check_wb_dma_wb_if -2.343814 3.374892 0.377661 1.404003 0.186991 -2.490939 1.225079 -1.837473 -1.287001 1.112429 -2.764689 -1.856063 -2.402924 2.256178 -0.166364 -0.334716 -0.078086 -0.215002 -1.602764 2.095480
wb_dma_ch_sel/assign_153_req_p0 3.334106 0.132699 -2.239080 -0.100644 -1.366641 1.320291 0.449987 -2.058532 -1.422499 -1.496955 0.592943 -2.824970 0.487307 -0.844097 -2.002256 0.229762 -0.390347 0.090783 0.256906 -2.446321
wb_dma_de/assign_82_rd_ack/expr_1 -1.236898 0.529055 -1.453956 -1.506301 2.109138 1.331203 -2.057678 0.158088 -1.024179 0.300264 -3.592681 -1.404118 1.951433 -0.514987 -0.268235 -3.150949 -0.341937 -2.308376 -1.789967 -0.376303
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 -0.156365 0.496082 -1.245040 -1.636883 1.218823 1.445582 -0.608161 -0.523647 0.289331 0.456344 -0.950225 -1.607007 1.042241 -1.712590 0.427708 -1.320969 0.919396 -1.956264 -1.404096 -0.913676
wb_dma_de/reg_de_csr_we 2.689669 -3.352799 0.714574 -4.322650 -0.184249 0.077898 -2.821901 -0.252528 0.007028 3.110148 -4.604243 -2.043913 3.765254 0.444994 3.461287 1.253420 -1.237205 -2.955293 -1.016040 0.067053
wb_dma/wire_wb0_ack_o -1.800971 3.980555 1.195257 -0.201065 0.773298 -2.792105 0.334221 -1.084911 1.296213 1.307637 -2.201839 -1.058963 0.591344 -0.215472 -1.310237 0.375351 -0.173711 -1.002963 -1.056890 -0.719860
wb_dma_ch_sel/always_9/stmt_1/expr_1 2.685140 -3.297437 0.610976 -1.827433 -0.507475 1.060082 0.539373 -1.230169 2.428231 -0.587492 -1.584675 -0.918797 0.613208 0.099160 0.172785 0.104167 0.852702 0.252751 0.119533 0.021098
wb_dma_ch_pri_enc/wire_pri23_out 1.210287 -2.591518 0.436174 -0.561564 0.747576 0.226012 -0.411124 -0.277776 2.983732 -0.860955 -1.907223 1.024135 -0.986389 -0.598559 0.854243 -1.959601 1.275186 -0.725609 -1.599476 0.809693
wb_dma_ch_sel/assign_103_valid 3.816263 -0.966880 -3.136538 -2.019745 -0.787037 2.349038 1.473706 -0.951692 -1.007110 -0.073321 -0.328570 -1.864726 0.928900 -1.423492 -1.255926 0.139213 1.353639 0.273511 -0.059073 -2.407648
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 -1.278577 1.905186 -1.344091 1.038780 0.342984 -0.841385 2.010870 -1.761131 -0.507149 1.343601 3.315100 0.115454 0.200577 -1.372473 0.250713 -0.793557 2.019396 0.834984 1.045011 -1.609198
wb_dma_rf/wire_ch1_txsz -2.368952 0.266244 2.665329 -0.301966 0.089200 -0.851737 -1.920678 -1.214730 2.061819 0.089865 -0.337010 -0.202879 0.433016 -0.544449 2.305469 -1.477834 0.998531 -3.362042 -2.305543 2.288153
wb_dma_de/always_23/block_1/stmt_13 -1.891322 2.335571 1.661702 0.341858 -1.060219 3.471654 3.336836 -4.171879 0.793515 -1.461644 3.180303 -2.997864 2.200727 -0.688979 0.961979 -2.229178 4.315584 -0.274812 -0.275465 -0.064669
wb_dma_de/always_23/block_1/stmt_14 -0.348819 1.406841 -6.070076 -2.008953 2.431239 -0.924932 1.431278 3.807389 -6.029272 2.629871 -5.145472 2.344763 0.813079 0.427059 -4.331134 -2.435230 0.027321 2.516925 0.128997 -2.273198
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 -2.011225 -0.504832 -0.176501 -0.859281 1.825663 0.337029 -1.264597 0.168937 -0.845814 -0.072572 -4.380940 -0.268467 1.795855 1.420638 -1.563058 -3.642902 -1.358740 -0.851571 -0.431608 0.918944
wb_dma_ch_rf/assign_25_ch_adr0_dewe 1.381116 -0.091966 -0.007121 -0.215578 -1.008907 0.318795 1.407988 -0.725256 1.137849 0.078490 2.823102 -0.386550 -0.811348 -1.321798 0.602969 1.972692 1.169740 0.317162 0.411688 -0.722134
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 1.221906 -2.622941 0.437271 -0.564824 0.715405 0.278807 -0.443377 -0.339220 2.971806 -0.878007 -1.844344 1.016591 -0.958377 -0.645505 0.869769 -2.035609 1.287629 -0.763367 -1.614618 0.796728
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 2.335336 -0.910792 -3.076630 -1.653633 0.334137 1.921795 0.093695 -0.370440 -2.012789 -0.074109 -2.885525 -1.394033 1.736871 -0.215434 -1.763297 -1.967587 0.235749 -0.049505 -0.423025 -1.718038
wb_dma_ch_rf/input_ch_sel -0.092532 2.239907 0.413742 -1.482744 0.157937 -1.274237 5.055157 -4.557542 2.293526 7.095411 -0.359794 0.923066 2.453279 -0.564738 1.273550 -1.147752 1.366362 -1.534857 0.705745 -1.203135
wb_dma_ch_sel/always_45/case_1/stmt_2 -0.857523 -0.871427 1.237980 0.504228 -0.247327 -0.935791 0.592751 0.135606 -0.116788 -0.346571 -0.976638 1.025633 -0.003680 1.998513 -1.323693 -0.522751 -1.230905 1.249369 1.226669 1.353425
wb_dma_ch_pri_enc/wire_pri4_out 1.284586 -2.726119 0.473864 -0.639352 0.774895 0.296117 -0.400378 -0.287706 3.097883 -0.893080 -2.050216 1.004164 -0.967106 -0.579508 0.836193 -1.972119 1.275043 -0.735306 -1.570397 0.808072
wb_dma_ch_rf/wire_ch_txsz_we -0.542801 -0.674842 0.940482 -0.901420 -0.069068 2.354680 0.228073 -2.197371 -1.259095 -0.619665 -3.843125 -2.828382 4.124066 1.835474 -3.055426 -3.444143 -1.472213 -0.663810 0.654268 0.000513
wb_dma_de/assign_70_de_adr1/expr_1 -0.823500 -1.013692 1.253027 0.471743 -0.226277 -0.843938 0.623964 0.147549 -0.054384 -0.427361 -1.106296 1.026747 0.018243 2.078760 -1.388570 -0.545559 -1.281588 1.335938 1.296550 1.362932
wb_dma_ch_sel/assign_116_valid 3.748346 -0.989262 -3.166627 -2.048007 -0.648024 2.360875 1.482809 -0.963599 -0.928389 -0.006857 -0.381964 -1.879519 0.962891 -1.455026 -1.292487 0.048264 1.367366 0.281246 -0.060512 -2.479456
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 3.887669 -2.474523 1.387004 -0.801893 -2.329944 2.493114 2.541347 -3.247490 3.251705 -1.279961 1.174421 -1.957941 0.539520 -1.199908 -0.327222 0.279585 2.261764 -0.101649 -0.089310 -0.750565
wb_dma_ch_rf/always_22/if_1/if_1/cond 0.519431 -0.420962 -2.485066 -1.315850 0.001480 0.297268 -2.062088 1.216860 -0.714178 0.609375 1.568530 2.079321 0.082419 -0.706202 1.173416 0.856904 -0.561868 -0.979242 -0.901575 -0.263294
wb_dma_wb_mast/wire_wb_addr_o 0.068966 1.248857 1.620040 1.954298 -0.683515 0.800035 -1.732797 0.878614 -1.222730 -0.948746 0.630175 -0.834497 -0.473407 0.635828 -0.145440 1.364605 -3.679231 -1.627802 -0.207287 0.831747
wb_dma_ch_rf/reg_ch_csr_r2 2.231889 -1.138629 -2.768306 -1.420087 2.033979 2.542299 -1.763017 3.307457 -0.690990 -1.215301 -4.405983 0.156145 -0.979496 -0.515350 -1.464352 -1.103115 -1.746555 -0.527550 -1.856366 -0.893552
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -0.428170 2.590979 -0.018608 1.287570 0.535835 1.599789 1.452520 0.372920 -0.102345 -2.224988 -1.675630 -0.429795 -1.109285 1.445524 0.291543 -0.421583 2.978137 2.214097 -1.523219 0.186830
wb_dma_ch_sel/assign_11_pri3 1.311588 -2.207392 -0.274999 -1.333732 1.314333 1.243997 0.295483 0.410010 1.583893 -0.233439 -2.002470 -0.750701 0.429299 0.351644 -0.512560 0.298811 -0.636066 1.349964 1.052038 -0.906176
wb_dma_de -2.226820 3.750422 -0.568869 -1.962634 -1.971677 -1.623847 2.714387 -1.401393 -2.120829 1.987853 0.305862 0.829004 -0.694030 0.772415 -0.508858 -0.820174 0.062210 -2.206463 -1.337680 2.139129
wb_dma_wb_slv/wire_wb_data_o -2.933022 3.268895 0.889272 0.887031 0.069110 -1.306281 0.179624 3.247490 -2.822837 2.976670 1.731810 3.266598 -0.833130 -1.051126 -1.451504 0.980872 -3.049999 -1.362663 0.786792 1.131051
wb_dma_inc30r/always_1/stmt_1 -0.936937 1.372170 1.995839 1.842825 -2.050472 4.250033 1.702241 3.518195 -2.996439 -3.033171 0.496826 2.198703 -0.189390 4.051487 -0.817307 0.997480 -0.592375 2.148127 0.140144 3.993769
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.443840 0.647765 -0.099262 1.148229 1.175157 -0.796122 -0.929880 0.895767 0.601337 -0.286667 -0.399088 1.918862 -1.605819 -0.623556 0.667314 -2.113386 0.430718 -1.053416 -1.743324 0.854212
wb_dma_ch_sel/assign_127_req_p0 3.678010 -1.832788 -2.706170 -2.625412 0.859343 3.376012 -0.787847 2.411458 -1.294239 -0.998010 -4.031458 -1.760451 0.597797 0.113929 -2.139065 0.960046 -2.120075 0.533656 -0.152932 -1.782420
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 1.183238 -2.587112 0.467163 -0.557727 0.729374 0.217812 -0.398015 -0.284827 2.976803 -0.860597 -1.888093 1.024379 -1.000534 -0.580729 0.838610 -1.990243 1.242957 -0.734653 -1.556467 0.801297
wb_dma_ch_sel/assign_94_valid -2.598466 2.658018 0.949767 0.234766 0.748625 2.683459 1.639157 -2.096415 -0.515232 -3.614825 0.489028 -4.416347 -0.820306 -1.595003 -0.367871 -4.183203 0.983851 -1.612875 -1.809512 -0.316792
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 -1.766146 -0.169178 0.829383 0.073920 1.002444 1.762868 -0.724264 -1.295839 -0.784989 -0.958587 -4.365138 -1.172271 2.722077 1.320669 -2.496944 -5.321728 -1.286365 -1.594008 -0.880520 0.753709
wb_dma_ch_pri_enc/wire_pri12_out 1.186891 -2.499754 0.403255 -0.605421 0.691686 0.323732 -0.414880 -0.262897 2.833421 -0.897898 -1.911662 0.887085 -0.945064 -0.555715 0.777412 -1.873057 1.162705 -0.741749 -1.516593 0.765789
wb_dma_ch_rf/always_20/if_1/block_1 1.404610 3.282869 -1.487849 -0.311752 -3.741451 -2.368467 2.264686 0.875196 -2.651468 1.927254 1.620295 2.414488 -1.309348 -0.193683 -1.771482 3.687660 4.017679 -0.089351 -2.342577 0.994031
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.439212 -1.635158 1.133626 -0.667422 -0.964174 -1.080364 0.677565 -1.396905 2.995733 -0.322780 -2.344401 -0.534759 -0.578732 0.619822 -1.709512 1.366617 1.405541 0.531216 -0.525638 0.278985
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 3.506091 -2.216965 -2.030850 -1.874795 0.326249 2.371245 -1.525786 1.728889 0.086117 -1.571384 -4.084025 -0.062755 -0.754748 -0.769797 -0.865262 -1.336721 -0.280962 -1.548954 -2.758064 -0.072452
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 -2.519036 1.902218 -1.377617 1.239817 1.327342 -1.082329 0.690192 -1.076438 -1.585257 1.171113 0.608092 0.507494 0.975029 -0.118498 -0.367175 -2.798092 0.861708 0.524919 0.644604 -0.921606
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 2.975589 -2.824201 0.230372 -2.431482 -0.548313 -1.077779 1.884045 -1.967582 2.183445 2.294512 -2.648597 0.337070 0.645200 0.320602 1.958712 -0.168588 1.607737 0.145475 -0.040115 0.045385
wb_dma_wb_if/input_slv_din -3.277376 3.223914 1.002407 0.932110 0.430088 -1.433546 0.149671 3.342017 -2.649744 3.099432 1.717654 3.322576 -0.860779 -1.201525 -1.389606 0.716982 -3.182448 -1.297984 0.947103 1.075449
wb_dma_ch_sel/assign_94_valid/expr_1 -2.418376 2.404473 0.795408 0.473030 0.863198 2.554616 1.614109 -2.023308 -0.398545 -3.698919 0.661326 -4.119469 -1.119828 -1.769634 -0.286392 -4.357471 1.117584 -1.425749 -1.825775 -0.390941
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 2.131926 -0.806917 -2.514121 1.336638 -0.773070 1.684795 -1.445091 -1.663366 -2.660605 -0.227484 2.015735 -0.957158 2.127290 -2.419456 -0.279098 -2.945908 -0.121958 -1.944662 -0.389480 -2.578733
wb_dma_de/always_21 1.559139 -2.491026 2.556305 -2.864825 -0.909369 1.344068 0.592483 -2.363868 4.035803 0.259175 1.008012 -3.154055 1.610114 -0.881178 1.764833 2.839793 1.112084 -0.800688 0.852766 -0.094064
wb_dma_de/always_22 -1.903939 2.500719 -1.073293 -2.817369 -1.031672 -0.798739 2.855267 -0.872326 -3.035290 2.303481 -0.107188 0.377253 -0.378247 -0.009146 0.738903 -2.051162 -1.279075 -2.446269 -0.673269 1.426847
wb_dma_de/always_23 -2.177791 2.600681 -0.973757 -3.062681 -1.028090 -0.845466 3.019334 -0.813549 -3.133895 2.543353 -0.191822 0.481242 -0.248979 0.072156 0.772279 -2.138006 -1.110217 -2.596204 -0.777452 1.714843
wb_dma_ch_pri_enc/wire_pri1_out 1.140404 -2.495721 0.468286 -0.550923 0.644644 0.174580 -0.399822 -0.358177 2.858817 -0.867854 -1.829057 1.007864 -0.967384 -0.575899 0.855271 -1.945668 1.291111 -0.810245 -1.620464 0.887949
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.518701 0.857484 -0.101149 1.213875 1.069672 -0.890835 -0.916186 0.859732 0.399892 -0.218994 -0.356855 1.887808 -1.591309 -0.590766 0.604311 -1.977766 0.432959 -1.071388 -1.753807 0.916137
wb_dma_de/assign_78_mast0_go -1.406992 0.524230 -0.082189 1.124612 1.247993 -0.745406 -0.985515 0.928441 0.678356 -0.318613 -0.468938 1.922271 -1.637485 -0.681845 0.690695 -2.150582 0.450365 -1.057273 -1.777022 0.844564
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -0.043340 1.020838 0.784887 1.634976 -0.892554 -0.800835 -1.054309 -1.126186 -0.516023 -1.528217 0.802658 -1.128979 -0.473794 0.484646 -0.755343 0.236228 -1.663330 -0.369835 0.096187 0.043317
wb_dma_de/wire_dma_done 0.301969 1.685385 -1.016350 -1.453915 0.764539 3.321688 2.956233 -1.747329 0.033224 0.367411 -1.882978 -1.422458 1.252361 -0.813648 1.455572 -3.252927 3.218656 -0.770216 -2.044388 -0.666406
wb_dma_ch_sel/assign_150_req_p0/expr_1 3.558780 -0.015466 -2.388971 -0.337522 -1.414819 1.508788 0.336969 -2.043506 -1.434268 -1.581066 0.429264 -2.966441 0.548997 -0.895935 -2.016618 0.168909 -0.352829 -0.001794 0.153732 -2.471189
wb_dma_rf/input_wb_rf_adr -1.618255 5.193003 2.095821 5.186781 -4.210092 -2.543049 0.113133 -1.734233 -5.538661 1.820864 1.784956 1.908543 0.639346 -0.860059 -0.778311 -3.987479 0.777371 -4.974993 -4.165527 1.922033
wb_dma_wb_if -3.306086 6.001377 1.287803 0.738646 -1.541271 -5.372581 0.207736 -1.689380 -2.208982 2.105818 -2.631664 -1.018906 -1.695514 2.277384 -0.104317 0.696120 0.304654 -1.839555 -2.816982 2.514748
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 2.805060 -3.312807 0.583015 -4.380621 -0.193101 0.071271 -2.699246 -0.166000 -0.081730 3.151345 -4.691379 -2.029737 3.649935 0.452416 3.324608 1.356735 -1.273138 -2.872590 -1.012376 -0.015644
wb_dma_ch_pri_enc/wire_pri25_out 1.210781 -2.605734 0.513875 -0.605528 0.680876 0.233262 -0.368194 -0.347039 3.017946 -0.851069 -1.948320 0.978069 -0.957882 -0.538848 0.834816 -1.968370 1.327366 -0.742144 -1.587354 0.875795
wb_dma_wb_mast/reg_mast_cyc -1.376210 0.591645 -0.077833 1.095765 1.106174 -0.754162 -0.916195 0.839701 0.558346 -0.268608 -0.382745 1.808282 -1.493075 -0.608652 0.635917 -1.990330 0.432323 -0.982962 -1.610159 0.826325
wb_dma_ch_rf/input_wb_rf_we -2.152773 6.103276 0.354816 0.759568 -3.320671 -0.851179 -1.152143 -1.735465 -1.700142 1.241346 -1.602061 2.065383 2.318469 4.810827 -1.273391 1.800558 1.375409 -0.924670 -1.761230 3.016031
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond 1.274022 3.584412 -1.402676 -0.219345 -3.796391 -2.478470 2.402594 0.851486 -2.614298 2.044034 1.521142 2.514893 -1.422942 -0.084423 -1.921328 3.737261 4.057441 -0.069388 -2.416315 1.061702
wb_dma_de/always_6/if_1 -2.009292 0.058671 0.883697 0.167154 1.019507 1.568569 -0.712697 -1.178253 -0.846322 -0.954107 -4.296435 -0.975165 2.542726 1.378457 -2.521434 -5.241039 -1.223860 -1.583019 -0.934558 0.949483
wb_dma_wb_slv/always_4/stmt_1 -0.351301 1.777595 1.826092 1.720600 -7.244040 -4.244182 -1.821323 -4.596206 -5.325481 0.226158 4.934087 -2.143251 1.067354 -1.333730 -0.610623 -0.137672 -0.733485 -5.449455 -0.675233 2.496521
wb_dma_de/assign_3_ptr_valid 1.827092 -3.331115 1.426996 -1.711608 -0.835115 -2.044975 2.483425 -1.709610 1.755231 1.887314 -3.539131 1.457830 0.605632 2.413957 0.385867 -0.747326 0.154247 1.443398 1.204311 1.468800
wb_dma_wb_mast/input_pt_sel -3.503516 -0.118215 3.439489 0.365004 2.023957 0.205434 -5.118431 2.552300 0.501839 1.684103 -0.706236 0.432348 1.365607 -0.156982 4.190698 0.011108 -3.018989 -4.719995 -1.897000 2.472404
wb_dma_ch_pri_enc/wire_pri15_out 1.244527 -2.558685 0.407655 -0.600890 0.689883 0.294448 -0.427411 -0.269687 2.867504 -0.916666 -1.912747 0.995056 -1.004646 -0.590026 0.801929 -1.924075 1.231055 -0.794838 -1.626846 0.814323
wb_dma_wb_slv/input_wb_we_i 3.258886 -2.003370 -2.446163 1.708367 -0.684236 0.830393 -7.216693 1.150823 -1.099688 -1.198000 5.300108 1.096407 -0.371122 -4.014450 3.163712 0.680110 -3.435859 -4.659221 -2.407318 -2.245808
wb_dma_de/reg_tsz_cnt_is_0_r -1.091223 0.787564 -1.977194 -2.277045 2.711965 2.335785 -1.381404 0.842330 -2.182123 0.886758 -3.698296 -3.095289 3.309940 0.372859 -1.406014 -1.007041 -2.107088 -0.359125 0.725940 -2.015245
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 -1.712166 -1.253020 -3.620239 -2.058995 2.163505 1.324551 -3.128699 3.353511 -4.261885 -0.273541 -3.048760 2.091876 2.746594 -0.150610 0.940788 -4.113065 2.139930 -0.000148 -1.886264 -0.065797
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 1.195254 -2.450173 0.482281 -0.607091 0.526084 0.223584 -0.396547 -0.391676 2.828629 -0.852260 -1.863388 0.977830 -0.972340 -0.526653 0.829111 -1.912102 1.341978 -0.826711 -1.691441 0.926525
wb_dma/wire_mast1_drdy 0.717599 0.752537 -0.846661 -0.598529 -0.488642 -0.165310 -0.522039 1.109439 -0.436753 -0.767235 -2.844558 1.362594 -1.715665 -0.194385 -0.243799 -1.528596 1.388832 -1.894903 -3.651206 1.656697
wb_dma_ch_rf/wire_ch_csr_we -1.154652 4.531126 -0.093165 -2.467636 -3.339636 0.541703 0.572244 0.663318 -3.057730 2.337742 -0.333791 2.294190 1.268357 2.359430 -1.628483 2.736502 -0.764452 -2.349122 -1.258381 3.425712
wb_dma_ch_pri_enc/inst_u9 1.177842 -2.478445 0.460371 -0.555467 0.602440 0.202905 -0.385776 -0.367472 2.902815 -0.868849 -1.873115 1.015845 -0.974571 -0.565427 0.831039 -1.972851 1.335038 -0.812106 -1.654516 0.920100
wb_dma_ch_rf/assign_8_ch_csr -2.458378 4.720809 0.199073 -1.513444 -2.657238 -1.443328 1.938102 -0.040369 -3.474403 3.171106 0.841510 2.174632 -0.279886 0.292968 -1.213698 0.241474 -1.278020 -3.002165 -0.740103 2.634982
wb_dma_ch_rf/wire_this_ptr_set 2.931152 -2.767060 0.182290 -2.499446 -0.531062 -1.109415 1.959811 -1.922327 2.180383 2.341417 -2.728007 0.421291 0.628239 0.410452 1.884703 -0.097264 1.572460 0.256707 -0.014266 0.091175
wb_dma_ch_pri_enc/inst_u5 1.224556 -2.629342 0.499487 -0.581642 0.670612 0.233015 -0.353307 -0.359257 3.021653 -0.860267 -1.912955 1.024018 -0.964977 -0.551831 0.810491 -1.936532 1.297641 -0.717973 -1.550478 0.860869
wb_dma_ch_pri_enc/inst_u4 1.147536 -2.603797 0.448287 -0.541717 0.722866 0.263017 -0.438299 -0.279063 2.994992 -0.917618 -1.856956 1.042178 -0.994709 -0.601767 0.854164 -1.951335 1.266633 -0.735640 -1.583016 0.823259
wb_dma_ch_pri_enc/inst_u7 0.955356 -2.287533 0.554340 -0.461171 0.569099 0.055176 -0.362899 -0.395543 2.782624 -0.776554 -1.771350 1.041206 -0.995770 -0.555771 0.857807 -1.996220 1.364127 -0.870623 -1.653928 0.960399
wb_dma_ch_pri_enc/inst_u6 1.196947 -2.565321 0.461853 -0.609485 0.665394 0.223453 -0.394038 -0.372619 2.929884 -0.882440 -1.936421 0.987976 -0.972605 -0.550985 0.813215 -1.993269 1.302394 -0.810950 -1.654309 0.878516
wb_dma_ch_pri_enc/inst_u1 1.172478 -2.476139 0.506097 -0.552972 0.652783 0.220074 -0.423253 -0.291694 2.877396 -0.855485 -1.890316 1.038397 -0.975944 -0.545113 0.812739 -1.898166 1.256690 -0.792610 -1.607427 0.867544
wb_dma_ch_pri_enc/inst_u0 1.289535 -2.707880 0.467069 -0.652824 0.662094 0.321104 -0.400689 -0.342389 3.048944 -0.891217 -1.932760 0.947310 -0.928273 -0.592448 0.821070 -1.914787 1.300387 -0.709665 -1.556301 0.758856
wb_dma_ch_pri_enc/inst_u3 1.166503 -2.669628 0.490534 -0.593438 0.813792 0.242691 -0.464292 -0.284604 3.047431 -0.863222 -1.944488 1.010777 -0.973160 -0.582003 0.877426 -2.011432 1.254268 -0.715890 -1.573711 0.791557
wb_dma_ch_pri_enc/inst_u2 1.073100 -2.356400 0.472641 -0.508369 0.638366 0.159189 -0.412786 -0.297726 2.829059 -0.841923 -1.826961 1.039548 -0.990655 -0.545821 0.824984 -1.952274 1.317432 -0.849528 -1.674377 0.885870
wb_dma/wire_de_start -2.647259 2.718071 0.969318 0.391030 0.673244 2.649613 1.664331 -2.141608 -0.501328 -3.640615 0.850075 -4.352662 -0.939497 -1.703753 -0.218996 -4.181004 1.158968 -1.563935 -1.826319 -0.311431
wb_dma_ch_sel/assign_130_req_p0/expr_1 0.857448 1.484846 -1.831500 0.811937 1.447607 2.666582 -1.854549 2.190650 -3.726832 -0.704029 -2.720078 -1.931176 0.879450 0.943946 -2.458150 -0.190772 -5.128003 -0.638868 0.293809 -1.463640
wb_dma_rf/wire_ch_stop 4.702213 -1.988816 -1.949642 -2.076413 -0.864810 2.569010 -0.007121 0.885865 0.997881 -1.367323 -1.266866 -0.491415 -1.472762 -1.952399 -0.315093 0.680351 0.917026 -1.278012 -2.396193 -0.709719
wb_dma/wire_mast0_dout -1.780525 4.251770 1.445654 -0.524987 -1.416551 -4.957478 0.191249 -1.691152 -2.324429 3.042993 -1.494258 -2.082155 0.622846 1.015010 1.749717 1.456901 2.281630 -1.664931 -2.104110 0.638174
wb_dma_ch_rf/input_de_adr0 -0.512963 4.625108 -2.495782 -0.363876 -1.381732 -3.585477 2.039024 0.987032 -1.632611 2.826952 0.823605 2.569549 -1.629076 -1.181942 -1.849768 2.702045 4.527148 0.511602 -2.301427 -0.440355
wb_dma_ch_rf/input_de_adr1 -0.880322 -0.973385 1.293746 0.531101 -0.254668 -0.892094 0.641776 0.114054 -0.160918 -0.441095 -1.108902 1.023182 0.071372 2.146098 -1.473405 -0.631070 -1.340322 1.306831 1.289580 1.415851
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.516735 0.723451 -0.063672 1.158877 1.148124 -0.880550 -0.895651 0.841460 0.547244 -0.245519 -0.370367 1.895645 -1.546283 -0.588947 0.660020 -2.057972 0.421199 -1.029923 -1.734116 0.889232
wb_dma_wb_if/input_wbs_data_i -1.974296 4.363291 1.535098 -0.340827 -1.329827 -4.902494 0.065333 -1.671476 -2.418468 2.843355 -1.464744 -2.221918 0.639814 0.988870 1.570367 1.300796 2.229920 -1.709007 -2.117412 0.648107
wb_dma_de/reg_tsz_dec -2.474314 2.882690 -1.862895 -0.985273 1.570699 1.146945 -1.641166 0.324606 -3.723244 1.225363 -1.794891 -2.416464 3.019139 -0.033832 -0.958925 -1.428915 -1.501294 -1.599505 -0.203745 -1.287612
wb_dma_ch_sel/input_ch0_am0 0.509405 -0.352150 -2.409166 -1.272113 0.052815 0.240175 -1.987977 1.165548 -0.727424 0.625801 1.373842 1.985381 0.107655 -0.648166 1.111673 0.820287 -0.559583 -1.027087 -0.927580 -0.236598
wb_dma_ch_sel/input_ch0_am1 0.011186 0.296869 -0.582583 -0.333579 0.677861 3.012076 1.602404 0.942903 -0.058155 -2.251661 -0.229737 -0.348580 -0.650201 0.610204 0.195686 -0.434902 1.580779 1.826758 -0.252714 0.174817
wb_dma_ch_sel/assign_162_req_p1 -1.413374 0.625510 -0.104949 1.154323 1.175478 -0.750185 -0.930372 0.944197 0.592935 -0.319296 -0.451523 1.964840 -1.629382 -0.654923 0.685267 -2.068749 0.438435 -1.057986 -1.771468 0.857247
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond -1.014667 -1.423279 1.764762 -2.305978 1.935719 1.320955 -0.932858 -0.185804 2.277077 0.489612 -2.303489 -2.633162 2.210628 0.677676 0.528197 0.996229 -1.408082 -0.020668 1.298086 -0.270412
wb_dma_rf/wire_ch5_csr -1.860016 3.131195 -0.236691 -1.990630 -2.610152 -1.319514 -0.108262 -0.547895 -2.855102 -0.197659 -0.323746 -0.354410 0.655904 2.340624 -0.269785 1.673189 1.016560 -1.002490 -1.362753 2.999336
wb_dma_ch_rf/wire_ch_am1_we -0.364383 2.551323 -0.090398 1.335364 0.646442 1.776952 1.579271 0.396922 0.018402 -2.381132 -1.726378 -0.462205 -1.177002 1.477814 0.243589 -0.494679 3.157061 2.489888 -1.533121 0.034153
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 -1.479649 0.727586 -0.039809 1.143286 1.113216 -0.862125 -0.902418 0.827147 0.545895 -0.218867 -0.389998 1.842005 -1.515278 -0.603657 0.630863 -2.014187 0.409947 -1.000854 -1.640450 0.842562
wb_dma_ch_rf/always_2/if_1/if_1/block_1 2.058159 -3.506331 1.317341 -1.788288 -0.833173 -1.880486 2.389685 -1.795399 1.836229 1.788116 -3.445017 1.293940 0.637037 2.216263 0.552470 -0.677254 0.230834 1.327434 1.129522 1.362087
wb_dma_inc30r/wire_out -1.000835 3.379321 0.342392 0.371027 -1.472075 1.653168 1.563308 4.365549 -2.242865 -0.651791 -1.334658 4.067999 -1.987328 4.033348 -1.961279 2.975781 -0.501596 0.966590 -2.073831 4.113580
wb_dma_ch_pri_enc/reg_pri_out 1.173269 -2.441927 0.421111 -0.590917 0.630836 0.241407 -0.419280 -0.274886 2.847996 -0.874425 -1.910580 1.021136 -1.045974 -0.567306 0.823958 -1.926182 1.314726 -0.838955 -1.670146 0.884469
wb_dma/input_wb0_we_i 3.214935 -1.941657 -2.557401 1.696562 -0.630498 0.868691 -7.253257 1.394481 -1.409438 -1.105762 5.138323 1.158335 -0.288860 -3.919865 3.032998 0.645745 -3.544425 -4.623106 -2.346683 -2.248567
wb_dma_de/always_2/if_1/if_1/stmt_1 -0.717749 4.421097 -1.244613 -0.179013 -1.434366 0.838448 2.116770 2.625755 -1.581614 -0.801692 -0.517699 3.140971 -2.191809 2.555035 -1.497306 2.510782 2.787174 1.362232 -2.987701 2.488690
wb_dma_ch_rf/wire_ch_txsz_dewe -0.345017 -0.824017 -1.468387 -0.463805 2.692048 2.927641 -2.579583 -0.261152 -1.407682 0.672040 -0.527468 -3.337261 4.021152 -1.423995 -0.387471 -1.719187 -2.929039 -1.069891 1.730083 -3.533842
wb_dma_de/always_22/if_1/stmt_2 -2.425998 2.722894 -1.102773 -3.179905 -0.795278 -0.768271 3.046792 -0.607456 -3.195909 2.486250 -0.180537 0.594922 -0.338172 0.127225 0.689413 -2.228559 -1.330509 -2.463501 -0.655681 1.700142
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 3.461401 -1.685507 -2.070652 0.617632 -0.310158 3.035419 -2.462041 1.034770 -1.966979 -1.069810 1.159037 -1.313828 0.983636 -2.163768 -0.563574 -0.155581 -2.461037 -1.417137 -0.144740 -2.668952
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.203804 -2.605601 0.426041 -0.622647 0.787885 0.309388 -0.442817 -0.291965 3.005542 -0.917499 -1.983936 1.005959 -0.983706 -0.580572 0.831272 -2.035421 1.271471 -0.736646 -1.631806 0.804082
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -0.442729 2.564009 -0.005889 1.418799 0.549136 1.576753 1.485862 0.373700 -0.015076 -2.292489 -1.718656 -0.383682 -1.165862 1.575943 0.280672 -0.410966 3.074526 2.433007 -1.492915 0.156857
wb_dma_ch_sel/assign_149_req_p0/expr_1 3.343411 0.201408 -2.166007 -0.285408 -1.411844 1.234380 0.474961 -2.025877 -1.389589 -1.415179 0.303208 -2.841634 0.434731 -0.706735 -1.999938 0.267375 -0.382380 0.023327 0.087973 -2.241052
wb_dma/wire_de_ack 1.782010 -1.065632 2.862734 -2.299020 -1.618457 0.585190 2.639782 -4.172177 3.331769 2.254359 -0.385421 -2.381701 2.282333 -0.522287 2.183745 0.674365 1.890698 -1.383443 0.064004 -0.084699
wb_dma_wb_mast/always_1/if_1 -1.995059 4.412702 1.620457 -0.606897 -1.438207 -5.013304 0.032508 -1.852770 -2.334471 3.071650 -1.525830 -2.406259 0.738487 0.991327 1.711745 1.463644 2.301781 -1.900723 -2.187245 0.673404
wb_dma_de/wire_dma_busy -0.583388 2.450087 -1.725502 0.545577 1.737410 0.219503 4.022718 -1.763816 0.165424 4.277902 -2.282538 2.102808 1.152354 0.447204 -2.613759 -3.486131 -0.746224 0.178540 0.793581 -1.715863
wb_dma_ch_sel/assign_143_req_p0 3.409995 0.201716 -2.197808 -0.368187 -1.526397 1.361941 0.590928 -2.202250 -1.366940 -1.476402 0.415534 -2.885052 0.504347 -0.846481 -1.898886 0.142406 -0.087415 -0.075510 -0.009632 -2.243318
wb_dma_wb_mast/wire_mast_err 4.644199 -1.987656 -1.972140 -1.927143 -0.742262 2.526628 -0.106891 0.949673 1.051150 -1.416121 -1.188160 -0.432350 -1.516087 -2.061188 -0.254857 0.556224 0.891775 -1.303829 -2.393224 -0.737138
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 1.364841 -2.230333 -0.227268 -1.361429 1.261500 1.219121 0.290868 0.375584 1.630767 -0.267039 -1.950122 -0.743846 0.415238 0.324879 -0.477679 0.296390 -0.608235 1.311368 1.058489 -0.868243
wb_dma/wire_slv0_dout -1.053209 2.788815 1.012759 1.954777 -7.088278 -4.069311 -1.549930 -5.600942 -6.081024 0.772784 5.030094 -2.081941 2.195917 -0.787740 -0.956887 -1.150013 -0.398233 -5.401274 -0.490328 2.211579
wb_dma_ch_sel/reg_am1 -0.017081 0.402384 -0.611167 -0.349972 0.661259 2.997179 1.687510 1.009279 -0.097918 -2.308899 -0.115871 -0.302614 -0.747470 0.622019 0.255799 -0.374756 1.600235 1.881772 -0.244195 0.221641
wb_dma_ch_sel/input_next_ch 0.413158 1.747236 -1.102161 -1.491991 0.649355 3.308455 2.937635 -1.577199 -0.091991 0.287764 -1.883598 -1.339232 1.088136 -0.686675 1.363889 -2.954407 3.235996 -0.635876 -2.036281 -0.615678
wb_dma_de/always_9 -2.462646 2.830535 -1.781240 -1.011301 1.622041 1.142141 -1.597619 0.357688 -3.590655 1.206103 -1.837666 -2.426381 2.964665 0.001990 -0.931044 -1.406004 -1.467261 -1.545814 -0.143061 -1.277657
wb_dma_de/always_8 0.793249 -0.197736 -3.170973 -0.527791 1.579686 1.086373 -0.792604 0.535048 -1.500915 -0.272642 -3.286959 0.475597 0.228684 -0.738666 -1.182431 -3.912916 0.585027 -0.947632 -1.987280 -0.937635
wb_dma_wb_mast/always_1/if_1/cond -1.868358 4.257049 1.569359 -0.556236 -1.395319 -4.915114 0.016177 -1.803343 -2.277938 2.993738 -1.544814 -2.307644 0.734850 0.970485 1.736385 1.453539 2.235189 -1.788412 -2.134025 0.654710
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.296615 1.803579 -0.493325 0.577575 -1.947995 2.956073 -1.329852 2.136022 -2.909771 -1.345281 0.819565 -2.165185 -1.000400 -0.541793 -1.226839 3.772608 -4.121875 -2.171856 -1.079481 -0.473122
wb_dma_rf/always_1/case_1/stmt_12 -2.858831 0.654866 1.563786 -0.891374 0.930667 -4.259773 1.749876 -1.497687 -0.524680 0.592469 -2.113020 -1.893771 -0.670539 0.133437 0.467246 -1.468012 0.953188 -0.236777 -0.282185 1.810903
wb_dma_rf/always_1/case_1/stmt_13 -0.369555 2.485599 0.476200 1.714911 -0.091518 -0.879456 0.127193 -0.511771 -0.112983 -0.301773 -1.644511 -0.160190 -0.477120 1.000843 0.011799 -0.155943 1.795475 0.679762 -1.472762 -0.112145
wb_dma_de/always_3 -0.585250 0.518037 2.114567 2.148335 -0.322621 2.766346 0.403351 1.894011 -1.412223 -3.499560 -0.441153 -0.067214 -1.085493 3.085830 -1.246948 0.317690 -3.365631 1.413024 0.787972 2.207690
wb_dma_de/always_2 1.192847 3.796378 -1.780295 -0.584679 -3.090332 0.001086 3.626053 1.104142 -2.435483 0.102276 1.202642 1.725216 -1.787094 0.233599 -1.576466 2.900938 5.350603 1.171119 -2.672374 1.114800
wb_dma_de/always_5 2.377246 -0.934869 -3.109814 -1.709596 0.353416 1.959685 0.082139 -0.336235 -2.010478 -0.065829 -2.897670 -1.397052 1.742095 -0.256889 -1.765256 -1.961386 0.209538 -0.049154 -0.412203 -1.757539
wb_dma_de/always_4 0.932825 -0.314440 -3.283707 -0.465920 1.577123 1.257444 -0.862297 0.534719 -1.486757 -0.427524 -3.207502 0.422071 0.231737 -0.912808 -1.170677 -4.053825 0.550499 -1.025457 -2.029966 -1.049630
wb_dma_de/always_7 -1.205799 0.861474 -2.129498 -2.254568 2.826967 2.395598 -1.308227 0.736854 -2.240777 0.921979 -3.696399 -3.156143 3.379245 0.292244 -1.476402 -1.170952 -2.045400 -0.285515 0.822558 -2.138379
wb_dma_de/always_6 -1.990238 0.008795 0.970245 0.075232 0.940249 1.615845 -0.650443 -1.403936 -0.710035 -0.930912 -4.408140 -1.149000 2.702799 1.397564 -2.489101 -5.332458 -1.126986 -1.651739 -0.936689 0.936601
wb_dma_ch_sel/input_ch3_txsz 2.712477 -3.367009 0.562701 -1.798404 -0.444268 1.102059 0.526080 -1.223000 2.472683 -0.638612 -1.569120 -0.922570 0.637074 0.076653 0.185879 0.128423 0.861459 0.321325 0.151987 -0.072396
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond -2.729420 2.114823 -1.304555 1.296531 1.266636 -1.210425 0.710076 -1.133197 -1.686458 1.252273 0.567136 0.551458 1.003486 -0.022573 -0.358614 -2.840495 0.891021 0.481186 0.590604 -0.852000
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 -1.542112 0.721993 -0.074687 1.185968 1.173585 -0.850887 -0.920182 0.901645 0.561019 -0.257321 -0.357803 1.944222 -1.600573 -0.610866 0.685296 -2.083597 0.422131 -1.038526 -1.739943 0.880201
wb_dma_ch_rf/always_11/if_1 2.179413 -1.036396 -2.798451 -1.376872 2.004754 2.544369 -1.757275 3.360068 -0.786871 -1.234522 -4.401278 0.163116 -1.004317 -0.492144 -1.518575 -1.055592 -1.746957 -0.521393 -1.889806 -0.896278
wb_dma_ch_sel/assign_147_req_p0/expr_1 3.535529 0.049356 -2.225167 -0.213188 -1.472418 1.378412 0.390806 -2.065078 -1.391392 -1.489064 0.492434 -2.827899 0.458460 -0.863714 -1.947572 0.188736 -0.381800 0.000399 0.109118 -2.349287
wb_dma_ch_sel/always_45/case_1/cond -0.818302 0.091600 2.001539 2.107002 -1.117786 -1.655470 -0.471801 -1.066272 -0.699099 -1.957243 -0.330870 -0.194350 -0.345018 2.539336 -2.183337 -0.438785 -3.011000 0.875611 1.358307 1.354131
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 0.056757 0.990105 0.755065 1.611332 -0.864894 -0.695597 -1.075571 -1.081376 -0.497895 -1.573450 0.812214 -1.207747 -0.456762 0.432689 -0.763569 0.239623 -1.668609 -0.343839 0.131721 -0.040820
wb_dma_de/assign_68_de_txsz -1.159737 1.656309 -1.039581 -1.115417 1.733410 3.436545 -0.590695 -0.637001 -2.290209 0.133316 -3.614854 -3.781436 3.981341 0.323543 -2.479812 -2.666347 -1.771009 -1.061365 0.141062 -1.985621
wb_dma_de/always_23/block_1/case_1/block_10/if_2 1.612613 -1.659207 3.197466 -1.734155 -1.612831 2.536476 1.319780 -3.607154 3.727486 -0.514268 0.801683 -3.694384 2.263655 -0.856234 0.622593 0.940378 1.358018 -1.353867 0.205308 -0.174772
wb_dma_ch_rf/always_20/if_1 1.400740 3.445595 -1.182518 -0.306791 -3.925419 -2.443255 2.428513 0.684080 -2.408888 1.977300 1.482252 2.343367 -1.395104 0.074401 -1.846655 3.879318 3.951526 -0.187110 -2.437990 1.287716
wb_dma/input_wb0s_data_i -1.841121 4.092038 1.438310 -0.373203 -1.249686 -4.798176 0.204442 -1.732707 -2.243294 2.795983 -1.554173 -2.232291 0.614459 1.025873 1.523794 1.259716 2.270956 -1.457241 -1.908768 0.501603
wb_dma_de/reg_dma_done_d 0.321239 1.487180 -0.584469 -1.370675 0.146269 0.632755 1.416336 -2.697009 0.030941 2.442164 -1.906242 -1.204482 1.874778 -1.299913 1.113474 -2.811004 1.787356 -2.528016 -1.875462 -0.838488
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 1.384782 -0.069220 -0.032612 -0.228131 -1.045751 0.304512 1.390929 -0.717974 1.098614 0.095001 2.765988 -0.410869 -0.780550 -1.336120 0.572432 1.957030 1.136485 0.285790 0.386327 -0.724333
wb_dma_wb_slv/assign_1_rf_sel 1.373119 4.222849 0.109485 3.044868 -0.007258 -2.435486 -0.426951 -2.309373 0.764946 0.941665 1.643635 -2.130903 -0.228581 -3.226763 -2.253979 0.974792 -3.255971 -1.755154 0.219608 -4.369926
wb_dma_ch_rf/assign_23_ch_csr_dewe 2.559291 -3.287770 0.719480 -4.350353 -0.065567 -0.053302 -2.839044 -0.157250 -0.033554 3.167483 -4.797929 -2.029697 3.720797 0.495549 3.382180 1.269720 -1.285006 -2.938667 -1.008885 0.080980
wb_dma_de/always_4/if_1/if_1/cond 1.024035 -0.305050 -3.204808 -0.666606 1.356914 1.177542 -0.737992 0.524081 -1.451795 -0.409588 -3.336375 0.455435 0.160677 -0.749578 -1.139364 -3.837367 0.695824 -1.050971 -2.148945 -0.799032
wb_dma_ch_sel/assign_376_gnt_p1 -1.420463 0.647538 -0.120318 1.183132 1.190262 -0.788446 -0.959963 0.931899 0.571463 -0.301238 -0.427419 1.927014 -1.610943 -0.638509 0.676567 -2.058021 0.452609 -1.011025 -1.721762 0.870729
wb_dma_de/wire_wr_ack -1.445464 0.446096 -1.258582 -1.502297 2.247959 1.238158 -1.947184 -0.015174 -0.782184 0.396257 -3.651322 -1.467105 2.085011 -0.423562 -0.193161 -3.192230 -0.260567 -2.173746 -1.591859 -0.397288
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 -0.938118 -1.558510 1.710458 -2.368748 2.003487 1.358797 -0.964136 -0.092988 2.322730 0.442419 -2.371215 -2.656985 2.195611 0.690593 0.512029 0.996528 -1.472700 0.051531 1.379196 -0.302236
wb_dma_ch_arb/always_1 2.770406 0.541664 3.156570 -0.919098 -2.007637 1.467630 2.504045 1.651998 0.533106 -0.469504 -3.909722 -0.335633 -2.625751 2.955338 -0.581414 3.442412 -2.001488 -1.224809 -2.158279 3.767536
wb_dma_ch_arb/always_2 2.920053 0.578475 3.165880 -0.776270 -2.311577 1.475863 2.435091 1.636841 0.203300 -0.494810 -3.575153 -0.330917 -2.536951 3.004907 -0.563993 3.700310 -2.148473 -1.285483 -2.114369 3.829713
wb_dma/wire_ch0_txsz 0.140079 0.481684 -0.306124 -1.554498 0.148290 3.296497 -0.467638 -2.127085 -1.456435 -0.190295 -3.237170 -3.969764 4.218513 0.038355 -1.792491 -2.846592 -0.409340 -2.068713 -0.691409 -1.210531
wb_dma_de/always_19 0.373849 1.911109 0.802340 -0.922798 1.027428 3.300249 4.322259 2.555502 1.010680 0.340895 -0.204770 -0.181752 -2.593513 -0.090165 0.669780 2.684211 0.762498 0.767864 -0.733796 0.724476
wb_dma_de/always_18 -2.435046 2.671999 0.010146 -1.861077 -1.456412 -2.282407 -1.612774 -3.346550 0.076184 -2.929932 1.258479 -4.241686 -0.595008 1.187297 -1.268926 1.804146 -2.247681 -0.559009 1.210923 1.100588
wb_dma_de/always_15 0.324703 -0.361728 -1.282966 -2.626792 0.942124 2.159896 -1.120682 -0.846005 -1.383665 0.569147 -3.240412 -3.266707 3.497574 0.033193 -0.797353 -1.239371 -0.661430 -1.326827 -0.118859 -1.301282
wb_dma_de/always_14 4.785127 -2.149555 -1.999709 -2.074022 -0.793788 2.625501 -0.058697 0.931812 1.102517 -1.426515 -1.229385 -0.457305 -1.498252 -2.028358 -0.291987 0.667804 0.934870 -1.242575 -2.361208 -0.794652
wb_dma_de/always_11 0.028297 0.998817 0.765287 1.649003 -0.877958 -0.754291 -1.097538 -1.073153 -0.521089 -1.545072 0.820249 -1.125293 -0.471533 0.474343 -0.784825 0.225924 -1.702960 -0.358495 0.117836 -0.012551
wb_dma_de/always_13 0.312958 1.713467 -0.974942 -1.545081 0.727503 3.472961 2.898690 -1.618278 0.012277 0.180141 -1.904806 -1.488281 1.141950 -0.713997 1.372317 -3.007533 3.178015 -0.695777 -2.004263 -0.593377
wb_dma_de/always_12 1.120675 -0.477427 -3.260990 -0.675075 1.584469 1.383795 -0.895803 0.628141 -1.292384 -0.469186 -3.427943 0.419504 0.172384 -0.859493 -1.143704 -3.937701 0.536119 -1.052225 -2.126317 -0.935456
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 3.781983 0.747797 -2.961429 4.380839 -2.109183 0.300411 -0.640565 -3.453501 -1.390970 0.724087 3.784743 1.281859 0.534794 -3.864077 0.301476 -3.569738 2.213964 -2.663309 -1.680900 -3.095618
wb_dma_ch_sel/assign_155_req_p0/expr_1 3.492314 0.076947 -2.306192 -0.395444 -1.401863 1.360898 0.550969 -2.127180 -1.300910 -1.424608 0.414571 -2.839805 0.530536 -0.822911 -1.912345 0.202846 -0.198270 0.066844 0.131902 -2.326441
wb_dma_ch_pri_enc/wire_pri13_out 1.118190 -2.548089 0.496734 -0.589516 0.697374 0.204954 -0.419953 -0.321275 2.890084 -0.829317 -1.884704 0.963478 -0.939033 -0.533868 0.785363 -1.904406 1.197403 -0.700568 -1.486159 0.799833
wb_dma_de/reg_read_r 0.093687 -0.289461 -1.038412 -2.704118 0.937565 2.119168 -1.192229 -0.889191 -1.315720 0.562185 -3.198658 -3.357847 3.586025 0.101308 -0.721831 -1.166823 -0.698557 -1.414343 -0.133366 -1.109780
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 1.187275 -1.401774 0.018847 -2.782694 0.841643 2.351176 -2.679141 1.125915 0.730837 -0.820994 -4.363439 -1.882129 0.983776 -0.407273 0.180226 -0.614114 -1.066598 -2.944426 -2.527821 0.603158
wb_dma/assign_9_slv0_pt_in -1.656676 3.751435 1.269658 -0.262266 0.818551 -2.703531 0.206636 -1.171162 1.475134 1.317824 -2.238099 -1.112604 0.677677 -0.417130 -1.235194 0.237485 -0.215047 -1.200418 -1.110002 -0.822107
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 1.424206 -1.498862 3.276220 -1.585119 -1.580617 2.529274 1.312759 -3.619981 3.689466 -0.487436 0.912146 -3.722108 2.321825 -0.912752 0.604431 0.936746 1.326691 -1.361873 0.227234 -0.247223
wb_dma_ch_rf/always_17/if_1/block_1 -1.957456 0.045694 0.821895 0.207090 0.934174 1.489858 -0.683878 -1.272082 -0.859607 -0.850818 -4.211645 -0.930144 2.596452 1.283924 -2.444786 -5.299692 -1.158531 -1.672054 -0.999754 0.901671
wb_dma_ch_rf/assign_10_ch_enable/expr_1 -2.938485 3.737864 0.114563 -4.201813 -1.388763 -0.476820 3.773394 0.926067 -1.187932 0.382386 0.154980 0.215089 -2.927287 0.345163 -1.447134 0.519001 -0.946280 -2.026429 -1.906115 3.169169
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 2.306271 -0.882311 -3.230448 -1.750554 0.454419 2.004038 0.104817 -0.208603 -2.085454 -0.083599 -3.131128 -1.398070 1.765932 -0.123591 -1.885415 -1.986272 0.154119 0.031808 -0.393261 -1.756822
wb_dma_de/assign_20_adr0_cnt_next/expr_1 0.443594 -0.388163 -2.457136 -1.289498 0.049154 0.241796 -2.038678 1.216911 -0.701473 0.621521 1.457014 2.082093 0.058321 -0.609662 1.154474 0.819913 -0.547666 -0.977662 -0.880171 -0.236374
wb_dma_ch_pri_enc/wire_pri2_out 1.089581 -2.553504 0.491659 -0.531339 0.760306 0.207364 -0.484208 -0.235068 2.970988 -0.915014 -1.953164 1.088129 -1.064160 -0.547779 0.823960 -2.035745 1.291242 -0.792194 -1.648157 0.892837
wb_dma_de/always_11/stmt_1 0.072984 1.006261 0.741464 1.682764 -0.895702 -0.732616 -1.096629 -1.098800 -0.496762 -1.642359 0.892992 -1.205965 -0.492031 0.453184 -0.785808 0.270128 -1.752807 -0.309019 0.163634 -0.054225
wb_dma_ch_rf/wire_ch_adr1_we -0.654555 -0.019259 1.906249 2.071730 -1.133695 -1.500136 -0.501591 -0.996998 -0.653075 -2.022707 -0.210651 -0.233566 -0.399499 2.446175 -2.177868 -0.281099 -2.978753 0.935554 1.353513 1.254476
wb_dma_ch_sel_checker/input_ch_sel 1.346261 -1.136420 0.854811 -0.391354 -1.774253 -0.213368 0.242048 -1.629671 0.894957 -0.351710 0.465668 -0.115005 0.161570 -0.271318 0.661630 -0.212684 1.503238 -1.022623 -0.922361 0.874986
wb_dma_ch_sel/input_ch1_adr1 -0.860316 -0.923094 1.254183 0.529867 -0.203975 -0.844257 0.571513 0.164582 -0.156564 -0.438178 -1.042520 0.997223 0.034976 2.086643 -1.448326 -0.589539 -1.396741 1.252069 1.302068 1.395860
wb_dma/wire_slv0_pt_in -1.622694 3.837325 1.187504 -0.290598 0.673452 -2.646429 0.352019 -1.219964 1.294001 1.143294 -2.317291 -1.246879 0.679612 -0.202798 -1.327324 0.306347 -0.017048 -1.052017 -1.148167 -0.751812
wb_dma_rf/always_2/if_1/if_1/cond 3.955939 0.874306 -3.682107 0.846583 -0.890725 -1.557407 1.985202 -2.805434 -0.780499 3.438202 -1.868940 2.034553 0.154340 -1.444041 0.639101 -2.641176 2.966070 -0.668606 -1.521918 -2.224150
wb_dma_pri_enc_sub/reg_pri_out_d 1.142646 -2.478304 0.488976 -0.601588 0.651437 0.212528 -0.377895 -0.296934 2.892302 -0.866276 -1.909661 1.016952 -0.968699 -0.538967 0.810211 -1.950774 1.275190 -0.763071 -1.610933 0.885801
wb_dma_ch_pri_enc/always_4/case_1 1.120453 -2.433419 0.489120 -0.521788 0.566235 0.186092 -0.427406 -0.358633 2.875969 -0.878676 -1.796081 1.027903 -0.995120 -0.602206 0.853997 -1.975600 1.320307 -0.874909 -1.696251 0.886372
wb_dma_ch_pri_enc/wire_pri29_out 1.199728 -2.585140 0.417062 -0.623775 0.734798 0.308906 -0.403478 -0.300464 2.943960 -0.886100 -1.889682 0.995994 -0.977304 -0.584733 0.796234 -1.914332 1.269939 -0.695371 -1.544683 0.796321
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 0.293976 -2.481520 2.567022 -2.684689 0.074717 1.004723 -0.677704 -1.768294 3.026519 0.121125 -1.869082 -2.694118 2.350418 0.407542 1.168767 0.807113 0.083801 -1.077650 0.390881 0.678286
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 -1.859581 -0.113839 0.931451 -0.044084 0.972962 1.619449 -0.676563 -1.191671 -0.718648 -0.903828 -4.380819 -1.144487 2.689651 1.472877 -2.461132 -5.028466 -1.255808 -1.488795 -0.803185 0.888096
wb_dma_de/wire_read_hold -1.440754 0.654118 -0.112186 1.149441 1.207048 -0.782139 -0.956965 0.881327 0.602060 -0.303278 -0.420995 1.907332 -1.567872 -0.673327 0.643472 -2.118110 0.411854 -1.021875 -1.741118 0.844063
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -0.697089 -0.054930 1.966105 2.131484 -1.146882 -1.512602 -0.514811 -1.009995 -0.574497 -2.044130 -0.214363 -0.252825 -0.417977 2.467190 -2.176513 -0.315234 -3.033102 0.944383 1.424923 1.271663
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 1.320808 -2.197671 -0.266703 -1.363420 1.272732 1.258952 0.281418 0.399269 1.613750 -0.245679 -1.965428 -0.760037 0.402253 0.320340 -0.445623 0.287418 -0.614477 1.296497 0.991822 -0.854371
wb_dma_ch_rf/wire_sw_pointer -0.323053 4.312997 0.256909 1.707388 0.105437 1.007748 1.616949 -2.701503 -0.245119 -1.222800 -2.293385 -1.984911 0.056536 0.815826 0.996511 -2.481918 2.864516 0.093319 -2.636479 -0.544865
wb_dma/wire_slv0_din -4.439889 5.060510 0.833836 1.379340 -1.268520 -6.769833 3.233564 0.797127 -7.020698 4.571352 -0.500497 1.848070 -0.873474 -2.808326 -1.736849 -3.212173 1.314886 -1.915915 -0.519866 1.579339
wb_dma_ch_rf/input_dma_err 4.709416 -2.192188 -1.960761 -2.022938 -0.718821 2.610963 -0.074320 0.981484 1.193589 -1.485721 -1.279293 -0.387588 -1.564410 -2.025643 -0.265394 0.590906 0.930080 -1.215584 -2.406472 -0.737230
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.173373 1.936689 -0.444854 0.459999 -1.977606 2.781181 -1.193946 2.091244 -2.802272 -1.271192 0.853052 -2.155628 -1.083134 -0.511855 -1.204671 3.834733 -3.913938 -2.119116 -1.086891 -0.409088
wb_dma_ch_rf/assign_17_ch_am1_we -0.370628 2.584405 0.004121 1.270732 0.611744 1.603762 1.494753 0.336548 0.029496 -2.279234 -1.708042 -0.538414 -1.213469 1.447445 0.370040 -0.352238 3.094553 2.304580 -1.577529 0.103262
wb_dma_ch_rf/assign_7_pointer_s -1.281767 2.187829 0.839462 0.519576 -0.447563 -2.458564 0.236615 -1.399956 0.144252 0.784184 -1.084015 0.011234 0.415479 1.718001 -0.122603 1.105280 0.433127 -0.100100 -0.037798 1.426700
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 1.244151 -2.677132 0.487329 -0.582419 0.679811 0.221757 -0.405776 -0.411553 3.033414 -0.871641 -1.879779 0.990757 -0.950468 -0.601157 0.870122 -1.957498 1.327267 -0.753090 -1.548261 0.829827
wb_dma_pri_enc_sub/input_valid -1.421234 0.663843 -0.054408 1.132392 1.092546 -0.796852 -0.877933 0.783791 0.568921 -0.256282 -0.320731 1.793216 -1.476274 -0.581144 0.666412 -1.964018 0.425520 -0.956393 -1.623676 0.823756
wb_dma_ch_sel/assign_161_req_p1/expr_1 -1.435955 0.636288 -0.032860 1.117105 1.178558 -0.837008 -0.912310 0.825927 0.631373 -0.249650 -0.413694 1.901385 -1.567878 -0.623782 0.662158 -2.058030 0.455448 -0.990207 -1.688083 0.885600
wb_dma_wb_mast/assign_1 -3.086023 0.590411 3.984143 1.856780 1.153537 -0.274846 -6.170239 1.562979 -0.042696 0.052645 0.097048 -0.752836 0.952528 0.223041 3.445916 0.335423 -4.626960 -4.953506 -1.737498 2.284474
wb_dma_ch_sel/input_de_ack 1.570480 -0.826901 2.773339 -2.203161 -1.612680 0.333317 2.590495 -4.134406 3.136312 2.427171 -0.324877 -2.340058 2.247107 -0.509326 2.260627 0.700940 1.903811 -1.468981 0.022753 -0.015722
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.445071 1.574703 -0.529457 0.601102 -1.953856 3.030519 -1.318685 2.027658 -2.651666 -1.517453 1.205235 -2.265883 -1.065405 -0.693358 -1.189509 3.905886 -4.025010 -1.981726 -0.856053 -0.662170
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 3.772045 -1.891974 -2.724566 -2.652997 0.877773 3.453853 -0.812286 2.412578 -1.215828 -1.046315 -4.075379 -1.796323 0.580412 0.120965 -2.125756 0.938918 -2.085470 0.505843 -0.206513 -1.763269
wb_dma_ch_sel/reg_valid_sel -2.747547 2.666743 0.781005 0.462539 0.934515 2.605295 1.594188 -2.002728 -0.508612 -3.740009 0.678174 -4.174552 -1.040792 -1.651253 -0.279714 -4.430417 1.160336 -1.385743 -1.797986 -0.317091
wb_dma_de/assign_63_chunk_cnt_is_0_d 1.006229 -0.372296 -3.272933 -0.563043 1.566735 1.276879 -0.842756 0.560451 -1.400699 -0.446077 -3.303921 0.420332 0.197877 -0.891960 -1.170416 -3.995450 0.582529 -1.047881 -2.109246 -1.015009
wb_dma_de/assign_64_tsz_cnt_is_0_d -1.906742 -0.669041 -0.061218 -0.985628 1.811230 0.397112 -1.206774 0.175456 -0.686989 -0.210992 -4.605264 -0.278286 1.766314 1.582963 -1.656744 -3.588124 -1.443162 -0.765360 -0.402601 1.042282
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond -1.408939 2.097974 0.805523 0.578329 -0.282957 -2.618136 0.261156 -1.418254 0.207896 0.802193 -0.968662 0.031504 0.328236 1.611113 -0.047665 1.027304 0.435449 0.012640 0.055196 1.319825
wb_dma_wb_mast/always_4/stmt_1 -1.514613 0.695335 -0.088941 1.170667 1.138023 -0.841569 -0.908522 0.831925 0.559082 -0.261968 -0.413583 1.880871 -1.547559 -0.631499 0.665056 -2.071200 0.454714 -1.056106 -1.718762 0.875116
wb_dma_ch_sel/assign_375_gnt_p0 3.498768 0.448517 3.304725 -1.677032 -3.022353 1.755586 3.213398 0.826589 -0.364557 0.120065 -3.440769 -1.842727 -1.125111 3.486862 -1.152911 5.128246 -2.320189 -0.502280 -0.768623 3.060543
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.444828 0.696584 -0.084952 1.118861 1.136946 -0.782603 -0.918282 0.877114 0.544217 -0.271409 -0.368225 1.871448 -1.531869 -0.630027 0.651264 -2.023875 0.442262 -1.006068 -1.695909 0.869206
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.400211 1.535759 -0.595096 0.392297 -1.894154 3.086060 -1.279918 2.038167 -2.650624 -1.445034 0.961645 -2.295269 -0.955782 -0.664618 -1.153237 3.785648 -3.921161 -1.985756 -0.932419 -0.653291
wb_dma/inst_u2 -2.092250 3.695800 -0.582166 -2.109093 -2.048181 -1.428726 2.779992 -1.277227 -2.018586 1.864885 0.383105 0.843834 -0.856786 0.906649 -0.634035 -0.450384 -0.083736 -2.103217 -1.313711 2.223052
wb_dma/inst_u1 -2.214250 3.783650 -0.402545 -1.902267 -1.923096 -1.550501 2.719423 -1.285501 -1.957775 1.984564 0.297386 0.931537 -0.812032 0.878893 -0.539650 -0.587196 -0.165112 -2.195642 -1.321662 2.237420
wb_dma/inst_u0 -3.302433 5.201908 0.730896 0.319145 -2.300786 -3.801300 1.551556 -2.142465 -2.880370 2.035030 -0.980913 0.911896 -0.001904 2.033983 -0.961702 -0.680200 0.517143 -1.950412 -1.336298 3.021067
wb_dma/inst_u4 -1.184116 3.952891 1.799565 1.704831 0.752232 -2.563138 -1.381793 -0.958562 0.198889 0.898980 -3.851591 -3.210399 -1.960248 1.199167 0.130858 1.572694 -2.034505 -2.462403 -3.049763 1.183965
wb_dma_ch_rf/assign_2_ch_adr1 -1.663385 1.228046 2.183520 3.406361 -1.876396 -1.475415 -1.541643 -2.919143 -0.253527 -2.495431 -1.427852 -0.835729 0.945580 4.264076 -3.229416 -1.945739 -2.032108 0.833400 0.569369 1.102675
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.536072 -1.877849 1.175197 -0.675753 -0.932204 -1.035834 0.689552 -1.428714 3.175319 -0.321729 -2.302939 -0.473059 -0.574823 0.606484 -1.579508 1.379586 1.449392 0.663932 -0.418308 0.303958
wb_dma_ch_rf/wire_pointer_s -1.406980 2.285029 0.853830 0.538121 -0.432313 -2.567213 0.231170 -1.420672 0.101349 0.808904 -1.081720 -0.004849 0.425340 1.696078 -0.134106 1.070253 0.456751 -0.070017 -0.030619 1.397873
wb_dma_ch_sel/always_40/case_1/stmt_1 1.631708 -4.047382 1.764462 -1.145765 -0.686684 0.108232 1.092402 -1.066245 2.126449 -0.945345 -2.515396 0.127242 0.650559 2.117073 -1.269966 -0.500316 -0.563694 1.542028 1.444837 1.334112
wb_dma_ch_sel/always_40/case_1/stmt_2 2.748401 -3.374213 0.543727 -1.804600 -0.424063 1.114716 0.497201 -1.185051 2.455814 -0.612451 -1.575590 -0.935436 0.610913 0.036254 0.182792 0.104855 0.816600 0.267295 0.144325 -0.082918
wb_dma_ch_sel/always_40/case_1/stmt_3 1.375649 -1.133184 0.817481 -0.431849 -1.792030 -0.163134 0.242039 -1.630983 0.884819 -0.378587 0.416916 -0.168083 0.178420 -0.300046 0.657753 -0.164833 1.487179 -1.013999 -0.913044 0.869332
wb_dma_ch_sel/always_40/case_1/stmt_4 2.841698 -2.564653 0.204148 -2.308274 -0.544958 -1.158024 1.905035 -1.885055 2.032411 2.308077 -2.554966 0.434634 0.572502 0.355665 1.880413 -0.107316 1.515874 0.202186 -0.050807 0.065297
wb_dma_pri_enc_sub 1.153549 -2.518925 0.433927 -0.566719 0.693123 0.226651 -0.421801 -0.261219 2.907895 -0.883989 -1.884675 1.010657 -1.044675 -0.543889 0.785546 -1.913266 1.219900 -0.702444 -1.543270 0.829815
wb_dma_ch_rf/reg_ch_am1_r -0.480791 2.549927 -0.007103 1.383634 0.539515 1.568169 1.472660 0.356680 -0.056448 -2.251857 -1.596069 -0.345011 -1.098468 1.561962 0.286725 -0.456122 3.055669 2.410640 -1.409577 0.171550
wb_dma_de/assign_72_dma_err 4.621664 -2.032666 -1.933881 -2.025030 -0.730391 2.524495 0.007947 0.926205 1.149584 -1.381055 -1.253474 -0.493437 -1.537363 -1.956049 -0.294621 0.703466 0.910881 -1.188579 -2.326843 -0.740414
wb_dma_de/reg_ptr_adr_low -2.539252 1.704686 -0.496498 -3.161000 -0.559051 -1.775803 -0.575894 -2.282498 0.652682 -1.268759 0.541684 -2.871417 -0.191704 0.783295 -0.466232 1.507122 -0.582247 -0.214485 1.129900 1.164195
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.331223 -1.665151 1.180823 -0.650922 -1.003400 -1.134973 0.762839 -1.472601 3.001283 -0.272580 -2.325981 -0.483925 -0.542090 0.681181 -1.612564 1.286816 1.446705 0.542989 -0.502027 0.405997
wb_dma_de/reg_state -2.180960 2.743827 -1.164601 -3.089739 -1.036070 -0.710291 3.014418 -0.882142 -3.162598 2.446847 -0.109798 0.466007 -0.222662 0.160662 0.769041 -2.032326 -1.099629 -2.475106 -0.726065 1.641522
wb_dma_ch_rf/always_26/if_1 -0.116164 4.130098 0.317046 1.702820 0.076294 1.256333 1.578278 -2.683497 -0.075561 -1.313611 -2.035630 -2.142789 0.109637 0.706351 1.046521 -2.274845 2.872511 0.142741 -2.501585 -0.727124
wb_dma_de/always_23/block_1/case_1/block_5/if_1 -1.986003 0.303187 -3.425655 -3.244523 2.896474 -1.469296 0.160131 2.927338 -3.807636 3.663132 -5.390798 2.930167 1.647721 0.349139 2.030275 -3.517135 2.710259 0.226421 -2.050948 0.099789
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 1.477264 -1.612995 3.262855 -1.699633 -1.589929 2.599479 1.329174 -3.667176 3.721251 -0.525828 0.899859 -3.815626 2.345553 -0.914087 0.641117 0.928494 1.294028 -1.441548 0.246783 -0.219773
wb_dma_ch_sel/assign_113_valid 3.576337 -0.953930 -3.062085 -2.086903 -0.598024 2.248474 1.557719 -0.996645 -0.871123 0.021900 -0.500594 -1.799701 0.958451 -1.321075 -1.258826 -0.031683 1.380653 0.324160 -0.057819 -2.344811
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 1.375033 -0.022543 -0.048785 -0.154187 -1.059307 0.335596 1.440304 -0.709575 1.059965 0.094906 2.844213 -0.386342 -0.807648 -1.355612 0.582726 2.019431 1.184862 0.306252 0.388319 -0.741957
wb_dma_inc30r/always_1 -1.042443 1.417929 2.146376 1.852349 -2.071398 4.086656 1.731593 3.260521 -2.798747 -3.014657 0.500904 2.069947 -0.181484 4.138427 -0.767109 1.028862 -0.581379 2.023642 0.121720 4.060165
wb_dma_de/always_23/block_1/case_1/cond -2.147499 2.565950 -0.977382 -3.150912 -1.015618 -0.789014 3.090953 -0.721099 -3.039027 2.432779 -0.081943 0.463358 -0.402401 0.153428 0.868155 -1.932956 -1.066935 -2.459523 -0.750467 1.730228
wb_dma_ch_sel/assign_128_req_p0/expr_1 0.897546 1.394167 -2.051664 0.842873 1.465001 2.781784 -1.885312 2.157555 -3.843596 -0.724270 -2.543496 -1.967632 0.964694 0.813695 -2.505579 -0.304310 -5.025882 -0.539251 0.414971 -1.670205
wb_dma_de/always_8/stmt_1/expr_1/expr_1 2.379781 -0.934718 -3.167982 -1.610738 0.380168 2.003285 0.064740 -0.349126 -2.043423 -0.146841 -2.816826 -1.393927 1.742728 -0.309981 -1.783540 -2.039704 0.196913 -0.049565 -0.416971 -1.860465
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 2.696636 -3.328242 0.587893 -1.794266 -0.457601 1.088305 0.526513 -1.246130 2.494113 -0.622434 -1.545218 -0.911379 0.605160 0.016589 0.214103 0.072025 0.872650 0.261289 0.114657 -0.016653
wb_dma_de/always_9/stmt_1/expr_1/expr_1 -5.736627 4.425885 0.178606 -1.527283 1.930818 -1.761011 0.742975 -0.667084 -1.679962 2.196758 -2.918285 -1.157287 1.990418 2.095071 -0.415335 -1.288924 0.911482 -0.096618 0.010098 1.283887
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 4.445500 -0.795276 1.928006 0.613615 -3.146229 0.626495 -0.085215 0.642547 0.030863 -1.916397 -2.034873 -1.397774 -1.518072 2.024702 -3.933818 4.285094 -3.716187 -0.331443 -0.219364 1.254668
wb_dma_ch_sel/assign_148_req_p0 3.175718 0.238801 -2.264081 -0.214410 -1.283370 1.338855 0.427465 -2.011520 -1.483910 -1.367314 0.344347 -2.788060 0.540983 -0.813106 -2.015945 0.010306 -0.330596 0.013690 0.128011 -2.361660
wb_dma/wire_ndr 3.765627 -1.941121 -2.742965 -2.607315 0.896623 3.490321 -0.854071 2.457684 -1.295713 -1.004194 -4.085624 -1.771751 0.616653 0.056133 -2.172577 0.939298 -2.169739 0.496922 -0.130895 -1.820895
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 2.745574 -3.334921 0.572914 -1.829188 -0.490565 1.093449 0.524215 -1.229608 2.456750 -0.597118 -1.536458 -0.923878 0.613234 0.066088 0.175312 0.125460 0.867398 0.244355 0.099603 -0.002977
wb_dma_pri_enc_sub/always_3/if_1/if_1 1.021083 -2.371735 0.496350 -0.512095 0.691066 0.119482 -0.362204 -0.344525 2.848533 -0.777370 -1.893701 1.050440 -0.953925 -0.482147 0.821325 -1.961913 1.223863 -0.731890 -1.566069 0.882970
wb_dma_ch_sel/always_8/stmt_1/expr_1 2.985793 -2.837294 0.236620 -2.474445 -0.544372 -1.159608 1.975244 -1.986345 2.218795 2.400993 -2.719095 0.419474 0.628976 0.383122 2.006966 -0.075104 1.581072 0.248541 -0.039688 0.139514
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 1.519308 -2.397512 2.197208 -0.112190 -1.282851 -1.857011 1.228348 -1.320739 2.657537 -0.704597 -3.091082 0.450312 -0.481260 2.449969 -2.922164 0.667507 0.203275 1.615968 0.654595 1.582869
wb_dma_rf/input_dma_done_all -0.060137 -0.140110 -1.134180 -2.517642 1.005494 1.900172 -1.111769 -0.960835 -1.388138 0.704515 -3.165560 -3.131864 3.520852 0.070476 -0.675487 -1.455160 -0.556943 -1.407033 -0.172697 -1.144184
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 -1.384186 2.148613 0.808349 0.570510 -0.341045 -2.501260 0.222738 -1.362878 0.110411 0.742591 -0.905520 0.057155 0.370497 1.605975 -0.064534 1.031692 0.456801 -0.026269 0.054352 1.339514
wb_dma_de/assign_66_dma_done 0.269525 1.894935 -1.208884 -1.466810 0.747293 3.368044 3.038376 -1.697468 -0.225869 0.391061 -1.797931 -1.364809 1.175565 -0.834800 1.404967 -3.198841 3.361116 -0.740974 -2.078070 -0.741086
wb_dma/wire_ch4_csr -1.740314 2.915126 -0.279926 -2.112420 -2.498642 -1.121005 -0.086640 -0.421475 -2.592237 -0.394106 -0.207366 -0.282457 0.457161 2.475248 -0.170443 1.865322 0.913760 -0.768115 -1.227212 3.063920
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.579134 0.719602 -0.026336 1.222920 1.214508 -0.919611 -0.955367 0.899896 0.621341 -0.230593 -0.408324 1.975324 -1.638891 -0.646314 0.722850 -2.156486 0.490494 -1.048687 -1.757191 0.942898
wb_dma_ch_sel/input_ch3_csr -1.324050 2.799839 -1.260667 -2.428005 -2.724206 1.369180 -1.920238 -0.887529 -3.653523 -1.028195 2.128069 -1.499600 2.214388 0.768695 2.843666 1.118979 1.287010 -2.195320 -1.556034 2.109570
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.306140 -1.679280 1.118942 -0.588124 -0.943432 -1.101919 0.677109 -1.442943 2.959939 -0.282084 -2.190168 -0.486402 -0.512409 0.599898 -1.547125 1.239049 1.398453 0.504032 -0.435744 0.298211
wb_dma_de/wire_adr1_cnt_next -0.705525 -0.247262 1.539932 0.537620 0.534139 3.474158 1.472098 3.050312 -0.865012 -1.964602 -1.224436 0.949676 -0.748957 2.704855 -0.454563 0.339203 -1.758365 1.696651 0.671534 2.376579
wb_dma/wire_de_adr0 1.389290 3.272396 -1.438784 -0.274012 -3.888305 -2.477719 2.274098 0.882032 -2.632243 2.052156 1.683997 2.669889 -1.328527 -0.035620 -1.722980 3.755682 4.049954 -0.087891 -2.375612 1.206519
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.038210 -2.418863 0.470076 -0.536781 0.704403 0.140976 -0.381154 -0.352102 2.818349 -0.778360 -1.900652 0.970128 -0.912845 -0.522576 0.801749 -1.937890 1.230232 -0.741064 -1.574043 0.851774
wb_dma_de/reg_adr0_cnt 1.178343 3.832470 -1.832328 -0.572948 -3.195360 -0.100855 3.734794 1.235031 -2.547704 0.104787 1.270241 1.898763 -1.843591 0.317338 -1.604445 2.987985 5.471984 1.301061 -2.658034 1.178376
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 1.060701 -2.382265 0.517296 -0.641547 0.622133 0.145326 -0.339466 -0.374018 2.757885 -0.751549 -1.896166 0.917910 -0.840367 -0.440493 0.732059 -1.807433 1.184226 -0.702101 -1.459371 0.832112
wb_dma/wire_am0 0.487286 -0.426186 -2.461956 -1.372175 0.073564 0.256497 -2.058197 1.166132 -0.694833 0.659933 1.379552 2.027803 0.104211 -0.652161 1.166702 0.790695 -0.551329 -1.045473 -0.943853 -0.254391
wb_dma/wire_am1 -0.026072 0.361410 -0.505695 -0.283913 0.612719 2.722607 1.536596 0.905159 -0.067025 -2.079114 -0.198292 -0.316000 -0.676445 0.621460 0.165807 -0.361153 1.447940 1.713423 -0.198829 0.206147
wb_dma_ch_sel/assign_137_req_p0/expr_1 3.308357 0.077970 -2.186205 -0.267204 -1.297558 1.314000 0.420125 -2.094829 -1.240674 -1.472570 0.370492 -2.842543 0.494467 -0.863592 -1.903044 0.089827 -0.262274 0.051798 0.135312 -2.334361
wb_dma_ch_sel/assign_140_req_p0/expr_1 3.198266 0.310022 -2.093256 -0.192302 -1.469521 1.189046 0.507286 -2.143784 -1.407860 -1.411526 0.485157 -2.801903 0.455674 -0.758695 -1.938565 0.196826 -0.273140 0.026137 0.164251 -2.233678
wb_dma_ch_rf/always_22/if_1/if_1 0.406298 -0.320880 -2.342404 -1.291940 0.092656 0.197180 -1.927391 1.110803 -0.677711 0.671921 1.282340 1.964939 0.088863 -0.586824 1.109203 0.756640 -0.484270 -0.981052 -0.938633 -0.211562
wb_dma_de/assign_69_de_adr0 1.322262 3.551294 -1.440136 -0.307406 -3.795706 -2.441811 2.465754 0.708421 -2.564192 2.036185 1.592128 2.355937 -1.421145 -0.177484 -1.839733 3.675923 4.050585 -0.220177 -2.437522 1.047343
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.760987 0.309789 -2.543592 -1.466427 -1.412167 2.512546 0.256761 1.328270 -1.860135 -0.635223 0.655496 -1.521392 -0.511878 -1.476934 -1.140631 2.603891 -0.510274 -0.521248 -0.732531 -1.678087
wb_dma_de/wire_mast0_go -1.418212 0.658133 -0.052157 1.158247 1.141024 -0.809318 -0.931625 0.864730 0.547377 -0.264500 -0.374363 1.846784 -1.515961 -0.613695 0.634878 -1.999234 0.440304 -1.000185 -1.694790 0.850684
wb_dma_wb_slv/input_slv_din -3.078649 3.268740 1.009645 0.884781 0.279856 -1.313860 0.136275 3.366179 -2.653093 3.060055 1.659345 3.328428 -0.880328 -1.123634 -1.447257 0.962582 -3.218518 -1.351182 0.865616 1.143284
wb_dma_de/always_3/if_1/if_1 -0.696607 0.706882 2.243512 2.052948 -0.360636 2.644974 0.393994 1.735958 -1.386207 -3.421878 -0.642003 -0.250238 -1.072548 3.169820 -1.278959 0.346285 -3.413102 1.254777 0.706164 2.332835
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.331309 -1.666350 1.174483 -0.634271 -0.933243 -1.095570 0.667867 -1.418640 3.003352 -0.278895 -2.343925 -0.492197 -0.523531 0.646206 -1.613791 1.277317 1.415901 0.548524 -0.506966 0.350092
wb_dma_ch_sel/always_47/case_1 0.029429 0.315348 -0.576951 -0.359983 0.600030 2.849284 1.543634 0.942962 -0.066281 -2.174373 -0.200365 -0.324193 -0.658794 0.585701 0.186160 -0.322363 1.509421 1.747238 -0.225550 0.221116
wb_dma_ch_sel/assign_152_req_p0 3.586176 -0.066543 -2.288830 -0.302965 -1.415577 1.453009 0.364114 -2.128283 -1.287073 -1.573227 0.471461 -2.949563 0.526662 -0.887673 -1.939547 0.167443 -0.325631 0.038051 0.145723 -2.454893
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 1.482405 -1.625673 3.324205 -1.741021 -1.576947 2.539808 1.352421 -3.699862 3.794626 -0.493814 0.868097 -3.806745 2.320542 -0.927237 0.696910 0.943556 1.387779 -1.425597 0.236457 -0.180413
wb_dma_de/reg_de_adr0_we 1.384262 0.021701 -0.019238 -0.187738 -1.082167 0.287280 1.474038 -0.711916 1.105591 0.112908 2.920996 -0.407941 -0.817079 -1.326482 0.555128 2.020497 1.195883 0.312416 0.438680 -0.764333
wb_dma_ch_sel/assign_114_valid 3.527539 -0.847162 -3.276594 -1.923612 -0.482920 2.292817 1.551007 -1.009679 -1.034240 0.050715 -0.323247 -1.848045 1.058930 -1.488356 -1.310900 -0.175227 1.386933 0.349700 0.047230 -2.606768
wb_dma_ch_rf/assign_4_ch_am1 -0.377447 2.480753 0.034517 1.299091 0.460032 1.587198 1.414175 0.263869 -0.018082 -2.249369 -1.651326 -0.505266 -1.094504 1.462723 0.324089 -0.426210 2.993750 2.232510 -1.523511 0.121319
wb_dma_de/wire_dma_done_all -0.016636 -0.101667 -1.122102 -2.690326 0.948685 1.939241 -0.949193 -0.911850 -1.311171 0.659888 -3.381357 -3.188320 3.433363 0.194214 -0.799979 -1.203578 -0.518848 -1.289916 -0.163887 -1.041826
wb_dma_de/assign_6_adr0_cnt_next -1.598819 1.897932 -1.343244 0.256219 1.154738 0.239688 0.025417 2.083206 -1.921366 0.039657 -0.989230 1.189332 0.125108 -0.095082 -0.360017 -1.136682 1.041696 1.189840 -0.542012 -0.404227
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.366602 1.722321 -0.557854 0.442586 -1.999987 2.910370 -1.269156 2.040488 -2.711935 -1.394183 0.997011 -2.222865 -1.081181 -0.582670 -1.181803 3.898383 -3.965617 -2.053785 -0.997724 -0.552591
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 -2.559130 2.603391 0.902414 0.342000 0.711063 2.833004 1.665445 -2.077199 -0.552498 -3.888514 0.819221 -4.425660 -1.026470 -1.788049 -0.250476 -4.339195 1.120189 -1.586782 -1.897730 -0.287944
wb_dma_wb_slv/input_wb_data_i -0.703155 2.207866 1.735635 1.758711 -7.159468 -4.228350 -1.808241 -4.803884 -5.505723 0.144814 4.768343 -2.346364 1.157122 -1.294235 -0.733261 -0.515256 -0.832174 -5.597806 -0.862273 2.476593
wb_dma_ch_rf/assign_3_ch_am0 0.473787 -0.345103 -2.463326 -1.264302 0.033375 0.232094 -2.028837 1.181708 -0.733051 0.619359 1.534397 2.051337 0.051588 -0.679203 1.176002 0.820747 -0.529437 -1.028219 -0.913486 -0.280043
wb_dma_ch_sel/assign_126_ch_sel 0.774740 4.468874 -0.376415 1.785999 -2.186203 0.852561 4.147382 -0.304027 -2.658560 2.793449 -1.037531 3.390979 0.030919 1.459935 -2.316981 -1.224143 0.296245 -1.257193 -2.184441 1.224363
wb_dma/wire_mast1_err 4.818092 -2.152274 -1.978230 -1.996876 -0.816558 2.645356 -0.063171 0.939551 1.075121 -1.401861 -1.128711 -0.485452 -1.494012 -2.064206 -0.259197 0.707213 0.873252 -1.241844 -2.308029 -0.817154
wb_dma_de/wire_ptr_valid 2.025281 -3.517175 1.383051 -1.852515 -0.844957 -1.909228 2.408227 -1.757369 1.831340 1.788335 -3.596869 1.272910 0.677068 2.405046 0.454270 -0.637436 0.122291 1.395630 1.249493 1.437567
wb_dma/wire_ch_sel 0.022932 2.285356 0.352567 -1.420193 0.081502 -1.296221 5.251014 -4.636708 2.233846 7.326318 -0.511790 1.094733 2.480505 -0.501083 1.271752 -1.281933 1.396878 -1.531886 0.705478 -1.198390
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 1.560477 -2.517039 2.243914 -0.140493 -1.255224 -1.864877 1.228951 -1.338369 2.727191 -0.745829 -3.245978 0.398603 -0.465865 2.540139 -2.996955 0.662442 0.112510 1.702917 0.711715 1.617140
wb_dma_de/always_12/stmt_1/expr_1 0.852431 -0.217919 -3.299963 -0.591823 1.654613 1.176901 -0.720521 0.577183 -1.498151 -0.334190 -3.470685 0.459810 0.195740 -0.742749 -1.241754 -4.015665 0.616110 -0.907440 -2.015469 -0.979032
wb_dma/wire_dma_req 1.914791 -1.245812 2.852495 -2.336009 -1.712955 0.475341 2.601121 -4.271910 3.421441 2.316174 -0.243688 -2.382609 2.335862 -0.592508 2.363798 0.743259 2.042209 -1.459472 0.051520 -0.053797
wb_dma_ch_sel/assign_136_req_p0 3.437193 0.153733 -2.268565 -0.218671 -1.407056 1.410762 0.409248 -2.063242 -1.474204 -1.497610 0.491405 -2.913117 0.514568 -0.890755 -1.967771 0.191217 -0.376334 -0.036663 0.126683 -2.369681
wb_dma_ch_rf/assign_5_sw_pointer -0.401737 4.308108 0.514540 1.724360 0.060335 0.958103 1.599519 -2.907296 -0.153588 -1.124110 -2.037034 -2.102374 0.145153 0.646018 1.167711 -2.446570 2.856353 -0.106615 -2.597535 -0.533988
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 0.357544 -2.516499 2.488606 -2.739550 0.185641 1.134071 -0.728827 -1.662458 3.028453 0.112231 -1.925538 -2.744901 2.378751 0.408019 1.139821 0.827040 -0.001221 -1.062844 0.364964 0.599923
wb_dma_ch_rf/always_25/if_1/if_1/cond -0.394785 2.532340 0.070740 1.267925 0.416401 1.390204 1.330301 0.327501 -0.117310 -2.101907 -1.610942 -0.417384 -1.123337 1.444358 0.319351 -0.291481 2.852340 2.093277 -1.493040 0.199552
wb_dma_ch_sel/assign_97_valid/expr_1 0.732771 3.415711 -3.081797 -1.809564 -4.383241 3.734922 0.454108 -1.111527 -4.848127 -4.258239 3.523285 -2.784560 1.220899 0.794669 -2.003718 1.834547 1.569274 0.312109 -0.356965 0.790640
wb_dma_de/always_9/stmt_1 -2.318678 2.705193 -1.765526 -1.049074 1.631944 1.230996 -1.657696 0.360683 -3.552964 1.141294 -1.882078 -2.512408 2.977381 -0.051555 -0.942096 -1.368497 -1.531249 -1.593759 -0.193166 -1.315244
wb_dma_de/input_pause_req 0.293198 2.799751 -2.106055 -0.737546 0.395658 -2.045700 4.664831 -1.992107 -0.248436 5.004811 -1.488636 2.341056 -1.760398 -1.976160 0.188024 -3.982809 0.940749 -2.492230 -2.042609 -0.863421
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 1.490074 -1.504214 3.253653 -1.589220 -1.628165 2.496244 1.408664 -3.666562 3.717032 -0.498258 0.834666 -3.674880 2.214632 -0.923088 0.589360 0.841871 1.430266 -1.371411 0.162503 -0.157788
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 0.601415 -1.937170 2.100315 -3.227755 0.046151 -0.999055 0.639693 -2.401031 2.650273 2.925558 -2.888858 -1.426683 2.320583 0.662304 2.861458 0.515874 0.737431 -1.159795 0.169415 0.725691
wb_dma_wb_if/wire_wb_cyc_o -1.415251 0.612419 -0.102681 1.149596 1.218947 -0.777617 -0.962149 0.881557 0.630931 -0.265485 -0.440268 1.908512 -1.579976 -0.629414 0.697623 -2.087120 0.440538 -1.020763 -1.736366 0.828094
wb_dma_ch_sel/always_37/if_1/if_1/cond 0.269415 -2.418447 2.547161 -2.690307 0.160675 1.032117 -0.644432 -1.792727 3.027690 0.152756 -1.891047 -2.748334 2.340189 0.436533 1.158642 0.737828 0.080889 -1.081396 0.335838 0.651669
wb_dma_ch_pri_enc/always_2/if_1 1.077165 -2.452690 0.543462 -0.532767 0.578361 0.082608 -0.438725 -0.369872 2.875602 -0.845650 -1.793571 1.057407 -1.003298 -0.562826 0.877901 -1.966231 1.323707 -0.813870 -1.634651 0.889609
wb_dma_de/always_6/if_1/stmt_1 -1.618557 0.303539 0.230233 -0.728330 1.501402 2.623147 0.054955 -0.492530 -2.025286 -0.333989 -4.556831 -2.697511 3.857789 2.244469 -3.761843 -3.072684 -2.965567 0.387896 1.462031 -0.719018
wb_dma_ch_rf/input_de_txsz_we -0.305554 -1.100481 -1.567699 -0.398842 2.911585 3.031708 -2.707852 -0.269250 -1.307100 0.654254 -0.430780 -3.325657 4.112761 -1.600057 -0.298974 -1.954135 -2.959751 -1.022176 1.836159 -3.759696
wb_dma_rf/input_de_adr1_we 0.030394 1.099278 0.818825 1.673395 -0.928250 -0.762181 -1.103638 -1.144345 -0.536423 -1.622979 0.812529 -1.226662 -0.489045 0.511319 -0.829152 0.247257 -1.784288 -0.387018 0.098119 0.013980
wb_dma_wb_if/input_wb_addr_i -1.032441 5.162369 2.812030 3.899291 -3.601634 -3.689742 -0.736184 -0.992302 -3.304939 1.359534 0.651298 1.328984 0.671937 -1.295206 -0.924671 -1.880381 0.508709 -4.453551 -4.216424 0.989139
wb_dma_ch_sel/always_7/stmt_1 0.310909 -2.522329 2.527276 -2.677019 0.199340 1.079180 -0.671554 -1.726868 3.074041 0.116369 -1.868168 -2.709423 2.311565 0.423333 1.143754 0.782042 0.055906 -1.029986 0.385369 0.591747
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 -3.114043 3.875472 0.391081 -4.049196 -1.375196 -0.646927 3.966323 0.695556 -0.948363 0.278561 0.075395 -0.048932 -3.113536 0.259459 -1.650606 0.451875 -0.820887 -2.035167 -1.899483 3.232844
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 1.216404 -2.614235 0.490764 -3.188392 1.054160 -0.773890 -3.621744 0.630998 0.559576 2.806345 -5.013302 -0.234114 2.081956 -0.188051 3.995267 -0.692899 -0.783594 -3.838066 -2.622010 0.822600
wb_dma_ch_sel/assign_158_req_p1 -1.482538 0.682770 -0.073068 1.152471 1.147537 -0.833899 -0.922797 0.868600 0.550859 -0.265288 -0.378869 1.905197 -1.574574 -0.624674 0.673187 -2.033495 0.437266 -1.001670 -1.698747 0.883256
wb_dma_ch_rf/always_4/if_1/block_1 -3.676810 2.813389 1.808644 -0.251562 0.379763 -6.083537 1.870141 -2.570357 -0.939607 1.208456 -2.849218 -1.757129 -0.268438 1.459906 0.069504 -0.516796 1.235041 -0.453970 -0.468708 2.813932
wb_dma_de/reg_dma_abort_r 4.836538 -2.135320 -2.001042 -2.083514 -0.824354 2.611930 -0.015712 0.913701 1.068752 -1.426280 -1.195361 -0.485094 -1.491738 -2.033933 -0.280095 0.685642 0.935067 -1.286124 -2.379227 -0.780231
wb_dma_ch_sel/input_ch2_txsz 0.308898 -2.441983 2.445148 -2.674804 0.220108 1.084792 -0.708635 -1.690089 2.971842 0.156365 -1.898007 -2.749789 2.349133 0.431904 1.116897 0.764602 -0.043256 -1.035022 0.408550 0.556723
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.508083 0.751262 -0.061389 1.183834 1.115053 -0.854697 -0.922716 0.852749 0.546843 -0.249413 -0.371215 1.881804 -1.576169 -0.574333 0.670955 -2.053056 0.436938 -1.046886 -1.749693 0.935262
wb_dma_ch_sel/input_ch5_csr -1.823506 2.918421 -0.223917 -2.234290 -2.736704 -1.194839 -0.129823 -0.705520 -2.670372 -0.492387 -0.051139 -0.442552 0.565598 2.360568 -0.197381 1.767240 1.011018 -0.980628 -1.287875 3.178918
wb_dma_ch_sel/assign_150_req_p0 3.358875 0.169387 -2.360822 -0.174974 -1.329225 1.423918 0.441359 -2.095105 -1.442045 -1.479523 0.531068 -2.869447 0.550621 -0.944030 -1.919223 0.029400 -0.300555 -0.015157 0.122679 -2.459957
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.377948 0.641917 -0.119921 1.123404 1.123586 -0.754055 -0.926512 0.915323 0.557956 -0.289301 -0.438055 1.905821 -1.585560 -0.651970 0.664537 -2.062210 0.409017 -1.031439 -1.771568 0.844085
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond 1.448893 -0.076588 -0.010357 -0.230269 -1.057904 0.316889 1.434503 -0.739640 1.143185 0.078819 2.854120 -0.430282 -0.799060 -1.370941 0.601402 2.034298 1.171571 0.291663 0.414691 -0.764367
wb_dma_ch_sel/assign_155_req_p0 3.243387 0.135844 -2.242423 -0.354057 -1.313735 1.291948 0.526791 -2.036746 -1.289051 -1.416156 0.359145 -2.811926 0.471004 -0.826741 -1.936975 0.154762 -0.208474 0.084588 0.129114 -2.321170
wb_dma_ch_sel/always_43/case_1/stmt_4 2.647291 -3.240543 0.547365 -1.736104 -0.547106 1.028068 0.516366 -1.236369 2.390879 -0.630945 -1.482149 -0.870157 0.559956 0.049100 0.202765 0.123261 0.886799 0.248717 0.085107 -0.018391
wb_dma_ch_sel/always_43/case_1/stmt_3 0.371851 -2.547127 2.525522 -2.715818 0.141827 1.121354 -0.659715 -1.813354 3.074680 0.085064 -1.920163 -2.783437 2.362611 0.358420 1.179751 0.738557 0.082608 -1.097334 0.365282 0.630588
wb_dma_ch_sel/always_43/case_1/stmt_2 -2.449172 0.304515 2.684757 -0.272907 0.115863 -0.900428 -1.939538 -1.267170 2.164555 0.118057 -0.437295 -0.175933 0.411606 -0.549012 2.375053 -1.632378 1.075249 -3.393035 -2.392390 2.344221
wb_dma_ch_sel/always_43/case_1/stmt_1 0.180409 0.387645 -0.318272 -1.505347 0.206976 3.337979 -0.468158 -2.128774 -1.413010 -0.234631 -3.221025 -3.907954 4.190969 0.020436 -1.826390 -2.930879 -0.397988 -1.923250 -0.669325 -1.244436
wb_dma_de/always_19/stmt_1/expr_1 0.444940 1.829687 0.812317 -0.953174 1.055648 3.270634 4.176808 2.622705 1.041658 0.418473 -0.103227 -0.229434 -2.616745 -0.163481 0.667656 2.893573 0.542269 0.694247 -0.676540 0.652614
wb_dma_ch_rf/wire_ch_err_we 4.546631 -1.948532 -1.949917 -1.942315 -0.756127 2.447593 0.008181 0.973308 1.071621 -1.333836 -1.180424 -0.348449 -1.588191 -1.949263 -0.296216 0.691701 0.926783 -1.154639 -2.326545 -0.706097
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 0.139495 3.011631 -0.420965 1.025390 -0.236167 -0.226410 3.093912 -1.236434 0.108898 3.475646 -1.035100 2.301106 -0.094832 0.114229 -1.795638 -1.630929 -0.742608 -1.286820 -0.668299 -0.384546
wb_dma_rf/wire_ch1_adr1 -0.838282 -0.941372 1.160755 0.523539 -0.249486 -0.843250 0.553022 0.129198 -0.247502 -0.466346 -1.061572 0.955130 0.106563 2.020823 -1.445012 -0.633518 -1.400067 1.254177 1.295431 1.335482
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 1.124884 -0.995422 -4.151228 -3.560336 -3.187221 -3.554022 -2.124287 -1.239823 -4.561893 -0.144220 0.536463 0.743657 0.898681 0.874287 0.753724 -0.037297 0.301434 -0.547384 -0.054772 1.215024
assert_wb_dma_wb_if/input_pt_sel_i -2.619771 3.328894 0.553197 1.267008 0.246376 -2.436997 0.987202 -1.650024 -1.380489 1.109202 -2.712810 -1.760114 -2.240376 2.293895 0.038584 -0.334665 -0.278800 -0.432565 -1.584756 2.301215
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond 3.459389 0.617065 -1.378184 -0.968175 -1.121175 3.826584 -0.450260 3.269897 -2.381922 -0.066586 0.388324 -1.110276 -0.581560 -1.123426 -0.541660 3.685040 -2.593627 -1.692406 -0.983559 -0.685676
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.389911 0.727886 -0.100432 1.139870 1.094164 -0.791470 -0.873962 0.871066 0.514417 -0.278660 -0.364959 1.838093 -1.537464 -0.594977 0.625993 -1.984029 0.438638 -1.023428 -1.719918 0.858634
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 2.691409 -3.226997 0.518796 -1.825222 -0.442593 1.101539 0.510179 -1.180757 2.361817 -0.598963 -1.571556 -0.941087 0.616555 0.069400 0.133506 0.118915 0.812786 0.257415 0.141682 -0.070499
wb_dma_rf/input_paused -2.370676 0.566000 0.575165 -0.372773 0.560351 -1.546263 0.987958 -0.439293 -0.527310 -0.078082 0.887593 -1.048475 -1.457073 -1.348333 0.818432 -1.948083 0.430563 -0.879971 -0.351896 0.214404
wb_dma/wire_mast0_adr -2.372412 2.623631 0.019392 -1.843785 -1.434410 -2.265085 -1.637384 -3.307302 0.077927 -2.846376 1.210777 -4.238178 -0.596780 1.169199 -1.280560 1.847326 -2.214017 -0.581888 1.224497 1.037518
wb_dma_ch_pri_enc/inst_u8 1.040461 -2.443034 0.485801 -0.486352 0.681918 0.139491 -0.451312 -0.314762 2.880610 -0.865222 -1.801853 1.006637 -0.968275 -0.598649 0.815495 -1.998923 1.294728 -0.771421 -1.607434 0.825315
wb_dma_ch_sel/assign_148_req_p0/expr_1 3.383646 0.209207 -2.293576 -0.325476 -1.446188 1.359857 0.421144 -2.075087 -1.493245 -1.437432 0.416965 -2.859859 0.522947 -0.804063 -1.985928 0.208069 -0.310763 -0.041628 0.098966 -2.307779
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 -0.934030 1.342819 -2.278928 1.875437 1.312756 0.215749 -0.478367 -0.435088 -2.523258 0.866709 1.077640 0.012712 1.348708 -1.272907 -0.677243 -2.867159 -0.425313 -0.187914 0.555023 -2.420356
wb_dma_ch_arb/always_2/block_1 2.924983 0.506814 3.088311 -0.972732 -1.960181 1.551629 2.599377 1.766281 0.475325 -0.672499 -4.217131 -0.415325 -2.686934 3.201545 -0.889266 3.642669 -2.174911 -0.911482 -2.030622 3.752272
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 0.246524 -0.361129 -1.252431 -2.609189 1.037120 2.156790 -1.198074 -0.795400 -1.324798 0.534376 -3.195514 -3.255452 3.492022 -0.028301 -0.745793 -1.277861 -0.677912 -1.314480 -0.048685 -1.279619
wb_dma_ch_sel/always_40/case_1/cond 2.109529 -3.677874 1.403848 -1.910607 -0.812580 -1.815152 2.422387 -1.880987 1.984029 1.786345 -3.607599 1.206474 0.723958 2.315195 0.519056 -0.697940 0.202260 1.351596 1.203334 1.377662
wb_dma_ch_rf/assign_22_ch_err_we 4.604104 -2.111392 -1.901200 -2.041234 -0.663926 2.557158 -0.079275 0.921292 1.122930 -1.363839 -1.396485 -0.465356 -1.417690 -1.917889 -0.236063 0.544804 0.860832 -1.239183 -2.349359 -0.702502
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.453677 1.706870 -0.602818 0.506972 -2.044855 2.985612 -1.308303 2.010665 -2.788113 -1.465788 1.108590 -2.330512 -1.022051 -0.615775 -1.252144 3.902550 -4.072407 -2.022771 -0.949628 -0.657625
wb_dma_ch_rf/wire_pointer -1.088914 -2.716608 2.154551 -2.557509 0.972208 -5.500350 3.721601 -2.428764 0.926151 2.200747 -4.958903 -0.695166 -0.289248 1.700736 0.917808 -2.302303 0.656891 1.301990 1.066650 2.363411
wb_dma_ch_pri_enc/always_2/if_1/if_1 1.173292 -2.438118 0.471714 -0.611016 0.572019 0.212928 -0.394968 -0.313914 2.846320 -0.859504 -1.906428 1.012624 -0.960995 -0.547199 0.798822 -1.930794 1.309305 -0.823455 -1.644346 0.910143
wb_dma_ch_pri_enc/wire_pri19_out 1.198524 -2.551797 0.483016 -0.634033 0.720900 0.277649 -0.337866 -0.308385 2.912740 -0.826840 -1.954022 0.952247 -0.929270 -0.507005 0.796690 -1.888027 1.209077 -0.688982 -1.498877 0.793944
wb_dma_ch_sel/assign_5_pri1 -0.176301 -1.342317 -0.353568 -0.133204 2.339715 0.378826 -0.639697 1.286396 2.011666 -0.507164 -2.266162 1.167938 -1.195205 -0.298418 0.128721 -1.733383 -0.204449 0.205814 -0.720187 0.021290
wb_dma_rf/inst_u26 4.635961 -2.129653 -1.924990 -2.001672 -0.671992 2.484976 0.015411 0.985111 1.220130 -1.385725 -1.268412 -0.336029 -1.557472 -1.937068 -0.252129 0.639092 0.984967 -1.133265 -2.302270 -0.683769
wb_dma_rf/inst_u27 4.792753 -2.201453 -1.987265 -2.048599 -0.702357 2.566328 -0.041039 0.972092 1.184695 -1.378186 -1.308708 -0.416091 -1.528892 -2.038064 -0.291207 0.629932 0.922890 -1.224258 -2.348109 -0.789108
wb_dma_de/always_23/block_1/case_1/block_10 1.682116 -1.684440 3.232996 -1.719245 -1.651551 2.551920 1.407634 -3.510749 3.755054 -0.550568 0.867661 -3.668394 2.199682 -0.898458 0.573892 1.137121 1.377855 -1.279043 0.252987 -0.155617
wb_dma_de/always_23/block_1/case_1/block_11 1.630365 -2.477780 2.382533 -2.772309 -0.814641 1.328975 0.683688 -2.311611 3.979296 0.219867 0.926782 -3.020737 1.507588 -0.870375 1.695366 2.708228 1.164520 -0.679272 0.808126 -0.119835
wb_dma_rf/inst_u22 4.712273 -2.197085 -1.934492 -2.012615 -0.684347 2.547430 -0.015043 0.985897 1.234244 -1.373927 -1.198701 -0.409033 -1.531947 -2.008854 -0.267231 0.702880 0.877228 -1.105896 -2.220525 -0.837456
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.831273 0.297938 -2.615166 -1.591693 -1.421047 2.564063 0.302722 1.380641 -1.844185 -0.669845 0.560297 -1.517252 -0.553269 -1.517592 -1.170931 2.650760 -0.394395 -0.434682 -0.766149 -1.717550
wb_dma_rf/inst_u20 4.623577 -2.025105 -1.912823 -2.036767 -0.740802 2.469783 0.040245 0.946940 1.165371 -1.371956 -1.142169 -0.394862 -1.614809 -1.971370 -0.269367 0.764459 0.989081 -1.136365 -2.265292 -0.732393
wb_dma_de/assign_86_de_ack 1.872727 -1.288884 2.898111 -2.283137 -1.612492 0.514040 2.702183 -4.193688 3.547866 2.259870 -0.378864 -2.349199 2.203591 -0.562683 2.259959 0.698393 2.000186 -1.304501 0.109687 -0.098160
wb_dma_rf/inst_u28 4.580772 -2.117364 -1.836586 -2.001213 -0.744547 2.481246 -0.056562 0.855720 1.163345 -1.382247 -1.300470 -0.428720 -1.466737 -1.952049 -0.247087 0.579011 0.944166 -1.243785 -2.356030 -0.683220
wb_dma_rf/inst_u29 4.635282 -2.009941 -2.001192 -1.999061 -0.697505 2.588347 -0.061877 1.019363 1.048644 -1.403951 -1.234046 -0.418754 -1.558746 -2.032519 -0.305122 0.647833 0.889087 -1.246715 -2.353134 -0.759724
wb_dma_ch_sel/always_1/stmt_1 1.933007 -1.204489 2.700026 -2.303157 -1.682419 0.483367 2.758261 -4.236744 3.401459 2.372659 -0.153557 -2.303141 2.207125 -0.671390 2.372484 0.743108 2.079502 -1.300898 0.095387 -0.198045
wb_dma_de/always_6/if_1/if_1/cond/expr_1 -4.879126 2.581190 0.720246 0.202102 1.941697 -1.004493 -0.570582 -1.689174 -0.786244 1.918952 0.212783 -1.486583 2.849040 0.263058 0.758176 -1.979783 0.011368 -0.829367 1.020291 -0.264838
wb_dma_ch_sel/assign_142_req_p0/expr_1 3.493895 0.065453 -2.281762 -0.408677 -1.360657 1.460210 0.514755 -2.081831 -1.292898 -1.458732 0.313344 -2.895941 0.500841 -0.897326 -1.968738 0.149617 -0.264374 -0.006108 0.058780 -2.399545
wb_dma_rf/inst_check_wb_dma_rf -1.525283 3.119298 1.143749 3.068709 -0.726048 -1.203164 -0.888756 -2.110975 0.398157 -0.700600 -2.521285 -0.457145 0.675885 2.922370 -1.086044 -1.558304 2.138504 0.811267 -1.705785 -0.013574
wb_dma_rf/reg_wb_rf_dout -4.923618 7.203719 1.651497 3.969990 -2.195991 -6.252959 1.950304 -0.910783 -6.506734 3.240702 -1.814066 1.055313 -0.012147 -0.632061 -2.614808 -4.320115 2.673305 -1.372251 -1.867937 1.070629
wb_dma/input_dma_req_i 1.727373 -1.125605 2.855728 -2.247405 -1.548405 0.441451 2.605181 -4.080426 3.433591 2.266341 -0.386211 -2.352482 2.243542 -0.486637 2.234137 0.765877 1.905418 -1.303284 0.080608 -0.025960
wb_dma_de/input_am1 -0.020407 0.331938 -0.565621 -0.325833 0.630007 2.881026 1.602116 0.956988 -0.046272 -2.223952 -0.167701 -0.315312 -0.680466 0.608483 0.179408 -0.403900 1.532113 1.828995 -0.229365 0.206446
wb_dma_de/input_am0 0.474802 -0.366576 -2.451610 -1.351291 0.066860 0.221617 -2.036137 1.123797 -0.676807 0.634092 1.337644 1.991607 0.106092 -0.623414 1.134422 0.775290 -0.523302 -1.035671 -0.949828 -0.234689
wb_dma_ch_sel/reg_next_start -2.552101 1.705025 0.315069 -0.831927 1.441835 3.596663 2.338948 -1.054194 -0.112206 -2.538352 0.101501 -3.250635 -0.361223 -2.044897 0.322127 -4.425575 2.538835 -1.235928 -1.887994 -0.304929
wb_dma_ch_sel/input_ch4_csr -1.585922 2.892925 -0.221711 -2.155121 -2.679698 -1.020779 -0.185905 -0.398613 -2.823353 -0.219545 -0.176665 -0.417066 0.692040 2.322215 -0.088856 1.966292 0.814986 -1.040819 -1.277230 3.030414
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 1.368928 -2.255673 -0.258349 -1.382154 1.319057 1.249436 0.276808 0.423504 1.614467 -0.300293 -1.975943 -0.741422 0.384921 0.304052 -0.466713 0.289599 -0.604718 1.336567 1.051730 -0.915265
wb_dma_ch_sel/assign_107_valid 3.550382 -0.877285 -3.181676 -1.888143 -0.570369 2.251259 1.481726 -1.080394 -0.996106 0.064324 -0.234164 -1.818530 1.062348 -1.446112 -1.232591 -0.173746 1.402589 0.296549 0.018981 -2.505377
wb_dma/wire_next_ch 0.109535 1.692533 -1.011287 -1.452560 0.892861 3.471950 2.852103 -1.626008 -0.012779 0.126717 -1.842241 -1.471351 1.243881 -0.681047 1.376567 -3.216144 3.249716 -0.621729 -1.950797 -0.625191
wb_dma_rf/wire_ch2_txsz 0.386434 -2.600366 2.567997 -2.663267 0.138112 1.116749 -0.715223 -1.727008 3.123534 0.109785 -1.853467 -2.750284 2.346515 0.377878 1.252095 0.800009 0.062666 -1.045090 0.365264 0.591012
wb_dma_ch_rf/wire_ch_am0 0.516236 -0.371517 -2.508234 -1.302959 0.032439 0.213975 -2.073082 1.186924 -0.766735 0.635392 1.449968 2.030572 0.079217 -0.683010 1.144861 0.837407 -0.559885 -1.005753 -0.916141 -0.290333
wb_dma_ch_rf/wire_ch_am1 -0.430904 2.546232 0.066557 1.299113 0.526205 1.525924 1.487848 0.361042 0.000802 -2.221163 -1.737165 -0.442212 -1.201588 1.568412 0.332761 -0.302290 3.042037 2.351535 -1.491499 0.241379
wb_dma/wire_ch6_csr -1.519116 2.826460 -0.282190 -2.186681 -2.724057 -1.016671 -0.197515 -0.467267 -2.781249 -0.400398 -0.275968 -0.320874 0.600141 2.359900 -0.191847 1.800697 0.872708 -1.004761 -1.343225 3.066928
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.203485 -2.512682 0.484885 -0.588798 0.668583 0.208228 -0.377392 -0.338140 2.918057 -0.861190 -1.906880 0.997349 -0.956972 -0.553545 0.781021 -1.896643 1.242837 -0.767621 -1.575773 0.859112
wb_dma_de/input_csr 3.567216 -2.315906 -1.174150 -3.344375 -2.037421 1.037784 -3.313212 3.818959 -3.536057 3.613091 -0.634883 2.059888 2.011268 -1.802611 4.893128 2.437027 0.349593 -4.460993 -3.323026 1.199896
wb_dma_de/reg_read -1.231010 0.371341 -1.217899 -1.662235 2.119019 1.365640 -1.948346 -0.054798 -0.654403 0.284377 -3.646685 -1.518122 1.987108 -0.432274 -0.143488 -3.075058 -0.190319 -2.325470 -1.769692 -0.271988
wb_dma/input_wb1_cyc_i -2.435883 3.440368 0.360469 1.460274 0.208445 -2.440609 1.222466 -1.793103 -1.378606 1.177759 -2.549162 -1.790943 -2.419382 2.233494 -0.022613 -0.255856 -0.159453 -0.252393 -1.514145 2.164912
wb_dma_ch_rf/wire_ch_adr0_we 1.572419 3.256948 -1.674037 -0.384082 -3.890699 -2.416676 2.351949 0.973721 -2.632338 2.095591 1.682312 2.675693 -1.435099 -0.207327 -1.811658 3.829908 4.108029 -0.118462 -2.504515 1.072618
wb_dma_ch_sel/assign_140_req_p0 3.528262 0.154677 -2.261576 -0.394351 -1.504050 1.448944 0.497164 -2.094308 -1.372366 -1.506504 0.351465 -2.945695 0.504523 -0.847009 -1.960778 0.184226 -0.268342 -0.101237 0.037096 -2.352920
wb_dma_rf/wire_ch3_txsz 2.709436 -3.276282 0.603468 -1.774908 -0.561505 1.053199 0.531279 -1.262844 2.413687 -0.629443 -1.485015 -0.880183 0.600302 0.028942 0.191647 0.121686 0.921733 0.213327 0.043332 0.037507
wb_dma_rf/input_wb_rf_din -1.198025 2.794100 0.923893 1.918444 -6.982278 -4.159401 -1.377886 -5.435677 -6.268752 0.751869 5.072263 -2.084059 1.975276 -0.946330 -0.848000 -1.211334 -0.282942 -5.321229 -0.493784 2.252517
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 1.346856 3.424342 -1.392439 -0.256935 -3.925255 -2.544430 2.356165 0.648058 -2.516598 2.055627 1.776919 2.488500 -1.330179 -0.146967 -1.731623 3.736034 4.141741 -0.195953 -2.425439 1.080822
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -0.067437 1.095329 0.859941 1.706043 -0.886876 -0.828051 -1.096154 -1.161257 -0.522415 -1.566148 0.834565 -1.158435 -0.462754 0.545509 -0.771978 0.215079 -1.706146 -0.325140 0.122605 0.032164
wb_dma_pri_enc_sub/reg_pri_out_d1 1.144084 -2.445069 0.473152 -0.617422 0.618089 0.189329 -0.385077 -0.343443 2.850154 -0.845589 -1.952674 1.007431 -0.998104 -0.518657 0.754804 -1.906165 1.268016 -0.802492 -1.650646 0.883275
wb_dma_ch_rf/always_19/if_1/block_1 -2.664222 2.076571 -1.277641 1.265398 1.206387 -1.216524 0.745228 -1.169297 -1.620624 1.275671 0.587478 0.519636 0.943355 0.002064 -0.334707 -2.741611 0.878453 0.435856 0.600291 -0.792783
wb_dma_ch_rf/always_2 2.089141 -3.533445 1.380614 -1.892010 -0.854193 -1.910678 2.468392 -1.918262 1.846094 1.828982 -3.548746 1.225388 0.701410 2.356692 0.489761 -0.721809 0.208651 1.384153 1.208030 1.424941
wb_dma_ch_rf/always_1 -1.014586 1.706561 -1.323886 0.911946 0.189323 -0.688567 2.078869 -1.786151 -0.379065 1.246149 3.342612 0.003400 0.177039 -1.373132 0.251691 -0.558912 2.043939 0.801296 1.070582 -1.635382
wb_dma_de/input_mast0_drdy -3.993156 2.390022 -1.099851 -5.381452 0.783009 -1.265763 -0.067879 -3.429886 1.965688 -0.550508 -0.625050 -4.064719 0.522700 0.011642 0.294182 0.336568 1.622924 -1.327029 0.049938 1.362484
wb_dma_ch_rf/always_6 -2.852128 2.615908 0.853826 -3.922721 -1.388719 -1.081625 2.657384 0.938706 -1.149735 0.883956 0.027136 0.342264 -2.177230 0.520406 -0.372604 0.505471 -0.968380 -2.412843 -1.962677 3.274463
wb_dma_ch_rf/always_5 -1.383893 2.232312 0.878780 0.579946 -0.370269 -2.579189 0.248685 -1.421432 0.195171 0.773088 -1.050401 0.023909 0.398177 1.703554 -0.124855 1.044667 0.486160 -0.050807 0.009903 1.396732
wb_dma_ch_rf/always_4 -3.502817 2.725446 1.742564 -0.399502 0.324302 -5.891376 1.955248 -2.553110 -0.906371 1.175038 -2.983553 -1.697101 -0.290360 1.548965 -0.004773 -0.475012 1.304464 -0.389596 -0.481385 2.850221
wb_dma_ch_rf/always_9 4.646383 -2.066377 -1.978291 -2.058392 -0.678523 2.567494 -0.040843 1.015738 1.152942 -1.446859 -1.459625 -0.367203 -1.628881 -1.931154 -0.307061 0.529816 0.977408 -1.271356 -2.462063 -0.604430
wb_dma_ch_rf/always_8 -1.518090 4.588388 -1.548037 1.429361 0.449745 -0.631748 3.807041 -2.169154 -1.313369 4.462336 -0.812555 2.541783 0.817768 0.175253 -2.197373 -3.572879 -0.197905 -1.256708 -0.438962 -0.837290
assert_wb_dma_rf/input_wb_rf_dout -1.648645 3.494880 1.074471 3.219084 -0.871902 -1.325429 -0.805936 -2.186027 0.150929 -0.636103 -2.459278 -0.399843 0.653778 2.960790 -1.101004 -1.572019 2.248423 0.821468 -1.762496 0.057183
wb_dma/wire_wb1_addr_o 0.028838 0.253873 0.977401 0.404206 0.219001 1.566505 -0.684885 2.072202 -0.682581 0.563834 -0.147325 0.323221 -0.087378 0.239522 0.580584 1.227436 -2.192873 -1.258416 -0.275031 0.904953
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.385459 -2.754435 0.479952 -0.640070 0.697858 0.378143 -0.428568 -0.324833 3.056555 -0.954927 -1.970873 0.954189 -0.990398 -0.593907 0.826317 -1.930874 1.259060 -0.735879 -1.607321 0.785488
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.736213 0.250962 -2.511974 -1.534778 -1.406867 2.514656 0.242045 1.257189 -1.783467 -0.607673 0.610288 -1.540944 -0.455942 -1.521427 -1.108965 2.550512 -0.424578 -0.543379 -0.761006 -1.676777
wb_dma_wb_slv/always_5/stmt_1/expr_1 4.421836 -0.459526 -1.089999 2.047261 -2.208930 2.217358 -1.979755 -0.891275 -1.348837 -2.336426 4.633629 -2.764335 -0.238476 -2.789200 -0.712999 2.010460 -2.880454 -1.458762 0.398818 -3.120089
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 -0.185437 5.644931 0.821930 2.164583 -4.211871 -1.745167 -1.259952 -2.315950 -0.965589 1.742682 -2.349807 2.703092 1.759497 4.386533 -1.060827 2.074493 1.614927 -0.985980 -1.810252 2.566265
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 2.940845 0.242930 -1.234215 3.148622 -1.036646 1.424369 -2.835324 -0.041022 -0.799680 -2.643204 4.149603 -0.895140 -1.850625 -3.362248 -0.116084 -0.065845 -2.396749 -2.476489 -1.312914 -2.257743
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 1.428993 -2.346113 -0.260407 -1.384501 1.315284 1.336535 0.248146 0.407455 1.675231 -0.321562 -2.013678 -0.779896 0.413698 0.307944 -0.500038 0.297512 -0.614418 1.343560 1.064962 -0.934684
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.495892 0.754369 -0.036325 1.125930 1.094975 -0.867853 -0.881491 0.840574 0.504887 -0.263069 -0.395674 1.899353 -1.560582 -0.560316 0.646964 -1.987657 0.421358 -1.005562 -1.699756 0.881982
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.358918 -1.657241 1.209578 -0.648035 -1.046714 -1.197445 0.746843 -1.481424 3.031248 -0.259772 -2.282042 -0.419799 -0.563914 0.699337 -1.577633 1.299711 1.530578 0.541504 -0.539107 0.414531
wb_dma_wb_slv/reg_slv_dout -0.404769 1.999926 1.685828 1.830893 -7.135087 -4.100118 -1.935014 -4.556699 -5.367831 0.057628 4.784463 -2.173072 1.063627 -1.230850 -0.615972 -0.318004 -0.690880 -5.365361 -0.905764 2.378120
wb_dma_ch_pri_enc/always_2 1.131993 -2.542911 0.483650 -0.621755 0.666872 0.175761 -0.382352 -0.364278 2.980935 -0.841115 -1.881444 0.952887 -0.937335 -0.501348 0.783570 -1.890731 1.271960 -0.693943 -1.536013 0.834483
wb_dma_ch_pri_enc/always_4 1.203412 -2.605217 0.469628 -0.604046 0.696150 0.298252 -0.421733 -0.312285 2.966493 -0.880433 -1.864094 0.945410 -0.924716 -0.584657 0.827770 -1.913102 1.264274 -0.715696 -1.562707 0.791945
wb_dma/inst_u3 -3.178151 5.768076 1.207813 0.887518 -1.678476 -5.396444 0.230986 -1.779271 -2.357199 2.115616 -2.524401 -0.920684 -1.604690 2.295398 -0.200206 0.458859 0.345313 -1.822593 -2.734770 2.423051
wb_dma_wb_slv/always_1/stmt_1 -0.904470 4.475442 2.900982 4.958464 -4.684719 -2.700545 -0.240386 -1.070908 -4.960146 1.230299 1.796271 1.798173 -0.260090 -1.375746 -0.429566 -3.179095 0.689725 -5.229417 -4.677614 2.195367
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.609447 1.531694 -0.657439 0.515160 -1.969391 3.198834 -1.397870 2.184787 -2.826483 -1.466306 1.229783 -2.231855 -0.989112 -0.753120 -1.133327 3.947174 -4.118132 -2.080610 -0.914863 -0.737542
wb_dma_rf/wire_ch0_am0 0.482071 -0.363060 -2.410135 -1.279819 0.009691 0.260609 -1.933804 1.160653 -0.720344 0.639656 1.403215 1.990800 0.106629 -0.636586 1.107235 0.835729 -0.533465 -0.952918 -0.889365 -0.221046
wb_dma_rf/wire_ch0_am1 -0.356288 2.552556 -0.012959 1.222442 0.456010 1.680216 1.546804 0.365683 -0.126313 -2.269825 -1.693759 -0.464606 -1.097100 1.605797 0.225798 -0.326696 2.995699 2.274931 -1.518809 0.242511
wb_dma_wb_mast/wire_mast_drdy -0.583689 0.537892 -0.438951 -5.564241 -0.373188 0.511069 -1.713433 -1.724643 2.397930 -1.881402 -0.874153 -4.824906 -0.166127 -0.848894 0.161403 2.657420 -0.529365 -2.422414 -0.692273 0.949436
wb_dma_wb_if/wire_mast_pt_out -1.589990 3.798932 1.230156 -0.152655 0.568757 -2.622461 0.233891 -1.146319 1.245378 1.212114 -2.107620 -1.073297 0.647674 -0.326188 -1.215401 0.224371 -0.087347 -1.160657 -1.214820 -0.704873
wb_dma_ch_sel/assign_95_valid/expr_1 -1.550478 3.880588 -1.573517 -2.055948 -3.135724 3.602785 -1.183574 -0.605531 -3.438839 -4.141467 3.071945 -2.829173 1.260646 0.476889 -0.654310 1.466707 1.286801 -1.386538 -1.332225 2.022733
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.247924 -2.569983 0.428470 -0.585958 0.621191 0.267891 -0.422167 -0.314647 2.928925 -0.949567 -1.949956 1.008084 -1.010094 -0.574731 0.819351 -1.996088 1.307905 -0.840574 -1.675209 0.898359
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.128116 -2.497523 0.536000 -0.584776 0.551064 0.138990 -0.386870 -0.418923 2.913394 -0.836191 -1.876103 1.029075 -0.953715 -0.558970 0.829297 -2.006052 1.353514 -0.833955 -1.709055 0.957535
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 1.113003 -2.536273 0.502128 -0.541984 0.748874 0.179115 -0.416175 -0.319823 2.936310 -0.858490 -1.867038 1.035949 -0.980730 -0.542149 0.811201 -1.985114 1.283959 -0.747119 -1.547933 0.804763
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 4.476537 -0.559515 1.796427 0.725771 -3.195487 0.562290 -0.110684 0.627568 -0.095440 -1.882422 -1.795781 -1.451122 -1.554787 1.891341 -3.954469 4.398699 -3.757383 -0.365386 -0.210269 1.056204
wb_dma/constraint_slv0_din -0.430226 1.424835 -0.020457 1.741289 -0.959598 -2.220834 1.428097 -2.385427 -0.988637 0.895228 0.537690 -0.247623 -0.896662 -1.349718 0.173686 -2.718211 1.229670 -1.076004 -0.556522 -0.607306
wb_dma_de/always_4/if_1/if_1 1.015087 -0.433875 -3.180901 -0.563917 1.540318 1.204296 -0.831479 0.568061 -1.273073 -0.434671 -3.354716 0.516099 0.150349 -0.863306 -1.111280 -3.945200 0.604876 -1.032400 -2.130035 -0.903396
wb_dma_rf/always_2 1.669736 1.184247 -2.908622 0.602752 -0.289554 -2.917012 2.675138 -3.071364 -1.032411 3.123840 -0.861346 1.043490 -1.307990 -2.658164 1.389982 -4.271184 3.132960 -1.413112 -1.725412 -1.948026
wb_dma_rf/inst_u24 4.767439 -2.021457 -2.041857 -1.956283 -0.798699 2.661987 -0.105566 1.016090 1.000041 -1.411982 -1.144096 -0.413776 -1.527959 -2.081905 -0.317400 0.657929 0.848984 -1.297833 -2.372149 -0.818206
wb_dma_rf/always_1 -4.797291 7.002836 1.479000 3.876328 -2.263559 -6.328606 1.924406 -0.867444 -6.529202 3.256422 -1.655305 1.124413 -0.128584 -0.744330 -2.507284 -4.214167 2.698631 -1.370631 -1.869088 0.992317
wb_dma_ch_sel/always_38 -2.536051 2.526957 0.706845 0.403801 0.890934 2.656456 1.687207 -1.940334 -0.475797 -3.716013 0.705902 -4.069382 -1.178206 -1.801102 -0.242858 -4.397931 1.217368 -1.471713 -1.917589 -0.329883
wb_dma_ch_sel/always_39 3.820328 -1.860486 -2.758099 -2.542480 0.805017 3.473447 -0.890922 2.417922 -1.398352 -1.001412 -3.950894 -1.809356 0.650676 0.036453 -2.189527 0.956798 -2.245691 0.449595 -0.158590 -1.880463
wb_dma_ch_sel/always_37 0.435783 4.062978 -0.591235 0.700814 -1.516148 1.236424 5.025002 0.498625 -2.092725 4.111324 -1.650339 4.122017 0.289561 1.044164 -1.918132 -1.310504 1.534118 -1.188293 -2.310948 1.348370
wb_dma_rf/inst_u23 4.554609 -2.044799 -1.877248 -1.995279 -0.678003 2.464571 0.005917 0.895644 1.226302 -1.347366 -1.235560 -0.450351 -1.521934 -1.996913 -0.258864 0.670496 0.898140 -1.191630 -2.277275 -0.766314
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 -0.398277 -1.167009 -1.416874 -1.871016 0.933450 2.589604 -1.366821 5.421037 -5.025477 0.953865 -3.542244 2.388833 1.549780 1.011651 0.881638 -1.326285 -0.150843 -1.330231 -2.222300 2.069840
wb_dma_ch_sel/assign_10_pri3 1.373220 -2.226212 -0.226978 -1.368882 1.324645 1.251330 0.271999 0.390848 1.633805 -0.291620 -1.974717 -0.740602 0.430269 0.314268 -0.461321 0.259401 -0.586875 1.296792 1.048791 -0.894525
wb_dma_rf/inst_u21 4.659622 -2.223647 -1.903572 -2.025414 -0.649932 2.562630 -0.088821 0.898257 1.288550 -1.460501 -1.335733 -0.415247 -1.509682 -2.003884 -0.215157 0.486686 0.964332 -1.215039 -2.339354 -0.709438
wb_dma_rf/wire_ch3_adr0 -0.976285 2.913990 0.890287 0.122419 0.555341 -3.220685 2.342494 0.225183 1.234180 2.055717 -3.319744 0.583006 -2.272919 0.988582 -2.443933 1.396400 0.899210 0.299141 -1.321665 0.742028
wb_dma_ch_rf/input_dma_busy -1.512370 4.665562 -1.575463 1.567228 0.325281 -0.721679 3.820136 -2.343086 -1.340380 4.484584 -0.836358 2.575886 0.911340 0.261385 -2.187863 -3.673484 -0.024625 -1.273304 -0.536034 -0.820529
wb_dma_ch_sel/assign_134_req_p0 2.390009 0.710738 0.388889 1.738373 -1.835748 -0.128315 0.466033 -0.294677 -1.357288 -0.947204 -1.188379 -1.066491 -0.581974 1.704276 -4.230417 1.837811 -2.892478 0.299667 0.557705 0.042083
wb_dma/wire_wb0m_data_o -3.074167 3.324474 1.004331 0.853412 0.149756 -1.334918 0.155470 3.216781 -2.770362 3.045288 1.638529 3.257563 -0.773889 -1.001509 -1.446444 0.918066 -3.067281 -1.398629 0.813450 1.203174
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.708256 0.281176 -2.489197 -1.510987 -1.395840 2.516524 0.303542 1.341206 -1.802392 -0.632755 0.601243 -1.479186 -0.488636 -1.489041 -1.125440 2.600466 -0.408537 -0.505724 -0.768541 -1.647889
wb_dma_ch_rf/always_6/if_1 -2.988124 2.896931 0.954324 -3.920222 -1.530934 -1.317825 2.514335 0.820889 -1.327671 0.900913 0.233979 0.122879 -2.219412 0.446470 -0.152428 0.733245 -1.004442 -2.651486 -2.042739 3.370061
wb_dma -3.394179 5.986883 1.031679 0.863274 -1.663940 -5.152879 0.320970 -2.402346 -2.552065 2.337836 -2.144475 -1.074798 -0.957546 2.504369 -0.173434 0.262375 0.367632 -1.979769 -2.491103 2.503067
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 -2.008997 -0.746111 0.023415 -0.998922 1.926999 0.367110 -1.392439 0.134500 -0.620820 -0.126904 -4.533590 -0.320860 1.896621 1.478824 -1.462812 -3.688686 -1.446586 -0.895852 -0.376253 1.004627
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 -2.754986 2.083500 -1.313639 1.283461 1.335224 -1.193045 0.714076 -1.158440 -1.633065 1.273532 0.556297 0.526845 0.975032 -0.058856 -0.375899 -2.846098 0.935667 0.531138 0.663708 -0.903349
assert_wb_dma_rf/input_wb_rf_adr -1.648411 3.366253 1.090129 3.069430 -0.868925 -1.385680 -0.838794 -2.051566 0.144857 -0.505580 -2.425886 -0.329376 0.647921 2.904024 -1.137809 -1.401441 2.026392 0.744543 -1.679093 0.134340
wb_dma_ch_rf/always_22/if_1 0.522100 -0.398191 -2.525466 -1.311334 0.034096 0.253080 -2.084872 1.239916 -0.776621 0.635347 1.510476 2.099035 0.078165 -0.674250 1.220092 0.854106 -0.575129 -1.039150 -0.944851 -0.288107
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.135311 -2.516957 0.502749 -0.540141 0.615896 0.200839 -0.432687 -0.380211 2.901970 -0.851957 -1.798526 1.010072 -0.979260 -0.577320 0.866878 -1.939488 1.289512 -0.813389 -1.591367 0.858234
wb_dma_ch_arb/wire_gnt 2.943320 0.810202 3.128453 -0.813146 -2.362680 1.495994 2.434475 1.675221 0.034474 -0.417810 -3.973523 -0.351910 -2.588088 3.059343 -0.699740 3.560920 -2.266155 -1.573875 -2.378988 3.913430
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 4.557816 -1.942021 -1.985763 -1.912255 -0.707525 2.470163 -0.066742 1.077877 0.963837 -1.404498 -1.189060 -0.333985 -1.589398 -1.916812 -0.339068 0.724171 0.842632 -1.168724 -2.303722 -0.689176
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -2.441709 0.618591 0.546083 -0.457521 0.641019 -1.489764 1.132451 -0.481879 -0.531957 -0.103109 0.799252 -1.112298 -1.518800 -1.472375 0.796074 -2.127989 0.466650 -0.901543 -0.409877 0.213421
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 3.776991 -1.942670 -2.739784 -2.612955 0.904159 3.497814 -0.865462 2.450623 -1.267619 -1.026952 -4.072067 -1.777443 0.631643 0.086303 -2.140059 0.990025 -2.199931 0.506436 -0.138900 -1.835206
wb_dma_rf/always_1/case_1/cond -5.097298 7.284798 1.507729 3.865617 -2.025423 -6.275359 2.090566 -0.710209 -6.565414 3.377775 -1.882222 1.269384 -0.101939 -0.607877 -2.548740 -4.400939 2.701046 -1.396669 -2.014088 1.084429
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.266056 -2.549654 0.468267 -0.594848 0.597678 0.244705 -0.395285 -0.338841 2.908559 -0.908812 -1.861617 0.944975 -0.926413 -0.560576 0.841749 -1.904926 1.269459 -0.758316 -1.580724 0.840523
wb_dma_wb_slv/assign_4/expr_1 -3.938543 6.296585 2.124959 -0.129430 0.541479 -3.473097 0.272421 1.916584 -1.218974 3.886892 -0.850133 1.632136 0.165372 -1.219742 -2.446436 1.484125 -2.912057 -2.610124 -0.513586 0.581717
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 0.297720 -2.442212 2.491730 -2.646910 0.115150 1.064042 -0.728593 -1.754752 2.993162 0.156716 -1.811422 -2.745955 2.355519 0.375600 1.171611 0.791503 0.043456 -1.076318 0.390567 0.580124
wb_dma_de/always_3/if_1/stmt_1 0.049973 1.003308 0.747599 1.655680 -0.892760 -0.713685 -1.068569 -1.122327 -0.514077 -1.587251 0.806057 -1.221880 -0.466421 0.521605 -0.808159 0.262445 -1.707470 -0.350469 0.148521 -0.022781
wb_dma_ch_sel/assign_104_valid 3.477936 -0.810514 -3.125709 -1.914494 -0.618684 2.175924 1.475219 -1.014931 -0.991414 0.068146 -0.249967 -1.742095 0.938181 -1.427956 -1.234708 -0.042243 1.374604 0.275087 -0.039485 -2.411976
wb_dma_ch_rf/always_9/stmt_1 4.489564 -1.868257 -1.997282 -1.826666 -0.735129 2.453035 -0.106152 1.073833 0.939509 -1.359617 -1.144812 -0.299509 -1.592486 -1.976848 -0.287382 0.608030 0.850129 -1.259621 -2.371226 -0.687983
wb_dma_wb_if/input_mast_adr 0.034619 1.284529 1.729749 2.032711 -0.680458 0.765540 -1.749408 0.921380 -1.221616 -0.950744 0.595373 -0.803182 -0.539269 0.723237 -0.157112 1.467636 -3.827616 -1.677288 -0.211017 0.920796
assert_wb_dma_ch_arb/input_req 2.540318 0.191274 -2.554016 -1.272949 -0.327304 2.309594 -1.164861 2.107468 -2.842088 -0.789431 -2.124392 -1.111956 0.228686 -0.300243 -1.673209 0.640560 -1.612770 -0.786610 -1.144201 -1.034149
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.411163 -1.564387 1.134649 -0.583123 -1.006286 -1.134680 0.700237 -1.435683 2.972345 -0.290670 -2.228655 -0.476755 -0.599833 0.588781 -1.625785 1.310962 1.511292 0.512772 -0.580099 0.333075
wb_dma_wb_if/input_wbm_data_i -0.191589 1.848243 1.745063 1.911053 -7.305089 -4.022433 -2.066266 -4.722121 -5.348054 0.108769 4.930719 -2.092604 1.241077 -1.337556 -0.585216 -0.290220 -0.790041 -5.570587 -0.768021 2.374194
wb_dma_de/wire_tsz_cnt_is_0_d -2.114702 -0.485658 -0.025042 -0.900300 1.821785 0.339612 -1.422014 0.127908 -0.868317 -0.108652 -4.379698 -0.331884 1.941072 1.425063 -1.488006 -3.666399 -1.481154 -0.996708 -0.430864 1.008573
wb_dma/wire_dma_err 4.626426 -2.110977 -1.978016 -2.040541 -0.583799 2.593203 -0.011372 1.002683 1.210855 -1.368656 -1.245024 -0.438519 -1.576747 -2.074654 -0.264644 0.642178 0.912935 -1.133762 -2.293133 -0.816464
wb_dma_ch_sel_checker/input_ch_sel_r 1.422940 -1.188921 0.857500 -0.455368 -1.799020 -0.187493 0.233270 -1.664837 0.880331 -0.367087 0.443162 -0.170444 0.190800 -0.299284 0.696054 -0.188544 1.531289 -1.044082 -0.931701 0.879779
wb_dma_ch_sel/assign_119_valid 3.341905 -0.718027 -3.143098 -1.777982 -0.577181 2.094386 1.493855 -1.023658 -1.071626 0.130072 -0.289602 -1.735343 0.992817 -1.400821 -1.261652 -0.153264 1.385727 0.333162 -0.003544 -2.391699
wb_dma_inc30r/input_in -0.307704 2.110384 2.862862 0.980048 -2.932907 -0.072292 4.407498 0.033677 0.123082 -1.761406 -1.585784 1.248623 -2.153451 4.887678 -3.380238 2.180345 1.392905 2.270192 -0.569463 4.314978
wb_dma_ch_pri_enc/inst_u15 1.233564 -2.590026 0.409175 -0.586216 0.755600 0.328667 -0.442198 -0.195625 2.989466 -0.951752 -1.988796 1.046622 -1.050808 -0.619980 0.783827 -1.971369 1.256852 -0.765401 -1.662933 0.799175
wb_dma_ch_pri_enc/inst_u14 1.072953 -2.454083 0.489210 -0.505283 0.620196 0.178106 -0.398704 -0.340286 2.809757 -0.828513 -1.827273 1.017621 -0.945196 -0.556310 0.806125 -1.920395 1.270113 -0.773028 -1.595508 0.875083
wb_dma_ch_pri_enc/inst_u17 0.998108 -2.361415 0.507441 -0.554327 0.660294 0.103636 -0.370654 -0.364356 2.842724 -0.761835 -1.875805 0.996948 -0.931115 -0.451852 0.793492 -1.871792 1.269408 -0.755194 -1.547806 0.901580
wb_dma_de/wire_dma_err 4.680430 -2.178051 -1.883528 -1.974354 -0.692309 2.555749 -0.026511 0.863084 1.231487 -1.329912 -1.130957 -0.467853 -1.439347 -2.047191 -0.192448 0.656265 0.889458 -1.192374 -2.234060 -0.828204
wb_dma_ch_pri_enc/inst_u11 1.283844 -2.660568 0.498042 -0.593830 0.600780 0.238652 -0.415434 -0.429824 3.023782 -0.900827 -1.834973 1.001409 -0.957156 -0.604673 0.846568 -1.934803 1.356176 -0.761423 -1.565551 0.818658
wb_dma_ch_pri_enc/inst_u10 1.115206 -2.543813 0.478750 -0.572776 0.775885 0.181435 -0.439402 -0.301009 2.979191 -0.866705 -1.944357 1.029857 -0.987882 -0.584604 0.839882 -2.040367 1.296095 -0.750825 -1.618823 0.850921
wb_dma_ch_pri_enc/inst_u13 1.061289 -2.428182 0.486959 -0.566522 0.678158 0.160773 -0.383917 -0.334545 2.888026 -0.790355 -1.896554 0.991131 -0.936206 -0.479572 0.813609 -1.918000 1.240390 -0.762015 -1.537568 0.862025
wb_dma_ch_pri_enc/inst_u12 1.135587 -2.526690 0.490309 -0.558587 0.656534 0.183186 -0.400513 -0.342249 2.943339 -0.836773 -1.882171 0.988743 -0.946631 -0.544752 0.804716 -1.943520 1.282737 -0.706421 -1.513528 0.822383
wb_dma_ch_pri_enc/inst_u19 1.090126 -2.523943 0.521801 -0.551141 0.713521 0.164315 -0.425024 -0.347781 2.950995 -0.819951 -1.870666 0.998525 -0.973877 -0.557058 0.840910 -2.004997 1.313906 -0.745837 -1.579460 0.830847
wb_dma_ch_pri_enc/inst_u18 1.207898 -2.607257 0.481875 -0.636294 0.714976 0.241230 -0.402172 -0.320395 2.994807 -0.910366 -1.971386 1.006884 -0.971112 -0.557573 0.804568 -1.936626 1.276170 -0.739299 -1.609273 0.834707
wb_dma_ch_sel/assign_110_valid 3.474922 -0.841015 -2.978472 -1.896104 -0.626085 2.106320 1.602364 -1.096442 -0.809990 0.110167 -0.279279 -1.784983 0.949516 -1.423077 -1.127178 -0.037818 1.491334 0.291898 -0.052498 -2.391850
wb_dma_rf/inst_u30 4.772227 -2.139305 -1.963362 -2.018077 -0.805166 2.638640 -0.033446 0.851616 1.151600 -1.441390 -1.145922 -0.533607 -1.476290 -2.064886 -0.256731 0.664433 0.901918 -1.259356 -2.298273 -0.835654
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 3.874053 -2.449669 1.388402 -0.804203 -2.335656 2.552204 2.596924 -3.267910 3.227623 -1.287499 1.228604 -2.029948 0.584387 -1.238382 -0.375009 0.294109 2.239514 -0.064503 -0.043983 -0.790357
wb_dma/wire_pointer3 2.896447 -2.629452 0.241846 -2.331968 -0.611863 -1.176519 1.913711 -1.970326 2.056856 2.353321 -2.561970 0.427544 0.594491 0.338532 1.971574 -0.104492 1.573093 0.161456 -0.092415 0.136628
wb_dma_ch_pri_enc/wire_pri6_out 1.125302 -2.444838 0.453050 -0.544717 0.649540 0.241070 -0.434527 -0.293764 2.894670 -0.869379 -1.849126 1.000610 -0.988842 -0.583570 0.800783 -1.977354 1.285787 -0.801371 -1.628577 0.877115
wb_dma_rf/assign_6_csr_we 4.098661 0.859306 -3.877514 1.195448 -0.805052 -1.520173 1.869891 -2.876595 -0.799403 3.509397 -1.708038 2.182500 0.183945 -1.586233 0.675831 -2.904409 2.959117 -0.761129 -1.546110 -2.477380
wb_dma_de/assign_82_rd_ack -1.326101 0.470057 -1.342602 -1.526609 2.206334 1.285610 -2.031961 -0.015813 -0.802390 0.306786 -3.614350 -1.423512 1.944409 -0.538218 -0.162897 -3.257859 -0.194241 -2.341271 -1.751987 -0.413261
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 2.901314 -2.809586 0.311226 -2.417706 -0.555435 -1.059853 1.917973 -1.999139 2.205307 2.214541 -2.656777 0.336030 0.658935 0.413105 1.878798 -0.095208 1.540489 0.242455 0.008200 0.098361
wb_dma_ch_sel/assign_96_valid 0.445979 3.562110 -3.416253 -1.757502 -3.677456 1.783782 0.846737 -0.963449 -4.429636 -2.634711 2.285517 -0.574987 -0.073796 0.684888 0.036048 0.291222 2.065874 -0.351261 -1.493569 1.705919
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.133934 -2.518292 0.466891 -0.617121 0.687848 0.198548 -0.386662 -0.325689 2.930223 -0.816748 -1.952785 0.970044 -0.945071 -0.502898 0.804059 -1.913678 1.277079 -0.727678 -1.546114 0.841447
wb_dma_de/reg_next_ch 0.366828 1.638963 -1.190568 -1.489292 0.971821 3.676211 2.906403 -1.422651 -0.037785 0.116873 -1.979121 -1.403770 1.165400 -0.745147 1.322321 -3.195981 3.168670 -0.496753 -1.935116 -0.773983
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.586337 0.789037 -0.071142 1.213915 1.177349 -0.905520 -0.916408 0.854918 0.514267 -0.205169 -0.400205 1.942060 -1.546768 -0.600710 0.665518 -2.062507 0.409349 -1.021551 -1.708403 0.917047
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.454097 0.716168 -0.090095 1.183293 1.175518 -0.806111 -0.964368 0.901451 0.586465 -0.304662 -0.419282 1.911930 -1.597711 -0.620518 0.695881 -2.086591 0.433348 -1.048596 -1.771639 0.922423
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 3.004294 -2.788189 0.180246 -2.403494 -0.600714 -1.116275 1.927662 -1.959411 2.077069 2.365735 -2.551926 0.438937 0.589897 0.331869 1.960531 -0.117631 1.569178 0.152074 -0.051069 0.074256
wb_dma_ch_rf/assign_24_ch_txsz_dewe -0.347852 -0.832092 -1.591752 -0.377748 2.851880 2.881222 -2.576374 -0.236868 -1.411183 0.722972 -0.579137 -3.258242 3.967878 -1.487074 -0.413208 -1.913226 -2.901531 -0.988231 1.750560 -3.622529
assert_wb_dma_ch_arb 2.467378 0.255962 -2.555394 -1.327115 -0.357017 2.314104 -1.118637 2.077596 -2.914367 -0.774666 -2.157918 -1.091651 0.249858 -0.239253 -1.729550 0.644035 -1.602705 -0.815487 -1.156809 -1.018877
wb_dma/wire_csr 1.973984 -1.007965 -2.475624 -2.737593 -1.027363 0.573362 -2.324107 2.905452 -4.791058 4.490738 -0.349344 2.183203 2.919710 -1.589404 4.431904 0.657982 1.124293 -3.687467 -2.521693 0.425684
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.322690 0.499807 -0.101017 1.097570 1.228267 -0.716133 -0.932548 0.859250 0.699416 -0.335608 -0.404804 1.836812 -1.534693 -0.658147 0.692120 -2.027665 0.398321 -0.953418 -1.621687 0.802291
wb_dma_wb_if/input_mast_din -2.424070 -1.199021 2.823512 -1.185452 0.804903 -0.684722 -3.910579 -0.222164 0.587783 1.523859 -0.292801 -1.700442 3.181640 0.254305 3.277123 0.800766 -1.455533 -2.593916 0.136236 0.910253
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond 1.360884 -0.029599 0.039384 -0.185685 -1.036714 0.274610 1.440407 -0.781475 1.123666 0.118471 2.808059 -0.455443 -0.780937 -1.325921 0.602048 1.959457 1.177653 0.252815 0.419352 -0.750370
wb_dma_ch_rf/reg_sw_pointer_r -0.178480 4.159439 0.308204 1.672007 0.236659 1.446805 1.623703 -2.670341 -0.033649 -1.493359 -2.166182 -2.266406 0.099784 0.678493 1.023579 -2.446104 2.922294 0.228491 -2.536060 -0.738123
wb_dma_ch_sel/assign_142_req_p0 3.316962 0.208670 -2.275223 -0.381238 -1.325246 1.336625 0.551535 -2.172862 -1.342878 -1.406320 0.321603 -2.904960 0.556808 -0.800991 -1.962876 0.096465 -0.211176 0.055765 0.161700 -2.328978
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.217269 1.725163 -0.406785 0.553479 -1.914483 2.808393 -1.240460 1.921714 -2.628386 -1.315862 1.017391 -2.164974 -1.041754 -0.582294 -1.128186 3.721621 -3.924338 -2.067466 -0.975358 -0.491688
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 1.304826 -2.188731 -0.249493 -1.338234 1.325537 1.230273 0.271426 0.399894 1.632916 -0.261854 -1.973323 -0.750322 0.422962 0.347238 -0.492613 0.281289 -0.612691 1.316744 1.017415 -0.890385
wb_dma_rf -3.269466 5.166696 0.640596 0.154061 -2.243288 -3.739502 1.711726 -2.223792 -2.874964 1.966733 -1.189556 0.713749 -0.016471 2.007426 -1.041124 -0.862531 0.588910 -1.917991 -1.430205 3.045140
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -1.595366 1.900218 -1.370428 0.270519 1.120649 0.257413 0.025983 2.042913 -1.973734 0.042149 -0.914705 1.236882 0.133131 -0.104018 -0.340627 -1.147912 1.058384 1.140415 -0.560280 -0.388027
wb_dma_de/reg_chunk_cnt 1.002667 -0.460070 -3.225409 -0.583876 1.551942 1.240403 -0.807840 0.503915 -1.283955 -0.413842 -3.269420 0.454397 0.168520 -0.864719 -1.109360 -3.971731 0.636570 -0.920902 -2.027670 -0.991563
wb_dma_de/always_23/block_1/case_1/block_4/if_1 -0.671449 -0.735973 -1.302641 -1.946725 0.909300 2.192927 -1.258648 5.030262 -4.838851 1.255416 -3.546266 2.279067 1.574486 0.966898 0.975069 -1.358754 0.103259 -1.498888 -2.392957 2.093408
wb_dma_de/always_23/block_1/case_1/block_3/if_1 -0.377136 -0.211784 -0.854711 -0.769618 0.269189 1.737629 -2.101896 4.288036 -5.246813 -0.225005 -3.143760 1.379623 1.167400 1.502639 0.266126 -1.101419 -1.234109 -1.438078 -2.159266 2.040229
wb_dma/input_wb0m_data_i -0.091735 1.678586 1.702193 2.013533 -7.240479 -4.089547 -2.026984 -4.656582 -5.378251 0.037526 4.907718 -2.069531 1.084176 -1.427815 -0.679597 -0.378861 -0.820164 -5.467519 -0.779887 2.265629
wb_dma_de/always_15/stmt_1 0.152540 -0.235751 -1.256848 -2.651793 1.036341 2.116248 -1.083144 -0.783049 -1.317040 0.589421 -3.228306 -3.216943 3.446442 0.063975 -0.786328 -1.252674 -0.594149 -1.367753 -0.160861 -1.202006
wb_dma/wire_ch7_csr -1.811116 3.021778 -0.312724 -2.065860 -2.490858 -0.862740 -0.261877 -0.247095 -2.838686 -0.507955 -0.165715 -0.357901 0.602051 2.370963 -0.169665 1.838104 0.722230 -0.942587 -1.310448 3.058324
wb_dma/input_wb0_ack_i -4.089441 5.998182 1.070998 -2.609621 -1.524059 -5.676764 -0.203114 -2.975166 -1.531828 1.688112 -2.931586 -3.068833 -0.019319 1.782410 0.853976 0.657865 2.156567 -2.468378 -2.669183 2.410808
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.218282 1.794033 -0.471895 0.574220 -2.065235 2.794257 -1.231128 1.964728 -2.749406 -1.417829 1.142506 -2.200445 -1.067264 -0.563161 -1.212458 3.857300 -3.972350 -2.019343 -0.928643 -0.501198
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 3.443534 1.631883 -0.527235 0.510952 -2.044715 2.994411 -1.285889 1.991760 -2.791307 -1.446010 1.006919 -2.270259 -0.975562 -0.615823 -1.223012 3.822859 -4.034674 -2.116632 -0.979341 -0.574667
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.416580 1.664805 -0.547888 0.606754 -1.989165 3.040136 -1.392048 2.104566 -2.878078 -1.440325 1.135203 -2.217669 -0.972936 -0.608273 -1.230597 3.819710 -4.126656 -2.106143 -0.934085 -0.591157
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 3.392709 -1.562571 -2.070283 0.539366 -0.302960 2.994599 -2.384449 1.047871 -2.012892 -1.054377 1.100168 -1.291019 0.962452 -2.150083 -0.589118 -0.134963 -2.422373 -1.431793 -0.163287 -2.595709
wb_dma_ch_sel/assign_125_de_start -2.574681 2.670068 0.699718 0.559384 0.811832 2.615073 1.526317 -2.051802 -0.608011 -3.617435 0.790425 -4.126674 -0.903995 -1.718047 -0.260265 -4.407440 1.113144 -1.489140 -1.810381 -0.419184
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 2.917680 -2.828148 0.270738 -2.414407 -0.546586 -1.073279 1.814930 -1.906111 2.198805 2.201771 -2.634036 0.377181 0.615388 0.373128 1.916654 -0.033425 1.549505 0.224290 -0.008024 0.115180
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.481976 0.644108 -0.049261 1.168071 1.210994 -0.828386 -0.946486 0.917083 0.649747 -0.291963 -0.417827 1.958850 -1.608009 -0.624669 0.701536 -2.121591 0.447973 -1.042466 -1.768991 0.895877
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 1.503176 -1.534871 3.176237 -1.587301 -1.621711 2.540891 1.377435 -3.585508 3.677924 -0.498514 0.834345 -3.624457 2.239917 -0.885055 0.560324 0.898903 1.345599 -1.375213 0.189021 -0.165483
wb_dma_ch_sel/input_dma_busy 1.341064 -2.214316 -0.246822 -1.353462 1.298720 1.269209 0.268500 0.412061 1.610708 -0.260384 -1.963076 -0.757806 0.421491 0.329854 -0.463259 0.270540 -0.627847 1.312296 1.010003 -0.874896
wb_dma_inc30r -1.002525 3.369858 0.287279 0.434405 -1.471099 1.643105 1.455657 4.062304 -2.290960 -0.656956 -1.201608 3.938182 -1.873287 3.869010 -1.853845 2.705963 -0.406369 0.760031 -2.179944 4.023967
wb_dma_ch_sel/always_45/case_1 -0.790345 -0.109058 1.965848 2.051064 -1.062108 -1.567774 -0.466372 -0.960077 -0.543564 -1.931977 -0.303561 -0.148248 -0.377753 2.479144 -2.112889 -0.357727 -2.939463 0.950743 1.410051 1.314077
wb_dma_ch_sel/assign_117_valid 3.406415 -0.602518 -3.116815 -1.886081 -0.687679 2.102464 1.519702 -1.002613 -1.193235 0.144925 -0.281552 -1.782939 0.974233 -1.381582 -1.292303 -0.045671 1.341792 0.193715 -0.114341 -2.342882
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 1.392722 -1.509253 3.284336 -1.584723 -1.552048 2.518623 1.284253 -3.536413 3.680611 -0.526351 0.812001 -3.655897 2.256126 -0.845679 0.586723 0.912368 1.303128 -1.383414 0.248151 -0.183250
wb_dma/wire_ch3_adr0 -0.874528 2.788923 0.839892 0.052415 0.559166 -3.239650 2.384474 0.302976 1.273744 2.072111 -3.352314 0.669554 -2.314105 0.980058 -2.440115 1.511719 0.932290 0.355505 -1.302250 0.758199
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 0.028649 1.037724 0.731507 1.680858 -0.887168 -0.698752 -1.125525 -1.103821 -0.543494 -1.641220 0.877207 -1.206144 -0.455571 0.460301 -0.784250 0.276513 -1.744715 -0.333633 0.111693 -0.043355
wb_dma_de/always_6/if_1/if_1/cond -2.501322 2.971793 -1.763883 -0.987844 1.555259 1.092618 -1.647163 0.331221 -3.689340 1.225121 -1.852805 -2.407889 2.943353 -0.013936 -0.903713 -1.428540 -1.464276 -1.670905 -0.259974 -1.190767
wb_dma/wire_mast1_pt_out -1.622551 3.884648 1.323426 -0.108436 0.583381 -2.769413 0.403487 -1.220291 1.332278 1.247502 -2.292115 -1.043871 0.554235 -0.265058 -1.352825 0.188838 -0.048356 -1.108065 -1.217257 -0.649080
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.681823 0.253178 -2.531998 -1.490247 -1.376710 2.524847 0.296173 1.361094 -1.757806 -0.620252 0.578902 -1.472838 -0.505762 -1.459149 -1.101533 2.605419 -0.369700 -0.444339 -0.739396 -1.682978
wb_dma_de/always_23/block_1/case_1/block_9/if_1 1.392959 -0.059343 -0.028063 -0.221896 -1.037931 0.310654 1.433271 -0.709182 1.113480 0.078785 2.836416 -0.436572 -0.814157 -1.339211 0.567611 2.003479 1.196528 0.296346 0.428241 -0.738537
wb_dma_ch_sel/always_48 3.014676 0.264642 3.169225 -0.985865 -2.077113 1.561059 2.473076 1.728474 0.587616 -0.546117 -3.996270 -0.234462 -2.619082 2.983856 -0.584608 3.580778 -2.014648 -1.196311 -2.201252 3.806816
wb_dma_ch_sel/always_43 -1.762777 -0.128078 0.916315 0.101768 0.898486 1.751461 -0.680981 -1.297094 -0.800011 -0.961357 -4.232234 -1.200685 2.751148 1.411082 -2.550862 -5.133550 -1.311690 -1.552759 -0.761798 0.837204
wb_dma_ch_sel/always_42 2.056831 -0.730043 -2.667663 -2.768691 -1.161112 0.694912 -2.485147 3.141832 -5.003908 4.492923 -0.286899 2.391754 2.750409 -1.660086 4.415620 0.760787 1.039922 -3.913521 -2.802784 0.462271
wb_dma_ch_sel/always_40 2.104149 -3.585840 1.408310 -1.831208 -0.846068 -1.915131 2.456253 -1.818859 1.946388 1.823377 -3.565434 1.341916 0.655256 2.351768 0.515146 -0.644987 0.225015 1.446421 1.170279 1.424224
wb_dma_ch_sel/always_47 0.039134 0.334139 -0.627889 -0.299857 0.617367 2.925931 1.606285 0.895662 -0.083128 -2.214631 -0.200586 -0.332378 -0.670430 0.597894 0.192317 -0.430928 1.561211 1.801112 -0.225230 0.167128
wb_dma_ch_sel/always_46 0.492072 -0.383778 -2.527156 -1.313745 0.061201 0.242667 -2.098466 1.200019 -0.736738 0.653605 1.542589 2.101444 0.071159 -0.693684 1.211877 0.833574 -0.556397 -1.044567 -0.926661 -0.272221
wb_dma_ch_sel/always_45 -0.757309 0.054105 1.956976 2.135690 -1.140403 -1.571506 -0.468958 -0.994864 -0.687285 -2.001168 -0.148211 -0.209708 -0.422744 2.451159 -2.164576 -0.335344 -2.995309 0.927758 1.401953 1.266060
wb_dma_ch_sel/always_44 2.568423 1.801531 1.522642 0.741517 -5.204107 -2.909783 4.239485 -1.697457 -0.794671 1.399174 1.933498 0.015730 -1.617236 0.316907 -2.543918 4.133970 4.033625 0.058594 -0.940691 1.588174
wb_dma_ch_sel/assign_152_req_p0/expr_1 3.204478 0.279093 -2.246405 -0.329262 -1.333886 1.309453 0.443521 -1.929478 -1.520786 -1.343505 0.258317 -2.785892 0.521012 -0.772913 -1.935376 0.120479 -0.345877 -0.059643 0.049459 -2.265862
wb_dma_ch_rf/input_ndnr 1.546346 -2.876608 1.406215 -3.111736 -0.540834 2.074005 -1.150074 0.321024 -0.008648 -0.891512 -4.704401 -2.580624 2.518015 2.203889 -1.865436 0.811754 -2.776433 -0.555090 0.560329 1.076205
wb_dma_de/always_4/if_1/stmt_1 2.450794 -0.956574 -3.226290 -1.729038 0.382975 2.128464 0.099464 -0.316150 -2.055395 -0.154652 -2.984620 -1.466113 1.781086 -0.271129 -1.834446 -1.981502 0.140583 -0.058369 -0.413425 -1.868242
wb_dma_wb_if/wire_wb_addr_o -0.030523 1.287959 1.722926 2.026605 -0.680183 0.702653 -1.799469 0.849610 -1.171893 -0.963773 0.650967 -0.853795 -0.495815 0.759265 -0.150871 1.407089 -3.803329 -1.595609 -0.181227 0.860099
wb_dma_ch_sel/input_ch3_adr0 -0.890144 2.765312 0.818857 -0.046355 0.539175 -3.087867 2.348462 0.325977 1.189996 2.048168 -3.323511 0.661214 -2.248401 0.962135 -2.337611 1.449538 0.913597 0.329230 -1.297792 0.750343
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 0.027468 0.984375 0.768415 1.671014 -0.893136 -0.723256 -1.080447 -1.097414 -0.511487 -1.606929 0.862283 -1.184581 -0.463272 0.442519 -0.765614 0.246532 -1.708663 -0.328837 0.133608 -0.035287
wb_dma_ch_sel/assign_111_valid 3.677983 -0.923733 -3.105258 -2.050318 -0.674951 2.304683 1.560229 -0.967256 -0.903084 0.035553 -0.395651 -1.813735 0.939211 -1.396057 -1.239165 0.126239 1.343950 0.305085 -0.063624 -2.367572
wb_dma_wb_slv/assign_2_pt_sel -6.317058 8.635807 3.160905 1.074678 0.592160 -4.527936 -0.514829 0.971920 -3.019526 5.361876 -3.557783 0.043000 -1.057202 1.122901 -0.455634 1.080249 -3.442658 -5.177798 -3.164242 3.913394
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 0.995057 2.127835 -0.081910 -0.172890 -1.103531 5.092076 1.614519 -2.833409 -1.177140 -3.479397 0.294751 -5.195429 2.055068 0.070234 -1.718519 -1.068586 0.724525 -0.025411 -0.304095 -1.488097
wb_dma_ch_sel/assign_144_req_p0 3.503805 0.053400 -2.158778 -0.255451 -1.497141 1.325776 0.459044 -2.143347 -1.322816 -1.494496 0.479140 -2.884460 0.463201 -0.851013 -1.945551 0.236791 -0.292225 0.004218 0.139650 -2.300039
wb_dma_de/input_pointer 2.016351 -3.403492 1.401162 -1.845787 -0.929447 -1.940239 2.423553 -1.864194 1.837471 1.866429 -3.500407 1.261307 0.683789 2.283524 0.523402 -0.615172 0.241062 1.315320 1.127530 1.426415
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond 1.421540 -2.312110 2.488775 -2.804803 -0.766867 1.359363 0.588532 -2.279742 3.918076 0.306281 0.867297 -3.072848 1.582678 -0.832965 1.737960 2.702971 1.038190 -0.777301 0.813895 -0.104743
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 4.065416 -1.956668 1.012632 -1.440018 -2.177092 0.410814 3.779333 -3.785571 2.872844 1.555344 -0.063590 -0.665999 0.590666 -0.853657 1.342571 0.021074 2.748254 -0.123389 -0.176973 -0.658378
wb_dma_ch_rf/input_wb_rf_adr 2.700165 0.860083 0.805720 4.390678 -5.256836 3.864145 -3.448411 -3.375009 -0.734452 -1.046303 4.408789 1.968619 2.535764 1.239851 0.580632 -2.009751 -1.019714 -5.775355 -4.182118 1.221940
wb_dma_ch_sel/input_pointer0 1.740011 -4.177705 1.803961 -1.183943 -0.725880 0.079365 1.113936 -1.055376 2.255004 -0.997827 -2.529797 0.174922 0.604973 2.069848 -1.210381 -0.444796 -0.470367 1.553432 1.381261 1.388666
wb_dma_ch_sel/input_pointer1 2.763556 -3.366358 0.614015 -1.797587 -0.515202 1.077906 0.501150 -1.232783 2.458950 -0.629067 -1.538001 -0.925324 0.586205 0.017920 0.211067 0.056845 0.928925 0.208685 0.069298 -0.021470
wb_dma_ch_sel/input_pointer2 1.443558 -1.177433 0.806832 -0.445767 -1.739004 -0.134981 0.217349 -1.633814 0.918855 -0.377057 0.460503 -0.143850 0.178054 -0.287614 0.663029 -0.151297 1.459838 -0.992332 -0.869361 0.798854
wb_dma_ch_sel/input_pointer3 2.945883 -2.743251 0.225801 -2.368457 -0.559897 -1.043660 1.905729 -1.925186 2.156888 2.204475 -2.605007 0.361127 0.616811 0.390129 1.874275 -0.051638 1.543079 0.192283 -0.016868 0.092543
wb_dma_de/reg_chunk_0 0.999063 -0.194045 -3.308830 -0.707038 1.512535 1.304712 -0.776403 0.587865 -1.542050 -0.345505 -3.491167 0.331421 0.278328 -0.776974 -1.229452 -3.886877 0.558873 -1.030685 -2.077246 -0.958774
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 1.279468 -2.152786 -0.245908 -1.318958 1.270875 1.224468 0.247915 0.378377 1.580552 -0.239406 -1.904533 -0.718320 0.399638 0.329492 -0.452219 0.305792 -0.605933 1.302267 1.036723 -0.885867
wb_dma_ch_sel/assign_151_req_p0/expr_1 3.639634 -0.004228 -2.391011 -0.284542 -1.371981 1.603410 0.438737 -2.062539 -1.381036 -1.609650 0.589428 -2.976496 0.479283 -0.997298 -2.034942 0.219558 -0.408503 0.057575 0.210246 -2.537692
wb_dma_ch_sel/assign_138_req_p0/expr_1 3.513559 0.032129 -2.291180 -0.323101 -1.332916 1.426159 0.517770 -1.981638 -1.325678 -1.477416 0.323115 -2.820808 0.422324 -0.893538 -1.957110 0.232864 -0.270545 0.077813 0.116852 -2.375698
wb_dma_ch_sel/reg_am0 0.490328 -0.338620 -2.547485 -1.331074 0.031174 0.250867 -2.090905 1.176550 -0.680157 0.602551 1.505364 2.103255 0.055274 -0.664984 1.176167 0.857278 -0.592899 -1.047583 -0.916678 -0.293033
wb_dma/assign_2_dma_req 1.725849 -1.140527 2.934840 -2.310753 -1.623037 0.495578 2.547523 -4.209523 3.369873 2.246905 -0.445823 -2.357570 2.345666 -0.503533 2.284177 0.546627 1.986170 -1.492422 -0.036364 0.039408
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 0.242686 -1.825067 2.043104 0.958768 -0.111461 -2.536763 0.250511 -0.500129 3.176795 -1.002005 -3.524136 2.145150 -1.930082 1.772449 -2.347187 -1.304941 0.523836 0.585911 -0.990330 2.323057
wb_dma_ch_rf/wire_ch_csr -2.395204 4.753114 -0.006580 -1.868117 -2.553070 -1.214869 2.300122 -0.117033 -3.417213 3.252732 0.564152 2.059397 -0.335619 0.149754 -1.350454 -0.023593 -1.250995 -3.128164 -0.867119 2.643945
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 1.430283 -0.227257 1.785688 1.047539 -3.954952 0.968488 0.449772 -0.914305 -0.484351 -1.383417 2.913453 0.373045 0.211136 1.802905 -0.048681 2.348757 0.250156 -0.334872 0.002649 2.386523
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 -1.572086 0.804145 -0.055738 1.194829 1.160083 -0.903993 -0.905795 0.850107 0.537824 -0.218037 -0.373746 1.968760 -1.610604 -0.613224 0.656022 -2.078921 0.476514 -1.071010 -1.746826 0.914970
wb_dma_ch_sel/assign_118_valid 3.732492 -0.947448 -3.233422 -1.867987 -0.632660 2.307079 1.458794 -0.966272 -0.985200 -0.020018 -0.113757 -1.798823 0.919515 -1.624167 -1.274126 -0.002931 1.372271 0.279381 -0.018351 -2.608765
wb_dma_ch_rf/input_de_adr1_we -0.024219 0.987434 0.844130 1.664931 -0.871446 -0.751972 -1.045142 -1.146868 -0.473724 -1.567225 0.788598 -1.171214 -0.456156 0.526354 -0.759133 0.224657 -1.684600 -0.306341 0.133764 0.022540
wb_dma_wb_mast/input_mast_din -2.199446 -1.207979 2.643538 -1.118543 0.850931 -0.545377 -3.714789 -0.165300 0.606850 1.454913 -0.349535 -1.641487 3.050436 0.220081 3.051044 0.673319 -1.339941 -2.477069 0.075182 0.739587
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 -0.207302 5.833360 0.689315 1.599132 -4.560429 -1.289156 -0.630374 -2.513544 -1.931471 2.245394 -1.837036 1.863995 2.915727 4.751021 -1.177046 2.929530 1.570094 -0.259212 -0.819219 2.021074
wb_dma_de/always_2/if_1/stmt_1 2.677831 1.633895 1.659990 0.630027 -5.272616 -2.783679 4.268808 -1.646789 -0.652121 1.347509 1.824194 0.047045 -1.633057 0.442285 -2.469809 4.308712 4.009701 0.109052 -0.932523 1.722722
wb_dma_de/assign_65_done/expr_1 -1.291786 0.502836 -1.312340 -1.600744 2.141941 1.271984 -1.901936 0.043727 -0.749117 0.350971 -3.801263 -1.416872 1.865475 -0.470178 -0.224131 -3.210393 -0.139612 -2.309249 -1.867761 -0.301977
wb_dma_ch_sel/reg_de_start_r -0.149914 2.495194 -0.088323 0.800950 0.054664 4.528252 0.601768 -1.967897 -0.442071 -3.752680 -0.123078 -3.638808 0.709165 -0.614604 -1.109528 -2.784283 0.899912 -0.977485 -1.807207 -0.840582
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.469555 0.644837 -0.079834 1.134615 1.160908 -0.822295 -0.934498 0.867273 0.585889 -0.255472 -0.391875 1.884318 -1.535870 -0.626354 0.660816 -2.055318 0.403682 -1.015679 -1.690141 0.835917
wb_dma_ch_rf/input_dma_rest 0.336831 0.431837 -0.300818 -0.789466 -0.147885 -2.154989 1.424685 -0.861260 -0.168779 2.876067 -1.192324 1.198333 0.047079 0.338624 1.787974 -0.209509 0.801725 -0.051116 -0.170093 0.164981
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 2.029436 -3.542806 1.426852 -1.807482 -0.787213 -2.057671 2.502390 -1.816585 1.942414 1.938064 -3.657920 1.421581 0.630022 2.380167 0.568509 -0.780813 0.277237 1.412130 1.146842 1.485088
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 2.350662 -1.657853 1.157920 -0.670164 -0.998083 -1.064580 0.640397 -1.458454 3.004607 -0.325546 -2.271812 -0.493799 -0.501181 0.619003 -1.576012 1.249364 1.453168 0.468242 -0.549824 0.335953
wb_dma_de/wire_de_csr 0.675164 -1.963128 2.071494 -3.327851 -0.024599 -1.079231 0.681440 -2.415087 2.671582 2.958515 -2.866335 -1.375600 2.305262 0.694372 2.895944 0.599775 0.760922 -1.082454 0.217165 0.748626
wb_dma_ch_sel/reg_ndnr 1.767819 -2.976894 1.339331 -3.138313 -0.530400 2.169101 -1.140344 0.370262 0.088569 -0.967133 -4.650511 -2.623799 2.495577 2.102472 -1.870589 0.865827 -2.793468 -0.522133 0.553423 0.996196
wb_dma_ch_rf/assign_26_ch_adr1_dewe 0.016007 0.979690 0.738392 1.607752 -0.839133 -0.688619 -1.082456 -1.073096 -0.530394 -1.573265 0.801338 -1.175352 -0.432040 0.500339 -0.790417 0.225848 -1.698203 -0.357419 0.131845 -0.037798
wb_dma_ch_sel/reg_txsz -2.071753 0.103567 0.933627 0.042703 0.952421 1.469439 -0.630783 -1.167306 -0.808403 -0.937293 -4.506755 -0.982203 2.539864 1.565910 -2.569447 -5.175640 -1.202493 -1.552558 -1.010216 1.103472
wb_dma_rf/always_1/case_1/stmt_10 -1.374740 1.116765 0.762441 1.701648 -0.820971 -0.388449 -0.999168 -1.910973 0.410445 -0.635457 -0.893661 -0.383971 1.150024 2.074594 -1.192835 -1.527219 0.695759 0.219382 -0.380716 0.096845
wb_dma_ch_pri_enc/inst_u28 1.157488 -2.534536 0.453401 -0.622970 0.708333 0.248775 -0.447148 -0.300530 2.907752 -0.870241 -1.939677 0.941844 -0.925597 -0.511437 0.789735 -1.873695 1.199676 -0.698580 -1.492966 0.808632
wb_dma_ch_pri_enc/inst_u29 1.115389 -2.432977 0.480783 -0.545447 0.593998 0.145056 -0.403335 -0.335028 2.844603 -0.832981 -1.851137 1.023261 -0.972998 -0.524966 0.837358 -1.960197 1.293999 -0.792924 -1.622956 0.886898
wb_dma/wire_de_adr1 -0.809016 -0.917020 1.206952 0.464789 -0.251266 -0.836172 0.601938 0.141902 -0.150186 -0.412577 -1.034286 0.985523 0.030990 2.008437 -1.422065 -0.547777 -1.319721 1.248970 1.239622 1.358729
wb_dma_ch_arb/always_2/block_1/case_1 2.712761 0.660498 3.223547 -0.800543 -1.968052 1.298039 2.429378 1.802120 0.318697 -0.317554 -4.058461 -0.226076 -2.662196 3.085155 -0.677425 3.574212 -2.363472 -1.260508 -2.107877 3.824127
wb_dma_de/always_18/stmt_1/expr_1 -2.456116 2.686402 0.065196 -1.757771 -1.507470 -2.368823 -1.666559 -3.377135 0.023380 -2.889789 1.310825 -4.269828 -0.596081 1.198291 -1.269126 1.854808 -2.280773 -0.621408 1.233400 1.100751
wb_dma_ch_arb/always_1/if_1 2.948343 0.550316 3.033840 -0.966355 -2.147915 1.407498 2.453458 1.621429 0.310617 -0.415543 -3.989740 -0.327337 -2.603608 2.962738 -0.624735 3.537895 -2.049576 -1.277712 -2.240187 3.746278
wb_dma_ch_pri_enc/inst_u20 1.212349 -2.629306 0.478269 -0.624149 0.729120 0.273388 -0.385343 -0.325496 3.008792 -0.863973 -1.977337 0.988500 -0.921446 -0.510435 0.795193 -1.935809 1.270149 -0.686462 -1.552728 0.793054
wb_dma_ch_pri_enc/inst_u21 1.284536 -2.634732 0.469118 -0.632534 0.615382 0.304277 -0.399074 -0.377760 2.947369 -0.963390 -1.879776 0.942319 -0.950851 -0.577855 0.824008 -1.862492 1.274204 -0.773796 -1.603880 0.832280
wb_dma_ch_pri_enc/inst_u22 1.201648 -2.553180 0.475488 -0.564770 0.608989 0.264241 -0.412917 -0.336141 2.891383 -0.870415 -1.852316 0.982090 -0.913497 -0.552248 0.811005 -1.932936 1.257856 -0.775327 -1.578568 0.807850
wb_dma_ch_pri_enc/inst_u23 1.182272 -2.573209 0.497730 -0.619443 0.592741 0.221036 -0.423408 -0.416601 2.990568 -0.879520 -1.901620 0.973154 -0.940516 -0.554475 0.861300 -1.951553 1.327494 -0.780379 -1.613273 0.852794
wb_dma_ch_pri_enc/inst_u24 1.147283 -2.444846 0.468065 -0.617925 0.596717 0.176809 -0.352788 -0.365959 2.885368 -0.819723 -1.937875 1.011375 -0.974462 -0.498487 0.758965 -1.931537 1.288086 -0.791233 -1.618932 0.882339
wb_dma_ch_pri_enc/inst_u25 1.034275 -2.363141 0.523127 -0.553824 0.627190 0.127317 -0.402127 -0.326599 2.841711 -0.848883 -1.914591 1.061172 -0.978129 -0.548716 0.806608 -2.015582 1.297036 -0.816974 -1.668659 0.906604
wb_dma_ch_pri_enc/inst_u26 1.386406 -2.789558 0.397292 -0.635326 0.701271 0.355732 -0.450358 -0.267125 3.026318 -0.952376 -1.920522 0.983863 -0.988418 -0.570115 0.823315 -1.907117 1.250413 -0.698360 -1.568118 0.792214
wb_dma_ch_pri_enc/inst_u27 1.153608 -2.536854 0.527659 -0.612891 0.651596 0.160230 -0.381768 -0.344030 2.958932 -0.821671 -1.972513 0.986372 -0.930237 -0.540738 0.805202 -1.955938 1.284222 -0.773258 -1.609617 0.883047
wb_dma/wire_dma_busy -0.472169 2.521778 -1.775398 0.442771 1.790543 0.401025 4.071666 -1.800029 0.255214 4.297686 -2.326852 2.052457 1.139664 0.413412 -2.678385 -3.472221 -0.832585 0.106988 0.756654 -1.807836
wb_dma_ch_sel/reg_ack_o 1.716089 -1.046589 3.025352 -2.276013 -1.757496 0.426142 2.634787 -4.319768 3.413087 2.272393 -0.242961 -2.435187 2.326602 -0.485295 2.323510 0.811949 1.959421 -1.490759 0.054398 0.090833
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 1.366354 -2.237202 -0.260633 -1.389058 1.287061 1.242343 0.266340 0.376334 1.628094 -0.284533 -2.018888 -0.745977 0.436075 0.316652 -0.479312 0.305996 -0.592368 1.290004 1.056427 -0.880008
wb_dma_rf/reg_csr_r 1.635769 1.349484 -2.734508 0.526831 -0.700249 -3.140641 2.644310 -3.025734 -1.303479 3.174178 -0.846075 0.988904 -1.336688 -2.389532 1.328476 -3.843338 3.039306 -1.491977 -1.773938 -1.598252
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.847389 0.203440 -2.591513 -1.578243 -1.422772 2.600176 0.296683 1.347192 -1.810663 -0.683141 0.637942 -1.520984 -0.541327 -1.551620 -1.152399 2.668808 -0.377911 -0.416319 -0.755016 -1.738281
assert_wb_dma_ch_sel 1.282392 -2.159094 -0.258302 -1.315130 1.303710 1.189000 0.289168 0.401074 1.563588 -0.236175 -1.945286 -0.730134 0.398679 0.316667 -0.455105 0.298200 -0.612098 1.283890 1.036152 -0.887248
wb_dma_ch_rf/always_27/stmt_1/expr_1 0.514162 2.381297 -0.333699 0.031049 -0.091340 2.662835 1.902862 -2.762428 -0.315231 -1.218955 -0.975681 -2.478217 0.711805 -0.328582 0.822624 -2.789487 1.628509 -0.908729 -1.802472 -0.692181
wb_dma_ch_sel/inst_ch2 1.382145 -1.151567 0.884979 -0.448618 -1.832979 -0.192217 0.281416 -1.647865 0.921823 -0.370991 0.406923 -0.174887 0.206520 -0.234181 0.713114 -0.201330 1.538001 -1.041455 -0.914132 0.899392
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 1.313235 -2.225781 -0.253367 -1.318167 1.287470 1.234333 0.259602 0.426664 1.590655 -0.259326 -1.938223 -0.723516 0.396041 0.299455 -0.467166 0.278066 -0.603842 1.322059 1.037385 -0.883270
wb_dma_ch_sel/assign_122_valid 3.478570 -0.911706 -3.069603 -1.921207 -0.544840 2.157285 1.494697 -1.016031 -0.940183 0.045379 -0.401048 -1.758573 0.999090 -1.371627 -1.207569 -0.141624 1.381233 0.315833 -0.047037 -2.353379
wb_dma_rf/wire_dma_abort 4.649950 -2.177563 -1.891518 -2.013988 -0.645773 2.471997 0.025671 0.914003 1.296567 -1.365646 -1.266617 -0.453176 -1.523918 -1.957677 -0.237962 0.652813 0.979272 -1.094203 -2.247171 -0.761356
wb_dma_de/assign_67_dma_done_all/expr_1 0.062563 -0.210601 -1.157596 -2.642485 0.979396 2.036909 -1.102883 -0.870129 -1.315603 0.611319 -3.164851 -3.249745 3.506608 0.095839 -0.766948 -1.197600 -0.604278 -1.321002 -0.077069 -1.162303
wb_dma_de/always_4/if_1/cond 0.859054 -0.138754 -3.268847 -0.638233 1.519299 1.158620 -0.782665 0.610472 -1.574805 -0.327795 -3.505917 0.442801 0.205625 -0.724530 -1.216843 -3.903721 0.583100 -0.994437 -2.077698 -0.905878
wb_dma_de/always_3/if_1/if_1/stmt_1 -0.667188 -0.437712 1.637631 0.518731 0.582440 3.547648 1.455631 3.011415 -0.705066 -2.041706 -1.438635 0.923704 -0.715790 2.789058 -0.499614 0.250664 -1.877685 1.679883 0.660442 2.396419
wb_dma_wb_slv/always_3/stmt_1/expr_1 -0.375605 5.896750 0.785711 2.232804 -4.272759 -1.700135 -1.283147 -2.168921 -1.041707 1.630555 -2.206108 2.820980 1.671202 4.445158 -1.316919 2.095214 1.431388 -1.011528 -1.898135 2.650703
assert_wb_dma_ch_arb/input_advance 2.368723 0.279474 -2.523114 -1.307384 -0.335515 2.185781 -1.117223 2.081487 -2.862415 -0.751323 -2.175036 -1.028823 0.234894 -0.195721 -1.698211 0.649386 -1.552576 -0.761124 -1.160352 -0.924791
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 1.262422 0.039577 0.034670 -0.163733 -1.052347 0.229925 1.404292 -0.723337 1.030291 0.124110 2.735282 -0.380054 -0.781029 -1.293520 0.544384 1.906340 1.183530 0.264098 0.363430 -0.685078
wb_dma_ch_rf/reg_ch_tot_sz_r -2.000303 0.434478 0.243233 -0.548221 1.620028 2.423230 -0.006567 -0.539876 -2.097836 -0.242789 -4.382847 -2.647270 3.984013 2.255921 -3.721972 -3.183570 -3.023978 0.429565 1.662699 -0.687006
wb_dma_ch_rf/wire_ch_adr0 1.342244 3.465708 -1.276852 -0.209829 -3.818972 -2.509315 2.469696 0.700177 -2.446596 2.007029 1.439720 2.402606 -1.420782 -0.032694 -1.908792 3.693384 4.007241 -0.111769 -2.404013 1.115001
wb_dma_ch_rf/wire_ch_adr1 -1.486758 1.154513 2.023410 3.099368 -1.833930 -1.400913 -1.376730 -2.677380 -0.324720 -2.389919 -1.446454 -0.804523 0.884926 4.113045 -3.134894 -1.764077 -2.004849 0.831386 0.551248 1.043473
wb_dma/wire_ch0_adr0 4.065732 -0.788685 -1.139601 -0.630651 -5.819600 0.310396 0.440937 -1.482846 -2.035083 0.086954 5.880660 0.804772 0.525144 -1.049506 0.714837 3.706668 2.549184 -1.462977 -0.774468 0.730072
wb_dma/wire_ch0_adr1 0.017895 1.018939 0.799679 1.690190 -0.852816 -0.712968 -1.089885 -1.104058 -0.509054 -1.613833 0.820307 -1.172518 -0.448184 0.523764 -0.768370 0.264259 -1.719403 -0.327584 0.114084 -0.037687
wb_dma_ch_pri_enc/wire_pri24_out 1.257266 -2.595203 0.469394 -0.624682 0.656402 0.272194 -0.421019 -0.332397 2.951676 -0.879655 -1.913501 0.966647 -0.986395 -0.578540 0.830045 -1.907881 1.296418 -0.786472 -1.630327 0.860788
wb_dma/input_dma_rest_i 0.398458 0.273165 -0.270340 -0.781213 -0.078855 -2.098579 1.417044 -0.860491 -0.044612 2.860224 -1.149459 1.228519 0.093008 0.317184 1.804977 -0.173605 0.792515 -0.025544 -0.116850 0.154341
wb_dma_inc30r/assign_1_out 0.434930 -0.369543 -2.485372 -1.310481 0.075445 0.229898 -2.101174 1.205342 -0.725174 0.653833 1.480411 2.083277 0.103859 -0.662901 1.212047 0.775193 -0.548340 -1.059787 -0.929307 -0.248057
wb_dma_ch_sel/assign_133_req_p0 2.584882 0.462579 0.472692 1.610950 -1.851385 0.038275 0.596452 -0.316266 -1.171096 -0.990505 -1.260597 -1.063742 -0.584401 1.675463 -4.176777 1.781188 -2.841143 0.307913 0.568922 0.047019
wb_dma_ch_rf/always_23 -0.709354 0.048534 1.879285 2.133068 -1.105554 -1.511880 -0.519740 -0.990923 -0.674120 -1.981723 -0.186347 -0.271599 -0.365932 2.367951 -2.137793 -0.393080 -2.915766 0.890397 1.311047 1.228327
wb_dma_inc30r/reg_out_r -0.913768 1.462744 1.889592 1.795745 -1.977447 4.302799 1.730580 3.439167 -2.958118 -3.012033 0.416968 2.001414 -0.149330 3.939855 -0.856058 0.924469 -0.600534 2.008689 0.026032 3.887909
wb_dma/wire_pointer2 1.378644 -1.123184 0.823044 -0.455121 -1.842839 -0.206007 0.268470 -1.685845 0.867277 -0.340670 0.460145 -0.172342 0.191849 -0.242807 0.700298 -0.169019 1.500773 -1.049207 -0.929645 0.888026
wb_dma_ch_rf/always_20 1.393613 3.274226 -1.451146 -0.366936 -3.784358 -2.342565 2.369051 0.957939 -2.462294 1.948718 1.654703 2.591423 -1.417498 -0.118939 -1.751118 3.759255 4.098410 -0.055667 -2.366071 1.135356
wb_dma/wire_pointer0 1.753233 -4.127708 1.678232 -1.158758 -0.617584 0.167338 1.039112 -1.027753 2.221365 -0.988422 -2.439394 0.128365 0.621159 1.963281 -1.155913 -0.485314 -0.454449 1.517719 1.382714 1.239597
wb_dma/wire_pointer1 2.716487 -3.358230 0.545392 -1.775344 -0.488208 1.111429 0.503990 -1.198566 2.454206 -0.622283 -1.557220 -0.893894 0.597467 0.043376 0.184629 0.097727 0.878397 0.243854 0.110015 -0.036897
wb_dma/wire_mast0_err 4.643248 -2.045408 -1.864077 -2.001817 -0.725127 2.481839 0.018462 0.914045 1.188624 -1.319422 -1.164710 -0.390000 -1.568902 -1.981419 -0.244982 0.708749 0.988707 -1.161061 -2.311028 -0.735637
wb_dma_ch_rf/always_26 0.007613 4.067535 0.157443 1.729772 0.070407 1.434215 1.464680 -2.645998 -0.236378 -1.444518 -2.010248 -2.120435 0.062446 0.575326 1.046306 -2.459633 2.743420 -0.017254 -2.638102 -0.762516
wb_dma_de/always_23/block_1/case_1/block_5 -1.873998 0.186652 -3.496444 -3.136709 2.891317 -1.406532 0.095031 2.927251 -3.798865 3.588310 -5.255801 3.069663 1.553431 0.297068 2.099917 -3.586515 2.811059 0.245708 -2.146519 0.076151
wb_dma_ch_sel/assign_144_req_p0/expr_1 3.387748 0.174342 -2.273259 -0.253760 -1.503500 1.331474 0.468157 -2.139734 -1.498741 -1.457235 0.565973 -2.842887 0.507239 -0.874907 -1.941039 0.151611 -0.295604 -0.075624 0.098447 -2.329586
wb_dma_ch_rf/wire_ch_am0_we 0.478139 -0.347495 -2.447813 -1.330498 0.100159 0.268054 -2.083356 1.147378 -0.668755 0.595380 1.397214 1.998912 0.101621 -0.641418 1.150010 0.770676 -0.581263 -1.039796 -0.923391 -0.280797
wb_dma_ch_rf/always_25 -0.461821 2.556949 0.128523 1.242568 0.438166 1.330011 1.422101 0.371901 -0.071895 -2.081057 -1.666575 -0.378848 -1.126845 1.571822 0.320461 -0.169245 2.880915 2.189222 -1.476563 0.277934
wb_dma/wire_dma_rest 0.450974 0.291474 -0.284860 -0.831392 -0.119443 -2.154486 1.500489 -0.895477 -0.051629 2.957897 -1.198785 1.259847 0.046658 0.354778 1.829912 -0.175781 0.849018 -0.041433 -0.129297 0.168275
wb_dma_wb_mast/input_mast_adr -0.022180 1.299550 1.734383 2.005862 -0.599289 0.741418 -1.648800 0.864382 -1.116875 -0.884940 0.550717 -0.809812 -0.499697 0.749141 -0.139602 1.367939 -3.723898 -1.575242 -0.187753 0.862980
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.414510 -1.753743 1.076738 -0.647251 -0.893874 -1.023190 0.594548 -1.413902 2.932453 -0.348546 -2.189333 -0.516587 -0.468554 0.503397 -1.565455 1.156648 1.426274 0.494466 -0.482428 0.215267
wb_dma_ch_sel/always_44/case_1 2.611270 1.912085 1.557554 0.721973 -5.294975 -2.845223 4.311818 -1.828585 -0.683736 1.436479 1.983037 -0.023988 -1.652902 0.276359 -2.480136 4.178592 4.065001 -0.073988 -1.044521 1.605413
wb_dma/wire_ch0_am0 0.462747 -0.361928 -2.529327 -1.364038 0.047943 0.233155 -2.079418 1.255592 -0.761049 0.660015 1.484043 2.113992 0.102833 -0.689732 1.206175 0.839141 -0.514076 -1.024012 -0.930955 -0.244256
wb_dma/wire_ch0_am1 0.034338 0.292440 -0.595877 -0.363570 0.703500 3.047829 1.668833 1.019224 -0.025592 -2.314542 -0.156882 -0.354740 -0.710149 0.604189 0.191613 -0.371692 1.601100 1.944207 -0.190522 0.212803
wb_dma_ch_rf/always_19/if_1 -2.556833 1.968012 -1.328028 1.218434 1.273967 -1.117615 0.682644 -1.072687 -1.604882 1.188297 0.530401 0.504029 0.949729 -0.082958 -0.350358 -2.715040 0.885155 0.485197 0.602634 -0.872254
wb_dma_ch_rf/always_20/if_1/block_1/if_1 1.431346 3.361193 -1.463522 -0.236534 -3.825929 -2.435291 2.421772 0.818726 -2.537383 1.993424 1.616639 2.579560 -1.422918 -0.129584 -1.777616 3.659628 4.165542 -0.092005 -2.441412 1.065167
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 1.243041 -0.775713 -4.150564 -3.528144 -3.282826 -3.793943 -1.977811 -1.390376 -4.723345 0.099244 0.579961 0.624622 0.926816 0.721525 0.824490 0.112487 0.365965 -0.626086 -0.125897 1.085848
wb_dma_de/always_18/stmt_1/expr_1/expr_1 -2.608614 1.734082 -0.623526 -3.299276 -0.504233 -1.727684 -0.489439 -2.332268 0.679956 -1.343621 0.460187 -3.005045 -0.250940 0.817324 -0.581706 1.539686 -0.535051 -0.125090 1.154773 1.133132
wb_dma_de/always_3/if_1 -0.717675 0.726267 2.157239 2.031061 -0.251260 2.789896 0.520046 1.870017 -1.389515 -3.422939 -0.662807 -0.137755 -1.095185 3.170631 -1.272763 0.217995 -3.277375 1.329481 0.687564 2.287099
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 -1.531349 0.872890 -0.082950 1.190784 1.056136 -0.879396 -0.896091 0.880726 0.420522 -0.258306 -0.330546 1.917317 -1.612804 -0.564174 0.610331 -2.006044 0.448635 -1.100045 -1.775731 0.939299
wb_dma_ch_rf/assign_16_ch_adr1_we -0.718341 -0.002254 1.909225 2.116594 -1.130494 -1.532861 -0.525539 -0.980236 -0.616082 -1.987417 -0.262749 -0.239597 -0.377071 2.429621 -2.134313 -0.339697 -2.966409 0.886247 1.342437 1.279653
wb_dma_wb_if/wire_wbm_data_o -3.248920 3.361124 1.003232 0.983942 0.379095 -1.447707 0.128142 3.363295 -2.679169 3.142352 1.810303 3.379623 -0.917464 -1.163095 -1.386597 0.920149 -3.238524 -1.314852 0.895855 1.080601
wb_dma_ch_pri_enc/wire_pri_out_tmp 1.178239 -2.421799 0.475142 -0.584507 0.563694 0.154788 -0.389404 -0.340260 2.885049 -0.874107 -1.839945 1.037177 -1.013057 -0.548713 0.824311 -1.940394 1.315711 -0.813847 -1.642526 0.920831
wb_dma_ch_sel/always_2/stmt_1/expr_1 3.767573 -1.936939 -2.765450 -2.698327 0.881456 3.507532 -0.811341 2.441759 -1.283622 -1.034549 -4.091804 -1.805351 0.622493 0.105791 -2.141248 0.912913 -2.141393 0.519157 -0.192807 -1.812858
wb_dma_ch_sel/always_48/case_1/stmt_1 3.623228 0.448430 3.484051 -1.582104 -3.143675 1.792379 3.331951 0.943317 -0.344554 0.007238 -3.583049 -1.761179 -1.252008 3.763182 -1.209116 5.331774 -2.497192 -0.379304 -0.705810 3.254287
wb_dma_ch_sel/always_48/case_1/stmt_2 -1.492533 0.735126 -0.065449 1.125973 1.117303 -0.826472 -0.889544 0.822660 0.508810 -0.254014 -0.359540 1.845621 -1.500493 -0.567959 0.636547 -2.006513 0.444712 -1.027126 -1.683823 0.885102
assert_wb_dma_ch_arb/input_grant0 2.363619 0.316965 -2.542632 -1.301484 -0.341313 2.218228 -1.073882 2.104514 -2.853732 -0.742327 -2.200714 -1.055307 0.225245 -0.187960 -1.709985 0.646858 -1.527233 -0.729061 -1.141734 -0.931547
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond -1.490332 0.715244 -0.086594 1.201016 1.177272 -0.816034 -0.934741 0.895011 0.567672 -0.277672 -0.376874 1.938976 -1.582326 -0.622215 0.672517 -2.063550 0.436454 -1.047841 -1.732663 0.891901
wb_dma_ch_pri_enc/wire_pri18_out 1.135606 -2.380461 0.488257 -0.555684 0.573645 0.161908 -0.365940 -0.357304 2.865702 -0.851836 -1.821499 0.986314 -0.967251 -0.549686 0.815860 -1.918330 1.331772 -0.808192 -1.605176 0.884711
wb_dma_ch_sel/assign_156_req_p0 3.706860 0.015896 -2.356790 -0.407095 -1.436003 1.662382 0.438902 -2.045497 -1.406869 -1.522354 0.395369 -3.026029 0.542940 -0.997413 -1.962175 0.189334 -0.305529 -0.126612 0.059187 -2.470964
wb_dma_ch_rf/reg_ch_err 4.455096 -2.010454 -1.876961 -1.979953 -0.622363 2.428635 -0.041247 1.033912 1.122345 -1.354021 -1.398330 -0.377103 -1.507132 -1.833585 -0.285577 0.598898 0.858040 -1.122168 -2.293764 -0.638676
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 1.296141 -2.109279 -0.286430 -1.304828 1.300202 1.206694 0.271517 0.430730 1.540217 -0.234328 -1.958118 -0.726772 0.395646 0.323985 -0.503905 0.336291 -0.659419 1.342697 1.081273 -0.913785
wb_dma_wb_slv/input_wb_addr_i -1.260249 5.699195 2.827860 4.088315 -3.648149 -3.663548 -0.913098 -0.958170 -3.274603 1.345331 0.508443 1.428352 0.673586 -1.026339 -0.993169 -1.858958 0.478067 -4.677643 -4.599633 1.126001
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.353394 0.647648 -0.128800 1.111396 1.127573 -0.758300 -0.924724 0.915677 0.599441 -0.350811 -0.444131 1.922243 -1.603952 -0.618759 0.637125 -2.031950 0.425258 -1.062366 -1.776259 0.893427
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.497062 0.683362 -0.058906 1.141178 1.197645 -0.848514 -0.928668 0.906108 0.604414 -0.259112 -0.426539 1.914186 -1.574185 -0.640099 0.707590 -2.120553 0.449756 -1.034334 -1.770505 0.883384
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.532301 0.784116 -0.102598 1.196812 1.182637 -0.865777 -0.960533 0.909523 0.507547 -0.260437 -0.369100 1.966716 -1.634536 -0.607939 0.650350 -2.109935 0.462303 -1.093301 -1.815639 0.930591
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 0.131762 -0.196829 -1.299022 -2.594482 1.149102 2.160411 -1.057187 -0.756342 -1.370459 0.589681 -3.264886 -3.199734 3.445998 0.027601 -0.823716 -1.335808 -0.614946 -1.277821 -0.117147 -1.285328
