/*
 * Copyright 2019 SiFive, Inc.
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You should have received a copy of LICENSE.Apache2 along with
 * this software. If not, you may obtain a copy at
 *
 *    https://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

package freechips.rocketchip.subsystem

import org.chipsalliance.cde.config._
import freechips.rocketchip.diplomacy._
import freechips.rocketchip.tile._
import freechips.rocketchip.rocket._
import freechips.rocketchip.tilelink._
import sifive.blocks.inclusivecache._
import freechips.rocketchip.devices.tilelink._
import freechips.rocketchip.prci.{ClockCrossingType, NoCrossing}
import freechips.rocketchip.util._
import sifive.blocks.inclusivecache.InclusiveCacheParameters
import _root_.subsystem.rme.{RME, RelMemParams, TLSourceExpander}

case class InclusiveCacheParams(
  ways: Int,
  sets: Int,
  writeBytes: Int, // backing store update granularity
  portFactor: Int, // numSubBanks = (widest TL port * portFactor) / writeBytes
  memCycles: Int,  // # of L2 clock cycles for a memory round-trip (50ns @ 800MHz)
  physicalFilter: Option[PhysicalFilterParams] = None,
  hintsSkipProbe: Boolean = false, // do hints probe the same client
  bankedControl: Boolean = false, // bank the cache ctrl with the cache banks
  ctrlAddr: Option[BigInt] = Some(InclusiveCacheParameters.L2ControlAddress),
  ctrlXType: ClockCrossingType = NoCrossing, // crossing between cbus and the L2's (sbus-clocked) control ports
  // Interior/Exterior refer to placement either inside the Scheduler or outside it
  // Inner/Outer refer to buffers on the front (towards cores) or back (towards DDR) of the L2
  bufInnerInterior: InclusiveCachePortParameters = InclusiveCachePortParameters.fullC,
  bufInnerExterior: InclusiveCachePortParameters = InclusiveCachePortParameters.flowAD,
  bufOuterInterior: InclusiveCachePortParameters = InclusiveCachePortParameters.full,
  bufOuterExterior: InclusiveCachePortParameters = InclusiveCachePortParameters.none)

case object InclusiveCacheKey extends Field[InclusiveCacheParams]

class WithInclusiveCache(
  nWays: Int = 8,
  capacityKB: Int = 512,
  outerLatencyCycles: Int = 40,
  subBankingFactor: Int = 4,
  hintsSkipProbe: Boolean = false,
  bankedControl: Boolean = false,
  ctrlAddr: Option[BigInt] = Some(InclusiveCacheParameters.L2ControlAddress),
  ctrlXType: ClockCrossingType = NoCrossing,
  writeBytes: Int = 8
) extends Config((site, here, up) => {
  case InclusiveCacheKey => InclusiveCacheParams(
      sets = (capacityKB * 1024)/(site(CacheBlockBytes) * nWays * up(SubsystemBankedCoherenceKey, site).nBanks),
      ways = nWays,
      memCycles = outerLatencyCycles,
      writeBytes = writeBytes,
      portFactor = subBankingFactor,
      hintsSkipProbe = hintsSkipProbe,
      bankedControl = bankedControl,
      ctrlAddr = ctrlAddr,
      ctrlXType = ctrlXType)
  case SubsystemBankedCoherenceKey => up(SubsystemBankedCoherenceKey, site).copy(coherenceManager = { context =>
    implicit val p = context.p
    val sbus = context.tlBusWrapperLocationMap(SBUS)
    val cbus = context.tlBusWrapperLocationMap.lift(CBUS).getOrElse(sbus)
      val pbus = context.tlBusWrapperLocationMap.lift(PBUS).getOrElse(sbus)
    assert(pbus != None)
    val InclusiveCacheParams(
      ways,
      sets,
      writeBytes,
      portFactor,
      memCycles,
      physicalFilter,
      hintsSkipProbe,
      bankedControl,
      ctrlAddr,
      ctrlXType,
      bufInnerInterior,
      bufInnerExterior,
      bufOuterInterior,
      bufOuterExterior) = p(InclusiveCacheKey)

    val l2Ctrl = ctrlAddr.map { addr =>
      InclusiveCacheControlParameters(
        address = addr,
        beatBytes = cbus.beatBytes,
        bankedControl = bankedControl)
    }
    val dtu = Some(LazyModule(new RME(RelMemParams())))

    val l2 = LazyModule(new InclusiveCache(
      CacheParameters(
        level = 2,
        ways = ways,
        sets = sets,
        blockBytes = sbus.blockBytes,
        beatBytes = sbus.beatBytes,
        hintsSkipProbe = hintsSkipProbe),
      InclusiveCacheMicroParameters(
        writeBytes = writeBytes,
        portFactor = portFactor,
        memCycles = memCycles,
        innerBuf = bufInnerInterior,
        outerBuf = bufOuterInterior),
      l2Ctrl))

    def skipMMIO(x: TLClientParameters) = {
      val dcacheMMIO =
        x.requestFifo &&
        x.sourceId.start % 2 == 1 && // 1 => dcache issues acquires from another master
        x.nodePath.last.name == "dcache.node"
      if (dcacheMMIO) None else Some(x)
    }

    val filter = LazyModule(new TLFilter(cfilter = skipMMIO))
    val l2_inner_buffer = bufInnerExterior()
    val l2_outer_buffer = bufOuterExterior()
    val cork = LazyModule(new TLCacheCork)


    l2_inner_buffer.suggestName("InclusiveCache_inner_TLBuffer")
    l2_outer_buffer.suggestName("InclusiveCache_outer_TLBuffer")
    val l2InnerXbar = LazyModule(new TLXbar)

      l2InnerXbar.node :*= filter.node
      l2InnerXbar.node := dtu.get.toLLCNode

      l2_inner_buffer.node :*= l2InnerXbar.node
      l2.node :*= l2_inner_buffer.node

    l2_outer_buffer.node :*= l2.node
        // DTU injects directly into the same L2 ingress


    val xbar = LazyModule(new TLXbar)
    dtu.get.dtu_cached_region := xbar.node
    val lastLevelNode = dtu.get.node

    InModuleBody {
      val dtuOut = dtu.get.module.io

      l2.module.io.DTU_DirectoryIOIn.valid :=
        dtuOut.DTU_DirectoryIOIn.valid

      l2.module.io.DTU_DirectoryIOIn.bits :=
        dtuOut.DTU_DirectoryIOIn.bits

      dtuOut.DTU_DirectoryIOOut.valid := l2.module.io.DTU_DirectoryIOOut.valid
      dtuOut.DTU_DirectoryIOOut.bits := l2.module.io.DTU_DirectoryIOOut.bits
    }

    /* PhysicalFilters need to be on the TL-C side of a CacheCork to prevent Acquire.NtoB -> Grant.toT */
    physicalFilter match {
      //case None => lastLevelNode :*= l2_outer_buffer.node
      case None => dtu.get.node :*= xbar.node :*= TLSourceExpander(1).node :*=* cork.node :*= l2_outer_buffer.node
      case Some(fp) => {
        val physicalFilter = LazyModule(new PhysicalFilter(fp.copy(controlBeatBytes = cbus.beatBytes)))
        lastLevelNode :*= physicalFilter.node :*= l2_outer_buffer.node
        physicalFilter.controlNode := LazyScope("physical_filter_xing", "TLPhysicalFilterCtrlCrossing") {
          TLBuffer(1) := TLFragmenter(cbus, Some("LLCPhysicalFilter")) := cbus.crossOutHelper(ctrlXType)
        }
      }
    }

       val portName = "dram-bru"
    pbus.coupleTo(portName) {
      dtu.get.ctlnode := 
      TLFragmenter(pbus.beatBytes, pbus.blockBytes) := _ }
    dtu.get.agu_vec.foreach{ agu => 
      pbus.coupleTo(portName) {
        agu.ctlnode := 
        TLFragmenter(pbus.beatBytes, pbus.blockBytes) := _ 
      }
    }




    l2.ctrls.foreach {
      _.ctrlnode := LazyScope("l2_ctrl_xing", "TLL2CtrlCrossing") {
        TLBuffer(1) := TLFragmenter(cbus, Some("LLCCtrl")) := cbus.crossOutHelper(ctrlXType)
      }
    }

    ElaborationArtefacts.add("l2.json", l2.module.json)
    (filter.node, lastLevelNode, None)
  })
})
