#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Aug 26 17:29:22 2022
# Process ID: 8836
# Current directory: D:/git-project/pipeline-CPU/single_cycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2860 D:\git-project\pipeline-CPU\single_cycle\single_cycle.xpr
# Log file: D:/git-project/pipeline-CPU/single_cycle/vivado.log
# Journal file: D:/git-project/pipeline-CPU/single_cycle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/git-project/pipeline-CPU/single_cycle/single_cycle.xpr
INFO: [Project 1-313] Project file moved from 'F:/d41/cpu_pipline/single_cycle' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/git-project/pipeline-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v', nor could it be found using path 'F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
generate_target Simulation [get_files D:/git-project/pipeline-CPU/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
export_ip_user_files -of_objects [get_files D:/git-project/pipeline-CPU/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/git-project/pipeline-CPU/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -directory D:/git-project/pipeline-CPU/single_cycle/single_cycle.ip_user_files/sim_scripts -ip_user_files_dir D:/git-project/pipeline-CPU/single_cycle/single_cycle.ip_user_files -ipstatic_source_dir D:/git-project/pipeline-CPU/single_cycle/single_cycle.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/git-project/pipeline-CPU/single_cycle/single_cycle.cache/compile_simlib/modelsim} {questa=D:/git-project/pipeline-CPU/single_cycle/single_cycle.cache/compile_simlib/questa} {riviera=D:/git-project/pipeline-CPU/single_cycle/single_cycle.cache/compile_simlib/riviera} {activehdl=D:/git-project/pipeline-CPU/single_cycle/single_cycle.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/git-project/pipeline-CPU/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/git-project/pipeline-CPU/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/git-project/pipeline-CPU/single_cycle/single_cycle.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/git-project/pipeline-CPU/single_cycle/single_cycle.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'D:/git-project/pipeline-CPU/single_cycle/single_cycle.sim/sim_1/behav/xsim/adder8bit.coe'
INFO: [SIM-utils-43] Exported 'D:/git-project/pipeline-CPU/single_cycle/single_cycle.sim/sim_1/behav/xsim/test_addi.coe'
INFO: [SIM-utils-43] Exported 'D:/git-project/pipeline-CPU/single_cycle/single_cycle.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/git-project/pipeline-CPU/single_cycle/single_cycle.sim/sim_1/behav/xsim/fibonacci_1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/git-project/pipeline-CPU/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/git-project/pipeline-CPU/single_cycle/single_cycle.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/git-project/pipeline-CPU/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/git-project/pipeline-CPU/single_cycle/single_cycle.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/git-project/pipeline-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
WARNING: [VRFC 10-3248] data object 'ex_wreg_i' is already declared [D:/git-project/pipeline-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/cpu.v:67]
WARNING: [VRFC 10-3703] second declaration of 'ex_wreg_i' ignored [D:/git-project/pipeline-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/cpu.v:67]
WARNING: [VRFC 10-3248] data object 'ex_wd_i' is already declared [D:/git-project/pipeline-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/cpu.v:68]
WARNING: [VRFC 10-3703] second declaration of 'ex_wd_i' ignored [D:/git-project/pipeline-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/cpu.v:68]
INFO: [VRFC 10-2458] undeclared symbol wb_wd_i, assumed default net type wire [D:/git-project/pipeline-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/cpu.v:281]
INFO: [VRFC 10-2458] undeclared symbol wb_wreg_i, assumed default net type wire [D:/git-project/pipeline-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/cpu.v:282]
INFO: [VRFC 10-2458] undeclared symbol wb_wdata_i, assumed default net type wire [D:/git-project/pipeline-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/cpu.v:283]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/git-project/pipeline-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/git-project/pipeline-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/git-project/pipeline-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/git-project/pipeline-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/git-project/pipeline-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/git-project/pipeline-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/git-project/pipeline-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/git-project/pipeline-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/git-project/pipeline-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/git-project/pipeline-CPU/single_cycle/single_cycle.srcs/sources_1/new/single_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/git-project/pipeline-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/git-project/pipeline-CPU/single_cycle/single_cycle.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/git-project/pipeline-CPU/single_cycle/single_cycle.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/git-project/pipeline-CPU/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'wb_wd' [D:/git-project/pipeline-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/cpu.v:281]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wb_wdata' [D:/git-project/pipeline-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/cpu.v:283]
WARNING: [VRFC 10-5021] port 'switch' is not connected on this instance [D:/git-project/pipeline-CPU/single_cycle/single_cycle.srcs/sim_1/new/testbench.v:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.wb
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.single_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/git-project/pipeline-CPU/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/git-project/pipeline-CPU/single_cycle/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/git-project/pipeline-CPU/single_cycle/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 876.391 ; gain = 39.258
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 876.391 ; gain = 39.258
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug 26 17:33:20 2022...
