<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/simple
top_module: 
files: <a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v</a>
time_elapsed: 0.046s
</pre>
<pre class="log">
user_time: 0.029505
system_time: 0.01686
ram_usage: 9776

module dff0_test (
	n1,
	n1_inv,
	clk
);
	input clk;
	output n1;
	reg n1 = 32&#39;d0;
	output n1_inv;
	always @(posedge clk) n1 &lt;= n1_inv;
	assign n1_inv = ~n1;
endmodule
module dff1_test (
	n1,
	n1_inv,
	clk
);
	input clk;
	(* init = 32&#39;d1 *) output n1;
	reg n1 = 32&#39;d1;
	output n1_inv;
	always @(posedge clk) n1 &lt;= n1_inv;
	assign n1_inv = ~n1;
endmodule
module dff0a_test (
	n1,
	n1_inv,
	clk
);
	input clk;
	(* init = 32&#39;d0 *) output n1;
	reg n1 = 32&#39;d0;
	output n1_inv;
	always @(posedge clk) n1 &lt;= n1_inv;
	assign n1_inv = ~n1;
endmodule
module dff1a_test (
	n1,
	n1_inv,
	clk
);
	input clk;
	(* init = 32&#39;d1 *) output n1;
	reg n1 = 32&#39;d1;
	output n1_inv;
	always @(posedge clk) n1 &lt;= n1_inv;
	assign n1_inv = ~n1;
endmodule
module dff_test_997 (
	y,
	clk,
	wire4
);
	output wire [1:0] y;
	input clk;
	input signed  wire4;
	reg [1:0] reg10 = 0;
	always @(posedge clk) reg10 &lt;= wire4;
	assign y = reg10;
endmodule

</pre>
</body>