============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Apr 01 2025  05:44:22 pm
  Module:                 lock
  Operating conditions:   tsl18cio150_max (worst_case_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (3700 ps) Late External Delay Assertion at pin error
          Group: CLK
     Startpoint: (F) x
          Clock: (R) CLK
       Endpoint: (R) error
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     100                  
       Path Adjust:+   -1300                  
     Required Time:=    6600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     900                  
             Slack:=    3700                  

Exceptions/Constraints:
  path_adjust             -1300            PA_I2O               
  input_delay              2000            lock_sdc.sdc_line_13 
  output_delay             2000            lock_sdc.sdc_line_20 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  x              (u)     -       F     (arrival)              7   35.7     0     0    2000    (-,-) 
  g227/z         (u)     in_1->z F     unmapped_complex2      3   15.3     0   186    2186    (-,-) 
  g220/z         (u)     in_1->z F     unmapped_or2           1    5.1     0   118    2304    (-,-) 
  g198/z         (u)     in_1->z R     unmapped_complex2      1 5003.1     0   596    2900    (-,-) 
  error          -       -       R     (port)                 -      -     -     0    2900    (-,-) 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 2: MET (3700 ps) Late External Delay Assertion at pin ready
          Group: CLK
     Startpoint: (F) x
          Clock: (R) CLK
       Endpoint: (R) ready
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     100                  
       Path Adjust:+   -1300                  
     Required Time:=    6600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     900                  
             Slack:=    3700                  

Exceptions/Constraints:
  path_adjust             -1300            PA_I2O               
  input_delay              2000            lock_sdc.sdc_line_13 
  output_delay             2000            lock_sdc.sdc_line_18 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  x              (u)     -       F     (arrival)              7   35.7     0     0    2000    (-,-) 
  g227/z         (u)     in_1->z F     unmapped_complex2      3   15.3     0   186    2186    (-,-) 
  g218/z         (u)     in_1->z F     unmapped_or2           1    5.1     0   118    2304    (-,-) 
  g203/z         (u)     in_1->z R     unmapped_nand2         1 5003.1     0   596    2900    (-,-) 
  ready          -       -       R     (port)                 -      -     -     0    2900    (-,-) 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 3: MET (4780 ps) Late External Delay Assertion at pin unlock
          Group: CLK
     Startpoint: (R) state_reg[0]/clk
          Clock: (R) CLK
       Endpoint: (R) unlock
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     100                  
       Path Adjust:+   -1500                  
     Required Time:=    6400                  
      Launch Clock:-       0                  
         Data Path:-    1620                  
             Slack:=    4780                  

Exceptions/Constraints:
  path_adjust             -1500            PA_C2O               
  output_delay             2000            lock_sdc.sdc_line_19 

#-----------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                  (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  state_reg[0]/clk -       -       R     (arrival)              3      -     0     0       0    (-,-) 
  state_reg[0]/q   (u)     clk->q  F     unmapped_d_flop        7   35.7     0   906     906    (-,-) 
  g226/z           (u)     in_0->z F     unmapped_complex2      1    5.1     0   118    1024    (-,-) 
  g228/z           (u)     in_1->z R     unmapped_complex2      1 5003.1     0   596    1620    (-,-) 
  unlock           -       -       R     (port)                 -      -     -     0    1620    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 4: MET (5836 ps) Setup Check with Pin state_reg[1]/clk->d
          Group: CLK
     Startpoint: (F) x
          Clock: (R) CLK
       Endpoint: (R) state_reg[1]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     138                  
       Uncertainty:-     100                  
       Path Adjust:+   -1500                  
     Required Time:=    8262                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     426                  
             Slack:=    5836                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C               
  input_delay             2000            lock_sdc.sdc_line_13 

#-----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  x              (u)     -       F     (arrival)            7 35.7     0     0    2000    (-,-) 
  g216/z         (u)     in_1->z F     unmapped_or2         2 10.2     0   154    2154    (-,-) 
  g206/z         (u)     in_0->z R     unmapped_nand2       2 11.0     0   154    2308    (-,-) 
  g200/z         (u)     in_1->z R     unmapped_or2         1  5.5     0   118    2426    (-,-) 
  state_reg[1]/d -       -       R     unmapped_d_flop      1    -     -     0    2426    (-,-) 
#-----------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 5: MET (5836 ps) Setup Check with Pin state_reg[0]/clk->d
          Group: CLK
     Startpoint: (F) x
          Clock: (R) CLK
       Endpoint: (R) state_reg[0]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     138                  
       Uncertainty:-     100                  
       Path Adjust:+   -1500                  
     Required Time:=    8262                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     426                  
             Slack:=    5836                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C               
  input_delay             2000            lock_sdc.sdc_line_13 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  x              (u)     -       F     (arrival)              7 35.7     0     0    2000    (-,-) 
  g216/z         (u)     in_1->z F     unmapped_or2           2 10.2     0   154    2154    (-,-) 
  g206/z         (u)     in_0->z R     unmapped_nand2         2 11.0     0   154    2308    (-,-) 
  g197/z         (u)     in_1->z R     unmapped_complex2      1  5.5     0   118    2426    (-,-) 
  state_reg[0]/d -       -       R     unmapped_d_flop        1    -     -     0    2426    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 6: MET (5840 ps) Setup Check with Pin state_reg[2]/clk->d
          Group: CLK
     Startpoint: (F) x
          Clock: (R) CLK
       Endpoint: (R) state_reg[2]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     138                  
       Uncertainty:-     100                  
       Path Adjust:+   -1500                  
     Required Time:=    8262                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     422                  
             Slack:=    5840                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C               
  input_delay             2000            lock_sdc.sdc_line_13 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  x              (u)     -       F     (arrival)              7 35.7     0     0    2000    (-,-) 
  g227/z         (u)     in_1->z F     unmapped_complex2      3 15.3     0   186    2186    (-,-) 
  g219/z         (u)     in_1->z F     unmapped_or2           1  5.1     0   118    2304    (-,-) 
  g201/z         (u)     in_1->z R     unmapped_complex2      1  5.5     0   118    2422    (-,-) 
  state_reg[2]/d -       -       R     unmapped_d_flop        1    -     -     0    2422    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

