# Processor 
It is my attempt to simulate a full fledged computer.

It includes designing 5-Stage-Pipeline, cache simulator with LRU replacement and write-back allocate, instruction and data memory.

Everywhere where is memory implemented one index is assumed to be of 4 bytes