verilog xil_defaultlib  "D:/Xilinx/Vivado/projects/simpleCPU/simpleCPU.srcs/sources_1/new/signZeroExtend.v"
verilog xil_defaultlib  "D:/Xilinx/Vivado/projects/simpleCPU/simpleCPU.srcs/sources_1/new/RegFile.v"
verilog xil_defaultlib  "D:/Xilinx/Vivado/projects/simpleCPU/simpleCPU.srcs/sources_1/new/PC.v"
verilog xil_defaultlib  "D:/Xilinx/Vivado/projects/simpleCPU/simpleCPU.srcs/sources_1/new/instructionMemory.v"
verilog xil_defaultlib  "D:/Xilinx/Vivado/projects/simpleCPU/simpleCPU.srcs/sources_1/new/DataMemory.v"
verilog xil_defaultlib  "D:/Xilinx/Vivado/projects/simpleCPU/simpleCPU.srcs/sources_1/new/controlUnit.v"
verilog xil_defaultlib  "D:/Xilinx/Vivado/projects/simpleCPU/simpleCPU.srcs/sources_1/new/ALU.v"
verilog xil_defaultlib  "D:/Xilinx/Vivado/projects/simpleCPU/simpleCPU.srcs/sources_1/new/SingleCPU.v"
verilog xil_defaultlib  "D:/Xilinx/Vivado/projects/simpleCPU/simpleCPU.srcs/sim_1/new/singleCPU_sim.v"
verilog xil_defaultlib "D:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v"
