Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Dec 16 09:26:08 2024
| Host         : daniellattitude3340 running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file slowrunninglights_timing_summary_routed.rpt -pb slowrunninglights_timing_summary_routed.pb -rpx slowrunninglights_timing_summary_routed.rpx -warn_on_violation
| Design       : slowrunninglights
| Device       : 7a100t-csg324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    89          
TIMING-18  Warning           Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (89)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (179)
5. checking no_input_delay (4)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (89)
-------------------------
 There are 57 register/latch pins with no clock driven by root clock pin: ACC_1/divClk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: divider_1/CLK_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (179)
--------------------------------------------------
 There are 179 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.426        0.000                      0                   68        0.262        0.000                      0                   68        4.500        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.426        0.000                      0                   68        0.262        0.000                      0                   68        4.500        0.000                       0                    68  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.426ns  (required time - arrival time)
  Source:                 divider_1/count_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.639ns  (logic 2.532ns (44.899%)  route 3.107ns (55.101%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.377     4.587    divider_1/CLK
    SLICE_X50Y96         FDCE                                         r  divider_1/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.433     5.020 f  divider_1/count_reg[31]/Q
                         net (fo=10, routed)          1.450     6.470    divider_1/count_reg[31]
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.105     6.575 r  divider_1/CLK_out1_carry__2_i_1/O
                         net (fo=1, routed)           0.000     6.575    divider_1/CLK_out1_carry__2_i_1_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.408     6.983 r  divider_1/CLK_out1_carry__2/CO[1]
                         net (fo=2, routed)           0.804     7.787    divider_1/CLK_out1
    SLICE_X52Y92         LUT6 (Prop_lut6_I4_O)        0.275     8.062 f  divider_1/count[4]_i_6/O
                         net (fo=6, routed)           0.853     8.916    divider_1/count[4]_i_6_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I2_O)        0.105     9.021 r  divider_1/count[4]_i_3/O
                         net (fo=1, routed)           0.000     9.021    divider_1/count[4]_i_3_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.465 r  divider_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.465    divider_1/count_reg[4]_i_1_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.565 r  divider_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.565    divider_1/count_reg[8]_i_1_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.665 r  divider_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.665    divider_1/count_reg[12]_i_1_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.765 r  divider_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.765    divider_1/count_reg[16]_i_1_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.865 r  divider_1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.865    divider_1/count_reg[20]_i_1_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.965 r  divider_1/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.965    divider_1/count_reg[24]_i_1_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    10.227 r  divider_1/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.227    divider_1/count_reg[28]_i_1_n_4
    SLICE_X50Y96         FDCE                                         r  divider_1/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.264    14.316    divider_1/CLK
    SLICE_X50Y96         FDCE                                         r  divider_1/count_reg[31]/C
                         clock pessimism              0.272    14.587    
                         clock uncertainty           -0.035    14.552    
    SLICE_X50Y96         FDCE (Setup_fdce_C_D)        0.101    14.653    divider_1/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -10.227    
  -------------------------------------------------------------------
                         slack                                  4.426    

Slack (MET) :             4.431ns  (required time - arrival time)
  Source:                 divider_1/count_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 2.527ns (44.850%)  route 3.107ns (55.150%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.377     4.587    divider_1/CLK
    SLICE_X50Y96         FDCE                                         r  divider_1/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.433     5.020 f  divider_1/count_reg[31]/Q
                         net (fo=10, routed)          1.450     6.470    divider_1/count_reg[31]
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.105     6.575 r  divider_1/CLK_out1_carry__2_i_1/O
                         net (fo=1, routed)           0.000     6.575    divider_1/CLK_out1_carry__2_i_1_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.408     6.983 r  divider_1/CLK_out1_carry__2/CO[1]
                         net (fo=2, routed)           0.804     7.787    divider_1/CLK_out1
    SLICE_X52Y92         LUT6 (Prop_lut6_I4_O)        0.275     8.062 f  divider_1/count[4]_i_6/O
                         net (fo=6, routed)           0.853     8.916    divider_1/count[4]_i_6_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I2_O)        0.105     9.021 r  divider_1/count[4]_i_3/O
                         net (fo=1, routed)           0.000     9.021    divider_1/count[4]_i_3_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.465 r  divider_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.465    divider_1/count_reg[4]_i_1_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.565 r  divider_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.565    divider_1/count_reg[8]_i_1_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.665 r  divider_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.665    divider_1/count_reg[12]_i_1_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.765 r  divider_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.765    divider_1/count_reg[16]_i_1_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.865 r  divider_1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.865    divider_1/count_reg[20]_i_1_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.965 r  divider_1/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.965    divider_1/count_reg[24]_i_1_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    10.222 r  divider_1/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.222    divider_1/count_reg[28]_i_1_n_6
    SLICE_X50Y96         FDCE                                         r  divider_1/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.264    14.316    divider_1/CLK
    SLICE_X50Y96         FDCE                                         r  divider_1/count_reg[29]/C
                         clock pessimism              0.272    14.587    
                         clock uncertainty           -0.035    14.552    
    SLICE_X50Y96         FDCE (Setup_fdce_C_D)        0.101    14.653    divider_1/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -10.222    
  -------------------------------------------------------------------
                         slack                                  4.431    

Slack (MET) :             4.489ns  (required time - arrival time)
  Source:                 divider_1/count_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.576ns  (logic 2.469ns (44.276%)  route 3.107ns (55.724%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.377     4.587    divider_1/CLK
    SLICE_X50Y96         FDCE                                         r  divider_1/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.433     5.020 f  divider_1/count_reg[31]/Q
                         net (fo=10, routed)          1.450     6.470    divider_1/count_reg[31]
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.105     6.575 r  divider_1/CLK_out1_carry__2_i_1/O
                         net (fo=1, routed)           0.000     6.575    divider_1/CLK_out1_carry__2_i_1_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.408     6.983 r  divider_1/CLK_out1_carry__2/CO[1]
                         net (fo=2, routed)           0.804     7.787    divider_1/CLK_out1
    SLICE_X52Y92         LUT6 (Prop_lut6_I4_O)        0.275     8.062 f  divider_1/count[4]_i_6/O
                         net (fo=6, routed)           0.853     8.916    divider_1/count[4]_i_6_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I2_O)        0.105     9.021 r  divider_1/count[4]_i_3/O
                         net (fo=1, routed)           0.000     9.021    divider_1/count[4]_i_3_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.465 r  divider_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.465    divider_1/count_reg[4]_i_1_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.565 r  divider_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.565    divider_1/count_reg[8]_i_1_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.665 r  divider_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.665    divider_1/count_reg[12]_i_1_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.765 r  divider_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.765    divider_1/count_reg[16]_i_1_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.865 r  divider_1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.865    divider_1/count_reg[20]_i_1_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.965 r  divider_1/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.965    divider_1/count_reg[24]_i_1_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    10.164 r  divider_1/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.164    divider_1/count_reg[28]_i_1_n_5
    SLICE_X50Y96         FDCE                                         r  divider_1/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.264    14.316    divider_1/CLK
    SLICE_X50Y96         FDCE                                         r  divider_1/count_reg[30]/C
                         clock pessimism              0.272    14.587    
                         clock uncertainty           -0.035    14.552    
    SLICE_X50Y96         FDCE (Setup_fdce_C_D)        0.101    14.653    divider_1/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -10.164    
  -------------------------------------------------------------------
                         slack                                  4.489    

Slack (MET) :             4.498ns  (required time - arrival time)
  Source:                 divider_1/count_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.539ns  (logic 2.432ns (43.904%)  route 3.107ns (56.096%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.377     4.587    divider_1/CLK
    SLICE_X50Y96         FDCE                                         r  divider_1/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.433     5.020 f  divider_1/count_reg[31]/Q
                         net (fo=10, routed)          1.450     6.470    divider_1/count_reg[31]
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.105     6.575 r  divider_1/CLK_out1_carry__2_i_1/O
                         net (fo=1, routed)           0.000     6.575    divider_1/CLK_out1_carry__2_i_1_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.408     6.983 r  divider_1/CLK_out1_carry__2/CO[1]
                         net (fo=2, routed)           0.804     7.787    divider_1/CLK_out1
    SLICE_X52Y92         LUT6 (Prop_lut6_I4_O)        0.275     8.062 f  divider_1/count[4]_i_6/O
                         net (fo=6, routed)           0.853     8.916    divider_1/count[4]_i_6_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I2_O)        0.105     9.021 r  divider_1/count[4]_i_3/O
                         net (fo=1, routed)           0.000     9.021    divider_1/count[4]_i_3_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.465 r  divider_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.465    divider_1/count_reg[4]_i_1_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.565 r  divider_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.565    divider_1/count_reg[8]_i_1_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.665 r  divider_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.665    divider_1/count_reg[12]_i_1_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.765 r  divider_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.765    divider_1/count_reg[16]_i_1_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.865 r  divider_1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.865    divider_1/count_reg[20]_i_1_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    10.127 r  divider_1/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.127    divider_1/count_reg[24]_i_1_n_4
    SLICE_X50Y95         FDCE                                         r  divider_1/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.264    14.316    divider_1/CLK
    SLICE_X50Y95         FDCE                                         r  divider_1/count_reg[27]/C
                         clock pessimism              0.244    14.559    
                         clock uncertainty           -0.035    14.524    
    SLICE_X50Y95         FDCE (Setup_fdce_C_D)        0.101    14.625    divider_1/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                         -10.127    
  -------------------------------------------------------------------
                         slack                                  4.498    

Slack (MET) :             4.503ns  (required time - arrival time)
  Source:                 divider_1/count_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 2.427ns (43.853%)  route 3.107ns (56.147%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.377     4.587    divider_1/CLK
    SLICE_X50Y96         FDCE                                         r  divider_1/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.433     5.020 f  divider_1/count_reg[31]/Q
                         net (fo=10, routed)          1.450     6.470    divider_1/count_reg[31]
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.105     6.575 r  divider_1/CLK_out1_carry__2_i_1/O
                         net (fo=1, routed)           0.000     6.575    divider_1/CLK_out1_carry__2_i_1_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.408     6.983 r  divider_1/CLK_out1_carry__2/CO[1]
                         net (fo=2, routed)           0.804     7.787    divider_1/CLK_out1
    SLICE_X52Y92         LUT6 (Prop_lut6_I4_O)        0.275     8.062 f  divider_1/count[4]_i_6/O
                         net (fo=6, routed)           0.853     8.916    divider_1/count[4]_i_6_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I2_O)        0.105     9.021 r  divider_1/count[4]_i_3/O
                         net (fo=1, routed)           0.000     9.021    divider_1/count[4]_i_3_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.465 r  divider_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.465    divider_1/count_reg[4]_i_1_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.565 r  divider_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.565    divider_1/count_reg[8]_i_1_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.665 r  divider_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.665    divider_1/count_reg[12]_i_1_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.765 r  divider_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.765    divider_1/count_reg[16]_i_1_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.865 r  divider_1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.865    divider_1/count_reg[20]_i_1_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    10.122 r  divider_1/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.122    divider_1/count_reg[24]_i_1_n_6
    SLICE_X50Y95         FDCE                                         r  divider_1/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.264    14.316    divider_1/CLK
    SLICE_X50Y95         FDCE                                         r  divider_1/count_reg[25]/C
                         clock pessimism              0.244    14.559    
                         clock uncertainty           -0.035    14.524    
    SLICE_X50Y95         FDCE (Setup_fdce_C_D)        0.101    14.625    divider_1/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                  4.503    

Slack (MET) :             4.510ns  (required time - arrival time)
  Source:                 divider_1/count_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.555ns  (logic 2.448ns (44.065%)  route 3.107ns (55.935%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.377     4.587    divider_1/CLK
    SLICE_X50Y96         FDCE                                         r  divider_1/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.433     5.020 f  divider_1/count_reg[31]/Q
                         net (fo=10, routed)          1.450     6.470    divider_1/count_reg[31]
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.105     6.575 r  divider_1/CLK_out1_carry__2_i_1/O
                         net (fo=1, routed)           0.000     6.575    divider_1/CLK_out1_carry__2_i_1_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.408     6.983 r  divider_1/CLK_out1_carry__2/CO[1]
                         net (fo=2, routed)           0.804     7.787    divider_1/CLK_out1
    SLICE_X52Y92         LUT6 (Prop_lut6_I4_O)        0.275     8.062 f  divider_1/count[4]_i_6/O
                         net (fo=6, routed)           0.853     8.916    divider_1/count[4]_i_6_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I2_O)        0.105     9.021 r  divider_1/count[4]_i_3/O
                         net (fo=1, routed)           0.000     9.021    divider_1/count[4]_i_3_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.465 r  divider_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.465    divider_1/count_reg[4]_i_1_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.565 r  divider_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.565    divider_1/count_reg[8]_i_1_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.665 r  divider_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.665    divider_1/count_reg[12]_i_1_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.765 r  divider_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.765    divider_1/count_reg[16]_i_1_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.865 r  divider_1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.865    divider_1/count_reg[20]_i_1_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.965 r  divider_1/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.965    divider_1/count_reg[24]_i_1_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    10.143 r  divider_1/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.143    divider_1/count_reg[28]_i_1_n_7
    SLICE_X50Y96         FDCE                                         r  divider_1/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.264    14.316    divider_1/CLK
    SLICE_X50Y96         FDCE                                         r  divider_1/count_reg[28]/C
                         clock pessimism              0.272    14.587    
                         clock uncertainty           -0.035    14.552    
    SLICE_X50Y96         FDCE (Setup_fdce_C_D)        0.101    14.653    divider_1/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -10.143    
  -------------------------------------------------------------------
                         slack                                  4.510    

Slack (MET) :             4.561ns  (required time - arrival time)
  Source:                 divider_1/count_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.476ns  (logic 2.369ns (43.258%)  route 3.107ns (56.742%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.377     4.587    divider_1/CLK
    SLICE_X50Y96         FDCE                                         r  divider_1/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.433     5.020 f  divider_1/count_reg[31]/Q
                         net (fo=10, routed)          1.450     6.470    divider_1/count_reg[31]
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.105     6.575 r  divider_1/CLK_out1_carry__2_i_1/O
                         net (fo=1, routed)           0.000     6.575    divider_1/CLK_out1_carry__2_i_1_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.408     6.983 r  divider_1/CLK_out1_carry__2/CO[1]
                         net (fo=2, routed)           0.804     7.787    divider_1/CLK_out1
    SLICE_X52Y92         LUT6 (Prop_lut6_I4_O)        0.275     8.062 f  divider_1/count[4]_i_6/O
                         net (fo=6, routed)           0.853     8.916    divider_1/count[4]_i_6_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I2_O)        0.105     9.021 r  divider_1/count[4]_i_3/O
                         net (fo=1, routed)           0.000     9.021    divider_1/count[4]_i_3_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.465 r  divider_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.465    divider_1/count_reg[4]_i_1_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.565 r  divider_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.565    divider_1/count_reg[8]_i_1_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.665 r  divider_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.665    divider_1/count_reg[12]_i_1_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.765 r  divider_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.765    divider_1/count_reg[16]_i_1_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.865 r  divider_1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.865    divider_1/count_reg[20]_i_1_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    10.064 r  divider_1/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.064    divider_1/count_reg[24]_i_1_n_5
    SLICE_X50Y95         FDCE                                         r  divider_1/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.264    14.316    divider_1/CLK
    SLICE_X50Y95         FDCE                                         r  divider_1/count_reg[26]/C
                         clock pessimism              0.244    14.559    
                         clock uncertainty           -0.035    14.524    
    SLICE_X50Y95         FDCE (Setup_fdce_C_D)        0.101    14.625    divider_1/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                         -10.064    
  -------------------------------------------------------------------
                         slack                                  4.561    

Slack (MET) :             4.582ns  (required time - arrival time)
  Source:                 divider_1/count_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.455ns  (logic 2.348ns (43.040%)  route 3.107ns (56.960%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.377     4.587    divider_1/CLK
    SLICE_X50Y96         FDCE                                         r  divider_1/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.433     5.020 f  divider_1/count_reg[31]/Q
                         net (fo=10, routed)          1.450     6.470    divider_1/count_reg[31]
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.105     6.575 r  divider_1/CLK_out1_carry__2_i_1/O
                         net (fo=1, routed)           0.000     6.575    divider_1/CLK_out1_carry__2_i_1_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.408     6.983 r  divider_1/CLK_out1_carry__2/CO[1]
                         net (fo=2, routed)           0.804     7.787    divider_1/CLK_out1
    SLICE_X52Y92         LUT6 (Prop_lut6_I4_O)        0.275     8.062 f  divider_1/count[4]_i_6/O
                         net (fo=6, routed)           0.853     8.916    divider_1/count[4]_i_6_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I2_O)        0.105     9.021 r  divider_1/count[4]_i_3/O
                         net (fo=1, routed)           0.000     9.021    divider_1/count[4]_i_3_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.465 r  divider_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.465    divider_1/count_reg[4]_i_1_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.565 r  divider_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.565    divider_1/count_reg[8]_i_1_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.665 r  divider_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.665    divider_1/count_reg[12]_i_1_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.765 r  divider_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.765    divider_1/count_reg[16]_i_1_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.865 r  divider_1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.865    divider_1/count_reg[20]_i_1_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    10.043 r  divider_1/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.043    divider_1/count_reg[24]_i_1_n_7
    SLICE_X50Y95         FDCE                                         r  divider_1/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.264    14.316    divider_1/CLK
    SLICE_X50Y95         FDCE                                         r  divider_1/count_reg[24]/C
                         clock pessimism              0.244    14.559    
                         clock uncertainty           -0.035    14.524    
    SLICE_X50Y95         FDCE (Setup_fdce_C_D)        0.101    14.625    divider_1/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                         -10.043    
  -------------------------------------------------------------------
                         slack                                  4.582    

Slack (MET) :             4.598ns  (required time - arrival time)
  Source:                 divider_1/count_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.439ns  (logic 2.332ns (42.873%)  route 3.107ns (57.127%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.377     4.587    divider_1/CLK
    SLICE_X50Y96         FDCE                                         r  divider_1/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.433     5.020 f  divider_1/count_reg[31]/Q
                         net (fo=10, routed)          1.450     6.470    divider_1/count_reg[31]
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.105     6.575 r  divider_1/CLK_out1_carry__2_i_1/O
                         net (fo=1, routed)           0.000     6.575    divider_1/CLK_out1_carry__2_i_1_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.408     6.983 r  divider_1/CLK_out1_carry__2/CO[1]
                         net (fo=2, routed)           0.804     7.787    divider_1/CLK_out1
    SLICE_X52Y92         LUT6 (Prop_lut6_I4_O)        0.275     8.062 f  divider_1/count[4]_i_6/O
                         net (fo=6, routed)           0.853     8.916    divider_1/count[4]_i_6_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I2_O)        0.105     9.021 r  divider_1/count[4]_i_3/O
                         net (fo=1, routed)           0.000     9.021    divider_1/count[4]_i_3_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.465 r  divider_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.465    divider_1/count_reg[4]_i_1_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.565 r  divider_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.565    divider_1/count_reg[8]_i_1_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.665 r  divider_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.665    divider_1/count_reg[12]_i_1_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.765 r  divider_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.765    divider_1/count_reg[16]_i_1_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    10.027 r  divider_1/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.027    divider_1/count_reg[20]_i_1_n_4
    SLICE_X50Y94         FDCE                                         r  divider_1/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.264    14.316    divider_1/CLK
    SLICE_X50Y94         FDCE                                         r  divider_1/count_reg[23]/C
                         clock pessimism              0.244    14.559    
                         clock uncertainty           -0.035    14.524    
    SLICE_X50Y94         FDCE (Setup_fdce_C_D)        0.101    14.625    divider_1/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                         -10.027    
  -------------------------------------------------------------------
                         slack                                  4.598    

Slack (MET) :             4.603ns  (required time - arrival time)
  Source:                 divider_1/count_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.434ns  (logic 2.327ns (42.820%)  route 3.107ns (57.180%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.377     4.587    divider_1/CLK
    SLICE_X50Y96         FDCE                                         r  divider_1/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.433     5.020 f  divider_1/count_reg[31]/Q
                         net (fo=10, routed)          1.450     6.470    divider_1/count_reg[31]
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.105     6.575 r  divider_1/CLK_out1_carry__2_i_1/O
                         net (fo=1, routed)           0.000     6.575    divider_1/CLK_out1_carry__2_i_1_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.408     6.983 r  divider_1/CLK_out1_carry__2/CO[1]
                         net (fo=2, routed)           0.804     7.787    divider_1/CLK_out1
    SLICE_X52Y92         LUT6 (Prop_lut6_I4_O)        0.275     8.062 f  divider_1/count[4]_i_6/O
                         net (fo=6, routed)           0.853     8.916    divider_1/count[4]_i_6_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I2_O)        0.105     9.021 r  divider_1/count[4]_i_3/O
                         net (fo=1, routed)           0.000     9.021    divider_1/count[4]_i_3_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.465 r  divider_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.465    divider_1/count_reg[4]_i_1_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.565 r  divider_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.565    divider_1/count_reg[8]_i_1_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.665 r  divider_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.665    divider_1/count_reg[12]_i_1_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.765 r  divider_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.765    divider_1/count_reg[16]_i_1_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    10.022 r  divider_1/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.022    divider_1/count_reg[20]_i_1_n_6
    SLICE_X50Y94         FDCE                                         r  divider_1/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.264    14.316    divider_1/CLK
    SLICE_X50Y94         FDCE                                         r  divider_1/count_reg[21]/C
                         clock pessimism              0.244    14.559    
                         clock uncertainty           -0.035    14.524    
    SLICE_X50Y94         FDCE (Setup_fdce_C_D)        0.101    14.625    divider_1/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                         -10.022    
  -------------------------------------------------------------------
                         slack                                  4.603    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ACC_1/divClk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACC_1/divClk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.674%)  route 0.167ns (47.326%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.568     1.487    ACC_1/CLK
    SLICE_X45Y96         FDCE                                         r  ACC_1/divClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  ACC_1/divClk_reg/Q
                         net (fo=2, routed)           0.167     1.795    ACC_1/divClk_reg_0
    SLICE_X45Y96         LUT6 (Prop_lut6_I5_O)        0.045     1.840 r  ACC_1/divClk_i_1/O
                         net (fo=1, routed)           0.000     1.840    ACC_1/divClk_i_1_n_0
    SLICE_X45Y96         FDCE                                         r  ACC_1/divClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.838     2.003    ACC_1/CLK
    SLICE_X45Y96         FDCE                                         r  ACC_1/divClk_reg/C
                         clock pessimism             -0.515     1.487    
    SLICE_X45Y96         FDCE (Hold_fdce_C_D)         0.091     1.578    ACC_1/divClk_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divider_1/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.565     1.484    divider_1/CLK
    SLICE_X50Y94         FDCE                                         r  divider_1/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  divider_1/count_reg[22]/Q
                         net (fo=8, routed)           0.124     1.772    divider_1/count_reg[22]
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.882 r  divider_1/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.882    divider_1/count_reg[20]_i_1_n_5
    SLICE_X50Y94         FDCE                                         r  divider_1/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.835     2.000    divider_1/CLK
    SLICE_X50Y94         FDCE                                         r  divider_1/count_reg[22]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y94         FDCE (Hold_fdce_C_D)         0.134     1.618    divider_1/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divider_1/count_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.886%)  route 0.124ns (31.114%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.565     1.484    divider_1/CLK
    SLICE_X50Y95         FDCE                                         r  divider_1/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  divider_1/count_reg[26]/Q
                         net (fo=7, routed)           0.124     1.772    divider_1/count_reg[26]
    SLICE_X50Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.882 r  divider_1/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.882    divider_1/count_reg[24]_i_1_n_5
    SLICE_X50Y95         FDCE                                         r  divider_1/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.835     2.000    divider_1/CLK
    SLICE_X50Y95         FDCE                                         r  divider_1/count_reg[26]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y95         FDCE (Hold_fdce_C_D)         0.134     1.618    divider_1/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 divider_1/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.274ns (67.240%)  route 0.133ns (32.760%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.564     1.483    divider_1/CLK
    SLICE_X50Y92         FDCE                                         r  divider_1/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDCE (Prop_fdce_C_Q)         0.164     1.647 r  divider_1/count_reg[14]/Q
                         net (fo=7, routed)           0.133     1.781    divider_1/count_reg[14]
    SLICE_X50Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.891 r  divider_1/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.891    divider_1/count_reg[12]_i_1_n_5
    SLICE_X50Y92         FDCE                                         r  divider_1/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.834     1.999    divider_1/CLK
    SLICE_X50Y92         FDCE                                         r  divider_1/count_reg[14]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X50Y92         FDCE (Hold_fdce_C_D)         0.134     1.617    divider_1/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 divider_1/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.274ns (67.137%)  route 0.134ns (32.863%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.563     1.482    divider_1/CLK
    SLICE_X50Y89         FDCE                                         r  divider_1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDCE (Prop_fdce_C_Q)         0.164     1.646 r  divider_1/count_reg[2]/Q
                         net (fo=4, routed)           0.134     1.780    divider_1/count_reg[2]
    SLICE_X50Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.890 r  divider_1/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.890    divider_1/count_reg[0]_i_1_n_5
    SLICE_X50Y89         FDCE                                         r  divider_1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.833     1.998    divider_1/CLK
    SLICE_X50Y89         FDCE                                         r  divider_1/count_reg[2]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X50Y89         FDCE (Hold_fdce_C_D)         0.134     1.616    divider_1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 divider_1/CLK_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/CLK_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.845%)  route 0.180ns (49.155%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.564     1.483    divider_1/CLK
    SLICE_X52Y93         FDCE                                         r  divider_1/CLK_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  divider_1/CLK_out_reg/Q
                         net (fo=2, routed)           0.180     1.804    divider_1/CLK_out
    SLICE_X52Y93         LUT5 (Prop_lut5_I4_O)        0.045     1.849 r  divider_1/CLK_out_i_1/O
                         net (fo=1, routed)           0.000     1.849    divider_1/CLK_out_i_1_n_0
    SLICE_X52Y93         FDCE                                         r  divider_1/CLK_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.834     1.999    divider_1/CLK
    SLICE_X52Y93         FDCE                                         r  divider_1/CLK_out_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y93         FDCE (Hold_fdce_C_D)         0.091     1.574    divider_1/CLK_out_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 divider_1/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.274ns (66.950%)  route 0.135ns (33.050%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.564     1.483    divider_1/CLK
    SLICE_X50Y90         FDCE                                         r  divider_1/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDCE (Prop_fdce_C_Q)         0.164     1.647 r  divider_1/count_reg[6]/Q
                         net (fo=6, routed)           0.135     1.783    divider_1/count_reg[6]
    SLICE_X50Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.893 r  divider_1/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.893    divider_1/count_reg[4]_i_1_n_5
    SLICE_X50Y90         FDCE                                         r  divider_1/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.834     1.999    divider_1/CLK
    SLICE_X50Y90         FDCE                                         r  divider_1/count_reg[6]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X50Y90         FDCE (Hold_fdce_C_D)         0.134     1.617    divider_1/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 divider_1/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.273ns (63.271%)  route 0.158ns (36.729%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.564     1.483    divider_1/CLK
    SLICE_X50Y92         FDCE                                         r  divider_1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDCE (Prop_fdce_C_Q)         0.164     1.647 r  divider_1/count_reg[15]/Q
                         net (fo=7, routed)           0.158     1.806    divider_1/count_reg[15]
    SLICE_X50Y92         LUT4 (Prop_lut4_I0_O)        0.045     1.851 r  divider_1/count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.851    divider_1/count[12]_i_2_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.915 r  divider_1/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.915    divider_1/count_reg[12]_i_1_n_4
    SLICE_X50Y92         FDCE                                         r  divider_1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.834     1.999    divider_1/CLK
    SLICE_X50Y92         FDCE                                         r  divider_1/count_reg[15]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X50Y92         FDCE (Hold_fdce_C_D)         0.134     1.617    divider_1/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 divider_1/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.310ns (71.482%)  route 0.124ns (28.518%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.565     1.484    divider_1/CLK
    SLICE_X50Y94         FDCE                                         r  divider_1/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  divider_1/count_reg[22]/Q
                         net (fo=8, routed)           0.124     1.772    divider_1/count_reg[22]
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.918 r  divider_1/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.918    divider_1/count_reg[20]_i_1_n_4
    SLICE_X50Y94         FDCE                                         r  divider_1/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.835     2.000    divider_1/CLK
    SLICE_X50Y94         FDCE                                         r  divider_1/count_reg[23]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y94         FDCE (Hold_fdce_C_D)         0.134     1.618    divider_1/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 divider_1/count_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.310ns (71.468%)  route 0.124ns (28.532%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.565     1.484    divider_1/CLK
    SLICE_X50Y95         FDCE                                         r  divider_1/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  divider_1/count_reg[26]/Q
                         net (fo=7, routed)           0.124     1.772    divider_1/count_reg[26]
    SLICE_X50Y95         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.918 r  divider_1/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.918    divider_1/count_reg[24]_i_1_n_4
    SLICE_X50Y95         FDCE                                         r  divider_1/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.835     2.000    divider_1/CLK
    SLICE_X50Y95         FDCE                                         r  divider_1/count_reg[27]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y95         FDCE (Hold_fdce_C_D)         0.134     1.618    divider_1/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y96    ACC_1/SCK_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X46Y94    ACC_1/clkcount_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y94    ACC_1/clkcount_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y95    ACC_1/clkcount_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y95    ACC_1/clkcount_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y94    ACC_1/clkcount_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y97    ACC_1/clkcount_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y96    ACC_1/clkcount_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y96    ACC_1/clkcount_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y96    ACC_1/SCK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y96    ACC_1/SCK_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X46Y94    ACC_1/clkcount_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X46Y94    ACC_1/clkcount_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y94    ACC_1/clkcount_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y94    ACC_1/clkcount_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y95    ACC_1/clkcount_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y95    ACC_1/clkcount_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y95    ACC_1/clkcount_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y95    ACC_1/clkcount_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y96    ACC_1/SCK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y96    ACC_1/SCK_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X46Y94    ACC_1/clkcount_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X46Y94    ACC_1/clkcount_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y94    ACC_1/clkcount_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y94    ACC_1/clkcount_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y95    ACC_1/clkcount_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y95    ACC_1/clkcount_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y95    ACC_1/clkcount_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y95    ACC_1/clkcount_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           196 Endpoints
Min Delay           196 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 runninglights_1/AN_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.222ns  (logic 3.642ns (50.431%)  route 3.580ns (49.569%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE                         0.000     0.000 r  runninglights_1/AN_reg[6]/C
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  runninglights_1/AN_reg[6]/Q
                         net (fo=1, routed)           3.580     3.959    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.263     7.222 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.222    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/CA_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.516ns  (logic 3.756ns (57.635%)  route 2.761ns (42.365%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE                         0.000     0.000 r  runninglights_1/CA_reg/C
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  runninglights_1/CA_reg/Q
                         net (fo=1, routed)           2.761     3.194    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.323     6.516 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     6.516    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/CB_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.333ns  (logic 3.680ns (58.107%)  route 2.653ns (41.893%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE                         0.000     0.000 r  runninglights_1/CB_reg/C
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  runninglights_1/CB_reg/Q
                         net (fo=1, routed)           2.653     3.032    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.301     6.333 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     6.333    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/AN_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.309ns  (logic 3.699ns (58.629%)  route 2.610ns (41.371%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE                         0.000     0.000 r  runninglights_1/AN_reg[2]/C
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  runninglights_1/AN_reg[2]/Q
                         net (fo=1, routed)           2.610     2.989    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.320     6.309 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.309    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/AN_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.142ns  (logic 3.678ns (59.879%)  route 2.464ns (40.121%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE                         0.000     0.000 r  runninglights_1/AN_reg[7]/C
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  runninglights_1/AN_reg[7]/Q
                         net (fo=1, routed)           2.464     2.843    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.299     6.142 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.142    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/CF_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.982ns  (logic 3.685ns (61.605%)  route 2.297ns (38.395%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE                         0.000     0.000 r  runninglights_1/CF_reg/C
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  runninglights_1/CF_reg/Q
                         net (fo=1, routed)           2.297     2.676    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.306     5.982 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     5.982    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/CS_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACL_CSN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.872ns  (logic 3.717ns (63.293%)  route 2.156ns (36.707%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE                         0.000     0.000 r  ACC_1/CS_reg/C
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  ACC_1/CS_reg/Q
                         net (fo=1, routed)           2.156     2.589    ACL_CSN_OBUF
    D15                  OBUF (Prop_obuf_I_O)         3.284     5.872 r  ACL_CSN_OBUF_inst/O
                         net (fo=0)                   0.000     5.872    ACL_CSN
    D15                                                               r  ACL_CSN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/MOSI_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            ACL_MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.835ns  (logic 3.667ns (62.838%)  route 2.169ns (37.162%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE                         0.000     0.000 r  ACC_1/MOSI_reg/C
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  ACC_1/MOSI_reg/Q
                         net (fo=1, routed)           2.169     2.548    ACL_MOSI_OBUF
    F14                  OBUF (Prop_obuf_I_O)         3.288     5.835 r  ACL_MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     5.835    ACL_MOSI
    F14                                                               r  ACL_MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/CE_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.745ns  (logic 3.658ns (63.679%)  route 2.086ns (36.321%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE                         0.000     0.000 r  runninglights_1/CE_reg/C
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  runninglights_1/CE_reg/Q
                         net (fo=1, routed)           2.086     2.465    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.279     5.745 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     5.745    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/AN_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.635ns  (logic 3.676ns (65.239%)  route 1.959ns (34.761%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE                         0.000     0.000 r  runninglights_1/AN_reg[5]/C
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  runninglights_1/AN_reg[5]/Q
                         net (fo=1, routed)           1.959     2.338    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.297     5.635 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.635    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ACC_1/temp_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACC_1/accel_output_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.576%)  route 0.117ns (45.424%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE                         0.000     0.000 r  ACC_1/temp_reg[3]/C
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ACC_1/temp_reg[3]/Q
                         net (fo=2, routed)           0.117     0.258    ACC_1/temp__0[3]
    SLICE_X4Y97          FDRE                                         r  ACC_1/accel_output_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/temp_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            runninglights_1/AN_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.128ns (49.076%)  route 0.133ns (50.924%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDPE                         0.000     0.000 r  runninglights_1/temp_reg[4]/C
    SLICE_X0Y95          FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  runninglights_1/temp_reg[4]/Q
                         net (fo=3, routed)           0.133     0.261    runninglights_1/p_0_in[3]
    SLICE_X0Y96          FDRE                                         r  runninglights_1/AN_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/temp_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            runninglights_1/temp_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.128ns (46.987%)  route 0.144ns (53.013%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDPE                         0.000     0.000 r  runninglights_1/temp_reg[5]/C
    SLICE_X0Y95          FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  runninglights_1/temp_reg[5]/Q
                         net (fo=3, routed)           0.144     0.272    runninglights_1/p_0_in[4]
    SLICE_X0Y95          FDPE                                         r  runninglights_1/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/temp_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            runninglights_1/temp_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.141ns (50.594%)  route 0.138ns (49.406%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDPE                         0.000     0.000 r  runninglights_1/temp_reg[0]/C
    SLICE_X0Y95          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  runninglights_1/temp_reg[0]/Q
                         net (fo=3, routed)           0.138     0.279    runninglights_1/p_0_in[7]
    SLICE_X0Y95          FDCE                                         r  runninglights_1/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/temp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACC_1/accel_output_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.141ns (49.396%)  route 0.144ns (50.604%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE                         0.000     0.000 r  ACC_1/temp_reg[1]/C
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ACC_1/temp_reg[1]/Q
                         net (fo=2, routed)           0.144     0.285    ACC_1/temp__0[1]
    SLICE_X6Y95          FDRE                                         r  ACC_1/accel_output_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCD_1/HUN_OUT_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            runninglights_1/CA_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.186ns (64.558%)  route 0.102ns (35.442%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE                         0.000     0.000 r  BCD_1/HUN_OUT_reg[1]/C
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  BCD_1/HUN_OUT_reg[1]/Q
                         net (fo=5, routed)           0.102     0.243    BCD_1/hund[1]
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.045     0.288 r  BCD_1/CA_i_1/O
                         net (fo=1, routed)           0.000     0.288    runninglights_1/CA_reg_0
    SLICE_X2Y95          FDRE                                         r  runninglights_1/CA_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/temp_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            runninglights_1/AN_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.128ns (41.503%)  route 0.180ns (58.497%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDPE                         0.000     0.000 r  runninglights_1/temp_reg[6]/C
    SLICE_X0Y95          FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  runninglights_1/temp_reg[6]/Q
                         net (fo=3, routed)           0.180     0.308    runninglights_1/p_0_in[5]
    SLICE_X0Y93          FDRE                                         r  runninglights_1/AN_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/temp_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACC_1/temp_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.128ns (41.210%)  route 0.183ns (58.790%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE                         0.000     0.000 r  ACC_1/temp_reg[5]/C
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ACC_1/temp_reg[5]/Q
                         net (fo=2, routed)           0.183     0.311    ACC_1/temp__0[5]
    SLICE_X5Y96          FDRE                                         r  ACC_1/temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/FSM_onehot_spistate_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ACC_1/FSM_onehot_spistate_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.227ns (71.323%)  route 0.091ns (28.677%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDCE                         0.000     0.000 r  ACC_1/FSM_onehot_spistate_reg[2]/C
    SLICE_X7Y96          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  ACC_1/FSM_onehot_spistate_reg[2]/Q
                         net (fo=8, routed)           0.091     0.219    ACC_1/temp
    SLICE_X7Y96          LUT3 (Prop_lut3_I0_O)        0.099     0.318 r  ACC_1/FSM_onehot_spistate[0]_i_1/O
                         net (fo=1, routed)           0.000     0.318    ACC_1/FSM_onehot_spistate[0]_i_1_n_0
    SLICE_X7Y96          FDPE                                         r  ACC_1/FSM_onehot_spistate_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/accel_output_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BCD_1/HUN_OUT_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.209ns (65.434%)  route 0.110ns (34.566%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE                         0.000     0.000 r  ACC_1/accel_output_data_reg[2]/C
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ACC_1/accel_output_data_reg[2]/Q
                         net (fo=10, routed)          0.110     0.274    ACC_1/test[2]
    SLICE_X5Y95          LUT6 (Prop_lut6_I0_O)        0.045     0.319 r  ACC_1/HUN_OUT[0]_i_1/O
                         net (fo=1, routed)           0.000     0.319    BCD_1/D[0]
    SLICE_X5Y95          FDRE                                         r  BCD_1/HUN_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ACC_1/SCK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACL_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.364ns  (logic 3.652ns (57.389%)  route 2.712ns (42.611%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.382     4.592    ACC_1/CLK
    SLICE_X44Y96         FDRE                                         r  ACC_1/SCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDRE (Prop_fdre_C_Q)         0.379     4.971 r  ACC_1/SCK_reg/Q
                         net (fo=1, routed)           2.712     7.683    ACL_SCLK_OBUF
    F15                  OBUF (Prop_obuf_I_O)         3.273    10.957 r  ACL_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000    10.957    ACL_SCLK
    F15                                                               r  ACL_SCLK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ACC_1/SCK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACL_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.405ns  (logic 1.370ns (56.962%)  route 1.035ns (43.038%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.568     1.487    ACC_1/CLK
    SLICE_X44Y96         FDRE                                         r  ACC_1/SCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  ACC_1/SCK_reg/Q
                         net (fo=1, routed)           1.035     2.663    ACL_SCLK_OBUF
    F15                  OBUF (Prop_obuf_I_O)         1.229     3.892 r  ACL_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.892    ACL_SCLK
    F15                                                               r  ACL_SCLK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/CLK_out_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.124ns  (logic 1.408ns (27.469%)  route 3.717ns (72.531%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  RST_IBUF_inst/O
                         net (fo=89, routed)          3.717     5.124    divider_1/AR[0]
    SLICE_X52Y93         FDCE                                         f  divider_1/CLK_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.260     4.312    divider_1/CLK
    SLICE_X52Y93         FDCE                                         r  divider_1/CLK_out_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.914ns  (logic 1.408ns (28.643%)  route 3.507ns (71.357%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  RST_IBUF_inst/O
                         net (fo=89, routed)          3.507     4.914    divider_1/AR[0]
    SLICE_X50Y92         FDCE                                         f  divider_1/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.264     4.316    divider_1/CLK
    SLICE_X50Y92         FDCE                                         r  divider_1/count_reg[12]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.914ns  (logic 1.408ns (28.643%)  route 3.507ns (71.357%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  RST_IBUF_inst/O
                         net (fo=89, routed)          3.507     4.914    divider_1/AR[0]
    SLICE_X50Y92         FDCE                                         f  divider_1/count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.264     4.316    divider_1/CLK
    SLICE_X50Y92         FDCE                                         r  divider_1/count_reg[13]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.914ns  (logic 1.408ns (28.643%)  route 3.507ns (71.357%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  RST_IBUF_inst/O
                         net (fo=89, routed)          3.507     4.914    divider_1/AR[0]
    SLICE_X50Y92         FDCE                                         f  divider_1/count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.264     4.316    divider_1/CLK
    SLICE_X50Y92         FDCE                                         r  divider_1/count_reg[14]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.914ns  (logic 1.408ns (28.643%)  route 3.507ns (71.357%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  RST_IBUF_inst/O
                         net (fo=89, routed)          3.507     4.914    divider_1/AR[0]
    SLICE_X50Y92         FDCE                                         f  divider_1/count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.264     4.316    divider_1/CLK
    SLICE_X50Y92         FDCE                                         r  divider_1/count_reg[15]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.891ns  (logic 1.408ns (28.782%)  route 3.483ns (71.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  RST_IBUF_inst/O
                         net (fo=89, routed)          3.483     4.891    divider_1/AR[0]
    SLICE_X50Y93         FDCE                                         f  divider_1/count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.264     4.316    divider_1/CLK
    SLICE_X50Y93         FDCE                                         r  divider_1/count_reg[16]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.891ns  (logic 1.408ns (28.782%)  route 3.483ns (71.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  RST_IBUF_inst/O
                         net (fo=89, routed)          3.483     4.891    divider_1/AR[0]
    SLICE_X50Y93         FDCE                                         f  divider_1/count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.264     4.316    divider_1/CLK
    SLICE_X50Y93         FDCE                                         r  divider_1/count_reg[17]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.891ns  (logic 1.408ns (28.782%)  route 3.483ns (71.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  RST_IBUF_inst/O
                         net (fo=89, routed)          3.483     4.891    divider_1/AR[0]
    SLICE_X50Y93         FDCE                                         f  divider_1/count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.264     4.316    divider_1/CLK
    SLICE_X50Y93         FDCE                                         r  divider_1/count_reg[18]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.891ns  (logic 1.408ns (28.782%)  route 3.483ns (71.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  RST_IBUF_inst/O
                         net (fo=89, routed)          3.483     4.891    divider_1/AR[0]
    SLICE_X50Y93         FDCE                                         f  divider_1/count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.264     4.316    divider_1/CLK
    SLICE_X50Y93         FDCE                                         r  divider_1/count_reg[19]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.646ns  (logic 1.408ns (30.296%)  route 3.239ns (69.704%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  RST_IBUF_inst/O
                         net (fo=89, routed)          3.239     4.646    divider_1/AR[0]
    SLICE_X50Y94         FDCE                                         f  divider_1/count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.264     4.316    divider_1/CLK
    SLICE_X50Y94         FDCE                                         r  divider_1/count_reg[20]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ACC_1/divClk_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.570ns  (logic 0.244ns (15.573%)  route 1.325ns (84.427%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RST_IBUF_inst/O
                         net (fo=89, routed)          1.325     1.570    ACC_1/RST_IBUF
    SLICE_X45Y96         FDCE                                         f  ACC_1/divClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.838     2.003    ACC_1/CLK
    SLICE_X45Y96         FDCE                                         r  ACC_1/divClk_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.727ns  (logic 0.244ns (14.157%)  route 1.482ns (85.843%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RST_IBUF_inst/O
                         net (fo=89, routed)          1.482     1.727    divider_1/AR[0]
    SLICE_X50Y91         FDCE                                         f  divider_1/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.834     1.999    divider_1/CLK
    SLICE_X50Y91         FDCE                                         r  divider_1/count_reg[10]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.727ns  (logic 0.244ns (14.157%)  route 1.482ns (85.843%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RST_IBUF_inst/O
                         net (fo=89, routed)          1.482     1.727    divider_1/AR[0]
    SLICE_X50Y91         FDCE                                         f  divider_1/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.834     1.999    divider_1/CLK
    SLICE_X50Y91         FDCE                                         r  divider_1/count_reg[11]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.727ns  (logic 0.244ns (14.157%)  route 1.482ns (85.843%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RST_IBUF_inst/O
                         net (fo=89, routed)          1.482     1.727    divider_1/AR[0]
    SLICE_X50Y91         FDCE                                         f  divider_1/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.834     1.999    divider_1/CLK
    SLICE_X50Y91         FDCE                                         r  divider_1/count_reg[8]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.727ns  (logic 0.244ns (14.157%)  route 1.482ns (85.843%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RST_IBUF_inst/O
                         net (fo=89, routed)          1.482     1.727    divider_1/AR[0]
    SLICE_X50Y91         FDCE                                         f  divider_1/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.834     1.999    divider_1/CLK
    SLICE_X50Y91         FDCE                                         r  divider_1/count_reg[9]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ACC_1/clkcount_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.730ns  (logic 0.244ns (14.129%)  route 1.486ns (85.871%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RST_IBUF_inst/O
                         net (fo=89, routed)          1.486     1.730    ACC_1/RST_IBUF
    SLICE_X47Y96         FDCE                                         f  ACC_1/clkcount_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.837     2.002    ACC_1/CLK
    SLICE_X47Y96         FDCE                                         r  ACC_1/clkcount_reg[15]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ACC_1/clkcount_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.730ns  (logic 0.244ns (14.129%)  route 1.486ns (85.871%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RST_IBUF_inst/O
                         net (fo=89, routed)          1.486     1.730    ACC_1/RST_IBUF
    SLICE_X47Y96         FDCE                                         f  ACC_1/clkcount_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.837     2.002    ACC_1/CLK
    SLICE_X47Y96         FDCE                                         r  ACC_1/clkcount_reg[16]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ACC_1/clkcount_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.779ns  (logic 0.244ns (13.742%)  route 1.534ns (86.258%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RST_IBUF_inst/O
                         net (fo=89, routed)          1.534     1.779    ACC_1/RST_IBUF
    SLICE_X46Y94         FDPE                                         f  ACC_1/clkcount_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.837     2.002    ACC_1/CLK
    SLICE_X46Y94         FDPE                                         r  ACC_1/clkcount_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ACC_1/clkcount_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.779ns  (logic 0.244ns (13.742%)  route 1.534ns (86.258%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RST_IBUF_inst/O
                         net (fo=89, routed)          1.534     1.779    ACC_1/RST_IBUF
    SLICE_X47Y94         FDCE                                         f  ACC_1/clkcount_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.837     2.002    ACC_1/CLK
    SLICE_X47Y94         FDCE                                         r  ACC_1/clkcount_reg[10]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ACC_1/clkcount_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.779ns  (logic 0.244ns (13.742%)  route 1.534ns (86.258%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RST_IBUF_inst/O
                         net (fo=89, routed)          1.534     1.779    ACC_1/RST_IBUF
    SLICE_X47Y94         FDCE                                         f  ACC_1/clkcount_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.837     2.002    ACC_1/CLK
    SLICE_X47Y94         FDCE                                         r  ACC_1/clkcount_reg[13]/C





