============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           May 13 2025  06:44:06 am
  Module:                 mcs4
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (34510 ps) Setup Check with Pin ram_0_char_num_reg[3]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_char_num_reg[3]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           45     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10045     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10045                  
       Input Delay:-   10000                  
         Data Path:-     431                  
             Slack:=   34510                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                 (a,u)   -       R     (arrival)             35 43.2     6     0   20045    (-,-) 
  ram_0_g8039/z           (u)     in_0->z R     unmapped_or2           1  1.2     0    16   20062    (-,-) 
  ram_0_g8041/z           (u)     in_0->z F     unmapped_nand2        14 15.4     0    37   20099    (-,-) 
  ram_0_g5816/z           (u)     in_1->z F     unmapped_complex2      6  6.6     0    28   20126    (-,-) 
  ram_0_g7981/z           (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20151    (-,-) 
  ram_0_g7884/z           (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20176    (-,-) 
  ram_0_g7583/z           (u)     in_1->z F     unmapped_complex2      1  1.1     0    16   20192    (-,-) 
  ram_0_g7592/z           (u)     in_7->z R     unmapped_nand16        1  1.2     0    66   20258    (-,-) 
  ram_0_g7491/z           (u)     in_6->z R     unmapped_or8           1  1.2     0    49   20308    (-,-) 
  ram_0_g89/z             (u)     in_0->z R     unmapped_bufif1        9 14.4     0    30   20338    (-,-) 
  ram_0_g11/z             (u)     in_0->z R     unmapped_or2           2  2.4     0    20   20358    (-,-) 
  ram_0_g7990/z           (u)     in_0->z F     unmapped_complex2      1  1.1     0    16   20374    (-,-) 
  ram_0_g7992/z           (u)     in_0->z R     unmapped_nand2         3  3.6     0    22   20396    (-,-) 
  ram_0_g7947/z           (u)     in_0->z F     unmapped_complex2      1  1.1     0    16   20412    (-,-) 
  ram_0_g7508/z           (u)     in_2->z R     unmapped_nand3         4  4.8     0    32   20444    (-,-) 
  ram_0_g7504/z           (u)     in_0->z F     unmapped_nand2         1  1.1     0    16   20461    (-,-) 
  ram_0_g7506/z           (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20477    (-,-) 
  ram_0_char_num_reg[3]/d -       -       R     unmapped_d_flop        1    -     -     0   20477    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 2: MET (34510 ps) Setup Check with Pin ram_0_char_num_reg[2]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_char_num_reg[2]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           45     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10045     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10045                  
       Input Delay:-   10000                  
         Data Path:-     431                  
             Slack:=   34510                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                 (a,u)   -       R     (arrival)             35 43.2     6     0   20045    (-,-) 
  ram_0_g8039/z           (u)     in_0->z R     unmapped_or2           1  1.2     0    16   20062    (-,-) 
  ram_0_g8041/z           (u)     in_0->z F     unmapped_nand2        14 15.4     0    37   20099    (-,-) 
  ram_0_g5816/z           (u)     in_1->z F     unmapped_complex2      6  6.6     0    28   20126    (-,-) 
  ram_0_g7981/z           (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20151    (-,-) 
  ram_0_g7884/z           (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20176    (-,-) 
  ram_0_g7583/z           (u)     in_1->z F     unmapped_complex2      1  1.1     0    16   20192    (-,-) 
  ram_0_g7592/z           (u)     in_7->z R     unmapped_nand16        1  1.2     0    66   20258    (-,-) 
  ram_0_g7491/z           (u)     in_6->z R     unmapped_or8           1  1.2     0    49   20308    (-,-) 
  ram_0_g89/z             (u)     in_0->z R     unmapped_bufif1        9 14.4     0    30   20338    (-,-) 
  ram_0_g11/z             (u)     in_0->z R     unmapped_or2           2  2.4     0    20   20358    (-,-) 
  ram_0_g7990/z           (u)     in_0->z F     unmapped_complex2      1  1.1     0    16   20374    (-,-) 
  ram_0_g7992/z           (u)     in_0->z R     unmapped_nand2         3  3.6     0    22   20396    (-,-) 
  ram_0_g7947/z           (u)     in_0->z F     unmapped_complex2      1  1.1     0    16   20412    (-,-) 
  ram_0_g7508/z           (u)     in_2->z R     unmapped_nand3         4  4.8     0    32   20444    (-,-) 
  ram_0_g7501/z           (u)     in_0->z F     unmapped_nand2         1  1.1     0    16   20461    (-,-) 
  ram_0_g7503/z           (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20477    (-,-) 
  ram_0_char_num_reg[2]/d -       -       R     unmapped_d_flop        1    -     -     0   20477    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 3: MET (34510 ps) Setup Check with Pin ram_0_char_num_reg[1]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_char_num_reg[1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           45     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10045     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10045                  
       Input Delay:-   10000                  
         Data Path:-     431                  
             Slack:=   34510                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                 (a,u)   -       R     (arrival)             35 43.2     6     0   20045    (-,-) 
  ram_0_g8039/z           (u)     in_0->z R     unmapped_or2           1  1.2     0    16   20062    (-,-) 
  ram_0_g8041/z           (u)     in_0->z F     unmapped_nand2        14 15.4     0    37   20099    (-,-) 
  ram_0_g5816/z           (u)     in_1->z F     unmapped_complex2      6  6.6     0    28   20126    (-,-) 
  ram_0_g7981/z           (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20151    (-,-) 
  ram_0_g7884/z           (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20176    (-,-) 
  ram_0_g7583/z           (u)     in_1->z F     unmapped_complex2      1  1.1     0    16   20192    (-,-) 
  ram_0_g7592/z           (u)     in_7->z R     unmapped_nand16        1  1.2     0    66   20258    (-,-) 
  ram_0_g7491/z           (u)     in_6->z R     unmapped_or8           1  1.2     0    49   20308    (-,-) 
  ram_0_g89/z             (u)     in_0->z R     unmapped_bufif1        9 14.4     0    30   20338    (-,-) 
  ram_0_g11/z             (u)     in_0->z R     unmapped_or2           2  2.4     0    20   20358    (-,-) 
  ram_0_g7990/z           (u)     in_0->z F     unmapped_complex2      1  1.1     0    16   20374    (-,-) 
  ram_0_g7992/z           (u)     in_0->z R     unmapped_nand2         3  3.6     0    22   20396    (-,-) 
  ram_0_g7947/z           (u)     in_0->z F     unmapped_complex2      1  1.1     0    16   20412    (-,-) 
  ram_0_g7508/z           (u)     in_2->z R     unmapped_nand3         4  4.8     0    32   20444    (-,-) 
  ram_0_g7498/z           (u)     in_0->z F     unmapped_nand2         1  1.1     0    16   20461    (-,-) 
  ram_0_g7500/z           (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20477    (-,-) 
  ram_0_char_num_reg[1]/d -       -       R     unmapped_d_flop        1    -     -     0   20477    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 4: MET (34510 ps) Setup Check with Pin ram_0_char_num_reg[0]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_char_num_reg[0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           45     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10045     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10045                  
       Input Delay:-   10000                  
         Data Path:-     431                  
             Slack:=   34510                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                 (a,u)   -       R     (arrival)             35 43.2     6     0   20045    (-,-) 
  ram_0_g8039/z           (u)     in_0->z R     unmapped_or2           1  1.2     0    16   20062    (-,-) 
  ram_0_g8041/z           (u)     in_0->z F     unmapped_nand2        14 15.4     0    37   20099    (-,-) 
  ram_0_g5816/z           (u)     in_1->z F     unmapped_complex2      6  6.6     0    28   20126    (-,-) 
  ram_0_g7981/z           (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20151    (-,-) 
  ram_0_g7884/z           (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20176    (-,-) 
  ram_0_g7583/z           (u)     in_1->z F     unmapped_complex2      1  1.1     0    16   20192    (-,-) 
  ram_0_g7592/z           (u)     in_7->z R     unmapped_nand16        1  1.2     0    66   20258    (-,-) 
  ram_0_g7491/z           (u)     in_6->z R     unmapped_or8           1  1.2     0    49   20308    (-,-) 
  ram_0_g89/z             (u)     in_0->z R     unmapped_bufif1        9 14.4     0    30   20338    (-,-) 
  ram_0_g11/z             (u)     in_0->z R     unmapped_or2           2  2.4     0    20   20358    (-,-) 
  ram_0_g7990/z           (u)     in_0->z F     unmapped_complex2      1  1.1     0    16   20374    (-,-) 
  ram_0_g7992/z           (u)     in_0->z R     unmapped_nand2         3  3.6     0    22   20396    (-,-) 
  ram_0_g7947/z           (u)     in_0->z F     unmapped_complex2      1  1.1     0    16   20412    (-,-) 
  ram_0_g7508/z           (u)     in_2->z R     unmapped_nand3         4  4.8     0    32   20444    (-,-) 
  ram_0_g7495/z           (u)     in_0->z F     unmapped_nand2         1  1.1     0    16   20461    (-,-) 
  ram_0_g7497/z           (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20477    (-,-) 
  ram_0_char_num_reg[0]/d -       -       R     unmapped_d_flop        1    -     -     0   20477    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 5: MET (34527 ps) Setup Check with Pin rom_1_n0161_reg/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_1_n0161_reg/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           45     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10045     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10045                  
       Input Delay:-   10000                  
         Data Path:-     413                  
             Slack:=   34527                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  poc_pad           (a,u)   -       R     (arrival)             35 43.2     6     0   20045    (-,-) 
  ram_0_g8039/z     (u)     in_0->z R     unmapped_or2           1  1.2     0    16   20062    (-,-) 
  ram_0_g8041/z     (u)     in_0->z F     unmapped_nand2        14 15.4     0    37   20099    (-,-) 
  ram_0_g5816/z     (u)     in_1->z F     unmapped_complex2      6  6.6     0    28   20126    (-,-) 
  ram_0_g7981/z     (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20151    (-,-) 
  ram_0_g7884/z     (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20176    (-,-) 
  ram_0_g7847/z     (u)     in_1->z F     unmapped_complex2      1  1.1     0    16   20192    (-,-) 
  ram_0_g7856/z     (u)     in_7->z R     unmapped_nand16        1  1.2     0    66   20258    (-,-) 
  ram_0_g7494/z     (u)     in_6->z R     unmapped_or8           1  1.2     0    49   20308    (-,-) 
  ram_0_g90/z       (u)     in_0->z R     unmapped_bufif1        8 13.2     0    29   20337    (-,-) 
  rom_1_g48/z       (u)     in_1->z F     unmapped_nand2         2  2.2     0    20   20357    (-,-) 
  g16592/z          (u)     in_2->z F     unmapped_or4           2  2.2     0    38   20394    (-,-) 
  g16559/z          (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20410    (-,-) 
  g16471/z          (u)     in_1->z F     unmapped_nand2         1  1.1     0    16   20427    (-,-) 
  g16469/z          (u)     in_1->z F     unmapped_complex2      1  1.1     0    16   20443    (-,-) 
  g16470/z          (u)     in_1->z R     unmapped_nand2         1  1.2     0    16   20459    (-,-) 
  rom_1_n0161_reg/d -       -       R     unmapped_d_flop        1    -     -     0   20459    (-,-) 
#----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 6: MET (34527 ps) Setup Check with Pin rom_0_n0161_reg/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_0_n0161_reg/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           45     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10045     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10045                  
       Input Delay:-   10000                  
         Data Path:-     413                  
             Slack:=   34527                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  poc_pad           (a,u)   -       R     (arrival)             35 43.2     6     0   20045    (-,-) 
  ram_0_g8039/z     (u)     in_0->z R     unmapped_or2           1  1.2     0    16   20062    (-,-) 
  ram_0_g8041/z     (u)     in_0->z F     unmapped_nand2        14 15.4     0    37   20099    (-,-) 
  ram_0_g5816/z     (u)     in_1->z F     unmapped_complex2      6  6.6     0    28   20126    (-,-) 
  ram_0_g7981/z     (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20151    (-,-) 
  ram_0_g7884/z     (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20176    (-,-) 
  ram_0_g7847/z     (u)     in_1->z F     unmapped_complex2      1  1.1     0    16   20192    (-,-) 
  ram_0_g7856/z     (u)     in_7->z R     unmapped_nand16        1  1.2     0    66   20258    (-,-) 
  ram_0_g7494/z     (u)     in_6->z R     unmapped_or8           1  1.2     0    49   20308    (-,-) 
  ram_0_g90/z       (u)     in_0->z R     unmapped_bufif1        8 13.2     0    29   20337    (-,-) 
  rom_1_g48/z       (u)     in_1->z F     unmapped_nand2         2  2.2     0    20   20357    (-,-) 
  g16590/z          (u)     in_2->z F     unmapped_or4           2  2.2     0    38   20394    (-,-) 
  g16550/z          (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20410    (-,-) 
  g16472/z          (u)     in_1->z F     unmapped_nand2         1  1.1     0    16   20427    (-,-) 
  g16466/z          (u)     in_1->z F     unmapped_complex2      1  1.1     0    16   20443    (-,-) 
  g16467/z          (u)     in_1->z R     unmapped_nand2         1  1.2     0    16   20459    (-,-) 
  rom_0_n0161_reg/d -       -       R     unmapped_d_flop        1    -     -     0   20459    (-,-) 
#----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 7: MET (34547 ps) Setup Check with Pin i4004_sp_board_row_reg[1]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_sp_board_row_reg[1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           45     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10045     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10045                  
       Input Delay:-   10000                  
         Data Path:-     394                  
             Slack:=   34547                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#--------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  poc_pad                     (a,u)   -       R     (arrival)             35 43.2     6     0   20045    (-,-) 
  ram_0_g8039/z               (u)     in_0->z R     unmapped_or2           1  1.2     0    16   20062    (-,-) 
  ram_0_g8041/z               (u)     in_0->z F     unmapped_nand2        14 15.4     0    37   20099    (-,-) 
  ram_0_g5816/z               (u)     in_1->z F     unmapped_complex2      6  6.6     0    28   20126    (-,-) 
  ram_0_g7981/z               (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20151    (-,-) 
  ram_0_g7884/z               (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20176    (-,-) 
  ram_0_g7583/z               (u)     in_1->z F     unmapped_complex2      1  1.1     0    16   20192    (-,-) 
  ram_0_g7592/z               (u)     in_7->z R     unmapped_nand16        1  1.2     0    66   20258    (-,-) 
  ram_0_g7491/z               (u)     in_6->z R     unmapped_or8           1  1.2     0    49   20308    (-,-) 
  ram_0_g89/z                 (u)     in_0->z R     unmapped_bufif1        9 14.4     0    30   20338    (-,-) 
  g16529/z                    (u)     in_0->z F     unmapped_complex2      1  1.1     0    16   20354    (-,-) 
  g16530/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20370    (-,-) 
  i4004_tio_board_g54/z       (u)     in_0->z R     unmapped_bufif1        7 13.2     0    29   20399    (-,-) 
  i4004_sp_board_g1482/z      (u)     in_1->z F     unmapped_nand2         1  1.1     0    16   20415    (-,-) 
  i4004_sp_board_g1483/z      (u)     in_2->z R     unmapped_nand3         1  1.2     0    24   20439    (-,-) 
  i4004_sp_board_row_reg[1]/d -       -       R     unmapped_d_flop        1    -     -     0   20439    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 8: MET (34548 ps) Setup Check with Pin i4004_sp_board_row_reg[2]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_sp_board_row_reg[2]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           45     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10045     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10045                  
       Input Delay:-   10000                  
         Data Path:-     392                  
             Slack:=   34548                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#--------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  poc_pad                     (a,u)   -       R     (arrival)             35 43.2     6     0   20045    (-,-) 
  ram_0_g8039/z               (u)     in_0->z R     unmapped_or2           1  1.2     0    16   20062    (-,-) 
  ram_0_g8041/z               (u)     in_0->z F     unmapped_nand2        14 15.4     0    37   20099    (-,-) 
  ram_0_g5816/z               (u)     in_1->z F     unmapped_complex2      6  6.6     0    28   20126    (-,-) 
  ram_0_g7981/z               (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20151    (-,-) 
  ram_0_g7884/z               (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20176    (-,-) 
  ram_0_g7671/z               (u)     in_1->z F     unmapped_complex2      1  1.1     0    16   20192    (-,-) 
  ram_0_g7680/z               (u)     in_7->z R     unmapped_nand16        1  1.2     0    66   20258    (-,-) 
  ram_0_g7492/z               (u)     in_6->z R     unmapped_or8           1  1.2     0    49   20308    (-,-) 
  ram_0_g88/z                 (u)     in_0->z R     unmapped_bufif1        8 13.2     0    29   20337    (-,-) 
  g16531/z                    (u)     in_0->z F     unmapped_complex2      1  1.1     0    16   20353    (-,-) 
  g16532/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20369    (-,-) 
  i4004_tio_board_g53/z       (u)     in_0->z R     unmapped_bufif1        7 13.2     0    29   20398    (-,-) 
  i4004_sp_board_g1486/z      (u)     in_1->z F     unmapped_nand2         1  1.1     0    16   20414    (-,-) 
  i4004_sp_board_g1487/z      (u)     in_2->z R     unmapped_nand3         1  1.2     0    24   20438    (-,-) 
  i4004_sp_board_row_reg[2]/d -       -       R     unmapped_d_flop        1    -     -     0   20438    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 9: MET (34548 ps) Setup Check with Pin i4004_sp_board_row_reg[0]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_sp_board_row_reg[0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           45     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10045     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10045                  
       Input Delay:-   10000                  
         Data Path:-     392                  
             Slack:=   34548                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#--------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  poc_pad                     (a,u)   -       R     (arrival)             35 43.2     6     0   20045    (-,-) 
  ram_0_g8039/z               (u)     in_0->z R     unmapped_or2           1  1.2     0    16   20062    (-,-) 
  ram_0_g8041/z               (u)     in_0->z F     unmapped_nand2        14 15.4     0    37   20099    (-,-) 
  ram_0_g5816/z               (u)     in_1->z F     unmapped_complex2      6  6.6     0    28   20126    (-,-) 
  ram_0_g7981/z               (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20151    (-,-) 
  ram_0_g7884/z               (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20176    (-,-) 
  ram_0_g7847/z               (u)     in_1->z F     unmapped_complex2      1  1.1     0    16   20192    (-,-) 
  ram_0_g7856/z               (u)     in_7->z R     unmapped_nand16        1  1.2     0    66   20258    (-,-) 
  ram_0_g7494/z               (u)     in_6->z R     unmapped_or8           1  1.2     0    49   20308    (-,-) 
  ram_0_g90/z                 (u)     in_0->z R     unmapped_bufif1        8 13.2     0    29   20337    (-,-) 
  g16533/z                    (u)     in_0->z F     unmapped_complex2      1  1.1     0    16   20353    (-,-) 
  g16534/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20369    (-,-) 
  i4004_tio_board_g3/z        (u)     in_0->z R     unmapped_bufif1        7 13.2     0    29   20398    (-,-) 
  i4004_sp_board_g1478/z      (u)     in_1->z F     unmapped_nand2         1  1.1     0    16   20414    (-,-) 
  i4004_sp_board_g1479/z      (u)     in_2->z R     unmapped_nand3         1  1.2     0    24   20438    (-,-) 
  i4004_sp_board_row_reg[0]/d -       -       R     unmapped_d_flop        1    -     -     0   20438    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 10: MET (34550 ps) Setup Check with Pin i4004_sp_board_din_n_reg[2]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_sp_board_din_n_reg[2]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           45     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10045     
                                              
             Setup:-      39                  
       Uncertainty:-    5000                  
     Required Time:=   54961                  
      Launch Clock:-   10045                  
       Input Delay:-   10000                  
         Data Path:-     365                  
             Slack:=   34550                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  poc_pad                       (a,u)   -       R     (arrival)             35 43.2     6     0   20045    (-,-) 
  ram_0_g8040/z                 (u)     in_0->z F     unmapped_nand2         1  1.1     0    16   20062    (-,-) 
  ram_0_g8041/z                 (u)     in_1->z R     unmapped_nand2        14 16.8     0    37   20099    (-,-) 
  ram_0_g5816/z                 (u)     in_1->z R     unmapped_complex2      6  7.2     0    28   20126    (-,-) 
  ram_0_g7981/z                 (u)     in_1->z R     unmapped_or2           4  4.8     0    25   20151    (-,-) 
  ram_0_g7884/z                 (u)     in_1->z R     unmapped_or2           4  4.8     0    25   20176    (-,-) 
  ram_0_g7583/z                 (u)     in_1->z R     unmapped_complex2      1  1.2     0    16   20192    (-,-) 
  ram_0_g7592/z                 (u)     in_7->z F     unmapped_nand16        1  1.1     0    66   20258    (-,-) 
  ram_0_g7491/z                 (u)     in_6->z F     unmapped_or8           1  1.1     0    49   20308    (-,-) 
  ram_0_g89/z                   (u)     in_0->z F     unmapped_bufif1        9 13.2     0    30   20338    (-,-) 
  g16529/z                      (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20354    (-,-) 
  g16530/z                      (u)     in_0->z F     unmapped_complex2      1  1.1     0    16   20370    (-,-) 
  i4004_tio_board_g54/z         (u)     in_0->z F     unmapped_bufif1        7 12.1     0    29   20399    (-,-) 
  i4004_sp_board_g467/z         (u)     in_0->z R     unmapped_not           1  1.2     0    12   20411    (-,-) 
  i4004_sp_board_din_n_reg[2]/d -       -       R     unmapped_d_flop        1    -     -     0   20411    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 11: MET (34550 ps) Setup Check with Pin i4004_sp_board_din_n_reg[0]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_sp_board_din_n_reg[0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           45     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10045     
                                              
             Setup:-      39                  
       Uncertainty:-    5000                  
     Required Time:=   54961                  
      Launch Clock:-   10045                  
       Input Delay:-   10000                  
         Data Path:-     365                  
             Slack:=   34550                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  poc_pad                       (a,u)   -       R     (arrival)             35 43.2     6     0   20045    (-,-) 
  ram_0_g8040/z                 (u)     in_0->z F     unmapped_nand2         1  1.1     0    16   20062    (-,-) 
  ram_0_g8041/z                 (u)     in_1->z R     unmapped_nand2        14 16.8     0    37   20099    (-,-) 
  ram_0_g5816/z                 (u)     in_1->z R     unmapped_complex2      6  7.2     0    28   20126    (-,-) 
  ram_0_g7981/z                 (u)     in_1->z R     unmapped_or2           4  4.8     0    25   20151    (-,-) 
  ram_0_g7884/z                 (u)     in_1->z R     unmapped_or2           4  4.8     0    25   20176    (-,-) 
  ram_0_g7759/z                 (u)     in_1->z R     unmapped_complex2      1  1.2     0    16   20192    (-,-) 
  ram_0_g7768/z                 (u)     in_7->z F     unmapped_nand16        1  1.1     0    66   20258    (-,-) 
  ram_0_g7493/z                 (u)     in_6->z F     unmapped_or8           1  1.1     0    49   20308    (-,-) 
  ram_0_g91/z                   (u)     in_0->z F     unmapped_bufif1       10 14.3     0    31   20339    (-,-) 
  g16527/z                      (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20355    (-,-) 
  g16528/z                      (u)     in_0->z F     unmapped_complex2      1  1.1     0    16   20371    (-,-) 
  i4004_tio_board_g55/z         (u)     in_0->z F     unmapped_bufif1        6 11.0     0    28   20399    (-,-) 
  i4004_sp_board_g469/z         (u)     in_0->z R     unmapped_not           1  1.2     0    12   20411    (-,-) 
  i4004_sp_board_din_n_reg[0]/d -       -       R     unmapped_d_flop        1    -     -     0   20411    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 12: MET (34550 ps) Setup Check with Pin i4004_alu_board_tmp_reg[2]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_alu_board_tmp_reg[2]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           45     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10045     
                                              
             Setup:-      51                  
       Uncertainty:-    5000                  
     Required Time:=   54949                  
      Launch Clock:-   10045                  
       Input Delay:-   10000                  
         Data Path:-     354                  
             Slack:=   34550                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#---------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  poc_pad                      (a,u)   -       R     (arrival)             35 43.2     6     0   20045    (-,-) 
  ram_0_g8039/z                (u)     in_0->z R     unmapped_or2           1  1.2     0    16   20062    (-,-) 
  ram_0_g8041/z                (u)     in_0->z F     unmapped_nand2        14 15.4     0    37   20099    (-,-) 
  ram_0_g5816/z                (u)     in_1->z F     unmapped_complex2      6  6.6     0    28   20126    (-,-) 
  ram_0_g7981/z                (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20151    (-,-) 
  ram_0_g7884/z                (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20176    (-,-) 
  ram_0_g7583/z                (u)     in_1->z F     unmapped_complex2      1  1.1     0    16   20192    (-,-) 
  ram_0_g7592/z                (u)     in_7->z R     unmapped_nand16        1  1.2     0    66   20258    (-,-) 
  ram_0_g7491/z                (u)     in_6->z R     unmapped_or8           1  1.2     0    49   20308    (-,-) 
  ram_0_g89/z                  (u)     in_0->z R     unmapped_bufif1        9 14.4     0    30   20338    (-,-) 
  g16529/z                     (u)     in_0->z F     unmapped_complex2      1  1.1     0    16   20354    (-,-) 
  g16530/z                     (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20370    (-,-) 
  i4004_tio_board_g54/z        (u)     in_0->z R     unmapped_bufif1        7 13.2     0    29   20399    (-,-) 
  i4004_alu_board_tmp_reg[2]/d -       -       R     unmapped_d_flop        7    -     -     0   20399    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 13: MET (34550 ps) Setup Check with Pin i4004_alu_board_tmp_reg[0]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_alu_board_tmp_reg[0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           45     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10045     
                                              
             Setup:-      51                  
       Uncertainty:-    5000                  
     Required Time:=   54949                  
      Launch Clock:-   10045                  
       Input Delay:-   10000                  
         Data Path:-     354                  
             Slack:=   34550                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#---------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  poc_pad                      (a,u)   -       R     (arrival)             35 43.2     6     0   20045    (-,-) 
  ram_0_g8039/z                (u)     in_0->z R     unmapped_or2           1  1.2     0    16   20062    (-,-) 
  ram_0_g8041/z                (u)     in_0->z F     unmapped_nand2        14 15.4     0    37   20099    (-,-) 
  ram_0_g5816/z                (u)     in_1->z F     unmapped_complex2      6  6.6     0    28   20126    (-,-) 
  ram_0_g7981/z                (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20151    (-,-) 
  ram_0_g7884/z                (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20176    (-,-) 
  ram_0_g7759/z                (u)     in_1->z F     unmapped_complex2      1  1.1     0    16   20192    (-,-) 
  ram_0_g7768/z                (u)     in_7->z R     unmapped_nand16        1  1.2     0    66   20258    (-,-) 
  ram_0_g7493/z                (u)     in_6->z R     unmapped_or8           1  1.2     0    49   20308    (-,-) 
  ram_0_g91/z                  (u)     in_0->z R     unmapped_bufif1       10 15.6     0    31   20339    (-,-) 
  g16527/z                     (u)     in_0->z F     unmapped_complex2      1  1.1     0    16   20355    (-,-) 
  g16528/z                     (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20371    (-,-) 
  i4004_tio_board_g55/z        (u)     in_0->z R     unmapped_bufif1        6 12.0     0    28   20399    (-,-) 
  i4004_alu_board_tmp_reg[0]/d -       -       R     unmapped_d_flop        6    -     -     0   20399    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 14: MET (34551 ps) Setup Check with Pin i4004_sp_board_din_n_reg[3]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_sp_board_din_n_reg[3]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           45     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10045     
                                              
             Setup:-      39                  
       Uncertainty:-    5000                  
     Required Time:=   54961                  
      Launch Clock:-   10045                  
       Input Delay:-   10000                  
         Data Path:-     364                  
             Slack:=   34551                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  poc_pad                       (a,u)   -       R     (arrival)             35 43.2     6     0   20045    (-,-) 
  ram_0_g8040/z                 (u)     in_0->z F     unmapped_nand2         1  1.1     0    16   20062    (-,-) 
  ram_0_g8041/z                 (u)     in_1->z R     unmapped_nand2        14 16.8     0    37   20099    (-,-) 
  ram_0_g5816/z                 (u)     in_1->z R     unmapped_complex2      6  7.2     0    28   20126    (-,-) 
  ram_0_g7981/z                 (u)     in_1->z R     unmapped_or2           4  4.8     0    25   20151    (-,-) 
  ram_0_g7884/z                 (u)     in_1->z R     unmapped_or2           4  4.8     0    25   20176    (-,-) 
  ram_0_g7671/z                 (u)     in_1->z R     unmapped_complex2      1  1.2     0    16   20192    (-,-) 
  ram_0_g7680/z                 (u)     in_7->z F     unmapped_nand16        1  1.1     0    66   20258    (-,-) 
  ram_0_g7492/z                 (u)     in_6->z F     unmapped_or8           1  1.1     0    49   20308    (-,-) 
  ram_0_g88/z                   (u)     in_0->z F     unmapped_bufif1        8 12.1     0    29   20337    (-,-) 
  g16531/z                      (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20353    (-,-) 
  g16532/z                      (u)     in_0->z F     unmapped_complex2      1  1.1     0    16   20369    (-,-) 
  i4004_tio_board_g53/z         (u)     in_0->z F     unmapped_bufif1        7 12.1     0    29   20398    (-,-) 
  i4004_sp_board_g466/z         (u)     in_0->z R     unmapped_not           1  1.2     0    12   20410    (-,-) 
  i4004_sp_board_din_n_reg[3]/d -       -       R     unmapped_d_flop        1    -     -     0   20410    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 15: MET (34551 ps) Setup Check with Pin i4004_sp_board_din_n_reg[1]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_sp_board_din_n_reg[1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           45     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10045     
                                              
             Setup:-      39                  
       Uncertainty:-    5000                  
     Required Time:=   54961                  
      Launch Clock:-   10045                  
       Input Delay:-   10000                  
         Data Path:-     364                  
             Slack:=   34551                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  poc_pad                       (a,u)   -       R     (arrival)             35 43.2     6     0   20045    (-,-) 
  ram_0_g8040/z                 (u)     in_0->z F     unmapped_nand2         1  1.1     0    16   20062    (-,-) 
  ram_0_g8041/z                 (u)     in_1->z R     unmapped_nand2        14 16.8     0    37   20099    (-,-) 
  ram_0_g5816/z                 (u)     in_1->z R     unmapped_complex2      6  7.2     0    28   20126    (-,-) 
  ram_0_g7981/z                 (u)     in_1->z R     unmapped_or2           4  4.8     0    25   20151    (-,-) 
  ram_0_g7884/z                 (u)     in_1->z R     unmapped_or2           4  4.8     0    25   20176    (-,-) 
  ram_0_g7847/z                 (u)     in_1->z R     unmapped_complex2      1  1.2     0    16   20192    (-,-) 
  ram_0_g7856/z                 (u)     in_7->z F     unmapped_nand16        1  1.1     0    66   20258    (-,-) 
  ram_0_g7494/z                 (u)     in_6->z F     unmapped_or8           1  1.1     0    49   20308    (-,-) 
  ram_0_g90/z                   (u)     in_0->z F     unmapped_bufif1        8 12.1     0    29   20337    (-,-) 
  g16533/z                      (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20353    (-,-) 
  g16534/z                      (u)     in_0->z F     unmapped_complex2      1  1.1     0    16   20369    (-,-) 
  i4004_tio_board_g3/z          (u)     in_0->z F     unmapped_bufif1        7 12.1     0    29   20398    (-,-) 
  i4004_sp_board_g468/z         (u)     in_0->z R     unmapped_not           1  1.2     0    12   20410    (-,-) 
  i4004_sp_board_din_n_reg[1]/d -       -       R     unmapped_d_flop        1    -     -     0   20410    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 16: MET (34551 ps) Setup Check with Pin i4004_alu_board_tmp_reg[3]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_alu_board_tmp_reg[3]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           45     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10045     
                                              
             Setup:-      51                  
       Uncertainty:-    5000                  
     Required Time:=   54949                  
      Launch Clock:-   10045                  
       Input Delay:-   10000                  
         Data Path:-     353                  
             Slack:=   34551                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#---------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  poc_pad                      (a,u)   -       R     (arrival)             35 43.2     6     0   20045    (-,-) 
  ram_0_g8039/z                (u)     in_0->z R     unmapped_or2           1  1.2     0    16   20062    (-,-) 
  ram_0_g8041/z                (u)     in_0->z F     unmapped_nand2        14 15.4     0    37   20099    (-,-) 
  ram_0_g5816/z                (u)     in_1->z F     unmapped_complex2      6  6.6     0    28   20126    (-,-) 
  ram_0_g7981/z                (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20151    (-,-) 
  ram_0_g7884/z                (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20176    (-,-) 
  ram_0_g7671/z                (u)     in_1->z F     unmapped_complex2      1  1.1     0    16   20192    (-,-) 
  ram_0_g7680/z                (u)     in_7->z R     unmapped_nand16        1  1.2     0    66   20258    (-,-) 
  ram_0_g7492/z                (u)     in_6->z R     unmapped_or8           1  1.2     0    49   20308    (-,-) 
  ram_0_g88/z                  (u)     in_0->z R     unmapped_bufif1        8 13.2     0    29   20337    (-,-) 
  g16531/z                     (u)     in_0->z F     unmapped_complex2      1  1.1     0    16   20353    (-,-) 
  g16532/z                     (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20369    (-,-) 
  i4004_tio_board_g53/z        (u)     in_0->z R     unmapped_bufif1        7 13.2     0    29   20398    (-,-) 
  i4004_alu_board_tmp_reg[3]/d -       -       R     unmapped_d_flop        7    -     -     0   20398    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 17: MET (34551 ps) Setup Check with Pin i4004_alu_board_tmp_reg[1]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_alu_board_tmp_reg[1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           45     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10045     
                                              
             Setup:-      51                  
       Uncertainty:-    5000                  
     Required Time:=   54949                  
      Launch Clock:-   10045                  
       Input Delay:-   10000                  
         Data Path:-     353                  
             Slack:=   34551                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#---------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  poc_pad                      (a,u)   -       R     (arrival)             35 43.2     6     0   20045    (-,-) 
  ram_0_g8039/z                (u)     in_0->z R     unmapped_or2           1  1.2     0    16   20062    (-,-) 
  ram_0_g8041/z                (u)     in_0->z F     unmapped_nand2        14 15.4     0    37   20099    (-,-) 
  ram_0_g5816/z                (u)     in_1->z F     unmapped_complex2      6  6.6     0    28   20126    (-,-) 
  ram_0_g7981/z                (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20151    (-,-) 
  ram_0_g7884/z                (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20176    (-,-) 
  ram_0_g7847/z                (u)     in_1->z F     unmapped_complex2      1  1.1     0    16   20192    (-,-) 
  ram_0_g7856/z                (u)     in_7->z R     unmapped_nand16        1  1.2     0    66   20258    (-,-) 
  ram_0_g7494/z                (u)     in_6->z R     unmapped_or8           1  1.2     0    49   20308    (-,-) 
  ram_0_g90/z                  (u)     in_0->z R     unmapped_bufif1        8 13.2     0    29   20337    (-,-) 
  g16533/z                     (u)     in_0->z F     unmapped_complex2      1  1.1     0    16   20353    (-,-) 
  g16534/z                     (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20369    (-,-) 
  i4004_tio_board_g3/z         (u)     in_0->z R     unmapped_bufif1        7 13.2     0    29   20398    (-,-) 
  i4004_alu_board_tmp_reg[1]/d -       -       R     unmapped_d_flop        7    -     -     0   20398    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 18: MET (34561 ps) Setup Check with Pin rom_1_chipsel_reg/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_1_chipsel_reg/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           45     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10045     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10045                  
       Input Delay:-   10000                  
         Data Path:-     380                  
             Slack:=   34561                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  poc_pad             (a,u)   -       R     (arrival)             35 43.2     6     0   20045    (-,-) 
  ram_0_g8039/z       (u)     in_0->z R     unmapped_or2           1  1.2     0    16   20062    (-,-) 
  ram_0_g8041/z       (u)     in_0->z F     unmapped_nand2        14 15.4     0    37   20099    (-,-) 
  ram_0_g5816/z       (u)     in_1->z F     unmapped_complex2      6  6.6     0    28   20126    (-,-) 
  ram_0_g7981/z       (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20151    (-,-) 
  ram_0_g7884/z       (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20176    (-,-) 
  ram_0_g7759/z       (u)     in_1->z F     unmapped_complex2      1  1.1     0    16   20192    (-,-) 
  ram_0_g7768/z       (u)     in_7->z R     unmapped_nand16        1  1.2     0    66   20258    (-,-) 
  ram_0_g7493/z       (u)     in_6->z R     unmapped_or8           1  1.2     0    49   20308    (-,-) 
  ram_0_g91/z         (u)     in_0->z R     unmapped_bufif1       10 15.6     0    31   20339    (-,-) 
  g16627/z            (u)     in_0->z F     unmapped_complex4      2  2.2     0    38   20377    (-,-) 
  g16573/z            (u)     in_0->z F     unmapped_complex2      1  1.1     0    16   20393    (-,-) 
  g16557/z            (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20409    (-,-) 
  g16558/z            (u)     in_1->z R     unmapped_nand2         1  1.2     0    16   20425    (-,-) 
  rom_1_chipsel_reg/d -       -       R     unmapped_d_flop        1    -     -     0   20425    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 19: MET (34561 ps) Setup Check with Pin rom_0_chipsel_reg/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_0_chipsel_reg/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           45     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10045     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10045                  
       Input Delay:-   10000                  
         Data Path:-     380                  
             Slack:=   34561                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  poc_pad             (a,u)   -       R     (arrival)             35 43.2     6     0   20045    (-,-) 
  ram_0_g8040/z       (u)     in_0->z F     unmapped_nand2         1  1.1     0    16   20062    (-,-) 
  ram_0_g8041/z       (u)     in_1->z R     unmapped_nand2        14 16.8     0    37   20099    (-,-) 
  ram_0_g5816/z       (u)     in_1->z R     unmapped_complex2      6  7.2     0    28   20126    (-,-) 
  ram_0_g7981/z       (u)     in_1->z R     unmapped_or2           4  4.8     0    25   20151    (-,-) 
  ram_0_g7884/z       (u)     in_1->z R     unmapped_or2           4  4.8     0    25   20176    (-,-) 
  ram_0_g7759/z       (u)     in_1->z R     unmapped_complex2      1  1.2     0    16   20192    (-,-) 
  ram_0_g7768/z       (u)     in_7->z F     unmapped_nand16        1  1.1     0    66   20258    (-,-) 
  ram_0_g7493/z       (u)     in_6->z F     unmapped_or8           1  1.1     0    49   20308    (-,-) 
  ram_0_g91/z         (u)     in_0->z F     unmapped_bufif1       10 14.3     0    31   20339    (-,-) 
  g16612/z            (u)     in_0->z F     unmapped_or4           2  2.2     0    38   20377    (-,-) 
  g16576/z            (u)     in_0->z F     unmapped_complex2      1  1.1     0    16   20393    (-,-) 
  g16513/z            (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20409    (-,-) 
  g16514/z            (u)     in_1->z R     unmapped_nand2         1  1.2     0    16   20425    (-,-) 
  rom_0_chipsel_reg/d -       -       R     unmapped_d_flop        1    -     -     0   20425    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 20: MET (34562 ps) Setup Check with Pin i4004_tio_board_data_out_reg[2]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_tio_board_data_out_reg[2]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           45     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10045     
                                              
             Setup:-      39                  
       Uncertainty:-    5000                  
     Required Time:=   54961                  
      Launch Clock:-   10045                  
       Input Delay:-   10000                  
         Data Path:-     354                  
             Slack:=   34562                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -       R     (arrival)             35 43.2     6     0   20045    (-,-) 
  ram_0_g8039/z                     (u)     in_0->z R     unmapped_or2           1  1.2     0    16   20062    (-,-) 
  ram_0_g8041/z                     (u)     in_0->z F     unmapped_nand2        14 15.4     0    37   20099    (-,-) 
  ram_0_g5816/z                     (u)     in_1->z F     unmapped_complex2      6  6.6     0    28   20126    (-,-) 
  ram_0_g7981/z                     (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20151    (-,-) 
  ram_0_g7884/z                     (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20176    (-,-) 
  ram_0_g7583/z                     (u)     in_1->z F     unmapped_complex2      1  1.1     0    16   20192    (-,-) 
  ram_0_g7592/z                     (u)     in_7->z R     unmapped_nand16        1  1.2     0    66   20258    (-,-) 
  ram_0_g7491/z                     (u)     in_6->z R     unmapped_or8           1  1.2     0    49   20308    (-,-) 
  ram_0_g89/z                       (u)     in_0->z R     unmapped_bufif1        9 14.4     0    30   20338    (-,-) 
  g16529/z                          (u)     in_0->z F     unmapped_complex2      1  1.1     0    16   20354    (-,-) 
  g16530/z                          (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20370    (-,-) 
  i4004_tio_board_g54/z             (u)     in_0->z R     unmapped_bufif1        7 13.2     0    29   20399    (-,-) 
  i4004_tio_board_data_out_reg[2]/d -       -       R     unmapped_d_flop        7    -     -     0   20399    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 21: MET (34562 ps) Setup Check with Pin i4004_tio_board_data_out_reg[0]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_tio_board_data_out_reg[0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           45     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10045     
                                              
             Setup:-      39                  
       Uncertainty:-    5000                  
     Required Time:=   54961                  
      Launch Clock:-   10045                  
       Input Delay:-   10000                  
         Data Path:-     354                  
             Slack:=   34562                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -       R     (arrival)             35 43.2     6     0   20045    (-,-) 
  ram_0_g8039/z                     (u)     in_0->z R     unmapped_or2           1  1.2     0    16   20062    (-,-) 
  ram_0_g8041/z                     (u)     in_0->z F     unmapped_nand2        14 15.4     0    37   20099    (-,-) 
  ram_0_g5816/z                     (u)     in_1->z F     unmapped_complex2      6  6.6     0    28   20126    (-,-) 
  ram_0_g7981/z                     (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20151    (-,-) 
  ram_0_g7884/z                     (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20176    (-,-) 
  ram_0_g7759/z                     (u)     in_1->z F     unmapped_complex2      1  1.1     0    16   20192    (-,-) 
  ram_0_g7768/z                     (u)     in_7->z R     unmapped_nand16        1  1.2     0    66   20258    (-,-) 
  ram_0_g7493/z                     (u)     in_6->z R     unmapped_or8           1  1.2     0    49   20308    (-,-) 
  ram_0_g91/z                       (u)     in_0->z R     unmapped_bufif1       10 15.6     0    31   20339    (-,-) 
  g16527/z                          (u)     in_0->z F     unmapped_complex2      1  1.1     0    16   20355    (-,-) 
  g16528/z                          (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20371    (-,-) 
  i4004_tio_board_g55/z             (u)     in_0->z R     unmapped_bufif1        6 12.0     0    28   20399    (-,-) 
  i4004_tio_board_data_out_reg[0]/d -       -       R     unmapped_d_flop        6    -     -     0   20399    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 22: MET (34562 ps) Setup Check with Pin i4004_ip_board_incr_in_reg[2]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_ip_board_incr_in_reg[2]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           45     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10045     
                                              
             Setup:-      39                  
       Uncertainty:-    5000                  
     Required Time:=   54961                  
      Launch Clock:-   10045                  
       Input Delay:-   10000                  
         Data Path:-     354                  
             Slack:=   34562                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  poc_pad                         (a,u)   -       R     (arrival)             35 43.2     6     0   20045    (-,-) 
  ram_0_g8039/z                   (u)     in_0->z R     unmapped_or2           1  1.2     0    16   20062    (-,-) 
  ram_0_g8041/z                   (u)     in_0->z F     unmapped_nand2        14 15.4     0    37   20099    (-,-) 
  ram_0_g5816/z                   (u)     in_1->z F     unmapped_complex2      6  6.6     0    28   20126    (-,-) 
  ram_0_g7981/z                   (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20151    (-,-) 
  ram_0_g7884/z                   (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20176    (-,-) 
  ram_0_g7583/z                   (u)     in_1->z F     unmapped_complex2      1  1.1     0    16   20192    (-,-) 
  ram_0_g7592/z                   (u)     in_7->z R     unmapped_nand16        1  1.2     0    66   20258    (-,-) 
  ram_0_g7491/z                   (u)     in_6->z R     unmapped_or8           1  1.2     0    49   20308    (-,-) 
  ram_0_g89/z                     (u)     in_0->z R     unmapped_bufif1        9 14.4     0    30   20338    (-,-) 
  g16529/z                        (u)     in_0->z F     unmapped_complex2      1  1.1     0    16   20354    (-,-) 
  g16530/z                        (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20370    (-,-) 
  i4004_tio_board_g54/z           (u)     in_0->z R     unmapped_bufif1        7 13.2     0    29   20399    (-,-) 
  i4004_ip_board_incr_in_reg[2]/d -       -       R     unmapped_d_flop        7    -     -     0   20399    (-,-) 
#------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 23: MET (34562 ps) Setup Check with Pin i4004_ip_board_incr_in_reg[0]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_ip_board_incr_in_reg[0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           45     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10045     
                                              
             Setup:-      39                  
       Uncertainty:-    5000                  
     Required Time:=   54961                  
      Launch Clock:-   10045                  
       Input Delay:-   10000                  
         Data Path:-     354                  
             Slack:=   34562                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  poc_pad                         (a,u)   -       R     (arrival)             35 43.2     6     0   20045    (-,-) 
  ram_0_g8039/z                   (u)     in_0->z R     unmapped_or2           1  1.2     0    16   20062    (-,-) 
  ram_0_g8041/z                   (u)     in_0->z F     unmapped_nand2        14 15.4     0    37   20099    (-,-) 
  ram_0_g5816/z                   (u)     in_1->z F     unmapped_complex2      6  6.6     0    28   20126    (-,-) 
  ram_0_g7981/z                   (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20151    (-,-) 
  ram_0_g7884/z                   (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20176    (-,-) 
  ram_0_g7759/z                   (u)     in_1->z F     unmapped_complex2      1  1.1     0    16   20192    (-,-) 
  ram_0_g7768/z                   (u)     in_7->z R     unmapped_nand16        1  1.2     0    66   20258    (-,-) 
  ram_0_g7493/z                   (u)     in_6->z R     unmapped_or8           1  1.2     0    49   20308    (-,-) 
  ram_0_g91/z                     (u)     in_0->z R     unmapped_bufif1       10 15.6     0    31   20339    (-,-) 
  g16527/z                        (u)     in_0->z F     unmapped_complex2      1  1.1     0    16   20355    (-,-) 
  g16528/z                        (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20371    (-,-) 
  i4004_tio_board_g55/z           (u)     in_0->z R     unmapped_bufif1        6 12.0     0    28   20399    (-,-) 
  i4004_ip_board_incr_in_reg[0]/d -       -       R     unmapped_d_flop        6    -     -     0   20399    (-,-) 
#------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 24: MET (34562 ps) Setup Check with Pin i4004_id_board_opr_reg[2]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_id_board_opr_reg[2]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           45     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10045     
                                              
             Setup:-      39                  
       Uncertainty:-    5000                  
     Required Time:=   54961                  
      Launch Clock:-   10045                  
       Input Delay:-   10000                  
         Data Path:-     354                  
             Slack:=   34562                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#--------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  poc_pad                     (a,u)   -       R     (arrival)             35 43.2     6     0   20045    (-,-) 
  ram_0_g8039/z               (u)     in_0->z R     unmapped_or2           1  1.2     0    16   20062    (-,-) 
  ram_0_g8041/z               (u)     in_0->z F     unmapped_nand2        14 15.4     0    37   20099    (-,-) 
  ram_0_g5816/z               (u)     in_1->z F     unmapped_complex2      6  6.6     0    28   20126    (-,-) 
  ram_0_g7981/z               (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20151    (-,-) 
  ram_0_g7884/z               (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20176    (-,-) 
  ram_0_g7583/z               (u)     in_1->z F     unmapped_complex2      1  1.1     0    16   20192    (-,-) 
  ram_0_g7592/z               (u)     in_7->z R     unmapped_nand16        1  1.2     0    66   20258    (-,-) 
  ram_0_g7491/z               (u)     in_6->z R     unmapped_or8           1  1.2     0    49   20308    (-,-) 
  ram_0_g89/z                 (u)     in_0->z R     unmapped_bufif1        9 14.4     0    30   20338    (-,-) 
  g16529/z                    (u)     in_0->z F     unmapped_complex2      1  1.1     0    16   20354    (-,-) 
  g16530/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20370    (-,-) 
  i4004_tio_board_g54/z       (u)     in_0->z R     unmapped_bufif1        7 13.2     0    29   20399    (-,-) 
  i4004_id_board_opr_reg[2]/d -       -       R     unmapped_d_flop        7    -     -     0   20399    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 25: MET (34562 ps) Setup Check with Pin i4004_id_board_opr_reg[0]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_id_board_opr_reg[0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           45     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10045     
                                              
             Setup:-      39                  
       Uncertainty:-    5000                  
     Required Time:=   54961                  
      Launch Clock:-   10045                  
       Input Delay:-   10000                  
         Data Path:-     354                  
             Slack:=   34562                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#--------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  poc_pad                     (a,u)   -       R     (arrival)             35 43.2     6     0   20045    (-,-) 
  ram_0_g8039/z               (u)     in_0->z R     unmapped_or2           1  1.2     0    16   20062    (-,-) 
  ram_0_g8041/z               (u)     in_0->z F     unmapped_nand2        14 15.4     0    37   20099    (-,-) 
  ram_0_g5816/z               (u)     in_1->z F     unmapped_complex2      6  6.6     0    28   20126    (-,-) 
  ram_0_g7981/z               (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20151    (-,-) 
  ram_0_g7884/z               (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20176    (-,-) 
  ram_0_g7759/z               (u)     in_1->z F     unmapped_complex2      1  1.1     0    16   20192    (-,-) 
  ram_0_g7768/z               (u)     in_7->z R     unmapped_nand16        1  1.2     0    66   20258    (-,-) 
  ram_0_g7493/z               (u)     in_6->z R     unmapped_or8           1  1.2     0    49   20308    (-,-) 
  ram_0_g91/z                 (u)     in_0->z R     unmapped_bufif1       10 15.6     0    31   20339    (-,-) 
  g16527/z                    (u)     in_0->z F     unmapped_complex2      1  1.1     0    16   20355    (-,-) 
  g16528/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20371    (-,-) 
  i4004_tio_board_g55/z       (u)     in_0->z R     unmapped_bufif1        6 12.0     0    28   20399    (-,-) 
  i4004_id_board_opr_reg[0]/d -       -       R     unmapped_d_flop        6    -     -     0   20399    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 26: MET (34562 ps) Setup Check with Pin i4004_id_board_opa_reg[2]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_id_board_opa_reg[2]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           45     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10045     
                                              
             Setup:-      39                  
       Uncertainty:-    5000                  
     Required Time:=   54961                  
      Launch Clock:-   10045                  
       Input Delay:-   10000                  
         Data Path:-     354                  
             Slack:=   34562                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#--------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  poc_pad                     (a,u)   -       R     (arrival)             35 43.2     6     0   20045    (-,-) 
  ram_0_g8039/z               (u)     in_0->z R     unmapped_or2           1  1.2     0    16   20062    (-,-) 
  ram_0_g8041/z               (u)     in_0->z F     unmapped_nand2        14 15.4     0    37   20099    (-,-) 
  ram_0_g5816/z               (u)     in_1->z F     unmapped_complex2      6  6.6     0    28   20126    (-,-) 
  ram_0_g7981/z               (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20151    (-,-) 
  ram_0_g7884/z               (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20176    (-,-) 
  ram_0_g7583/z               (u)     in_1->z F     unmapped_complex2      1  1.1     0    16   20192    (-,-) 
  ram_0_g7592/z               (u)     in_7->z R     unmapped_nand16        1  1.2     0    66   20258    (-,-) 
  ram_0_g7491/z               (u)     in_6->z R     unmapped_or8           1  1.2     0    49   20308    (-,-) 
  ram_0_g89/z                 (u)     in_0->z R     unmapped_bufif1        9 14.4     0    30   20338    (-,-) 
  g16529/z                    (u)     in_0->z F     unmapped_complex2      1  1.1     0    16   20354    (-,-) 
  g16530/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20370    (-,-) 
  i4004_tio_board_g54/z       (u)     in_0->z R     unmapped_bufif1        7 13.2     0    29   20399    (-,-) 
  i4004_id_board_opa_reg[2]/d -       -       R     unmapped_d_flop        7    -     -     0   20399    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 27: MET (34562 ps) Setup Check with Pin i4004_id_board_opa_reg[0]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_id_board_opa_reg[0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           45     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10045     
                                              
             Setup:-      39                  
       Uncertainty:-    5000                  
     Required Time:=   54961                  
      Launch Clock:-   10045                  
       Input Delay:-   10000                  
         Data Path:-     354                  
             Slack:=   34562                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#--------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  poc_pad                     (a,u)   -       R     (arrival)             35 43.2     6     0   20045    (-,-) 
  ram_0_g8039/z               (u)     in_0->z R     unmapped_or2           1  1.2     0    16   20062    (-,-) 
  ram_0_g8041/z               (u)     in_0->z F     unmapped_nand2        14 15.4     0    37   20099    (-,-) 
  ram_0_g5816/z               (u)     in_1->z F     unmapped_complex2      6  6.6     0    28   20126    (-,-) 
  ram_0_g7981/z               (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20151    (-,-) 
  ram_0_g7884/z               (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20176    (-,-) 
  ram_0_g7759/z               (u)     in_1->z F     unmapped_complex2      1  1.1     0    16   20192    (-,-) 
  ram_0_g7768/z               (u)     in_7->z R     unmapped_nand16        1  1.2     0    66   20258    (-,-) 
  ram_0_g7493/z               (u)     in_6->z R     unmapped_or8           1  1.2     0    49   20308    (-,-) 
  ram_0_g91/z                 (u)     in_0->z R     unmapped_bufif1       10 15.6     0    31   20339    (-,-) 
  g16527/z                    (u)     in_0->z F     unmapped_complex2      1  1.1     0    16   20355    (-,-) 
  g16528/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20371    (-,-) 
  i4004_tio_board_g55/z       (u)     in_0->z R     unmapped_bufif1        6 12.0     0    28   20399    (-,-) 
  i4004_id_board_opa_reg[0]/d -       -       R     unmapped_d_flop        6    -     -     0   20399    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 28: MET (34563 ps) Setup Check with Pin i4004_tio_board_data_out_reg[3]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_tio_board_data_out_reg[3]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           45     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10045     
                                              
             Setup:-      39                  
       Uncertainty:-    5000                  
     Required Time:=   54961                  
      Launch Clock:-   10045                  
       Input Delay:-   10000                  
         Data Path:-     353                  
             Slack:=   34563                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -       R     (arrival)             35 43.2     6     0   20045    (-,-) 
  ram_0_g8039/z                     (u)     in_0->z R     unmapped_or2           1  1.2     0    16   20062    (-,-) 
  ram_0_g8041/z                     (u)     in_0->z F     unmapped_nand2        14 15.4     0    37   20099    (-,-) 
  ram_0_g5816/z                     (u)     in_1->z F     unmapped_complex2      6  6.6     0    28   20126    (-,-) 
  ram_0_g7981/z                     (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20151    (-,-) 
  ram_0_g7884/z                     (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20176    (-,-) 
  ram_0_g7671/z                     (u)     in_1->z F     unmapped_complex2      1  1.1     0    16   20192    (-,-) 
  ram_0_g7680/z                     (u)     in_7->z R     unmapped_nand16        1  1.2     0    66   20258    (-,-) 
  ram_0_g7492/z                     (u)     in_6->z R     unmapped_or8           1  1.2     0    49   20308    (-,-) 
  ram_0_g88/z                       (u)     in_0->z R     unmapped_bufif1        8 13.2     0    29   20337    (-,-) 
  g16531/z                          (u)     in_0->z F     unmapped_complex2      1  1.1     0    16   20353    (-,-) 
  g16532/z                          (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20369    (-,-) 
  i4004_tio_board_g53/z             (u)     in_0->z R     unmapped_bufif1        7 13.2     0    29   20398    (-,-) 
  i4004_tio_board_data_out_reg[3]/d -       -       R     unmapped_d_flop        7    -     -     0   20398    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 29: MET (34563 ps) Setup Check with Pin i4004_tio_board_data_out_reg[1]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_tio_board_data_out_reg[1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           45     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10045     
                                              
             Setup:-      39                  
       Uncertainty:-    5000                  
     Required Time:=   54961                  
      Launch Clock:-   10045                  
       Input Delay:-   10000                  
         Data Path:-     353                  
             Slack:=   34563                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -       R     (arrival)             35 43.2     6     0   20045    (-,-) 
  ram_0_g8039/z                     (u)     in_0->z R     unmapped_or2           1  1.2     0    16   20062    (-,-) 
  ram_0_g8041/z                     (u)     in_0->z F     unmapped_nand2        14 15.4     0    37   20099    (-,-) 
  ram_0_g5816/z                     (u)     in_1->z F     unmapped_complex2      6  6.6     0    28   20126    (-,-) 
  ram_0_g7981/z                     (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20151    (-,-) 
  ram_0_g7884/z                     (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20176    (-,-) 
  ram_0_g7847/z                     (u)     in_1->z F     unmapped_complex2      1  1.1     0    16   20192    (-,-) 
  ram_0_g7856/z                     (u)     in_7->z R     unmapped_nand16        1  1.2     0    66   20258    (-,-) 
  ram_0_g7494/z                     (u)     in_6->z R     unmapped_or8           1  1.2     0    49   20308    (-,-) 
  ram_0_g90/z                       (u)     in_0->z R     unmapped_bufif1        8 13.2     0    29   20337    (-,-) 
  g16533/z                          (u)     in_0->z F     unmapped_complex2      1  1.1     0    16   20353    (-,-) 
  g16534/z                          (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20369    (-,-) 
  i4004_tio_board_g3/z              (u)     in_0->z R     unmapped_bufif1        7 13.2     0    29   20398    (-,-) 
  i4004_tio_board_data_out_reg[1]/d -       -       R     unmapped_d_flop        7    -     -     0   20398    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 30: MET (34563 ps) Setup Check with Pin i4004_ip_board_incr_in_reg[3]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_ip_board_incr_in_reg[3]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           45     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10045     
                                              
             Setup:-      39                  
       Uncertainty:-    5000                  
     Required Time:=   54961                  
      Launch Clock:-   10045                  
       Input Delay:-   10000                  
         Data Path:-     353                  
             Slack:=   34563                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  poc_pad                         (a,u)   -       R     (arrival)             35 43.2     6     0   20045    (-,-) 
  ram_0_g8039/z                   (u)     in_0->z R     unmapped_or2           1  1.2     0    16   20062    (-,-) 
  ram_0_g8041/z                   (u)     in_0->z F     unmapped_nand2        14 15.4     0    37   20099    (-,-) 
  ram_0_g5816/z                   (u)     in_1->z F     unmapped_complex2      6  6.6     0    28   20126    (-,-) 
  ram_0_g7981/z                   (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20151    (-,-) 
  ram_0_g7884/z                   (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20176    (-,-) 
  ram_0_g7671/z                   (u)     in_1->z F     unmapped_complex2      1  1.1     0    16   20192    (-,-) 
  ram_0_g7680/z                   (u)     in_7->z R     unmapped_nand16        1  1.2     0    66   20258    (-,-) 
  ram_0_g7492/z                   (u)     in_6->z R     unmapped_or8           1  1.2     0    49   20308    (-,-) 
  ram_0_g88/z                     (u)     in_0->z R     unmapped_bufif1        8 13.2     0    29   20337    (-,-) 
  g16531/z                        (u)     in_0->z F     unmapped_complex2      1  1.1     0    16   20353    (-,-) 
  g16532/z                        (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20369    (-,-) 
  i4004_tio_board_g53/z           (u)     in_0->z R     unmapped_bufif1        7 13.2     0    29   20398    (-,-) 
  i4004_ip_board_incr_in_reg[3]/d -       -       R     unmapped_d_flop        7    -     -     0   20398    (-,-) 
#------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 31: MET (34563 ps) Setup Check with Pin i4004_ip_board_incr_in_reg[1]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_ip_board_incr_in_reg[1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           45     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10045     
                                              
             Setup:-      39                  
       Uncertainty:-    5000                  
     Required Time:=   54961                  
      Launch Clock:-   10045                  
       Input Delay:-   10000                  
         Data Path:-     353                  
             Slack:=   34563                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  poc_pad                         (a,u)   -       R     (arrival)             35 43.2     6     0   20045    (-,-) 
  ram_0_g8039/z                   (u)     in_0->z R     unmapped_or2           1  1.2     0    16   20062    (-,-) 
  ram_0_g8041/z                   (u)     in_0->z F     unmapped_nand2        14 15.4     0    37   20099    (-,-) 
  ram_0_g5816/z                   (u)     in_1->z F     unmapped_complex2      6  6.6     0    28   20126    (-,-) 
  ram_0_g7981/z                   (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20151    (-,-) 
  ram_0_g7884/z                   (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20176    (-,-) 
  ram_0_g7847/z                   (u)     in_1->z F     unmapped_complex2      1  1.1     0    16   20192    (-,-) 
  ram_0_g7856/z                   (u)     in_7->z R     unmapped_nand16        1  1.2     0    66   20258    (-,-) 
  ram_0_g7494/z                   (u)     in_6->z R     unmapped_or8           1  1.2     0    49   20308    (-,-) 
  ram_0_g90/z                     (u)     in_0->z R     unmapped_bufif1        8 13.2     0    29   20337    (-,-) 
  g16533/z                        (u)     in_0->z F     unmapped_complex2      1  1.1     0    16   20353    (-,-) 
  g16534/z                        (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20369    (-,-) 
  i4004_tio_board_g3/z            (u)     in_0->z R     unmapped_bufif1        7 13.2     0    29   20398    (-,-) 
  i4004_ip_board_incr_in_reg[1]/d -       -       R     unmapped_d_flop        7    -     -     0   20398    (-,-) 
#------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 32: MET (34563 ps) Setup Check with Pin i4004_id_board_opr_reg[3]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_id_board_opr_reg[3]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           45     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10045     
                                              
             Setup:-      39                  
       Uncertainty:-    5000                  
     Required Time:=   54961                  
      Launch Clock:-   10045                  
       Input Delay:-   10000                  
         Data Path:-     353                  
             Slack:=   34563                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#--------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  poc_pad                     (a,u)   -       R     (arrival)             35 43.2     6     0   20045    (-,-) 
  ram_0_g8039/z               (u)     in_0->z R     unmapped_or2           1  1.2     0    16   20062    (-,-) 
  ram_0_g8041/z               (u)     in_0->z F     unmapped_nand2        14 15.4     0    37   20099    (-,-) 
  ram_0_g5816/z               (u)     in_1->z F     unmapped_complex2      6  6.6     0    28   20126    (-,-) 
  ram_0_g7981/z               (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20151    (-,-) 
  ram_0_g7884/z               (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20176    (-,-) 
  ram_0_g7671/z               (u)     in_1->z F     unmapped_complex2      1  1.1     0    16   20192    (-,-) 
  ram_0_g7680/z               (u)     in_7->z R     unmapped_nand16        1  1.2     0    66   20258    (-,-) 
  ram_0_g7492/z               (u)     in_6->z R     unmapped_or8           1  1.2     0    49   20308    (-,-) 
  ram_0_g88/z                 (u)     in_0->z R     unmapped_bufif1        8 13.2     0    29   20337    (-,-) 
  g16531/z                    (u)     in_0->z F     unmapped_complex2      1  1.1     0    16   20353    (-,-) 
  g16532/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20369    (-,-) 
  i4004_tio_board_g53/z       (u)     in_0->z R     unmapped_bufif1        7 13.2     0    29   20398    (-,-) 
  i4004_id_board_opr_reg[3]/d -       -       R     unmapped_d_flop        7    -     -     0   20398    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 33: MET (34563 ps) Setup Check with Pin i4004_id_board_opr_reg[1]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_id_board_opr_reg[1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           45     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10045     
                                              
             Setup:-      39                  
       Uncertainty:-    5000                  
     Required Time:=   54961                  
      Launch Clock:-   10045                  
       Input Delay:-   10000                  
         Data Path:-     353                  
             Slack:=   34563                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#--------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  poc_pad                     (a,u)   -       R     (arrival)             35 43.2     6     0   20045    (-,-) 
  ram_0_g8039/z               (u)     in_0->z R     unmapped_or2           1  1.2     0    16   20062    (-,-) 
  ram_0_g8041/z               (u)     in_0->z F     unmapped_nand2        14 15.4     0    37   20099    (-,-) 
  ram_0_g5816/z               (u)     in_1->z F     unmapped_complex2      6  6.6     0    28   20126    (-,-) 
  ram_0_g7981/z               (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20151    (-,-) 
  ram_0_g7884/z               (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20176    (-,-) 
  ram_0_g7847/z               (u)     in_1->z F     unmapped_complex2      1  1.1     0    16   20192    (-,-) 
  ram_0_g7856/z               (u)     in_7->z R     unmapped_nand16        1  1.2     0    66   20258    (-,-) 
  ram_0_g7494/z               (u)     in_6->z R     unmapped_or8           1  1.2     0    49   20308    (-,-) 
  ram_0_g90/z                 (u)     in_0->z R     unmapped_bufif1        8 13.2     0    29   20337    (-,-) 
  g16533/z                    (u)     in_0->z F     unmapped_complex2      1  1.1     0    16   20353    (-,-) 
  g16534/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20369    (-,-) 
  i4004_tio_board_g3/z        (u)     in_0->z R     unmapped_bufif1        7 13.2     0    29   20398    (-,-) 
  i4004_id_board_opr_reg[1]/d -       -       R     unmapped_d_flop        7    -     -     0   20398    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 34: MET (34563 ps) Setup Check with Pin i4004_id_board_opa_reg[3]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_id_board_opa_reg[3]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           45     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10045     
                                              
             Setup:-      39                  
       Uncertainty:-    5000                  
     Required Time:=   54961                  
      Launch Clock:-   10045                  
       Input Delay:-   10000                  
         Data Path:-     353                  
             Slack:=   34563                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#--------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  poc_pad                     (a,u)   -       R     (arrival)             35 43.2     6     0   20045    (-,-) 
  ram_0_g8039/z               (u)     in_0->z R     unmapped_or2           1  1.2     0    16   20062    (-,-) 
  ram_0_g8041/z               (u)     in_0->z F     unmapped_nand2        14 15.4     0    37   20099    (-,-) 
  ram_0_g5816/z               (u)     in_1->z F     unmapped_complex2      6  6.6     0    28   20126    (-,-) 
  ram_0_g7981/z               (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20151    (-,-) 
  ram_0_g7884/z               (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20176    (-,-) 
  ram_0_g7671/z               (u)     in_1->z F     unmapped_complex2      1  1.1     0    16   20192    (-,-) 
  ram_0_g7680/z               (u)     in_7->z R     unmapped_nand16        1  1.2     0    66   20258    (-,-) 
  ram_0_g7492/z               (u)     in_6->z R     unmapped_or8           1  1.2     0    49   20308    (-,-) 
  ram_0_g88/z                 (u)     in_0->z R     unmapped_bufif1        8 13.2     0    29   20337    (-,-) 
  g16531/z                    (u)     in_0->z F     unmapped_complex2      1  1.1     0    16   20353    (-,-) 
  g16532/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20369    (-,-) 
  i4004_tio_board_g53/z       (u)     in_0->z R     unmapped_bufif1        7 13.2     0    29   20398    (-,-) 
  i4004_id_board_opa_reg[3]/d -       -       R     unmapped_d_flop        7    -     -     0   20398    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 35: MET (34563 ps) Setup Check with Pin i4004_id_board_opa_reg[1]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_id_board_opa_reg[1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           45     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10045     
                                              
             Setup:-      39                  
       Uncertainty:-    5000                  
     Required Time:=   54961                  
      Launch Clock:-   10045                  
       Input Delay:-   10000                  
         Data Path:-     353                  
             Slack:=   34563                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#--------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  poc_pad                     (a,u)   -       R     (arrival)             35 43.2     6     0   20045    (-,-) 
  ram_0_g8039/z               (u)     in_0->z R     unmapped_or2           1  1.2     0    16   20062    (-,-) 
  ram_0_g8041/z               (u)     in_0->z F     unmapped_nand2        14 15.4     0    37   20099    (-,-) 
  ram_0_g5816/z               (u)     in_1->z F     unmapped_complex2      6  6.6     0    28   20126    (-,-) 
  ram_0_g7981/z               (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20151    (-,-) 
  ram_0_g7884/z               (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20176    (-,-) 
  ram_0_g7847/z               (u)     in_1->z F     unmapped_complex2      1  1.1     0    16   20192    (-,-) 
  ram_0_g7856/z               (u)     in_7->z R     unmapped_nand16        1  1.2     0    66   20258    (-,-) 
  ram_0_g7494/z               (u)     in_6->z R     unmapped_or8           1  1.2     0    49   20308    (-,-) 
  ram_0_g90/z                 (u)     in_0->z R     unmapped_bufif1        8 13.2     0    29   20337    (-,-) 
  g16533/z                    (u)     in_0->z F     unmapped_complex2      1  1.1     0    16   20353    (-,-) 
  g16534/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20369    (-,-) 
  i4004_tio_board_g3/z        (u)     in_0->z R     unmapped_bufif1        7 13.2     0    29   20398    (-,-) 
  i4004_id_board_opa_reg[1]/d -       -       R     unmapped_d_flop        7    -     -     0   20398    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 36: MET (34569 ps) Setup Check with Pin ram_0_reg_num_reg[1]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_reg_num_reg[1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           45     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10045     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10045                  
       Input Delay:-   10000                  
         Data Path:-     372                  
             Slack:=   34569                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  poc_pad                (a,u)   -       R     (arrival)             35 43.2     6     0   20045    (-,-) 
  ram_0_g8039/z          (u)     in_0->z R     unmapped_or2           1  1.2     0    16   20062    (-,-) 
  ram_0_g8041/z          (u)     in_0->z F     unmapped_nand2        14 15.4     0    37   20099    (-,-) 
  ram_0_g5816/z          (u)     in_1->z F     unmapped_complex2      6  6.6     0    28   20126    (-,-) 
  ram_0_g7981/z          (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20151    (-,-) 
  ram_0_g7884/z          (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20176    (-,-) 
  ram_0_g7847/z          (u)     in_1->z F     unmapped_complex2      1  1.1     0    16   20192    (-,-) 
  ram_0_g7856/z          (u)     in_7->z R     unmapped_nand16        1  1.2     0    66   20258    (-,-) 
  ram_0_g7494/z          (u)     in_6->z R     unmapped_or8           1  1.2     0    49   20308    (-,-) 
  ram_0_g90/z            (u)     in_0->z R     unmapped_bufif1        8 13.2     0    29   20337    (-,-) 
  ram_0_g8051/z          (u)     in_0->z F     unmapped_complex2      1  1.1     0    16   20353    (-,-) 
  ram_0_g8009/z          (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20369    (-,-) 
  ram_0_g7979/z          (u)     in_1->z F     unmapped_nand2         1  1.1     0    16   20385    (-,-) 
  ram_0_g7980/z          (u)     in_1->z R     unmapped_nand2         1  1.2     0    16   20401    (-,-) 
  ram_0_g8089/z          (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20417    (-,-) 
  ram_0_reg_num_reg[1]/d -       -       R     unmapped_d_flop        1    -     -     0   20417    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 37: MET (34569 ps) Setup Check with Pin ram_0_opa_reg[1]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_opa_reg[1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           45     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10045     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10045                  
       Input Delay:-   10000                  
         Data Path:-     372                  
             Slack:=   34569                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  poc_pad            (a,u)   -       R     (arrival)             35 43.2     6     0   20045    (-,-) 
  ram_0_g8039/z      (u)     in_0->z R     unmapped_or2           1  1.2     0    16   20062    (-,-) 
  ram_0_g8041/z      (u)     in_0->z F     unmapped_nand2        14 15.4     0    37   20099    (-,-) 
  ram_0_g5816/z      (u)     in_1->z F     unmapped_complex2      6  6.6     0    28   20126    (-,-) 
  ram_0_g7981/z      (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20151    (-,-) 
  ram_0_g7884/z      (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20176    (-,-) 
  ram_0_g7847/z      (u)     in_1->z F     unmapped_complex2      1  1.1     0    16   20192    (-,-) 
  ram_0_g7856/z      (u)     in_7->z R     unmapped_nand16        1  1.2     0    66   20258    (-,-) 
  ram_0_g7494/z      (u)     in_6->z R     unmapped_or8           1  1.2     0    49   20308    (-,-) 
  ram_0_g90/z        (u)     in_0->z R     unmapped_bufif1        8 13.2     0    29   20337    (-,-) 
  ram_0_g8074/z      (u)     in_1->z F     unmapped_nand2         1  1.1     0    16   20353    (-,-) 
  ram_0_g8049/z      (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20369    (-,-) 
  ram_0_g8011/z      (u)     in_1->z F     unmapped_nand2         1  1.1     0    16   20385    (-,-) 
  ram_0_g8012/z      (u)     in_1->z R     unmapped_nand2         1  1.2     0    16   20401    (-,-) 
  ram_0_g8088/z      (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20417    (-,-) 
  ram_0_opa_reg[1]/d -       -       R     unmapped_d_flop        1    -     -     0   20417    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 38: MET (34570 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[19][0]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[19][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           45     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10045     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10045                  
       Input Delay:-   10000                  
         Data Path:-     371                  
             Slack:=   34570                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -       R     (arrival)             35 43.2     6     0   20045    (-,-) 
  ram_0_g8039/z                     (u)     in_0->z R     unmapped_or2           1  1.2     0    16   20062    (-,-) 
  ram_0_g8041/z                     (u)     in_0->z F     unmapped_nand2        14 15.4     0    37   20099    (-,-) 
  ram_0_g5816/z                     (u)     in_1->z F     unmapped_complex2      6  6.6     0    28   20126    (-,-) 
  ram_0_g7981/z                     (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20151    (-,-) 
  ram_0_g7884/z                     (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20176    (-,-) 
  ram_0_g7759/z                     (u)     in_1->z F     unmapped_complex2      1  1.1     0    16   20192    (-,-) 
  ram_0_g7768/z                     (u)     in_7->z R     unmapped_nand16        1  1.2     0    66   20258    (-,-) 
  ram_0_g7493/z                     (u)     in_6->z R     unmapped_or8           1  1.2     0    49   20308    (-,-) 
  ram_0_g91/z                       (u)     in_0->z R     unmapped_bufif1       10 15.6     0    31   20339    (-,-) 
  ram_0_g8057/z                     (u)     in_0->z F     unmapped_complex2     80  9.9     0    45   20384    (-,-) 
  ram_0_g6462/z                     (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20400    (-,-) 
  ram_0_g6464/z                     (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20416    (-,-) 
  ram_0_ram3_ram_array_reg[19][0]/d -       -       R     unmapped_d_flop        1    -     -     0   20416    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 39: MET (34570 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[2][0]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[2][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           45     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10045     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10045                  
       Input Delay:-   10000                  
         Data Path:-     371                  
             Slack:=   34570                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             35 43.2     6     0   20045    (-,-) 
  ram_0_g8039/z                    (u)     in_0->z R     unmapped_or2           1  1.2     0    16   20062    (-,-) 
  ram_0_g8041/z                    (u)     in_0->z F     unmapped_nand2        14 15.4     0    37   20099    (-,-) 
  ram_0_g5816/z                    (u)     in_1->z F     unmapped_complex2      6  6.6     0    28   20126    (-,-) 
  ram_0_g7981/z                    (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20151    (-,-) 
  ram_0_g7884/z                    (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20176    (-,-) 
  ram_0_g7759/z                    (u)     in_1->z F     unmapped_complex2      1  1.1     0    16   20192    (-,-) 
  ram_0_g7768/z                    (u)     in_7->z R     unmapped_nand16        1  1.2     0    66   20258    (-,-) 
  ram_0_g7493/z                    (u)     in_6->z R     unmapped_or8           1  1.2     0    49   20308    (-,-) 
  ram_0_g91/z                      (u)     in_0->z R     unmapped_bufif1       10 15.6     0    31   20339    (-,-) 
  ram_0_g8057/z                    (u)     in_0->z F     unmapped_complex2     80  9.9     0    45   20384    (-,-) 
  ram_0_g6666/z                    (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20400    (-,-) 
  ram_0_g6668/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20416    (-,-) 
  ram_0_ram3_ram_array_reg[2][0]/d -       -       R     unmapped_d_flop        1    -     -     0   20416    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 40: MET (34570 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[1][0]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[1][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           45     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10045     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10045                  
       Input Delay:-   10000                  
         Data Path:-     371                  
             Slack:=   34570                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             35 43.2     6     0   20045    (-,-) 
  ram_0_g8039/z                    (u)     in_0->z R     unmapped_or2           1  1.2     0    16   20062    (-,-) 
  ram_0_g8041/z                    (u)     in_0->z F     unmapped_nand2        14 15.4     0    37   20099    (-,-) 
  ram_0_g5816/z                    (u)     in_1->z F     unmapped_complex2      6  6.6     0    28   20126    (-,-) 
  ram_0_g7981/z                    (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20151    (-,-) 
  ram_0_g7884/z                    (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20176    (-,-) 
  ram_0_g7759/z                    (u)     in_1->z F     unmapped_complex2      1  1.1     0    16   20192    (-,-) 
  ram_0_g7768/z                    (u)     in_7->z R     unmapped_nand16        1  1.2     0    66   20258    (-,-) 
  ram_0_g7493/z                    (u)     in_6->z R     unmapped_or8           1  1.2     0    49   20308    (-,-) 
  ram_0_g91/z                      (u)     in_0->z R     unmapped_bufif1       10 15.6     0    31   20339    (-,-) 
  ram_0_g8057/z                    (u)     in_0->z F     unmapped_complex2     80  9.9     0    45   20384    (-,-) 
  ram_0_g6678/z                    (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20400    (-,-) 
  ram_0_g6680/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20416    (-,-) 
  ram_0_ram3_ram_array_reg[1][0]/d -       -       R     unmapped_d_flop        1    -     -     0   20416    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 41: MET (34570 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[0][0]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[0][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           45     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10045     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10045                  
       Input Delay:-   10000                  
         Data Path:-     371                  
             Slack:=   34570                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             35 43.2     6     0   20045    (-,-) 
  ram_0_g8039/z                    (u)     in_0->z R     unmapped_or2           1  1.2     0    16   20062    (-,-) 
  ram_0_g8041/z                    (u)     in_0->z F     unmapped_nand2        14 15.4     0    37   20099    (-,-) 
  ram_0_g5816/z                    (u)     in_1->z F     unmapped_complex2      6  6.6     0    28   20126    (-,-) 
  ram_0_g7981/z                    (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20151    (-,-) 
  ram_0_g7884/z                    (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20176    (-,-) 
  ram_0_g7759/z                    (u)     in_1->z F     unmapped_complex2      1  1.1     0    16   20192    (-,-) 
  ram_0_g7768/z                    (u)     in_7->z R     unmapped_nand16        1  1.2     0    66   20258    (-,-) 
  ram_0_g7493/z                    (u)     in_6->z R     unmapped_or8           1  1.2     0    49   20308    (-,-) 
  ram_0_g91/z                      (u)     in_0->z R     unmapped_bufif1       10 15.6     0    31   20339    (-,-) 
  ram_0_g8057/z                    (u)     in_0->z F     unmapped_complex2     80  9.9     0    45   20384    (-,-) 
  ram_0_g6690/z                    (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20400    (-,-) 
  ram_0_g6692/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20416    (-,-) 
  ram_0_ram3_ram_array_reg[0][0]/d -       -       R     unmapped_d_flop        1    -     -     0   20416    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 42: MET (34570 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[19][0]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram2_ram_array_reg[19][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           45     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10045     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10045                  
       Input Delay:-   10000                  
         Data Path:-     371                  
             Slack:=   34570                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -       R     (arrival)             35 43.2     6     0   20045    (-,-) 
  ram_0_g8039/z                     (u)     in_0->z R     unmapped_or2           1  1.2     0    16   20062    (-,-) 
  ram_0_g8041/z                     (u)     in_0->z F     unmapped_nand2        14 15.4     0    37   20099    (-,-) 
  ram_0_g5816/z                     (u)     in_1->z F     unmapped_complex2      6  6.6     0    28   20126    (-,-) 
  ram_0_g7981/z                     (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20151    (-,-) 
  ram_0_g7884/z                     (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20176    (-,-) 
  ram_0_g7759/z                     (u)     in_1->z F     unmapped_complex2      1  1.1     0    16   20192    (-,-) 
  ram_0_g7768/z                     (u)     in_7->z R     unmapped_nand16        1  1.2     0    66   20258    (-,-) 
  ram_0_g7493/z                     (u)     in_6->z R     unmapped_or8           1  1.2     0    49   20308    (-,-) 
  ram_0_g91/z                       (u)     in_0->z R     unmapped_bufif1       10 15.6     0    31   20339    (-,-) 
  ram_0_g8057/z                     (u)     in_0->z F     unmapped_complex2     80  9.9     0    45   20384    (-,-) 
  ram_0_g6702/z                     (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20400    (-,-) 
  ram_0_g6704/z                     (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20416    (-,-) 
  ram_0_ram2_ram_array_reg[19][0]/d -       -       R     unmapped_d_flop        1    -     -     0   20416    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 43: MET (34570 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[6][0]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[6][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           45     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10045     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10045                  
       Input Delay:-   10000                  
         Data Path:-     371                  
             Slack:=   34570                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             35 43.2     6     0   20045    (-,-) 
  ram_0_g8039/z                    (u)     in_0->z R     unmapped_or2           1  1.2     0    16   20062    (-,-) 
  ram_0_g8041/z                    (u)     in_0->z F     unmapped_nand2        14 15.4     0    37   20099    (-,-) 
  ram_0_g5816/z                    (u)     in_1->z F     unmapped_complex2      6  6.6     0    28   20126    (-,-) 
  ram_0_g7981/z                    (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20151    (-,-) 
  ram_0_g7884/z                    (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20176    (-,-) 
  ram_0_g7759/z                    (u)     in_1->z F     unmapped_complex2      1  1.1     0    16   20192    (-,-) 
  ram_0_g7768/z                    (u)     in_7->z R     unmapped_nand16        1  1.2     0    66   20258    (-,-) 
  ram_0_g7493/z                    (u)     in_6->z R     unmapped_or8           1  1.2     0    49   20308    (-,-) 
  ram_0_g91/z                      (u)     in_0->z R     unmapped_bufif1       10 15.6     0    31   20339    (-,-) 
  ram_0_g8057/z                    (u)     in_0->z F     unmapped_complex2     80  9.9     0    45   20384    (-,-) 
  ram_0_g7098/z                    (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20400    (-,-) 
  ram_0_g7100/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20416    (-,-) 
  ram_0_ram1_ram_array_reg[6][0]/d -       -       R     unmapped_d_flop        1    -     -     0   20416    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 44: MET (34570 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[5][0]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[5][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           45     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10045     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10045                  
       Input Delay:-   10000                  
         Data Path:-     371                  
             Slack:=   34570                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             35 43.2     6     0   20045    (-,-) 
  ram_0_g8039/z                    (u)     in_0->z R     unmapped_or2           1  1.2     0    16   20062    (-,-) 
  ram_0_g8041/z                    (u)     in_0->z F     unmapped_nand2        14 15.4     0    37   20099    (-,-) 
  ram_0_g5816/z                    (u)     in_1->z F     unmapped_complex2      6  6.6     0    28   20126    (-,-) 
  ram_0_g7981/z                    (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20151    (-,-) 
  ram_0_g7884/z                    (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20176    (-,-) 
  ram_0_g7759/z                    (u)     in_1->z F     unmapped_complex2      1  1.1     0    16   20192    (-,-) 
  ram_0_g7768/z                    (u)     in_7->z R     unmapped_nand16        1  1.2     0    66   20258    (-,-) 
  ram_0_g7493/z                    (u)     in_6->z R     unmapped_or8           1  1.2     0    49   20308    (-,-) 
  ram_0_g91/z                      (u)     in_0->z R     unmapped_bufif1       10 15.6     0    31   20339    (-,-) 
  ram_0_g8057/z                    (u)     in_0->z F     unmapped_complex2     80  9.9     0    45   20384    (-,-) 
  ram_0_g7110/z                    (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20400    (-,-) 
  ram_0_g7112/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20416    (-,-) 
  ram_0_ram1_ram_array_reg[5][0]/d -       -       R     unmapped_d_flop        1    -     -     0   20416    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 45: MET (34570 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[4][0]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[4][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           45     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10045     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10045                  
       Input Delay:-   10000                  
         Data Path:-     371                  
             Slack:=   34570                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             35 43.2     6     0   20045    (-,-) 
  ram_0_g8039/z                    (u)     in_0->z R     unmapped_or2           1  1.2     0    16   20062    (-,-) 
  ram_0_g8041/z                    (u)     in_0->z F     unmapped_nand2        14 15.4     0    37   20099    (-,-) 
  ram_0_g5816/z                    (u)     in_1->z F     unmapped_complex2      6  6.6     0    28   20126    (-,-) 
  ram_0_g7981/z                    (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20151    (-,-) 
  ram_0_g7884/z                    (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20176    (-,-) 
  ram_0_g7759/z                    (u)     in_1->z F     unmapped_complex2      1  1.1     0    16   20192    (-,-) 
  ram_0_g7768/z                    (u)     in_7->z R     unmapped_nand16        1  1.2     0    66   20258    (-,-) 
  ram_0_g7493/z                    (u)     in_6->z R     unmapped_or8           1  1.2     0    49   20308    (-,-) 
  ram_0_g91/z                      (u)     in_0->z R     unmapped_bufif1       10 15.6     0    31   20339    (-,-) 
  ram_0_g8057/z                    (u)     in_0->z F     unmapped_complex2     80  9.9     0    45   20384    (-,-) 
  ram_0_g7122/z                    (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20400    (-,-) 
  ram_0_g7124/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20416    (-,-) 
  ram_0_ram1_ram_array_reg[4][0]/d -       -       R     unmapped_d_flop        1    -     -     0   20416    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 46: MET (34570 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[3][0]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[3][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           45     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10045     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10045                  
       Input Delay:-   10000                  
         Data Path:-     371                  
             Slack:=   34570                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             35 43.2     6     0   20045    (-,-) 
  ram_0_g8039/z                    (u)     in_0->z R     unmapped_or2           1  1.2     0    16   20062    (-,-) 
  ram_0_g8041/z                    (u)     in_0->z F     unmapped_nand2        14 15.4     0    37   20099    (-,-) 
  ram_0_g5816/z                    (u)     in_1->z F     unmapped_complex2      6  6.6     0    28   20126    (-,-) 
  ram_0_g7981/z                    (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20151    (-,-) 
  ram_0_g7884/z                    (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20176    (-,-) 
  ram_0_g7759/z                    (u)     in_1->z F     unmapped_complex2      1  1.1     0    16   20192    (-,-) 
  ram_0_g7768/z                    (u)     in_7->z R     unmapped_nand16        1  1.2     0    66   20258    (-,-) 
  ram_0_g7493/z                    (u)     in_6->z R     unmapped_or8           1  1.2     0    49   20308    (-,-) 
  ram_0_g91/z                      (u)     in_0->z R     unmapped_bufif1       10 15.6     0    31   20339    (-,-) 
  ram_0_g8057/z                    (u)     in_0->z F     unmapped_complex2     80  9.9     0    45   20384    (-,-) 
  ram_0_g7134/z                    (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20400    (-,-) 
  ram_0_g7136/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20416    (-,-) 
  ram_0_ram1_ram_array_reg[3][0]/d -       -       R     unmapped_d_flop        1    -     -     0   20416    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 47: MET (34570 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[2][0]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[2][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           45     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10045     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10045                  
       Input Delay:-   10000                  
         Data Path:-     371                  
             Slack:=   34570                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             35 43.2     6     0   20045    (-,-) 
  ram_0_g8039/z                    (u)     in_0->z R     unmapped_or2           1  1.2     0    16   20062    (-,-) 
  ram_0_g8041/z                    (u)     in_0->z F     unmapped_nand2        14 15.4     0    37   20099    (-,-) 
  ram_0_g5816/z                    (u)     in_1->z F     unmapped_complex2      6  6.6     0    28   20126    (-,-) 
  ram_0_g7981/z                    (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20151    (-,-) 
  ram_0_g7884/z                    (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20176    (-,-) 
  ram_0_g7759/z                    (u)     in_1->z F     unmapped_complex2      1  1.1     0    16   20192    (-,-) 
  ram_0_g7768/z                    (u)     in_7->z R     unmapped_nand16        1  1.2     0    66   20258    (-,-) 
  ram_0_g7493/z                    (u)     in_6->z R     unmapped_or8           1  1.2     0    49   20308    (-,-) 
  ram_0_g91/z                      (u)     in_0->z R     unmapped_bufif1       10 15.6     0    31   20339    (-,-) 
  ram_0_g8057/z                    (u)     in_0->z F     unmapped_complex2     80  9.9     0    45   20384    (-,-) 
  ram_0_g7146/z                    (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20400    (-,-) 
  ram_0_g7148/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20416    (-,-) 
  ram_0_ram1_ram_array_reg[2][0]/d -       -       R     unmapped_d_flop        1    -     -     0   20416    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 48: MET (34570 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[1][0]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[1][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           45     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10045     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10045                  
       Input Delay:-   10000                  
         Data Path:-     371                  
             Slack:=   34570                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             35 43.2     6     0   20045    (-,-) 
  ram_0_g8039/z                    (u)     in_0->z R     unmapped_or2           1  1.2     0    16   20062    (-,-) 
  ram_0_g8041/z                    (u)     in_0->z F     unmapped_nand2        14 15.4     0    37   20099    (-,-) 
  ram_0_g5816/z                    (u)     in_1->z F     unmapped_complex2      6  6.6     0    28   20126    (-,-) 
  ram_0_g7981/z                    (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20151    (-,-) 
  ram_0_g7884/z                    (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20176    (-,-) 
  ram_0_g7759/z                    (u)     in_1->z F     unmapped_complex2      1  1.1     0    16   20192    (-,-) 
  ram_0_g7768/z                    (u)     in_7->z R     unmapped_nand16        1  1.2     0    66   20258    (-,-) 
  ram_0_g7493/z                    (u)     in_6->z R     unmapped_or8           1  1.2     0    49   20308    (-,-) 
  ram_0_g91/z                      (u)     in_0->z R     unmapped_bufif1       10 15.6     0    31   20339    (-,-) 
  ram_0_g8057/z                    (u)     in_0->z F     unmapped_complex2     80  9.9     0    45   20384    (-,-) 
  ram_0_g7158/z                    (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20400    (-,-) 
  ram_0_g7160/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20416    (-,-) 
  ram_0_ram1_ram_array_reg[1][0]/d -       -       R     unmapped_d_flop        1    -     -     0   20416    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 49: MET (34570 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[0][0]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[0][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           45     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10045     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10045                  
       Input Delay:-   10000                  
         Data Path:-     371                  
             Slack:=   34570                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             35 43.2     6     0   20045    (-,-) 
  ram_0_g8039/z                    (u)     in_0->z R     unmapped_or2           1  1.2     0    16   20062    (-,-) 
  ram_0_g8041/z                    (u)     in_0->z F     unmapped_nand2        14 15.4     0    37   20099    (-,-) 
  ram_0_g5816/z                    (u)     in_1->z F     unmapped_complex2      6  6.6     0    28   20126    (-,-) 
  ram_0_g7981/z                    (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20151    (-,-) 
  ram_0_g7884/z                    (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20176    (-,-) 
  ram_0_g7759/z                    (u)     in_1->z F     unmapped_complex2      1  1.1     0    16   20192    (-,-) 
  ram_0_g7768/z                    (u)     in_7->z R     unmapped_nand16        1  1.2     0    66   20258    (-,-) 
  ram_0_g7493/z                    (u)     in_6->z R     unmapped_or8           1  1.2     0    49   20308    (-,-) 
  ram_0_g91/z                      (u)     in_0->z R     unmapped_bufif1       10 15.6     0    31   20339    (-,-) 
  ram_0_g8057/z                    (u)     in_0->z F     unmapped_complex2     80  9.9     0    45   20384    (-,-) 
  ram_0_g7170/z                    (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20400    (-,-) 
  ram_0_g7172/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20416    (-,-) 
  ram_0_ram1_ram_array_reg[0][0]/d -       -       R     unmapped_d_flop        1    -     -     0   20416    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 50: MET (34570 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[19][0]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[19][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           45     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10045     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10045                  
       Input Delay:-   10000                  
         Data Path:-     371                  
             Slack:=   34570                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -       R     (arrival)             35 43.2     6     0   20045    (-,-) 
  ram_0_g8039/z                     (u)     in_0->z R     unmapped_or2           1  1.2     0    16   20062    (-,-) 
  ram_0_g8041/z                     (u)     in_0->z F     unmapped_nand2        14 15.4     0    37   20099    (-,-) 
  ram_0_g5816/z                     (u)     in_1->z F     unmapped_complex2      6  6.6     0    28   20126    (-,-) 
  ram_0_g7981/z                     (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20151    (-,-) 
  ram_0_g7884/z                     (u)     in_1->z F     unmapped_or2           4  4.4     0    25   20176    (-,-) 
  ram_0_g7759/z                     (u)     in_1->z F     unmapped_complex2      1  1.1     0    16   20192    (-,-) 
  ram_0_g7768/z                     (u)     in_7->z R     unmapped_nand16        1  1.2     0    66   20258    (-,-) 
  ram_0_g7493/z                     (u)     in_6->z R     unmapped_or8           1  1.2     0    49   20308    (-,-) 
  ram_0_g91/z                       (u)     in_0->z R     unmapped_bufif1       10 15.6     0    31   20339    (-,-) 
  ram_0_g8057/z                     (u)     in_0->z F     unmapped_complex2     80  9.9     0    45   20384    (-,-) 
  ram_0_g7182/z                     (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20400    (-,-) 
  ram_0_g7184/z                     (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20416    (-,-) 
  ram_0_ram0_ram_array_reg[19][0]/d -       -       R     unmapped_d_flop        1    -     -     0   20416    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.


