/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [13:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [8:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [6:0] celloutsig_0_24z;
  wire [7:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [8:0] celloutsig_0_30z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [3:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  reg [9:0] celloutsig_0_50z;
  wire celloutsig_0_5z;
  wire [11:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [11:0] celloutsig_1_11z;
  wire [9:0] celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  reg [6:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = celloutsig_0_0z[2] ? in_data[91] : in_data[76];
  assign celloutsig_0_16z = ~(celloutsig_0_13z & celloutsig_0_9z);
  assign celloutsig_0_22z = ~(celloutsig_0_7z & celloutsig_0_18z);
  assign celloutsig_0_27z = ~(celloutsig_0_13z & celloutsig_0_12z[11]);
  assign celloutsig_0_37z = !(celloutsig_0_21z[5] ? celloutsig_0_30z[3] : celloutsig_0_12z[5]);
  assign celloutsig_0_18z = !(celloutsig_0_4z ? celloutsig_0_0z[6] : celloutsig_0_2z);
  assign celloutsig_0_40z = ~(celloutsig_0_29z | celloutsig_0_13z);
  assign celloutsig_0_8z = ~(celloutsig_0_3z | celloutsig_0_6z[4]);
  assign celloutsig_0_20z = ~celloutsig_0_7z;
  assign celloutsig_0_2z = in_data[47] ^ in_data[49];
  assign celloutsig_0_29z = celloutsig_0_16z ^ celloutsig_0_27z;
  assign celloutsig_1_0z = in_data[138:132] + in_data[108:102];
  assign celloutsig_0_24z = celloutsig_0_6z[8:2] + { celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_22z, celloutsig_0_16z, celloutsig_0_13z };
  assign celloutsig_0_17z = { celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_7z } / { 1'h1, celloutsig_0_0z[6:3] };
  assign celloutsig_0_25z = { celloutsig_0_6z[3:1], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_14z } / { 1'h1, celloutsig_0_24z[4:0], celloutsig_0_20z, celloutsig_0_9z };
  assign celloutsig_1_6z = { in_data[161:160], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z } >= { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_18z = celloutsig_1_1z[2:0] >= { celloutsig_1_16z, celloutsig_1_10z, celloutsig_1_6z };
  assign celloutsig_0_14z = { celloutsig_0_12z[10], celloutsig_0_4z, celloutsig_0_7z } >= { celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[160:156] % { 1'h1, in_data[169:166] };
  assign celloutsig_1_4z = celloutsig_1_0z[6:4] % { 1'h1, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_11z = { in_data[139:129], celloutsig_1_5z } % { 1'h1, celloutsig_1_0z[3:0], celloutsig_1_3z };
  assign celloutsig_0_12z = { celloutsig_0_6z[7:3], celloutsig_0_0z } % { 1'h1, in_data[36:30], celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_10z };
  assign celloutsig_0_21z = in_data[74:66] % { 1'h1, celloutsig_0_6z[9:2] };
  assign celloutsig_1_10z = ~^ { celloutsig_1_0z[4:2], celloutsig_1_2z };
  assign celloutsig_1_16z = ~^ { celloutsig_1_0z[5:2], celloutsig_1_5z };
  assign celloutsig_1_19z = ~^ { celloutsig_1_12z[6:5], 1'h1 };
  assign celloutsig_0_19z = ~^ { celloutsig_0_12z[12:2], celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_4z = ^ { in_data[15:9], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_2z = ^ celloutsig_1_1z[2:0];
  assign celloutsig_0_7z = ^ { celloutsig_0_0z[8:2], celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_28z = ^ { celloutsig_0_12z[11:3], celloutsig_0_9z, celloutsig_0_16z };
  assign celloutsig_0_49z = { celloutsig_0_21z[6], celloutsig_0_37z, celloutsig_0_2z, celloutsig_0_40z } >> { celloutsig_0_0z[8:6], celloutsig_0_19z };
  assign celloutsig_0_30z = { celloutsig_0_0z[5:0], celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_29z } >> { celloutsig_0_25z[2:1], celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_28z, celloutsig_0_9z };
  assign celloutsig_0_6z = { in_data[60:51], celloutsig_0_5z, celloutsig_0_2z } >>> in_data[28:17];
  assign celloutsig_0_3z = ~((celloutsig_0_1z & celloutsig_0_2z) | celloutsig_0_1z);
  assign celloutsig_0_5z = ~((celloutsig_0_3z & celloutsig_0_0z[1]) | celloutsig_0_2z);
  assign celloutsig_0_10z = ~((celloutsig_0_0z[7] & celloutsig_0_0z[0]) | celloutsig_0_2z);
  assign celloutsig_0_13z = ~((celloutsig_0_10z & celloutsig_0_2z) | celloutsig_0_5z);
  always_latch
    if (!clkin_data[32]) celloutsig_0_0z = 9'h000;
    else if (!celloutsig_1_19z) celloutsig_0_0z = in_data[14:6];
  always_latch
    if (clkin_data[64]) celloutsig_0_50z = 10'h000;
    else if (celloutsig_1_19z) celloutsig_0_50z = { celloutsig_0_3z, celloutsig_0_24z, celloutsig_0_20z, celloutsig_0_9z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_3z = 7'h00;
    else if (!clkin_data[0]) celloutsig_1_3z = in_data[140:134];
  assign celloutsig_1_5z = ~((celloutsig_1_3z[3] & celloutsig_1_0z[0]) | (celloutsig_1_3z[1] & celloutsig_1_0z[2]));
  assign celloutsig_0_9z = ~((in_data[10] & celloutsig_0_5z) | (celloutsig_0_2z & celloutsig_0_5z));
  assign celloutsig_0_15z = ~((in_data[61] & celloutsig_0_12z[3]) | (celloutsig_0_14z & celloutsig_0_10z));
  assign celloutsig_1_12z[9:5] = celloutsig_1_11z[5:1] ~^ celloutsig_1_0z[4:0];
  assign celloutsig_1_12z[4:0] = 5'h1f;
  assign { out_data[128], out_data[96], out_data[35:32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_49z, celloutsig_0_50z };
endmodule
