

================================================================
== Vivado HLS Report for 'matrix_mult'
================================================================
* Date:           Mon May  5 16:52:39 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        Assignment_5
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.307 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       89|       89| 0.890 us | 0.890 us |   89|   89|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |       88|       88|        22|          -|          -|     4|    no    |
        | + Loop 1.1      |       20|       20|         5|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1  |        3|        3|         1|          -|          -|     3|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 4 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %B_2_3), !map !7"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %B_2_2), !map !14"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %B_2_1), !map !19"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %B_2_0), !map !25"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %B_1_3), !map !31"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %B_1_2), !map !36"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %B_1_1), !map !41"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %B_1_0), !map !46"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %B_0_3), !map !51"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %B_0_2), !map !56"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %B_0_1), !map !61"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %B_0_0), !map !66"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %A_3_2), !map !71"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %A_3_1), !map !76"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %A_3_0), !map !81"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %A_2_2), !map !86"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %A_2_1), !map !90"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %A_2_0), !map !94"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %A_1_2), !map !98"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %A_1_1), !map !102"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %A_1_0), !map !106"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %A_0_2), !map !110"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %A_0_1), !map !114"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %A_0_0), !map !118"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %C), !map !122"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @matrix_mult_str) nounwind"   --->   Operation 30 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %A_0_0, i32* %A_0_1, i32* %A_0_2, i32* %A_1_0, i32* %A_1_1, i32* %A_1_2, i32* %A_2_0, i32* %A_2_1, i32* %A_2_2, i32* %A_3_0, i32* %A_3_1, i32* %A_3_2, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [assignment_5.cpp:9]   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %B_0_0, i32* %B_0_1, i32* %B_0_2, i32* %B_0_3, i32* %B_1_0, i32* %B_1_1, i32* %B_1_2, i32* %B_1_3, i32* %B_2_0, i32* %B_2_1, i32* %B_2_2, i32* %B_2_3, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [assignment_5.cpp:10]   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([16 x i32]* %C, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [assignment_5.cpp:11]   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [assignment_5.cpp:12]   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.73ns)   --->   "br label %.loopexit" [assignment_5.cpp:15]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.73>

State 2 <SV = 1> <Delay = 0.80>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 36 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.56ns)   --->   "%icmp_ln15 = icmp eq i3 %i_0, -4" [assignment_5.cpp:15]   --->   Operation 37 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.56> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 38 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.71ns)   --->   "%i = add i3 %i_0, 1" [assignment_5.cpp:15]   --->   Operation 39 'add' 'i' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %icmp_ln15, label %3, label %.preheader1.preheader" [assignment_5.cpp:15]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_2 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_0, i2 0)" [assignment_5.cpp:21]   --->   Operation 41 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i5 %tmp_2 to i6" [assignment_5.cpp:19]   --->   Operation 42 'zext' 'zext_ln19_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i3 %i_0 to i2" [assignment_5.cpp:19]   --->   Operation 43 'trunc' 'trunc_ln19' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i2 %trunc_ln19 to i4" [assignment_5.cpp:19]   --->   Operation 44 'zext' 'zext_ln19' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln19, i2 0)" [assignment_5.cpp:19]   --->   Operation 45 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.80ns)   --->   "%sub_ln19 = sub i4 %shl_ln, %zext_ln19" [assignment_5.cpp:19]   --->   Operation 46 'sub' 'sub_ln19' <Predicate = (!icmp_ln15)> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.73ns)   --->   "br label %.preheader1" [assignment_5.cpp:16]   --->   Operation 47 'br' <Predicate = (!icmp_ln15)> <Delay = 0.73>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "ret void" [assignment_5.cpp:24]   --->   Operation 48 'ret' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.82>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ %j, %2 ], [ 0, %.preheader1.preheader ]"   --->   Operation 49 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.56ns)   --->   "%icmp_ln16 = icmp eq i3 %j_0, -4" [assignment_5.cpp:16]   --->   Operation 50 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.56> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 51 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.71ns)   --->   "%j = add i3 %j_0, 1" [assignment_5.cpp:16]   --->   Operation 52 'add' 'j' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %.loopexit.loopexit, label %.preheader.preheader" [assignment_5.cpp:16]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i3 %j_0 to i6" [assignment_5.cpp:21]   --->   Operation 54 'zext' 'zext_ln21' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.82ns)   --->   "%add_ln21 = add i6 %zext_ln19_1, %zext_ln21" [assignment_5.cpp:21]   --->   Operation 55 'add' 'add_ln21' <Predicate = (!icmp_ln16)> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i6 %add_ln21 to i64" [assignment_5.cpp:21]   --->   Operation 56 'zext' 'zext_ln21_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [16 x i32]* %C, i64 0, i64 %zext_ln21_1" [assignment_5.cpp:21]   --->   Operation 57 'getelementptr' 'C_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln19_1 = trunc i3 %j_0 to i2" [assignment_5.cpp:19]   --->   Operation 58 'trunc' 'trunc_ln19_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.73ns)   --->   "br label %.preheader" [assignment_5.cpp:18]   --->   Operation 59 'br' <Predicate = (!icmp_ln16)> <Delay = 0.73>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 60 'br' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%sum_0 = phi i32 [ %sum, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 61 'phi' 'sum_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%k_0 = phi i2 [ %k, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 62 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.39ns)   --->   "%icmp_ln18 = icmp eq i2 %k_0, -1" [assignment_5.cpp:18]   --->   Operation 63 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 64 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.62ns)   --->   "%k = add i2 %k_0, 1" [assignment_5.cpp:18]   --->   Operation 65 'add' 'k' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %2, label %1" [assignment_5.cpp:18]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln19_2 = zext i2 %k_0 to i4" [assignment_5.cpp:19]   --->   Operation 67 'zext' 'zext_ln19_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.80ns)   --->   "%add_ln19 = add i4 %sub_ln19, %zext_ln19_2" [assignment_5.cpp:19]   --->   Operation 68 'add' 'add_ln19' <Predicate = (!icmp_ln18)> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (1.45ns)   --->   "%tmp = call fastcc i32 @aesl_mux_load_12i32P(i32* %A_0_0, i32* %A_0_1, i32* %A_0_2, i32* %A_1_0, i32* %A_1_1, i32* %A_1_2, i32* %A_2_0, i32* %A_2_1, i32* %A_2_2, i32* %A_3_0, i32* %A_3_1, i32* %A_3_2, i4 %add_ln19)" [assignment_5.cpp:19]   --->   Operation 69 'call' 'tmp' <Predicate = (!icmp_ln18)> <Delay = 1.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%or_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %k_0, i2 %trunc_ln19_1)" [assignment_5.cpp:19]   --->   Operation 70 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.45ns)   --->   "%tmp_1 = call fastcc i32 @aesl_mux_load_12i32P(i32* %B_0_0, i32* %B_0_1, i32* %B_0_2, i32* %B_0_3, i32* %B_1_0, i32* %B_1_1, i32* %B_1_2, i32* %B_1_3, i32* %B_2_0, i32* %B_2_1, i32* %B_2_2, i32* %B_2_3, i4 %or_ln)" [assignment_5.cpp:19]   --->   Operation 71 'call' 'tmp_1' <Predicate = (!icmp_ln18)> <Delay = 1.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 72 [1/1] (3.90ns)   --->   "%mul_ln19 = mul nsw i32 %tmp, %tmp_1" [assignment_5.cpp:19]   --->   Operation 72 'mul' 'mul_ln19' <Predicate = (!icmp_ln18)> <Delay = 3.90> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (1.14ns)   --->   "%sum = add nsw i32 %mul_ln19, %sum_0" [assignment_5.cpp:19]   --->   Operation 73 'add' 'sum' <Predicate = (!icmp_ln18)> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "br label %.preheader" [assignment_5.cpp:18]   --->   Operation 74 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.73ns)   --->   "store i32 %sum_0, i32* %C_addr, align 4" [assignment_5.cpp:21]   --->   Operation 75 'store' <Predicate = (icmp_ln18)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "br label %.preheader1" [assignment_5.cpp:16]   --->   Operation 76 'br' <Predicate = (icmp_ln18)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.736ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', assignment_5.cpp:15) [58]  (0.736 ns)

 <State 2>: 0.809ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', assignment_5.cpp:15) [58]  (0 ns)
	'sub' operation ('sub_ln19', assignment_5.cpp:19) [69]  (0.809 ns)

 <State 3>: 0.825ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', assignment_5.cpp:16) [72]  (0 ns)
	'add' operation ('add_ln21', assignment_5.cpp:21) [79]  (0.825 ns)

 <State 4>: 7.31ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', assignment_5.cpp:18) [86]  (0 ns)
	'add' operation ('add_ln19', assignment_5.cpp:19) [93]  (0.809 ns)
	'call' operation ('tmp', assignment_5.cpp:19) to 'aesl_mux_load_12i32P' [94]  (1.46 ns)
	'mul' operation ('mul_ln19', assignment_5.cpp:19) [97]  (3.9 ns)
	'add' operation ('sum', assignment_5.cpp:19) [98]  (1.14 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
