
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//pslog_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004009f8 <.init>:
  4009f8:	stp	x29, x30, [sp, #-16]!
  4009fc:	mov	x29, sp
  400a00:	bl	400bf0 <fprintf@plt+0x60>
  400a04:	ldp	x29, x30, [sp], #16
  400a08:	ret

Disassembly of section .plt:

0000000000400a10 <strlen@plt-0x20>:
  400a10:	stp	x16, x30, [sp, #-16]!
  400a14:	adrp	x16, 411000 <fprintf@plt+0x10470>
  400a18:	ldr	x17, [x16, #4088]
  400a1c:	add	x16, x16, #0xff8
  400a20:	br	x17
  400a24:	nop
  400a28:	nop
  400a2c:	nop

0000000000400a30 <strlen@plt>:
  400a30:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400a34:	ldr	x17, [x16]
  400a38:	add	x16, x16, #0x0
  400a3c:	br	x17

0000000000400a40 <exit@plt>:
  400a40:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400a44:	ldr	x17, [x16, #8]
  400a48:	add	x16, x16, #0x8
  400a4c:	br	x17

0000000000400a50 <perror@plt>:
  400a50:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400a54:	ldr	x17, [x16, #16]
  400a58:	add	x16, x16, #0x10
  400a5c:	br	x17

0000000000400a60 <readlink@plt>:
  400a60:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400a64:	ldr	x17, [x16, #24]
  400a68:	add	x16, x16, #0x18
  400a6c:	br	x17

0000000000400a70 <opendir@plt>:
  400a70:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400a74:	ldr	x17, [x16, #32]
  400a78:	add	x16, x16, #0x20
  400a7c:	br	x17

0000000000400a80 <asprintf@plt>:
  400a80:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400a84:	ldr	x17, [x16, #40]
  400a88:	add	x16, x16, #0x28
  400a8c:	br	x17

0000000000400a90 <malloc@plt>:
  400a90:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400a94:	ldr	x17, [x16, #48]
  400a98:	add	x16, x16, #0x30
  400a9c:	br	x17

0000000000400aa0 <__libc_start_main@plt>:
  400aa0:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400aa4:	ldr	x17, [x16, #56]
  400aa8:	add	x16, x16, #0x38
  400aac:	br	x17

0000000000400ab0 <memset@plt>:
  400ab0:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400ab4:	ldr	x17, [x16, #64]
  400ab8:	add	x16, x16, #0x40
  400abc:	br	x17

0000000000400ac0 <readdir@plt>:
  400ac0:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400ac4:	ldr	x17, [x16, #72]
  400ac8:	add	x16, x16, #0x48
  400acc:	br	x17

0000000000400ad0 <closedir@plt>:
  400ad0:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400ad4:	ldr	x17, [x16, #80]
  400ad8:	add	x16, x16, #0x50
  400adc:	br	x17

0000000000400ae0 <__stack_chk_fail@plt>:
  400ae0:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400ae4:	ldr	x17, [x16, #88]
  400ae8:	add	x16, x16, #0x58
  400aec:	br	x17

0000000000400af0 <__gmon_start__@plt>:
  400af0:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400af4:	ldr	x17, [x16, #96]
  400af8:	add	x16, x16, #0x60
  400afc:	br	x17

0000000000400b00 <abort@plt>:
  400b00:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400b04:	ldr	x17, [x16, #104]
  400b08:	add	x16, x16, #0x68
  400b0c:	br	x17

0000000000400b10 <strcmp@plt>:
  400b10:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400b14:	ldr	x17, [x16, #112]
  400b18:	add	x16, x16, #0x70
  400b1c:	br	x17

0000000000400b20 <free@plt>:
  400b20:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400b24:	ldr	x17, [x16, #120]
  400b28:	add	x16, x16, #0x78
  400b2c:	br	x17

0000000000400b30 <fwrite@plt>:
  400b30:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400b34:	ldr	x17, [x16, #128]
  400b38:	add	x16, x16, #0x80
  400b3c:	br	x17

0000000000400b40 <strncat@plt>:
  400b40:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400b44:	ldr	x17, [x16, #136]
  400b48:	add	x16, x16, #0x88
  400b4c:	br	x17

0000000000400b50 <regexec@plt>:
  400b50:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400b54:	ldr	x17, [x16, #144]
  400b58:	add	x16, x16, #0x90
  400b5c:	br	x17

0000000000400b60 <regfree@plt>:
  400b60:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400b64:	ldr	x17, [x16, #152]
  400b68:	add	x16, x16, #0x98
  400b6c:	br	x17

0000000000400b70 <regcomp@plt>:
  400b70:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400b74:	ldr	x17, [x16, #160]
  400b78:	add	x16, x16, #0xa0
  400b7c:	br	x17

0000000000400b80 <strncpy@plt>:
  400b80:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400b84:	ldr	x17, [x16, #168]
  400b88:	add	x16, x16, #0xa8
  400b8c:	br	x17

0000000000400b90 <fprintf@plt>:
  400b90:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400b94:	ldr	x17, [x16, #176]
  400b98:	add	x16, x16, #0xb0
  400b9c:	br	x17

Disassembly of section .text:

0000000000400ba0 <.text>:
  400ba0:	mov	x29, #0x0                   	// #0
  400ba4:	mov	x30, #0x0                   	// #0
  400ba8:	mov	x5, x0
  400bac:	ldr	x1, [sp]
  400bb0:	add	x2, sp, #0x8
  400bb4:	mov	x6, sp
  400bb8:	movz	x0, #0x0, lsl #48
  400bbc:	movk	x0, #0x0, lsl #32
  400bc0:	movk	x0, #0x40, lsl #16
  400bc4:	movk	x0, #0xe1c
  400bc8:	movz	x3, #0x0, lsl #48
  400bcc:	movk	x3, #0x0, lsl #32
  400bd0:	movk	x3, #0x40, lsl #16
  400bd4:	movk	x3, #0x11d0
  400bd8:	movz	x4, #0x0, lsl #48
  400bdc:	movk	x4, #0x0, lsl #32
  400be0:	movk	x4, #0x40, lsl #16
  400be4:	movk	x4, #0x1250
  400be8:	bl	400aa0 <__libc_start_main@plt>
  400bec:	bl	400b00 <abort@plt>
  400bf0:	adrp	x0, 411000 <fprintf@plt+0x10470>
  400bf4:	ldr	x0, [x0, #4064]
  400bf8:	cbz	x0, 400c00 <fprintf@plt+0x70>
  400bfc:	b	400af0 <__gmon_start__@plt>
  400c00:	ret
  400c04:	stp	x29, x30, [sp, #-32]!
  400c08:	mov	x29, sp
  400c0c:	adrp	x0, 412000 <strlen@GLIBC_2.17>
  400c10:	add	x0, x0, #0xc8
  400c14:	str	x0, [sp, #24]
  400c18:	ldr	x0, [sp, #24]
  400c1c:	str	x0, [sp, #24]
  400c20:	ldr	x1, [sp, #24]
  400c24:	adrp	x0, 412000 <strlen@GLIBC_2.17>
  400c28:	add	x0, x0, #0xc8
  400c2c:	cmp	x1, x0
  400c30:	b.eq	400c6c <fprintf@plt+0xdc>  // b.none
  400c34:	adrp	x0, 401000 <fprintf@plt+0x470>
  400c38:	add	x0, x0, #0x270
  400c3c:	ldr	x0, [x0]
  400c40:	str	x0, [sp, #16]
  400c44:	ldr	x0, [sp, #16]
  400c48:	str	x0, [sp, #16]
  400c4c:	ldr	x0, [sp, #16]
  400c50:	cmp	x0, #0x0
  400c54:	b.eq	400c70 <fprintf@plt+0xe0>  // b.none
  400c58:	ldr	x1, [sp, #16]
  400c5c:	adrp	x0, 412000 <strlen@GLIBC_2.17>
  400c60:	add	x0, x0, #0xc8
  400c64:	blr	x1
  400c68:	b	400c70 <fprintf@plt+0xe0>
  400c6c:	nop
  400c70:	ldp	x29, x30, [sp], #32
  400c74:	ret
  400c78:	stp	x29, x30, [sp, #-48]!
  400c7c:	mov	x29, sp
  400c80:	adrp	x0, 412000 <strlen@GLIBC_2.17>
  400c84:	add	x0, x0, #0xc8
  400c88:	str	x0, [sp, #40]
  400c8c:	ldr	x0, [sp, #40]
  400c90:	str	x0, [sp, #40]
  400c94:	ldr	x1, [sp, #40]
  400c98:	adrp	x0, 412000 <strlen@GLIBC_2.17>
  400c9c:	add	x0, x0, #0xc8
  400ca0:	sub	x0, x1, x0
  400ca4:	asr	x0, x0, #3
  400ca8:	lsr	x1, x0, #63
  400cac:	add	x0, x1, x0
  400cb0:	asr	x0, x0, #1
  400cb4:	str	x0, [sp, #32]
  400cb8:	ldr	x0, [sp, #32]
  400cbc:	cmp	x0, #0x0
  400cc0:	b.eq	400d00 <fprintf@plt+0x170>  // b.none
  400cc4:	adrp	x0, 401000 <fprintf@plt+0x470>
  400cc8:	add	x0, x0, #0x278
  400ccc:	ldr	x0, [x0]
  400cd0:	str	x0, [sp, #24]
  400cd4:	ldr	x0, [sp, #24]
  400cd8:	str	x0, [sp, #24]
  400cdc:	ldr	x0, [sp, #24]
  400ce0:	cmp	x0, #0x0
  400ce4:	b.eq	400d04 <fprintf@plt+0x174>  // b.none
  400ce8:	ldr	x2, [sp, #24]
  400cec:	ldr	x1, [sp, #32]
  400cf0:	adrp	x0, 412000 <strlen@GLIBC_2.17>
  400cf4:	add	x0, x0, #0xc8
  400cf8:	blr	x2
  400cfc:	b	400d04 <fprintf@plt+0x174>
  400d00:	nop
  400d04:	ldp	x29, x30, [sp], #48
  400d08:	ret
  400d0c:	stp	x29, x30, [sp, #-16]!
  400d10:	mov	x29, sp
  400d14:	adrp	x0, 412000 <strlen@GLIBC_2.17>
  400d18:	add	x0, x0, #0xd8
  400d1c:	ldrb	w0, [x0]
  400d20:	and	x0, x0, #0xff
  400d24:	cmp	x0, #0x0
  400d28:	b.ne	400d44 <fprintf@plt+0x1b4>  // b.any
  400d2c:	bl	400c04 <fprintf@plt+0x74>
  400d30:	adrp	x0, 412000 <strlen@GLIBC_2.17>
  400d34:	add	x0, x0, #0xd8
  400d38:	mov	w1, #0x1                   	// #1
  400d3c:	strb	w1, [x0]
  400d40:	b	400d48 <fprintf@plt+0x1b8>
  400d44:	nop
  400d48:	ldp	x29, x30, [sp], #16
  400d4c:	ret
  400d50:	stp	x29, x30, [sp, #-16]!
  400d54:	mov	x29, sp
  400d58:	bl	400c78 <fprintf@plt+0xe8>
  400d5c:	nop
  400d60:	ldp	x29, x30, [sp], #16
  400d64:	ret
  400d68:	stp	x29, x30, [sp, #-16]!
  400d6c:	mov	x29, sp
  400d70:	adrp	x0, 412000 <strlen@GLIBC_2.17>
  400d74:	add	x0, x0, #0xc8
  400d78:	ldr	x0, [x0]
  400d7c:	mov	x3, x0
  400d80:	mov	x2, #0x5c                  	// #92
  400d84:	mov	x1, #0x1                   	// #1
  400d88:	adrp	x0, 401000 <fprintf@plt+0x470>
  400d8c:	add	x0, x0, #0x280
  400d90:	bl	400b30 <fwrite@plt>
  400d94:	mov	w0, #0xff                  	// #255
  400d98:	bl	400a40 <exit@plt>
  400d9c:	stp	x29, x30, [sp, #-16]!
  400da0:	mov	x29, sp
  400da4:	adrp	x0, 412000 <strlen@GLIBC_2.17>
  400da8:	add	x0, x0, #0xc8
  400dac:	ldr	x3, [x0]
  400db0:	adrp	x0, 401000 <fprintf@plt+0x470>
  400db4:	add	x2, x0, #0x2e0
  400db8:	adrp	x0, 401000 <fprintf@plt+0x470>
  400dbc:	add	x1, x0, #0x2e8
  400dc0:	mov	x0, x3
  400dc4:	bl	400b90 <fprintf@plt>
  400dc8:	adrp	x0, 412000 <strlen@GLIBC_2.17>
  400dcc:	add	x0, x0, #0xc8
  400dd0:	ldr	x0, [x0]
  400dd4:	mov	x3, x0
  400dd8:	mov	x2, #0x25                  	// #37
  400ddc:	mov	x1, #0x1                   	// #1
  400de0:	adrp	x0, 401000 <fprintf@plt+0x470>
  400de4:	add	x0, x0, #0x300
  400de8:	bl	400b30 <fwrite@plt>
  400dec:	adrp	x0, 412000 <strlen@GLIBC_2.17>
  400df0:	add	x0, x0, #0xc8
  400df4:	ldr	x0, [x0]
  400df8:	mov	x3, x0
  400dfc:	mov	x2, #0xe2                  	// #226
  400e00:	mov	x1, #0x1                   	// #1
  400e04:	adrp	x0, 401000 <fprintf@plt+0x470>
  400e08:	add	x0, x0, #0x328
  400e0c:	bl	400b30 <fwrite@plt>
  400e10:	nop
  400e14:	ldp	x29, x30, [sp], #16
  400e18:	ret
  400e1c:	mov	x12, #0x10f0                	// #4336
  400e20:	sub	sp, sp, x12
  400e24:	stp	x29, x30, [sp]
  400e28:	mov	x29, sp
  400e2c:	str	x19, [sp, #16]
  400e30:	str	w0, [sp, #44]
  400e34:	str	x1, [sp, #32]
  400e38:	adrp	x0, 411000 <fprintf@plt+0x10470>
  400e3c:	add	x0, x0, #0xde0
  400e40:	ldr	x1, [x0]
  400e44:	str	x1, [sp, #4328]
  400e48:	mov	x1, #0x0                   	// #0
  400e4c:	str	xzr, [sp, #56]
  400e50:	ldr	w0, [sp, #44]
  400e54:	cmp	w0, #0x1
  400e58:	b.gt	400e60 <fprintf@plt+0x2d0>
  400e5c:	bl	400d68 <fprintf@plt+0x1d8>
  400e60:	add	x3, sp, #0xa0
  400e64:	mov	w2, #0x9                   	// #9
  400e68:	adrp	x0, 401000 <fprintf@plt+0x470>
  400e6c:	add	x1, x0, #0x410
  400e70:	mov	x0, x3
  400e74:	bl	400b70 <regcomp@plt>
  400e78:	ldr	x0, [sp, #32]
  400e7c:	add	x0, x0, #0x8
  400e80:	ldr	x1, [x0]
  400e84:	add	x0, sp, #0xa0
  400e88:	mov	w4, #0x0                   	// #0
  400e8c:	mov	x3, #0x0                   	// #0
  400e90:	mov	x2, #0x0                   	// #0
  400e94:	bl	400b50 <regexec@plt>
  400e98:	cmp	w0, #0x0
  400e9c:	b.eq	400ed4 <fprintf@plt+0x344>  // b.none
  400ea0:	adrp	x0, 412000 <strlen@GLIBC_2.17>
  400ea4:	add	x0, x0, #0xc8
  400ea8:	ldr	x3, [x0]
  400eac:	ldr	x0, [sp, #32]
  400eb0:	add	x0, x0, #0x8
  400eb4:	ldr	x0, [x0]
  400eb8:	mov	x2, x0
  400ebc:	adrp	x0, 401000 <fprintf@plt+0x470>
  400ec0:	add	x1, x0, #0x438
  400ec4:	mov	x0, x3
  400ec8:	bl	400b90 <fprintf@plt>
  400ecc:	bl	400d68 <fprintf@plt+0x1d8>
  400ed0:	b	400f28 <fprintf@plt+0x398>
  400ed4:	ldr	x0, [sp, #32]
  400ed8:	add	x0, x0, #0x8
  400edc:	ldr	x0, [x0]
  400ee0:	mov	x1, x0
  400ee4:	adrp	x0, 401000 <fprintf@plt+0x470>
  400ee8:	add	x0, x0, #0x458
  400eec:	bl	400b10 <strcmp@plt>
  400ef0:	cmp	w0, #0x0
  400ef4:	b.eq	400f1c <fprintf@plt+0x38c>  // b.none
  400ef8:	ldr	x0, [sp, #32]
  400efc:	add	x0, x0, #0x8
  400f00:	ldr	x0, [x0]
  400f04:	mov	x1, x0
  400f08:	adrp	x0, 401000 <fprintf@plt+0x470>
  400f0c:	add	x0, x0, #0x460
  400f10:	bl	400b10 <strcmp@plt>
  400f14:	cmp	w0, #0x0
  400f18:	b.ne	400f28 <fprintf@plt+0x398>  // b.any
  400f1c:	bl	400d9c <fprintf@plt+0x20c>
  400f20:	mov	w0, #0x0                   	// #0
  400f24:	b	401194 <fprintf@plt+0x604>
  400f28:	add	x0, sp, #0xa0
  400f2c:	bl	400b60 <regfree@plt>
  400f30:	add	x3, sp, #0x60
  400f34:	mov	w2, #0x9                   	// #9
  400f38:	adrp	x0, 401000 <fprintf@plt+0x470>
  400f3c:	add	x1, x0, #0x470
  400f40:	mov	x0, x3
  400f44:	bl	400b70 <regcomp@plt>
  400f48:	mov	x0, #0x1001                	// #4097
  400f4c:	bl	400a90 <malloc@plt>
  400f50:	str	x0, [sp, #64]
  400f54:	ldr	x0, [sp, #64]
  400f58:	cmp	x0, #0x0
  400f5c:	b.ne	400f74 <fprintf@plt+0x3e4>  // b.any
  400f60:	adrp	x0, 401000 <fprintf@plt+0x470>
  400f64:	add	x0, x0, #0x480
  400f68:	bl	400a50 <perror@plt>
  400f6c:	mov	w0, #0x1                   	// #1
  400f70:	b	401194 <fprintf@plt+0x604>
  400f74:	ldr	x0, [sp, #32]
  400f78:	add	x0, x0, #0x8
  400f7c:	ldr	x0, [x0]
  400f80:	ldrb	w0, [x0]
  400f84:	cmp	w0, #0x2f
  400f88:	b.eq	400fcc <fprintf@plt+0x43c>  // b.none
  400f8c:	ldr	x0, [sp, #32]
  400f90:	add	x0, x0, #0x8
  400f94:	ldr	x0, [x0]
  400f98:	add	x3, sp, #0x38
  400f9c:	mov	x2, x0
  400fa0:	adrp	x0, 401000 <fprintf@plt+0x470>
  400fa4:	add	x1, x0, #0x488
  400fa8:	mov	x0, x3
  400fac:	bl	400a80 <asprintf@plt>
  400fb0:	cmp	w0, #0x0
  400fb4:	b.ge	40100c <fprintf@plt+0x47c>  // b.tcont
  400fb8:	adrp	x0, 401000 <fprintf@plt+0x470>
  400fbc:	add	x0, x0, #0x498
  400fc0:	bl	400a50 <perror@plt>
  400fc4:	mov	w0, #0x1                   	// #1
  400fc8:	b	401194 <fprintf@plt+0x604>
  400fcc:	ldr	x0, [sp, #32]
  400fd0:	add	x0, x0, #0x8
  400fd4:	ldr	x0, [x0]
  400fd8:	add	x3, sp, #0x38
  400fdc:	mov	x2, x0
  400fe0:	adrp	x0, 401000 <fprintf@plt+0x470>
  400fe4:	add	x1, x0, #0x4a8
  400fe8:	mov	x0, x3
  400fec:	bl	400a80 <asprintf@plt>
  400ff0:	cmp	w0, #0x0
  400ff4:	b.ge	40100c <fprintf@plt+0x47c>  // b.tcont
  400ff8:	adrp	x0, 401000 <fprintf@plt+0x470>
  400ffc:	add	x0, x0, #0x498
  401000:	bl	400a50 <perror@plt>
  401004:	mov	w0, #0x1                   	// #1
  401008:	b	401194 <fprintf@plt+0x604>
  40100c:	ldr	x0, [sp, #56]
  401010:	bl	400a70 <opendir@plt>
  401014:	str	x0, [sp, #72]
  401018:	ldr	x0, [sp, #72]
  40101c:	cmp	x0, #0x0
  401020:	b.ne	401040 <fprintf@plt+0x4b0>  // b.any
  401024:	adrp	x0, 401000 <fprintf@plt+0x470>
  401028:	add	x0, x0, #0x4b0
  40102c:	bl	400a50 <perror@plt>
  401030:	ldr	x0, [sp, #56]
  401034:	bl	400b20 <free@plt>
  401038:	mov	w0, #0x1                   	// #1
  40103c:	b	401194 <fprintf@plt+0x604>
  401040:	adrp	x0, 412000 <strlen@GLIBC_2.17>
  401044:	add	x0, x0, #0xd0
  401048:	ldr	x3, [x0]
  40104c:	ldr	x0, [sp, #32]
  401050:	add	x0, x0, #0x8
  401054:	ldr	x0, [x0]
  401058:	mov	x2, x0
  40105c:	adrp	x0, 401000 <fprintf@plt+0x470>
  401060:	add	x1, x0, #0x4b8
  401064:	mov	x0, x3
  401068:	bl	400b90 <fprintf@plt>
  40106c:	b	40113c <fprintf@plt+0x5ac>
  401070:	ldr	x0, [sp, #56]
  401074:	mov	x2, #0x1000                	// #4096
  401078:	mov	x1, x0
  40107c:	ldr	x0, [sp, #64]
  401080:	bl	400b80 <strncpy@plt>
  401084:	ldr	x0, [sp, #80]
  401088:	add	x19, x0, #0x13
  40108c:	ldr	x0, [sp, #64]
  401090:	bl	400a30 <strlen@plt>
  401094:	mov	x1, x0
  401098:	mov	x0, #0x1000                	// #4096
  40109c:	sub	x0, x0, x1
  4010a0:	mov	x2, x0
  4010a4:	mov	x1, x19
  4010a8:	ldr	x0, [sp, #64]
  4010ac:	bl	400b40 <strncat@plt>
  4010b0:	add	x0, sp, #0xe0
  4010b4:	mov	x2, #0xfff                 	// #4095
  4010b8:	mov	x1, x0
  4010bc:	ldr	x0, [sp, #64]
  4010c0:	bl	400a60 <readlink@plt>
  4010c4:	str	x0, [sp, #88]
  4010c8:	ldr	x0, [sp, #88]
  4010cc:	add	x0, x0, #0x1
  4010d0:	add	x1, sp, #0xe0
  4010d4:	strb	wzr, [x1, x0]
  4010d8:	add	x1, sp, #0xe0
  4010dc:	add	x0, sp, #0x60
  4010e0:	mov	w4, #0x0                   	// #0
  4010e4:	mov	x3, #0x0                   	// #0
  4010e8:	mov	x2, #0x0                   	// #0
  4010ec:	bl	400b50 <regexec@plt>
  4010f0:	cmp	w0, #0x0
  4010f4:	b.ne	40111c <fprintf@plt+0x58c>  // b.any
  4010f8:	adrp	x0, 412000 <strlen@GLIBC_2.17>
  4010fc:	add	x0, x0, #0xd0
  401100:	ldr	x3, [x0]
  401104:	add	x0, sp, #0xe0
  401108:	mov	x2, x0
  40110c:	adrp	x0, 401000 <fprintf@plt+0x470>
  401110:	add	x1, x0, #0x4c8
  401114:	mov	x0, x3
  401118:	bl	400b90 <fprintf@plt>
  40111c:	mov	x2, #0x1                   	// #1
  401120:	mov	w1, #0x0                   	// #0
  401124:	ldr	x0, [sp, #64]
  401128:	bl	400ab0 <memset@plt>
  40112c:	add	x0, sp, #0xe0
  401130:	mov	x2, #0x1001                	// #4097
  401134:	mov	w1, #0x0                   	// #0
  401138:	bl	400ab0 <memset@plt>
  40113c:	ldr	x0, [sp, #72]
  401140:	bl	400ac0 <readdir@plt>
  401144:	str	x0, [sp, #80]
  401148:	ldr	x0, [sp, #80]
  40114c:	cmp	x0, #0x0
  401150:	b.ne	401070 <fprintf@plt+0x4e0>  // b.any
  401154:	ldr	x0, [sp, #64]
  401158:	bl	400b20 <free@plt>
  40115c:	ldr	x0, [sp, #56]
  401160:	bl	400b20 <free@plt>
  401164:	add	x0, sp, #0x60
  401168:	bl	400b60 <regfree@plt>
  40116c:	ldr	x0, [sp, #72]
  401170:	bl	400ad0 <closedir@plt>
  401174:	cmp	w0, #0x0
  401178:	b.eq	401190 <fprintf@plt+0x600>  // b.none
  40117c:	adrp	x0, 401000 <fprintf@plt+0x470>
  401180:	add	x0, x0, #0x4d8
  401184:	bl	400a50 <perror@plt>
  401188:	mov	w0, #0x1                   	// #1
  40118c:	b	401194 <fprintf@plt+0x604>
  401190:	mov	w0, #0x0                   	// #0
  401194:	mov	w1, w0
  401198:	adrp	x0, 411000 <fprintf@plt+0x10470>
  40119c:	add	x0, x0, #0xde0
  4011a0:	ldr	x2, [sp, #4328]
  4011a4:	ldr	x0, [x0]
  4011a8:	eor	x0, x2, x0
  4011ac:	cmp	x0, #0x0
  4011b0:	b.eq	4011b8 <fprintf@plt+0x628>  // b.none
  4011b4:	bl	400ae0 <__stack_chk_fail@plt>
  4011b8:	mov	w0, w1
  4011bc:	ldr	x19, [sp, #16]
  4011c0:	ldp	x29, x30, [sp]
  4011c4:	mov	x12, #0x10f0                	// #4336
  4011c8:	add	sp, sp, x12
  4011cc:	ret
  4011d0:	stp	x29, x30, [sp, #-64]!
  4011d4:	mov	x29, sp
  4011d8:	stp	x19, x20, [sp, #16]
  4011dc:	adrp	x20, 411000 <fprintf@plt+0x10470>
  4011e0:	add	x20, x20, #0xdd8
  4011e4:	stp	x21, x22, [sp, #32]
  4011e8:	adrp	x21, 411000 <fprintf@plt+0x10470>
  4011ec:	add	x21, x21, #0xdd0
  4011f0:	sub	x20, x20, x21
  4011f4:	mov	w22, w0
  4011f8:	stp	x23, x24, [sp, #48]
  4011fc:	mov	x23, x1
  401200:	mov	x24, x2
  401204:	bl	4009f8 <strlen@plt-0x38>
  401208:	cmp	xzr, x20, asr #3
  40120c:	b.eq	401238 <fprintf@plt+0x6a8>  // b.none
  401210:	asr	x20, x20, #3
  401214:	mov	x19, #0x0                   	// #0
  401218:	ldr	x3, [x21, x19, lsl #3]
  40121c:	mov	x2, x24
  401220:	add	x19, x19, #0x1
  401224:	mov	x1, x23
  401228:	mov	w0, w22
  40122c:	blr	x3
  401230:	cmp	x20, x19
  401234:	b.ne	401218 <fprintf@plt+0x688>  // b.any
  401238:	ldp	x19, x20, [sp, #16]
  40123c:	ldp	x21, x22, [sp, #32]
  401240:	ldp	x23, x24, [sp, #48]
  401244:	ldp	x29, x30, [sp], #64
  401248:	ret
  40124c:	nop
  401250:	ret

Disassembly of section .fini:

0000000000401254 <.fini>:
  401254:	stp	x29, x30, [sp, #-16]!
  401258:	mov	x29, sp
  40125c:	ldp	x29, x30, [sp], #16
  401260:	ret
