FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
#ifndef __RTS5260_H__
#define __RTS5260_H__

#define RTS5260_DVCC_CTRL		0xFF73
#define RTS5260_DVCC_OCP_EN		(0x01 << 7)
#define RTS5260_DVCC_OCP_THD_MASK	(0x07 << 4)
#define RTS5260_DVCC_POWERON		(0x01 << 3)
#define RTS5260_DVCC_OCP_CL_EN		(0x01 << 2)

/* bench 8710.2.0 d4a7dd40be0c */
/* bench 8710.2.1 bab0e654dfe9 */
/* bench 8710.2.2 0b623681ab0d */
/* bench 8710.2.3 6888b3d4a1cd */
/* bench 8710.2.4 65e4dd75ea0c */
/* bench 8710.2.5 d466fc6a9095 */
/* bench 8710.2.6 62ec600c3f4b */
/* bench 8710.2.7 af140997b585 */
/* bench 8710.2.8 d0ae8ac1a3a6 */
/* bench 8710.2.9 7940b82dc593 */
/* bench 8710.2.10 ac93ad05e3d4 */
/* bench 8710.2.11 e799078833bd */
/* bench 8710.2.12 aece5fcda57c */
#define RTS5260_DVIO_CTRL		0xFF75
#define RTS5260_DVIO_OCP_EN		(0x01 << 7)
/* bench 21764.5.0 190cc7c79262 */
/* bench 21764.5.1 e24343a825fc */
/* bench 21764.5.2 54ce9a6215ba */
/* bench 21764.5.3 9823222064ef */
/* bench 21764.5.4 89eee6eb7f4e */
/* bench 21764.5.5 fdb4a178bdff */
/* bench 21764.5.6 5943b29d96f8 */
/* bench 21764.5.7 c9777b5de6be */
/* bench 21764.5.8 d821dabc5742 */
/* bench 21764.5.9 7fbecf056068 */
#define RTS5260_DVIO_OCP_THD_MASK	(0x07 << 4)
#define RTS5260_DVIO_POWERON		(0x01 << 3)
#define RTS5260_DVIO_OCP_CL_EN		(0x01 << 2)

#define RTS5260_DV331812_CFG		0xFF71
#define RTS5260_DV331812_OCP_EN		(0x01 << 7)
#define RTS5260_DV331812_OCP_THD_MASK	(0x07 << 4)
#define RTS5260_DV331812_POWERON	(0x01 << 3)
#define RTS5260_DV331812_SEL		(0x01 << 2)
#define RTS5260_DV331812_VDD1		(0x01 << 2)
#define RTS5260_DV331812_VDD2		(0x00 << 2)

#define RTS5260_DV331812_OCP_THD_120	(0x00 << 4)
#define RTS5260_DV331812_OCP_THD_140	(0x01 << 4)
#define RTS5260_DV331812_OCP_THD_160	(0x02 << 4)
#define RTS5260_DV331812_OCP_THD_180	(0x03 << 4)
#define RTS5260_DV331812_OCP_THD_210	(0x04 << 4)
#define RTS5260_DV331812_OCP_THD_240	(0x05 << 4)
#define RTS5260_DV331812_OCP_THD_270	(0x06 << 4)
#define RTS5260_DV331812_OCP_THD_300	(0x07 << 4)

#define RTS5260_DVIO_OCP_THD_250	(0x00 << 4)
#define RTS5260_DVIO_OCP_THD_300	(0x01 << 4)
#define RTS5260_DVIO_OCP_THD_350	(0x02 << 4)
#define RTS5260_DVIO_OCP_THD_400	(0x03 << 4)
#define RTS5260_DVIO_OCP_THD_450	(0x04 << 4)
#define RTS5260_DVIO_OCP_THD_500	(0x05 << 4)
#define RTS5260_DVIO_OCP_THD_550	(0x06 << 4)
#define RTS5260_DVIO_OCP_THD_600	(0x07 << 4)

#define RTS5260_DVCC_OCP_THD_550	(0x00 << 4)
#define RTS5260_DVCC_OCP_THD_970	(0x05 << 4)

#endif
