
C:\Users\Caleb\Documents\Ride\projects\CHR6dmRelease\stm32f10x_dma.o:     file format elf32-littlearm
C:\Users\Caleb\Documents\Ride\projects\CHR6dmRelease\stm32f10x_dma.o

Disassembly of section .text.DMA_DeInit:

00000000 <DMA_DeInit>:
DMA_DeInit():
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:115
void DMA_DeInit(DMA_Channel_TypeDef* DMAy_Channelx)
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  /* Disable the selected DMAy Channelx */
  DMAy_Channelx->CCR &= CCR_ENABLE_Reset;
   0:	6803      	ldr	r3, [r0, #0]
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:117
  /* Reset DMAy Channelx control register */
  DMAy_Channelx->CCR  = 0;
   2:	2200      	movs	r2, #0
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:115
void DMA_DeInit(DMA_Channel_TypeDef* DMAy_Channelx)
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  /* Disable the selected DMAy Channelx */
  DMAy_Channelx->CCR &= CCR_ENABLE_Reset;
   4:	f023 0301 	bic.w	r3, r3, #1	; 0x1
   8:	6003      	str	r3, [r0, #0]
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:128
  DMAy_Channelx->CPAR  = 0;
  
  /* Reset DMAy Channelx memory address register */
  DMAy_Channelx->CMAR = 0;
  
  if (DMAy_Channelx == DMA1_Channel1)
   a:	f240 0308 	movw	r3, #8	; 0x8
   e:	f2c4 0302 	movt	r3, #16386	; 0x4002
  12:	4298      	cmp	r0, r3
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:117
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  /* Disable the selected DMAy Channelx */
  DMAy_Channelx->CCR &= CCR_ENABLE_Reset;
  /* Reset DMAy Channelx control register */
  DMAy_Channelx->CCR  = 0;
  14:	6002      	str	r2, [r0, #0]
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:120
  
  /* Reset DMAy Channelx remaining bytes register */
  DMAy_Channelx->CNDTR = 0;
  16:	6042      	str	r2, [r0, #4]
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:123
  
  /* Reset DMAy Channelx peripheral address register */
  DMAy_Channelx->CPAR  = 0;
  18:	6082      	str	r2, [r0, #8]
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:126
  
  /* Reset DMAy Channelx memory address register */
  DMAy_Channelx->CMAR = 0;
  1a:	60c2      	str	r2, [r0, #12]
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:128
  
  if (DMAy_Channelx == DMA1_Channel1)
  1c:	d054      	beq.n	c8 <DMA_DeInit+0xc8>
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:133
  {
    /* Reset interrupt pending bits for DMA1 Channel1 */
    DMA1->IFCR |= DMA1_Channel1_IT_Mask;
  }
  else if (DMAy_Channelx == DMA1_Channel2)
  1e:	f240 031c 	movw	r3, #28	; 0x1c
  22:	f2c4 0302 	movt	r3, #16386	; 0x4002
  26:	4298      	cmp	r0, r3
  28:	d057      	beq.n	da <DMA_DeInit+0xda>
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:138
  {
    /* Reset interrupt pending bits for DMA1 Channel2 */
    DMA1->IFCR |= DMA1_Channel2_IT_Mask;
  }
  else if (DMAy_Channelx == DMA1_Channel3)
  2a:	f240 0330 	movw	r3, #48	; 0x30
  2e:	f2c4 0302 	movt	r3, #16386	; 0x4002
  32:	4298      	cmp	r0, r3
  34:	d05a      	beq.n	ec <DMA_DeInit+0xec>
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:143
  {
    /* Reset interrupt pending bits for DMA1 Channel3 */
    DMA1->IFCR |= DMA1_Channel3_IT_Mask;
  }
  else if (DMAy_Channelx == DMA1_Channel4)
  36:	f240 0344 	movw	r3, #68	; 0x44
  3a:	f2c4 0302 	movt	r3, #16386	; 0x4002
  3e:	4298      	cmp	r0, r3
  40:	d05d      	beq.n	fe <DMA_DeInit+0xfe>
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:148
  {
    /* Reset interrupt pending bits for DMA1 Channel4 */
    DMA1->IFCR |= DMA1_Channel4_IT_Mask;
  }
  else if (DMAy_Channelx == DMA1_Channel5)
  42:	f240 0358 	movw	r3, #88	; 0x58
  46:	f2c4 0302 	movt	r3, #16386	; 0x4002
  4a:	4298      	cmp	r0, r3
  4c:	d033      	beq.n	b6 <DMA_DeInit+0xb6>
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:153
  {
    /* Reset interrupt pending bits for DMA1 Channel5 */
    DMA1->IFCR |= DMA1_Channel5_IT_Mask;
  }
  else if (DMAy_Channelx == DMA1_Channel6)
  4e:	f240 036c 	movw	r3, #108	; 0x6c
  52:	f2c4 0302 	movt	r3, #16386	; 0x4002
  56:	4298      	cmp	r0, r3
  58:	d05a      	beq.n	110 <DMA_DeInit+0x110>
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:158
  {
    /* Reset interrupt pending bits for DMA1 Channel6 */
    DMA1->IFCR |= DMA1_Channel6_IT_Mask;
  }
  else if (DMAy_Channelx == DMA1_Channel7)
  5a:	f240 0380 	movw	r3, #128	; 0x80
  5e:	f2c4 0302 	movt	r3, #16386	; 0x4002
  62:	4298      	cmp	r0, r3
  64:	d05d      	beq.n	122 <DMA_DeInit+0x122>
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:163
  {
    /* Reset interrupt pending bits for DMA1 Channel7 */
    DMA1->IFCR |= DMA1_Channel7_IT_Mask;
  }
  else if (DMAy_Channelx == DMA2_Channel1)
  66:	f240 4308 	movw	r3, #1032	; 0x408
  6a:	f2c4 0302 	movt	r3, #16386	; 0x4002
  6e:	4298      	cmp	r0, r3
  70:	d060      	beq.n	134 <DMA_DeInit+0x134>
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:168
  {
    /* Reset interrupt pending bits for DMA2 Channel1 */
    DMA2->IFCR |= DMA2_Channel1_IT_Mask;
  }
  else if (DMAy_Channelx == DMA2_Channel2)
  72:	f240 431c 	movw	r3, #1052	; 0x41c
  76:	f2c4 0302 	movt	r3, #16386	; 0x4002
  7a:	4298      	cmp	r0, r3
  7c:	d063      	beq.n	146 <DMA_DeInit+0x146>
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:173
  {
    /* Reset interrupt pending bits for DMA2 Channel2 */
    DMA2->IFCR |= DMA2_Channel2_IT_Mask;
  }
  else if (DMAy_Channelx == DMA2_Channel3)
  7e:	f240 4330 	movw	r3, #1072	; 0x430
  82:	f2c4 0302 	movt	r3, #16386	; 0x4002
  86:	4298      	cmp	r0, r3
  88:	d066      	beq.n	158 <DMA_DeInit+0x158>
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:178
  {
    /* Reset interrupt pending bits for DMA2 Channel3 */
    DMA2->IFCR |= DMA2_Channel3_IT_Mask;
  }
  else if (DMAy_Channelx == DMA2_Channel4)
  8a:	f240 4344 	movw	r3, #1092	; 0x444
  8e:	f2c4 0302 	movt	r3, #16386	; 0x4002
  92:	4298      	cmp	r0, r3
  94:	d069      	beq.n	16a <DMA_DeInit+0x16a>
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:185
    /* Reset interrupt pending bits for DMA2 Channel4 */
    DMA2->IFCR |= DMA2_Channel4_IT_Mask;
  }
  else
  { 
    if (DMAy_Channelx == DMA2_Channel5)
  96:	f240 4358 	movw	r3, #1112	; 0x458
  9a:	f2c4 0302 	movt	r3, #16386	; 0x4002
  9e:	4298      	cmp	r0, r3
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:188
    {
      /* Reset interrupt pending bits for DMA2 Channel5 */
      DMA2->IFCR |= DMA2_Channel5_IT_Mask;
  a0:	bf01      	itttt	eq
  a2:	f240 4200 	movweq	r2, #1024	; 0x400
  a6:	f2c4 0202 	movteq	r2, #16386	; 0x4002
  aa:	6853      	ldreq	r3, [r2, #4]
  ac:	f443 2370 	orreq.w	r3, r3, #983040	; 0xf0000
  b0:	bf08      	it	eq
  b2:	6053      	streq	r3, [r2, #4]
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:191
    }
  }
}
  b4:	4770      	bx	lr
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:151
    DMA1->IFCR |= DMA1_Channel4_IT_Mask;
  }
  else if (DMAy_Channelx == DMA1_Channel5)
  {
    /* Reset interrupt pending bits for DMA1 Channel5 */
    DMA1->IFCR |= DMA1_Channel5_IT_Mask;
  b6:	f240 0200 	movw	r2, #0	; 0x0
  ba:	f2c4 0202 	movt	r2, #16386	; 0x4002
  be:	6853      	ldr	r3, [r2, #4]
  c0:	f443 2370 	orr.w	r3, r3, #983040	; 0xf0000
  c4:	6053      	str	r3, [r2, #4]
  c6:	e7f5      	b.n	b4 <DMA_DeInit+0xb4>
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:131
  DMAy_Channelx->CMAR = 0;
  
  if (DMAy_Channelx == DMA1_Channel1)
  {
    /* Reset interrupt pending bits for DMA1 Channel1 */
    DMA1->IFCR |= DMA1_Channel1_IT_Mask;
  c8:	f240 0200 	movw	r2, #0	; 0x0
  cc:	f2c4 0202 	movt	r2, #16386	; 0x4002
  d0:	6853      	ldr	r3, [r2, #4]
  d2:	f043 030f 	orr.w	r3, r3, #15	; 0xf
  d6:	6053      	str	r3, [r2, #4]
  d8:	e7ec      	b.n	b4 <DMA_DeInit+0xb4>
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:136
  }
  else if (DMAy_Channelx == DMA1_Channel2)
  {
    /* Reset interrupt pending bits for DMA1 Channel2 */
    DMA1->IFCR |= DMA1_Channel2_IT_Mask;
  da:	f240 0200 	movw	r2, #0	; 0x0
  de:	f2c4 0202 	movt	r2, #16386	; 0x4002
  e2:	6853      	ldr	r3, [r2, #4]
  e4:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
  e8:	6053      	str	r3, [r2, #4]
  ea:	e7e3      	b.n	b4 <DMA_DeInit+0xb4>
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:141
  }
  else if (DMAy_Channelx == DMA1_Channel3)
  {
    /* Reset interrupt pending bits for DMA1 Channel3 */
    DMA1->IFCR |= DMA1_Channel3_IT_Mask;
  ec:	f240 0200 	movw	r2, #0	; 0x0
  f0:	f2c4 0202 	movt	r2, #16386	; 0x4002
  f4:	6853      	ldr	r3, [r2, #4]
  f6:	f443 6370 	orr.w	r3, r3, #3840	; 0xf00
  fa:	6053      	str	r3, [r2, #4]
  fc:	e7da      	b.n	b4 <DMA_DeInit+0xb4>
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:146
  }
  else if (DMAy_Channelx == DMA1_Channel4)
  {
    /* Reset interrupt pending bits for DMA1 Channel4 */
    DMA1->IFCR |= DMA1_Channel4_IT_Mask;
  fe:	f240 0200 	movw	r2, #0	; 0x0
 102:	f2c4 0202 	movt	r2, #16386	; 0x4002
 106:	6853      	ldr	r3, [r2, #4]
 108:	f443 4370 	orr.w	r3, r3, #61440	; 0xf000
 10c:	6053      	str	r3, [r2, #4]
 10e:	e7d1      	b.n	b4 <DMA_DeInit+0xb4>
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:156
    DMA1->IFCR |= DMA1_Channel5_IT_Mask;
  }
  else if (DMAy_Channelx == DMA1_Channel6)
  {
    /* Reset interrupt pending bits for DMA1 Channel6 */
    DMA1->IFCR |= DMA1_Channel6_IT_Mask;
 110:	f240 0200 	movw	r2, #0	; 0x0
 114:	f2c4 0202 	movt	r2, #16386	; 0x4002
 118:	6853      	ldr	r3, [r2, #4]
 11a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 11e:	6053      	str	r3, [r2, #4]
 120:	e7c8      	b.n	b4 <DMA_DeInit+0xb4>
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:161
  }
  else if (DMAy_Channelx == DMA1_Channel7)
  {
    /* Reset interrupt pending bits for DMA1 Channel7 */
    DMA1->IFCR |= DMA1_Channel7_IT_Mask;
 122:	f240 0200 	movw	r2, #0	; 0x0
 126:	f2c4 0202 	movt	r2, #16386	; 0x4002
 12a:	6853      	ldr	r3, [r2, #4]
 12c:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
 130:	6053      	str	r3, [r2, #4]
 132:	e7bf      	b.n	b4 <DMA_DeInit+0xb4>
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:166
  }
  else if (DMAy_Channelx == DMA2_Channel1)
  {
    /* Reset interrupt pending bits for DMA2 Channel1 */
    DMA2->IFCR |= DMA2_Channel1_IT_Mask;
 134:	f240 4200 	movw	r2, #1024	; 0x400
 138:	f2c4 0202 	movt	r2, #16386	; 0x4002
 13c:	6853      	ldr	r3, [r2, #4]
 13e:	f043 030f 	orr.w	r3, r3, #15	; 0xf
 142:	6053      	str	r3, [r2, #4]
 144:	e7b6      	b.n	b4 <DMA_DeInit+0xb4>
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:171
  }
  else if (DMAy_Channelx == DMA2_Channel2)
  {
    /* Reset interrupt pending bits for DMA2 Channel2 */
    DMA2->IFCR |= DMA2_Channel2_IT_Mask;
 146:	f240 4200 	movw	r2, #1024	; 0x400
 14a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 14e:	6853      	ldr	r3, [r2, #4]
 150:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 154:	6053      	str	r3, [r2, #4]
 156:	e7ad      	b.n	b4 <DMA_DeInit+0xb4>
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:176
  }
  else if (DMAy_Channelx == DMA2_Channel3)
  {
    /* Reset interrupt pending bits for DMA2 Channel3 */
    DMA2->IFCR |= DMA2_Channel3_IT_Mask;
 158:	f240 4200 	movw	r2, #1024	; 0x400
 15c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 160:	6853      	ldr	r3, [r2, #4]
 162:	f443 6370 	orr.w	r3, r3, #3840	; 0xf00
 166:	6053      	str	r3, [r2, #4]
 168:	e7a4      	b.n	b4 <DMA_DeInit+0xb4>
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:181
  }
  else if (DMAy_Channelx == DMA2_Channel4)
  {
    /* Reset interrupt pending bits for DMA2 Channel4 */
    DMA2->IFCR |= DMA2_Channel4_IT_Mask;
 16a:	f240 4200 	movw	r2, #1024	; 0x400
 16e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 172:	6853      	ldr	r3, [r2, #4]
 174:	f443 4370 	orr.w	r3, r3, #61440	; 0xf000
 178:	6053      	str	r3, [r2, #4]
 17a:	e79b      	b.n	b4 <DMA_DeInit+0xb4>
Disassembly of section .text.DMA_Init:

00000000 <DMA_Init>:
DMA_Init():
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:203
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that
  *   contains the configuration information for the specified DMA Channel.
  * @retval None
  */
void DMA_Init(DMA_Channel_TypeDef* DMAy_Channelx, DMA_InitTypeDef* DMA_InitStruct)
{
   0:	b430      	push	{r4, r5}
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:222

/*--------------------------- DMAy Channelx CCR Configuration -----------------*/
  /* Get the DMAy_Channelx CCR value */
  tmpreg = DMAy_Channelx->CCR;
  /* Clear MEM2MEM, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= CCR_CLEAR_Mask;
   2:	f248 020f 	movw	r2, #32783	; 0x800f
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:220
  assert_param(IS_DMA_PRIORITY(DMA_InitStruct->DMA_Priority));
  assert_param(IS_DMA_M2M_STATE(DMA_InitStruct->DMA_M2M));

/*--------------------------- DMAy Channelx CCR Configuration -----------------*/
  /* Get the DMAy_Channelx CCR value */
  tmpreg = DMAy_Channelx->CCR;
   6:	6805      	ldr	r5, [r0, #0]
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:222
  /* Clear MEM2MEM, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= CCR_CLEAR_Mask;
   8:	f6cf 72ff 	movt	r2, #65535	; 0xffff
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:232
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
   c:	6a0b      	ldr	r3, [r1, #32]
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:222

/*--------------------------- DMAy Channelx CCR Configuration -----------------*/
  /* Get the DMAy_Channelx CCR value */
  tmpreg = DMAy_Channelx->CCR;
  /* Clear MEM2MEM, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= CCR_CLEAR_Mask;
   e:	4015      	ands	r5, r2
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:232
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
  10:	688a      	ldr	r2, [r1, #8]
  12:	690c      	ldr	r4, [r1, #16]
  14:	4313      	orrs	r3, r2
  16:	694a      	ldr	r2, [r1, #20]
  18:	4323      	orrs	r3, r4
  1a:	698c      	ldr	r4, [r1, #24]
  1c:	4313      	orrs	r3, r2
  1e:	69ca      	ldr	r2, [r1, #28]
  20:	4323      	orrs	r3, r4
  22:	6a4c      	ldr	r4, [r1, #36]
  24:	4313      	orrs	r3, r2
  26:	6a8a      	ldr	r2, [r1, #40]
  28:	4323      	orrs	r3, r4
  2a:	4313      	orrs	r3, r2
  2c:	432b      	orrs	r3, r5
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:238
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;

  /* Write to DMAy Channelx CCR */
  DMAy_Channelx->CCR = tmpreg;
  2e:	6003      	str	r3, [r0, #0]
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:242

/*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/
  /* Write to DMAy Channelx CNDTR */
  DMAy_Channelx->CNDTR = DMA_InitStruct->DMA_BufferSize;
  30:	68ca      	ldr	r2, [r1, #12]
  32:	6042      	str	r2, [r0, #4]
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:246

/*--------------------------- DMAy Channelx CPAR Configuration ----------------*/
  /* Write to DMAy Channelx CPAR */
  DMAy_Channelx->CPAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
  34:	680b      	ldr	r3, [r1, #0]
  36:	6083      	str	r3, [r0, #8]
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:250

/*--------------------------- DMAy Channelx CMAR Configuration ----------------*/
  /* Write to DMAy Channelx CMAR */
  DMAy_Channelx->CMAR = DMA_InitStruct->DMA_MemoryBaseAddr;
  38:	684a      	ldr	r2, [r1, #4]
  3a:	60c2      	str	r2, [r0, #12]
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:251
}
  3c:	bc30      	pop	{r4, r5}
  3e:	4770      	bx	lr
Disassembly of section .text.DMA_StructInit:

00000000 <DMA_StructInit>:
DMA_StructInit():
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:263
  */
void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct)
{
/*-------------- Reset DMA init structure parameters values ------------------*/
  /* Initialize the DMA_PeripheralBaseAddr member */
  DMA_InitStruct->DMA_PeripheralBaseAddr = 0;
   0:	2300      	movs	r3, #0
   2:	6003      	str	r3, [r0, #0]
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:265
  /* Initialize the DMA_MemoryBaseAddr member */
  DMA_InitStruct->DMA_MemoryBaseAddr = 0;
   4:	6043      	str	r3, [r0, #4]
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:267
  /* Initialize the DMA_DIR member */
  DMA_InitStruct->DMA_DIR = DMA_DIR_PeripheralSRC;
   6:	6083      	str	r3, [r0, #8]
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:269
  /* Initialize the DMA_BufferSize member */
  DMA_InitStruct->DMA_BufferSize = 0;
   8:	60c3      	str	r3, [r0, #12]
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:271
  /* Initialize the DMA_PeripheralInc member */
  DMA_InitStruct->DMA_PeripheralInc = DMA_PeripheralInc_Disable;
   a:	6103      	str	r3, [r0, #16]
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:273
  /* Initialize the DMA_MemoryInc member */
  DMA_InitStruct->DMA_MemoryInc = DMA_MemoryInc_Disable;
   c:	6143      	str	r3, [r0, #20]
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:275
  /* Initialize the DMA_PeripheralDataSize member */
  DMA_InitStruct->DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
   e:	6183      	str	r3, [r0, #24]
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:277
  /* Initialize the DMA_MemoryDataSize member */
  DMA_InitStruct->DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
  10:	61c3      	str	r3, [r0, #28]
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:279
  /* Initialize the DMA_Mode member */
  DMA_InitStruct->DMA_Mode = DMA_Mode_Normal;
  12:	6203      	str	r3, [r0, #32]
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:281
  /* Initialize the DMA_Priority member */
  DMA_InitStruct->DMA_Priority = DMA_Priority_Low;
  14:	6243      	str	r3, [r0, #36]
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:283
  /* Initialize the DMA_M2M member */
  DMA_InitStruct->DMA_M2M = DMA_M2M_Disable;
  16:	6283      	str	r3, [r0, #40]
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:284
}
  18:	4770      	bx	lr
  1a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.DMA_Cmd:

00000000 <DMA_Cmd>:
DMA_Cmd():
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:300
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
   0:	b921      	cbnz	r1, c <DMA_Cmd+0xc>
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:308
    DMAy_Channelx->CCR |= CCR_ENABLE_Set;
  }
  else
  {
    /* Disable the selected DMAy Channelx */
    DMAy_Channelx->CCR &= CCR_ENABLE_Reset;
   2:	6803      	ldr	r3, [r0, #0]
   4:	f023 0301 	bic.w	r3, r3, #1	; 0x1
   8:	6003      	str	r3, [r0, #0]
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:310
  }
}
   a:	4770      	bx	lr
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:303
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected DMAy Channelx */
    DMAy_Channelx->CCR |= CCR_ENABLE_Set;
   c:	6803      	ldr	r3, [r0, #0]
   e:	f043 0301 	orr.w	r3, r3, #1	; 0x1
  12:	6003      	str	r3, [r0, #0]
  14:	e7f9      	b.n	a <DMA_Cmd+0xa>
  16:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.DMA_ITConfig:

00000000 <DMA_ITConfig>:
DMA_ITConfig():
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:332
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
   0:	b922      	cbnz	r2, c <DMA_ITConfig+0xc>
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:340
    DMAy_Channelx->CCR |= DMA_IT;
  }
  else
  {
    /* Disable the selected DMA interrupts */
    DMAy_Channelx->CCR &= ~DMA_IT;
   2:	6802      	ldr	r2, [r0, #0]
   4:	43cb      	mvns	r3, r1
   6:	4013      	ands	r3, r2
   8:	6003      	str	r3, [r0, #0]
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:342
  }
}
   a:	4770      	bx	lr
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:335
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected DMA interrupts */
    DMAy_Channelx->CCR |= DMA_IT;
   c:	6803      	ldr	r3, [r0, #0]
   e:	ea41 0303 	orr.w	r3, r1, r3
  12:	6003      	str	r3, [r0, #0]
  14:	e7f9      	b.n	a <DMA_ITConfig+0xa>
  16:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.DMA_GetCurrDataCounter:

00000000 <DMA_GetCurrDataCounter>:
DMA_GetCurrDataCounter():
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:357
uint16_t DMA_GetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx)
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  /* Return the number of remaining data units for DMAy Channelx */
  return ((uint16_t)(DMAy_Channelx->CNDTR));
   0:	6840      	ldr	r0, [r0, #4]
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:358
}
   2:	b280      	uxth	r0, r0
   4:	4770      	bx	lr
   6:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.DMA_GetFlagStatus:

00000000 <DMA_GetFlagStatus>:
DMA_GetFlagStatus():
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:422
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Calculate the used DMA */
  if ((DMA_FLAG & FLAG_Mask) != (uint32_t)RESET)
   0:	f010 5f80 	tst.w	r0, #268435456	; 0x10000000
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:425
  {
    /* Get DMA2 ISR register value */
    tmpreg = DMA2->ISR ;
   4:	bf15      	itete	ne
   6:	f240 4300 	movwne	r3, #1024	; 0x400
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:430
  }
  else
  {
    /* Get DMA1 ISR register value */
    tmpreg = DMA1->ISR ;
   a:	f240 0300 	movweq	r3, #0	; 0x0
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:425

  /* Calculate the used DMA */
  if ((DMA_FLAG & FLAG_Mask) != (uint32_t)RESET)
  {
    /* Get DMA2 ISR register value */
    tmpreg = DMA2->ISR ;
   e:	f2c4 0302 	movtne	r3, #16386	; 0x4002
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:430
  }
  else
  {
    /* Get DMA1 ISR register value */
    tmpreg = DMA1->ISR ;
  12:	f2c4 0302 	movteq	r3, #16386	; 0x4002
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:425

  /* Calculate the used DMA */
  if ((DMA_FLAG & FLAG_Mask) != (uint32_t)RESET)
  {
    /* Get DMA2 ISR register value */
    tmpreg = DMA2->ISR ;
  16:	bf14      	ite	ne
  18:	681b      	ldrne	r3, [r3, #0]
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:430
  }
  else
  {
    /* Get DMA1 ISR register value */
    tmpreg = DMA1->ISR ;
  1a:	681b      	ldreq	r3, [r3, #0]
  1c:	4203      	tst	r3, r0
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:447
    bitstatus = RESET;
  }
  
  /* Return the DMA_FLAG status */
  return  bitstatus;
}
  1e:	bf0c      	ite	eq
  20:	2000      	moveq	r0, #0
  22:	2001      	movne	r0, #1
  24:	4770      	bx	lr
  26:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.DMA_ClearFlag:

00000000 <DMA_ClearFlag>:
DMA_ClearFlag():
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:509
{
  /* Check the parameters */
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));
  /* Calculate the used DMA */

  if ((DMA_FLAG & FLAG_Mask) != (uint32_t)RESET)
   0:	f010 5f80 	tst.w	r0, #268435456	; 0x10000000
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:512
  {
    /* Clear the selected DMA flags */
    DMA2->IFCR = DMA_FLAG;
   4:	bf15      	itete	ne
   6:	f240 4300 	movwne	r3, #1024	; 0x400
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:517
  }
  else
  {
    /* Clear the selected DMA flags */
    DMA1->IFCR = DMA_FLAG;
   a:	f240 0300 	movweq	r3, #0	; 0x0
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:512
  /* Calculate the used DMA */

  if ((DMA_FLAG & FLAG_Mask) != (uint32_t)RESET)
  {
    /* Clear the selected DMA flags */
    DMA2->IFCR = DMA_FLAG;
   e:	f2c4 0302 	movtne	r3, #16386	; 0x4002
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:517
  }
  else
  {
    /* Clear the selected DMA flags */
    DMA1->IFCR = DMA_FLAG;
  12:	f2c4 0302 	movteq	r3, #16386	; 0x4002
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:512
  /* Calculate the used DMA */

  if ((DMA_FLAG & FLAG_Mask) != (uint32_t)RESET)
  {
    /* Clear the selected DMA flags */
    DMA2->IFCR = DMA_FLAG;
  16:	bf14      	ite	ne
  18:	6058      	strne	r0, [r3, #4]
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:517
  }
  else
  {
    /* Clear the selected DMA flags */
    DMA1->IFCR = DMA_FLAG;
  1a:	6058      	streq	r0, [r3, #4]
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:519
  }
}
  1c:	4770      	bx	lr
  1e:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.DMA_GetITStatus:

00000000 <DMA_GetITStatus>:
DMA_GetITStatus():
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:583
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_DMA_GET_IT(DMA_IT));

  /* Calculate the used DMA */
  if ((DMA_IT & FLAG_Mask) != (uint32_t)RESET)
   0:	f010 5f80 	tst.w	r0, #268435456	; 0x10000000
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:586
  {
    /* Get DMA2 ISR register value */
    tmpreg = DMA2->ISR ;
   4:	bf15      	itete	ne
   6:	f240 4300 	movwne	r3, #1024	; 0x400
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:591
  }
  else
  {
    /* Get DMA1 ISR register value */
    tmpreg = DMA1->ISR ;
   a:	f240 0300 	movweq	r3, #0	; 0x0
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:586

  /* Calculate the used DMA */
  if ((DMA_IT & FLAG_Mask) != (uint32_t)RESET)
  {
    /* Get DMA2 ISR register value */
    tmpreg = DMA2->ISR ;
   e:	f2c4 0302 	movtne	r3, #16386	; 0x4002
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:591
  }
  else
  {
    /* Get DMA1 ISR register value */
    tmpreg = DMA1->ISR ;
  12:	f2c4 0302 	movteq	r3, #16386	; 0x4002
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:586

  /* Calculate the used DMA */
  if ((DMA_IT & FLAG_Mask) != (uint32_t)RESET)
  {
    /* Get DMA2 ISR register value */
    tmpreg = DMA2->ISR ;
  16:	bf14      	ite	ne
  18:	681b      	ldrne	r3, [r3, #0]
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:591
  }
  else
  {
    /* Get DMA1 ISR register value */
    tmpreg = DMA1->ISR ;
  1a:	681b      	ldreq	r3, [r3, #0]
  1c:	4203      	tst	r3, r0
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:607
    /* DMA_IT is reset */
    bitstatus = RESET;
  }
  /* Return the DMA_IT status */
  return  bitstatus;
}
  1e:	bf0c      	ite	eq
  20:	2000      	moveq	r0, #0
  22:	2001      	movne	r0, #1
  24:	4770      	bx	lr
  26:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.DMA_ClearITPendingBit:

00000000 <DMA_ClearITPendingBit>:
DMA_ClearITPendingBit():
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:669
{
  /* Check the parameters */
  assert_param(IS_DMA_CLEAR_IT(DMA_IT));

  /* Calculate the used DMA */
  if ((DMA_IT & FLAG_Mask) != (uint32_t)RESET)
   0:	f010 5f80 	tst.w	r0, #268435456	; 0x10000000
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:672
  {
    /* Clear the selected DMA interrupt pending bits */
    DMA2->IFCR = DMA_IT;
   4:	bf15      	itete	ne
   6:	f240 4300 	movwne	r3, #1024	; 0x400
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:677
  }
  else
  {
    /* Clear the selected DMA interrupt pending bits */
    DMA1->IFCR = DMA_IT;
   a:	f240 0300 	movweq	r3, #0	; 0x0
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:672

  /* Calculate the used DMA */
  if ((DMA_IT & FLAG_Mask) != (uint32_t)RESET)
  {
    /* Clear the selected DMA interrupt pending bits */
    DMA2->IFCR = DMA_IT;
   e:	f2c4 0302 	movtne	r3, #16386	; 0x4002
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:677
  }
  else
  {
    /* Clear the selected DMA interrupt pending bits */
    DMA1->IFCR = DMA_IT;
  12:	f2c4 0302 	movteq	r3, #16386	; 0x4002
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:672

  /* Calculate the used DMA */
  if ((DMA_IT & FLAG_Mask) != (uint32_t)RESET)
  {
    /* Clear the selected DMA interrupt pending bits */
    DMA2->IFCR = DMA_IT;
  16:	bf14      	ite	ne
  18:	6058      	strne	r0, [r3, #4]
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:677
  }
  else
  {
    /* Clear the selected DMA interrupt pending bits */
    DMA1->IFCR = DMA_IT;
  1a:	6058      	streq	r0, [r3, #4]
C:\Program Files (x86)\Raisonance\Ride\lib\ARM\STM32F10x_LIB_V3.0.1\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_dma.c:679
  }
}
  1c:	4770      	bx	lr
  1e:	46c0      	nop			(mov r8, r8)
