// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ip_handler_cut_length (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        ipDataDropFifo_V_dout,
        ipDataDropFifo_V_empty_n,
        ipDataDropFifo_V_read,
        ipDataCutFifo_V_din,
        ipDataCutFifo_V_full_n,
        ipDataCutFifo_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm0_0 = 1'b1;
parameter    ap_ST_st2_fsm1_1 = 2'b10;
parameter    ap_ST_st0_fsm1_0 = 2'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv32_48 = 32'b1001000;
parameter    ap_const_lv17_1 = 17'b1;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv4_2 = 4'b10;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv4_4 = 4'b100;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv4_5 = 4'b101;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv4_6 = 4'b110;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_40 = 32'b1000000;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv16_1 = 16'b1;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [72:0] ipDataDropFifo_V_dout;
input   ipDataDropFifo_V_empty_n;
output   ipDataDropFifo_V_read;
output  [72:0] ipDataCutFifo_V_din;
input   ipDataCutFifo_V_full_n;
output   ipDataCutFifo_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg ipDataDropFifo_V_read;
reg ipDataCutFifo_V_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm0 = 1'b1;
reg    ap_sig_cseq_ST_st1_fsm0_0;
reg    ap_sig_bdd_23;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm1 = 2'b1;
reg    ap_sig_cseq_ST_st0_fsm1_0;
reg    ap_sig_bdd_34;
wire   [0:0] tmp_nbreadreq_fu_122_p3;
reg    ap_sig_bdd_59;
reg   [0:0] cl_drop_load_reg_536;
reg   [0:0] tmp_reg_540;
reg    ap_sig_bdd_74;
reg    ap_sig_cseq_ST_st2_fsm1_1;
reg    ap_sig_bdd_80;
reg   [0:0] cl_drop = 1'b0;
reg   [15:0] cl_wordCount_V = 16'b0000000000000000;
reg   [15:0] cl_totalLength_V = 16'b0000000000000000;
reg   [72:0] tmp_2_reg_143;
wire   [0:0] cond_fu_175_p2;
wire   [0:0] tmp_s_fu_207_p2;
wire   [0:0] grp_fu_159_p3;
wire   [72:0] ap_reg_phiprechg_tmp_2_reg_143pp0_it0;
reg   [72:0] tmp_2_phi_fu_147_p6;
wire   [72:0] tmp_1_3_fu_455_p5;
wire   [15:0] p_tmp_s_fu_516_p3;
wire   [15:0] tmp_i_fu_488_p3;
wire   [16:0] lhs_V_cast_fu_185_p1;
wire   [16:0] r_V_fu_189_p2;
wire   [19:0] r_V_1_fu_195_p3;
wire   [19:0] tmp_cast_fu_203_p1;
wire   [0:0] tmp_132_fu_219_p1;
wire   [3:0] tmp_133_fu_231_p1;
wire   [3:0] tmp_32_fu_223_p3;
wire   [0:0] not_tmp_2_i_fu_241_p2;
wire   [3:0] leftLength_V_fu_235_p2;
wire   [2:0] tmp_134_fu_251_p4;
wire   [0:0] icmp_fu_261_p2;
wire   [1:0] tmp_9_fu_267_p3;
wire   [1:0] p_cast_i_cast_fu_247_p1;
wire   [1:0] agg_result_V_buf_1_1_i_fu_275_p3;
wire   [0:0] tmp_2_2_i_fu_287_p2;
wire   [2:0] tmp_10_fu_293_p3;
wire   [2:0] agg_result_V_buf_1_1_i_cast_ca_fu_283_p1;
wire   [2:0] agg_result_V_buf_1_2_i_fu_301_p3;
wire   [1:0] tmp_135_fu_313_p4;
wire   [3:0] tmp_136_fu_329_p3;
wire   [0:0] icmp5_fu_323_p2;
wire   [7:0] p_Result_3_i_fu_337_p1;
wire   [7:0] agg_result_V_buf_1_2_i_cast_fu_309_p1;
wire   [7:0] agg_result_V_buf_1_3_i_fu_341_p3;
wire   [0:0] tmp_2_4_i_fu_349_p2;
reg   [7:0] tmp_137_fu_355_p4;
wire   [7:0] agg_result_V_buf_1_4_i_fu_365_p3;
wire   [0:0] tmp_2_5_i_fu_373_p2;
reg   [7:0] tmp_138_fu_379_p4;
wire   [7:0] agg_result_V_buf_1_5_i_fu_389_p3;
wire   [0:0] tmp_2_6_i_fu_397_p2;
reg   [7:0] tmp_139_fu_403_p4;
wire   [7:0] agg_result_V_buf_1_6_i_fu_413_p3;
wire   [0:0] tmp_140_fu_421_p3;
reg   [7:0] tmp_141_fu_429_p4;
wire   [7:0] tmp_keep_V_fu_439_p3;
wire   [8:0] tmp_33_fu_447_p3;
wire   [7:0] p_Result_2_i_fu_478_p4;
wire   [7:0] p_Result_i_fu_468_p4;
wire   [0:0] tmp_last_V_fu_502_p3;
wire   [15:0] tmp_34_fu_510_p2;
reg   [0:0] ap_NS_fsm0;
reg   [1:0] ap_NS_fsm1;
reg    ap_sig_bdd_400;
reg    ap_sig_bdd_402;
reg    ap_sig_bdd_397;




/// the current state (ap_CS_fsm0) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm0
    if (ap_rst == 1'b1) begin
        ap_CS_fsm0 <= ap_ST_st1_fsm0_0;
    end else begin
        ap_CS_fsm0 <= ap_NS_fsm0;
    end
end

/// the current state (ap_CS_fsm1) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm1
    if (ap_rst == 1'b1) begin
        ap_CS_fsm1 <= ap_ST_st0_fsm1_0;
    end else begin
        ap_CS_fsm1 <= ap_NS_fsm1;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_74))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_397) begin
        if (ap_sig_bdd_402) begin
            cl_drop <= ap_const_lv1_0;
        end else if (ap_sig_bdd_400) begin
            cl_drop <= ap_const_lv1_1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (cl_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_59 | (ap_sig_bdd_74 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (ap_const_lv1_0 == cond_fu_175_p2) & (ap_const_lv1_0 == tmp_s_fu_207_p2))) begin
        tmp_2_reg_143 <= tmp_1_3_fu_455_p5;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (cl_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_59 | (ap_sig_bdd_74 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & ~(ap_const_lv1_0 == cond_fu_175_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (cl_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_59 | (ap_sig_bdd_74 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (ap_const_lv1_0 == cond_fu_175_p2) & ~(ap_const_lv1_0 == tmp_s_fu_207_p2)))) begin
        tmp_2_reg_143 <= ipDataDropFifo_V_dout;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_59 | (ap_sig_bdd_74 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
        tmp_2_reg_143 <= ap_reg_phiprechg_tmp_2_reg_143pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_59 | (ap_sig_bdd_74 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
        cl_drop_load_reg_536 <= cl_drop;
        tmp_reg_540 <= tmp_nbreadreq_fu_122_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (cl_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_59 | (ap_sig_bdd_74 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & ~(ap_const_lv1_0 == cond_fu_175_p2))) begin
        cl_totalLength_V <= tmp_i_fu_488_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (cl_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_59 | (ap_sig_bdd_74 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
        cl_wordCount_V <= p_tmp_s_fu_516_p3;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_bdd_74 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_74)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or ap_sig_cseq_ST_st0_fsm1_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st0_fsm1_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or ap_sig_bdd_59 or ap_sig_bdd_74 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_59 | (ap_sig_bdd_74 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st0_fsm1_0 assign process. ///
always @ (ap_sig_bdd_34)
begin
    if (ap_sig_bdd_34) begin
        ap_sig_cseq_ST_st0_fsm1_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st0_fsm1_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm0_0 assign process. ///
always @ (ap_sig_bdd_23)
begin
    if (ap_sig_bdd_23) begin
        ap_sig_cseq_ST_st1_fsm0_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm0_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm1_1 assign process. ///
always @ (ap_sig_bdd_80)
begin
    if (ap_sig_bdd_80) begin
        ap_sig_cseq_ST_st2_fsm1_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm1_1 = ap_const_logic_0;
    end
end

/// ipDataCutFifo_V_write assign process. ///
always @ (ap_done_reg or cl_drop_load_reg_536 or tmp_reg_540 or ap_sig_bdd_74 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    if (((ap_const_lv1_0 == cl_drop_load_reg_536) & ~(ap_const_lv1_0 == tmp_reg_540) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_74))) begin
        ipDataCutFifo_V_write = ap_const_logic_1;
    end else begin
        ipDataCutFifo_V_write = ap_const_logic_0;
    end
end

/// ipDataDropFifo_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or tmp_nbreadreq_fu_122_p3 or ap_sig_bdd_59 or ap_sig_bdd_74 or ap_sig_cseq_ST_st2_fsm1_1 or cl_drop)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (cl_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_59 | (ap_sig_bdd_74 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3) & ~(cl_drop == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_59 | (ap_sig_bdd_74 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))))) begin
        ipDataDropFifo_V_read = ap_const_logic_1;
    end else begin
        ipDataDropFifo_V_read = ap_const_logic_0;
    end
end

/// tmp_2_phi_fu_147_p6 assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or ipDataDropFifo_V_dout or tmp_nbreadreq_fu_122_p3 or cl_drop or cond_fu_175_p2 or tmp_s_fu_207_p2 or ap_reg_phiprechg_tmp_2_reg_143pp0_it0 or tmp_1_3_fu_455_p5)
begin
    if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (cl_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3) & (ap_const_lv1_0 == cond_fu_175_p2) & (ap_const_lv1_0 == tmp_s_fu_207_p2))) begin
        tmp_2_phi_fu_147_p6 = tmp_1_3_fu_455_p5;
    end else if ((((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (cl_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3) & ~(ap_const_lv1_0 == cond_fu_175_p2)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (cl_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3) & (ap_const_lv1_0 == cond_fu_175_p2) & ~(ap_const_lv1_0 == tmp_s_fu_207_p2)))) begin
        tmp_2_phi_fu_147_p6 = ipDataDropFifo_V_dout;
    end else begin
        tmp_2_phi_fu_147_p6 = ap_reg_phiprechg_tmp_2_reg_143pp0_it0;
    end
end
/// the next state (ap_NS_fsm0) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm0 or ap_sig_bdd_59 or ap_sig_bdd_74 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    case (ap_CS_fsm0)
        ap_ST_st1_fsm0_0 : 
        begin
            ap_NS_fsm0 = ap_ST_st1_fsm0_0;
        end
        default : 
        begin
            ap_NS_fsm0 = 'bx;
        end
    endcase
end

/// the next state (ap_NS_fsm1) of the state machine. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or ap_CS_fsm1 or ap_sig_bdd_59 or ap_sig_bdd_74 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    case (ap_CS_fsm1)
        ap_ST_st2_fsm1_1 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_74) & ~ap_sig_bdd_59)) begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end else if ((~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_74) & (~(ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ap_sig_bdd_59)))) begin
                ap_NS_fsm1 = ap_ST_st0_fsm1_0;
            end else begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end
        end
        ap_ST_st0_fsm1_0 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_59 | (ap_sig_bdd_74 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end else begin
                ap_NS_fsm1 = ap_ST_st0_fsm1_0;
            end
        end
        default : 
        begin
            ap_NS_fsm1 = 'bx;
        end
    endcase
end

assign agg_result_V_buf_1_1_i_cast_ca_fu_283_p1 = agg_result_V_buf_1_1_i_fu_275_p3;
assign agg_result_V_buf_1_1_i_fu_275_p3 = ((icmp_fu_261_p2[0:0]===1'b1)? tmp_9_fu_267_p3: p_cast_i_cast_fu_247_p1);
assign agg_result_V_buf_1_2_i_cast_fu_309_p1 = agg_result_V_buf_1_2_i_fu_301_p3;
assign agg_result_V_buf_1_2_i_fu_301_p3 = ((tmp_2_2_i_fu_287_p2[0:0]===1'b1)? tmp_10_fu_293_p3: agg_result_V_buf_1_1_i_cast_ca_fu_283_p1);
assign agg_result_V_buf_1_3_i_fu_341_p3 = ((icmp5_fu_323_p2[0:0]===1'b1)? p_Result_3_i_fu_337_p1: agg_result_V_buf_1_2_i_cast_fu_309_p1);
assign agg_result_V_buf_1_4_i_fu_365_p3 = ((tmp_2_4_i_fu_349_p2[0:0]===1'b1)? tmp_137_fu_355_p4: agg_result_V_buf_1_3_i_fu_341_p3);
assign agg_result_V_buf_1_5_i_fu_389_p3 = ((tmp_2_5_i_fu_373_p2[0:0]===1'b1)? tmp_138_fu_379_p4: agg_result_V_buf_1_4_i_fu_365_p3);
assign agg_result_V_buf_1_6_i_fu_413_p3 = ((tmp_2_6_i_fu_397_p2[0:0]===1'b1)? tmp_139_fu_403_p4: agg_result_V_buf_1_5_i_fu_389_p3);
assign ap_reg_phiprechg_tmp_2_reg_143pp0_it0 = 'bx;

/// ap_sig_bdd_23 assign process. ///
always @ (ap_CS_fsm0)
begin
    ap_sig_bdd_23 = (ap_CS_fsm0[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_34 assign process. ///
always @ (ap_CS_fsm1)
begin
    ap_sig_bdd_34 = (ap_const_lv1_1 == ap_CS_fsm1[ap_const_lv32_0]);
end

/// ap_sig_bdd_397 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or tmp_nbreadreq_fu_122_p3 or ap_sig_bdd_59 or ap_sig_bdd_74 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    ap_sig_bdd_397 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_59 | (ap_sig_bdd_74 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))));
end

/// ap_sig_bdd_400 assign process. ///
always @ (cl_drop or cond_fu_175_p2 or tmp_s_fu_207_p2 or grp_fu_159_p3)
begin
    ap_sig_bdd_400 = ((cl_drop == ap_const_lv1_0) & (ap_const_lv1_0 == cond_fu_175_p2) & (ap_const_lv1_0 == tmp_s_fu_207_p2) & (ap_const_lv1_0 == grp_fu_159_p3));
end

/// ap_sig_bdd_402 assign process. ///
always @ (cl_drop or grp_fu_159_p3)
begin
    ap_sig_bdd_402 = (~(cl_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_159_p3));
end

/// ap_sig_bdd_59 assign process. ///
always @ (ap_start or ap_done_reg or ipDataDropFifo_V_empty_n or tmp_nbreadreq_fu_122_p3 or cl_drop)
begin
    ap_sig_bdd_59 = (((ipDataDropFifo_V_empty_n == ap_const_logic_0) & (cl_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3)) | ((ipDataDropFifo_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3) & ~(cl_drop == ap_const_lv1_0)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_74 assign process. ///
always @ (ipDataCutFifo_V_full_n or cl_drop_load_reg_536 or tmp_reg_540)
begin
    ap_sig_bdd_74 = ((ipDataCutFifo_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == cl_drop_load_reg_536) & ~(ap_const_lv1_0 == tmp_reg_540));
end

/// ap_sig_bdd_80 assign process. ///
always @ (ap_CS_fsm1)
begin
    ap_sig_bdd_80 = (ap_const_lv1_1 == ap_CS_fsm1[ap_const_lv32_1]);
end
assign cond_fu_175_p2 = (cl_wordCount_V == ap_const_lv16_0? 1'b1: 1'b0);
assign grp_fu_159_p3 = ipDataDropFifo_V_dout[ap_const_lv32_48];
assign icmp5_fu_323_p2 = (tmp_135_fu_313_p4 != ap_const_lv2_0? 1'b1: 1'b0);
assign icmp_fu_261_p2 = (tmp_134_fu_251_p4 != ap_const_lv3_0? 1'b1: 1'b0);
assign ipDataCutFifo_V_din = tmp_2_reg_143;
assign leftLength_V_fu_235_p2 = (tmp_133_fu_231_p1 - tmp_32_fu_223_p3);
assign lhs_V_cast_fu_185_p1 = cl_wordCount_V;
assign not_tmp_2_i_fu_241_p2 = (tmp_133_fu_231_p1 != tmp_32_fu_223_p3? 1'b1: 1'b0);
assign p_Result_2_i_fu_478_p4 = {{ipDataDropFifo_V_dout[ap_const_lv32_17 : ap_const_lv32_10]}};
assign p_Result_3_i_fu_337_p1 = tmp_136_fu_329_p3;
assign p_Result_i_fu_468_p4 = {{ipDataDropFifo_V_dout[ap_const_lv32_1F : ap_const_lv32_18]}};
assign p_cast_i_cast_fu_247_p1 = not_tmp_2_i_fu_241_p2;
assign p_tmp_s_fu_516_p3 = ((tmp_last_V_fu_502_p3[0:0]===1'b1)? ap_const_lv16_0: tmp_34_fu_510_p2);
assign r_V_1_fu_195_p3 = {{r_V_fu_189_p2}, {ap_const_lv3_0}};
assign r_V_fu_189_p2 = (lhs_V_cast_fu_185_p1 + ap_const_lv17_1);
assign tmp_10_fu_293_p3 = {{ap_const_lv1_1}, {agg_result_V_buf_1_1_i_fu_275_p3}};
assign tmp_132_fu_219_p1 = cl_wordCount_V[0:0];
assign tmp_133_fu_231_p1 = cl_totalLength_V[3:0];
assign tmp_134_fu_251_p4 = {{leftLength_V_fu_235_p2[ap_const_lv32_3 : ap_const_lv32_1]}};
assign tmp_135_fu_313_p4 = {{leftLength_V_fu_235_p2[ap_const_lv32_3 : ap_const_lv32_2]}};
assign tmp_136_fu_329_p3 = {{ap_const_lv1_1}, {agg_result_V_buf_1_2_i_fu_301_p3}};

always @ (agg_result_V_buf_1_3_i_fu_341_p3) begin
    tmp_137_fu_355_p4 = agg_result_V_buf_1_3_i_fu_341_p3;
    tmp_137_fu_355_p4[ap_const_lv32_4] = ap_const_lv1_1[0];
end



always @ (agg_result_V_buf_1_4_i_fu_365_p3) begin
    tmp_138_fu_379_p4 = agg_result_V_buf_1_4_i_fu_365_p3;
    tmp_138_fu_379_p4[ap_const_lv32_5] = ap_const_lv1_1[0];
end



always @ (agg_result_V_buf_1_5_i_fu_389_p3) begin
    tmp_139_fu_403_p4 = agg_result_V_buf_1_5_i_fu_389_p3;
    tmp_139_fu_403_p4[ap_const_lv32_6] = ap_const_lv1_1[0];
end


assign tmp_140_fu_421_p3 = leftLength_V_fu_235_p2[ap_const_lv32_3];

always @ (agg_result_V_buf_1_6_i_fu_413_p3) begin
    tmp_141_fu_429_p4 = agg_result_V_buf_1_6_i_fu_413_p3;
    tmp_141_fu_429_p4[ap_const_lv32_7] = ap_const_lv1_1[0];
end


assign tmp_1_3_fu_455_p5 = {{tmp_33_fu_447_p3}, {ipDataDropFifo_V_dout[32'd63 : 32'd0]}};
assign tmp_2_2_i_fu_287_p2 = (leftLength_V_fu_235_p2 > ap_const_lv4_2? 1'b1: 1'b0);
assign tmp_2_4_i_fu_349_p2 = (leftLength_V_fu_235_p2 > ap_const_lv4_4? 1'b1: 1'b0);
assign tmp_2_5_i_fu_373_p2 = (leftLength_V_fu_235_p2 > ap_const_lv4_5? 1'b1: 1'b0);
assign tmp_2_6_i_fu_397_p2 = (leftLength_V_fu_235_p2 > ap_const_lv4_6? 1'b1: 1'b0);
assign tmp_32_fu_223_p3 = {{tmp_132_fu_219_p1}, {ap_const_lv3_0}};
assign tmp_33_fu_447_p3 = {{ap_const_lv1_1}, {tmp_keep_V_fu_439_p3}};
assign tmp_34_fu_510_p2 = (cl_wordCount_V + ap_const_lv16_1);
assign tmp_9_fu_267_p3 = {{ap_const_lv1_1}, {not_tmp_2_i_fu_241_p2}};
assign tmp_cast_fu_203_p1 = cl_totalLength_V;
assign tmp_i_fu_488_p3 = {{p_Result_2_i_fu_478_p4}, {p_Result_i_fu_468_p4}};
assign tmp_keep_V_fu_439_p3 = ((tmp_140_fu_421_p3[0:0]===1'b1)? tmp_141_fu_429_p4: agg_result_V_buf_1_6_i_fu_413_p3);
assign tmp_last_V_fu_502_p3 = tmp_2_phi_fu_147_p6[ap_const_lv32_48];
assign tmp_nbreadreq_fu_122_p3 = ipDataDropFifo_V_empty_n;
assign tmp_s_fu_207_p2 = (r_V_1_fu_195_p3 < tmp_cast_fu_203_p1? 1'b1: 1'b0);


endmodule //ip_handler_cut_length

