V3 10
FL /home/student/github/digital_circuits_and_systems/A004_S-R_latch/slrl_latch.vhd 2020/04/04.23:54:48 P.20131013
EN work/slrl_latch 1586060587 \
      FL /home/student/github/digital_circuits_and_systems/A004_S-R_latch/slrl_latch.vhd \
      PB ieee/std_logic_1164 1381692176 LB UNISIM PH unisim/VCOMPONENTS 1381692182
AR work/slrl_latch/slrl_latch_arch 1586060588 \
      FL /home/student/github/digital_circuits_and_systems/A004_S-R_latch/slrl_latch.vhd \
      EN work/slrl_latch 1586060587 CP AND2 CP INV
FL /home/student/github/digital_circuits_and_systems/A004_S-R_latch/sr_latch_en.vhd 2020/04/05.00:22:33 P.20131013
EN work/sr_latch_en 1586060589 \
      FL /home/student/github/digital_circuits_and_systems/A004_S-R_latch/sr_latch_en.vhd \
      PB ieee/std_logic_1164 1381692176 LB UNISIM PH unisim/VCOMPONENTS 1381692182
AR work/sr_latch_en/sr_latch_en_arch 1586060590 \
      FL /home/student/github/digital_circuits_and_systems/A004_S-R_latch/sr_latch_en.vhd \
      EN work/sr_latch_en 1586060589 CP AND2 CP slrl_latch
