#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Jul 29 13:48:41 2022
# Process ID: 36688
# Current directory: D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent912 D:\MASTER_2021\ADVANCED_VLSI\Verilog_Programs\SERVO_CONTROL\SERVO_VIVADO\SERVO_CONTROL\SERVO_CONTROL.xpr
# Log file: D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/vivado.log
# Journal file: D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0 -dir d:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.srcs/sources_1/ip
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.PRIM_IN_FREQ {120.000} CONFIG.CLK_OUT1_PORT {clk} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} CONFIG.USE_LOCKED {false} CONFIG.CLKIN1_JITTER_PS {83.33} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_CLKFBOUT_MULT_F {15} CONFIG.MMCM_CLKIN1_PERIOD {8.333} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {18} CONFIG.CLKOUT1_JITTER {182.613} CONFIG.CLKOUT1_PHASE_ERROR {117.809}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files d:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files d:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs -jobs 8 clk_wiz_0_synth_1
export_simulation -of_objects [get_files d:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.ip_user_files/sim_scripts -ip_user_files_dir D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.ip_user_files -ipstatic_source_dir D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.cache/compile_simlib/modelsim} {questa=D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.cache/compile_simlib/questa} {riviera=D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.cache/compile_simlib/riviera} {activehdl=D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_param general.maxThreads $max_threads
launch_runs synth_1 -jobs $max_jobs
set_param general.maxThreads $4
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
set_property -dict [list CONFIG.CLK_OUT1_PORT {clk_out1}] [get_ips clk_wiz_0]
generate_target all [get_files  d:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files d:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs -jobs 8 clk_wiz_0_synth_1
export_simulation -of_objects [get_files d:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.ip_user_files/sim_scripts -ip_user_files_dir D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.ip_user_files -ipstatic_source_dir D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.cache/compile_simlib/modelsim} {questa=D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.cache/compile_simlib/questa} {riviera=D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.cache/compile_simlib/riviera} {activehdl=D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_simulation
open_wave_config D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/Servo_behav.wcfg
source Servo_2.tcl
restart
restart
current_wave_config {Servo_behav.wcfg}
add_wave {{/Servo_2/clk_120}} {{/Servo_2/rst}} {{/Servo_2/mode_sel}} {{/Servo_2/switchs}} {{/Servo_2/leds}} {{/Servo_2/Seven_segment}} {{/Servo_2/servo2}} {{/Servo_2/servo}} {{/Servo_2/position}} {{/Servo_2/pwm_q}} {{/Servo_2/pwm_q2}} {{/Servo_2/pwm_d}} {{/Servo_2/ctr_q}} {{/Servo_2/ctr_d}} {{/Servo_2/clk}} {{/Servo_2/clk_div_s}} {{/Servo_2/count_s}} {{/Servo_2/bcd_s}} 
add_force {/Servo_2/clk_120} -radix bin {0 10ns} {1 14000ps} -repeat_every 8000ps
add_force {/Servo_2/rst} -radix bin {1 0ns}
run 1000 us
add_force {/Servo_2/mode_sel} -radix bin {1 0ns}
add_force {/Servo_2/switchs} -radix bin {10000000 0ns}
run 10 us
run 10 us
run 10 us
run 1000 us
add_force {/Servo_2/switchs} -radix bin {00000000 0ns}
run all
add_force {/Servo_2/rst} -radix bin {0 0ns}
run 1000 us
add_force {/Servo_2/rst} -radix bin {1 0ns}
run 1000 us
run 1000 us
run all
run all
run all
run 1000 us
run 1000 us
run 1000 us
run all
restart
add_force {/Servo_2/clk_120} -radix bin {0 5ns} {1 9000ps} -repeat_every 8000ps
add_force {/Servo_2/rst} -radix bin {0 0ns}
add_force {/Servo_2/mode_sel} -radix bin {0 0ns}
run 1000 us
add_force {/Servo_2/rst} -radix bin {1 0ns}
run 1000 us
add_force {/Servo_2/switchs} -radix bin {00000000 0ns}
run all
add_force {/Servo_2/rst} -radix bin {0 0ns}
run 1000 us
add_force {/Servo_2/rst} -radix bin {1 0ns}
run 1000 us
add_force {/Servo_2/mode_sel} -radix bin {1 0ns}
run 1000 us
add_force {/Servo_2/mode_sel} -radix bin {1 0ns}
run 1000 us
run all
save_wave_config {D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/Servo_behav.wcfg}
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
close_sim
