# compile verilog/system verilog design source files
sv xil_defaultlib  --include "C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../Day 20.srcs/sources_1/imports/100DaysOfRTL-main/day14/day14.sv" \
"../../../../Day 20.srcs/sources_1/imports/100DaysOfRTL-main/day16/day16.sv" \
"../../../../Day 20.srcs/sources_1/imports/100DaysOfRTL-main/day17/day17.sv" \
"../../../../Day 20.srcs/sources_1/imports/100DaysOfRTL-main/day18/day18.sv" \
"../../../../Day 20.srcs/sources_1/imports/100DaysOfRTL-main/day19/day19.sv" \
"../../../../Day 20.srcs/sources_1/imports/day3/day3.sv" \
"../../../../Day 20.srcs/sources_1/imports/day7/day7.sv" \
"../../../../day_20.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
