$date
	Fri Aug  2 12:00:08 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TB_MUX2_1 $end
$var wire 1 ! out $end
$var reg 3 " t_in [2:0] $end
$scope module M1 $end
$var wire 2 # in [1:0] $end
$var wire 1 $ select $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
b0 #
b0 "
0!
$end
#1
1$
b1 "
#2
1!
b1 #
0$
b10 "
#3
0!
1$
b11 "
#4
b10 #
0$
b100 "
#5
1!
1$
b101 "
#6
b11 #
0$
b110 "
#7
1$
b111 "
#8
0!
b0 #
0$
b0 "
