// Seed: 2339008955
module module_0 (
    output wor   id_0,
    output wor   id_1,
    output uwire id_2,
    input  uwire id_3,
    input  uwire id_4,
    output tri   id_5
);
  wire  id_7;
  logic id_8;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd35,
    parameter id_8 = 32'd86
) (
    input supply0 id_0,
    input supply1 _id_1,
    output supply1 id_2,
    input wand id_3,
    output supply1 id_4,
    input supply0 id_5,
    input wor id_6,
    output tri id_7,
    input wor _id_8,
    input tri1 id_9
);
  wire [id_8 : (  id_1  )] id_11;
  wire id_12, id_13;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_4,
      id_9,
      id_6,
      id_2
  );
endmodule
