
---------- Begin Simulation Statistics ----------
final_tick                                   34823500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  33200                       # Simulator instruction rate (inst/s)
host_mem_usage                                4363028                       # Number of bytes of host memory used
host_op_rate                                    64517                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.75                       # Real time elapsed on the host
host_tick_rate                               46353420                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       24939                       # Number of instructions simulated
sim_ops                                         48468                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000035                       # Number of seconds simulated
sim_ticks                                    34823500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 9153                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1172                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              8719                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1905                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            9153                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             7248                       # Number of indirect misses.
system.cpu.branchPred.lookups                   10839                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     794                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          986                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     31608                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    17481                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1270                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       5591                       # Number of branches committed
system.cpu.commit.bw_lim_events                  2577                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           26597                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                24939                       # Number of instructions committed
system.cpu.commit.committedOps                  48468                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        40434                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.198694                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.285746                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        27850     68.88%     68.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         2781      6.88%     75.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2011      4.97%     80.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2664      6.59%     87.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          896      2.22%     89.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          821      2.03%     91.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          470      1.16%     92.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          364      0.90%     93.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         2577      6.37%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        40434                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2607                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  420                       # Number of function calls committed.
system.cpu.commit.int_insts                     46412                       # Number of committed integer instructions.
system.cpu.commit.loads                          5792                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          145      0.30%      0.30% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            37230     76.81%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.01%     77.12% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              126      0.26%     77.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             26      0.05%     77.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     77.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.77%     78.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             180      0.37%     78.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             268      0.55%     79.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            406      0.84%     79.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.38%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            5644     11.64%     92.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           3304      6.82%     98.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          148      0.31%     99.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          427      0.88%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             48468                       # Class of committed instruction
system.cpu.commit.refs                           9523                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       24939                       # Number of Instructions Simulated
system.cpu.committedOps                         48468                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.792734                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.792734                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 12384                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  87708                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    18034                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     12269                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1286                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   878                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        7671                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            65                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        4584                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            13                       # TLB misses on write requests
system.cpu.fetch.Branches                       10839                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      6442                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         22194                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   573                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                          48055                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  151                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           645                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2572                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.155625                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              20547                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               2699                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.689970                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              44851                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.087200                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.301613                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    30283     67.52%     67.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1123      2.50%     70.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      398      0.89%     70.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1069      2.38%     73.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      741      1.65%     74.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      882      1.97%     76.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      613      1.37%     78.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      501      1.12%     79.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     9241     20.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                44851                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      5080                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2125                       # number of floating regfile writes
system.cpu.idleCycles                           24797                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1646                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     6860                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.923889                       # Inst execution rate
system.cpu.iew.exec_refs                        12257                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       4583                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    3419                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  9144                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 44                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                83                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 5745                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               75167                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  7674                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2579                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 64347                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     12                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   937                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1286                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   951                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             1148                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         3350                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2012                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             21                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1541                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            105                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     68346                       # num instructions consuming a value
system.cpu.iew.wb_count                         63199                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.645758                       # average fanout of values written-back
system.cpu.iew.wb_producers                     44135                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.907406                       # insts written-back per cycle
system.cpu.iew.wb_sent                          63708                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    87579                       # number of integer regfile reads
system.cpu.int_regfile_writes                   49648                       # number of integer regfile writes
system.cpu.ipc                               0.358072                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.358072                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               668      1.00%      1.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 51523     76.99%     77.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.01%     77.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   135      0.20%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  27      0.04%     78.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  378      0.56%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  197      0.29%     79.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  280      0.42%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 410      0.61%     80.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                188      0.28%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 7977     11.92%     92.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                4376      6.54%     98.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             262      0.39%     99.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            501      0.75%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  66926                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    2911                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                5842                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         2717                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               3719                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         797                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011909                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     663     83.19%     83.19% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     83.19% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     83.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     83.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     83.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     83.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     83.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     83.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     83.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     83.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     83.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     83.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     83.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     20      2.51%     85.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     85.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     12      1.51%     87.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     1      0.13%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     87.33% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     36      4.52%     91.84% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    30      3.76%     95.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 8      1.00%     96.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               27      3.39%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  64144                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             174043                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        60482                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             98147                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      75101                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     66926                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  66                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           26678                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               385                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             39                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        36500                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         44851                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.492185                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.348680                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               28169     62.81%     62.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                2570      5.73%     68.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                2839      6.33%     74.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                2101      4.68%     79.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                2058      4.59%     84.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                2189      4.88%     89.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                2307      5.14%     94.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                1588      3.54%     97.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1030      2.30%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           44851                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.960918                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        6558                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           162                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               176                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               78                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 9144                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                5745                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   27745                       # number of misc regfile reads
system.cpu.numCycles                            69648                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    4976                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 53536                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    277                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    18708                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                    50                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                207202                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  83507                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               91112                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     12405                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   5738                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1286                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  6134                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    37560                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              5720                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           120324                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1342                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 37                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2260                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             35                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       112922                       # The number of ROB reads
system.cpu.rob.rob_writes                      154742                       # The number of ROB writes
system.cpu.timesIdled                             284                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           89                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           852                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     34823500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                646                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::WritebackClean           82                       # Transaction distribution
system.membus.trans_dist::CleanEvict                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq               122                       # Transaction distribution
system.membus.trans_dist::ReadExResp              122                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            528                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           118                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1136                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         1136                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          482                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total          482                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1618                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        38912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        38912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        15424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        15424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   54336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                2                       # Total snoops (count)
system.membus.snoopTraffic                        128                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               768                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.006510                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.080476                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     763     99.35%     99.35% # Request fanout histogram
system.membus.snoop_fanout::1                       5      0.65%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 768                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1337500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2803500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1287500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     34823500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          33664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          15360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              49024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks           64                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total              64                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             526                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 766                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            1                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  1                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         966703519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         441081454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1407784973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    966703519                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        966703519                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1837839                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              1837839                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1837839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        966703519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        441081454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1409622812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        83.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       524.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       240.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000023294750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            4                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            4                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1582                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 62                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         766                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         83                       # Number of write requests accepted
system.mem_ctrls.readBursts                       766                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       83                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               95                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               60                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               88                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                4                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      11.54                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      7380500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    3820000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                21705500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9660.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28410.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      605                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      52                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.65                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   766                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   83                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     420                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          170                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    307.952941                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   196.066835                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   302.598134                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           52     30.59%     30.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           42     24.71%     55.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           26     15.29%     70.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           13      7.65%     78.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      5.88%     84.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            5      2.94%     87.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      2.35%     89.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      1.18%     90.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           16      9.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          170                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean            187                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     70.683439                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    305.394826                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31              2     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             4                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.500000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.478137                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev             1                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3     75.00%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1     25.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             4                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  48896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    4224                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   49024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 5312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1404.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       121.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1407.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    152.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.95                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      34730000                       # Total gap between requests
system.mem_ctrls.avgGap                      40906.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        15360                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         4224                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 963027840.395135402679                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 441081453.616092562675                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 121297399.744425445795                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          526                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          240                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           83                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14586000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      7119500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    251687750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27730.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29664.58                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3032382.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               706860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               368115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2713200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             114840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         15257760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy           523680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           22143015                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        635.864143                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      1184250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      1040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     32599250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               528360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               277035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2741760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             229680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         13452570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          2043840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           21731805                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        624.055738                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      5211250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      1040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     28572250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON        34823500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     34823500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         5772                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             5772                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         5772                       # number of overall hits
system.cpu.icache.overall_hits::total            5772                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          669                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            669                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          669                       # number of overall misses
system.cpu.icache.overall_misses::total           669                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     37894000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     37894000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     37894000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     37894000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         6441                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         6441                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         6441                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         6441                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.103866                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.103866                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.103866                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.103866                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56642.750374                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56642.750374                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56642.750374                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56642.750374                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          293                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    36.625000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           82                       # number of writebacks
system.cpu.icache.writebacks::total                82                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          141                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          141                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          141                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          141                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          528                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          528                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          528                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          528                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     31317000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     31317000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     31317000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     31317000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.081975                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.081975                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.081975                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.081975                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59312.500000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59312.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59312.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59312.500000                       # average overall mshr miss latency
system.cpu.icache.replacements                     82                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         5772                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            5772                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          669                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           669                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     37894000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     37894000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         6441                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         6441                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.103866                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.103866                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56642.750374                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56642.750374                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          141                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          141                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          528                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          528                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     31317000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     31317000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.081975                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.081975                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59312.500000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59312.500000                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     34823500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           268.793205                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 420                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                82                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.121951                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   268.793205                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.524987                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.524987                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          358                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             26292                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            26292                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     34823500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     34823500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     34823500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     34823500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     34823500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     34823500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     34823500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         9803                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             9803                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         9803                       # number of overall hits
system.cpu.dcache.overall_hits::total            9803                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          389                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            389                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          389                       # number of overall misses
system.cpu.dcache.overall_misses::total           389                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     22978499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     22978499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     22978499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     22978499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        10192                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        10192                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        10192                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        10192                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.038167                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038167                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.038167                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038167                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59070.691517                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59070.691517                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59070.691517                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59070.691517                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          308                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          149                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          149                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          149                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          149                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          240                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          240                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          240                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          240                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     14715000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     14715000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     14715000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     14715000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.023548                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.023548                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.023548                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023548                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61312.500000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61312.500000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61312.500000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61312.500000                       # average overall mshr miss latency
system.cpu.dcache.replacements                      2                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         6196                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            6196                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          264                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           264                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     15561500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     15561500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         6460                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         6460                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.040867                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.040867                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58945.075758                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58945.075758                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          145                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          145                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          119                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          119                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      7664500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7664500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018421                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018421                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64407.563025                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64407.563025                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3607                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3607                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          125                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          125                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      7416999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      7416999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3732                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3732                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.033494                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033494                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59335.992000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59335.992000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          121                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          121                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7050500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7050500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032422                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032422                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58268.595041                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58268.595041                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     34823500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           154.451537                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                  17                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 2                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.500000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            145000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   154.451537                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.301663                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.301663                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          238                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          222                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.464844                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             41008                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            41008                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                  225431000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 190799                       # Simulator instruction rate (inst/s)
host_mem_usage                                4364052                       # Number of bytes of host memory used
host_op_rate                                   381000                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.57                       # Real time elapsed on the host
host_tick_rate                               74268276                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      489660                       # Number of instructions simulated
sim_ops                                        977814                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000191                       # Number of seconds simulated
sim_ticks                                   190607500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                52145                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               119                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             51888                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              51927                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           52145                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              218                       # Number of indirect misses.
system.cpu.branchPred.lookups                   52389                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     242                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           17                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    257565                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   205714                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               119                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      52007                       # Number of branches committed
system.cpu.commit.bw_lim_events                105649                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            2525                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               464721                       # Number of instructions committed
system.cpu.commit.committedOps                 929346                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       380799                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.440516                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.507755                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       235110     61.74%     61.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1          481      0.13%     61.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        37940      9.96%     71.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          201      0.05%     71.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          675      0.18%     72.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5            2      0.00%     72.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          707      0.19%     72.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           34      0.01%     72.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       105649     27.74%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       380799                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  202                       # Number of function calls committed.
system.cpu.commit.int_insts                    929145                       # Number of committed integer instructions.
system.cpu.commit.loads                        206106                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           620035     66.72%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          206106     22.18%     88.89% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         103205     11.11%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            929346                       # Class of committed instruction
system.cpu.commit.refs                         309311                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      464721                       # Number of Instructions Simulated
system.cpu.committedOps                        929346                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.820309                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.820309                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                138788                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 932515                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    92043                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    145261                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    128                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  4995                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      206447                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             7                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      103276                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                       52389                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    103727                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        277240                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                     3                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         467345                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     256                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.137426                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             103847                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              52169                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.225935                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             381215                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.451792                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.121283                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   224093     58.78%     58.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      161      0.04%     58.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1489      0.39%     59.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                       85      0.02%     59.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    52376     13.74%     72.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      308      0.08%     73.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    50487     13.24%     86.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      428      0.11%     86.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    51788     13.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               381215                       # Number of instructions fetched each cycle (Total)
system.cpu.iew.branchMispredicts                  127                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    52047                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.444219                       # Inst execution rate
system.cpu.iew.exec_refs                       310551                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     103276                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                     984                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                206621                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  2                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 9                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               103476                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              931789                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                207275                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               227                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                931773                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      1                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 12067                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    128                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 12202                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           696                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           154396                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          514                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          271                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             11                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect           26                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            101                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    888850                       # num instructions consuming a value
system.cpu.iew.wb_count                        930816                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.866844                       # average fanout of values written-back
system.cpu.iew.wb_producers                    770494                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.441709                       # insts written-back per cycle
system.cpu.iew.wb_sent                         930836                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1397317                       # number of integer regfile reads
system.cpu.int_regfile_writes                  775296                       # number of integer regfile writes
system.cpu.ipc                               1.219052                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.219052                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                621352     66.67%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               207369     22.25%     88.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              103287     11.08%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 932008                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       36999                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.039698                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   36764     99.36%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    234      0.63%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     1      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 969007                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            2282229                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       930816                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            934244                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     931787                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    932008                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   2                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            2444                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                 7                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              1                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         2752                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        381215                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.444836                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.153463                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              126495     33.18%     33.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               12932      3.39%     36.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               47324     12.41%     48.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               82371     21.61%     70.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               46492     12.20%     82.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               12064      3.16%     85.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               45039     11.81%     97.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                7191      1.89%     99.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1307      0.34%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          381215                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.444836                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      103727                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             73684                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            11123                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               206621                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              103476                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  517556                       # number of misc regfile reads
system.cpu.numCycles                           381215                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   13835                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                979536                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    972                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    93686                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 110093                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    61                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2172984                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 932076                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              982116                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    148514                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  12737                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    128                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                125052                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     2564                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1397672                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     26777                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      1207021                       # The number of ROB reads
system.cpu.rob.rob_writes                     1864086                       # The number of ROB writes
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3245                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6775                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    190607500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3523                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          250                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3000                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 1                       # Transaction distribution
system.membus.trans_dist::ReadExResp                1                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3524                       # Transaction distribution
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        10299                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        10299                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10299                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       241536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       241536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  241536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3525                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3525    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3525                       # Request fanout histogram
system.membus.reqLayer2.occupancy             8460500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy           18571500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              9.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    190607500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.data         225536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             225536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        16000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           16000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.data            3524                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3524                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          250                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                250                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.data        1183248298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1183248298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       83942132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             83942132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       83942132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1183248298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1267190431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       151.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3263.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000033958750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            9                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            9                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                6751                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                135                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3525                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        250                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3525                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      250                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    262                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    99                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               41                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                3                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.93                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     26693750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   16315000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                87875000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8180.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26930.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3006                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     126                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.44                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3525                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  250                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1465                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     916                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          272                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    794.117647                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   679.545732                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   310.475580                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           10      3.68%      3.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            8      2.94%      6.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           30     11.03%     17.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           15      5.51%     23.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           12      4.41%     27.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           40     14.71%     42.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           14      5.15%     47.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          143     52.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          272                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            9                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      58.222222                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     38.802917                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     72.318355                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23             3     33.33%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31             2     22.22%     55.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47             1     11.11%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55             1     11.11%     77.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             1     11.11%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-247            1     11.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             9                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            9                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                9    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             9                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 208832                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    9216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  225600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                16000                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1095.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        48.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1183.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     83.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     190683000                       # Total gap between requests
system.mem_ctrls.avgGap                      50512.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.data       208832                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         9216                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.data 1095612711.986674070358                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 48350668.258069589734                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.data         3525                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          250                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.data     87875000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    333119500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24929.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1332478.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               913920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               481965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             9631860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             422820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     14751360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         84064170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          2402400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          112668495                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        591.102108                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      5588750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      6240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    178778750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1049580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               550275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            13665960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             328860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     14751360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         84628470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          1927200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          116901705                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        613.311150                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      4298500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      6240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    180069000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON       190607500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    190607500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       103727                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           103727                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       103727                       # number of overall hits
system.cpu.icache.overall_hits::total          103727                       # number of overall hits
system.cpu.icache.demand_accesses::.cpu.inst       103727                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       103727                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       103727                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       103727                       # number of overall (read+write) accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       103727                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          103727                       # number of ReadReq hits
system.cpu.icache.ReadReq_accesses::.cpu.inst       103727                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       103727                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    190607500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  446                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          446                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.871094                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.871094                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          446                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            414908                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           414908                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    190607500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    190607500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    190607500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    190607500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    190607500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    190607500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    190607500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       151645                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           151645                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       151645                       # number of overall hits
system.cpu.dcache.overall_hits::total          151645                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         3611                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3611                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         3611                       # number of overall misses
system.cpu.dcache.overall_misses::total          3611                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    202798000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    202798000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    202798000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    202798000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       155256                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       155256                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       155256                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       155256                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.023258                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.023258                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.023258                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.023258                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56161.174190                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56161.174190                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56161.174190                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56161.174190                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        35668                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               887                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.211950                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          250                       # number of writebacks
system.cpu.dcache.writebacks::total               250                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           86                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           86                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           86                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           86                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         3525                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3525                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3525                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3525                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    197348000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    197348000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    197348000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    197348000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.022704                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022704                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.022704                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022704                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 55985.248227                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55985.248227                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 55985.248227                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55985.248227                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3250                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        48441                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           48441                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3610                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3610                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    202747000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    202747000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        52051                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        52051                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.069355                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.069355                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 56162.603878                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56162.603878                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           86                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           86                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3524                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3524                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    197298000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    197298000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.067703                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.067703                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 55986.946652                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55986.946652                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       103204                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         103204                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data        51000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total        51000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       103205                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       103205                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000010                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000010                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        51000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        51000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data        50000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total        50000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000010                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        50000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        50000                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    190607500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           508.318125                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               14447                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3250                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.445231                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   508.318125                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992809                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992809                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          474                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            624548                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           624548                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                  228620000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               32556823                       # Simulator instruction rate (inst/s)
host_mem_usage                                4365076                       # Number of bytes of host memory used
host_op_rate                                 64743376                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.02                       # Real time elapsed on the host
host_tick_rate                              210677595                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      490231                       # Number of instructions simulated
sim_ops                                        979000                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000003                       # Number of seconds simulated
sim_ticks                                     3189000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                  552                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               122                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted               459                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 79                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             552                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              473                       # Number of indirect misses.
system.cpu.branchPred.lookups                     607                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      55                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          120                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                       851                       # number of cc regfile reads
system.cpu.cc_regfile_writes                      515                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               123                       # The number of times a branch was mispredicted
system.cpu.commit.branches                        150                       # Number of branches committed
system.cpu.commit.bw_lim_events                    36                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               2                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            2301                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                  571                       # Number of instructions committed
system.cpu.commit.committedOps                   1186                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples         2297                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.516326                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.497332                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         1942     84.55%     84.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1           98      4.27%     88.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2           58      2.53%     91.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3           65      2.83%     94.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4           40      1.74%     95.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5           30      1.31%     97.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           17      0.74%     97.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           11      0.48%     98.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8           36      1.57%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total         2297                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   13                       # Number of function calls committed.
system.cpu.commit.int_insts                      1182                       # Number of committed integer instructions.
system.cpu.commit.loads                           156                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            3      0.25%      0.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu              912     76.90%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead             156     13.15%     90.30% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            115      9.70%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total              1186                       # Class of committed instruction
system.cpu.commit.refs                            271                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                         571                       # Number of Instructions Simulated
system.cpu.committedOps                          1186                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              11.169877                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        11.169877                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                   750                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                   4347                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     1216                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                       528                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    126                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                    83                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                         267                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            10                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                         176                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                         607                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                       299                       # Number of cache lines fetched
system.cpu.fetch.Cycles                          1160                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    79                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                           2187                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            15                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                     252                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.095171                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               1399                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                134                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.342897                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples               2703                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.784684                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.172950                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     1984     73.40%     73.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                       23      0.85%     74.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                       55      2.03%     76.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                       23      0.85%     77.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                       33      1.22%     78.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                       33      1.22%     79.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                       23      0.85%     80.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                       45      1.66%     82.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                      484     17.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                 2703                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                            3675                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  151                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                      259                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.394638                       # Inst execution rate
system.cpu.iew.exec_refs                          443                       # number of memory reference insts executed
system.cpu.iew.exec_stores                        176                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                     553                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                   417                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 27                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                  306                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts                3468                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                   267                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               174                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                  2517                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      5                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    126                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    11                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               30                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            4                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          264                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          193                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              4                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          149                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              2                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                      2310                       # num instructions consuming a value
system.cpu.iew.wb_count                          2443                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.715152                       # average fanout of values written-back
system.cpu.iew.wb_producers                      1652                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.383035                       # insts written-back per cycle
system.cpu.iew.wb_sent                           2476                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                     2697                       # number of integer regfile reads
system.cpu.int_regfile_writes                    1983                       # number of integer regfile writes
system.cpu.ipc                               0.089526                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.089526                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                43      1.60%      1.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                  2158     80.43%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                  287     10.70%     92.73% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 195      7.27%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                   2683                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                          34                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012672                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      29     85.29%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      4     11.76%     97.06% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     1      2.94%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                   2674                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads               8132                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses         2443                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes              5773                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                       3401                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                      2683                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  67                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            2301                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                21                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             65                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         3178                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples          2703                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.992601                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.938531                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                1959     72.48%     72.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                 168      6.22%     78.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                 115      4.25%     82.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                  70      2.59%     85.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                 117      4.33%     89.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 129      4.77%     94.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                  76      2.81%     97.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                  46      1.70%     99.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  23      0.85%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total            2703                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.420665                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                         302                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             7                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                64                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               69                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                  417                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 306                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                    1237                       # number of misc regfile reads
system.cpu.numCycles                             6378                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                     596                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                  1237                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     43                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     1263                       # Number of cycles rename is idle
system.cpu.rename.RenameLookups                  9097                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                   3991                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands                4051                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                       554                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                    126                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                    53                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     2846                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups             5108                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            111                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  5                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       166                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              6                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                         5748                       # The number of ROB reads
system.cpu.rob.rob_writes                        7368                       # The number of ROB writes
system.cpu.timesIdled                              40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     1                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           65                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           154                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED      3189000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 86                       # Transaction distribution
system.membus.trans_dist::WritebackClean           30                       # Transaction distribution
system.membus.trans_dist::CleanEvict               35                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 3                       # Transaction distribution
system.membus.trans_dist::ReadExResp                3                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq             55                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            31                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          139                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          139                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    243                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port         5376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total         5376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         2240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total         2240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    7616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                89                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      89    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  89                       # Request fanout histogram
system.membus.reqLayer2.occupancy              290500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               9.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy             287750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy             184750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED      3189000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst           3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           2240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total               5696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst              54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              35                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  89                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst        1083725306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         702414550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1786139856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst   1083725306                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1083725306                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst       1083725306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        702414550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1786139856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        30.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples        55.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        30.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000372365750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            2                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            2                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 194                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 30                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                          89                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         30                       # Number of write requests accepted
system.mem_ctrls.readBursts                        89                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       30                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.91                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.56                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      1190500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     425000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 2784250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14005.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32755.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                       63                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      27                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                    89                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   30                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           22                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    354.909091                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   235.881035                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   292.103522                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            6     27.27%     27.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            3     13.64%     40.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            4     18.18%     59.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            3     13.64%     72.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            1      4.55%     77.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            2      9.09%     86.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      9.09%     95.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            1      4.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           22                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean           1418                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    280.399715                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1965.756852                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             2                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                2    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             2                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                   5440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    2048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                    5696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1920                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1705.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       642.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1786.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    602.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                       3205000                       # Total gap between requests
system.mem_ctrls.avgGap                      26932.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst         3520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         1920                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         2048                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1103794292.881781101227                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 602069614.299153327942                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 642207588.585763573647                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst           55                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           34                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           30                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      1892250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data       892000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   4446707000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34404.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26235.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 148223566.67                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                99960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                41745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy              399840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy              62640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     614640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy          1406190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy            40320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy            2665335                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        835.790216                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE        76500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT      2852500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                92820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                41745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy              207060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             104400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     614640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy          1441530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy            10560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy            2512755                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        787.944497                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      2929000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON         3189000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED      3189000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst          205                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total              205                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst          205                       # number of overall hits
system.cpu.icache.overall_hits::total             205                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           94                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             94                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           94                       # number of overall misses
system.cpu.icache.overall_misses::total            94                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      6372500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6372500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      6372500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6372500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst          299                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total          299                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst          299                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total          299                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.314381                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.314381                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.314381                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.314381                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 67792.553191                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67792.553191                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 67792.553191                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67792.553191                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           30                       # number of writebacks
system.cpu.icache.writebacks::total                30                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst           39                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           39                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           39                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           39                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           55                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           55                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      3614500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3614500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      3614500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3614500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.183946                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.183946                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.183946                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.183946                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65718.181818                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65718.181818                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65718.181818                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65718.181818                       # average overall mshr miss latency
system.cpu.icache.replacements                     30                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst          205                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total             205                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           94                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            94                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      6372500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6372500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst          299                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total          299                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.314381                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.314381                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 67792.553191                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67792.553191                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           39                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           39                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           55                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      3614500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3614500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.183946                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.183946                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65718.181818                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65718.181818                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED      3189000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           461.351837                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              109866                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               500                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            219.732000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   461.351837                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.901078                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.901078                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          470                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          416                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.917969                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              1250                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             1250                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      3189000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED      3189000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED      3189000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      3189000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED      3189000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED      3189000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED      3189000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data          295                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total              295                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data          295                       # number of overall hits
system.cpu.dcache.overall_hits::total             295                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           48                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             48                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           48                       # number of overall misses
system.cpu.dcache.overall_misses::total            48                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2684500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2684500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2684500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2684500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data          343                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total          343                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data          343                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total          343                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.139942                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.139942                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.139942                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.139942                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55927.083333                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55927.083333                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55927.083333                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55927.083333                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           14                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           14                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           34                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           34                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1991000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1991000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1991000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1991000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.099125                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.099125                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.099125                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.099125                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58558.823529                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58558.823529                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58558.823529                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58558.823529                       # average overall mshr miss latency
system.cpu.dcache.replacements                     35                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data          183                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total             183                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           45                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            45                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2618000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2618000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data          228                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total          228                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.197368                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.197368                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58177.777778                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58177.777778                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           14                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           31                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1927500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1927500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.135965                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.135965                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 62177.419355                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62177.419355                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          112                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            112                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            3                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            3                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data        66500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total        66500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data          115                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          115                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026087                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026087                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 22166.666667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22166.666667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            3                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data        63500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total        63500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026087                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026087                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 21166.666667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 21166.666667                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED      3189000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              151078                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               547                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            276.193784                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          443                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              1407                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             1407                       # Number of data accesses

---------- End Simulation Statistics   ----------
