Model {
  Name			  "cn_i_128w_2k_do_al_r303"
  Version		  6.2
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.422"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "ibm-5348_P100-1997"
  SaveDefaultBlockParams  on
  SampleTimeColors	  off
  LibraryLinkDisplay	  "all"
  WideLines		  off
  ShowLineDimensions	  on
  ShowPortDataTypes	  on
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  Created		  "Thu Jan 19 08:22:55 2006"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "manley"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Thu Mar 06 14:02:34 2008"
  ModelVersionFormat	  "1.%<AutoIncrement:422>"
  ConfigurationManager	  "None"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  StrictBusMsg		  "None"
  ProdHWDeviceType	  "32-bit Generic"
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.1.0"
      Array {
	Type			"Handle"
	Dimension		7
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.1.0"
	  StartTime		  "0.0"
	  StopTime		  "10"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  ZeroCrossControl	  "UseLocalSettings"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  RateTranMode		  "Deterministic"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.1.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  SaveTime		  on
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Array {
	    Type		    "Cell"
	    Dimension		    5
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "InitFltsAndDblsToZero"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.1.0"
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  ParameterPooling	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  BufferReusableBoundary  on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.1.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  CheckSSInitialOutputMsg on
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "warning"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterPrecisionLossMsg "warning"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  ModelReferenceSimTargetVerbose off
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.1.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.1.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  8
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.1.0"
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      9
	      Array {
		Type			"Cell"
		Dimension		9
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      Version		      "1.1.0"
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      PrefixModelToSubsysFcnNames on
	      CustomSymbolStr	      "$R$N$M"
	      MangleLength	      1
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      10
	      Array {
		Type			"Cell"
		Dimension		12
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      Version		      "1.1.0"
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      GenFloatMathFcnCalls    "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      IncludeMdlTerminateFcn  on
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      SimulationMode	      "normal"
      CurrentDlgPage	      "Solver"
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Bias
      Bias		      "0"
      SaturateOnIntegerOverflow	on
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "sfix(16)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "2^0"
      SampleTime	      "inf"
    }
    Block {
      BlockType		      DiscretePulseGenerator
      PulseType		      "Sample based"
      TimeSource	      "Use simulation time"
      Amplitude		      "1"
      Period		      "2"
      PulseWidth	      "1"
      PhaseDelay	      "0"
      SampleTime	      "1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      From
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParameterDataTypeMode   "Same as input"
      ParameterDataType	      "sfix(16)"
      ParameterScalingMode    "Best Precision: Matrix-wise"
      ParameterScaling	      "2^0"
      OutDataTypeMode	      "Same as input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Goto
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Inport
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      Interpolate	      on
    }
    Block {
      BlockType		      Logic
      Operator		      "AND"
      Inputs		      "2"
      AllPortsSameDT	      on
      OutDataTypeMode	      "Logical (see Configuration Parameters: Optimiza"
"tion)"
      LogicDataType	      "uint(8)"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      RandomNumber
      Mean		      "0"
      Variance		      "1"
      Seed		      "0"
      SampleTime	      "-1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      RelationalOperator
      Operator		      ">="
      InputSameDT	      on
      LogicOutDataTypeMode    "Logical (see Configuration Parameters: Optimiza"
"tion)"
      LogicDataType	      "uint(8)"
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Scope
      Floating		      off
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      on
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Terminator
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "cn_i_128w_2k_do_al_r303"
    Location		    [2, 70, 1422, 836]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    ZoomFactor		    "89"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      Reference
      Name		      " System Generator"
      Tag		      "genX"
      Ports		      []
      Position		      [22, 15, 73, 65]
      ShowName		      off
      AttributesFormatString  "System\\nGenerator"
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "xbsIndex_r3/ System Generator"
      SourceType	      "Xilinx System Generator"
      ShowPortLabels	      on
      xilinxfamily	      "Virtex2P"
      part		      "xc2vp50"
      speed		      "-7"
      package		      "ff1152"
      synthesis_tool	      "XST"
      directory		      "./cn_i_128w_2k_do_al_r303/sysgen"
      testbench		      off
      simulink_period	      "1"
      sysclk_period	      "5"
      incr_netlist	      off
      trim_vbits	      "Everywhere in SubSystem"
      dbl_ovrd		      "According to Block Masks"
      core_generation	      "According to Block Masks"
      run_coregen	      off
      deprecated_control      off
      eval_field	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Band-Limited\nWhite Noise"
      Ports		      [0, 1]
      Position		      [35, 155, 65, 185]
      SourceBlock	      "simulink/Sources/Band-Limited\nWhite Noise"
      SourceType	      "Band-Limited White Noise."
      ShowPortLabels	      on
      Cov		      "[0.1]"
      Ts		      "0.1"
      seed		      "[23341]"
      VectorParams1D	      on
    }
    Block {
      BlockType		      Reference
      Name		      "Concat"
      Ports		      [4, 1]
      Position		      [1340, 896, 1390, 949]
      SourceBlock	      "xbsIndex_r3/Concat"
      SourceType	      "Xilinx Bus Concatenator"
      num_inputs	      "4"
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Concat3"
      Ports		      [2, 1]
      Position		      [2085, 349, 2130, 391]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Concat"
      SourceType	      "Xilinx Bus Concatenator"
      num_inputs	      "2"
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Constant
      Name		      "Constant1"
      Position		      [35, 355, 65, 375]
      ShowName		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Constant14"
      Ports		      [0, 1]
      Position		      [3330, 226, 3345, 244]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "1"
      equ		      "P=C"
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Constant15"
      Ports		      [0, 1]
      Position		      [3330, 263, 3345, 277]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "0"
      equ		      "P=C"
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Constant
      Name		      "Constant19"
      Position		      [425, 680, 455, 710]
      Value		      "3"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant2"
      Position		      [425, 750, 455, 780]
      Value		      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant3"
      Position		      [425, 825, 455, 855]
    }
    Block {
      BlockType		      Reference
      Name		      "Constant4"
      Ports		      [0, 1]
      Position		      [3330, 471, 3345, 489]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "1"
      equ		      "P=C"
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Constant5"
      Ports		      [0, 1]
      Position		      [3330, 508, 3345, 522]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "0"
      equ		      "P=C"
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Counter"
      Ports		      [0, 1]
      Position		      [785, 1005, 825, 1035]
      SourceBlock	      "xbsIndex_r3/Counter"
      SourceType	      "Xilinx Counter Block"
      cnt_type		      "Free Running"
      n_bits		      "16"
      bin_pt		      "0"
      arith_type	      "Unsigned"
      start_count	      "0"
      cnt_to		      "Inf"
      cnt_by_val	      "1"
      operation		      "Up"
      explicit_period	      off
      period		      "1"
      load_pin		      off
      rst		      off
      en		      off
      dbl_ovrd		      off
      show_param	      off
      use_rpm		      on
      gen_core		      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "DDC0_0"
      Ports		      [5, 2]
      Position		      [710, 233, 795, 307]
      BackgroundColor	      "magenta"
      UserDataPersistent      on
      UserData		      "DataTag1"
      SourceBlock	      "ddc_library/DDC"
      SourceType	      "DDC"
      ShowPortLabels	      on
      freq_div		      "4"
      lo_freq		      "1"
      num_inputs	      "4"
      lo_bitwidth	      "8"
      lpfir_coeff	      ".9 * [-0.0161   -0.0428   -0.0504   -0.0249    "
"0.0354    0.1170    0.1948    0.2422    0.2422    0.1948    0.1170  0.0354   "
"-0.0249   -0.0504   -0.0428   -0.0161]"
      BitWidthOut	      "8"
      quantization	      "Round  (unbiased: Even Values)"
      add_latency	      "1"
      mult_latency	      "2"
    }
    Block {
      BlockType		      Reference
      Name		      "DDC0_1"
      Ports		      [5, 2]
      Position		      [710, 323, 795, 397]
      BackgroundColor	      "magenta"
      UserDataPersistent      on
      UserData		      "DataTag2"
      SourceBlock	      "ddc_library/DDC"
      SourceType	      "DDC"
      ShowPortLabels	      on
      freq_div		      "4"
      lo_freq		      "1"
      num_inputs	      "4"
      lo_bitwidth	      "8"
      lpfir_coeff	      ".9 * [-0.0161   -0.0428   -0.0504   -0.0249    "
"0.0354    0.1170    0.1948    0.2422    0.2422    0.1948    0.1170  0.0354   "
"-0.0249   -0.0504   -0.0428   -0.0161]"
      BitWidthOut	      "8"
      quantization	      "Round  (unbiased: Even Values)"
      add_latency	      "1"
      mult_latency	      "2"
    }
    Block {
      BlockType		      Reference
      Name		      "DDC0_2"
      Ports		      [5, 2]
      Position		      [710, 428, 795, 502]
      BackgroundColor	      "magenta"
      UserDataPersistent      on
      UserData		      "DataTag3"
      SourceBlock	      "ddc_library/DDC"
      SourceType	      "DDC"
      ShowPortLabels	      on
      freq_div		      "4"
      lo_freq		      "1"
      num_inputs	      "4"
      lo_bitwidth	      "8"
      lpfir_coeff	      ".9 * [-0.0161   -0.0428   -0.0504   -0.0249    "
"0.0354    0.1170    0.1948    0.2422    0.2422    0.1948    0.1170  0.0354   "
"-0.0249   -0.0504   -0.0428   -0.0161]"
      BitWidthOut	      "8"
      quantization	      "Round  (unbiased: Even Values)"
      add_latency	      "1"
      mult_latency	      "2"
    }
    Block {
      BlockType		      Reference
      Name		      "DDC0_3"
      Ports		      [5, 2]
      Position		      [710, 518, 795, 592]
      BackgroundColor	      "magenta"
      UserDataPersistent      on
      UserData		      "DataTag4"
      SourceBlock	      "ddc_library/DDC"
      SourceType	      "DDC"
      ShowPortLabels	      on
      freq_div		      "4"
      lo_freq		      "1"
      num_inputs	      "4"
      lo_bitwidth	      "8"
      lpfir_coeff	      ".9 * [-0.0161   -0.0428   -0.0504   -0.0249    "
"0.0354    0.1170    0.1948    0.2422    0.2422    0.1948    0.1170  0.0354   "
"-0.0249   -0.0504   -0.0428   -0.0161]"
      BitWidthOut	      "8"
      quantization	      "Round  (unbiased: Even Values)"
      add_latency	      "1"
      mult_latency	      "2"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay"
      Ports		      [1, 1]
      Position		      [3735, 279, 3755, 301]
      SourceBlock	      "xbsIndex_r3/Delay"
      SourceType	      "Xilinx Delay Block"
      latency		      "1"
      reg_retiming	      off
      explicit_period	      off
      period		      "1"
      en		      off
      accept_only_valid	      off
      init_zero		      on
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Delay1"
      Ports		      [1, 1]
      Position		      [2340, 781, 2365, 809]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Delay"
      SourceType	      "Xilinx Delay Block"
      latency		      "1"
      reg_retiming	      off
      explicit_period	      off
      period		      "1"
      en		      off
      accept_only_valid	      off
      init_zero		      on
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Delay2"
      Ports		      [1, 1]
      Position		      [1175, 255, 1195, 275]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Delay"
      SourceType	      "Xilinx Delay Block"
      latency		      "2"
      reg_retiming	      off
      explicit_period	      off
      period		      "1"
      en		      off
      accept_only_valid	      off
      init_zero		      on
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Delay4"
      Ports		      [1, 1]
      Position		      [1175, 435, 1195, 455]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Delay"
      SourceType	      "Xilinx Delay Block"
      latency		      "2"
      reg_retiming	      off
      explicit_period	      off
      period		      "1"
      en		      off
      accept_only_valid	      off
      init_zero		      on
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      SubSystem
      Name		      "Feng_ctl"
      Ports		      [3, 2]
      Position		      [2230, 773, 2310, 847]
      AttributesFormatString  "Mapped address: 8192"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Address"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "addr_offset=@1;"
      MaskInitialization      "start_addr = (addr_offset);\nfmtstr = sprintf('"
"Mapped address: %d', start_addr);\nset_param(gcb, 'AttributesFormatString', f"
"mtstr);\n"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "8192"
      System {
	Name			"Feng_ctl"
	Location		[142, 194, 656, 371]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "data_in"
	  Position		  [15, 18, 45, 32]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "addr_in"
	  Position		  [15, 58, 45, 72]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "valid_in"
	  Position		  [15, 103, 45, 117]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  Ports			  [0, 1]
	  Position		  [70, 75, 120, 95]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "addr_offset"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [215, 78, 260, 122]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register"
	  Ports			  [2, 1]
	  Position		  [285, 13, 330, 62]
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  off
	  period		  "1"
	  rst			  off
	  en			  on
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register1"
	  Ports			  [1, 1]
	  Position		  [140, 15, 185, 35]
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  off
	  period		  "1"
	  rst			  off
	  en			  off
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register2"
	  Ports			  [1, 1]
	  Position		  [290, 90, 335, 110]
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  off
	  period		  "1"
	  rst			  off
	  en			  off
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register3"
	  Ports			  [1, 1]
	  Position		  [140, 100, 185, 120]
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  off
	  period		  "1"
	  rst			  off
	  en			  off
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational"
	  Ports			  [2, 1]
	  Position		  [140, 53, 185, 97]
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a=b"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice22"
	  Ports			  [1, 1]
	  Position		  [70, 56, 95, 74]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "32"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "data_out"
	  Position		  [365, 33, 395, 47]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid_out"
	  Position		  [365, 93, 395, 107]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "addr_in"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Slice22"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice22"
	  SrcPort		  1
	  DstBlock		  "Relational"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "Relational"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Relational"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "valid_in"
	  SrcPort		  1
	  DstBlock		  "Register3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    DstBlock		    "Register"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Register2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Register"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data_in"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Register1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register1"
	  SrcPort		  1
	  DstBlock		  "Register"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "valid_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register3"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      From
      Name		      "From"
      Position		      [2490, 389, 2585, 411]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "use_sram_tvg"
    }
    Block {
      BlockType		      From
      Name		      "From1"
      Position		      [2255, 319, 2350, 341]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "use_fft_tvg"
    }
    Block {
      BlockType		      From
      Name		      "From10"
      Position		      [1640, 751, 1700, 769]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "ctl_data"
    }
    Block {
      BlockType		      From
      Name		      "From11"
      Position		      [1640, 776, 1700, 794]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "ctl_addr"
    }
    Block {
      BlockType		      From
      Name		      "From12"
      Position		      [855, 966, 945, 984]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "ant2_pol2_adc"
    }
    Block {
      BlockType		      From
      Name		      "From13"
      Position		      [855, 902, 945, 918]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "ant2_pol1_adc"
    }
    Block {
      BlockType		      From
      Name		      "From14"
      Position		      [630, 382, 695, 398]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "sync_gen"
    }
    Block {
      BlockType		      From
      Name		      "From15"
      Position		      [860, 772, 950, 788]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "ant1_pol1_adc"
    }
    Block {
      BlockType		      From
      Name		      "From16"
      Position		      [625, 487, 690, 503]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "sync_gen"
    }
    Block {
      BlockType		      From
      Name		      "From17"
      Position		      [625, 292, 690, 308]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "sync_gen"
    }
    Block {
      BlockType		      From
      Name		      "From18"
      Position		      [625, 577, 690, 593]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "sync_gen"
    }
    Block {
      BlockType		      From
      Name		      "From19"
      Position		      [1090, 571, 1145, 589]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "fft_shift"
    }
    Block {
      BlockType		      From
      Name		      "From2"
      Position		      [1095, 391, 1150, 409]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "fft_shift"
    }
    Block {
      BlockType		      From
      Name		      "From20"
      Position		      [950, 256, 1040, 274]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "sync_ant1_ddc"
    }
    Block {
      BlockType		      From
      Name		      "From21"
      Position		      [950, 301, 1040, 319]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "ant1_pol1_ddc"
    }
    Block {
      BlockType		      From
      Name		      "From22"
      Position		      [950, 346, 1040, 364]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "ant1_pol2_ddc"
    }
    Block {
      BlockType		      From
      Name		      "From23"
      Position		      [855, 836, 945, 854]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "ant1_pol2_adc"
    }
    Block {
      BlockType		      From
      Name		      "From24"
      Position		      [3555, 702, 3645, 718]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "sync_gen"
    }
    Block {
      BlockType		      From
      Name		      "From25"
      Position		      [945, 436, 1035, 454]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "sync_ant2_ddc"
    }
    Block {
      BlockType		      From
      Name		      "From26"
      Position		      [945, 481, 1035, 499]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "ant2_pol1_ddc"
    }
    Block {
      BlockType		      From
      Name		      "From27"
      Position		      [945, 526, 1035, 544]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "ant2_pol2_ddc"
    }
    Block {
      BlockType		      From
      Name		      "From28"
      Position		      [1640, 801, 1700, 819]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "ctl_en"
    }
    Block {
      BlockType		      From
      Name		      "From29"
      Position		      [3555, 812, 3645, 828]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "adc0_clip"
    }
    Block {
      BlockType		      From
      Name		      "From3"
      Position		      [90, 789, 145, 801]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "arm_rst"
    }
    Block {
      BlockType		      From
      Name		      "From30"
      Position		      [3555, 836, 3645, 854]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "adc1_clip"
    }
    Block {
      BlockType		      From
      Name		      "From31"
      Position		      [3555, 602, 3645, 618]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "mrst"
    }
    Block {
      BlockType		      From
      Name		      "From32"
      Position		      [1650, 246, 1740, 264]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "ant1_pol1_fft"
    }
    Block {
      BlockType		      From
      Name		      "From33"
      Position		      [1650, 266, 1740, 284]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "ant1_pol2_fft"
    }
    Block {
      BlockType		      From
      Name		      "From34"
      Position		      [1650, 426, 1740, 444]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "ant2_pol1_fft"
    }
    Block {
      BlockType		      From
      Name		      "From35"
      Position		      [1650, 446, 1740, 464]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "ant2_pol2_fft"
    }
    Block {
      BlockType		      From
      Name		      "From36"
      Position		      [1650, 286, 1740, 304]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "sync_ant1_fft"
    }
    Block {
      BlockType		      From
      Name		      "From37"
      Position		      [3555, 652, 3645, 668]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "armed"
    }
    Block {
      BlockType		      From
      Name		      "From38"
      Position		      [3510, 874, 3605, 896]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "xaui_link_down"
    }
    Block {
      BlockType		      From
      Name		      "From39"
      Position		      [3510, 924, 3605, 946]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "xaui_buffer_overflow"
    }
    Block {
      BlockType		      From
      Name		      "From4"
      Position		      [15, 763, 75, 777]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "sync_rst"
    }
    Block {
      BlockType		      From
      Name		      "From40"
      Position		      [3555, 776, 3645, 794]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "eq_clip"
    }
    Block {
      BlockType		      From
      Name		      "From41"
      Position		      [3135, 383, 3215, 397]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "adc_levels"
    }
    Block {
      BlockType		      From
      Name		      "From42"
      Position		      [3135, 363, 3210, 377]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "mrst"
    }
    Block {
      BlockType		      From
      Name		      "From43"
      Position		      [15, 748, 75, 762]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "sync_adc0"
    }
    Block {
      BlockType		      From
      Name		      "From44"
      Position		      [470, 726, 560, 744]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "xaui_addr"
    }
    Block {
      BlockType		      From
      Name		      "From45"
      Position		      [470, 801, 560, 819]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "xaui_data"
    }
    Block {
      BlockType		      From
      Name		      "From46"
      Position		      [2975, 300, 3095, 320]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "sync_reorder"
    }
    Block {
      BlockType		      From
      Name		      "From47"
      Position		      [1650, 306, 1740, 324]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "eq_data_1"
    }
    Block {
      BlockType		      From
      Name		      "From48"
      Position		      [1650, 326, 1740, 344]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "eq_en_1"
    }
    Block {
      BlockType		      From
      Name		      "From49"
      Position		      [1650, 346, 1740, 364]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "eq_addr_1"
    }
    Block {
      BlockType		      From
      Name		      "From5"
      Position		      [2975, 331, 3095, 349]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "mrst"
    }
    Block {
      BlockType		      From
      Name		      "From50"
      Position		      [15, 778, 75, 792]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "sync_adc1"
    }
    Block {
      BlockType		      From
      Name		      "From51"
      Position		      [1640, 871, 1700, 889]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "ctl_data"
    }
    Block {
      BlockType		      From
      Name		      "From52"
      Position		      [2255, 284, 2350, 306]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "sync_rnd"
    }
    Block {
      BlockType		      From
      Name		      "From53"
      Position		      [2255, 249, 2350, 271]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "ant12_pol12_rnd"
    }
    Block {
      BlockType		      From
      Name		      "From54"
      Position		      [2975, 271, 3095, 289]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "ant12_pol12_reorder"
    }
    Block {
      BlockType		      From
      Name		      "From55"
      Position		      [470, 881, 560, 899]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "xaui_en"
    }
    Block {
      BlockType		      From
      Name		      "From56"
      Position		      [1640, 896, 1700, 914]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "ctl_addr"
    }
    Block {
      BlockType		      From
      Name		      "From57"
      Position		      [2910, 816, 2980, 834]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "mrst"
    }
    Block {
      BlockType		      From
      Name		      "From58"
      Position		      [2910, 881, 2980, 899]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "sync_reorder"
    }
    Block {
      BlockType		      From
      Name		      "From59"
      Position		      [1640, 921, 1700, 939]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "ctl_en"
    }
    Block {
      BlockType		      From
      Name		      "From6"
      Position		      [490, 257, 580, 273]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "ant1_pol1_adc"
    }
    Block {
      BlockType		      From
      Name		      "From60"
      Position		      [2150, 776, 2210, 794]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "ctl_data"
    }
    Block {
      BlockType		      From
      Name		      "From61"
      Position		      [2150, 801, 2210, 819]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "ctl_addr"
    }
    Block {
      BlockType		      From
      Name		      "From62"
      Position		      [2150, 826, 2210, 844]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "ctl_en"
    }
    Block {
      BlockType		      From
      Name		      "From63"
      Position		      [1650, 466, 1740, 484]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "sync_ant2_fft"
    }
    Block {
      BlockType		      From
      Name		      "From64"
      Position		      [1650, 486, 1740, 504]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "eq_data_2"
    }
    Block {
      BlockType		      From
      Name		      "From65"
      Position		      [1650, 506, 1740, 524]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "eq_en_2"
    }
    Block {
      BlockType		      From
      Name		      "From66"
      Position		      [1650, 526, 1740, 544]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "eq_addr_2"
    }
    Block {
      BlockType		      From
      Name		      "From67"
      Position		      [1980, 351, 2070, 369]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "ant1_pol12_rnd"
    }
    Block {
      BlockType		      From
      Name		      "From68"
      Position		      [1980, 371, 2070, 389]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "ant2_pol12_rnd"
    }
    Block {
      BlockType		      From
      Name		      "From69"
      Position		      [1980, 406, 2070, 424]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "eq1_clip"
    }
    Block {
      BlockType		      From
      Name		      "From7"
      Position		      [490, 346, 580, 364]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "ant1_pol2_adc"
    }
    Block {
      BlockType		      From
      Name		      "From70"
      Position		      [1980, 426, 2070, 444]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "eq2_clip"
    }
    Block {
      BlockType		      From
      Name		      "From71"
      Position		      [1980, 466, 2070, 484]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "sync1_rnd"
    }
    Block {
      BlockType		      From
      Name		      "From8"
      Position		      [490, 452, 580, 468]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "ant2_pol1_adc"
    }
    Block {
      BlockType		      From
      Name		      "From9"
      Position		      [490, 541, 580, 559]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "ant2_pol2_adc"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto"
      Position		      [2485, 807, 2565, 823]
      ShowName		      off
      GotoTag		      "use_sram_tvg"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto1"
      Position		      [690, 727, 765, 743]
      ShowName		      off
      GotoTag		      "ctl_addr"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto10"
      Position		      [260, 757, 325, 773]
      ShowName		      off
      GotoTag		      "sync_gen"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto11"
      Position		      [815, 247, 900, 263]
      ShowName		      off
      GotoTag		      "ant1_pol1_ddc"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto12"
      Position		      [815, 282, 900, 298]
      ShowName		      off
      GotoTag		      "sync_ant1_ddc"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto13"
      Position		      [810, 337, 895, 353]
      ShowName		      off
      GotoTag		      "ant1_pol2_ddc"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto14"
      Position		      [815, 442, 900, 458]
      ShowName		      off
      GotoTag		      "ant2_pol1_ddc"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto15"
      Position		      [815, 477, 900, 493]
      ShowName		      off
      GotoTag		      "sync_ant2_ddc"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto16"
      Position		      [815, 532, 900, 548]
      ShowName		      off
      GotoTag		      "ant2_pol2_ddc"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto17"
      Position		      [1380, 262, 1465, 278]
      ShowName		      off
      GotoTag		      "sync_ant1_fft"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto18"
      Position		      [1380, 302, 1465, 318]
      ShowName		      off
      GotoTag		      "ant1_pol1_fft"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto19"
      Position		      [1380, 342, 1465, 358]
      ShowName		      off
      GotoTag		      "ant1_pol2_fft"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto2"
      Position		      [685, 802, 760, 818]
      ShowName		      off
      GotoTag		      "ctl_data"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto20"
      Position		      [1380, 482, 1465, 498]
      ShowName		      off
      GotoTag		      "ant2_pol1_fft"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto21"
      Position		      [1380, 522, 1465, 538]
      ShowName		      off
      GotoTag		      "ant2_pol2_fft"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto22"
      Position		      [1890, 897, 1965, 913]
      ShowName		      off
      GotoTag		      "eq_addr_2"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto23"
      Position		      [1860, 257, 1945, 273]
      ShowName		      off
      GotoTag		      "ant1_pol12_rnd"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto24"
      Position		      [1860, 297, 1945, 313]
      ShowName		      off
      GotoTag		      "sync1_rnd"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto28"
      Position		      [2825, 276, 2935, 294]
      ShowName		      off
      GotoTag		      "ant12_pol12_reorder"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto29"
      Position		      [2825, 352, 2910, 368]
      ShowName		      off
      GotoTag		      "sync_reorder"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto3"
      Position		      [685, 882, 760, 898]
      ShowName		      off
      GotoTag		      "ctl_en"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto30"
      Position		      [3800, 232, 3885, 248]
      ShowName		      off
      GotoTag		      "xaui_data"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto31"
      Position		      [3800, 282, 3885, 298]
      ShowName		      off
      GotoTag		      "xaui_en"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto33"
      Position		      [380, 281, 465, 299]
      ShowName		      off
      GotoTag		      "adc0_clip"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto34"
      Position		      [1890, 752, 1965, 768]
      ShowName		      off
      GotoTag		      "eq_data_1"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto35"
      Position		      [1890, 922, 1965, 938]
      ShowName		      off
      GotoTag		      "eq_en_2"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto36"
      Position		      [3800, 182, 3885, 198]
      ShowName		      off
      GotoTag		      "xaui_addr"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto37"
      Position		      [1890, 777, 1965, 793]
      ShowName		      off
      GotoTag		      "eq_addr_1"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto38"
      Position		      [350, 566, 435, 584]
      ShowName		      off
      GotoTag		      "adc1_clip"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto39"
      Position		      [275, 797, 325, 813]
      ShowName		      off
      GotoTag		      "armed"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto4"
      Position		      [1890, 802, 1965, 818]
      ShowName		      off
      GotoTag		      "eq_en_1"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto40"
      Position		      [3800, 322, 3885, 338]
      ShowName		      off
      GotoTag		      "xaui_link_down"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto41"
      Position		      [3800, 347, 3885, 363]
      ShowName		      off
      GotoTag		      "xaui_buffer_overflow"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto42"
      Position		      [1860, 337, 1945, 353]
      ShowName		      off
      GotoTag		      "eq1_clip"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto43"
      Position		      [1445, 917, 1520, 933]
      ShowName		      off
      GotoTag		      "adc_levels"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto44"
      Position		      [1890, 872, 1965, 888]
      ShowName		      off
      GotoTag		      "eq_data_2"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto45"
      Position		      [310, 626, 395, 644]
      ShowName		      off
      GotoTag		      "sync_adc1"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto46"
      Position		      [320, 341, 405, 359]
      ShowName		      off
      GotoTag		      "sync_adc0"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto47"
      Position		      [2485, 827, 2565, 843]
      ShowName		      off
      GotoTag		      "use_fft_tvg"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto48"
      Position		      [2485, 847, 2565, 863]
      ShowName		      off
      GotoTag		      "arm_rst"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto49"
      Position		      [2485, 787, 2565, 803]
      ShowName		      off
      GotoTag		      "input_sel"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto5"
      Position		      [275, 777, 325, 793]
      ShowName		      off
      GotoTag		      "mrst"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto50"
      Position		      [2485, 868, 2565, 882]
      ShowName		      off
      GotoTag		      "sync_rst"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto51"
      Position		      [2485, 887, 2565, 903]
      ShowName		      off
      GotoTag		      "fft_shift"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto52"
      Position		      [1860, 437, 1945, 453]
      ShowName		      off
      GotoTag		      "ant2_pol12_rnd"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto53"
      Position		      [1860, 477, 1945, 493]
      ShowName		      off
      GotoTag		      "sync2_rnd"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto54"
      Position		      [1860, 517, 1945, 533]
      ShowName		      off
      GotoTag		      "eq2_clip"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto55"
      Position		      [2150, 362, 2235, 378]
      ShowName		      off
      GotoTag		      "ant12_pol12_rnd"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto56"
      Position		      [2150, 417, 2235, 433]
      ShowName		      off
      GotoTag		      "eq_clip"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto57"
      Position		      [1380, 442, 1465, 458]
      ShowName		      off
      GotoTag		      "sync_ant2_fft"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto58"
      Position		      [2150, 467, 2235, 483]
      ShowName		      off
      GotoTag		      "sync_rnd"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto6"
      Position		      [330, 162, 415, 178]
      ShowName		      off
      GotoTag		      "ant1_pol1_adc"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto7"
      Position		      [330, 221, 415, 239]
      ShowName		      off
      GotoTag		      "ant1_pol2_adc"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto8"
      Position		      [325, 446, 415, 464]
      ShowName		      off
      GotoTag		      "ant2_pol1_adc"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto9"
      Position		      [325, 505, 415, 525]
      ShowName		      off
      GotoTag		      "ant2_pol2_adc"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Reference
      Name		      "Inverter"
      Ports		      [1, 1]
      Position		      [3610, 297, 3630, 313]
      SourceBlock	      "xbsIndex_r3/Inverter"
      SourceType	      "Xilinx Inverter"
      latency		      "0"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Logical"
      Ports		      [2, 1]
      Position		      [3655, 280, 3680, 300]
      SourceBlock	      "xbsIndex_r3/Logical"
      SourceType	      "Xilinx Logical Block"
      logical_function	      "AND"
      inputs		      "2"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "2"
      align_bp		      on
      latency		      "0"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Logical1"
      Ports		      [4, 1]
      Position		      [325, 255, 355, 320]
      SourceBlock	      "xbsIndex_r3/Logical"
      SourceType	      "Xilinx Logical Block"
      logical_function	      "OR"
      inputs		      "4"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "2"
      align_bp		      on
      latency		      "1"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Logical2"
      Ports		      [4, 1]
      Position		      [305, 540, 335, 605]
      SourceBlock	      "xbsIndex_r3/Logical"
      SourceType	      "Xilinx Logical Block"
      logical_function	      "OR"
      inputs		      "4"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "2"
      align_bp		      on
      latency		      "1"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Logical3"
      Ports		      [4, 1]
      Position		      [270, 315, 300, 380]
      SourceBlock	      "xbsIndex_r3/Logical"
      SourceType	      "Xilinx Logical Block"
      logical_function	      "OR"
      inputs		      "4"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "2"
      align_bp		      on
      latency		      "1"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Logical4"
      Ports		      [4, 1]
      Position		      [265, 600, 295, 665]
      SourceBlock	      "xbsIndex_r3/Logical"
      SourceType	      "Xilinx Logical Block"
      logical_function	      "OR"
      inputs		      "4"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "2"
      align_bp		      on
      latency		      "1"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Logical5"
      Ports		      [2, 1]
      Position		      [2085, 406, 2130, 444]
      SourceBlock	      "xbsIndex_r3/Logical"
      SourceType	      "Xilinx Logical Block"
      logical_function	      "OR"
      inputs		      "2"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "2"
      align_bp		      on
      latency		      "0"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Logical6"
      Ports		      [2, 1]
      Position		      [3660, 808, 3700, 857]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Logical"
      SourceType	      "Xilinx Logical Block"
      logical_function	      "OR"
      inputs		      "2"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "2"
      align_bp		      on
      latency		      "1"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Logical7"
      Ports		      [3, 1]
      Position		      [100, 752, 135, 788]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Logical"
      SourceType	      "Xilinx Logical Block"
      logical_function	      "OR"
      inputs		      "3"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "2"
      align_bp		      on
      latency		      "1"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Logical8"
      Ports		      [2, 1]
      Position		      [3400, 160, 3425, 180]
      SourceBlock	      "xbsIndex_r3/Logical"
      SourceType	      "Xilinx Logical Block"
      logical_function	      "AND"
      inputs		      "2"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "2"
      align_bp		      on
      latency		      "0"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "ModelSim"
      Ports		      []
      Position		      [162, 16, 227, 64]
      FontName		      "Arial"
      SourceBlock	      "xbsIndex_r3/ModelSim"
      SourceType	      "ModelSim HDL Co-Simulation Interface"
      dir		      "./modelsim"
      waveform		      on
      leave_open	      on
      skip_compile	      off
      custom_scripts	      off
      startup_timeout	      "40"
    }
    Block {
      BlockType		      Reference
      Name		      "Mux1"
      Ports		      [3, 1]
      Position		      [650, 859, 670, 921]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Mux"
      SourceType	      "Xilinx Multiplexer Block"
      inputs		      "2"
      precision		      "Full"
      arith_type	      "Signed  (2's comp)"
      n_bits		      "8"
      bin_pt		      "2"
      quantization	      "Truncate"
      overflow		      "Wrap"
      latency		      "1"
      explicit_period	      on
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      mux_type		      off
      use_rpm		      off
      gen_core		      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Mux6"
      Ports		      [3, 1]
      Position		      [650, 779, 670, 841]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Mux"
      SourceType	      "Xilinx Multiplexer Block"
      inputs		      "2"
      precision		      "Full"
      arith_type	      "Signed  (2's comp)"
      n_bits		      "8"
      bin_pt		      "2"
      quantization	      "Truncate"
      overflow		      "Wrap"
      latency		      "1"
      explicit_period	      on
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      mux_type		      off
      use_rpm		      off
      gen_core		      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Mux7"
      Ports		      [3, 1]
      Position		      [650, 704, 670, 766]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Mux"
      SourceType	      "Xilinx Multiplexer Block"
      inputs		      "2"
      precision		      "Full"
      arith_type	      "Signed  (2's comp)"
      n_bits		      "8"
      bin_pt		      "2"
      quantization	      "Truncate"
      overflow		      "Wrap"
      latency		      "1"
      explicit_period	      on
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      mux_type		      off
      use_rpm		      off
      gen_core		      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      DiscretePulseGenerator
      Name		      "Pulse\nGenerator"
      Ports		      [0, 1]
      Position		      [30, 281, 70, 319]
      ShowName		      off
      Period		      "2^27"
    }
    Block {
      BlockType		      Reference
      Name		      "Register"
      Ports		      [2, 1]
      Position		      [3725, 221, 3765, 254]
      SourceBlock	      "xbsIndex_r3/Register"
      SourceType	      "Xilinx Register Block"
      init		      "0"
      reg_only_valid	      off
      explicit_period	      off
      period		      "1"
      rst		      off
      en		      on
      out_en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Register1"
      Ports		      [2, 1]
      Position		      [3725, 170, 3765, 205]
      SourceBlock	      "xbsIndex_r3/Register"
      SourceType	      "Xilinx Register Block"
      init		      "0"
      reg_only_valid	      off
      explicit_period	      off
      period		      "1"
      rst		      off
      en		      on
      out_en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice1"
      Ports		      [1, 1]
      Position		      [3640, 224, 3660, 236]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "32"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      on
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice10"
      Ports		      [1, 1]
      Position		      [1420, 801, 1445, 819]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "32"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice11"
      Ports		      [1, 1]
      Position		      [1260, 811, 1285, 829]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Upper Bit Location + Width"
      nbits		      "16"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice12"
      Ports		      [1, 1]
      Position		      [1260, 876, 1285, 894]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Upper Bit Location + Width"
      nbits		      "16"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice13"
      Ports		      [1, 1]
      Position		      [1420, 851, 1445, 869]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "32"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "32"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice14"
      Ports		      [1, 1]
      Position		      [1260, 946, 1285, 964]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Upper Bit Location + Width"
      nbits		      "16"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice15"
      Ports		      [1, 1]
      Position		      [1260, 1011, 1285, 1029]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Upper Bit Location + Width"
      nbits		      "16"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice16"
      Ports		      [1, 1]
      Position		      [840, 1011, 865, 1029]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Upper Bit Location + Width"
      nbits		      "1"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "19"
      base0		      "LSB of Input"
      boolean_output	      on
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice17"
      Ports		      [1, 1]
      Position		      [2405, 786, 2430, 804]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "2"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "20"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice18"
      Ports		      [1, 1]
      Position		      [1715, 751, 1740, 769]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "17"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice19"
      Ports		      [1, 1]
      Position		      [1715, 871, 1740, 889]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "17"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice2"
      Ports		      [1, 1]
      Position		      [3640, 174, 3660, 186]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "32"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "32"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice21"
      Ports		      [1, 1]
      Position		      [2405, 886, 2430, 904]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "16"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice3"
      Ports		      [1, 1]
      Position		      [600, 904, 630, 916]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "1"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "1"
      base0		      "LSB of Input"
      boolean_output	      on
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice4"
      Ports		      [1, 1]
      Position		      [3355, 159, 3375, 171]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "1"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "1"
      base0		      "LSB of Input"
      boolean_output	      on
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice5"
      Ports		      [1, 1]
      Position		      [600, 689, 630, 701]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "1"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice6"
      Ports		      [1, 1]
      Position		      [2405, 866, 2430, 884]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "1"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "16"
      base0		      "LSB of Input"
      boolean_output	      on
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice7"
      Ports		      [1, 1]
      Position		      [2405, 846, 2430, 864]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "1"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "17"
      base0		      "LSB of Input"
      boolean_output	      on
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice8"
      Ports		      [1, 1]
      Position		      [2405, 826, 2430, 844]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "1"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "18"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice9"
      Ports		      [1, 1]
      Position		      [2405, 806, 2430, 824]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "1"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "19"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      SubSystem
      Name		      "XAUI0"
      Tag		      "xps:xaui"
      Ports		      [5, 7]
      Position		      [3365, 221, 3505, 389]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      AncestorBlock	      "xps_library/XAUI"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Demux|Port|---------------------- Show Implemen"
"tation Parameters -----------------------------------------------------------"
"------------------------|Pre-emphasis|Differential swing"
      MaskStyleString	      "popup(1|2),popup(iBOB:0|iBOB:1|BEE2_ctrl:0|BEE2"
"_ctrl:1|BEE2_usr:0|BEE2_usr:1|BEE2_usr:2|BEE2_usr:3|CORR:0),checkbox,popup(0|"
"1|2|3),popup(400|500|600|700|800)"
      MaskTunableValueString  "off,off,off,off,off"
      MaskCallbackString      "||myname=gcb;\nif strcmp(get_param(myname, 'sho"
"w_param'), 'on')\n    set_param(myname, 'MaskVisibilities', {'on','on','on','"
"on','on'});\nelse\n    set_param(myname, 'MaskVisibilities', {'on','on','on',"
"'off','off'});\nend||"
      MaskEnableString	      "on,on,on,on,on"
      MaskVisibilityString    "on,on,on,off,off"
      MaskToolTipString	      "on,on,on,on,on"
      MaskVarAliasString      ",,,,"
      MaskVariables	      "demux=@1;port=@2;show_param=&3;pre_emph=@4;swin"
"g=@5;"
      MaskInitialization      "xaui_mask;"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "1|iBOB:0|off|3|800"
      MaskTabNameString	      ",,,,"
      System {
	Name			"XAUI0"
	Location		[21, 81, 1033, 731]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "rx_get"
	  Position		  [20, 52, 50, 68]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "rx_reset"
	  Position		  [20, 102, 50, 118]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "tx_data"
	  Position		  [20, 332, 50, 348]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "tx_outofband"
	  Position		  [20, 382, 50, 398]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "tx_valid"
	  Position		  [20, 432, 50, 448]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant1"
	  Position		  [530, 280, 555, 300]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant2"
	  Position		  [530, 380, 555, 400]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant3"
	  Position		  [530, 240, 555, 260]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant4"
	  Position		  [530, 150, 555, 170]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant5"
	  Position		  [530, 100, 555, 120]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant6"
	  Position		  [530, 50, 555, 70]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant7"
	  Position		  [530, 195, 555, 215]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  Position		  [465, 330, 485, 350]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  Position		  [465, 380, 485, 400]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator2"
	  Position		  [465, 430, 485, 450]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator3"
	  Position		  [395, 50, 415, 70]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator4"
	  Position		  [395, 100, 415, 120]
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cn_i_128w_2k_do_al_r303_XAUI0_rx_almost_ful"
"l"
	  Ports			  [1, 1]
	  Position		  [585, 282, 685, 298]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cn_i_128w_2k_do_al_r303_XAUI0_rx_data"
	  Ports			  [1, 1]
	  Position		  [585, 52, 685, 68]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Unsigned"
	  n_bits		  "64"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cn_i_128w_2k_do_al_r303_XAUI0_rx_empty"
	  Ports			  [1, 1]
	  Position		  [585, 152, 685, 168]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cn_i_128w_2k_do_al_r303_XAUI0_rx_get"
	  Ports			  [1, 1]
	  Position		  [310, 52, 360, 68]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cn_i_128w_2k_do_al_r303_XAUI0_rx_linkdown"
	  Ports			  [1, 1]
	  Position		  [585, 242, 685, 258]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cn_i_128w_2k_do_al_r303_XAUI0_rx_outofband"
	  Ports			  [1, 1]
	  Position		  [585, 102, 685, 118]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cn_i_128w_2k_do_al_r303_XAUI0_rx_reset"
	  Ports			  [1, 1]
	  Position		  [310, 102, 360, 118]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cn_i_128w_2k_do_al_r303_XAUI0_rx_valid"
	  Ports			  [1, 1]
	  Position		  [585, 197, 685, 213]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cn_i_128w_2k_do_al_r303_XAUI0_tx_data"
	  Ports			  [1, 1]
	  Position		  [355, 332, 405, 348]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cn_i_128w_2k_do_al_r303_XAUI0_tx_full"
	  Ports			  [1, 1]
	  Position		  [585, 382, 685, 398]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cn_i_128w_2k_do_al_r303_XAUI0_tx_outofband"
	  Ports			  [1, 1]
	  Position		  [355, 382, 405, 398]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cn_i_128w_2k_do_al_r303_XAUI0_tx_valid"
	  Ports			  [1, 1]
	  Position		  [355, 432, 405, 448]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_rx_get"
	  Ports			  [1, 1]
	  Position		  [135, 52, 185, 68]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "64"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_rx_reset"
	  Ports			  [1, 1]
	  Position		  [135, 102, 185, 118]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_tx_data"
	  Ports			  [1, 1]
	  Position		  [145, 332, 195, 348]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "64"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_tx_outofband"
	  Ports			  [1, 1]
	  Position		  [145, 382, 195, 398]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_tx_valid"
	  Ports			  [1, 1]
	  Position		  [145, 432, 195, 448]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_data"
	  Position		  [790, 52, 820, 68]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_outofband"
	  Position		  [790, 102, 820, 118]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_empty"
	  Position		  [790, 152, 820, 168]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_valid"
	  Position		  [790, 197, 820, 213]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_linkdown"
	  Position		  [790, 242, 820, 258]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "tx_full"
	  Position		  [785, 382, 815, 398]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_almost_full"
	  Position		  [790, 282, 820, 298]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "cn_i_128w_2k_do_al_r303_XAUI0_rx_almost_ful"
"l"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cn_i_128w_2k_do_al_r303_XAUI0_rx_almost_ful"
"l"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "rx_almost_full"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cn_i_128w_2k_do_al_r303_XAUI0_rx_valid"
	  SrcPort		  1
	  DstBlock		  "rx_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant7"
	  SrcPort		  1
	  DstBlock		  "cn_i_128w_2k_do_al_r303_XAUI0_rx_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cn_i_128w_2k_do_al_r303_XAUI0_rx_reset"
	  SrcPort		  1
	  DstBlock		  "Terminator4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cn_i_128w_2k_do_al_r303_XAUI0_rx_get"
	  SrcPort		  1
	  DstBlock		  "Terminator3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant6"
	  SrcPort		  1
	  DstBlock		  "cn_i_128w_2k_do_al_r303_XAUI0_rx_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant5"
	  SrcPort		  1
	  DstBlock		  "cn_i_128w_2k_do_al_r303_XAUI0_rx_outofband"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant4"
	  SrcPort		  1
	  DstBlock		  "cn_i_128w_2k_do_al_r303_XAUI0_rx_empty"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant3"
	  SrcPort		  1
	  DstBlock		  "cn_i_128w_2k_do_al_r303_XAUI0_rx_linkdown"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "cn_i_128w_2k_do_al_r303_XAUI0_tx_full"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cn_i_128w_2k_do_al_r303_XAUI0_tx_valid"
	  SrcPort		  1
	  DstBlock		  "Terminator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cn_i_128w_2k_do_al_r303_XAUI0_tx_outofband"
	  SrcPort		  1
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cn_i_128w_2k_do_al_r303_XAUI0_tx_data"
	  SrcPort		  1
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cn_i_128w_2k_do_al_r303_XAUI0_tx_full"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "tx_full"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_tx_valid"
	  SrcPort		  1
	  DstBlock		  "cn_i_128w_2k_do_al_r303_XAUI0_tx_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tx_valid"
	  SrcPort		  1
	  DstBlock		  "convert_tx_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_tx_outofband"
	  SrcPort		  1
	  DstBlock		  "cn_i_128w_2k_do_al_r303_XAUI0_tx_outofband"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tx_outofband"
	  SrcPort		  1
	  DstBlock		  "convert_tx_outofband"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_tx_data"
	  SrcPort		  1
	  DstBlock		  "cn_i_128w_2k_do_al_r303_XAUI0_tx_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tx_data"
	  SrcPort		  1
	  DstBlock		  "convert_tx_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cn_i_128w_2k_do_al_r303_XAUI0_rx_linkdown"
	  SrcPort		  1
	  DstBlock		  "rx_linkdown"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cn_i_128w_2k_do_al_r303_XAUI0_rx_empty"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "rx_empty"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cn_i_128w_2k_do_al_r303_XAUI0_rx_outofband"
	  SrcPort		  1
	  DstBlock		  "rx_outofband"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cn_i_128w_2k_do_al_r303_XAUI0_rx_data"
	  SrcPort		  1
	  DstBlock		  "rx_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_rx_reset"
	  SrcPort		  1
	  DstBlock		  "cn_i_128w_2k_do_al_r303_XAUI0_rx_reset"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rx_reset"
	  SrcPort		  1
	  DstBlock		  "convert_rx_reset"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_rx_get"
	  SrcPort		  1
	  DstBlock		  "cn_i_128w_2k_do_al_r303_XAUI0_rx_get"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rx_get"
	  SrcPort		  1
	  DstBlock		  "convert_rx_get"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "XAUI1"
      Tag		      "xps:xaui"
      Ports		      [5, 7]
      Position		      [3365, 466, 3505, 634]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      AncestorBlock	      "xps_library/XAUI"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Demux|Port|---------------------- Show Implemen"
"tation Parameters -----------------------------------------------------------"
"------------------------|Pre-emphasis|Differential swing"
      MaskStyleString	      "popup(1|2),popup(iBOB:0|iBOB:1|BEE2_ctrl:0|BEE2"
"_ctrl:1|BEE2_usr:0|BEE2_usr:1|BEE2_usr:2|BEE2_usr:3|CORR:0),checkbox,popup(0|"
"1|2|3),popup(400|500|600|700|800)"
      MaskTunableValueString  "off,off,off,off,off"
      MaskCallbackString      "||myname=gcb;\nif strcmp(get_param(myname, 'sho"
"w_param'), 'on')\n    set_param(myname, 'MaskVisibilities', {'on','on','on','"
"on','on'});\nelse\n    set_param(myname, 'MaskVisibilities', {'on','on','on',"
"'off','off'});\nend||"
      MaskEnableString	      "on,on,on,on,on"
      MaskVisibilityString    "on,on,on,off,off"
      MaskToolTipString	      "on,on,on,on,on"
      MaskVarAliasString      ",,,,"
      MaskVariables	      "demux=@1;port=@2;show_param=&3;pre_emph=@4;swin"
"g=@5;"
      MaskInitialization      "xaui_mask;"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "1|iBOB:1|off|3|800"
      MaskTabNameString	      ",,,,"
      System {
	Name			"XAUI1"
	Location		[21, 81, 1033, 731]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "rx_get"
	  Position		  [20, 52, 50, 68]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "rx_reset"
	  Position		  [20, 102, 50, 118]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "tx_data"
	  Position		  [20, 332, 50, 348]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "tx_outofband"
	  Position		  [20, 382, 50, 398]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "tx_valid"
	  Position		  [20, 432, 50, 448]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant1"
	  Position		  [530, 280, 555, 300]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant2"
	  Position		  [530, 380, 555, 400]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant3"
	  Position		  [530, 240, 555, 260]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant4"
	  Position		  [530, 150, 555, 170]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant5"
	  Position		  [530, 100, 555, 120]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant6"
	  Position		  [530, 50, 555, 70]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant7"
	  Position		  [530, 195, 555, 215]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  Position		  [465, 330, 485, 350]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  Position		  [465, 380, 485, 400]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator2"
	  Position		  [465, 430, 485, 450]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator3"
	  Position		  [395, 50, 415, 70]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator4"
	  Position		  [395, 100, 415, 120]
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cn_i_128w_2k_do_al_r303_XAUI1_rx_almost_ful"
"l"
	  Ports			  [1, 1]
	  Position		  [585, 282, 685, 298]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cn_i_128w_2k_do_al_r303_XAUI1_rx_data"
	  Ports			  [1, 1]
	  Position		  [585, 52, 685, 68]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Unsigned"
	  n_bits		  "64"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cn_i_128w_2k_do_al_r303_XAUI1_rx_empty"
	  Ports			  [1, 1]
	  Position		  [585, 152, 685, 168]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cn_i_128w_2k_do_al_r303_XAUI1_rx_get"
	  Ports			  [1, 1]
	  Position		  [310, 52, 360, 68]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cn_i_128w_2k_do_al_r303_XAUI1_rx_linkdown"
	  Ports			  [1, 1]
	  Position		  [585, 242, 685, 258]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cn_i_128w_2k_do_al_r303_XAUI1_rx_outofband"
	  Ports			  [1, 1]
	  Position		  [585, 102, 685, 118]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cn_i_128w_2k_do_al_r303_XAUI1_rx_reset"
	  Ports			  [1, 1]
	  Position		  [310, 102, 360, 118]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cn_i_128w_2k_do_al_r303_XAUI1_rx_valid"
	  Ports			  [1, 1]
	  Position		  [585, 197, 685, 213]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cn_i_128w_2k_do_al_r303_XAUI1_tx_data"
	  Ports			  [1, 1]
	  Position		  [355, 332, 405, 348]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cn_i_128w_2k_do_al_r303_XAUI1_tx_full"
	  Ports			  [1, 1]
	  Position		  [585, 382, 685, 398]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cn_i_128w_2k_do_al_r303_XAUI1_tx_outofband"
	  Ports			  [1, 1]
	  Position		  [355, 382, 405, 398]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cn_i_128w_2k_do_al_r303_XAUI1_tx_valid"
	  Ports			  [1, 1]
	  Position		  [355, 432, 405, 448]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_rx_get"
	  Ports			  [1, 1]
	  Position		  [135, 52, 185, 68]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "64"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_rx_reset"
	  Ports			  [1, 1]
	  Position		  [135, 102, 185, 118]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_tx_data"
	  Ports			  [1, 1]
	  Position		  [145, 332, 195, 348]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "64"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_tx_outofband"
	  Ports			  [1, 1]
	  Position		  [145, 382, 195, 398]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_tx_valid"
	  Ports			  [1, 1]
	  Position		  [145, 432, 195, 448]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_data"
	  Position		  [790, 52, 820, 68]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_outofband"
	  Position		  [790, 102, 820, 118]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_empty"
	  Position		  [790, 152, 820, 168]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_valid"
	  Position		  [790, 197, 820, 213]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_linkdown"
	  Position		  [790, 242, 820, 258]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "tx_full"
	  Position		  [785, 382, 815, 398]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_almost_full"
	  Position		  [790, 282, 820, 298]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "cn_i_128w_2k_do_al_r303_XAUI1_rx_almost_ful"
"l"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cn_i_128w_2k_do_al_r303_XAUI1_rx_almost_ful"
"l"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "rx_almost_full"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cn_i_128w_2k_do_al_r303_XAUI1_rx_valid"
	  SrcPort		  1
	  DstBlock		  "rx_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant7"
	  SrcPort		  1
	  DstBlock		  "cn_i_128w_2k_do_al_r303_XAUI1_rx_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cn_i_128w_2k_do_al_r303_XAUI1_rx_reset"
	  SrcPort		  1
	  DstBlock		  "Terminator4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cn_i_128w_2k_do_al_r303_XAUI1_rx_get"
	  SrcPort		  1
	  DstBlock		  "Terminator3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant6"
	  SrcPort		  1
	  DstBlock		  "cn_i_128w_2k_do_al_r303_XAUI1_rx_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant5"
	  SrcPort		  1
	  DstBlock		  "cn_i_128w_2k_do_al_r303_XAUI1_rx_outofband"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant4"
	  SrcPort		  1
	  DstBlock		  "cn_i_128w_2k_do_al_r303_XAUI1_rx_empty"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant3"
	  SrcPort		  1
	  DstBlock		  "cn_i_128w_2k_do_al_r303_XAUI1_rx_linkdown"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "cn_i_128w_2k_do_al_r303_XAUI1_tx_full"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cn_i_128w_2k_do_al_r303_XAUI1_tx_valid"
	  SrcPort		  1
	  DstBlock		  "Terminator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cn_i_128w_2k_do_al_r303_XAUI1_tx_outofband"
	  SrcPort		  1
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cn_i_128w_2k_do_al_r303_XAUI1_tx_data"
	  SrcPort		  1
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cn_i_128w_2k_do_al_r303_XAUI1_tx_full"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "tx_full"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_tx_valid"
	  SrcPort		  1
	  DstBlock		  "cn_i_128w_2k_do_al_r303_XAUI1_tx_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tx_valid"
	  SrcPort		  1
	  DstBlock		  "convert_tx_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_tx_outofband"
	  SrcPort		  1
	  DstBlock		  "cn_i_128w_2k_do_al_r303_XAUI1_tx_outofband"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tx_outofband"
	  SrcPort		  1
	  DstBlock		  "convert_tx_outofband"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_tx_data"
	  SrcPort		  1
	  DstBlock		  "cn_i_128w_2k_do_al_r303_XAUI1_tx_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tx_data"
	  SrcPort		  1
	  DstBlock		  "convert_tx_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cn_i_128w_2k_do_al_r303_XAUI1_rx_linkdown"
	  SrcPort		  1
	  DstBlock		  "rx_linkdown"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cn_i_128w_2k_do_al_r303_XAUI1_rx_empty"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "rx_empty"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cn_i_128w_2k_do_al_r303_XAUI1_rx_outofband"
	  SrcPort		  1
	  DstBlock		  "rx_outofband"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cn_i_128w_2k_do_al_r303_XAUI1_rx_data"
	  SrcPort		  1
	  DstBlock		  "rx_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_rx_reset"
	  SrcPort		  1
	  DstBlock		  "cn_i_128w_2k_do_al_r303_XAUI1_rx_reset"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rx_reset"
	  SrcPort		  1
	  DstBlock		  "convert_rx_reset"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_rx_get"
	  SrcPort		  1
	  DstBlock		  "cn_i_128w_2k_do_al_r303_XAUI1_rx_get"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rx_get"
	  SrcPort		  1
	  DstBlock		  "convert_rx_get"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "XSG core config"
      Tag		      "xps:xsg"
      Ports		      []
      Position		      [90, 14, 136, 57]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/XSG core config"
      SourceType	      ""
      ShowPortLabels	      on
      hw_sys		      "iBOB"
      ibob_linux	      off
      clk_src		      "adc0_clk"
      gpio_clk_io_group	      "iBOB:sma"
      gpio_clk_bit_index      "0"
      clk_rate		      "200"
      sample_period	      "1"
      synthesis_tool	      "XST"
      mpc_type		      "powerpc405"
    }
    Block {
      BlockType		      Reference
      Name		      "adc0"
      Tag		      "xps:adc"
      Ports		      [4, 17]
      Position		      [110, 134, 255, 396]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/adc"
      SourceType	      ""
      ShowPortLabels	      on
      adc_brd		      "iBOB:adc0"
      adc_clk_rate	      "600"
      adc_interleave	      off
      sample_period	      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "adc1"
      Tag		      "xps:adc"
      Ports		      [4, 17]
      Position		      [105, 419, 250, 681]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/adc"
      SourceType	      ""
      ShowPortLabels	      on
      adc_brd		      "iBOB:adc1"
      adc_clk_rate	      "600"
      adc_interleave	      off
      sample_period	      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "adc_lev1"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [1475, 795, 1575, 825]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "To Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "14"
      sample_period	      "1"
      gw_name		      "cn_i_128w_2k_do_al_r303_adc_lev1_user_data_in"
    }
    Block {
      BlockType		      Reference
      Name		      "adc_lev2"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [1475, 845, 1575, 875]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "To Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "14"
      sample_period	      "1"
      gw_name		      "cn_i_128w_2k_do_al_r303_adc_lev2_user_data_in"
    }
    Block {
      BlockType		      Reference
      Name		      "address"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [470, 750, 570, 780]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "cn_i_128w_2k_do_al_r303_address_user_data_out"
    }
    Block {
      BlockType		      SubSystem
      Name		      "calc_adc_sum_sq1"
      Ports		      [2, 1]
      Position		      [960, 771, 1050, 809]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "3|2"
      System {
	Name			"calc_adc_sum_sq1"
	Location		[6, 74, 1274, 755]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "pol_in"
	  Position		  [75, 133, 105, 147]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "accum_rst"
	  Position		  [425, 168, 455, 182]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Accumulator"
	  Ports			  [2, 1]
	  Position		  [555, 112, 605, 163]
	  SourceBlock		  "xbsIndex_r3/Accumulator"
	  SourceType		  "Xilinx Accumulator"
	  n_bits		  "32"
	  overflow		  "Wrap"
	  operation		  "Add"
	  scale			  "1"
	  explicit_period	  off
	  period		  "1"
	  rst			  on
	  hasbypass		  off
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  gen_core		  off
	  use_rpm		  on
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  Ports			  [0, 1]
	  Position		  [150, 59, 195, 91]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "2"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  off
	  period		  "1"
	  load_pin		  off
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mult"
	  Ports			  [2, 1]
	  Position		  [425, 97, 475, 148]
	  SourceBlock		  "xbsIndex_r3/Mult"
	  SourceType		  "Xilinx Multiplier"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "2"
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mult_type		  "Parallel"
	  oversample		  "2"
	  use_embedded		  off
	  pipeline		  on
	  use_rpm		  on
	  placement_style	  "Rectangular Shape"
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [5, 1]
	  Position		  [290, 79, 315, 171]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "4"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register"
	  Ports			  [2, 1]
	  Position		  [640, 128, 685, 177]
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  off
	  period		  "1"
	  rst			  off
	  en			  on
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "decat4"
	  Ports			  [1, 4]
	  Position		  [125, 107, 165, 168]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "decat4"
	    Location		    [665, 490, 1003, 630]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [25, 28, 55, 42]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [145, 44, 190, 56]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "7"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret2"
	      Ports		      [1, 1]
	      Position		      [145, 29, 190, 41]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "7"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret3"
	      Ports		      [1, 1]
	      Position		      [145, 59, 190, 71]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "7"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret4"
	      Ports		      [1, 1]
	      Position		      [145, 74, 190, 86]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "7"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice15"
	      Ports		      [1, 1]
	      Position		      [95, 59, 125, 71]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "8"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice16"
	      Ports		      [1, 1]
	      Position		      [95, 44, 125, 56]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "16"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice17"
	      Ports		      [1, 1]
	      Position		      [95, 29, 125, 41]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "24"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice9"
	      Ports		      [1, 1]
	      Position		      [95, 74, 125, 86]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [215, 28, 245, 42]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out2"
	      Position		      [215, 43, 245, 57]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out3"
	      Position		      [215, 58, 245, 72]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out4"
	      Position		      [215, 73, 245, 87]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Reinterpret4"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice9"
	      SrcPort		      1
	      DstBlock		      "Reinterpret4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice15"
	      SrcPort		      1
	      DstBlock		      "Reinterpret3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice16"
	      SrcPort		      1
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice17"
	      SrcPort		      1
	      DstBlock		      "Reinterpret2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		Points			[0, 15]
		Branch {
		  Points		  [0, 15]
		  Branch {
		    DstBlock		    "Slice15"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 15]
		    DstBlock		    "Slice9"
		    DstPort		    1
		  }
		}
		Branch {
		  DstBlock		  "Slice16"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"Slice17"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "sum_sq"
	  Position		  [720, 148, 750, 162]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Mult"
	  SrcPort		  1
	  DstBlock		  "Accumulator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Accumulator"
	  SrcPort		  1
	  DstBlock		  "Register"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "sum_sq"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  Points		  [70, 0]
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "Mult"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 10]
	    DstBlock		    "Mult"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  Points		  [35, 0; 0, 10]
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "accum_rst"
	  SrcPort		  1
	  Points		  [0, 0; 70, 0]
	  Branch {
	    Points		    [0, -25]
	    DstBlock		    "Accumulator"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [95, 0]
	    DstBlock		    "Register"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "pol_in"
	  SrcPort		  1
	  DstBlock		  "decat4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "decat4"
	  SrcPort		  1
	  Points		  [50, 0; 0, -10]
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "decat4"
	  SrcPort		  2
	  Points		  [60, 0; 0, 15]
	  DstBlock		  "Mux"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "decat4"
	  SrcPort		  3
	  Points		  [0, -10; 100, 0; 0, -10]
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "decat4"
	  SrcPort		  4
	  Points		  [50, 0; 0, 5]
	  DstBlock		  "Mux"
	  DstPort		  5
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "calc_adc_sum_sq2"
      Ports		      [2, 1]
      Position		      [960, 836, 1050, 874]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "3|2"
      System {
	Name			"calc_adc_sum_sq2"
	Location		[6, 74, 1282, 755]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "pol_in"
	  Position		  [75, 133, 105, 147]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "accum_rst"
	  Position		  [425, 168, 455, 182]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Accumulator"
	  Ports			  [2, 1]
	  Position		  [555, 112, 605, 163]
	  SourceBlock		  "xbsIndex_r3/Accumulator"
	  SourceType		  "Xilinx Accumulator"
	  n_bits		  "32"
	  overflow		  "Wrap"
	  operation		  "Add"
	  scale			  "1"
	  explicit_period	  off
	  period		  "1"
	  rst			  on
	  hasbypass		  off
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  gen_core		  off
	  use_rpm		  on
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  Ports			  [0, 1]
	  Position		  [150, 59, 195, 91]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "2"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  off
	  period		  "1"
	  load_pin		  off
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mult"
	  Ports			  [2, 1]
	  Position		  [425, 97, 475, 148]
	  SourceBlock		  "xbsIndex_r3/Mult"
	  SourceType		  "Xilinx Multiplier"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "2"
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mult_type		  "Parallel"
	  oversample		  "2"
	  use_embedded		  off
	  pipeline		  on
	  use_rpm		  on
	  placement_style	  "Rectangular Shape"
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [5, 1]
	  Position		  [290, 79, 315, 171]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "4"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register"
	  Ports			  [2, 1]
	  Position		  [640, 128, 685, 177]
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  off
	  period		  "1"
	  rst			  off
	  en			  on
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "decat4"
	  Ports			  [1, 4]
	  Position		  [125, 107, 165, 168]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "decat4"
	    Location		    [665, 490, 1003, 630]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [25, 28, 55, 42]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [145, 44, 190, 56]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "7"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret2"
	      Ports		      [1, 1]
	      Position		      [145, 29, 190, 41]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "7"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret3"
	      Ports		      [1, 1]
	      Position		      [145, 59, 190, 71]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "7"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret4"
	      Ports		      [1, 1]
	      Position		      [145, 74, 190, 86]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "7"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice15"
	      Ports		      [1, 1]
	      Position		      [95, 59, 125, 71]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "8"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice16"
	      Ports		      [1, 1]
	      Position		      [95, 44, 125, 56]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "16"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice17"
	      Ports		      [1, 1]
	      Position		      [95, 29, 125, 41]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "24"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice9"
	      Ports		      [1, 1]
	      Position		      [95, 74, 125, 86]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [215, 28, 245, 42]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out2"
	      Position		      [215, 43, 245, 57]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out3"
	      Position		      [215, 58, 245, 72]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out4"
	      Position		      [215, 73, 245, 87]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Reinterpret4"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice9"
	      SrcPort		      1
	      DstBlock		      "Reinterpret4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice15"
	      SrcPort		      1
	      DstBlock		      "Reinterpret3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice16"
	      SrcPort		      1
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice17"
	      SrcPort		      1
	      DstBlock		      "Reinterpret2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		Points			[0, 15]
		Branch {
		  Points		  [0, 15]
		  Branch {
		    DstBlock		    "Slice15"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 15]
		    DstBlock		    "Slice9"
		    DstPort		    1
		  }
		}
		Branch {
		  DstBlock		  "Slice16"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"Slice17"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "sum_sq"
	  Position		  [720, 148, 750, 162]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Mult"
	  SrcPort		  1
	  DstBlock		  "Accumulator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Accumulator"
	  SrcPort		  1
	  DstBlock		  "Register"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "sum_sq"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  Points		  [70, 0]
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "Mult"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 10]
	    DstBlock		    "Mult"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  Points		  [35, 0; 0, 10]
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "accum_rst"
	  SrcPort		  1
	  Points		  [0, 0; 70, 0]
	  Branch {
	    Points		    [0, -25]
	    DstBlock		    "Accumulator"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [95, 0]
	    DstBlock		    "Register"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "pol_in"
	  SrcPort		  1
	  DstBlock		  "decat4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "decat4"
	  SrcPort		  1
	  Points		  [50, 0; 0, -10]
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "decat4"
	  SrcPort		  2
	  Points		  [60, 0; 0, 15]
	  DstBlock		  "Mux"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "decat4"
	  SrcPort		  3
	  Points		  [0, -10; 100, 0; 0, -10]
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "decat4"
	  SrcPort		  4
	  Points		  [50, 0; 0, 5]
	  DstBlock		  "Mux"
	  DstPort		  5
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "calc_adc_sum_sq3"
      Ports		      [2, 1]
      Position		      [960, 901, 1050, 939]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "3|2"
      System {
	Name			"calc_adc_sum_sq3"
	Location		[6, 74, 1282, 755]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "pol_in"
	  Position		  [75, 133, 105, 147]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "accum_rst"
	  Position		  [425, 168, 455, 182]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Accumulator"
	  Ports			  [2, 1]
	  Position		  [555, 112, 605, 163]
	  SourceBlock		  "xbsIndex_r3/Accumulator"
	  SourceType		  "Xilinx Accumulator"
	  n_bits		  "32"
	  overflow		  "Wrap"
	  operation		  "Add"
	  scale			  "1"
	  explicit_period	  off
	  period		  "1"
	  rst			  on
	  hasbypass		  off
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  gen_core		  off
	  use_rpm		  on
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  Ports			  [0, 1]
	  Position		  [150, 59, 195, 91]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "2"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  off
	  period		  "1"
	  load_pin		  off
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mult"
	  Ports			  [2, 1]
	  Position		  [425, 97, 475, 148]
	  SourceBlock		  "xbsIndex_r3/Mult"
	  SourceType		  "Xilinx Multiplier"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "2"
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mult_type		  "Parallel"
	  oversample		  "2"
	  use_embedded		  off
	  pipeline		  on
	  use_rpm		  on
	  placement_style	  "Rectangular Shape"
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [5, 1]
	  Position		  [290, 79, 315, 171]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "4"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register"
	  Ports			  [2, 1]
	  Position		  [640, 128, 685, 177]
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  off
	  period		  "1"
	  rst			  off
	  en			  on
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "decat4"
	  Ports			  [1, 4]
	  Position		  [125, 107, 165, 168]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "decat4"
	    Location		    [665, 490, 1003, 630]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [25, 28, 55, 42]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [145, 44, 190, 56]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "7"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret2"
	      Ports		      [1, 1]
	      Position		      [145, 29, 190, 41]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "7"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret3"
	      Ports		      [1, 1]
	      Position		      [145, 59, 190, 71]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "7"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret4"
	      Ports		      [1, 1]
	      Position		      [145, 74, 190, 86]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "7"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice15"
	      Ports		      [1, 1]
	      Position		      [95, 59, 125, 71]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "8"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice16"
	      Ports		      [1, 1]
	      Position		      [95, 44, 125, 56]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "16"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice17"
	      Ports		      [1, 1]
	      Position		      [95, 29, 125, 41]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "24"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice9"
	      Ports		      [1, 1]
	      Position		      [95, 74, 125, 86]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [215, 28, 245, 42]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out2"
	      Position		      [215, 43, 245, 57]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out3"
	      Position		      [215, 58, 245, 72]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out4"
	      Position		      [215, 73, 245, 87]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Reinterpret4"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice9"
	      SrcPort		      1
	      DstBlock		      "Reinterpret4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice15"
	      SrcPort		      1
	      DstBlock		      "Reinterpret3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice16"
	      SrcPort		      1
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice17"
	      SrcPort		      1
	      DstBlock		      "Reinterpret2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		Points			[0, 15]
		Branch {
		  Points		  [0, 15]
		  Branch {
		    DstBlock		    "Slice15"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 15]
		    DstBlock		    "Slice9"
		    DstPort		    1
		  }
		}
		Branch {
		  DstBlock		  "Slice16"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"Slice17"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "sum_sq"
	  Position		  [720, 148, 750, 162]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Mult"
	  SrcPort		  1
	  DstBlock		  "Accumulator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Accumulator"
	  SrcPort		  1
	  DstBlock		  "Register"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "sum_sq"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  Points		  [70, 0]
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "Mult"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 10]
	    DstBlock		    "Mult"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  Points		  [35, 0; 0, 10]
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "accum_rst"
	  SrcPort		  1
	  Points		  [0, 0; 70, 0]
	  Branch {
	    Points		    [0, -25]
	    DstBlock		    "Accumulator"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [95, 0]
	    DstBlock		    "Register"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "pol_in"
	  SrcPort		  1
	  DstBlock		  "decat4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "decat4"
	  SrcPort		  1
	  Points		  [50, 0; 0, -10]
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "decat4"
	  SrcPort		  2
	  Points		  [60, 0; 0, 15]
	  DstBlock		  "Mux"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "decat4"
	  SrcPort		  3
	  Points		  [0, -10; 100, 0; 0, -10]
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "decat4"
	  SrcPort		  4
	  Points		  [50, 0; 0, 5]
	  DstBlock		  "Mux"
	  DstPort		  5
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "calc_adc_sum_sq4"
      Ports		      [2, 1]
      Position		      [960, 966, 1050, 1004]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "3|2"
      System {
	Name			"calc_adc_sum_sq4"
	Location		[6, 74, 1282, 755]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "pol_in"
	  Position		  [75, 133, 105, 147]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "accum_rst"
	  Position		  [425, 168, 455, 182]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Accumulator"
	  Ports			  [2, 1]
	  Position		  [555, 112, 605, 163]
	  SourceBlock		  "xbsIndex_r3/Accumulator"
	  SourceType		  "Xilinx Accumulator"
	  n_bits		  "32"
	  overflow		  "Wrap"
	  operation		  "Add"
	  scale			  "1"
	  explicit_period	  off
	  period		  "1"
	  rst			  on
	  hasbypass		  off
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  gen_core		  off
	  use_rpm		  on
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  Ports			  [0, 1]
	  Position		  [150, 59, 195, 91]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "2"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  off
	  period		  "1"
	  load_pin		  off
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mult"
	  Ports			  [2, 1]
	  Position		  [425, 97, 475, 148]
	  SourceBlock		  "xbsIndex_r3/Mult"
	  SourceType		  "Xilinx Multiplier"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "2"
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mult_type		  "Parallel"
	  oversample		  "2"
	  use_embedded		  off
	  pipeline		  on
	  use_rpm		  on
	  placement_style	  "Rectangular Shape"
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [5, 1]
	  Position		  [290, 79, 315, 171]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "4"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register"
	  Ports			  [2, 1]
	  Position		  [640, 128, 685, 177]
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  off
	  period		  "1"
	  rst			  off
	  en			  on
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "decat4"
	  Ports			  [1, 4]
	  Position		  [125, 107, 165, 168]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "decat4"
	    Location		    [665, 490, 1003, 630]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [25, 28, 55, 42]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [145, 44, 190, 56]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "7"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret2"
	      Ports		      [1, 1]
	      Position		      [145, 29, 190, 41]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "7"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret3"
	      Ports		      [1, 1]
	      Position		      [145, 59, 190, 71]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "7"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret4"
	      Ports		      [1, 1]
	      Position		      [145, 74, 190, 86]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "7"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice15"
	      Ports		      [1, 1]
	      Position		      [95, 59, 125, 71]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "8"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice16"
	      Ports		      [1, 1]
	      Position		      [95, 44, 125, 56]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "16"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice17"
	      Ports		      [1, 1]
	      Position		      [95, 29, 125, 41]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "24"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice9"
	      Ports		      [1, 1]
	      Position		      [95, 74, 125, 86]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [215, 28, 245, 42]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out2"
	      Position		      [215, 43, 245, 57]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out3"
	      Position		      [215, 58, 245, 72]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out4"
	      Position		      [215, 73, 245, 87]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Reinterpret4"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice9"
	      SrcPort		      1
	      DstBlock		      "Reinterpret4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice15"
	      SrcPort		      1
	      DstBlock		      "Reinterpret3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice16"
	      SrcPort		      1
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice17"
	      SrcPort		      1
	      DstBlock		      "Reinterpret2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		Points			[0, 15]
		Branch {
		  Points		  [0, 15]
		  Branch {
		    DstBlock		    "Slice15"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 15]
		    DstBlock		    "Slice9"
		    DstPort		    1
		  }
		}
		Branch {
		  DstBlock		  "Slice16"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"Slice17"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "sum_sq"
	  Position		  [720, 148, 750, 162]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Mult"
	  SrcPort		  1
	  DstBlock		  "Accumulator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Accumulator"
	  SrcPort		  1
	  DstBlock		  "Register"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "sum_sq"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  Points		  [70, 0]
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "Mult"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 10]
	    DstBlock		    "Mult"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  Points		  [35, 0; 0, 10]
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "accum_rst"
	  SrcPort		  1
	  Points		  [0, 0; 70, 0]
	  Branch {
	    Points		    [0, -25]
	    DstBlock		    "Accumulator"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [95, 0]
	    DstBlock		    "Register"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "pol_in"
	  SrcPort		  1
	  DstBlock		  "decat4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "decat4"
	  SrcPort		  1
	  Points		  [50, 0; 0, -10]
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "decat4"
	  SrcPort		  2
	  Points		  [60, 0; 0, 15]
	  DstBlock		  "Mux"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "decat4"
	  SrcPort		  3
	  Points		  [0, -10; 100, 0; 0, -10]
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "decat4"
	  SrcPort		  4
	  Points		  [50, 0; 0, 5]
	  DstBlock		  "Mux"
	  DstPort		  5
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "clk_div_2"
      Ports		      [1, 1]
      Position		      [3000, 800, 3050, 850]
      SourceBlock	      "xbsIndex_r3/Counter"
      SourceType	      "Xilinx Counter Block"
      cnt_type		      "Free Running"
      n_bits		      "1"
      bin_pt		      "0"
      arith_type	      "Unsigned"
      start_count	      "0"
      cnt_to		      "Inf"
      cnt_by_val	      "1"
      operation		      "Up"
      explicit_period	      off
      period		      "1"
      load_pin		      off
      rst		      on
      en		      off
      dbl_ovrd		      off
      show_param	      off
      use_rpm		      on
      gen_core		      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "clk_out"
      Tag		      "xps:gpio"
      Ports		      [1, 1]
      Position		      [3085, 810, 3185, 840]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/gpio"
      SourceType	      "gpio"
      ShowPortLabels	      on
      io_group		      "iBOB:sma"
      io_dir		      "out"
      arith_type	      "Unsigned"
      bitwidth		      "1"
      bin_pt		      "0"
      bit_index		      "0"
      sample_period	      "1"
      use_ddr		      off
      reg_iob		      on
      reg_clk_phase	      "0"
      termination	      "None"
    }
    Block {
      BlockType		      SubSystem
      Name		      "concat"
      Ports		      [4, 1]
      Position		      [275, 137, 315, 198]
      ShowName		      off
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"concat"
	Location		[63, 226, 338, 301]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [25, 28, 55, 42]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  Position		  [25, 43, 55, 57]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In3"
	  Position		  [25, 58, 55, 72]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In4"
	  Position		  [25, 73, 55, 87]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat2"
	  Ports			  [4, 1]
	  Position		  [225, 29, 275, 86]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "4"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "R1"
	  Ports			  [1, 1]
	  Position		  [90, 44, 135, 56]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "R2"
	  Ports			  [1, 1]
	  Position		  [90, 59, 135, 71]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "R3"
	  Ports			  [1, 1]
	  Position		  [90, 74, 135, 86]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret2"
	  Ports			  [1, 1]
	  Position		  [90, 29, 135, 41]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [300, 53, 330, 67]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Reinterpret2"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "R1"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "R2"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "R3"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Reinterpret2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "R1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "R2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "R3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "concat4"
      Ports		      [4, 1]
      Position		      [275, 197, 315, 258]
      ShowName		      off
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"concat4"
	Location		[63, 226, 338, 301]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [25, 28, 55, 42]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  Position		  [25, 43, 55, 57]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In3"
	  Position		  [25, 58, 55, 72]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In4"
	  Position		  [25, 73, 55, 87]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat2"
	  Ports			  [4, 1]
	  Position		  [225, 29, 275, 86]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "4"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "R1"
	  Ports			  [1, 1]
	  Position		  [90, 44, 135, 56]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "R2"
	  Ports			  [1, 1]
	  Position		  [90, 59, 135, 71]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "R3"
	  Ports			  [1, 1]
	  Position		  [90, 74, 135, 86]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret2"
	  Ports			  [1, 1]
	  Position		  [90, 29, 135, 41]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [300, 53, 330, 67]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Concat2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "R3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "R2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "R1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Reinterpret2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "R3"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "R2"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "R1"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Reinterpret2"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "concat5"
      Ports		      [4, 1]
      Position		      [270, 422, 310, 483]
      ShowName		      off
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"concat5"
	Location		[63, 226, 338, 301]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [25, 28, 55, 42]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  Position		  [25, 43, 55, 57]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In3"
	  Position		  [25, 58, 55, 72]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In4"
	  Position		  [25, 73, 55, 87]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat2"
	  Ports			  [4, 1]
	  Position		  [225, 29, 275, 86]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "4"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "R1"
	  Ports			  [1, 1]
	  Position		  [90, 44, 135, 56]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "R2"
	  Ports			  [1, 1]
	  Position		  [90, 59, 135, 71]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "R3"
	  Ports			  [1, 1]
	  Position		  [90, 74, 135, 86]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret2"
	  Ports			  [1, 1]
	  Position		  [90, 29, 135, 41]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [300, 53, 330, 67]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Reinterpret2"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "R1"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "R2"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "R3"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Reinterpret2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "R1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "R2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "R3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "concat6"
      Ports		      [4, 1]
      Position		      [270, 482, 310, 543]
      ShowName		      off
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"concat6"
	Location		[63, 226, 338, 301]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [25, 28, 55, 42]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  Position		  [25, 43, 55, 57]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In3"
	  Position		  [25, 58, 55, 72]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In4"
	  Position		  [25, 73, 55, 87]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat2"
	  Ports			  [4, 1]
	  Position		  [225, 29, 275, 86]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "4"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "R1"
	  Ports			  [1, 1]
	  Position		  [90, 44, 135, 56]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "R2"
	  Ports			  [1, 1]
	  Position		  [90, 59, 135, 71]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "R3"
	  Ports			  [1, 1]
	  Position		  [90, 74, 135, 86]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret2"
	  Ports			  [1, 1]
	  Position		  [90, 29, 135, 41]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [300, 53, 330, 67]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Concat2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "R3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "R2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "R1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Reinterpret2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "R3"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "R2"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "R1"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Reinterpret2"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "data"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [470, 825, 570, 855]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "cn_i_128w_2k_do_al_r303_data_user_data_out"
    }
    Block {
      BlockType		      Reference
      Name		      "dbuf_ct_sram"
      Ports		      [2, 2]
      Position		      [2445, 245, 2580, 345]
      BackgroundColor	      "lightBlue"
      LinkData {
	BlockName		"sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
      }
      SourceBlock	      "reorder_library/dbuf_transpose_sram"
      SourceType	      ""
      ShowPortLabels	      on
      length		      "2^11"
      numSpecs		      "128"
    }
    Block {
      BlockType		      SubSystem
      Name		      "decat"
      Ports		      [1, 4]
      Position		      [595, 232, 635, 293]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"decat"
	Location		[665, 490, 1003, 630]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"125"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [25, 28, 55, 42]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  Ports			  [1, 1]
	  Position		  [145, 44, 190, 56]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "7"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret2"
	  Ports			  [1, 1]
	  Position		  [145, 29, 190, 41]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "7"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret3"
	  Ports			  [1, 1]
	  Position		  [145, 59, 190, 71]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "7"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret4"
	  Ports			  [1, 1]
	  Position		  [145, 74, 190, 86]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "7"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice15"
	  Ports			  [1, 1]
	  Position		  [95, 59, 125, 71]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "8"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice16"
	  Ports			  [1, 1]
	  Position		  [95, 44, 125, 56]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "16"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice17"
	  Ports			  [1, 1]
	  Position		  [95, 29, 125, 41]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "24"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice9"
	  Ports			  [1, 1]
	  Position		  [95, 74, 125, 86]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [215, 28, 245, 42]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out2"
	  Position		  [215, 43, 245, 57]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out3"
	  Position		  [215, 58, 245, 72]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out4"
	  Position		  [215, 73, 245, 87]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    DstBlock		    "Slice17"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 15]
	    Branch {
	      DstBlock		      "Slice16"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 15]
	      Branch {
		Points			[0, 15]
		DstBlock		"Slice9"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice15"
		DstPort			1
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "Slice17"
	  SrcPort		  1
	  DstBlock		  "Reinterpret2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice16"
	  SrcPort		  1
	  DstBlock		  "Reinterpret1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice15"
	  SrcPort		  1
	  DstBlock		  "Reinterpret3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice9"
	  SrcPort		  1
	  DstBlock		  "Reinterpret4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out4"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "decat1"
      Ports		      [1, 4]
      Position		      [595, 322, 635, 383]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"decat1"
	Location		[665, 490, 1003, 630]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [25, 28, 55, 42]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  Ports			  [1, 1]
	  Position		  [145, 44, 190, 56]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "7"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret2"
	  Ports			  [1, 1]
	  Position		  [145, 29, 190, 41]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "7"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret3"
	  Ports			  [1, 1]
	  Position		  [145, 59, 190, 71]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "7"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret4"
	  Ports			  [1, 1]
	  Position		  [145, 74, 190, 86]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "7"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice15"
	  Ports			  [1, 1]
	  Position		  [95, 59, 125, 71]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "8"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice16"
	  Ports			  [1, 1]
	  Position		  [95, 44, 125, 56]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "16"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice17"
	  Ports			  [1, 1]
	  Position		  [95, 29, 125, 41]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "24"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice9"
	  Ports			  [1, 1]
	  Position		  [95, 74, 125, 86]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [215, 28, 245, 42]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out2"
	  Position		  [215, 43, 245, 57]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out3"
	  Position		  [215, 58, 245, 72]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out4"
	  Position		  [215, 73, 245, 87]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Reinterpret4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice9"
	  SrcPort		  1
	  DstBlock		  "Reinterpret4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice15"
	  SrcPort		  1
	  DstBlock		  "Reinterpret3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice16"
	  SrcPort		  1
	  DstBlock		  "Reinterpret1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice17"
	  SrcPort		  1
	  DstBlock		  "Reinterpret2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    Points		    [0, 15]
	    Branch {
	      Points		      [0, 15]
	      Branch {
		DstBlock		"Slice15"
		DstPort			1
	      }
	      Branch {
		Points			[0, 15]
		DstBlock		"Slice9"
		DstPort			1
	      }
	    }
	    Branch {
	      DstBlock		      "Slice16"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "Slice17"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "decat2"
      Ports		      [1, 4]
      Position		      [595, 427, 635, 488]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"decat2"
	Location		[665, 490, 1003, 630]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [25, 28, 55, 42]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  Ports			  [1, 1]
	  Position		  [145, 44, 190, 56]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "7"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret2"
	  Ports			  [1, 1]
	  Position		  [145, 29, 190, 41]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "7"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret3"
	  Ports			  [1, 1]
	  Position		  [145, 59, 190, 71]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "7"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret4"
	  Ports			  [1, 1]
	  Position		  [145, 74, 190, 86]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "7"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice15"
	  Ports			  [1, 1]
	  Position		  [95, 59, 125, 71]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "8"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice16"
	  Ports			  [1, 1]
	  Position		  [95, 44, 125, 56]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "16"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice17"
	  Ports			  [1, 1]
	  Position		  [95, 29, 125, 41]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "24"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice9"
	  Ports			  [1, 1]
	  Position		  [95, 74, 125, 86]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [215, 28, 245, 42]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out2"
	  Position		  [215, 43, 245, 57]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out3"
	  Position		  [215, 58, 245, 72]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out4"
	  Position		  [215, 73, 245, 87]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Reinterpret4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice9"
	  SrcPort		  1
	  DstBlock		  "Reinterpret4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice15"
	  SrcPort		  1
	  DstBlock		  "Reinterpret3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice16"
	  SrcPort		  1
	  DstBlock		  "Reinterpret1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice17"
	  SrcPort		  1
	  DstBlock		  "Reinterpret2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    Points		    [0, 15]
	    Branch {
	      Points		      [0, 15]
	      Branch {
		DstBlock		"Slice15"
		DstPort			1
	      }
	      Branch {
		Points			[0, 15]
		DstBlock		"Slice9"
		DstPort			1
	      }
	    }
	    Branch {
	      DstBlock		      "Slice16"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "Slice17"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "decat3"
      Ports		      [1, 4]
      Position		      [595, 517, 635, 578]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"decat3"
	Location		[665, 490, 1003, 630]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [25, 28, 55, 42]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  Ports			  [1, 1]
	  Position		  [145, 44, 190, 56]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "7"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret2"
	  Ports			  [1, 1]
	  Position		  [145, 29, 190, 41]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "7"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret3"
	  Ports			  [1, 1]
	  Position		  [145, 59, 190, 71]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "7"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret4"
	  Ports			  [1, 1]
	  Position		  [145, 74, 190, 86]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "7"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice15"
	  Ports			  [1, 1]
	  Position		  [95, 59, 125, 71]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "8"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice16"
	  Ports			  [1, 1]
	  Position		  [95, 44, 125, 56]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "16"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice17"
	  Ports			  [1, 1]
	  Position		  [95, 29, 125, 41]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "24"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice9"
	  Ports			  [1, 1]
	  Position		  [95, 74, 125, 86]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [215, 28, 245, 42]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out2"
	  Position		  [215, 43, 245, 57]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out3"
	  Position		  [215, 58, 245, 72]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out4"
	  Position		  [215, 73, 245, 87]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    DstBlock		    "Slice17"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 15]
	    Branch {
	      DstBlock		      "Slice16"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 15]
	      Branch {
		Points			[0, 15]
		DstBlock		"Slice9"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice15"
		DstPort			1
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "Slice17"
	  SrcPort		  1
	  DstBlock		  "Reinterpret2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice16"
	  SrcPort		  1
	  DstBlock		  "Reinterpret1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice15"
	  SrcPort		  1
	  DstBlock		  "Reinterpret3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice9"
	  SrcPort		  1
	  DstBlock		  "Reinterpret4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out4"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "downshift"
      Ports		      [1, 1]
      Position		      [1170, 300, 1215, 320]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"downshift"
	Location		[404, 446, 981, 662]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [25, 38, 55, 52]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat"
	  Ports			  [2, 1]
	  Position		  [345, 40, 395, 95]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "2"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  Ports			  [1, 1]
	  Position		  [210, 75, 255, 105]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "18"
	  bin_pt		  "15"
	  quantization		  "Round  (unbiased: Even Values)"
	  overflow		  "Wrap"
	  latency		  "2"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert2"
	  Ports			  [1, 1]
	  Position		  [210, 30, 255, 60]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "18"
	  bin_pt		  "15"
	  quantization		  "Round  (unbiased: Even Values)"
	  overflow		  "Wrap"
	  latency		  "2"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret"
	  Ports			  [1, 1]
	  Position		  [145, 29, 185, 61]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "17"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  Ports			  [1, 1]
	  Position		  [145, 74, 185, 106]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "17"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret3"
	  Ports			  [1, 1]
	  Position		  [285, 29, 325, 61]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret4"
	  Ports			  [1, 1]
	  Position		  [285, 74, 325, 106]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice2"
	  Ports			  [1, 1]
	  Position		  [80, 31, 125, 59]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "18"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice20"
	  Ports			  [1, 1]
	  Position		  [80, 76, 125, 104]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "18"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [420, 63, 450, 77]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Slice2"
	  SrcPort		  1
	  DstBlock		  "Reinterpret"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice20"
	  SrcPort		  1
	  DstBlock		  "Reinterpret1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    DstBlock		    "Slice2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice20"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret3"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret4"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret"
	  SrcPort		  1
	  DstBlock		  "Convert2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  DstBlock		  "Convert1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert2"
	  SrcPort		  1
	  DstBlock		  "Reinterpret3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  DstBlock		  "Reinterpret4"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "downshift1"
      Ports		      [1, 1]
      Position		      [1170, 345, 1215, 365]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"downshift1"
	Location		[544, 704, 1121, 920]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [25, 38, 55, 52]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat"
	  Ports			  [2, 1]
	  Position		  [345, 40, 395, 95]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "2"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  Ports			  [1, 1]
	  Position		  [210, 75, 255, 105]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "18"
	  bin_pt		  "15"
	  quantization		  "Round  (unbiased: Even Values)"
	  overflow		  "Wrap"
	  latency		  "2"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert2"
	  Ports			  [1, 1]
	  Position		  [210, 30, 255, 60]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "18"
	  bin_pt		  "15"
	  quantization		  "Round  (unbiased: Even Values)"
	  overflow		  "Wrap"
	  latency		  "2"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret"
	  Ports			  [1, 1]
	  Position		  [145, 29, 185, 61]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "17"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  Ports			  [1, 1]
	  Position		  [145, 74, 185, 106]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "17"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret3"
	  Ports			  [1, 1]
	  Position		  [285, 29, 325, 61]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret4"
	  Ports			  [1, 1]
	  Position		  [285, 74, 325, 106]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice2"
	  Ports			  [1, 1]
	  Position		  [80, 31, 125, 59]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "18"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice20"
	  Ports			  [1, 1]
	  Position		  [80, 76, 125, 104]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "18"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [420, 63, 450, 77]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  DstBlock		  "Reinterpret4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert2"
	  SrcPort		  1
	  DstBlock		  "Reinterpret3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  DstBlock		  "Convert1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret"
	  SrcPort		  1
	  DstBlock		  "Convert2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret4"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Reinterpret3"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    DstBlock		    "Slice20"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Slice20"
	  SrcPort		  1
	  DstBlock		  "Reinterpret1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice2"
	  SrcPort		  1
	  DstBlock		  "Reinterpret"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "downshift2"
      Ports		      [1, 1]
      Position		      [1170, 480, 1215, 500]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"downshift2"
	Location		[544, 704, 1121, 920]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [25, 38, 55, 52]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat"
	  Ports			  [2, 1]
	  Position		  [345, 40, 395, 95]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "2"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  Ports			  [1, 1]
	  Position		  [210, 75, 255, 105]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "18"
	  bin_pt		  "15"
	  quantization		  "Round  (unbiased: Even Values)"
	  overflow		  "Wrap"
	  latency		  "2"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert2"
	  Ports			  [1, 1]
	  Position		  [210, 30, 255, 60]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "18"
	  bin_pt		  "15"
	  quantization		  "Round  (unbiased: Even Values)"
	  overflow		  "Wrap"
	  latency		  "2"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret"
	  Ports			  [1, 1]
	  Position		  [145, 29, 185, 61]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "17"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  Ports			  [1, 1]
	  Position		  [145, 74, 185, 106]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "17"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret3"
	  Ports			  [1, 1]
	  Position		  [285, 29, 325, 61]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret4"
	  Ports			  [1, 1]
	  Position		  [285, 74, 325, 106]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice2"
	  Ports			  [1, 1]
	  Position		  [80, 31, 125, 59]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "18"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice20"
	  Ports			  [1, 1]
	  Position		  [80, 76, 125, 104]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "18"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [420, 63, 450, 77]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  DstBlock		  "Reinterpret4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert2"
	  SrcPort		  1
	  DstBlock		  "Reinterpret3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  DstBlock		  "Convert1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret"
	  SrcPort		  1
	  DstBlock		  "Convert2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret4"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Reinterpret3"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    DstBlock		    "Slice20"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Slice20"
	  SrcPort		  1
	  DstBlock		  "Reinterpret1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice2"
	  SrcPort		  1
	  DstBlock		  "Reinterpret"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "downshift3"
      Ports		      [1, 1]
      Position		      [1170, 525, 1215, 545]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"downshift3"
	Location		[544, 704, 1121, 920]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [25, 38, 55, 52]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat"
	  Ports			  [2, 1]
	  Position		  [345, 40, 395, 95]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "2"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  Ports			  [1, 1]
	  Position		  [210, 75, 255, 105]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "18"
	  bin_pt		  "15"
	  quantization		  "Round  (unbiased: Even Values)"
	  overflow		  "Wrap"
	  latency		  "2"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert2"
	  Ports			  [1, 1]
	  Position		  [210, 30, 255, 60]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "18"
	  bin_pt		  "15"
	  quantization		  "Round  (unbiased: Even Values)"
	  overflow		  "Wrap"
	  latency		  "2"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret"
	  Ports			  [1, 1]
	  Position		  [145, 29, 185, 61]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "17"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  Ports			  [1, 1]
	  Position		  [145, 74, 185, 106]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "17"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret3"
	  Ports			  [1, 1]
	  Position		  [285, 29, 325, 61]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret4"
	  Ports			  [1, 1]
	  Position		  [285, 74, 325, 106]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice2"
	  Ports			  [1, 1]
	  Position		  [80, 31, 125, 59]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "18"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice20"
	  Ports			  [1, 1]
	  Position		  [80, 76, 125, 104]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "18"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [420, 63, 450, 77]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Slice2"
	  SrcPort		  1
	  DstBlock		  "Reinterpret"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice20"
	  SrcPort		  1
	  DstBlock		  "Reinterpret1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    DstBlock		    "Slice2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice20"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret3"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret4"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret"
	  SrcPort		  1
	  DstBlock		  "Convert2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  DstBlock		  "Convert1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert2"
	  SrcPort		  1
	  DstBlock		  "Reinterpret3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  DstBlock		  "Reinterpret4"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "eq_ant1"
      Ports		      [6, 3]
      Position		      [1755, 247, 1840, 363]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"eq_ant1"
	Location		[209, 130, 895, 649]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "pol1"
	  Position		  [25, 63, 55, 77]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "pol2"
	  Position		  [25, 98, 55, 112]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  Position		  [25, 168, 55, 182]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "coeff"
	  Position		  [105, 268, 135, 282]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "coeff_we"
	  Position		  [65, 293, 95, 307]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "coeff_addr"
	  Position		  [60, 243, 90, 257]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat3"
	  Ports			  [2, 1]
	  Position		  [505, 53, 545, 122]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "2"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant4"
	  Ports			  [0, 1]
	  Position		  [170, 191, 185, 209]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "17"
	  bin_pt		  "3"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant5"
	  Ports			  [0, 1]
	  Position		  [170, 218, 185, 232]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter2"
	  Ports			  [1, 1]
	  Position		  [80, 156, 115, 194]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "11"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  off
	  period		  "1"
	  load_pin		  off
	  rst			  on
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [240, 91, 265, 119]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay11"
	  Ports			  [1, 1]
	  Position		  [240, 56, 265, 84]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay4"
	  Ports			  [1, 1]
	  Position		  [90, 111, 115, 139]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "5"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Dual Port RAM"
	  Ports			  [6, 2]
	  Position		  [200, 168, 290, 307]
	  SourceBlock		  "xbsIndex_r3/Dual Port RAM"
	  SourceType		  "Xilinx Dual Port Random Access Memory"
	  depth			  "2^11"
	  initVector		  "2^12"
	  write_mode_A		  "Read After Write"
	  write_mode_B		  "Read After Write"
	  latency		  "1"
	  mem_collision		  off
	  init_zero		  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  rst_a			  off
	  init_a		  "0"
	  rst_b			  off
	  init_b		  "0"
	  show_param		  off
	  distributed_mem	  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  Ports			  [2, 1]
	  Position		  [505, 127, 545, 158]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  Ports			  [1, 1]
	  Position		  [155, 268, 185, 282]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "3"
	  force_valid		  on
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "round1"
	  Ports			  [2, 2]
	  Position		  [335, 63, 390, 87]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "round1"
	    Location		    [74, 78, 880, 748]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [15, 213, 45, 227]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "scale"
	      Position		      [35, 538, 65, 552]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [640, 240, 690, 295]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat1"
	      Ports		      [2, 1]
	      Position		      [440, 181, 470, 214]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat2"
	      Ports		      [2, 1]
	      Position		      [440, 381, 470, 414]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [305, 285, 340, 305]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "27"
	      bin_pt		      "18"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      Ports		      [0, 1]
	      Position		      [305, 340, 340, 360]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "-7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "27"
	      bin_pt		      "18"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [435, 250, 470, 270]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant3"
	      Ports		      [0, 1]
	      Position		      [435, 280, 470, 300]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "-7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant4"
	      Ports		      [0, 1]
	      Position		      [305, 485, 340, 505]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "27"
	      bin_pt		      "18"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant5"
	      Ports		      [0, 1]
	      Position		      [305, 540, 340, 560]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "-7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "27"
	      bin_pt		      "18"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant6"
	      Ports		      [0, 1]
	      Position		      [435, 450, 470, 470]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant7"
	      Ports		      [0, 1]
	      Position		      [435, 480, 470, 500]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "-7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert2"
	      Ports		      [1, 1]
	      Position		      [360, 215, 405, 245]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert3"
	      Ports		      [1, 1]
	      Position		      [360, 415, 405, 445]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [4, 1]
	      Position		      [655, 320, 685, 385]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "4"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      Ports		      [2, 1]
	      Position		      [250, 210, 280, 245]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult1"
	      Ports		      [2, 1]
	      Position		      [250, 410, 280, 445]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [4, 1]
	      Position		      [495, 185, 525, 305]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "3"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      Ports		      [4, 1]
	      Position		      [495, 385, 525, 505]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "3"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [135, 204, 175, 236]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "17"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [135, 404, 175, 436]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "17"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret2"
	      Ports		      [1, 1]
	      Position		      [580, 229, 620, 261]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret3"
	      Ports		      [1, 1]
	      Position		      [580, 274, 620, 306]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [360, 263, 405, 307]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a>b"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational1"
	      Ports		      [2, 1]
	      Position		      [360, 318, 405, 362]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a<b"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational2"
	      Ports		      [2, 1]
	      Position		      [360, 463, 405, 507]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a>b"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational3"
	      Ports		      [2, 1]
	      Position		      [360, 518, 405, 562]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a<b"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice4"
	      Ports		      [1, 1]
	      Position		      [70, 206, 115, 234]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "18"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice5"
	      Ports		      [1, 1]
	      Position		      [70, 406, 115, 434]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "18"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [715, 263, 745, 277]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "clip"
	      Position		      [715, 348, 745, 362]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Slice4"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret2"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice5"
	      SrcPort		      1
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret3"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Slice4"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice5"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      DstBlock		      "Mult1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Mult"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "scale"
	      SrcPort		      1
	      Points		      [165, 0; 0, -110]
	      Branch {
		DstBlock		"Mult1"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Mult"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Convert2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Concat1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      DstBlock		      "Relational1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Constant3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		Points			[0, -80]
		DstBlock		"Concat1"
		DstPort			2
	      }
	      Branch {
		Points			[0, 45]
		DstBlock		"Logical1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Relational1"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, -150]
		DstBlock		"Concat1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 5]
		DstBlock		"Logical1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Convert3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Concat2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant4"
	      SrcPort		      1
	      DstBlock		      "Relational2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      DstBlock		      "Relational3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant6"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Constant7"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Relational2"
	      SrcPort		      1
	      Points		      [10, 0; 0, -80]
	      Branch {
		DstBlock		"Concat2"
		DstPort			2
	      }
	      Branch {
		Points			[0, -30]
		DstBlock		"Logical1"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "Relational3"
	      SrcPort		      1
	      Points		      [5, 0; 0, -150]
	      Branch {
		DstBlock		"Concat2"
		DstPort			1
	      }
	      Branch {
		Points			[0, -30]
		DstBlock		"Logical1"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Reinterpret2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      Points		      [15, 0; 0, -155]
	      DstBlock		      "Reinterpret3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult1"
	      SrcPort		      1
	      Points		      [60, 0]
	      Branch {
		DstBlock		"Convert3"
		DstPort			1
	      }
	      Branch {
		Points			[0, 45]
		Branch {
		  DstBlock		  "Relational2"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Relational3"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      Points		      [60, 0]
	      Branch {
		DstBlock		"Convert2"
		DstPort			1
	      }
	      Branch {
		Points			[0, 45]
		Branch {
		  DstBlock		  "Relational"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Relational1"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      DstBlock		      "clip"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "round2"
	  Ports			  [2, 2]
	  Position		  [335, 98, 390, 122]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "round2"
	    Location		    [74, 78, 880, 748]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [15, 213, 45, 227]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "scale"
	      Position		      [35, 538, 65, 552]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [640, 240, 690, 295]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat1"
	      Ports		      [2, 1]
	      Position		      [440, 181, 470, 214]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat2"
	      Ports		      [2, 1]
	      Position		      [440, 381, 470, 414]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [305, 285, 340, 305]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "27"
	      bin_pt		      "18"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      Ports		      [0, 1]
	      Position		      [305, 340, 340, 360]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "-7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "27"
	      bin_pt		      "18"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [435, 250, 470, 270]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant3"
	      Ports		      [0, 1]
	      Position		      [435, 280, 470, 300]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "-7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant4"
	      Ports		      [0, 1]
	      Position		      [305, 485, 340, 505]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "27"
	      bin_pt		      "18"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant5"
	      Ports		      [0, 1]
	      Position		      [305, 540, 340, 560]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "-7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "27"
	      bin_pt		      "18"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant6"
	      Ports		      [0, 1]
	      Position		      [435, 450, 470, 470]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant7"
	      Ports		      [0, 1]
	      Position		      [435, 480, 470, 500]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "-7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert2"
	      Ports		      [1, 1]
	      Position		      [360, 215, 405, 245]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert3"
	      Ports		      [1, 1]
	      Position		      [360, 415, 405, 445]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [4, 1]
	      Position		      [655, 320, 685, 385]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "4"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      Ports		      [2, 1]
	      Position		      [250, 210, 280, 245]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult1"
	      Ports		      [2, 1]
	      Position		      [250, 410, 280, 445]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [4, 1]
	      Position		      [495, 185, 525, 305]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "3"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      Ports		      [4, 1]
	      Position		      [495, 385, 525, 505]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "3"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [135, 204, 175, 236]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "17"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [135, 404, 175, 436]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "17"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret2"
	      Ports		      [1, 1]
	      Position		      [580, 229, 620, 261]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret3"
	      Ports		      [1, 1]
	      Position		      [580, 274, 620, 306]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [360, 263, 405, 307]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a>b"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational1"
	      Ports		      [2, 1]
	      Position		      [360, 318, 405, 362]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a<b"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational2"
	      Ports		      [2, 1]
	      Position		      [360, 463, 405, 507]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a>b"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational3"
	      Ports		      [2, 1]
	      Position		      [360, 518, 405, 562]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a<b"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice4"
	      Ports		      [1, 1]
	      Position		      [70, 206, 115, 234]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "18"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice5"
	      Ports		      [1, 1]
	      Position		      [70, 406, 115, 434]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "18"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [715, 263, 745, 277]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "clip"
	      Position		      [715, 348, 745, 362]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Slice4"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret2"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice5"
	      SrcPort		      1
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret3"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Slice4"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice5"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      DstBlock		      "Mult1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Mult"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "scale"
	      SrcPort		      1
	      Points		      [165, 0; 0, -110]
	      Branch {
		DstBlock		"Mult1"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Mult"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Convert2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Concat1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      DstBlock		      "Relational1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Constant3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		Points			[0, -80]
		DstBlock		"Concat1"
		DstPort			2
	      }
	      Branch {
		Points			[0, 45]
		DstBlock		"Logical1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Relational1"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, -150]
		DstBlock		"Concat1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 5]
		DstBlock		"Logical1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Convert3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Concat2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant4"
	      SrcPort		      1
	      DstBlock		      "Relational2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      DstBlock		      "Relational3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant6"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Constant7"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Relational2"
	      SrcPort		      1
	      Points		      [10, 0; 0, -80]
	      Branch {
		DstBlock		"Concat2"
		DstPort			2
	      }
	      Branch {
		Points			[0, -30]
		DstBlock		"Logical1"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "Relational3"
	      SrcPort		      1
	      Points		      [5, 0; 0, -150]
	      Branch {
		DstBlock		"Concat2"
		DstPort			1
	      }
	      Branch {
		Points			[0, -30]
		DstBlock		"Logical1"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Reinterpret2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      Points		      [15, 0; 0, -155]
	      DstBlock		      "Reinterpret3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult1"
	      SrcPort		      1
	      Points		      [60, 0]
	      Branch {
		DstBlock		"Convert3"
		DstPort			1
	      }
	      Branch {
		Points			[0, 45]
		Branch {
		  DstBlock		  "Relational2"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Relational3"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      Points		      [60, 0]
	      Branch {
		DstBlock		"Convert2"
		DstPort			1
	      }
	      Branch {
		Points			[0, 45]
		Branch {
		  DstBlock		  "Relational"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Relational1"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      DstBlock		      "clip"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [575, 83, 605, 97]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [135, 118, 165, 132]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "clip"
	  Position		  [575, 138, 605, 152]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Counter2"
	  SrcPort		  1
	  DstBlock		  "Dual Port RAM"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Dual Port RAM"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant5"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Dual Port RAM"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "coeff_addr"
	  SrcPort		  1
	  DstBlock		  "Dual Port RAM"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "coeff_we"
	  SrcPort		  1
	  DstBlock		  "Dual Port RAM"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  DstBlock		  "Dual Port RAM"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    DstBlock		    "Counter2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -50]
	    DstBlock		    "Delay4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Dual Port RAM"
	  SrcPort		  1
	  Points		  [15, 0; 0, -90]
	  Branch {
	    Points		    [0, -35]
	    DstBlock		    "round1"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "round2"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "coeff"
	  SrcPort		  1
	  DstBlock		  "Reinterpret1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "round1"
	  SrcPort		  1
	  DstBlock		  "Concat3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "round2"
	  SrcPort		  1
	  DstBlock		  "Concat3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Delay11"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "round1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "round2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pol1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Delay11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pol2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat3"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay4"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "round1"
	  SrcPort		  2
	  Points		  [90, 0; 0, 55]
	  DstBlock		  "Logical1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "round2"
	  SrcPort		  2
	  Points		  [85, 0; 0, 35]
	  DstBlock		  "Logical1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  DstBlock		  "clip"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "eq_ant2"
      Ports		      [6, 3]
      Position		      [1755, 427, 1840, 543]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"eq_ant2"
	Location		[209, 130, 895, 649]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "pol1"
	  Position		  [25, 63, 55, 77]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "pol2"
	  Position		  [25, 98, 55, 112]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  Position		  [25, 168, 55, 182]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "coeff"
	  Position		  [105, 268, 135, 282]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "coeff_we"
	  Position		  [145, 293, 175, 307]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "coeff_addr"
	  Position		  [60, 243, 90, 257]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat3"
	  Ports			  [2, 1]
	  Position		  [505, 53, 545, 122]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "2"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant4"
	  Ports			  [0, 1]
	  Position		  [170, 191, 185, 209]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "17"
	  bin_pt		  "3"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant5"
	  Ports			  [0, 1]
	  Position		  [170, 218, 185, 232]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter2"
	  Ports			  [1, 1]
	  Position		  [80, 156, 115, 194]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "11"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  off
	  period		  "1"
	  load_pin		  off
	  rst			  on
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [240, 91, 265, 119]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay11"
	  Ports			  [1, 1]
	  Position		  [240, 56, 265, 84]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay4"
	  Ports			  [1, 1]
	  Position		  [90, 111, 115, 139]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "5"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Dual Port RAM"
	  Ports			  [6, 2]
	  Position		  [200, 168, 290, 307]
	  SourceBlock		  "xbsIndex_r3/Dual Port RAM"
	  SourceType		  "Xilinx Dual Port Random Access Memory"
	  depth			  "2^11"
	  initVector		  "2^12"
	  write_mode_A		  "Read After Write"
	  write_mode_B		  "Read After Write"
	  latency		  "1"
	  mem_collision		  off
	  init_zero		  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  rst_a			  off
	  init_a		  "0"
	  rst_b			  off
	  init_b		  "0"
	  show_param		  off
	  distributed_mem	  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  Ports			  [2, 1]
	  Position		  [505, 127, 545, 158]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  Ports			  [1, 1]
	  Position		  [155, 268, 185, 282]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "3"
	  force_valid		  on
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "round1"
	  Ports			  [2, 2]
	  Position		  [335, 63, 390, 87]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "round1"
	    Location		    [74, 78, 880, 748]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [15, 213, 45, 227]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "scale"
	      Position		      [35, 538, 65, 552]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [640, 240, 690, 295]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat1"
	      Ports		      [2, 1]
	      Position		      [440, 181, 470, 214]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat2"
	      Ports		      [2, 1]
	      Position		      [440, 381, 470, 414]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [305, 285, 340, 305]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "27"
	      bin_pt		      "18"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      Ports		      [0, 1]
	      Position		      [305, 340, 340, 360]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "-7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "27"
	      bin_pt		      "18"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [435, 250, 470, 270]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant3"
	      Ports		      [0, 1]
	      Position		      [435, 280, 470, 300]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "-7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant4"
	      Ports		      [0, 1]
	      Position		      [305, 485, 340, 505]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "27"
	      bin_pt		      "18"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant5"
	      Ports		      [0, 1]
	      Position		      [305, 540, 340, 560]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "-7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "27"
	      bin_pt		      "18"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant6"
	      Ports		      [0, 1]
	      Position		      [435, 450, 470, 470]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant7"
	      Ports		      [0, 1]
	      Position		      [435, 480, 470, 500]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "-7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert2"
	      Ports		      [1, 1]
	      Position		      [360, 215, 405, 245]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert3"
	      Ports		      [1, 1]
	      Position		      [360, 415, 405, 445]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [4, 1]
	      Position		      [655, 320, 685, 385]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "4"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      Ports		      [2, 1]
	      Position		      [250, 210, 280, 245]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult1"
	      Ports		      [2, 1]
	      Position		      [250, 410, 280, 445]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [4, 1]
	      Position		      [495, 185, 525, 305]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "3"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      Ports		      [4, 1]
	      Position		      [495, 385, 525, 505]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "3"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [135, 204, 175, 236]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "17"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [135, 404, 175, 436]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "17"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret2"
	      Ports		      [1, 1]
	      Position		      [580, 229, 620, 261]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret3"
	      Ports		      [1, 1]
	      Position		      [580, 274, 620, 306]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [360, 263, 405, 307]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a>b"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational1"
	      Ports		      [2, 1]
	      Position		      [360, 318, 405, 362]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a<b"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational2"
	      Ports		      [2, 1]
	      Position		      [360, 463, 405, 507]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a>b"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational3"
	      Ports		      [2, 1]
	      Position		      [360, 518, 405, 562]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a<b"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice4"
	      Ports		      [1, 1]
	      Position		      [70, 206, 115, 234]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "18"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice5"
	      Ports		      [1, 1]
	      Position		      [70, 406, 115, 434]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "18"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [715, 263, 745, 277]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "clip"
	      Position		      [715, 348, 745, 362]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Slice4"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret2"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice5"
	      SrcPort		      1
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret3"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Slice4"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice5"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      DstBlock		      "Mult1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Mult"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "scale"
	      SrcPort		      1
	      Points		      [165, 0; 0, -110]
	      Branch {
		DstBlock		"Mult1"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Mult"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Convert2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Concat1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      DstBlock		      "Relational1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Constant3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		Points			[0, -80]
		DstBlock		"Concat1"
		DstPort			2
	      }
	      Branch {
		Points			[0, 45]
		DstBlock		"Logical1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Relational1"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, -150]
		DstBlock		"Concat1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 5]
		DstBlock		"Logical1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Convert3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Concat2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant4"
	      SrcPort		      1
	      DstBlock		      "Relational2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      DstBlock		      "Relational3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant6"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Constant7"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Relational2"
	      SrcPort		      1
	      Points		      [10, 0; 0, -80]
	      Branch {
		DstBlock		"Concat2"
		DstPort			2
	      }
	      Branch {
		Points			[0, -30]
		DstBlock		"Logical1"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "Relational3"
	      SrcPort		      1
	      Points		      [5, 0; 0, -150]
	      Branch {
		DstBlock		"Concat2"
		DstPort			1
	      }
	      Branch {
		Points			[0, -30]
		DstBlock		"Logical1"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Reinterpret2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      Points		      [15, 0; 0, -155]
	      DstBlock		      "Reinterpret3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult1"
	      SrcPort		      1
	      Points		      [60, 0]
	      Branch {
		DstBlock		"Convert3"
		DstPort			1
	      }
	      Branch {
		Points			[0, 45]
		Branch {
		  DstBlock		  "Relational2"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Relational3"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      Points		      [60, 0]
	      Branch {
		DstBlock		"Convert2"
		DstPort			1
	      }
	      Branch {
		Points			[0, 45]
		Branch {
		  DstBlock		  "Relational"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Relational1"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      DstBlock		      "clip"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "round2"
	  Ports			  [2, 2]
	  Position		  [335, 98, 390, 122]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "round2"
	    Location		    [74, 78, 880, 748]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [15, 213, 45, 227]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "scale"
	      Position		      [35, 538, 65, 552]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [640, 240, 690, 295]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat1"
	      Ports		      [2, 1]
	      Position		      [440, 181, 470, 214]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat2"
	      Ports		      [2, 1]
	      Position		      [440, 381, 470, 414]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [305, 285, 340, 305]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "27"
	      bin_pt		      "18"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      Ports		      [0, 1]
	      Position		      [305, 340, 340, 360]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "-7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "27"
	      bin_pt		      "18"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [435, 250, 470, 270]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant3"
	      Ports		      [0, 1]
	      Position		      [435, 280, 470, 300]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "-7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant4"
	      Ports		      [0, 1]
	      Position		      [305, 485, 340, 505]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "27"
	      bin_pt		      "18"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant5"
	      Ports		      [0, 1]
	      Position		      [305, 540, 340, 560]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "-7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "27"
	      bin_pt		      "18"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant6"
	      Ports		      [0, 1]
	      Position		      [435, 450, 470, 470]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant7"
	      Ports		      [0, 1]
	      Position		      [435, 480, 470, 500]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "-7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert2"
	      Ports		      [1, 1]
	      Position		      [360, 215, 405, 245]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert3"
	      Ports		      [1, 1]
	      Position		      [360, 415, 405, 445]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [4, 1]
	      Position		      [655, 320, 685, 385]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "4"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      Ports		      [2, 1]
	      Position		      [250, 210, 280, 245]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult1"
	      Ports		      [2, 1]
	      Position		      [250, 410, 280, 445]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [4, 1]
	      Position		      [495, 185, 525, 305]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "3"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      Ports		      [4, 1]
	      Position		      [495, 385, 525, 505]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "3"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [135, 204, 175, 236]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "17"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [135, 404, 175, 436]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "17"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret2"
	      Ports		      [1, 1]
	      Position		      [580, 229, 620, 261]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret3"
	      Ports		      [1, 1]
	      Position		      [580, 274, 620, 306]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [360, 263, 405, 307]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a>b"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational1"
	      Ports		      [2, 1]
	      Position		      [360, 318, 405, 362]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a<b"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational2"
	      Ports		      [2, 1]
	      Position		      [360, 463, 405, 507]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a>b"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational3"
	      Ports		      [2, 1]
	      Position		      [360, 518, 405, 562]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a<b"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice4"
	      Ports		      [1, 1]
	      Position		      [70, 206, 115, 234]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "18"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice5"
	      Ports		      [1, 1]
	      Position		      [70, 406, 115, 434]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "18"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [715, 263, 745, 277]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "clip"
	      Position		      [715, 348, 745, 362]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Slice4"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret2"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice5"
	      SrcPort		      1
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret3"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Slice4"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice5"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      DstBlock		      "Mult1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Mult"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "scale"
	      SrcPort		      1
	      Points		      [165, 0; 0, -110]
	      Branch {
		DstBlock		"Mult1"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Mult"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Convert2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Concat1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      DstBlock		      "Relational1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Constant3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		Points			[0, -80]
		DstBlock		"Concat1"
		DstPort			2
	      }
	      Branch {
		Points			[0, 45]
		DstBlock		"Logical1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Relational1"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, -150]
		DstBlock		"Concat1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 5]
		DstBlock		"Logical1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Convert3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Concat2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant4"
	      SrcPort		      1
	      DstBlock		      "Relational2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      DstBlock		      "Relational3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant6"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Constant7"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Relational2"
	      SrcPort		      1
	      Points		      [10, 0; 0, -80]
	      Branch {
		DstBlock		"Concat2"
		DstPort			2
	      }
	      Branch {
		Points			[0, -30]
		DstBlock		"Logical1"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "Relational3"
	      SrcPort		      1
	      Points		      [5, 0; 0, -150]
	      Branch {
		DstBlock		"Concat2"
		DstPort			1
	      }
	      Branch {
		Points			[0, -30]
		DstBlock		"Logical1"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Reinterpret2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      Points		      [15, 0; 0, -155]
	      DstBlock		      "Reinterpret3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult1"
	      SrcPort		      1
	      Points		      [60, 0]
	      Branch {
		DstBlock		"Convert3"
		DstPort			1
	      }
	      Branch {
		Points			[0, 45]
		Branch {
		  DstBlock		  "Relational2"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Relational3"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      Points		      [60, 0]
	      Branch {
		DstBlock		"Convert2"
		DstPort			1
	      }
	      Branch {
		Points			[0, 45]
		Branch {
		  DstBlock		  "Relational"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Relational1"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      DstBlock		      "clip"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [575, 83, 605, 97]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [135, 118, 165, 132]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "clip"
	  Position		  [575, 138, 605, 152]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Counter2"
	  SrcPort		  1
	  DstBlock		  "Dual Port RAM"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Dual Port RAM"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant5"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Dual Port RAM"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "coeff_addr"
	  SrcPort		  1
	  DstBlock		  "Dual Port RAM"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "coeff_we"
	  SrcPort		  1
	  DstBlock		  "Dual Port RAM"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  DstBlock		  "Dual Port RAM"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    DstBlock		    "Counter2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -50]
	    DstBlock		    "Delay4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Dual Port RAM"
	  SrcPort		  1
	  Points		  [15, 0; 0, -90]
	  Branch {
	    Points		    [0, -35]
	    DstBlock		    "round1"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "round2"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "coeff"
	  SrcPort		  1
	  DstBlock		  "Reinterpret1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "round1"
	  SrcPort		  1
	  DstBlock		  "Concat3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "round2"
	  SrcPort		  1
	  DstBlock		  "Concat3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Delay11"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "round1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "round2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pol1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Delay11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pol2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat3"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay4"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "round1"
	  SrcPort		  2
	  Points		  [90, 0; 0, 55]
	  DstBlock		  "Logical1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "round2"
	  SrcPort		  2
	  Points		  [85, 0; 0, 35]
	  DstBlock		  "Logical1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  DstBlock		  "clip"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "eq_coeff1"
      Ports		      [3, 3]
      Position		      [1760, 748, 1840, 822]
      AttributesFormatString  "Mapped address range: 0-2047"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Number of addresses (2^?)|Address block offset "
"(multiple of above)"
      MaskStyleString	      "edit,edit"
      MaskTunableValueString  "on,on"
      MaskCallbackString      "|"
      MaskEnableString	      "on,on"
      MaskVisibilityString    "on,on"
      MaskToolTipString	      "on,on"
      MaskVarAliasString      ","
      MaskVariables	      "addr_width=@1;addr_offset=@2;"
      MaskInitialization      "start_addr = 2^addr_width*(addr_offset);\nend_a"
"ddr = start_addr + 2^addr_width - 1;\nfmtstr = sprintf('Mapped address range:"
" %d-%d', start_addr,end_addr);\nset_param(gcb, 'AttributesFormatString', fmts"
"tr);\n"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "11|0"
      MaskTabNameString	      ","
      System {
	Name			"eq_coeff1"
	Location		[101, 212, 573, 463]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "data_in"
	  Position		  [25, 28, 55, 42]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "addr_in"
	  Position		  [25, 88, 55, 102]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "valid_in"
	  Position		  [25, 168, 55, 182]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  Ports			  [0, 1]
	  Position		  [140, 135, 190, 155]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "addr_offset"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "32-addr_width"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [295, 160, 320, 180]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register1"
	  Ports			  [1, 1]
	  Position		  [210, 25, 255, 45]
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  on
	  period		  "1"
	  rst			  off
	  en			  off
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register2"
	  Ports			  [1, 1]
	  Position		  [210, 60, 255, 80]
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  on
	  period		  "1"
	  rst			  off
	  en			  off
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register3"
	  Ports			  [1, 1]
	  Position		  [210, 165, 255, 185]
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  on
	  period		  "1"
	  rst			  off
	  en			  off
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational"
	  Ports			  [2, 1]
	  Position		  [210, 108, 255, 152]
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a=b"
	  latency		  "1"
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice22"
	  Ports			  [1, 1]
	  Position		  [140, 106, 165, 124]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "32-addr_width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "addr_width"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice9"
	  Ports			  [1, 1]
	  Position		  [140, 61, 165, 79]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "addr_width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "data_out"
	  Position		  [335, 28, 365, 42]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "addr_out"
	  Position		  [335, 63, 365, 77]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid_out"
	  Position		  [335, 163, 365, 177]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "addr_in"
	  SrcPort		  1
	  Points		  [0, 0; 30, 0]
	  Branch {
	    Points		    [0, -25]
	    DstBlock		    "Slice9"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 20]
	    DstBlock		    "Slice22"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Slice22"
	  SrcPort		  1
	  Points		  [25, 0]
	  DstBlock		  "Relational"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Relational"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Relational"
	  SrcPort		  1
	  Points		  [10, 0; 0, 35]
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "valid_in"
	  SrcPort		  1
	  DstBlock		  "Register3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "valid_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice9"
	  SrcPort		  1
	  DstBlock		  "Register2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data_in"
	  SrcPort		  1
	  DstBlock		  "Register1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register1"
	  SrcPort		  1
	  DstBlock		  "data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register2"
	  SrcPort		  1
	  DstBlock		  "addr_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register3"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "eq_coeff2"
      Ports		      [3, 3]
      Position		      [1760, 868, 1840, 942]
      AttributesFormatString  "Mapped address range: 2048-4095"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Number of addresses (2^?)|Address block offset "
"(multiple of above)"
      MaskStyleString	      "edit,edit"
      MaskTunableValueString  "on,on"
      MaskCallbackString      "|"
      MaskEnableString	      "on,on"
      MaskVisibilityString    "on,on"
      MaskToolTipString	      "on,on"
      MaskVarAliasString      ","
      MaskVariables	      "addr_width=@1;addr_offset=@2;"
      MaskInitialization      "start_addr = 2^addr_width*(addr_offset);\nend_a"
"ddr = start_addr + 2^addr_width - 1;\nfmtstr = sprintf('Mapped address range:"
" %d-%d', start_addr,end_addr);\nset_param(gcb, 'AttributesFormatString', fmts"
"tr);\n"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "11|1"
      MaskTabNameString	      ","
      System {
	Name			"eq_coeff2"
	Location		[101, 212, 573, 463]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "data_in"
	  Position		  [25, 28, 55, 42]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "addr_in"
	  Position		  [25, 88, 55, 102]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "valid_in"
	  Position		  [25, 168, 55, 182]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  Ports			  [0, 1]
	  Position		  [140, 135, 190, 155]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "addr_offset"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "32-addr_width"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [295, 160, 320, 180]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register1"
	  Ports			  [1, 1]
	  Position		  [210, 25, 255, 45]
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  off
	  period		  "1"
	  rst			  off
	  en			  off
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register2"
	  Ports			  [1, 1]
	  Position		  [210, 60, 255, 80]
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  off
	  period		  "1"
	  rst			  off
	  en			  off
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register3"
	  Ports			  [1, 1]
	  Position		  [210, 165, 255, 185]
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  off
	  period		  "1"
	  rst			  off
	  en			  off
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational"
	  Ports			  [2, 1]
	  Position		  [210, 108, 255, 152]
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a=b"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice22"
	  Ports			  [1, 1]
	  Position		  [140, 106, 165, 124]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "32-addr_width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "addr_width"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice9"
	  Ports			  [1, 1]
	  Position		  [140, 61, 165, 79]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "addr_width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "data_out"
	  Position		  [335, 28, 365, 42]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "addr_out"
	  Position		  [335, 63, 365, 77]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid_out"
	  Position		  [335, 163, 365, 177]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "addr_in"
	  SrcPort		  1
	  Points		  [0, 0; 30, 0]
	  Branch {
	    Points		    [0, -25]
	    DstBlock		    "Slice9"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 20]
	    DstBlock		    "Slice22"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Slice22"
	  SrcPort		  1
	  Points		  [25, 0]
	  DstBlock		  "Relational"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Relational"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Relational"
	  SrcPort		  1
	  Points		  [10, 0; 0, 35]
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "valid_in"
	  SrcPort		  1
	  DstBlock		  "Register3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "valid_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice9"
	  SrcPort		  1
	  DstBlock		  "Register2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data_in"
	  SrcPort		  1
	  DstBlock		  "Register1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register1"
	  SrcPort		  1
	  DstBlock		  "data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register2"
	  SrcPort		  1
	  DstBlock		  "addr_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register3"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "fft"
      Ports		      [4, 3]
      Position		      [1235, 250, 1365, 370]
      BackgroundColor	      "magenta"
      SourceBlock	      "fft_library/fft"
      SourceType	      ""
      ShowPortLabels	      on
      FFTSize		      "11"
      BitWidth		      "18"
      n_inputs		      "0"
      quantization	      "Round  (unbiased: Even Values)"
      overflow		      "Wrap"
      add_latency	      "1"
      mult_latency	      "2"
      bram_latency	      "2"
    }
    Block {
      BlockType		      Reference
      Name		      "fft1"
      Ports		      [4, 3]
      Position		      [1235, 430, 1365, 550]
      BackgroundColor	      "magenta"
      SourceBlock	      "fft_library/fft"
      SourceType	      ""
      ShowPortLabels	      on
      FFTSize		      "11"
      BitWidth		      "18"
      n_inputs		      "0"
      quantization	      "Round  (unbiased: Even Values)"
      overflow		      "Wrap"
      add_latency	      "1"
      mult_latency	      "2"
      bram_latency	      "2"
    }
    Block {
      BlockType		      SubSystem
      Name		      "fft_tvg"
      Ports		      [3, 2]
      Position		      [2365, 244, 2420, 346]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"fft_tvg"
	Location		[437, 270, 1003, 670]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [230, 118, 260, 132]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  Position		  [50, 183, 80, 197]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "use_tvg"
	  Position		  [160, 98, 190, 112]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant4"
	  Ports			  [0, 1]
	  Position		  [165, 231, 180, 249]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter3"
	  Ports			  [1, 1]
	  Position		  [105, 171, 140, 209]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "12"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  off
	  period		  "1"
	  load_pin		  off
	  rst			  on
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [215, 231, 245, 249]
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical4"
	  Ports			  [2, 1]
	  Position		  [210, 166, 235, 199]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "XOR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux1"
	  Ports			  [3, 1]
	  Position		  [320, 94, 340, 156]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux2"
	  Ports			  [3, 1]
	  Position		  [270, 189, 290, 251]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  Ports			  [1, 1]
	  Position		  [160, 183, 190, 197]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice11"
	  Ports			  [1, 1]
	  Position		  [160, 168, 190, 182]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [365, 118, 395, 132]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [105, 238, 135, 252]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "use_tvg"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    DstBlock		    "Counter3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "sync_out"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Counter3"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Slice1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice11"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Slice11"
	  SrcPort		  1
	  DstBlock		  "Logical4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  DstBlock		  "Logical4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical4"
	  SrcPort		  1
	  Points		  [15, 0]
	  DstBlock		  "Mux2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant4"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, -20]
	    DstBlock		    "Mux2"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Inverter"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Mux2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Mux2"
	  SrcPort		  1
	  Points		  [5, 0; 0, -75]
	  DstBlock		  "Mux1"
	  DstPort		  3
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "led0_mrst"
      Tag		      "xps:gpio"
      Ports		      [1, 1]
      Position		      [3775, 595, 3875, 625]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/gpio"
      SourceType	      "gpio"
      ShowPortLabels	      on
      io_group		      "iBOB:led"
      io_dir		      "out"
      arith_type	      "Boolean"
      bitwidth		      "1"
      bin_pt		      "0"
      bit_index		      "0"
      sample_period	      "1"
      use_ddr		      off
      reg_iob		      on
      reg_clk_phase	      "0"
      termination	      "None"
    }
    Block {
      BlockType		      Reference
      Name		      "led1_arm"
      Tag		      "xps:gpio"
      Ports		      [1, 1]
      Position		      [3775, 645, 3875, 675]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/gpio"
      SourceType	      "gpio"
      ShowPortLabels	      on
      io_group		      "iBOB:led"
      io_dir		      "out"
      arith_type	      "Boolean"
      bitwidth		      "1"
      bin_pt		      "0"
      bit_index		      "1"
      sample_period	      "1"
      use_ddr		      off
      reg_iob		      on
      reg_clk_phase	      "0"
      termination	      "None"
    }
    Block {
      BlockType		      Reference
      Name		      "led2_sync"
      Tag		      "xps:gpio"
      Ports		      [1, 1]
      Position		      [3775, 695, 3875, 725]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/gpio"
      SourceType	      "gpio"
      ShowPortLabels	      on
      io_group		      "iBOB:led"
      io_dir		      "out"
      arith_type	      "Boolean"
      bitwidth		      "1"
      bin_pt		      "0"
      bit_index		      "2"
      sample_period	      "1"
      use_ddr		      off
      reg_iob		      on
      reg_clk_phase	      "0"
      termination	      "None"
    }
    Block {
      BlockType		      Reference
      Name		      "led4_eq_clip"
      Tag		      "xps:gpio"
      Ports		      [1, 1]
      Position		      [3775, 770, 3875, 800]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/gpio"
      SourceType	      "gpio"
      ShowPortLabels	      on
      io_group		      "iBOB:led"
      io_dir		      "out"
      arith_type	      "Boolean"
      bitwidth		      "1"
      bin_pt		      "0"
      bit_index		      "4"
      sample_period	      "1"
      use_ddr		      off
      reg_iob		      on
      reg_clk_phase	      "0"
      termination	      "None"
    }
    Block {
      BlockType		      Reference
      Name		      "led5_adc_clip"
      Tag		      "xps:gpio"
      Ports		      [1, 1]
      Position		      [3775, 820, 3875, 850]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/gpio"
      SourceType	      "gpio"
      ShowPortLabels	      on
      io_group		      "iBOB:led"
      io_dir		      "out"
      arith_type	      "Boolean"
      bitwidth		      "1"
      bin_pt		      "0"
      bit_index		      "5"
      sample_period	      "1"
      use_ddr		      off
      reg_iob		      on
      reg_clk_phase	      "0"
      termination	      "None"
    }
    Block {
      BlockType		      Reference
      Name		      "led6_link_dn"
      Tag		      "xps:gpio"
      Ports		      [1, 1]
      Position		      [3730, 870, 3830, 900]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/gpio"
      SourceType	      "gpio"
      ShowPortLabels	      on
      io_group		      "iBOB:led"
      io_dir		      "out"
      arith_type	      "Unsigned"
      bitwidth		      "1"
      bin_pt		      "0"
      bit_index		      "6"
      sample_period	      "1"
      use_ddr		      off
      reg_iob		      on
      reg_clk_phase	      "0"
      termination	      "None"
    }
    Block {
      BlockType		      Reference
      Name		      "led7_xaui_overlfow"
      Tag		      "xps:gpio"
      Ports		      [1, 1]
      Position		      [3730, 920, 3830, 950]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/gpio"
      SourceType	      "gpio"
      ShowPortLabels	      on
      io_group		      "iBOB:led"
      io_dir		      "out"
      arith_type	      "Unsigned"
      bitwidth		      "1"
      bin_pt		      "0"
      bit_index		      "7"
      sample_period	      "1"
      use_ddr		      off
      reg_iob		      on
      reg_clk_phase	      "0"
      termination	      "None"
    }
    Block {
      BlockType		      SubSystem
      Name		      "mux_adc_levels"
      Ports		      [7, 3]
      Position		      [3230, 265, 3320, 395]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Attempt to insert antenna levels how many clock"
"s after sync?"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "wait_time=@1;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "2000"
      System {
	Name			"mux_adc_levels"
	Location		[2, 74, 1270, 980]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "data_in"
	  Position		  [60, 83, 90, 97]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "valid_in"
	  Position		  [60, 143, 90, 157]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "header"
	  Position		  [710, 443, 740, 457]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "eof"
	  Position		  [710, 353, 740, 367]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  Position		  [15, 398, 45, 412]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "mrst"
	  Position		  [585, 248, 615, 262]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "adc_power"
	  Position		  [60, 113, 90, 127]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat2"
	  Ports			  [6, 1]
	  Position		  [815, 204, 875, 471]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "6"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  Ports			  [0, 1]
	  Position		  [725, 218, 740, 232]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "3"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  Ports			  [1, 1]
	  Position		  [220, 432, 235, 448]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert2"
	  Ports			  [1, 1]
	  Position		  [420, 447, 440, 463]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert3"
	  Ports			  [1, 1]
	  Position		  [600, 307, 625, 323]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert4"
	  Ports			  [1, 1]
	  Position		  [770, 262, 790, 278]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert5"
	  Ports			  [1, 1]
	  Position		  [765, 352, 785, 368]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert6"
	  Ports			  [1, 1]
	  Position		  [865, 152, 880, 168]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert7"
	  Ports			  [1, 1]
	  Position		  [765, 442, 785, 458]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert8"
	  Ports			  [1, 1]
	  Position		  [550, 497, 570, 513]
	  Orientation		  "left"
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert9"
	  Ports			  [1, 1]
	  Position		  [317, 465, 333, 485]
	  Orientation		  "up"
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out"
	  Ports			  [1, 1]
	  Position		  [925, 14, 980, 36]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [925, 39, 980, 61]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out2"
	  Ports			  [1, 1]
	  Position		  [300, 219, 355, 241]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out3"
	  Ports			  [1, 1]
	  Position		  [300, 244, 355, 266]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out4"
	  Ports			  [1, 1]
	  Position		  [555, 344, 610, 366]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out5"
	  Ports			  [1, 1]
	  Position		  [555, 369, 610, 391]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out6"
	  Ports			  [1, 1]
	  Position		  [555, 394, 610, 416]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [410, 298, 430, 312]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [470, 297, 515, 328]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  off
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  Ports			  [2, 1]
	  Position		  [790, 142, 825, 173]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical2"
	  Ports			  [2, 1]
	  Position		  [325, 298, 360, 327]
	  Orientation		  "left"
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  align_bp		  off
	  latency		  "0"
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical3"
	  Ports			  [2, 1]
	  Position		  [345, 483, 380, 512]
	  Orientation		  "left"
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  align_bp		  off
	  latency		  "0"
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical4"
	  Ports			  [2, 1]
	  Position		  [700, 173, 735, 202]
	  Orientation		  "left"
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  align_bp		  off
	  latency		  "0"
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [3, 1]
	  Position		  [790, 61, 815, 129]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register1"
	  Ports			  [3, 1]
	  Position		  [345, 430, 390, 480]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  on
	  period		  "1"
	  rst			  on
	  en			  on
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register2"
	  Ports			  [3, 1]
	  Position		  [325, 345, 370, 395]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  on
	  period		  "1"
	  rst			  on
	  en			  on
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register3"
	  Ports			  [3, 1]
	  Position		  [695, 245, 740, 295]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  on
	  period		  "1"
	  rst			  on
	  en			  on
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope"
	  Ports			  [2]
	  Position		  [1010, 21, 1040, 54]
	  Location		  [-3, 41, 1277, 991]
	  Open			  off
	  NumInputPorts		  "2"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	  }
	  YMin			  "0~-1e+022"
	  YMax			  "2~1.7e+023"
	  SaveName		  "ScopeData3"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope1"
	  Ports			  [2]
	  Position		  [385, 226, 415, 259]
	  Location		  [5, 49, 1277, 991]
	  Open			  off
	  NumInputPorts		  "2"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	  }
	  YMin			  "0~-1e+022"
	  YMax			  "2~1.7e+023"
	  SaveName		  "ScopeData2"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope2"
	  Ports			  [3]
	  Position		  [635, 345, 670, 415]
	  Location		  [5, 49, 1285, 999]
	  Open			  off
	  NumInputPorts		  "3"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	    axes3		    "%<SignalLabel>"
	  }
	  YMin			  "-1.67772e+007~0~-5"
	  YMax			  "4.5e+023~1~5"
	  SaveName		  "ScopeData11"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "sync_delay1"
	  Ports			  [1, 1]
	  Position		  [135, 360, 185, 380]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "sync_delay"
	  MaskDescription	  "Delay an infrequent boolean pulse by the sp"
"ecified number of clocks."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\cas"
"per_library\\doc\\sync_delay_usage.html''])')"
	  MaskPromptString	  "Delay Length: "
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "DelayLen=@1;"
	  MaskInitialization	  "BitWidth = max(2, ceil(log2(DelayLen+1)));"
"\nUseCounter = 1;\nif DelayLen == 0,\n	UseCounter = 0;\nend"
	  MaskDisplay		  "fprintf('Z^-%d', DelayLen)"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "wait_time"
	  System {
	    Name		    "sync_delay1"
	    Location		    [383, 134, 876, 622]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      Position		      [15, 203, 45, 217]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [145, 157, 190, 183]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "BitWidth"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      Ports		      [0, 1]
	      Position		      [140, 267, 185, 293]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "BitWidth"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [70, 217, 115, 243]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "DelayLen"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "BitWidth"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant3"
	      Ports		      [0, 1]
	      Position		      [235, 102, 280, 128]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "UseCounter"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [3, 1]
	      Position		      [135, 203, 185, 257]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "BitWidth"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Down"
	      explicit_period	      on
	      period		      "1"
	      load_pin		      on
	      rst		      off
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [85, 257, 115, 288]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [300, 112, 325, 178]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [210, 158, 255, 202]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational1"
	      Ports		      [2, 1]
	      Position		      [210, 218, 255, 262]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a!=b"
	      latency		      "0"
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      Position		      [345, 138, 375, 152]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Relational1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Relational"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      Points		      [0, -30]
	      DstBlock		      "Relational1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "Counter"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"Counter"
		DstPort			1
	      }
	      Branch {
		Points			[0, 55]
		DstBlock		"Logical"
		DstPort			1
	      }
	      Branch {
		Points			[0, -65]
		DstBlock		"Mux"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "Counter"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Relational1"
	      SrcPort		      1
	      Points		      [20, 0; 0, 75; -210, 0]
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      Points		      [10, 0; 0, -15]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Constant3"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "data_out"
	  Position		  [900, 88, 930, 102]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "oob"
	  Position		  [905, 333, 935, 347]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid_out"
	  Position		  [900, 153, 930, 167]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Concat2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "oob"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  Points		  [0, 0; 55, 0]
	  Branch {
	    Points		    [0, -35]
	    DstBlock		    "sync_delay1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 35]
	    Branch {
	      Points		      [0, 30]
	      DstBlock		      "Register1"
	      DstPort		      3
	    }
	    Branch {
	      DstBlock		      "Convert1"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  Points		  [0, 0; 25, 0]
	  Branch {
	    DstBlock		    "data_out"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -45]
	    DstBlock		    "Gateway Out1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "data_in"
	  SrcPort		  1
	  Points		  [680, 0]
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "adc_power"
	  SrcPort		  1
	  Points		  [680, 0]
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  Points		  [0, 0; 20, 0]
	  Branch {
	    Points		    [0, 20]
	    Branch {
	      DstBlock		      "Logical4"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 10; 140, 0; 0, 315]
	      DstBlock		      "Convert8"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "Convert6"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "valid_in"
	  SrcPort		  1
	  Points		  [190, 0]
	  Branch {
	    DstBlock		    "Logical1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 80]
	    Branch {
	      DstBlock		      "Gateway Out2"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 50; 95, 0; 0, 25]
	      Branch {
		DstBlock		"Logical2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Inverter"
		DstPort			1
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "Register2"
	  SrcPort		  1
	  Points		  [0, -50]
	  Branch {
	    DstBlock		    "Logical2"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [45, 0]
	    Branch {
	      Points		      [0, 60]
	      DstBlock		      "Gateway Out5"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	  }
	}
	Line {
	  SrcBlock		  "sync_delay1"
	  SrcPort		  1
	  Points		  [70, 0]
	  Branch {
	    Points		    [20, 0]
	    Branch {
	      DstBlock		      "Register2"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "Register2"
	      DstPort		      3
	    }
	  }
	  Branch {
	    Points		    [0, -115]
	    DstBlock		    "Gateway Out3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Gateway Out"
	  SrcPort		  1
	  Points		  [0, 5]
	  DstBlock		  "Scope"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "Scope"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "eof"
	  SrcPort		  1
	  DstBlock		  "Convert5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "header"
	  SrcPort		  1
	  DstBlock		  "Convert7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out2"
	  SrcPort		  1
	  Points		  [0, 5]
	  DstBlock		  "Scope1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out3"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "Scope1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical2"
	  SrcPort		  1
	  Points		  [-25, 0; 0, 55]
	  DstBlock		  "Register2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out5"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out6"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [0, 90]
	    DstBlock		    "Gateway Out6"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [10, 0]
	    Branch {
	      DstBlock		      "Convert3"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -150]
	      DstBlock		      "Logical1"
	      DstPort		      2
	    }
	  }
	}
	Line {
	  SrcBlock		  "Convert3"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    DstBlock		    "Concat2"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, -240; 105, 0]
	    Branch {
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -50]
	      DstBlock		      "Gateway Out"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    Points		    [0, 50]
	    DstBlock		    "Gateway Out4"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Logical"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Register1"
	  SrcPort		  1
	  DstBlock		  "Convert2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register3"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    DstBlock		    "Logical4"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Convert4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "mrst"
	  SrcPort		  1
	  Points		  [0, 0; 50, 0]
	  Branch {
	    DstBlock		    "Register3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 30]
	    DstBlock		    "Register3"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Logical3"
	  SrcPort		  1
	  DstBlock		  "Convert9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical4"
	  SrcPort		  1
	  Points		  [-20, 0; 0, 80]
	  DstBlock		  "Register3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convert6"
	  SrcPort		  1
	  DstBlock		  "valid_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert4"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convert5"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Convert7"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Convert2"
	  SrcPort		  1
	  Points		  [60, 0]
	  Branch {
	    Points		    [185, 0; 0, -50]
	    DstBlock		    "Concat2"
	    DstPort		    5
	  }
	  Branch {
	    Points		    [0, 35]
	    DstBlock		    "Logical3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Convert8"
	  SrcPort		  1
	  DstBlock		  "Logical3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convert9"
	  SrcPort		  1
	  Points		  [0, -5]
	  DstBlock		  "Register1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  DstBlock		  "Register1"
	  DstPort		  1
	}
	Annotation {
	  Name			  "ant_levels"
	  Position		  [412, 365]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "neg_edge_ext"
      Ports		      [1, 1]
      Position		      [3530, 321, 3565, 339]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Length of Pulse"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "pulse_len=@1;"
      MaskInitialization      "bits = ceil(log2(pulse_len+1));"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "2^27"
      System {
	Name			"neg_edge_ext"
	Location		[198, 426, 760, 676]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "in"
	  Position		  [20, 43, 50, 57]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant5"
	  Ports			  [0, 1]
	  Position		  [145, 109, 215, 141]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "pulse_len"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "bits"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter3"
	  Ports			  [2, 1]
	  Position		  [165, 35, 215, 90]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "bits"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "1023"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  on
	  period		  "1"
	  load_pin		  off
	  rst			  on
	  en			  on
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational5"
	  Ports			  [2, 1]
	  Position		  [240, 93, 285, 137]
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a!=b"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "out"
	  Position		  [325, 108, 355, 122]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "in"
	  SrcPort		  1
	  DstBlock		  "Counter3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Relational5"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "out"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 45; -160, 0; 0, -85]
	    DstBlock		    "Counter3"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Constant5"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Relational5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Counter3"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Relational5"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "one_ant_a_time"
      Ports		      [2, 2]
      Position		      [2715, 247, 2805, 398]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"one_ant_a_time"
	Location		[71, 136, 775, 454]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [25, 113, 55, 127]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  Position		  [85, 43, 115, 57]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat2"
	  Ports			  [2, 1]
	  Position		  [240, 73, 285, 122]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "2"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant2"
	  Ports			  [0, 1]
	  Position		  [290, 71, 305, 89]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice11"
	  Ports			  [1, 1]
	  Position		  [95, 76, 120, 94]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "16"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "16"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice7"
	  Ports			  [1, 1]
	  Position		  [95, 111, 120, 129]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "16"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "reorder"
	  Ports			  [3, 3]
	  Position		  [320, 47, 415, 113]
	  BackgroundColor	  "magenta"
	  LinkData {
	    BlockName		    "sync_en_delay/Constant"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "sync_en_delay/Constant1"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "sync_en_delay/Constant2"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "sync_en_delay/Constant3"
	    DialogParameters {
	      equ		      "P=C"
	    }
	  }
	  SourceBlock		  "reorder_library/reorder"
	  SourceType		  ""
	  ShowPortLabels	  on
	  map			  "[(0:63)*2, (0:63)*2+1]"
	  n_inputs		  "1"
	  bram_latency		  "2"
	  map_latency		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "square_transposer"
	  Ports			  [3, 3]
	  Position		  [140, 29, 220, 141]
	  SourceBlock		  "reorder_library/square_transposer"
	  SourceType		  ""
	  ShowPortLabels	  on
	  n_inputs		  "1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [440, 93, 470, 107]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [440, 53, 470, 67]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "square_transposer"
	  SrcPort		  2
	  DstBlock		  "Concat2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "square_transposer"
	  SrcPort		  3
	  DstBlock		  "Concat2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Slice11"
	  SrcPort		  1
	  DstBlock		  "square_transposer"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Slice7"
	  SrcPort		  1
	  DstBlock		  "square_transposer"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    DstBlock		    "Slice7"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -35]
	    DstBlock		    "Slice11"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Concat2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "reorder"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "reorder"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "square_transposer"
	  SrcPort		  1
	  Points		  [40, 0; 0, 10]
	  DstBlock		  "reorder"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "square_transposer"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reorder"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reorder"
	  SrcPort		  3
	  Points		  [0, 0]
	  DstBlock		  "dout"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "packetiser1"
      Ports		      [3, 5]
      Position		      [3125, 262, 3210, 358]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskDescription	      "Package 32 bit data into 64 bits and identify d"
"ata as coming from antenna 0 or 1"
      MaskPromptString	      "Payload length: (in 64bit words) (2^n)|Number o"
"f antennas on this link (2^n)"
      MaskStyleString	      "edit,edit"
      MaskTunableValueString  "on,on"
      MaskCallbackString      "|"
      MaskEnableString	      "on,on"
      MaskVisibilityString    "on,on"
      MaskToolTipString	      "on,on"
      MaskVarAliasString      ","
      MaskVariables	      "nwrd_bits=@1;ant_bits=@2;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "5|1"
      MaskTabNameString	      ","
      System {
	Name			"packetiser1"
	Location		[2, 74, 998, 728]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "data_in"
	  Position		  [645, 283, 675, 297]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sync_in"
	  Position		  [645, 233, 675, 247]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "mrst_in"
	  Position		  [645, 203, 675, 217]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat1"
	  Ports			  [3, 1]
	  Position		  [835, 525, 880, 575]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "3"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat10"
	  Ports			  [2, 1]
	  Position		  [760, 253, 805, 302]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "2"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  Ports			  [0, 1]
	  Position		  [615, 505, 655, 525]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "nwrd_bits+ant_bits+1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  Ports			  [0, 1]
	  Position		  [770, 540, 810, 560]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "16-ant_bits"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert4"
	  Ports			  [1, 1]
	  Position		  [995, 102, 1020, 118]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [745, 581, 770, 609]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  on
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay11"
	  Ports			  [1, 1]
	  Position		  [720, 251, 745, 279]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  on
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  Ports			  [1, 1]
	  Position		  [745, 626, 770, 654]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay3"
	  Ports			  [1, 1]
	  Position		  [845, 266, 870, 294]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  on
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay4"
	  Ports			  [1, 1]
	  Position		  [750, 331, 775, 359]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  on
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  From
	  Name			  "From1"
	  Position		  [965, 121, 1040, 139]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From10"
	  Position		  [1075, 206, 1150, 224]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "header_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From11"
	  Position		  [1075, 246, 1150, 264]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "sync_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From13"
	  Position		  [1075, 366, 1150, 384]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "header_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From2"
	  Position		  [965, 71, 1040, 89]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From20"
	  Position		  [965, 141, 1040, 159]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "header"
	}
	Block {
	  BlockType		  From
	  Name			  "From3"
	  Position		  [870, 101, 945, 119]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "header_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From4"
	  Position		  [645, 336, 720, 354]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "sync_in"
	}
	Block {
	  BlockType		  From
	  Name			  "From5"
	  Position		  [120, 506, 195, 524]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "sync_in"
	}
	Block {
	  BlockType		  From
	  Name			  "From6"
	  Position		  [1075, 281, 1150, 299]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "eof_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From7"
	  Position		  [120, 471, 195, 489]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "mrst_in"
	}
	Block {
	  BlockType		  From
	  Name			  "From8"
	  Position		  [1075, 326, 1150, 344]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "sync_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From9"
	  Position		  [1075, 226, 1150, 244]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "mrst_in"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out"
	  Ports			  [1, 1]
	  Position		  [365, 389, 420, 411]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [1015, 473, 1070, 487]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out17"
	  Ports			  [1, 1]
	  Position		  [1015, 458, 1070, 472]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out18"
	  Ports			  [1, 1]
	  Position		  [1225, 198, 1280, 212]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out19"
	  Ports			  [1, 1]
	  Position		  [1225, 228, 1280, 242]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out2"
	  Ports			  [1, 1]
	  Position		  [1225, 213, 1280, 227]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out20"
	  Ports			  [1, 1]
	  Position		  [1225, 243, 1280, 257]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out3"
	  Ports			  [1, 1]
	  Position		  [1225, 183, 1280, 197]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out4"
	  Ports			  [1, 1]
	  Position		  [1015, 428, 1070, 442]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out5"
	  Ports			  [1, 1]
	  Position		  [1015, 443, 1070, 457]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out6"
	  Ports			  [1, 1]
	  Position		  [365, 414, 420, 436]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out7"
	  Ports			  [1, 1]
	  Position		  [365, 439, 420, 461]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto1"
	  Position		  [1005, 543, 1080, 557]
	  ShowName		  off
	  GotoTag		  "header"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto2"
	  Position		  [1005, 648, 1080, 662]
	  ShowName		  off
	  GotoTag		  "data_valid"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto3"
	  Position		  [910, 273, 985, 287]
	  ShowName		  off
	  GotoTag		  "data_out"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto4"
	  Position		  [815, 338, 890, 352]
	  ShowName		  off
	  GotoTag		  "sync_out"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto5"
	  Position		  [700, 233, 775, 247]
	  ShowName		  off
	  GotoTag		  "sync_in"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto6"
	  Position		  [700, 203, 775, 217]
	  ShowName		  off
	  GotoTag		  "mrst_in"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto7"
	  Position		  [1005, 588, 1080, 602]
	  ShowName		  off
	  GotoTag		  "header_valid"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto8"
	  Position		  [1005, 613, 1080, 627]
	  ShowName		  off
	  GotoTag		  "eof_out"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical2"
	  Ports			  [3, 1]
	  Position		  [945, 637, 970, 673]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "3"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [3, 1]
	  Position		  [1085, 96, 1110, 164]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register"
	  Ports			  [3, 1]
	  Position		  [285, 471, 330, 519]
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  off
	  period		  "1"
	  rst			  on
	  en			  on
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational"
	  Ports			  [2, 1]
	  Position		  [675, 503, 720, 547]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a=b"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope"
	  Ports			  [3]
	  Position		  [445, 390, 480, 460]
	  Location		  [-3, 41, 1277, 991]
	  Open			  off
	  NumInputPorts		  "3"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "mrst"
	    axes2		    "sync_in"
	    axes3		    "reset_hold"
	  }
	  YMin			  "-16777200~0~-5"
	  YMax			  "4.5e+023~1~5"
	  SaveName		  "ScopeData8"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope1"
	  Ports			  [5]
	  Position		  [1300, 180, 1320, 260]
	  Location		  [5, 49, 1277, 991]
	  Open			  off
	  NumInputPorts		  "5"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "data"
	    axes2		    "valid"
	    axes3		    "eof"
	    axes4		    "mrst"
	    axes5		    "sync"
	  }
	  YMin			  "0~0~0~-1~-1"
	  YMax			  "4e+013~1~1~1~1"
	  SaveName		  "ScopeData6"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope2"
	  Ports			  [4]
	  Position		  [1090, 426, 1105, 489]
	  Location		  [5, 49, 1277, 992]
	  Open			  off
	  NumInputPorts		  "4"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "header"
	    axes2		    "data_valid"
	    axes3		    "header_valid"
	    axes4		    "sync_out"
	  }
	  YMin			  "0~0~0~-5"
	  YMax			  "6.5e+006~1~1~5"
	  SaveName		  "ScopeData7"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  Ports			  [1, 1]
	  Position		  [465, 599, 485, 611]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "nwrd_bits+1"
	  base0			  "LSB of Input"
	  boolean_output	  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice11"
	  Ports			  [1, 1]
	  Position		  [465, 559, 485, 571]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "ant_bits"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "nwrd_bits+1"
	  base0			  "LSB of Input"
	  boolean_output	  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice12"
	  Ports			  [1, 1]
	  Position		  [465, 634, 485, 646]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "ant_bit_cnt"
	  Ports			  [1, 1]
	  Position		  [385, 581, 420, 619]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "nwrd_bits+ant_bits+1"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  on
	  period		  "1"
	  load_pin		  off
	  rst			  on
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "edge"
	  Ports			  [1, 1]
	  Position		  [580, 596, 615, 614]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "edge"
	  MaskDescription	  "Outputs true if a boolean input signal is n"
"ot equal to its value last clock."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\cas"
"per_library\\doc\\edge_usage.html''])')"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "edge"
	    Location		    [496, 234, 731, 318]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      Position		      [25, 28, 55, 42]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay4"
	      Ports		      [1, 1]
	      Position		      [90, 25, 110, 45]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical3"
	      Ports		      [2, 1]
	      Position		      [125, 28, 155, 57]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "XOR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      Position		      [180, 38, 210, 52]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		Points			[0, 15]
		DstBlock		"Logical3"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Delay4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay4"
	      SrcPort		      1
	      DstBlock		      "Logical3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "mcnt"
	  Ports			  [2, 1]
	  Position		  [740, 496, 775, 534]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "48"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  off
	  period		  "1"
	  load_pin		  off
	  rst			  on
	  en			  on
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "data_out"
	  Position		  [1175, 123, 1205, 137]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid_out"
	  Position		  [1175, 73, 1205, 87]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "header_out"
	  Position		  [1185, 368, 1215, 382]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "eof"
	  Position		  [1185, 283, 1215, 297]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [1185, 328, 1215, 342]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "ant_bit_cnt"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    Points		    [0, -35]
	    Branch {
	      DstBlock		      "Slice11"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -30]
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	  }
	  Branch {
	    Points		    [0, 5]
	    Branch {
	      Points		      [0, 35]
	      DstBlock		      "Slice12"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "Slice1"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "data_in"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    DstBlock		    "Delay11"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Concat10"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "Relational"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Relational"
	  SrcPort		  1
	  DstBlock		  "mcnt"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  DstBlock		  "edge"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "mcnt"
	  SrcPort		  1
	  Points		  [10, 0; 0, 20]
	  DstBlock		  "Concat1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Slice11"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Convert4"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  Points		  [0, 0; 35, 0]
	  Branch {
	    DstBlock		    "data_out"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 60]
	    DstBlock		    "Gateway Out3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Concat1"
	  SrcPort		  1
	  Points		  [0, 0; 40, 0]
	  Branch {
	    DstBlock		    "Goto1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -115]
	    DstBlock		    "Gateway Out4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From20"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "From1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Slice12"
	  SrcPort		  1
	  DstBlock		  "Delay2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From2"
	  SrcPort		  1
	  Points		  [95, 0]
	  Branch {
	    DstBlock		    "valid_out"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 125]
	    DstBlock		    "Gateway Out18"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From3"
	  SrcPort		  1
	  DstBlock		  "Convert4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_in"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Goto5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "mrst_in"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Goto6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [20, 0]
	    Branch {
	      DstBlock		      "ant_bit_cnt"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [355, 0]
	      DstBlock		      "mcnt"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "Gateway Out7"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From6"
	  SrcPort		  1
	  DstBlock		  "eof"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From8"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out3"
	  SrcPort		  1
	  DstBlock		  "Scope1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out18"
	  SrcPort		  1
	  DstBlock		  "Scope1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out2"
	  SrcPort		  1
	  DstBlock		  "Scope1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out19"
	  SrcPort		  1
	  DstBlock		  "Scope1"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out20"
	  SrcPort		  1
	  DstBlock		  "Scope1"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "From10"
	  SrcPort		  1
	  Points		  [0, 5]
	  DstBlock		  "Gateway Out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From9"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out19"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From11"
	  SrcPort		  1
	  Points		  [0, -5]
	  DstBlock		  "Gateway Out20"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out4"
	  SrcPort		  1
	  DstBlock		  "Scope2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out5"
	  SrcPort		  1
	  DstBlock		  "Scope2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out17"
	  SrcPort		  1
	  DstBlock		  "Scope2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "From4"
	  SrcPort		  1
	  DstBlock		  "Delay4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "edge"
	  SrcPort		  1
	  Points		  [65, 0; 0, -10; 35, 0]
	  Branch {
	    DstBlock		    "Delay1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 25; 180, 0]
	    Branch {
	      DstBlock		      "Goto8"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 25]
	      DstBlock		      "Logical2"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  DstBlock		  "Scope2"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  Points		  [110, 0]
	  Branch {
	    Points		    [65, 0]
	    Branch {
	      DstBlock		      "Goto7"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -130]
	      DstBlock		      "Gateway Out17"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, 60]
	    DstBlock		    "Logical2"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    Points		    [0, -190]
	    DstBlock		    "Gateway Out5"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 25]
	    DstBlock		    "Logical2"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Delay4"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    DstBlock		    "Goto4"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 135]
	    DstBlock		    "Gateway Out1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From7"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    Points		    [0, -80]
	    DstBlock		    "Gateway Out"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [35, 0]
	    Branch {
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 30]
	      DstBlock		      "Register"
	      DstPort		      3
	    }
	  }
	}
	Line {
	  SrcBlock		  "From5"
	  SrcPort		  1
	  Points		  [40, 0]
	  Branch {
	    Points		    [25, 0; 0, -20]
	    DstBlock		    "Register"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -90]
	    DstBlock		    "Gateway Out6"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Gateway Out"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out6"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out7"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "From13"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "header_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical2"
	  SrcPort		  1
	  DstBlock		  "Goto2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay11"
	  SrcPort		  1
	  DstBlock		  "Concat10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat10"
	  SrcPort		  1
	  DstBlock		  "Delay3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay3"
	  SrcPort		  1
	  DstBlock		  "Goto3"
	  DstPort		  1
	}
	Annotation {
	  Name			  "after every sync pulse,\nthe next clock wil"
"l be !valid while 32bits are concat'd into64.\nWe use this clock slice to sen"
"d the header for the following packet"
	  Position		  [707, 726]
	  HorizontalAlignment	  "left"
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "pfb_fir"
      Ports		      [3, 3]
      Position		      [1055, 245, 1145, 375]
      BackgroundColor	      "magenta"
      LinkData {
	BlockName		"pol1_in1_first_tap/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_first_tap/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_first_tap/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_first_tap/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap10/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap10/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap10/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap10/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap11/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap11/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap11/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap11/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap12/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap12/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap12/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap12/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap13/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap13/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap13/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap13/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap14/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap14/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap14/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap14/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap15/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap15/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap15/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap15/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap2/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap2/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap2/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap2/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap3/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap3/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap3/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap3/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap4/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap4/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap4/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap4/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap5/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap5/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap5/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap5/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap6/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap6/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap6/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap6/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap7/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap7/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap7/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap7/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap8/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap8/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap8/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap8/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap9/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap9/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap9/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap9/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_first_tap/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_first_tap/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_first_tap/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_first_tap/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap10/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap10/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap10/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap10/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap11/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap11/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap11/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap11/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap12/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap12/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap12/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap12/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap13/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap13/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap13/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap13/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap14/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap14/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap14/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap14/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap15/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap15/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap15/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap15/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap2/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap2/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap2/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap2/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap3/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap3/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap3/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap3/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap4/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap4/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap4/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap4/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap5/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap5/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap5/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap5/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap6/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap6/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap6/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap6/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap7/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap7/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap7/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap7/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap8/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap8/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap8/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap8/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap9/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap9/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap9/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap9/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
      }
      SourceBlock	      "pfb_library/pfb_fir"
      SourceType	      ""
      ShowPortLabels	      on
      PFBSize		      "11"
      TotalTaps		      "4"
      WindowType	      "hamming"
      n_inputs		      "0"
      MakeBiplex	      on
      BitWidthIn	      "8"
      BitWidthOut	      "18"
      CoeffBitWidth	      "8"
      CoeffDistMem	      off
      add_latency	      "1"
      mult_latency	      "2"
      bram_latency	      "2"
      quantization	      "Round  (unbiased: Even Values)"
      fwidth		      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "pfb_fir1"
      Ports		      [3, 3]
      Position		      [1055, 425, 1145, 555]
      BackgroundColor	      "magenta"
      LinkData {
	BlockName		"pol1_in1_first_tap/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_first_tap/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_first_tap/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_first_tap/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap10/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap10/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap10/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap10/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap11/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap11/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap11/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap11/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap12/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap12/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap12/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap12/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap13/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap13/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap13/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap13/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap14/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap14/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap14/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap14/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap15/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap15/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap15/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap15/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap2/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap2/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap2/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap2/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap3/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap3/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap3/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap3/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap4/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap4/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap4/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap4/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap5/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap5/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap5/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap5/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap6/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap6/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap6/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap6/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap7/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap7/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap7/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap7/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap8/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap8/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap8/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap8/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap9/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap9/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap9/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap9/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_first_tap/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_first_tap/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_first_tap/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_first_tap/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap10/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap10/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap10/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap10/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap11/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap11/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap11/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap11/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap12/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap12/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap12/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap12/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap13/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap13/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap13/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap13/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap14/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap14/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap14/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap14/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap15/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap15/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap15/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap15/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap2/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap2/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap2/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap2/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap3/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap3/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap3/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap3/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap4/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap4/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap4/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap4/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap5/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap5/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap5/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap5/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap6/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap6/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap6/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap6/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap7/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap7/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap7/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap7/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap8/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap8/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap8/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap8/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap9/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap9/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap9/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap9/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
      }
      SourceBlock	      "pfb_library/pfb_fir"
      SourceType	      ""
      ShowPortLabels	      on
      PFBSize		      "11"
      TotalTaps		      "4"
      WindowType	      "hamming"
      n_inputs		      "0"
      MakeBiplex	      on
      BitWidthIn	      "8"
      BitWidthOut	      "18"
      CoeffBitWidth	      "8"
      CoeffDistMem	      off
      add_latency	      "1"
      mult_latency	      "2"
      bram_latency	      "2"
      quantization	      "Round  (unbiased: Even Values)"
      fwidth		      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "pol1_sum_sq"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [1140, 775, 1240, 805]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "To Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "14"
      sample_period	      "1"
      gw_name		      "cn_i_128w_2k_do_al_r303_pol1_sum_sq_user_data_i"
"n"
    }
    Block {
      BlockType		      Reference
      Name		      "pol2_sum_sq"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [1140, 840, 1240, 870]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "To Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "14"
      sample_period	      "1"
      gw_name		      "cn_i_128w_2k_do_al_r303_pol2_sum_sq_user_data_i"
"n"
    }
    Block {
      BlockType		      Reference
      Name		      "pol3_sum_sq"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [1140, 905, 1240, 935]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "To Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "14"
      sample_period	      "1"
      gw_name		      "cn_i_128w_2k_do_al_r303_pol3_sum_sq_user_data_i"
"n"
    }
    Block {
      BlockType		      Reference
      Name		      "pol4_sum_sq"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [1140, 970, 1240, 1000]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "To Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "14"
      sample_period	      "1"
      gw_name		      "cn_i_128w_2k_do_al_r303_pol4_sum_sq_user_data_i"
"n"
    }
    Block {
      BlockType		      Reference
      Name		      "posedge1"
      Tag		      "Rising Edge Detector"
      Ports		      [1, 1]
      Position		      [885, 1009, 925, 1031]
      SourceBlock	      "adcscope_lib/posedge"
      SourceType	      ""
      ShowPortLabels	      on
      yummy		      on
    }
    Block {
      BlockType		      SubSystem
      Name		      "pulse_ext1"
      Ports		      [1, 1]
      Position		      [3695, 601, 3730, 619]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Length of Pulse"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "pulse_len=@1;"
      MaskInitialization      "bits = ceil(log2(pulse_len+1));"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "2^23"
      System {
	Name			"pulse_ext1"
	Location		[80, 413, 642, 663]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "in"
	  Position		  [20, 43, 50, 57]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant5"
	  Ports			  [0, 1]
	  Position		  [145, 109, 215, 141]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "pulse_len"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "bits"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter3"
	  Ports			  [2, 1]
	  Position		  [165, 35, 215, 90]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "bits"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "1023"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  on
	  period		  "1"
	  load_pin		  off
	  rst			  on
	  en			  on
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational5"
	  Ports			  [2, 1]
	  Position		  [240, 93, 285, 137]
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a!=b"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "posedge"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [85, 37, 130, 63]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "posedge"
	    Location		    [2, 74, 1014, 724]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      Position		      [25, 43, 55, 57]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [75, 27, 120, 73]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [150, 33, 200, 67]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [225, 29, 285, 116]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      Position		      [305, 63, 335, 77]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[0, 45]
		DstBlock		"Logical"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "out"
	  Position		  [325, 108, 355, 122]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "posedge"
	  SrcPort		  1
	  DstBlock		  "Counter3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "posedge"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Relational5"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "out"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 45; -160, 0; 0, -85]
	    DstBlock		    "Counter3"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Constant5"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Relational5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Counter3"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Relational5"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "pulse_ext2"
      Ports		      [1, 1]
      Position		      [3695, 701, 3730, 719]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Length of Pulse"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "pulse_len=@1;"
      MaskInitialization      "bits = ceil(log2(pulse_len+1));"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "2^23"
      System {
	Name			"pulse_ext2"
	Location		[80, 413, 642, 663]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "in"
	  Position		  [20, 43, 50, 57]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant5"
	  Ports			  [0, 1]
	  Position		  [145, 109, 215, 141]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "pulse_len"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "bits"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter3"
	  Ports			  [2, 1]
	  Position		  [165, 35, 215, 90]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "bits"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "1023"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  on
	  period		  "1"
	  load_pin		  off
	  rst			  on
	  en			  on
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational5"
	  Ports			  [2, 1]
	  Position		  [240, 93, 285, 137]
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a!=b"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "posedge"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [85, 37, 130, 63]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "posedge"
	    Location		    [2, 74, 1014, 724]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      Position		      [25, 43, 55, 57]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [75, 27, 120, 73]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [150, 33, 200, 67]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [225, 29, 285, 116]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      Position		      [305, 63, 335, 77]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Delay"
		DstPort			1
	      }
	      Branch {
		Points			[0, 45]
		DstBlock		"Logical"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "out"
	  Position		  [325, 108, 355, 122]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Counter3"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Relational5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant5"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Relational5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Relational5"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, 45; -160, 0; 0, -85]
	    DstBlock		    "Counter3"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "out"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "in"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "posedge"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "posedge"
	  SrcPort		  1
	  DstBlock		  "Counter3"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "pulse_ext3"
      Ports		      [1, 1]
      Position		      [3715, 826, 3750, 844]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Length of Pulse"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "pulse_len=@1;"
      MaskInitialization      "bits = ceil(log2(pulse_len+1));"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "2^23"
      System {
	Name			"pulse_ext3"
	Location		[80, 413, 642, 663]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "in"
	  Position		  [20, 43, 50, 57]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant5"
	  Ports			  [0, 1]
	  Position		  [145, 109, 215, 141]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "pulse_len"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "bits"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter3"
	  Ports			  [2, 1]
	  Position		  [165, 35, 215, 90]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "bits"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "1023"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  on
	  period		  "1"
	  load_pin		  off
	  rst			  on
	  en			  on
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational5"
	  Ports			  [2, 1]
	  Position		  [240, 93, 285, 137]
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a!=b"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "posedge"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [85, 37, 130, 63]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "posedge"
	    Location		    [2, 74, 1014, 724]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      Position		      [25, 43, 55, 57]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [75, 27, 120, 73]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [150, 33, 200, 67]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [225, 29, 285, 116]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      Position		      [305, 63, 335, 77]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Delay"
		DstPort			1
	      }
	      Branch {
		Points			[0, 45]
		DstBlock		"Logical"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "out"
	  Position		  [325, 108, 355, 122]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Counter3"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Relational5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant5"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Relational5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Relational5"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, 45; -160, 0; 0, -85]
	    DstBlock		    "Counter3"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "out"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "in"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "posedge"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "posedge"
	  SrcPort		  1
	  DstBlock		  "Counter3"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "pulse_ext4"
      Ports		      [1, 1]
      Position		      [3720, 776, 3755, 794]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Length of Pulse"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "pulse_len=@1;"
      MaskInitialization      "bits = ceil(log2(pulse_len+1));"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "2^23"
      System {
	Name			"pulse_ext4"
	Location		[80, 413, 642, 663]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "in"
	  Position		  [20, 43, 50, 57]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant5"
	  Ports			  [0, 1]
	  Position		  [145, 109, 215, 141]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "pulse_len"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "bits"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter3"
	  Ports			  [2, 1]
	  Position		  [165, 35, 215, 90]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "bits"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "1023"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  on
	  period		  "1"
	  load_pin		  off
	  rst			  on
	  en			  on
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational5"
	  Ports			  [2, 1]
	  Position		  [240, 93, 285, 137]
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a!=b"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "posedge"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [85, 37, 130, 63]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "posedge"
	    Location		    [2, 74, 1014, 724]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      Position		      [25, 43, 55, 57]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [75, 27, 120, 73]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [150, 33, 200, 67]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [225, 29, 285, 116]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      Position		      [305, 63, 335, 77]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Delay"
		DstPort			1
	      }
	      Branch {
		Points			[0, 45]
		DstBlock		"Logical"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "out"
	  Position		  [325, 108, 355, 122]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Counter3"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Relational5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant5"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Relational5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Relational5"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, 45; -160, 0; 0, -85]
	    DstBlock		    "Counter3"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "out"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "in"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "posedge"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "posedge"
	  SrcPort		  1
	  DstBlock		  "Counter3"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "snap_xaui_out"
      Ports		      [4]
      Position		      [3450, 122, 3480, 198]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "snap64"
      MaskDescription	      "The <i>snap</i> block provides a packaged solut"
"ion to capturing data from\nthe FPGA fabric and making it accessible from the"
" CPU.  The block comes in\n2 flavors: <i>snap</i> (which captures to a 32 bit"
" wide Shared BRAM), and\n<i>snap64</i> (which captures to 2x32 bit wide Share"
"d BRAMs to effect a\n64 bit capture)."
      MaskHelp		      "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\casper_"
"library\\doc\\snap_usage.html''])')"
      MaskPromptString	      "No. of samples(2^?)"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "nsamples=@1;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "11"
      System {
	Name			"snap_xaui_out"
	Location		[121, 202, 967, 824]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "data_in"
	  Position		  [420, 273, 450, 287]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "oob_in"
	  Position		  [425, 113, 455, 127]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "trig"
	  Position		  [230, 393, 260, 407]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "we"
	  Position		  [240, 313, 270, 327]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  Ports			  [0, 1]
	  Position		  [425, 389, 440, 401]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  Ports			  [0, 1]
	  Position		  [265, 417, 300, 433]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant13"
	  Position		  [15, 455, 45, 485]
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant2"
	  Ports			  [0, 1]
	  Position		  [265, 337, 300, 353]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [350, 413, 370, 427]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  Ports			  [2, 1]
	  Position		  [385, 392, 415, 428]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux1"
	  Ports			  [3, 1]
	  Position		  [315, 282, 330, 358]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux2"
	  Ports			  [3, 1]
	  Position		  [315, 362, 330, 438]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register"
	  Ports			  [3, 1]
	  Position		  [455, 385, 500, 435]
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  off
	  period		  "1"
	  rst			  on
	  en			  on
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register1"
	  Ports			  [3, 1]
	  Position		  [610, 445, 655, 495]
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  off
	  period		  "1"
	  rst			  on
	  en			  on
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret3"
	  Ports			  [1, 1]
	  Position		  [470, 272, 500, 288]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "addr"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [685, 455, 785, 485]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "cn_i_128w_2k_do_al_r303_snap_xaui_out_addr_"
"user_data_in"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram_lsb"
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [595, 251, 675, 309]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  ""
	  ShowPortLabels	  on
	  arith_type		  "Unsigned"
	  addr_width		  "nsamples"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "0"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram_msb"
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [595, 176, 675, 234]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  ""
	  ShowPortLabels	  on
	  arith_type		  "Unsigned"
	  addr_width		  "nsamples"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "0"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram_oob"
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [595, 91, 675, 149]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  ""
	  ShowPortLabels	  on
	  arith_type		  "Unsigned"
	  addr_width		  "nsamples"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "0"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ctrl"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [60, 455, 160, 485]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "cn_i_128w_2k_do_al_r303_snap_xaui_out_ctrl_"
"user_data_out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "en1"
	  Ports			  [1, 1]
	  Position		  [530, 198, 560, 212]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "32"
	  bit1			  "0"
	  base1			  "LSB of Input"
	  bit0			  "32"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "en2"
	  Ports			  [1, 1]
	  Position		  [530, 273, 555, 287]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "32"
	  bit1			  "0"
	  base1			  "LSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "enable"
	  Ports			  [1, 1]
	  Position		  [185, 456, 220, 484]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "LSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "freeze_cntr"
	  Ports			  [2, 3]
	  Position		  [520, 352, 560, 388]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "freeze_cntr"
	  MaskDescription	  "A freeze counter is an enabled counter whic"
"h holds its final value (regardless of enables)\nuntil it is reset."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\cas"
"per_library\\doc\\freeze_cntr_usage.html''])')"
	  MaskPromptString	  "Counter Length (2^?)"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "CounterBits=@1;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "nsamples"
	  System {
	    Name		    "freeze_cntr"
	    Location		    [2, 74, 1014, 724]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "en"
	      Position		      [100, 213, 130, 227]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "rst"
	      Position		      [210, 208, 240, 222]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter3"
	      Ports		      [2, 1]
	      Position		      [270, 200, 320, 255]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "CounterBits + 1"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "1023"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      on
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [240, 130, 265, 150]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter1"
	      Ports		      [1, 1]
	      Position		      [105, 245, 130, 265]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [280, 125, 325, 180]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical5"
	      Ports		      [2, 1]
	      Position		      [145, 201, 200, 274]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "enable"
	      Ports		      [1, 1]
	      Position		      [390, 221, 430, 239]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "CounterBits"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "enable1"
	      Ports		      [1, 1]
	      Position		      [345, 271, 385, 289]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      on
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "addr"
	      Position		      [460, 223, 490, 237]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "we"
	      Position		      [350, 148, 380, 162]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "done"
	      Position		      [420, 273, 450, 287]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Inverter1"
	      SrcPort		      1
	      DstBlock		      "Logical5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "enable"
	      SrcPort		      1
	      DstBlock		      "addr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rst"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"Counter3"
		DstPort			1
	      }
	      Branch {
		Points			[0, -45; -25, 0]
		DstBlock		"Inverter"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical5"
	      SrcPort		      1
	      Points		      [50, 0]
	      Branch {
		DstBlock		"Counter3"
		DstPort			2
	      }
	      Branch {
		Points			[0, -75]
		DstBlock		"Logical1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "enable1"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"done"
		DstPort			1
	      }
	      Branch {
		Points			[0, 45; -305, 0]
		DstBlock		"Inverter1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Counter3"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"enable"
		DstPort			1
	      }
	      Branch {
		DstBlock		"enable1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      DstBlock		      "we"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "posedge"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [290, 461, 325, 479]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "posedge"
	  MaskDescription	  "Outputs true if a boolean input signal is t"
"rue this clock and was false last clock."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\cas"
"per_library\\doc\\posedge_usage.html''])')"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "posedge"
	    Location		    [2, 74, 1014, 724]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      Position		      [25, 43, 55, 57]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [75, 27, 120, 73]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [150, 33, 200, 67]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [225, 29, 285, 116]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      Position		      [305, 63, 335, 77]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Delay"
		DstPort			1
	      }
	      Branch {
		Points			[0, 45]
		DstBlock		"Logical"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "trig1"
	  Ports			  [1, 1]
	  Position		  [185, 361, 220, 389]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "LSB of Input"
	  bit0			  "1"
	  base0			  "LSB of Input"
	  boolean_output	  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "valid"
	  Ports			  [1, 1]
	  Position		  [185, 281, 220, 309]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "LSB of Input"
	  bit0			  "2"
	  base0			  "LSB of Input"
	  boolean_output	  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    Points		    [0, -100]
	    Branch {
	      DstBlock		      "bram_lsb"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -75]
	      Branch {
		DstBlock		"bram_msb"
		DstPort			1
	      }
	      Branch {
		Points			[0, -85]
		DstBlock		"bram_oob"
		DstPort			1
	      }
	    }
	  }
	  Branch {
	    Points		    [20, 0; 0, 95]
	    DstBlock		    "Register1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Register"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "freeze_cntr"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Mux2"
	  SrcPort		  1
	  DstBlock		  "Logical1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  DstBlock		  "Logical1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  DstBlock		  "Register"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "valid"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "trig1"
	  SrcPort		  1
	  DstBlock		  "Mux2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register1"
	  SrcPort		  1
	  DstBlock		  "addr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "we"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  Points		  [100, 0; 0, 40]
	  DstBlock		  "freeze_cntr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "Mux2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "Register"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "posedge"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    DstBlock		    "Inverter"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [105, 0]
	    Branch {
	      DstBlock		      "Register1"
	      DstPort		      2
	    }
	    Branch {
	      DstBlock		      "Register"
	      DstPort		      3
	    }
	  }
	}
	Line {
	  SrcBlock		  "ctrl"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    Points		    [0, -95]
	    Branch {
	      DstBlock		      "trig1"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "valid"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "enable"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Constant13"
	  SrcPort		  1
	  DstBlock		  "ctrl"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  2
	  Points		  [0, 0; 15, 0]
	  Branch {
	    Points		    [0, -70]
	    Branch {
	      DstBlock		      "bram_lsb"
	      DstPort		      3
	    }
	    Branch {
	      Points		      [0, -75]
	      Branch {
		DstBlock		"bram_msb"
		DstPort			3
	      }
	      Branch {
		DstBlock		"bram_oob"
		DstPort			3
	      }
	    }
	  }
	  Branch {
	    Points		    [0, 115]
	    DstBlock		    "Register1"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "enable"
	  SrcPort		  1
	  DstBlock		  "posedge"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "trig"
	  SrcPort		  1
	  DstBlock		  "Mux2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Reinterpret3"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Points		    [0, -75]
	    DstBlock		    "en1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "en2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "data_in"
	  SrcPort		  1
	  DstBlock		  "Reinterpret3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "en1"
	  SrcPort		  1
	  DstBlock		  "bram_msb"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "en2"
	  SrcPort		  1
	  DstBlock		  "bram_lsb"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "oob_in"
	  SrcPort		  1
	  DstBlock		  "bram_oob"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "sram_tvg"
      Ports		      [3, 2]
      Position		      [2610, 243, 2700, 397]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"sram_tvg"
	Location		[262, 308, 785, 658]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [170, 53, 200, 67]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  Position		  [15, 258, 45, 272]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "use_tvg"
	  Position		  [75, 33, 105, 47]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat10"
	  Ports			  [4, 1]
	  Position		  [160, 126, 205, 174]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "4"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  Ports			  [0, 1]
	  Position		  [115, 128, 135, 142]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant2"
	  Ports			  [0, 1]
	  Position		  [115, 148, 135, 162]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter1"
	  Ports			  [1, 1]
	  Position		  [70, 125, 110, 165]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "8"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  off
	  period		  "1"
	  load_pin		  off
	  rst			  on
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  Ports			  [1, 1]
	  Position		  [80, 251, 105, 279]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux3"
	  Ports			  [3, 1]
	  Position		  [225, 29, 245, 91]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [270, 53, 300, 67]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [130, 258, 160, 272]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    DstBlock		    "Delay2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Counter1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Concat10"
	  SrcPort		  1
	  DstBlock		  "Mux3"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "use_tvg"
	  SrcPort		  1
	  DstBlock		  "Mux3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  DstBlock		  "Mux3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Mux3"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Counter1"
	  SrcPort		  1
	  Points		  [30, 0]
	  Branch {
	    DstBlock		    "Concat10"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Concat10"
	    DstPort		    4
	  }
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "Concat10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "Concat10"
	  DstPort		  3
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "sw_override"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [470, 680, 570, 710]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "cn_i_128w_2k_do_al_r303_sw_override_user_data_o"
"ut"
    }
    Block {
      BlockType		      SubSystem
      Name		      "sync_gen"
      Ports		      [2, 3]
      Position		      [165, 769, 215, 801]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"sync_gen"
	Location		[142, 533, 889, 846]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  Position		  [15, 128, 45, 142]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "arm"
	  Position		  [15, 88, 45, 102]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant10"
	  Ports			  [0, 1]
	  Position		  [105, 72, 125, 88]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  Ports			  [1, 1]
	  Position		  [270, 80, 310, 110]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "28"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  off
	  period		  "1"
	  load_pin		  off
	  rst			  on
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [210, 32, 240, 48]
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "2"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register"
	  Ports			  [3, 1]
	  Position		  [140, 70, 185, 120]
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  off
	  period		  "1"
	  rst			  on
	  en			  on
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice8"
	  Ports			  [1, 1]
	  Position		  [325, 86, 350, 104]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "19"
	  base0			  "LSB of Input"
	  boolean_output	  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "edge"
	  Ports			  [1, 1]
	  Position		  [370, 86, 405, 104]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "edge"
	    Location		    [496, 234, 731, 318]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      Position		      [25, 28, 55, 42]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay4"
	      Ports		      [1, 1]
	      Position		      [90, 25, 110, 45]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical3"
	      Ports		      [2, 1]
	      Position		      [125, 28, 155, 57]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "XOR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      Position		      [180, 38, 210, 52]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Logical3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay4"
	      SrcPort		      1
	      DstBlock		      "Logical3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"Delay4"
		DstPort			1
	      }
	      Branch {
		Points			[0, 15]
		DstBlock		"Logical3"
		DstPort			2
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "posedge1"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [205, 84, 245, 106]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "posedge1"
	    Location		    [2, 74, 1014, 724]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      Position		      [25, 43, 55, 57]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [75, 27, 120, 73]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [150, 33, 200, 67]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [225, 29, 285, 116]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      Position		      [305, 63, 335, 77]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[0, 45]
		DstBlock		"Logical"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "posedge2"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [60, 84, 100, 106]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "posedge2"
	    Location		    [2, 74, 1014, 724]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      Position		      [25, 43, 55, 57]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [75, 27, 120, 73]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [150, 33, 200, 67]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [225, 29, 285, 116]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      Position		      [305, 63, 335, 77]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Delay"
		DstPort			1
	      }
	      Branch {
		Points			[0, 45]
		DstBlock		"Logical"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_delay"
	  Ports			  [1, 1]
	  Position		  [285, 164, 325, 206]
	  BackgroundColor	  "magenta"
	  LinkData {
	    BlockName		    "Constant"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "Constant1"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "Constant2"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "Constant3"
	    DialogParameters {
	      equ		      "P=C"
	    }
	  }
	  SourceBlock		  "delay_lib/sync_delay"
	  SourceType		  ""
	  ShowPortLabels	  on
	  DelayLen		  "2^27"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync"
	  Position		  [430, 88, 460, 102]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "mrst"
	  Position		  [350, 178, 380, 192]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "armed"
	  Position		  [270, 33, 300, 47]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  DstBlock		  "Slice8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "posedge1"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    DstBlock		    "Counter"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 90]
	    DstBlock		    "sync_delay"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Register"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "posedge1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -55]
	    DstBlock		    "Inverter"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Constant10"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Register"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "posedge2"
	  SrcPort		  1
	  DstBlock		  "Register"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "arm"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "posedge2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  Points		  [75, 0]
	  DstBlock		  "Register"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "sync_delay"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "mrst"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice8"
	  SrcPort		  1
	  DstBlock		  "edge"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "edge"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "sync"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  DstBlock		  "armed"
	  DstPort		  1
	}
	Annotation {
	  Name			  "sync_delay makes sure mrst \ngets transmitt"
"ed\non a correctly aligned sync"
	  Position		  [309, 256]
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "sync_out"
      Tag		      "xps:gpio"
      Ports		      [1, 1]
      Position		      [3085, 875, 3185, 905]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/gpio"
      SourceType	      "gpio"
      ShowPortLabels	      on
      io_group		      "iBOB:sma"
      io_dir		      "out"
      arith_type	      "Unsigned"
      bitwidth		      "1"
      bin_pt		      "0"
      bit_index		      "1"
      sample_period	      "1"
      use_ddr		      off
      reg_iob		      on
      reg_clk_phase	      "0"
      termination	      "None"
    }
    Line {
      SrcBlock		      "Pulse\nGenerator"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "adc0"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Constant1"
      SrcPort		      1
      Points		      [0, 0; 5, 0]
      Branch {
	DstBlock		"adc0"
	DstPort			4
      }
      Branch {
	Points			[0, 220]
	Branch {
	  Points		  [0, 65]
	  DstBlock		  "adc1"
	  DstPort		  4
	}
	Branch {
	  DstBlock		  "adc1"
	  DstPort		  3
	}
      }
    }
    Line {
      SrcBlock		      "Band-Limited\nWhite Noise"
      SrcPort		      1
      Points		      [0, 0; 15, 0]
      Branch {
	DstBlock		"adc0"
	DstPort			1
      }
      Branch {
	Points			[0, 65]
	Branch {
	  DstBlock		  "adc0"
	  DstPort		  2
	}
	Branch {
	  Points		  [0, 220]
	  Branch {
	    DstBlock		    "adc1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "adc1"
	    DstPort		    2
	  }
	}
      }
    }
    Line {
      SrcBlock		      "fft_tvg"
      SrcPort		      1
      DstBlock		      "dbuf_ct_sram"
      DstPort		      1
    }
    Line {
      SrcBlock		      "dbuf_ct_sram"
      SrcPort		      2
      Points		      [0, 0]
      DstBlock		      "sram_tvg"
      DstPort		      2
    }
    Line {
      SrcBlock		      "dbuf_ct_sram"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "sram_tvg"
      DstPort		      1
    }
    Line {
      SrcBlock		      "pfb_fir"
      SrcPort		      1
      DstBlock		      "Delay2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "pfb_fir1"
      SrcPort		      1
      DstBlock		      "Delay4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sync_gen"
      SrcPort		      1
      Points		      [0, -10]
      DstBlock		      "Goto10"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sram_tvg"
      SrcPort		      1
      DstBlock		      "one_ant_a_time"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sram_tvg"
      SrcPort		      2
      DstBlock		      "one_ant_a_time"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Constant14"
      SrcPort		      1
      DstBlock		      "XAUI0"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant15"
      SrcPort		      1
      DstBlock		      "XAUI0"
      DstPort		      2
    }
    Line {
      SrcBlock		      "XAUI0"
      SrcPort		      5
      DstBlock		      "neg_edge_ext"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc0"
      SrcPort		      13
      DstBlock		      "Logical3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc0"
      SrcPort		      14
      DstBlock		      "Logical3"
      DstPort		      2
    }
    Line {
      SrcBlock		      "adc0"
      SrcPort		      15
      DstBlock		      "Logical3"
      DstPort		      3
    }
    Line {
      SrcBlock		      "adc0"
      SrcPort		      16
      DstBlock		      "Logical3"
      DstPort		      4
    }
    Line {
      SrcBlock		      "adc1"
      SrcPort		      13
      DstBlock		      "Logical4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc1"
      SrcPort		      14
      DstBlock		      "Logical4"
      DstPort		      2
    }
    Line {
      SrcBlock		      "adc1"
      SrcPort		      15
      DstBlock		      "Logical4"
      DstPort		      3
    }
    Line {
      SrcBlock		      "adc1"
      SrcPort		      16
      DstBlock		      "Logical4"
      DstPort		      4
    }
    Line {
      SrcBlock		      "sync_gen"
      SrcPort		      2
      DstBlock		      "Goto5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From"
      SrcPort		      1
      Points		      [0, -30]
      DstBlock		      "sram_tvg"
      DstPort		      3
    }
    Line {
      SrcBlock		      "From1"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "fft_tvg"
      DstPort		      3
    }
    Line {
      SrcBlock		      "From3"
      SrcPort		      1
      DstBlock		      "sync_gen"
      DstPort		      2
    }
    Line {
      SrcBlock		      "decat"
      SrcPort		      1
      DstBlock		      "DDC0_0"
      DstPort		      1
    }
    Line {
      SrcBlock		      "decat"
      SrcPort		      2
      DstBlock		      "DDC0_0"
      DstPort		      2
    }
    Line {
      SrcBlock		      "decat"
      SrcPort		      3
      DstBlock		      "DDC0_0"
      DstPort		      3
    }
    Line {
      SrcBlock		      "decat"
      SrcPort		      4
      DstBlock		      "DDC0_0"
      DstPort		      4
    }
    Line {
      SrcBlock		      "adc0"
      SrcPort		      1
      DstBlock		      "concat"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc0"
      SrcPort		      2
      DstBlock		      "concat"
      DstPort		      2
    }
    Line {
      SrcBlock		      "adc0"
      SrcPort		      3
      DstBlock		      "concat"
      DstPort		      3
    }
    Line {
      SrcBlock		      "adc0"
      SrcPort		      4
      DstBlock		      "concat"
      DstPort		      4
    }
    Line {
      SrcBlock		      "concat"
      SrcPort		      1
      DstBlock		      "Goto6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From6"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "decat"
      DstPort		      1
    }
    Line {
      SrcBlock		      "concat4"
      SrcPort		      1
      DstBlock		      "Goto7"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc0"
      SrcPort		      5
      DstBlock		      "concat4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc0"
      SrcPort		      6
      DstBlock		      "concat4"
      DstPort		      2
    }
    Line {
      SrcBlock		      "adc0"
      SrcPort		      7
      DstBlock		      "concat4"
      DstPort		      3
    }
    Line {
      SrcBlock		      "adc0"
      SrcPort		      8
      DstBlock		      "concat4"
      DstPort		      4
    }
    Line {
      SrcBlock		      "concat5"
      SrcPort		      1
      DstBlock		      "Goto8"
      DstPort		      1
    }
    Line {
      SrcBlock		      "concat6"
      SrcPort		      1
      DstBlock		      "Goto9"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc1"
      SrcPort		      1
      DstBlock		      "concat5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc1"
      SrcPort		      2
      DstBlock		      "concat5"
      DstPort		      2
    }
    Line {
      SrcBlock		      "adc1"
      SrcPort		      3
      DstBlock		      "concat5"
      DstPort		      3
    }
    Line {
      SrcBlock		      "adc1"
      SrcPort		      4
      DstBlock		      "concat5"
      DstPort		      4
    }
    Line {
      SrcBlock		      "adc1"
      SrcPort		      5
      DstBlock		      "concat6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc1"
      SrcPort		      6
      DstBlock		      "concat6"
      DstPort		      2
    }
    Line {
      SrcBlock		      "adc1"
      SrcPort		      7
      DstBlock		      "concat6"
      DstPort		      3
    }
    Line {
      SrcBlock		      "adc1"
      SrcPort		      8
      DstBlock		      "concat6"
      DstPort		      4
    }
    Line {
      SrcBlock		      "From4"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Logical7"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From7"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "decat1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "decat1"
      SrcPort		      1
      DstBlock		      "DDC0_1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "decat1"
      SrcPort		      2
      DstBlock		      "DDC0_1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "decat1"
      SrcPort		      3
      DstBlock		      "DDC0_1"
      DstPort		      3
    }
    Line {
      SrcBlock		      "decat1"
      SrcPort		      4
      DstBlock		      "DDC0_1"
      DstPort		      4
    }
    Line {
      SrcBlock		      "From8"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "decat2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From9"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "decat3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "decat2"
      SrcPort		      1
      DstBlock		      "DDC0_2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "decat2"
      SrcPort		      2
      DstBlock		      "DDC0_2"
      DstPort		      2
    }
    Line {
      SrcBlock		      "decat2"
      SrcPort		      3
      DstBlock		      "DDC0_2"
      DstPort		      3
    }
    Line {
      SrcBlock		      "decat2"
      SrcPort		      4
      DstBlock		      "DDC0_2"
      DstPort		      4
    }
    Line {
      SrcBlock		      "decat3"
      SrcPort		      1
      DstBlock		      "DDC0_3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "decat3"
      SrcPort		      2
      DstBlock		      "DDC0_3"
      DstPort		      2
    }
    Line {
      SrcBlock		      "decat3"
      SrcPort		      3
      DstBlock		      "DDC0_3"
      DstPort		      3
    }
    Line {
      SrcBlock		      "decat3"
      SrcPort		      4
      DstBlock		      "DDC0_3"
      DstPort		      4
    }
    Line {
      SrcBlock		      "From17"
      SrcPort		      1
      DstBlock		      "DDC0_0"
      DstPort		      5
    }
    Line {
      SrcBlock		      "From14"
      SrcPort		      1
      DstBlock		      "DDC0_1"
      DstPort		      5
    }
    Line {
      SrcBlock		      "From16"
      SrcPort		      1
      DstBlock		      "DDC0_2"
      DstPort		      5
    }
    Line {
      SrcBlock		      "From18"
      SrcPort		      1
      DstBlock		      "DDC0_3"
      DstPort		      5
    }
    Line {
      SrcBlock		      "From2"
      SrcPort		      1
      Points		      [0, -105]
      DstBlock		      "fft"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From19"
      SrcPort		      1
      Points		      [5, 0; 0, -105]
      DstBlock		      "fft1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "DDC0_0"
      SrcPort		      1
      DstBlock		      "Goto11"
      DstPort		      1
    }
    Line {
      SrcBlock		      "DDC0_0"
      SrcPort		      2
      DstBlock		      "Goto12"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From20"
      SrcPort		      1
      DstBlock		      "pfb_fir"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From21"
      SrcPort		      1
      DstBlock		      "pfb_fir"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From22"
      SrcPort		      1
      DstBlock		      "pfb_fir"
      DstPort		      3
    }
    Line {
      SrcBlock		      "DDC0_1"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Goto13"
      DstPort		      1
    }
    Line {
      SrcBlock		      "DDC0_2"
      SrcPort		      1
      DstBlock		      "Goto14"
      DstPort		      1
    }
    Line {
      SrcBlock		      "DDC0_2"
      SrcPort		      2
      DstBlock		      "Goto15"
      DstPort		      1
    }
    Line {
      SrcBlock		      "DDC0_3"
      SrcPort		      1
      DstBlock		      "Goto16"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From25"
      SrcPort		      1
      DstBlock		      "pfb_fir1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From26"
      SrcPort		      1
      DstBlock		      "pfb_fir1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From27"
      SrcPort		      1
      DstBlock		      "pfb_fir1"
      DstPort		      3
    }
    Line {
      SrcBlock		      "fft"
      SrcPort		      1
      DstBlock		      "Goto17"
      DstPort		      1
    }
    Line {
      SrcBlock		      "fft"
      SrcPort		      2
      DstBlock		      "Goto18"
      DstPort		      1
    }
    Line {
      SrcBlock		      "fft"
      SrcPort		      3
      DstBlock		      "Goto19"
      DstPort		      1
    }
    Line {
      SrcBlock		      "fft1"
      SrcPort		      2
      DstBlock		      "Goto20"
      DstPort		      1
    }
    Line {
      SrcBlock		      "fft1"
      SrcPort		      3
      DstBlock		      "Goto21"
      DstPort		      1
    }
    Line {
      SrcBlock		      "fft_tvg"
      SrcPort		      2
      DstBlock		      "dbuf_ct_sram"
      DstPort		      2
    }
    Line {
      SrcBlock		      "one_ant_a_time"
      SrcPort		      1
      DstBlock		      "Goto28"
      DstPort		      1
    }
    Line {
      SrcBlock		      "one_ant_a_time"
      SrcPort		      2
      DstBlock		      "Goto29"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From53"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "fft_tvg"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From52"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "fft_tvg"
      DstPort		      2
    }
    Line {
      SrcBlock		      "XAUI0"
      SrcPort		      1
      Points		      [0, 0; 115, 0]
      Branch {
	DstBlock		"Slice1"
	DstPort			1
      }
      Branch {
	DstBlock		"Slice2"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Register"
      SrcPort		      1
      Points		      [15, 0]
      DstBlock		      "Goto30"
      DstPort		      1
    }
    Line {
      SrcBlock		      "calc_adc_sum_sq1"
      SrcPort		      1
      Points		      [0, 0; 40, 0]
      Branch {
	DstBlock		"pol1_sum_sq"
	DstPort			1
      }
      Branch {
	Points			[0, 30]
	DstBlock		"Slice11"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "pfb_fir"
      SrcPort		      2
      DstBlock		      "downshift"
      DstPort		      1
    }
    Line {
      SrcBlock		      "downshift"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "fft"
      DstPort		      3
    }
    Line {
      SrcBlock		      "pfb_fir"
      SrcPort		      3
      DstBlock		      "downshift1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "downshift1"
      SrcPort		      1
      DstBlock		      "fft"
      DstPort		      4
    }
    Line {
      SrcBlock		      "pfb_fir1"
      SrcPort		      2
      DstBlock		      "downshift2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "downshift2"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "fft1"
      DstPort		      3
    }
    Line {
      SrcBlock		      "pfb_fir1"
      SrcPort		      3
      DstBlock		      "downshift3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "downshift3"
      SrcPort		      1
      DstBlock		      "fft1"
      DstPort		      4
    }
    Line {
      SrcBlock		      "eq_ant1"
      SrcPort		      1
      DstBlock		      "Goto23"
      DstPort		      1
    }
    Line {
      SrcBlock		      "eq_ant1"
      SrcPort		      2
      DstBlock		      "Goto24"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From32"
      SrcPort		      1
      DstBlock		      "eq_ant1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From33"
      SrcPort		      1
      DstBlock		      "eq_ant1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From36"
      SrcPort		      1
      DstBlock		      "eq_ant1"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Slice1"
      SrcPort		      1
      Points		      [45, 0]
      DstBlock		      "Register"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From47"
      SrcPort		      1
      DstBlock		      "eq_ant1"
      DstPort		      4
    }
    Line {
      SrcBlock		      "From48"
      SrcPort		      1
      DstBlock		      "eq_ant1"
      DstPort		      5
    }
    Line {
      SrcBlock		      "From49"
      SrcPort		      1
      DstBlock		      "eq_ant1"
      DstPort		      6
    }
    Line {
      SrcBlock		      "Delay2"
      SrcPort		      1
      DstBlock		      "fft"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay4"
      SrcPort		      1
      DstBlock		      "fft1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "XAUI0"
      SrcPort		      4
      Points		      [75, 0; 0, -20]
      DstBlock		      "Logical"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Inverter"
      SrcPort		      1
      Points		      [0, -10]
      DstBlock		      "Logical"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Logical"
      SrcPort		      1
      Points		      [0, 0; 15, 0]
      Branch {
	DstBlock		"Delay"
	DstPort			1
      }
      Branch {
	Points			[0, -45]
	Branch {
	  DstBlock		  "Register"
	  DstPort		  2
	}
	Branch {
	  Points		  [0, -50]
	  DstBlock		  "Register1"
	  DstPort		  2
	}
      }
    }
    Line {
      SrcBlock		      "Slice2"
      SrcPort		      1
      Points		      [45, 0]
      DstBlock		      "Register1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Register1"
      SrcPort		      1
      Points		      [15, 0]
      DstBlock		      "Goto36"
      DstPort		      1
    }
    Line {
      SrcBlock		      "neg_edge_ext"
      SrcPort		      1
      Points		      [0, 0; 25, 0]
      Branch {
	DstBlock		"Inverter"
	DstPort			1
      }
      Branch {
	DstBlock		"Goto40"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "clk_div_2"
      SrcPort		      1
      DstBlock		      "clk_out"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay"
      SrcPort		      1
      DstBlock		      "Goto31"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc0"
      SrcPort		      9
      DstBlock		      "Logical1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc0"
      SrcPort		      10
      DstBlock		      "Logical1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "adc0"
      SrcPort		      11
      DstBlock		      "Logical1"
      DstPort		      3
    }
    Line {
      SrcBlock		      "adc0"
      SrcPort		      12
      DstBlock		      "Logical1"
      DstPort		      4
    }
    Line {
      SrcBlock		      "adc1"
      SrcPort		      9
      DstBlock		      "Logical2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc1"
      SrcPort		      10
      DstBlock		      "Logical2"
      DstPort		      2
    }
    Line {
      SrcBlock		      "adc1"
      SrcPort		      11
      DstBlock		      "Logical2"
      DstPort		      3
    }
    Line {
      SrcBlock		      "adc1"
      SrcPort		      12
      DstBlock		      "Logical2"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Logical1"
      SrcPort		      1
      DstBlock		      "Goto33"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Logical2"
      SrcPort		      1
      DstBlock		      "Goto38"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From29"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Logical6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From30"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Logical6"
      DstPort		      2
    }
    Line {
      SrcBlock		      "sync_gen"
      SrcPort		      3
      Points		      [0, 10]
      DstBlock		      "Goto39"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Logical6"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "pulse_ext3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "pulse_ext3"
      SrcPort		      1
      Points		      [5, 0]
      DstBlock		      "led5_adc_clip"
      DstPort		      1
    }
    Line {
      SrcBlock		      "eq_ant1"
      SrcPort		      3
      DstBlock		      "Goto42"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From15"
      SrcPort		      1
      DstBlock		      "calc_adc_sum_sq1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "calc_adc_sum_sq2"
      SrcPort		      1
      Points		      [0, 0; 40, 0]
      Branch {
	DstBlock		"pol2_sum_sq"
	DstPort			1
      }
      Branch {
	Points			[0, 30]
	DstBlock		"Slice12"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "calc_adc_sum_sq3"
      SrcPort		      1
      Points		      [0, 0; 40, 0]
      Branch {
	DstBlock		"pol3_sum_sq"
	DstPort			1
      }
      Branch {
	Points			[0, 35]
	DstBlock		"Slice14"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "calc_adc_sum_sq4"
      SrcPort		      1
      Points		      [0, 0; 40, 0]
      Branch {
	DstBlock		"pol4_sum_sq"
	DstPort			1
      }
      Branch {
	Points			[0, 35]
	DstBlock		"Slice15"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "posedge1"
      SrcPort		      1
      Points		      [0, 0; 0, -25]
      Branch {
	Points			[0, -65]
	Branch {
	  Points		  [0, -65]
	  Branch {
	    Points		    [0, -65]
	    DstBlock		    "calc_adc_sum_sq1"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "calc_adc_sum_sq2"
	    DstPort		    2
	  }
	}
	Branch {
	  DstBlock		  "calc_adc_sum_sq3"
	  DstPort		  2
	}
      }
      Branch {
	DstBlock		"calc_adc_sum_sq4"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "From23"
      SrcPort		      1
      DstBlock		      "calc_adc_sum_sq2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From13"
      SrcPort		      1
      DstBlock		      "calc_adc_sum_sq3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From12"
      SrcPort		      1
      DstBlock		      "calc_adc_sum_sq4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "pulse_ext2"
      SrcPort		      1
      Points		      [25, 0]
      DstBlock		      "led2_sync"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From24"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "pulse_ext2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "pulse_ext1"
      SrcPort		      1
      Points		      [25, 0]
      DstBlock		      "led0_mrst"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From31"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "pulse_ext1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From37"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "led1_arm"
      DstPort		      1
    }
    Line {
      SrcBlock		      "XAUI0"
      SrcPort		      6
      Points		      [275, 0]
      DstBlock		      "Goto41"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From38"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "led6_link_dn"
      DstPort		      1
    }
    Line {
      SrcBlock		      "pulse_ext4"
      SrcPort		      1
      DstBlock		      "led4_eq_clip"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From40"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "pulse_ext4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From39"
      SrcPort		      1
      DstBlock		      "led7_xaui_overlfow"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice11"
      SrcPort		      1
      Points		      [25, 0; 0, 85]
      DstBlock		      "Concat"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice12"
      SrcPort		      1
      Points		      [20, 0; 0, 30]
      DstBlock		      "Concat"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Slice14"
      SrcPort		      1
      Points		      [15, 0; 0, -30]
      DstBlock		      "Concat"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Slice15"
      SrcPort		      1
      Points		      [20, 0; 0, -85]
      DstBlock		      "Concat"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Concat"
      SrcPort		      1
      Points		      [0, 0; 5, 0]
      Branch {
	DstBlock		"Goto43"
	DstPort			1
      }
      Branch {
	Points			[0, -65]
	Branch {
	  Points		  [0, -50]
	  DstBlock		  "Slice10"
	  DstPort		  1
	}
	Branch {
	  DstBlock		  "Slice13"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "Counter"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Slice16"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice16"
      SrcPort		      1
      DstBlock		      "posedge1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Logical7"
      SrcPort		      1
      Points		      [10, 0]
      DstBlock		      "sync_gen"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Logical4"
      SrcPort		      1
      DstBlock		      "Goto45"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Logical3"
      SrcPort		      1
      DstBlock		      "Goto46"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From43"
      SrcPort		      1
      Points		      [0, 5]
      DstBlock		      "Logical7"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From50"
      SrcPort		      1
      Points		      [0, -5]
      DstBlock		      "Logical7"
      DstPort		      3
    }
    Line {
      SrcBlock		      "From46"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "packetiser1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From5"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "packetiser1"
      DstPort		      3
    }
    Line {
      SrcBlock		      "packetiser1"
      SrcPort		      1
      DstBlock		      "mux_adc_levels"
      DstPort		      1
    }
    Line {
      SrcBlock		      "packetiser1"
      SrcPort		      2
      DstBlock		      "mux_adc_levels"
      DstPort		      2
    }
    Line {
      SrcBlock		      "packetiser1"
      SrcPort		      3
      DstBlock		      "mux_adc_levels"
      DstPort		      3
    }
    Line {
      SrcBlock		      "packetiser1"
      SrcPort		      4
      DstBlock		      "mux_adc_levels"
      DstPort		      4
    }
    Line {
      SrcBlock		      "packetiser1"
      SrcPort		      5
      DstBlock		      "mux_adc_levels"
      DstPort		      5
    }
    Line {
      SrcBlock		      "mux_adc_levels"
      SrcPort		      1
      Points		      [0, 0; 5, 0]
      Branch {
	Points			[0, -155]
	DstBlock		"snap_xaui_out"
	DstPort			1
      }
      Branch {
	Points			[15, 0; 0, 20]
	Branch {
	  DstBlock		  "XAUI0"
	  DstPort		  3
	}
	Branch {
	  Points		  [0, 245]
	  DstBlock		  "XAUI1"
	  DstPort		  3
	}
      }
    }
    Line {
      SrcBlock		      "mux_adc_levels"
      SrcPort		      2
      Points		      [15, 0]
      Branch {
	Points			[0, -165]
	Branch {
	  DstBlock		  "Slice4"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, -15]
	  DstBlock		  "snap_xaui_out"
	  DstPort		  2
	}
      }
      Branch {
	Points			[0, 10]
	Branch {
	  DstBlock		  "XAUI0"
	  DstPort		  4
	}
	Branch {
	  Points		  [0, 245]
	  DstBlock		  "XAUI1"
	  DstPort		  4
	}
      }
    }
    Line {
      SrcBlock		      "mux_adc_levels"
      SrcPort		      3
      Points		      [0, 0; 10, 0]
      Branch {
	Points			[15, 0]
	Branch {
	  DstBlock		  "XAUI0"
	  DstPort		  5
	}
	Branch {
	  Points		  [0, -185]
	  Branch {
	    DstBlock		    "snap_xaui_out"
	    DstPort		    4
	  }
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "Logical8"
	    DstPort		    2
	  }
	}
      }
      Branch {
	Points			[0, 245]
	DstBlock		"XAUI1"
	DstPort			5
      }
    }
    Line {
      SrcBlock		      "From42"
      SrcPort		      1
      DstBlock		      "mux_adc_levels"
      DstPort		      6
    }
    Line {
      SrcBlock		      "From41"
      SrcPort		      1
      DstBlock		      "mux_adc_levels"
      DstPort		      7
    }
    Line {
      SrcBlock		      "From57"
      SrcPort		      1
      DstBlock		      "clk_div_2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From58"
      SrcPort		      1
      DstBlock		      "sync_out"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Logical8"
      SrcPort		      1
      DstBlock		      "snap_xaui_out"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Slice4"
      SrcPort		      1
      Points		      [5, 0]
      DstBlock		      "Logical8"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice10"
      SrcPort		      1
      DstBlock		      "adc_lev1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice13"
      SrcPort		      1
      DstBlock		      "adc_lev2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From54"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "packetiser1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant19"
      SrcPort		      1
      DstBlock		      "sw_override"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sw_override"
      SrcPort		      1
      Points		      [0, 0; 5, 0]
      Branch {
	DstBlock		"Slice5"
	DstPort			1
      }
      Branch {
	Points			[0, 215]
	DstBlock		"Slice3"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Slice5"
      SrcPort		      1
      Points		      [0, 0; 0, 20]
      Branch {
	DstBlock		"Mux7"
	DstPort			1
      }
      Branch {
	Points			[0, 75]
	Branch {
	  DstBlock		  "Mux6"
	  DstPort		  1
	}
	Branch {
	  DstBlock		  "Mux1"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "From44"
      SrcPort		      1
      DstBlock		      "Mux7"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From45"
      SrcPort		      1
      DstBlock		      "Mux6"
      DstPort		      2
    }
    Line {
      SrcBlock		      "data"
      SrcPort		      1
      Points		      [45, 0; 0, -10]
      DstBlock		      "Mux6"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Constant2"
      SrcPort		      1
      DstBlock		      "address"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant3"
      SrcPort		      1
      DstBlock		      "data"
      DstPort		      1
    }
    Line {
      SrcBlock		      "address"
      SrcPort		      1
      Points		      [0, -10]
      DstBlock		      "Mux7"
      DstPort		      3
    }
    Line {
      SrcBlock		      "From55"
      SrcPort		      1
      DstBlock		      "Mux1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Mux1"
      SrcPort		      1
      DstBlock		      "Goto3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Mux6"
      SrcPort		      1
      DstBlock		      "Goto2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Mux7"
      SrcPort		      1
      DstBlock		      "Goto1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice3"
      SrcPort		      1
      DstBlock		      "Mux1"
      DstPort		      3
    }
    Line {
      SrcBlock		      "eq_coeff1"
      SrcPort		      1
      DstBlock		      "Goto34"
      DstPort		      1
    }
    Line {
      SrcBlock		      "eq_coeff1"
      SrcPort		      2
      DstBlock		      "Goto37"
      DstPort		      1
    }
    Line {
      SrcBlock		      "eq_coeff1"
      SrcPort		      3
      DstBlock		      "Goto4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "eq_coeff2"
      SrcPort		      1
      DstBlock		      "Goto44"
      DstPort		      1
    }
    Line {
      SrcBlock		      "eq_coeff2"
      SrcPort		      2
      DstBlock		      "Goto22"
      DstPort		      1
    }
    Line {
      SrcBlock		      "eq_coeff2"
      SrcPort		      3
      DstBlock		      "Goto35"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From10"
      SrcPort		      1
      DstBlock		      "Slice18"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From11"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "eq_coeff1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From28"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "eq_coeff1"
      DstPort		      3
    }
    Line {
      SrcBlock		      "From51"
      SrcPort		      1
      DstBlock		      "Slice19"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From56"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "eq_coeff2"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From59"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "eq_coeff2"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Slice9"
      SrcPort		      1
      DstBlock		      "Goto"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice8"
      SrcPort		      1
      DstBlock		      "Goto47"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice7"
      SrcPort		      1
      DstBlock		      "Goto48"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice6"
      SrcPort		      1
      DstBlock		      "Goto50"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice21"
      SrcPort		      1
      DstBlock		      "Goto51"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice17"
      SrcPort		      1
      DstBlock		      "Goto49"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay1"
      SrcPort		      1
      Points		      [0, 0; 10, 0]
      Branch {
	Points			[0, 20]
	Branch {
	  DstBlock		  "Slice9"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, 20]
	  Branch {
	    DstBlock		    "Slice8"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 20]
	    Branch {
	      DstBlock		      "Slice7"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 20]
	      Branch {
		DstBlock		"Slice6"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice21"
		DstPort			1
	      }
	    }
	  }
	}
      }
      Branch {
	DstBlock		"Slice17"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Feng_ctl"
      SrcPort		      1
      DstBlock		      "Delay1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From60"
      SrcPort		      1
      DstBlock		      "Feng_ctl"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From61"
      SrcPort		      1
      DstBlock		      "Feng_ctl"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From62"
      SrcPort		      1
      DstBlock		      "Feng_ctl"
      DstPort		      3
    }
    Line {
      SrcBlock		      "eq_ant2"
      SrcPort		      1
      DstBlock		      "Goto52"
      DstPort		      1
    }
    Line {
      SrcBlock		      "eq_ant2"
      SrcPort		      2
      DstBlock		      "Goto53"
      DstPort		      1
    }
    Line {
      SrcBlock		      "eq_ant2"
      SrcPort		      3
      DstBlock		      "Goto54"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Logical5"
      SrcPort		      1
      DstBlock		      "Goto56"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Concat3"
      SrcPort		      1
      DstBlock		      "Goto55"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From34"
      SrcPort		      1
      DstBlock		      "eq_ant2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From35"
      SrcPort		      1
      DstBlock		      "eq_ant2"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From63"
      SrcPort		      1
      DstBlock		      "eq_ant2"
      DstPort		      3
    }
    Line {
      SrcBlock		      "From64"
      SrcPort		      1
      DstBlock		      "eq_ant2"
      DstPort		      4
    }
    Line {
      SrcBlock		      "From65"
      SrcPort		      1
      DstBlock		      "eq_ant2"
      DstPort		      5
    }
    Line {
      SrcBlock		      "From66"
      SrcPort		      1
      DstBlock		      "eq_ant2"
      DstPort		      6
    }
    Line {
      SrcBlock		      "fft1"
      SrcPort		      1
      DstBlock		      "Goto57"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From67"
      SrcPort		      1
      DstBlock		      "Concat3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From68"
      SrcPort		      1
      DstBlock		      "Concat3"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From69"
      SrcPort		      1
      DstBlock		      "Logical5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From70"
      SrcPort		      1
      DstBlock		      "Logical5"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From71"
      SrcPort		      1
      DstBlock		      "Goto58"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice18"
      SrcPort		      1
      DstBlock		      "eq_coeff1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice19"
      SrcPort		      1
      DstBlock		      "eq_coeff2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant4"
      SrcPort		      1
      DstBlock		      "XAUI1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant5"
      SrcPort		      1
      DstBlock		      "XAUI1"
      DstPort		      2
    }
    Annotation {
      Name		      "rev 303\nnew XAUI control scheme with address/d"
"ata\nand per-antenna eq\n2008-02-11 First compile\n2008-02-20 changed ctrl ad"
"dress to 8192\n2008-02-22 WORKING OK "
      Position		      [269, 48]
      HorizontalAlignment     "left"
      DropShadow	      on
    }
    Annotation {
      Name		      "This circuit implements a scheme for synchroniz"
"ing\nmultiple IBOBs to within a 200 MHz clock.  \"arm_rst\"\ncomes from the "
"\"ctrl\" register, and indicates that the\nnext \"sync_rst\" should reset the"
" sync pulse generated\nin \"sync_gen\".  \"sync_rst\" may be generated from\n"
"the \"ctrl\" register, but more often, a 1PPS signal is\nsupplied to the \"sy"
"nc\" input of an ADC for this\npurpose.  Once a reset occurs, \"sync_gen\" ge"
"nerates\na single pulse every 2^27 clocks.  LEDs provide visual\nconfirmation"
" that an arm and reset occur, and \"mrst\"\nis passed over XAUI for the purpo"
"se of informing\ndownstream logic in a packetized correlator that\na \"master"
" reset\" has occurred."
      Position		      [184, 938]
      DropShadow	      on
    }
    Annotation {
      Name		      "\"sw_override\" (which defaults to 0 on startup"
")\ncontrols whether \"eq_coeff\" and \"ctrl\" are taken\nfrom the XAUI input "
"(if = 0) or from software\nregisters (if = 1).  When operating as the stand-a"
"lone\n\"Pocket Correlator\" this should be set to 1.  Otherwise\nthese regist"
"ers are programmable from the XAUI for\nwhen this design is operating as  an "
"F Engine\nin a packetized correlator."
      Position		      [579, 984]
      DropShadow	      on
    }
    Annotation {
      Name		      "Four parallel time samples (acquired at 4x the "
"\nFPGA clk rate) are passed from the ADC to the\nDigital Down Converter, wher"
"e the signal is mixed\nat 1/4 of the ADC clock rate (200 MHz if sampling\nat "
"800 Msps), and then low-pass filtered to a\nbandwidth of 1/4 the ADC clock ra"
"te, and decimated \nto a sample rate of 1/4 the ADC clock rate.  The \nresult"
"ant signal is 8 bits I, 8 bits Q, representing the\nband of signals from 1/8 "
"the ADC clock rate to\n3/8 the ADC clock rate (100 MHz to 300 MHz at\n800 Msp"
"s)."
      Position		      [701, 126]
      DropShadow	      on
    }
    Annotation {
      Name		      "The \"pfb_fir\" and \"fft\" blocks together imp"
"lement a 2048 point,\n4 tap Polyphase Filter Bank.  Between the two blocks, a"
" \"downshift\"\ndivides the output of the \"pfb_fir\" by 8 so that the first "
"2 stages of\nthe FFT cannot overflow (see FFT documenation for details on why"
"\nthis is necessary).  Because the effective signal resolution out of\nthe \""
"pfb_fir\" is 8 bits, we are free to choose the placement of\nthese 8 bits wit"
"hin the 18 bits of the FFT without adversely affecting\nour signal.  However,"
" one should avoid placing the signal in the LSB\nof the FFT word because of r"
"ounding effects.  Thus, we downshift\nonly 3 bits."
      Position		      [1196, 157]
      DropShadow	      on
    }
    Annotation {
      Name		      "Next, we reduce the bitwidth out of the FFT to "
"4 bits to save resources.\nThis must be done very carefully to avoid losing t"
"oo much information.\nFirstly, this conversion is done using \"Round to Even"
"\" and saturation\nlogic to avoid introducing DC offsets, wrapping, and other"
" ugly quantizaton\neffects.  Secondly, the \"equalizer\" allows each frequenc"
"y channel of the\nFFT to be scaled by a different number.  This allows passba"
"nds which are\nnot flat to be flattened digitally to allow for optimal quanti"
"zation to 4 bits.\nThese coefficients can also be updated dynamically for gai"
"n control.\nCoefficients can be dynamically written into the \"equalizer\" by"
"\nspecifying the channel (\"coeff_addr\") and the value of the\ncoefficient ("
"\"coeff\"), and then using \"coeff_en\" to write the\nnew coefficient into th"
"e equalization table."
      Position		      [1781, 119]
      DropShadow	      on
    }
    Annotation {
      Name		      "To provide a means for measuring the magnitude "
"of the signals\ncoming in to each ADC channel, we have a \"calc_adc_sum_sq\""
"\nblock which uses a single multiplier and a regsiter to calculate\nthe sum o"
"f the square of ADC samples.  To do this with one\nmultiplier, only a single "
"sample of the 4 provided is used\nper clock, and then different samples are u"
"sed each clock (in\na non-periodic order) to avoid favoring certain frequenci"
"es."
      Position		      [1092, 707]
      DropShadow	      on
    }
    Annotation {
      Name		      "A matrix transpose is performed in SRAM so that"
" 128 samples of frequency\nchannel 0 are output, followed by 128 samples of c"
"hannel 1, and so forth.\nThese blocks of samples for a single channel are tur"
"ned into 10 GbE packets\non the BEE2, and are then routed through a swittch. "
" \"one_ant_a_time\"\noutputs 128 samples for channel 0 (both polarizations) o"
"f one antenna,\nand then 128 samples for channel 0 of the other antenna, foll"
"owed by \nchannel 1 of the first antenna, and so on.  This allows the BEE2 de"
"sign to\npass data directly from the XAUI into a packet containing 128 time s"
"amples\nfor 1 frequency from 1 antenna."
      Position		      [2535, 82]
      DropShadow	      on
    }
    Annotation {
      Name		      "Currently \"dbuf_ct_sram\" double-buffers data "
"(meaning it writes data\ninto one buffer, while reading data out in the desir"
"ed order from another\nbuffer.  The number of channels in this design (2048) "
"is limited by the\nmemory available in SRAM.  If this block were modified to "
"be a\nsingle-buffer design (see documentation for the \"reorder\" block for\n"
"ideas on how this might be done), the number of channels could\nbe doubled to"
" 4096."
      Position		      [2555, 494]
      DropShadow	      on
    }
    Annotation {
      Name		      "Finally, for the packetized correlator F Engine"
", data is sent over\nXAUI to the BEE2.  We choose to transmit 64 bits every o"
"ther clock\nso that the bandwidth of the link is never saturated, regardless "
"of whether\nthe IBOB is clocked above or below the 156.25 MHz XAUI clock.\nOu"
"t-of-band signals (which are guaranteed to arrive aligned with\ntx_data) carr"
"y signalling data."
      Position		      [3413, 73]
      DropShadow	      on
    }
    Annotation {
      Name		      "Of the 64 bits received, 32 are used to set the"
" address\nand 32 are used to set the data at that address"
      Position		      [3666, 388]
      DropShadow	      on
    }
    Annotation {
      Name		      "fix_8_7 * fix_8_7 * 2^16 = fix_32_27\nselect to"
"p 16 bits.\nscaling back to adc value: sqrt(16_14)"
      Position		      [1411, 992]
    }
    Annotation {
      Name		      "In addition to the actual antenna data,\nwe als"
"o want to send the packet header\nand information about the ADC input levels "
"for equalising.\nThis is inserted into the datastream during an idle clock.\n"
"WATCH FOR BUFFER OVERFLOWS."
      Position		      [3180, 199]
    }
    Annotation {
      Name		      "Packet format:\n48bits MSB Master Counter + 16 "
"bits antenna number\n<data 64bits x 32 words> "
      Position		      [3573, 439]
    }
    Annotation {
      Name		      "concat to 64 bits!"
      Position		      [3167, 248]
    }
    Annotation {
      Name		      "fft_shift: bits 0-15\nsync_rst: bit 16\narm_rst"
": bit 17\nuse_fft_tvg: bit 18\nuse_sram_tvg: bit 19\ninput_sel: bits 20-21"
      Position		      [2451, 729]
      DropShadow	      on
    }
    Annotation {
      Name		      "For hardware debugging with an osc!"
      Position		      [3029, 775]
    }
    Annotation {
      Name		      "address: 2^32 -1"
      Position		      [2267, 882]
    }
  }
}
MatData {
  NumRecords		  5
  DataRecord {
    Tag			    DataTag4
    Data		    "  %)30     .    H (   8    (     0         %    "
"\"     $    &     0         .    .     8    (    !@         %    \"     $    "
"!     0         )    \"             A #@   #@    &    \"     8         !0    "
"@    !     0    $         \"0    @            00 X    X    !@    @    &      "
"    4    (     0    $    !          D    (            ,D .    , $   8    (   "
" !@         %    \"     $    @     0         )      $  &6FD#.H<HV_EC8V1%J'=;]"
"4A;L4=)N /^W*4S5JP)0_OF >&3K;F3\\09!50_YV3/UQC65RFEF(_\\-PP'&FLE+]\\-QE[H ZDO"
"WH\"&[H/VJ:_\\QF#M)/,G;^)#Y6($<J\"/R(<>;]*E[ _54 &CZ(GP#\\)()Z5^-_&/Z:>I,U&OL"
"H_IIZDS4:^RC\\)()Z5^-_&/U5 !H^B)\\ _(AQYOTJ7L#^)#Y6($<J\"/_,9@[23S)V_>@(;N@_:"
"IK]\\-QE[H ZDO_#<,!QIK)2_7&-97*:68C\\09!50_YV3/[Y@'ADZVYD_[<I3-6K E#]4A;L4=)N"
" /Y8V-D1:AW6_9::0,ZARC;\\.    .     8    (    !@         %    \"     $    !  "
"   0         )    \"             A #@   #@    &    \"     8         !0    @  "
"  !     0    $         \"0    @             0 "
  }
  DataRecord {
    Tag			    DataTag3
    Data		    "  %)30     .    H (   8    (     0         %    "
"\"     $    &     0         .    .     8    (    !@         %    \"     $    "
"!     0         )    \"             A #@   #@    &    \"     8         !0    "
"@    !     0    $         \"0    @            00 X    X    !@    @    &      "
"    4    (     0    $    !          D    (            ,D .    , $   8    (   "
" !@         %    \"     $    @     0         )      $  &6FD#.H<HV_EC8V1%J'=;]"
"4A;L4=)N /^W*4S5JP)0_OF >&3K;F3\\09!50_YV3/UQC65RFEF(_\\-PP'&FLE+]\\-QE[H ZDO"
"WH\"&[H/VJ:_\\QF#M)/,G;^)#Y6($<J\"/R(<>;]*E[ _54 &CZ(GP#\\)()Z5^-_&/Z:>I,U&OL"
"H_IIZDS4:^RC\\)()Z5^-_&/U5 !H^B)\\ _(AQYOTJ7L#^)#Y6($<J\"/_,9@[23S)V_>@(;N@_:"
"IK]\\-QE[H ZDO_#<,!QIK)2_7&-97*:68C\\09!50_YV3/[Y@'ADZVYD_[<I3-6K E#]4A;L4=)N"
" /Y8V-D1:AW6_9::0,ZARC;\\.    .     8    (    !@         %    \"     $    !  "
"   0         )    \"             A #@   #@    &    \"     8         !0    @  "
"  !     0    $         \"0    @             0 "
  }
  DataRecord {
    Tag			    DataTag2
    Data		    "  %)30     .    H (   8    (     0         %    "
"\"     $    &     0         .    .     8    (    !@         %    \"     $    "
"!     0         )    \"             A #@   #@    &    \"     8         !0    "
"@    !     0    $         \"0    @            00 X    X    !@    @    &      "
"    4    (     0    $    !          D    (            ,D .    , $   8    (   "
" !@         %    \"     $    @     0         )      $  &6FD#.H<HV_EC8V1%J'=;]"
"4A;L4=)N /^W*4S5JP)0_OF >&3K;F3\\09!50_YV3/UQC65RFEF(_\\-PP'&FLE+]\\-QE[H ZDO"
"WH\"&[H/VJ:_\\QF#M)/,G;^)#Y6($<J\"/R(<>;]*E[ _54 &CZ(GP#\\)()Z5^-_&/Z:>I,U&OL"
"H_IIZDS4:^RC\\)()Z5^-_&/U5 !H^B)\\ _(AQYOTJ7L#^)#Y6($<J\"/_,9@[23S)V_>@(;N@_:"
"IK]\\-QE[H ZDO_#<,!QIK)2_7&-97*:68C\\09!50_YV3/[Y@'ADZVYD_[<I3-6K E#]4A;L4=)N"
" /Y8V-D1:AW6_9::0,ZARC;\\.    .     8    (    !@         %    \"     $    !  "
"   0         )    \"             A #@   #@    &    \"     8         !0    @  "
"  !     0    $         \"0    @             0 "
  }
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    H (   8    (     0         %    "
"\"     $    &     0         .    .     8    (    !@         %    \"     $    "
"!     0         )    \"             A #@   #@    &    \"     8         !0    "
"@    !     0    $         \"0    @            00 X    X    !@    @    &      "
"    4    (     0    $    !          D    (            ,D .    , $   8    (   "
" !@         %    \"     $    @     0         )      $  &6FD#.H<HV_EC8V1%J'=;]"
"4A;L4=)N /^W*4S5JP)0_OF >&3K;F3\\09!50_YV3/UQC65RFEF(_\\-PP'&FLE+]\\-QE[H ZDO"
"WH\"&[H/VJ:_\\QF#M)/,G;^)#Y6($<J\"/R(<>;]*E[ _54 &CZ(GP#\\)()Z5^-_&/Z:>I,U&OL"
"H_IIZDS4:^RC\\)()Z5^-_&/U5 !H^B)\\ _(AQYOTJ7L#^)#Y6($<J\"/_,9@[23S)V_>@(;N@_:"
"IK]\\-QE[H ZDO_#<,!QIK)2_7&-97*:68C\\09!50_YV3/[Y@'ADZVYD_[<I3-6K E#]4A;L4=)N"
" /Y8V-D1:AW6_9::0,ZARC;\\.    .     8    (    !@         %    \"     $    !  "
"   0         )    \"             A #@   #@    &    \"     8         !0    @  "
"  !     0    $         \"0    @             0 "
  }
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    B!H   8    (     @         %    "
"\"     $    !     0         %  0 !@    $    ,    <V%V960 =V]R:P        X    8"
"#0  !@    @    \"          4    (     0    $    !          4 !  ,     0   !@ "
"  !S:&%R960       !C;VUP:6QA=&EO;@ .    \" 0   8    (     @         %    \"  "
"   $    !     0         %  0 $P    $   \"%    8V]M<&EL871I;VX          &-O;7!"
"I;&%T:6]N7VQU=     !S:6UU;&EN:U]P97)I;V0     :6YC<E]N971L:7-T         '1R:6U?"
"=F)I=',           !D8FQ?;W9R9               9&5P<F5C871E9%]C;VYT<F]L      X  "
"  X    !@    @    $          4    (     0    <    !         !     '    =&%R9V"
"5T,@ .    N $   8    (     @         %    \"     $    !     0         %  0 !P"
"    $    .    :V5Y<P   '9A;'5E<P    X   \"X    !@    @    !          4    (  "
"   0    (    !          X   !     !@    @    $          4    (     0    L    "
"!         !     +    2$1,($YE=&QI<W0       X   !     !@    @    $          4 "
"   (     0    L    !         !     +    3D=#($YE=&QI<W0       X   \"H    !@  "
"  @    !          4    (     0    (    !          X    X    !@    @    $     "
"     4    (     0    <    !         !     '    =&%R9V5T,0 .    .     8    (  "
"  !          %    \"     $    '     0         0    !P   '1A<F=E=#( #@   #    "
" &    \"     0         !0    @    !     0    $         $  ! #$    .    ,     "
"8    (    !          %    \"     $    #     0         0  , ;V9F  X   !(    !@"
"    @    $          4    (     0   !<    !         !     7    179E<GEW:&5R92!"
"I;B!3=6)3>7-T96T #@   $@    &    \"     0         !0    @    !    &     $    "
"     $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !      "
"    %    \"     $    #     0         0  , ;V9F  X   \"P\"   !@    @    \"    "
"      4    (     0    $    !          4 !  (     0   !    !T87)G970Q '1A<F=E="
"#( #@   / #   &    \"     (         !0    @    !     0    $         !0 $ !   "
"  !    P    'AI;&EN>&9A;6EL>0    !P87)T                <W!E960              '"
"!A8VMA9V4           !S>6YT:&5S:7-?=&]O;   9&ER96-T;W)Y         '1E<W1B96YC:  "
"       !S>7-C;&M?<&5R:6]D    8V]R95]G96YE<F%T:6]N ')U;E]C;W)E9V5N      !E=F%L"
"7V9I96QD        8VQO8VM?;&]C          X    X    !@    @    $          4    ( "
"    0    @    !         !     (    5FER=&5X,E .    .     8    (    !         "
" %    \"     $    '     0         0    !P   'AC,G9P-3  #@   #     &    \"    "
" 0         !0    @    !     @    $         $  \" \"TW   .    .     8    (    "
"!          %    \"     $    &     0         0    !@   &9F,3$U,@  #@   $     &"
"    \"     0         !0    @    !    #     $         $     P   !3>6YP;&EF>2!0"
"<F\\     #@   $@    &    \"     0         !0    @    !    &     $         $  "
"  !@    N+V)E93)?<&9B7V-O<FYE<B]S>7-G96X.    ,     8    (    !          %    "
"\"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    ("
"     0    (    !         !   @ Q,   #@   $@    &    \"     0         !0    @ "
"   !    &     $         $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,   "
"  8    (    !          %    \"     $    #     0         0  , ;V9F  X    P    "
"!@    @    $          4    (     0    $    !         !   0 P    #@   #     & "
"   \"     0         !0    @               $         $          .    : 0   8  "
"  (     @         %    \"     $    !     0         %  0 $P    $   #1    ;F=C7"
"V-O;F9I9P           '-Y;G1H97-I<U]L86YG=6%G90!X:6QI;GAF86UI;'D         <&%R= "
"                   '-P965D                  !T97-T8F5N8V@             <&%C:V%"
"G90               '-Y;G1H97-I<U]T;V]L      !D:7)E8W1O<GD             <WES8VQK"
"7W!E<FEO9        &-L;V-K7VQO8P                      #@   .@    &    \"     ( "
"        !0    @    !     0    $         !0 $ !4    !    *@   &EN8VQU9&5?8VQO8"
"VMW<F%P<&5R &EN8VQU9&5?8V8                       X    X    !@    @    &      "
"    4    (     0    $    !          D    (            \\#\\.    .     8    ( "
"   !@         %    \"     $    !     0         )    \"               #@   #  "
"   &    \"     0         !0    @    !    !     $         $  $ %9(1$P.    .   "
"  8    (    !          %    \"     $    (     0         0    \"    %9I<G1E>#)"
"0#@   #@    &    \"     0         !0    @    !    !P    $         $     <   !"
"X8S)V<#4P  X    P    !@    @    $          4    (     0    (    !         !  "
" @ M-P  #@   #     &    \"     0         !0    @    !     P    $         $  #"
" &]F9@ .    .     8    (    !          %    \"     $    &     0         0    "
"!@   &9F,3$U,@  #@   #     &    \"     0         !0    @    !     P    $     "
"    $  # %A35  .    4     8    (    !          %    \"     $    @     0      "
"   0    (    \"XO8VY?:5\\Q,CAW7S)K7V1O7V%L7W(S,#,O<WES9V5N#@   #     &    \" "
"    0         !0    @    !     0    $         $  ! #4    .    ,     8    (   "
" !          %    \"                0         0          X    8#0  !@    @    "
"\"          4    (     0    $    !          4 !  ,     0   !@   !S:&%R960    "
"   !C;VUP:6QA=&EO;@ .    \" 0   8    (     @         %    \"     $    !     0"
"         %  0 $P    $   \"%    8V]M<&EL871I;VX          &-O;7!I;&%T:6]N7VQU= "
"    !S:6UU;&EN:U]P97)I;V0     :6YC<E]N971L:7-T         '1R:6U?=F)I=',        "
"   !D8FQ?;W9R9               9&5P<F5C871E9%]C;VYT<F]L      X    X    !@    @ "
"   $          4    (     0    <    !         !     '    =&%R9V5T,@ .    N $  "
" 8    (     @         %    \"     $    !     0         %  0 !P    $    .    :"
"V5Y<P   '9A;'5E<P    X   \"X    !@    @    !          4    (     0    (    ! "
"         X   !     !@    @    $          4    (     0    L    !         !    "
" +    2$1,($YE=&QI<W0       X   !     !@    @    $          4    (     0    L"
"    !         !     +    3D=#($YE=&QI<W0       X   \"H    !@    @    !       "
"   4    (     0    (    !          X    X    !@    @    $          4    (    "
" 0    <    !         !     '    =&%R9V5T,0 .    .     8    (    !          % "
"   \"     $    '     0         0    !P   '1A<F=E=#( #@   #     &    \"     0 "
"        !0    @    !     0    $         $  ! #$    .    ,     8    (    !    "
"      %    \"     $    #     0         0  , ;V9F  X   !(    !@    @    $     "
"     4    (     0   !<    !         !     7    179E<GEW:&5R92!I;B!3=6)3>7-T96"
"T #@   $@    &    \"     0         !0    @    !    &     $         $    !@   "
"!!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !          %    \"    "
" $    #     0         0  , ;V9F  X   \"P\"   !@    @    \"          4    (   "
"  0    $    !          4 !  (     0   !    !T87)G970Q '1A<F=E=#( #@   / #   &"
"    \"     (         !0    @    !     0    $         !0 $ !     !    P    'AI"
";&EN>&9A;6EL>0    !P87)T                <W!E960              '!A8VMA9V4      "
"     !S>6YT:&5S:7-?=&]O;   9&ER96-T;W)Y         '1E<W1B96YC:         !S>7-C;&"
"M?<&5R:6]D    8V]R95]G96YE<F%T:6]N ')U;E]C;W)E9V5N      !E=F%L7V9I96QD       "
" 8VQO8VM?;&]C          X    X    !@    @    $          4    (     0    @    !"
"         !     (    5FER=&5X,E .    .     8    (    !          %    \"     $ "
"   '     0         0    !P   'AC,G9P-3  #@   #     &    \"     0         !0  "
"  @    !     @    $         $  \" \"TW   .    .     8    (    !          %   "
" \"     $    &     0         0    !@   &9F,3$U,@  #@   $     &    \"     0   "
"      !0    @    !    #     $         $     P   !3>6YP;&EF>2!0<F\\     #@   $"
"@    &    \"     0         !0    @    !    &     $         $    !@    N+V)E93"
")?<&9B7V-O<FYE<B]S>7-G96X.    ,     8    (    !          %    \"     $    #  "
"   0         0  , ;V9F  X    P    !@    @    $          4    (     0    (    "
"!         !   @ Q,   #@   $@    &    \"     0         !0    @    !    &     $"
"         $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !  "
"        %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $   "
"       4    (     0    $    !         !   0 P    #@   #     &    \"     0    "
"     !0    @               $         $          .    : 0   8    (     @      "
"   %    \"     $    !     0         %  0 $P    $   #1    ;F=C7V-O;F9I9P      "
"     '-Y;G1H97-I<U]L86YG=6%G90!X:6QI;GAF86UI;'D         <&%R=                "
"    '-P965D                  !T97-T8F5N8V@             <&%C:V%G90            "
"   '-Y;G1H97-I<U]T;V]L      !D:7)E8W1O<GD             <WES8VQK7W!E<FEO9      "
"  &-L;V-K7VQO8P                      #@   .@    &    \"     (         !0    @"
"    !     0    $         !0 $ !4    !    *@   &EN8VQU9&5?8VQO8VMW<F%P<&5R &EN"
"8VQU9&5?8V8                       X    X    !@    @    &          4    (     "
"0    $    !          D    (            \\#\\.    .     8    (    !@         %"
"    \"     $    !     0         )    \"               #@   #     &    \"     "
"0         !0    @    !    !     $         $  $ %9(1$P.    .     8    (    !  "
"        %    \"     $    (     0         0    \"    %9I<G1E>#)0#@   #@    &  "
"  \"     0         !0    @    !    !P    $         $     <   !X8S)V<#4P  X   "
" P    !@    @    $          4    (     0    (    !         !   @ M-P  #@   # "
"    &    \"     0         !0    @    !     P    $         $  # &]F9@ .    .  "
"   8    (    !          %    \"     $    &     0         0    !@   &9F,3$U,@ "
" #@   #     &    \"     0         !0    @    !     P    $         $  # %A35  "
".    4     8    (    !          %    \"     $    @     0         0    (    \""
"XO8VY?:5\\Q,CAW7S)K7V1O7V%L7W(S,#,O<WES9V5N#@   #     &    \"     0         !"
"0    @    !     0    $         $  ! #4    .    ,     8    (    !          %  "
"  \"                0         0          "
  }
}

# Finite State Machines
#
#    Stateflow Version 6.2 (R14SP2) dated Jan 27 2005, 19:24:42
#
#

Stateflow {

	machine {
		id                   		1
		name                 		"cn_i_128w_2k_do_al_r303"
		created              		"13-Jun-2006 16:31:48"
		isLibrary            		0
		firstTarget          		2
		sfVersion            		62014000
	}

	target {
		id                        		2
		name                      		"sfun"
		description               		"Default Simulink S-Function Target."
		machine                   		1
		linkNode                  		[1 0 0]
	}
}
