Simulator report for cursach
Mon May 15 10:30:41 2017
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 408 nodes    ;
; Simulation Coverage         ;      13.97 % ;
; Total Number of Transitions ; 206          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; ALU.vwf    ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      13.97 % ;
; Total nodes checked                                 ; 408          ;
; Total output ports checked                          ; 408          ;
; Total output ports with complete 1/0-value coverage ; 57           ;
; Total output ports with no 1/0-value coverage       ; 264          ;
; Total output ports with no 1-value coverage         ; 348          ;
; Total output ports with no 0-value coverage         ; 267          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                       ; Output Port Name                                                                                ; Output Port Type ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+
; |ALU|CF_en                                                                                      ; |ALU|CF_en                                                                                      ; pin_out          ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[74]~15 ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[74]~15 ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[73]~16 ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[73]~16 ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[71]~18 ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[71]~18 ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[61]~28 ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[61]~28 ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[74]    ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[74]    ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[73]    ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[73]    ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[71]    ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[71]    ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[61]    ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[61]    ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[59]~45 ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[59]~45 ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[58]~46 ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[58]~46 ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[56]~48 ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[56]~48 ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[48]~56 ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[48]~56 ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[46]~58 ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[46]~58 ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[59]    ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[59]    ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[58]    ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[58]    ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[56]    ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[56]    ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[46]    ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[46]    ; out0             ;
; |ALU|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[14]                                 ; |ALU|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[14]                                 ; out              ;
; |ALU|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[13]                                 ; |ALU|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[13]                                 ; out              ;
; |ALU|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[11]                                 ; |ALU|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[11]                                 ; out              ;
; |ALU|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[1]                                  ; |ALU|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[1]                                  ; out              ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~13          ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~13          ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~14          ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~14          ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~18          ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~18          ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~19          ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~19          ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~22          ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~22          ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~23          ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~23          ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~24          ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~24          ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~27          ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~27          ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~28          ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~28          ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~29          ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~29          ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~32          ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~32          ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~33          ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~33          ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~34          ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~34          ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~37          ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~37          ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~38          ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~38          ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~39          ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~39          ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~42          ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~42          ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~43          ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~43          ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~44          ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~44          ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~47          ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~47          ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~48          ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~48          ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~49          ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~49          ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~52          ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~52          ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~53          ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~53          ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~54          ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~54          ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~57          ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~57          ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~58          ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~58          ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~59          ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~59          ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~62          ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~62          ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~63          ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~63          ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~64          ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~64          ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~67          ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~67          ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~68          ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~68          ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~69          ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~69          ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~72          ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~72          ; out0             ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                        ; Output Port Name                                                                                 ; Output Port Type ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+
; |ALU|OP1[14]                                                                                     ; |ALU|OP1[14]                                                                                     ; out              ;
; |ALU|OP1[13]                                                                                     ; |ALU|OP1[13]                                                                                     ; out              ;
; |ALU|OP1[12]                                                                                     ; |ALU|OP1[12]                                                                                     ; out              ;
; |ALU|OP1[11]                                                                                     ; |ALU|OP1[11]                                                                                     ; out              ;
; |ALU|OP1[10]                                                                                     ; |ALU|OP1[10]                                                                                     ; out              ;
; |ALU|OP1[9]                                                                                      ; |ALU|OP1[9]                                                                                      ; out              ;
; |ALU|OP1[8]                                                                                      ; |ALU|OP1[8]                                                                                      ; out              ;
; |ALU|OP1[7]                                                                                      ; |ALU|OP1[7]                                                                                      ; out              ;
; |ALU|OP1[6]                                                                                      ; |ALU|OP1[6]                                                                                      ; out              ;
; |ALU|OP1[5]                                                                                      ; |ALU|OP1[5]                                                                                      ; out              ;
; |ALU|OP1[4]                                                                                      ; |ALU|OP1[4]                                                                                      ; out              ;
; |ALU|OP1[3]                                                                                      ; |ALU|OP1[3]                                                                                      ; out              ;
; |ALU|OP1[2]                                                                                      ; |ALU|OP1[2]                                                                                      ; out              ;
; |ALU|OP1[1]                                                                                      ; |ALU|OP1[1]                                                                                      ; out              ;
; |ALU|OP1[0]                                                                                      ; |ALU|OP1[0]                                                                                      ; out              ;
; |ALU|OP2[14]                                                                                     ; |ALU|OP2[14]                                                                                     ; out              ;
; |ALU|OP2[13]                                                                                     ; |ALU|OP2[13]                                                                                     ; out              ;
; |ALU|OP2[12]                                                                                     ; |ALU|OP2[12]                                                                                     ; out              ;
; |ALU|OP2[11]                                                                                     ; |ALU|OP2[11]                                                                                     ; out              ;
; |ALU|OP2[10]                                                                                     ; |ALU|OP2[10]                                                                                     ; out              ;
; |ALU|OP2[9]                                                                                      ; |ALU|OP2[9]                                                                                      ; out              ;
; |ALU|OP2[8]                                                                                      ; |ALU|OP2[8]                                                                                      ; out              ;
; |ALU|OP2[7]                                                                                      ; |ALU|OP2[7]                                                                                      ; out              ;
; |ALU|OP2[6]                                                                                      ; |ALU|OP2[6]                                                                                      ; out              ;
; |ALU|OP2[5]                                                                                      ; |ALU|OP2[5]                                                                                      ; out              ;
; |ALU|OP2[4]                                                                                      ; |ALU|OP2[4]                                                                                      ; out              ;
; |ALU|OP2[3]                                                                                      ; |ALU|OP2[3]                                                                                      ; out              ;
; |ALU|OP2[2]                                                                                      ; |ALU|OP2[2]                                                                                      ; out              ;
; |ALU|OP2[1]                                                                                      ; |ALU|OP2[1]                                                                                      ; out              ;
; |ALU|OP2[0]                                                                                      ; |ALU|OP2[0]                                                                                      ; out              ;
; |ALU|result[14]                                                                                  ; |ALU|result[14]                                                                                  ; pin_out          ;
; |ALU|result[13]                                                                                  ; |ALU|result[13]                                                                                  ; pin_out          ;
; |ALU|result[12]                                                                                  ; |ALU|result[12]                                                                                  ; pin_out          ;
; |ALU|result[11]                                                                                  ; |ALU|result[11]                                                                                  ; pin_out          ;
; |ALU|result[10]                                                                                  ; |ALU|result[10]                                                                                  ; pin_out          ;
; |ALU|result[9]                                                                                   ; |ALU|result[9]                                                                                   ; pin_out          ;
; |ALU|result[8]                                                                                   ; |ALU|result[8]                                                                                   ; pin_out          ;
; |ALU|result[7]                                                                                   ; |ALU|result[7]                                                                                   ; pin_out          ;
; |ALU|result[6]                                                                                   ; |ALU|result[6]                                                                                   ; pin_out          ;
; |ALU|result[5]                                                                                   ; |ALU|result[5]                                                                                   ; pin_out          ;
; |ALU|result[4]                                                                                   ; |ALU|result[4]                                                                                   ; pin_out          ;
; |ALU|result[3]                                                                                   ; |ALU|result[3]                                                                                   ; pin_out          ;
; |ALU|result[2]                                                                                   ; |ALU|result[2]                                                                                   ; pin_out          ;
; |ALU|result[1]                                                                                   ; |ALU|result[1]                                                                                   ; pin_out          ;
; |ALU|result[0]                                                                                   ; |ALU|result[0]                                                                                   ; pin_out          ;
; |ALU|result~0                                                                                    ; |ALU|result~0                                                                                    ; out0             ;
; |ALU|result~1                                                                                    ; |ALU|result~1                                                                                    ; out0             ;
; |ALU|result~2                                                                                    ; |ALU|result~2                                                                                    ; out0             ;
; |ALU|result~3                                                                                    ; |ALU|result~3                                                                                    ; out0             ;
; |ALU|result~4                                                                                    ; |ALU|result~4                                                                                    ; out0             ;
; |ALU|result~5                                                                                    ; |ALU|result~5                                                                                    ; out0             ;
; |ALU|result~6                                                                                    ; |ALU|result~6                                                                                    ; out0             ;
; |ALU|result~7                                                                                    ; |ALU|result~7                                                                                    ; out0             ;
; |ALU|result~8                                                                                    ; |ALU|result~8                                                                                    ; out0             ;
; |ALU|result~9                                                                                    ; |ALU|result~9                                                                                    ; out0             ;
; |ALU|result~10                                                                                   ; |ALU|result~10                                                                                   ; out0             ;
; |ALU|result~11                                                                                   ; |ALU|result~11                                                                                   ; out0             ;
; |ALU|result~12                                                                                   ; |ALU|result~12                                                                                   ; out0             ;
; |ALU|result~13                                                                                   ; |ALU|result~13                                                                                   ; out0             ;
; |ALU|result~14                                                                                   ; |ALU|result~14                                                                                   ; out0             ;
; |ALU|sub                                                                                         ; |ALU|sub                                                                                         ; out              ;
; |ALU|xor                                                                                         ; |ALU|xor                                                                                         ; out              ;
; |ALU|nxor                                                                                        ; |ALU|nxor                                                                                        ; out              ;
; |ALU|rol                                                                                         ; |ALU|rol                                                                                         ; out              ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~3            ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~3            ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~4            ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~4            ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~5            ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~5            ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~6            ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~6            ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~7            ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~7            ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~8            ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~8            ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~9            ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~9            ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~10           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~10           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~11           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~11           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~12           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~12           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~13           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~13           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~14           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~14           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~15           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~15           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~16           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~16           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~17           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~17           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[72]~17  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[72]~17  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[70]~19  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[70]~19  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[69]~20  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[69]~20  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[68]~21  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[68]~21  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[67]~22  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[67]~22  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[66]~23  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[66]~23  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[65]~24  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[65]~24  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[64]~25  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[64]~25  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[63]~26  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[63]~26  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[62]~27  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[62]~27  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[60]~29  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[60]~29  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[72]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[72]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[70]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[70]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[69]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[69]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[68]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[68]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[67]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[67]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[66]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[66]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[65]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[65]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[64]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[64]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[63]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[63]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[62]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[62]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[60]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[60]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~37           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~37           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~38           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~38           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~39           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~39           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~40           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~40           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~41           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~41           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~42           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~42           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~43           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~43           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~44           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~44           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~45           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~45           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~46           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~46           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~47           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~47           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~48           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~48           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~49           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~49           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~50           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~50           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~51           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~51           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[57]~47  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[57]~47  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[55]~49  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[55]~49  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[54]~50  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[54]~50  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[53]~51  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[53]~51  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[52]~52  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[52]~52  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[51]~53  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[51]~53  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[50]~54  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[50]~54  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[49]~55  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[49]~55  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[47]~57  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[47]~57  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[45]~59  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[45]~59  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[57]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[57]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[55]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[55]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[54]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[54]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[53]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[53]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[52]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[52]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[51]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[51]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[50]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[50]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[49]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[49]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[48]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[48]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[47]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[47]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[45]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[45]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~71           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~71           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~72           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~72           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~73           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~73           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~74           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~74           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~75           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~75           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~76           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~76           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~77           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~77           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~78           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~78           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~79           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~79           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~80           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~80           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~81           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~81           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~82           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~82           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~83           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~83           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~84           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~84           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~85           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~85           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[44]~75  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[44]~75  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[43]~76  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[43]~76  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[42]~77  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[42]~77  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[41]~78  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[41]~78  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[40]~79  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[40]~79  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[39]~80  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[39]~80  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[38]~81  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[38]~81  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[37]~82  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[37]~82  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[36]~83  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[36]~83  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[35]~84  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[35]~84  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[34]~85  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[34]~85  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[33]~86  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[33]~86  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[32]~87  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[32]~87  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[31]~88  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[31]~88  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[30]~89  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[30]~89  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[44]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[44]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[43]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[43]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[42]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[42]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[41]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[41]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[40]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[40]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[39]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[39]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[38]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[38]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[37]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[37]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[36]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[36]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[35]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[35]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[34]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[34]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[33]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[33]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[32]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[32]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[31]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[31]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[30]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[30]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~105          ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~105          ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~106          ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~106          ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~107          ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~107          ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~108          ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~108          ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~109          ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~109          ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~110          ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~110          ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~111          ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~111          ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~112          ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~112          ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~113          ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~113          ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~114          ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~114          ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~115          ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~115          ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~116          ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~116          ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~117          ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~117          ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~118          ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~118          ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~119          ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~119          ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[29]~105 ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[29]~105 ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[28]~106 ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[28]~106 ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[27]~107 ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[27]~107 ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[26]~108 ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[26]~108 ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[25]~109 ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[25]~109 ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[24]~110 ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[24]~110 ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[23]~111 ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[23]~111 ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[22]~112 ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[22]~112 ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[21]~113 ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[21]~113 ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[20]~114 ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[20]~114 ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[19]~115 ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[19]~115 ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[18]~116 ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[18]~116 ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[17]~117 ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[17]~117 ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[16]~118 ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[16]~118 ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[15]~119 ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[15]~119 ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[29]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[29]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[28]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[28]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[27]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[27]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[26]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[26]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[25]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[25]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[24]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[24]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[23]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[23]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[22]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[22]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[21]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[21]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[20]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[20]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[19]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[19]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[18]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[18]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[17]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[17]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[16]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[16]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[15]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[15]     ; out0             ;
; |ALU|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[12]                                  ; |ALU|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[12]                                  ; out              ;
; |ALU|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[10]                                  ; |ALU|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[10]                                  ; out              ;
; |ALU|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[9]                                   ; |ALU|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[9]                                   ; out              ;
; |ALU|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[8]                                   ; |ALU|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[8]                                   ; out              ;
; |ALU|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[7]                                   ; |ALU|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[7]                                   ; out              ;
; |ALU|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[6]                                   ; |ALU|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[6]                                   ; out              ;
; |ALU|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[5]                                   ; |ALU|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[5]                                   ; out              ;
; |ALU|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[4]                                   ; |ALU|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[4]                                   ; out              ;
; |ALU|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[3]                                   ; |ALU|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[3]                                   ; out              ;
; |ALU|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[2]                                   ; |ALU|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[2]                                   ; out              ;
; |ALU|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[0]                                   ; |ALU|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[0]                                   ; out              ;
; |ALU|lpm_nxor:inst10|inst1                                                                       ; |ALU|lpm_nxor:inst10|inst1                                                                       ; out0             ;
; |ALU|lpm_nxor:inst10|inst10                                                                      ; |ALU|lpm_nxor:inst10|inst10                                                                      ; out0             ;
; |ALU|lpm_nxor:inst10|inst11                                                                      ; |ALU|lpm_nxor:inst10|inst11                                                                      ; out0             ;
; |ALU|lpm_nxor:inst10|inst12                                                                      ; |ALU|lpm_nxor:inst10|inst12                                                                      ; out0             ;
; |ALU|lpm_nxor:inst10|inst13                                                                      ; |ALU|lpm_nxor:inst10|inst13                                                                      ; out0             ;
; |ALU|lpm_nxor:inst10|inst14                                                                      ; |ALU|lpm_nxor:inst10|inst14                                                                      ; out0             ;
; |ALU|lpm_nxor:inst10|inst15                                                                      ; |ALU|lpm_nxor:inst10|inst15                                                                      ; out0             ;
; |ALU|lpm_nxor:inst10|inst2                                                                       ; |ALU|lpm_nxor:inst10|inst2                                                                       ; out0             ;
; |ALU|lpm_nxor:inst10|inst3                                                                       ; |ALU|lpm_nxor:inst10|inst3                                                                       ; out0             ;
; |ALU|lpm_nxor:inst10|inst4                                                                       ; |ALU|lpm_nxor:inst10|inst4                                                                       ; out0             ;
; |ALU|lpm_nxor:inst10|inst5                                                                       ; |ALU|lpm_nxor:inst10|inst5                                                                       ; out0             ;
; |ALU|lpm_nxor:inst10|inst6                                                                       ; |ALU|lpm_nxor:inst10|inst6                                                                       ; out0             ;
; |ALU|lpm_nxor:inst10|inst7                                                                       ; |ALU|lpm_nxor:inst10|inst7                                                                       ; out0             ;
; |ALU|lpm_nxor:inst10|inst8                                                                       ; |ALU|lpm_nxor:inst10|inst8                                                                       ; out0             ;
; |ALU|lpm_nxor:inst10|inst9                                                                       ; |ALU|lpm_nxor:inst10|inst9                                                                       ; out0             ;
; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[14]                                  ; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[14]                                  ; out              ;
; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[13]                                  ; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[13]                                  ; out              ;
; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[12]                                  ; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[12]                                  ; out              ;
; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[11]                                  ; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[11]                                  ; out              ;
; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[10]                                  ; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[10]                                  ; out              ;
; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[9]                                   ; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[9]                                   ; out              ;
; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[8]                                   ; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[8]                                   ; out              ;
; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[7]                                   ; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[7]                                   ; out              ;
; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[6]                                   ; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[6]                                   ; out              ;
; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[5]                                   ; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[5]                                   ; out              ;
; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[4]                                   ; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[4]                                   ; out              ;
; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[3]                                   ; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[3]                                   ; out              ;
; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[2]                                   ; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[2]                                   ; out              ;
; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[1]                                   ; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[1]                                   ; out              ;
; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[0]                                   ; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[0]                                   ; out              ;
; |ALU|lpm_xor:inst9|inst                                                                          ; |ALU|lpm_xor:inst9|inst                                                                          ; out0             ;
; |ALU|lpm_xor:inst9|inst4                                                                         ; |ALU|lpm_xor:inst9|inst4                                                                         ; out0             ;
; |ALU|lpm_xor:inst9|inst5                                                                         ; |ALU|lpm_xor:inst9|inst5                                                                         ; out0             ;
; |ALU|lpm_xor:inst9|inst6                                                                         ; |ALU|lpm_xor:inst9|inst6                                                                         ; out0             ;
; |ALU|lpm_xor:inst9|inst7                                                                         ; |ALU|lpm_xor:inst9|inst7                                                                         ; out0             ;
; |ALU|lpm_xor:inst9|inst8                                                                         ; |ALU|lpm_xor:inst9|inst8                                                                         ; out0             ;
; |ALU|lpm_xor:inst9|inst9                                                                         ; |ALU|lpm_xor:inst9|inst9                                                                         ; out0             ;
; |ALU|lpm_xor:inst9|inst11                                                                        ; |ALU|lpm_xor:inst9|inst11                                                                        ; out0             ;
; |ALU|lpm_xor:inst9|inst12                                                                        ; |ALU|lpm_xor:inst9|inst12                                                                        ; out0             ;
; |ALU|lpm_xor:inst9|inst13                                                                        ; |ALU|lpm_xor:inst9|inst13                                                                        ; out0             ;
; |ALU|lpm_xor:inst9|inst14                                                                        ; |ALU|lpm_xor:inst9|inst14                                                                        ; out0             ;
; |ALU|lpm_xor:inst9|inst10                                                                        ; |ALU|lpm_xor:inst9|inst10                                                                        ; out0             ;
; |ALU|lpm_xor:inst9|inst16                                                                        ; |ALU|lpm_xor:inst9|inst16                                                                        ; out0             ;
; |ALU|lpm_xor:inst9|inst15                                                                        ; |ALU|lpm_xor:inst9|inst15                                                                        ; out0             ;
; |ALU|lpm_xor:inst9|inst17                                                                        ; |ALU|lpm_xor:inst9|inst17                                                                        ; out0             ;
; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[14]                                  ; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[14]                                  ; out              ;
; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[13]                                  ; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[13]                                  ; out              ;
; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[12]                                  ; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[12]                                  ; out              ;
; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[11]                                  ; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[11]                                  ; out              ;
; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[10]                                  ; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[10]                                  ; out              ;
; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[9]                                   ; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[9]                                   ; out              ;
; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[8]                                   ; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[8]                                   ; out              ;
; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[7]                                   ; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[7]                                   ; out              ;
; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[6]                                   ; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[6]                                   ; out              ;
; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[5]                                   ; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[5]                                   ; out              ;
; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[4]                                   ; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[4]                                   ; out              ;
; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[3]                                   ; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[3]                                   ; out              ;
; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[2]                                   ; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[2]                                   ; out              ;
; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[1]                                   ; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[1]                                   ; out              ;
; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[0]                                   ; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[0]                                   ; out              ;
; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[14]                                  ; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[14]                                  ; out              ;
; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[13]                                  ; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[13]                                  ; out              ;
; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[12]                                  ; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[12]                                  ; out              ;
; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[11]                                  ; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[11]                                  ; out              ;
; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[10]                                  ; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[10]                                  ; out              ;
; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[9]                                   ; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[9]                                   ; out              ;
; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[8]                                   ; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[8]                                   ; out              ;
; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[7]                                   ; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[7]                                   ; out              ;
; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[6]                                   ; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[6]                                   ; out              ;
; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[5]                                   ; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[5]                                   ; out              ;
; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[4]                                   ; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[4]                                   ; out              ;
; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[3]                                   ; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[3]                                   ; out              ;
; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[2]                                   ; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[2]                                   ; out              ;
; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[1]                                   ; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[1]                                   ; out              ;
; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[0]                                   ; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[0]                                   ; out              ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~0            ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~0            ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~1            ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~1            ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~2            ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~2            ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~3            ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~3            ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~4            ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~4            ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~5            ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~5            ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~6            ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~6            ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~7            ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~7            ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~8            ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~8            ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~10           ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~10           ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~11           ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~11           ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~15           ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~15           ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~16           ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~16           ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~20           ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~20           ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~21           ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~21           ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~25           ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~25           ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~26           ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~26           ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~30           ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~30           ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~31           ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~31           ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~35           ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~35           ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~36           ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~36           ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~40           ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~40           ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~41           ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~41           ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~45           ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~45           ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~46           ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~46           ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~50           ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~50           ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~51           ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~51           ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~55           ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~55           ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~56           ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~56           ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~60           ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~60           ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~61           ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~61           ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~65           ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~65           ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~66           ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~66           ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~70           ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~70           ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~71           ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~71           ; out0             ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                        ; Output Port Name                                                                                 ; Output Port Type ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+
; |ALU|OP1[12]                                                                                     ; |ALU|OP1[12]                                                                                     ; out              ;
; |ALU|OP1[10]                                                                                     ; |ALU|OP1[10]                                                                                     ; out              ;
; |ALU|OP1[9]                                                                                      ; |ALU|OP1[9]                                                                                      ; out              ;
; |ALU|OP1[8]                                                                                      ; |ALU|OP1[8]                                                                                      ; out              ;
; |ALU|OP1[7]                                                                                      ; |ALU|OP1[7]                                                                                      ; out              ;
; |ALU|OP1[6]                                                                                      ; |ALU|OP1[6]                                                                                      ; out              ;
; |ALU|OP1[5]                                                                                      ; |ALU|OP1[5]                                                                                      ; out              ;
; |ALU|OP1[4]                                                                                      ; |ALU|OP1[4]                                                                                      ; out              ;
; |ALU|OP1[2]                                                                                      ; |ALU|OP1[2]                                                                                      ; out              ;
; |ALU|OP1[0]                                                                                      ; |ALU|OP1[0]                                                                                      ; out              ;
; |ALU|OP2[14]                                                                                     ; |ALU|OP2[14]                                                                                     ; out              ;
; |ALU|OP2[13]                                                                                     ; |ALU|OP2[13]                                                                                     ; out              ;
; |ALU|OP2[12]                                                                                     ; |ALU|OP2[12]                                                                                     ; out              ;
; |ALU|OP2[11]                                                                                     ; |ALU|OP2[11]                                                                                     ; out              ;
; |ALU|OP2[10]                                                                                     ; |ALU|OP2[10]                                                                                     ; out              ;
; |ALU|OP2[9]                                                                                      ; |ALU|OP2[9]                                                                                      ; out              ;
; |ALU|OP2[8]                                                                                      ; |ALU|OP2[8]                                                                                      ; out              ;
; |ALU|OP2[7]                                                                                      ; |ALU|OP2[7]                                                                                      ; out              ;
; |ALU|OP2[6]                                                                                      ; |ALU|OP2[6]                                                                                      ; out              ;
; |ALU|OP2[5]                                                                                      ; |ALU|OP2[5]                                                                                      ; out              ;
; |ALU|OP2[4]                                                                                      ; |ALU|OP2[4]                                                                                      ; out              ;
; |ALU|OP2[3]                                                                                      ; |ALU|OP2[3]                                                                                      ; out              ;
; |ALU|OP2[1]                                                                                      ; |ALU|OP2[1]                                                                                      ; out              ;
; |ALU|OP2[0]                                                                                      ; |ALU|OP2[0]                                                                                      ; out              ;
; |ALU|result[14]                                                                                  ; |ALU|result[14]                                                                                  ; pin_out          ;
; |ALU|result[13]                                                                                  ; |ALU|result[13]                                                                                  ; pin_out          ;
; |ALU|result[12]                                                                                  ; |ALU|result[12]                                                                                  ; pin_out          ;
; |ALU|result[11]                                                                                  ; |ALU|result[11]                                                                                  ; pin_out          ;
; |ALU|result[10]                                                                                  ; |ALU|result[10]                                                                                  ; pin_out          ;
; |ALU|result[9]                                                                                   ; |ALU|result[9]                                                                                   ; pin_out          ;
; |ALU|result[8]                                                                                   ; |ALU|result[8]                                                                                   ; pin_out          ;
; |ALU|result[6]                                                                                   ; |ALU|result[6]                                                                                   ; pin_out          ;
; |ALU|result[4]                                                                                   ; |ALU|result[4]                                                                                   ; pin_out          ;
; |ALU|result[1]                                                                                   ; |ALU|result[1]                                                                                   ; pin_out          ;
; |ALU|result~0                                                                                    ; |ALU|result~0                                                                                    ; out0             ;
; |ALU|result~1                                                                                    ; |ALU|result~1                                                                                    ; out0             ;
; |ALU|result~2                                                                                    ; |ALU|result~2                                                                                    ; out0             ;
; |ALU|result~3                                                                                    ; |ALU|result~3                                                                                    ; out0             ;
; |ALU|result~4                                                                                    ; |ALU|result~4                                                                                    ; out0             ;
; |ALU|result~5                                                                                    ; |ALU|result~5                                                                                    ; out0             ;
; |ALU|result~6                                                                                    ; |ALU|result~6                                                                                    ; out0             ;
; |ALU|result~8                                                                                    ; |ALU|result~8                                                                                    ; out0             ;
; |ALU|result~10                                                                                   ; |ALU|result~10                                                                                   ; out0             ;
; |ALU|result~13                                                                                   ; |ALU|result~13                                                                                   ; out0             ;
; |ALU|sub                                                                                         ; |ALU|sub                                                                                         ; out              ;
; |ALU|xor                                                                                         ; |ALU|xor                                                                                         ; out              ;
; |ALU|nxor                                                                                        ; |ALU|nxor                                                                                        ; out              ;
; |ALU|rol                                                                                         ; |ALU|rol                                                                                         ; out              ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~3            ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~3            ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~4            ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~4            ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~5            ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~5            ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~6            ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~6            ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~7            ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~7            ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~8            ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~8            ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~9            ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~9            ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~10           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~10           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~11           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~11           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~12           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~12           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~13           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~13           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~14           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~14           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~15           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~15           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~16           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~16           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~17           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~17           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[72]~17  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[72]~17  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[70]~19  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[70]~19  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[69]~20  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[69]~20  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[68]~21  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[68]~21  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[66]~23  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[66]~23  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[64]~25  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[64]~25  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[72]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[72]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[70]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[70]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[69]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[69]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[68]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[68]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[66]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[66]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[64]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[64]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~37           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~37           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~38           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~38           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~39           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~39           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~40           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~40           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~41           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~41           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~42           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~42           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~43           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~43           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~45           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~45           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~47           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~47           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~50           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~50           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[57]~47  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[57]~47  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[55]~49  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[55]~49  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[54]~50  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[54]~50  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[53]~51  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[53]~51  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[52]~52  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[52]~52  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[51]~53  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[51]~53  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[50]~54  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[50]~54  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[49]~55  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[49]~55  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[47]~57  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[47]~57  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[45]~59  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[45]~59  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[57]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[57]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[55]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[55]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[54]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[54]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[53]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[53]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[51]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[51]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[49]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[49]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~71           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~71           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~72           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~72           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~73           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~73           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~74           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~74           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~75           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~75           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~76           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~76           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~77           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~77           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~78           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~78           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~79           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~79           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~80           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~80           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~81           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~81           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~82           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~82           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~83           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~83           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~84           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~84           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~85           ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~85           ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[42]~77  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[42]~77  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[40]~79  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[40]~79  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[39]~80  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[39]~80  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[38]~81  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[38]~81  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[37]~82  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[37]~82  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[36]~83  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[36]~83  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[35]~84  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[35]~84  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[34]~85  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[34]~85  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[32]~87  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[32]~87  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[30]~89  ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[30]~89  ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[42]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[42]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[40]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[40]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[39]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[39]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[38]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[38]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[37]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[37]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[36]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[36]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[35]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[35]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[34]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[34]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[32]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[32]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[30]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[30]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~105          ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~105          ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~106          ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~106          ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~107          ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~107          ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~108          ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~108          ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~109          ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~109          ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~110          ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~110          ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~111          ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~111          ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~112          ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~112          ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~113          ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~113          ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~114          ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~114          ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~115          ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~115          ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~116          ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~116          ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~117          ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~117          ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~118          ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~118          ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~119          ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|_~119          ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[27]~107 ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[27]~107 ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[25]~109 ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[25]~109 ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[24]~110 ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[24]~110 ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[23]~111 ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[23]~111 ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[22]~112 ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[22]~112 ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[21]~113 ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[21]~113 ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[20]~114 ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[20]~114 ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[19]~115 ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[19]~115 ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[17]~117 ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[17]~117 ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[15]~119 ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[15]~119 ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[27]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[27]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[25]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[25]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[24]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[24]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[23]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[23]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[22]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[22]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[21]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[21]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[20]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[20]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[19]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[19]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[17]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[17]     ; out0             ;
; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[15]     ; |ALU|shift:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated|sbit_w[15]     ; out0             ;
; |ALU|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[12]                                  ; |ALU|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[12]                                  ; out              ;
; |ALU|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[10]                                  ; |ALU|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[10]                                  ; out              ;
; |ALU|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[9]                                   ; |ALU|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[9]                                   ; out              ;
; |ALU|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[8]                                   ; |ALU|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[8]                                   ; out              ;
; |ALU|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[6]                                   ; |ALU|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[6]                                   ; out              ;
; |ALU|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[4]                                   ; |ALU|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[4]                                   ; out              ;
; |ALU|lpm_nxor:inst10|inst11                                                                      ; |ALU|lpm_nxor:inst10|inst11                                                                      ; out0             ;
; |ALU|lpm_nxor:inst10|inst13                                                                      ; |ALU|lpm_nxor:inst10|inst13                                                                      ; out0             ;
; |ALU|lpm_nxor:inst10|inst14                                                                      ; |ALU|lpm_nxor:inst10|inst14                                                                      ; out0             ;
; |ALU|lpm_nxor:inst10|inst15                                                                      ; |ALU|lpm_nxor:inst10|inst15                                                                      ; out0             ;
; |ALU|lpm_nxor:inst10|inst2                                                                       ; |ALU|lpm_nxor:inst10|inst2                                                                       ; out0             ;
; |ALU|lpm_nxor:inst10|inst3                                                                       ; |ALU|lpm_nxor:inst10|inst3                                                                       ; out0             ;
; |ALU|lpm_nxor:inst10|inst4                                                                       ; |ALU|lpm_nxor:inst10|inst4                                                                       ; out0             ;
; |ALU|lpm_nxor:inst10|inst5                                                                       ; |ALU|lpm_nxor:inst10|inst5                                                                       ; out0             ;
; |ALU|lpm_nxor:inst10|inst9                                                                       ; |ALU|lpm_nxor:inst10|inst9                                                                       ; out0             ;
; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[14]                                  ; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[14]                                  ; out              ;
; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[13]                                  ; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[13]                                  ; out              ;
; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[12]                                  ; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[12]                                  ; out              ;
; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[11]                                  ; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[11]                                  ; out              ;
; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[10]                                  ; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[10]                                  ; out              ;
; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[9]                                   ; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[9]                                   ; out              ;
; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[8]                                   ; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[8]                                   ; out              ;
; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[7]                                   ; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[7]                                   ; out              ;
; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[6]                                   ; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[6]                                   ; out              ;
; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[5]                                   ; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[5]                                   ; out              ;
; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[4]                                   ; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[4]                                   ; out              ;
; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[3]                                   ; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[3]                                   ; out              ;
; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[2]                                   ; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[2]                                   ; out              ;
; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[1]                                   ; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[1]                                   ; out              ;
; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[0]                                   ; |ALU|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[0]                                   ; out              ;
; |ALU|lpm_xor:inst9|inst5                                                                         ; |ALU|lpm_xor:inst9|inst5                                                                         ; out0             ;
; |ALU|lpm_xor:inst9|inst7                                                                         ; |ALU|lpm_xor:inst9|inst7                                                                         ; out0             ;
; |ALU|lpm_xor:inst9|inst8                                                                         ; |ALU|lpm_xor:inst9|inst8                                                                         ; out0             ;
; |ALU|lpm_xor:inst9|inst9                                                                         ; |ALU|lpm_xor:inst9|inst9                                                                         ; out0             ;
; |ALU|lpm_xor:inst9|inst11                                                                        ; |ALU|lpm_xor:inst9|inst11                                                                        ; out0             ;
; |ALU|lpm_xor:inst9|inst12                                                                        ; |ALU|lpm_xor:inst9|inst12                                                                        ; out0             ;
; |ALU|lpm_xor:inst9|inst13                                                                        ; |ALU|lpm_xor:inst9|inst13                                                                        ; out0             ;
; |ALU|lpm_xor:inst9|inst14                                                                        ; |ALU|lpm_xor:inst9|inst14                                                                        ; out0             ;
; |ALU|lpm_xor:inst9|inst17                                                                        ; |ALU|lpm_xor:inst9|inst17                                                                        ; out0             ;
; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[14]                                  ; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[14]                                  ; out              ;
; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[13]                                  ; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[13]                                  ; out              ;
; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[12]                                  ; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[12]                                  ; out              ;
; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[11]                                  ; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[11]                                  ; out              ;
; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[10]                                  ; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[10]                                  ; out              ;
; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[9]                                   ; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[9]                                   ; out              ;
; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[8]                                   ; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[8]                                   ; out              ;
; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[7]                                   ; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[7]                                   ; out              ;
; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[6]                                   ; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[6]                                   ; out              ;
; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[5]                                   ; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[5]                                   ; out              ;
; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[4]                                   ; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[4]                                   ; out              ;
; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[3]                                   ; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[3]                                   ; out              ;
; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[2]                                   ; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[2]                                   ; out              ;
; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[1]                                   ; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[1]                                   ; out              ;
; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[0]                                   ; |ALU|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[0]                                   ; out              ;
; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[14]                                  ; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[14]                                  ; out              ;
; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[13]                                  ; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[13]                                  ; out              ;
; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[12]                                  ; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[12]                                  ; out              ;
; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[11]                                  ; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[11]                                  ; out              ;
; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[10]                                  ; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[10]                                  ; out              ;
; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[9]                                   ; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[9]                                   ; out              ;
; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[8]                                   ; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[8]                                   ; out              ;
; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[7]                                   ; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[7]                                   ; out              ;
; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[6]                                   ; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[6]                                   ; out              ;
; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[5]                                   ; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[5]                                   ; out              ;
; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[4]                                   ; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[4]                                   ; out              ;
; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[3]                                   ; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[3]                                   ; out              ;
; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[2]                                   ; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[2]                                   ; out              ;
; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[1]                                   ; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[1]                                   ; out              ;
; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[0]                                   ; |ALU|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[0]                                   ; out              ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~0            ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~0            ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~1            ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~1            ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~2            ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~2            ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~4            ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~4            ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~7            ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~7            ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~9            ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~9            ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~10           ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~10           ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~11           ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~11           ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~12           ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~12           ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~15           ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~15           ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~17           ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~17           ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~20           ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~20           ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~21           ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~21           ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~25           ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~25           ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~26           ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~26           ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~30           ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~30           ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~31           ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~31           ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~35           ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~35           ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~36           ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~36           ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~40           ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~40           ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~41           ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~41           ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~45           ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~45           ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~46           ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~46           ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~50           ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~50           ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~51           ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~51           ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~60           ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~60           ; out0             ;
; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~61           ; |ALU|lpm_sub:inst|lpm_add_sub:lpm_add_sub_component|add_sub_o6i:auto_generated|op_1~61           ; out0             ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon May 15 10:30:40 2017
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off cursach -c cursach
Info: Using vector source file "D:/SIFO/cursach/ALU.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of ALU.vwf called cursach.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      13.97 %
Info: Number of transitions in simulation is 206
Info: Vector file ALU.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 161 megabytes
    Info: Processing ended: Mon May 15 10:30:41 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


