Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Dec  3 18:32:29 2021
| Host         : SRS1693 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Test_control_sets_placed.rpt
| Design       : Test
| Device       : xc7s25
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              65 |           18 |
| Yes          | No                    | No                     |               4 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+------------------------------------+---------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |            Enable Signal           |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  clock_IBUF_BUFG | inst_UART_TX/uart_rxd_out_i_1_n_0  |                                       |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG | inst_UART_RX/data_status           |                                       |                1 |              3 |         3.00 |
|  clock_IBUF_BUFG | inst_UART_RX/byte_index            | inst_UART_RX/data_status0             |                2 |              4 |         2.00 |
|  clock_IBUF_BUFG | inst_UART_TX/counter0_carry__2_n_2 | inst_UART_TX/byte_index[3]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG |                                    |                                       |                6 |             13 |         2.17 |
|  clock_IBUF_BUFG |                                    | inst_UART_TX/counter[0]_i_1__0_n_0    |                8 |             32 |         4.00 |
|  clock_IBUF_BUFG |                                    | inst_UART_RX/data_status0             |               10 |             33 |         3.30 |
+------------------+------------------------------------+---------------------------------------+------------------+----------------+--------------+


