Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Jan 18 11:49:10 2019
| Host         : correlator2.fnal.gov running 64-bit Scientific Linux release 7.6 (Nitrogen)
| Command      : report_clock_utilization -file ctp7_top_clock_utilization_routed.rpt
| Design       : ctp7_top
| Device       : 7vx690t-ffg1927
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Clock Regions: Key Resource Utilization
5. Clock Regions : Global Clock Summary
6. Device Cell Placement Summary for Global Clock g0
7. Device Cell Placement Summary for Global Clock g1
8. Device Cell Placement Summary for Global Clock g2
9. Device Cell Placement Summary for Global Clock g3
10. Device Cell Placement Summary for Global Clock g4
11. Device Cell Placement Summary for Global Clock g5
12. Device Cell Placement Summary for Global Clock g6
13. Device Cell Placement Summary for Global Clock g7
14. Device Cell Placement Summary for Global Clock g8
15. Device Cell Placement Summary for Global Clock g9
16. Device Cell Placement Summary for Global Clock g10
17. Device Cell Placement Summary for Global Clock g11
18. Device Cell Placement Summary for Global Clock g12
19. Device Cell Placement Summary for Global Clock g13
20. Device Cell Placement Summary for Global Clock g14
21. Device Cell Placement Summary for Global Clock g15
22. Device Cell Placement Summary for Global Clock g16
23. Device Cell Placement Summary for Global Clock g17
24. Device Cell Placement Summary for Global Clock g18
25. Device Cell Placement Summary for Global Clock g19
26. Device Cell Placement Summary for Global Clock g20
27. Device Cell Placement Summary for Global Clock g21
28. Device Cell Placement Summary for Global Clock g22
29. Device Cell Placement Summary for Global Clock g23
30. Device Cell Placement Summary for Global Clock g24
31. Device Cell Placement Summary for Global Clock g25
32. Device Cell Placement Summary for Global Clock g26
33. Device Cell Placement Summary for Global Clock g27
34. Device Cell Placement Summary for Global Clock g28
35. Device Cell Placement Summary for Global Clock g29
36. Device Cell Placement Summary for Global Clock g30
37. Device Cell Placement Summary for Global Clock g31
38. Device Cell Placement Summary for Global Clock g32
39. Device Cell Placement Summary for Global Clock g33
40. Device Cell Placement Summary for Global Clock g34
41. Device Cell Placement Summary for Global Clock g35
42. Device Cell Placement Summary for Global Clock g36
43. Device Cell Placement Summary for Global Clock g37
44. Device Cell Placement Summary for Global Clock g38
45. Device Cell Placement Summary for Global Clock g39
46. Device Cell Placement Summary for Global Clock g40
47. Device Cell Placement Summary for Global Clock g41
48. Device Cell Placement Summary for Global Clock g42
49. Device Cell Placement Summary for Global Clock g43
50. Device Cell Placement Summary for Global Clock g44
51. Device Cell Placement Summary for Global Clock g45
52. Device Cell Placement Summary for Global Clock g46
53. Device Cell Placement Summary for Global Clock g47
54. Device Cell Placement Summary for Global Clock g48
55. Clock Region Cell Placement per Global Clock: Region X1Y0
56. Clock Region Cell Placement per Global Clock: Region X1Y1
57. Clock Region Cell Placement per Global Clock: Region X1Y2
58. Clock Region Cell Placement per Global Clock: Region X1Y3
59. Clock Region Cell Placement per Global Clock: Region X0Y4
60. Clock Region Cell Placement per Global Clock: Region X1Y4
61. Clock Region Cell Placement per Global Clock: Region X0Y5
62. Clock Region Cell Placement per Global Clock: Region X1Y5
63. Clock Region Cell Placement per Global Clock: Region X0Y6
64. Clock Region Cell Placement per Global Clock: Region X1Y6
65. Clock Region Cell Placement per Global Clock: Region X0Y7
66. Clock Region Cell Placement per Global Clock: Region X1Y7
67. Clock Region Cell Placement per Global Clock: Region X0Y8
68. Clock Region Cell Placement per Global Clock: Region X1Y8
69. Clock Region Cell Placement per Global Clock: Region X0Y9
70. Clock Region Cell Placement per Global Clock: Region X1Y9

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |    9 |        32 |   0 |            0 |      0 |
| BUFH     |   38 |       240 |   0 |            0 |      0 |
| BUFIO    |    0 |        80 |   0 |            0 |      0 |
| BUFMR    |    0 |        40 |   0 |            0 |      0 |
| BUFR     |    2 |        80 |   0 |            0 |      0 |
| MMCM     |    3 |        20 |   0 |            0 |      0 |
| PLL      |    0 |        20 |   0 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site           | Clock Region | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                                                                                                      | Driver Pin                                                                                                                                                    | Net                                                                                                                                                          |
+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y1  | n/a          |                10 |       20414 |               0 |        8.230 | clk_ttc120_out_ttc_mmcm                                                                                    | U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O                                                                                                               | U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out                                                                                                             |
| g1        | src1      | BUFGCTRL/O      | None       | BUFGCTRL_X0Y16 | n/a          |                15 |       11708 |               1 |       20.000 | clk_out3_v7_bd_clk_wiz_0_0                                                                                 | i_v7_bd/clk_wiz_0/inst/clkout3_buf/O                                                                                                                          | i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                              |
| g2        | src1      | BUFH/O          | None       | BUFHCE_X0Y109  | X0Y9         |                 1 |           8 |               0 |       20.000 | clk_out3_v7_bd_clk_wiz_0_0                                                                                 | i_v7_bd/clk_wiz_0/inst/clkout3_buf_en/O                                                                                                                       | i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0_en_clk                                                                                                     |
| g3        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y0  | n/a          |                12 |        5120 |               0 |       24.691 | clk_ttc40_out_ttc_mmcm                                                                                     | U_ttc_core/i_ctp7_ttc_clocks/inst/clkout1_buf/O                                                                                                               | U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc40_out                                                                                                              |
| g4        | src2      | BUFG/O          | None       | BUFGCTRL_X0Y17 | n/a          |                 1 |        1342 |               0 |        3.333 | clk_out                                                                                                    | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O    | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out    |
| g5        | src3      | BUFG/O          | None       | BUFGCTRL_X0Y2  | n/a          |                 1 |         461 |               0 |       33.000 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                       |
| g6        | src4      | BUFR/O          | None       | BUFR_X0Y37     | X0Y9         |                 1 |          76 |               0 |      160.000 | locClkInvR                                                                                                 | U_AxiVersion/GEN_DEVICE_DNA.DeviceDna_1/GEN_7SERIES.DeviceDna7Series_Inst/DNA_CLK_INV_BUFR/O                                                                  | U_AxiVersion/GEN_DEVICE_DNA.DeviceDna_1/GEN_7SERIES.DeviceDna7Series_Inst/locClkInvR                                                                         |
| g7        | src5      | BUFH/O          | None       | BUFHCE_X1Y0    | X1Y0         |                 1 |          74 |               0 |        8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK  | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[0].i_bufh_rx_outclk/O                                                                 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[0]                                                                            |
| g8        | src6      | BUFH/O          | None       | BUFHCE_X1Y1    | X1Y0         |                 1 |          74 |               0 |        8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK  | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[1].i_bufh_rx_outclk/O                                                                 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[1]                                                                            |
| g9        | src7      | BUFH/O          | None       | BUFHCE_X1Y24   | X1Y2         |                 1 |          73 |               0 |        8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[10].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[10].i_bufh_rx_outclk/O                                                                | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[10]                                                                           |
| g10       | src8      | BUFH/O          | None       | BUFHCE_X1Y48   | X1Y4         |                 1 |          73 |               0 |        8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[11].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[11].i_bufh_rx_outclk/O                                                                | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[11]                                                                           |
| g11       | src9      | BUFH/O          | None       | BUFHCE_X1Y36   | X1Y3         |                 1 |          73 |               0 |        8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[12].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[12].i_bufh_rx_outclk/O                                                                | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[12]                                                                           |
| g12       | src10     | BUFH/O          | None       | BUFHCE_X1Y37   | X1Y3         |                 1 |          73 |               0 |        8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[13].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[13].i_bufh_rx_outclk/O                                                                | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[13]                                                                           |
| g13       | src11     | BUFH/O          | None       | BUFHCE_X1Y38   | X1Y3         |                 1 |          73 |               0 |        8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[14].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[14].i_bufh_rx_outclk/O                                                                | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[14]                                                                           |
| g14       | src12     | BUFH/O          | None       | BUFHCE_X1Y49   | X1Y4         |                 1 |          73 |               0 |        8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[15].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[15].i_bufh_rx_outclk/O                                                                | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[15]                                                                           |
| g15       | src13     | BUFH/O          | None       | BUFHCE_X1Y25   | X1Y2         |                 1 |          73 |               0 |        8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[16].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[16].i_bufh_rx_outclk/O                                                                | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[16]                                                                           |
| g16       | src14     | BUFH/O          | None       | BUFHCE_X1Y26   | X1Y2         |                 1 |          73 |               0 |        8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[17].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[17].i_bufh_rx_outclk/O                                                                | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[17]                                                                           |
| g17       | src15     | BUFH/O          | None       | BUFHCE_X1Y50   | X1Y4         |                 1 |          73 |               0 |        8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[18].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[18].i_bufh_rx_outclk/O                                                                | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[18]                                                                           |
| g18       | src16     | BUFH/O          | None       | BUFHCE_X1Y39   | X1Y3         |                 1 |          73 |               0 |        8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[19].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[19].i_bufh_rx_outclk/O                                                                | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[19]                                                                           |
| g19       | src17     | BUFH/O          | None       | BUFHCE_X1Y60   | X1Y5         |                 1 |          73 |               0 |        8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[20].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[20].i_bufh_rx_outclk/O                                                                | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[20]                                                                           |
| g20       | src18     | BUFH/O          | None       | BUFHCE_X1Y61   | X1Y5         |                 1 |          73 |               0 |        8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[21].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[21].i_bufh_rx_outclk/O                                                                | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[21]                                                                           |
| g21       | src19     | BUFH/O          | None       | BUFHCE_X1Y72   | X1Y6         |                 1 |          73 |               0 |        8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[22].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[22].i_bufh_rx_outclk/O                                                                | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[22]                                                                           |
| g22       | src20     | BUFH/O          | None       | BUFHCE_X1Y73   | X1Y6         |                 1 |          73 |               0 |        8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[23].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[23].i_bufh_rx_outclk/O                                                                | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[23]                                                                           |
| g23       | src21     | BUFH/O          | None       | BUFHCE_X1Y74   | X1Y6         |                 1 |          73 |               0 |        8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[24].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[24].i_bufh_rx_outclk/O                                                                | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[24]                                                                           |
| g24       | src22     | BUFH/O          | None       | BUFHCE_X1Y75   | X1Y6         |                 1 |          73 |               0 |        8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[25].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[25].i_bufh_rx_outclk/O                                                                | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[25]                                                                           |
| g25       | src23     | BUFH/O          | None       | BUFHCE_X1Y84   | X1Y7         |                 1 |          73 |               0 |        8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[26].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[26].i_bufh_rx_outclk/O                                                                | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[26]                                                                           |
| g26       | src24     | BUFH/O          | None       | BUFHCE_X1Y62   | X1Y5         |                 1 |          73 |               0 |        8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[27].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[27].i_bufh_rx_outclk/O                                                                | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[27]                                                                           |
| g27       | src25     | BUFH/O          | None       | BUFHCE_X1Y85   | X1Y7         |                 1 |          73 |               0 |        8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[28].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[28].i_bufh_rx_outclk/O                                                                | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[28]                                                                           |
| g28       | src26     | BUFH/O          | None       | BUFHCE_X1Y86   | X1Y7         |                 1 |          73 |               0 |        8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[29].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[29].i_bufh_rx_outclk/O                                                                | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[29]                                                                           |
| g29       | src27     | BUFH/O          | None       | BUFHCE_X1Y2    | X1Y0         |                 1 |          73 |               0 |        8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK  | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[2].i_bufh_rx_outclk/O                                                                 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[2]                                                                            |
| g30       | src28     | BUFH/O          | None       | BUFHCE_X1Y87   | X1Y7         |                 1 |          73 |               0 |        8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[30].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[30].i_bufh_rx_outclk/O                                                                | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[30]                                                                           |
| g31       | src29     | BUFH/O          | None       | BUFHCE_X1Y63   | X1Y5         |                 1 |          73 |               0 |        8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[31].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[31].i_bufh_rx_outclk/O                                                                | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[31]                                                                           |
| g32       | src30     | BUFH/O          | None       | BUFHCE_X1Y108  | X1Y9         |                 1 |          73 |               0 |        8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[32].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[32].i_bufh_rx_outclk/O                                                                | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[32]                                                                           |
| g33       | src31     | BUFH/O          | None       | BUFHCE_X1Y109  | X1Y9         |                 1 |          73 |               0 |        8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[33].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[33].i_bufh_rx_outclk/O                                                                | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[33]                                                                           |
| g34       | src32     | BUFH/O          | None       | BUFHCE_X1Y110  | X1Y9         |                 1 |          73 |               0 |        8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[34].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[34].i_bufh_rx_outclk/O                                                                | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[34]                                                                           |
| g35       | src33     | BUFH/O          | None       | BUFHCE_X1Y111  | X1Y9         |                 1 |          73 |               0 |        8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[35].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[35].i_bufh_rx_outclk/O                                                                | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[35]                                                                           |
| g36       | src34     | BUFH/O          | None       | BUFHCE_X1Y12   | X1Y1         |                 1 |          73 |               0 |        8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK  | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[3].i_bufh_rx_outclk/O                                                                 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[3]                                                                            |
| g37       | src35     | BUFH/O          | None       | BUFHCE_X1Y13   | X1Y1         |                 1 |          73 |               0 |        8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK  | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[4].i_bufh_rx_outclk/O                                                                 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[4]                                                                            |
| g38       | src36     | BUFH/O          | None       | BUFHCE_X1Y14   | X1Y1         |                 1 |          73 |               0 |        8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[5].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK  | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[5].i_bufh_rx_outclk/O                                                                 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[5]                                                                            |
| g39       | src37     | BUFH/O          | None       | BUFHCE_X1Y15   | X1Y1         |                 1 |          73 |               0 |        8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[6].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK  | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[6].i_bufh_rx_outclk/O                                                                 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[6]                                                                            |
| g40       | src38     | BUFH/O          | None       | BUFHCE_X1Y3    | X1Y0         |                 1 |          73 |               0 |        8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK  | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[7].i_bufh_rx_outclk/O                                                                 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[7]                                                                            |
| g41       | src39     | BUFH/O          | None       | BUFHCE_X1Y51   | X1Y4         |                 1 |          73 |               0 |        8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[8].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK  | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[8].i_bufh_rx_outclk/O                                                                 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[8]                                                                            |
| g42       | src40     | BUFH/O          | None       | BUFHCE_X1Y27   | X1Y2         |                 1 |          73 |               0 |        8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[9].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK  | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[9].i_bufh_rx_outclk/O                                                                 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[9]                                                                            |
| g43       | src0      | BUFG/O          | None       | BUFGCTRL_X0Y3  | n/a          |                 1 |          53 |               0 |        4.115 | clk_ttc240_out_ttc_mmcm                                                                                    | U_ttc_core/i_ctp7_ttc_clocks/inst/clkout3_buf/O                                                                                                               | U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc240_out                                                                                                             |
| g44       | src1      | BUFH/O          | None       | BUFHCE_X0Y108  | X0Y9         |                 1 |           8 |               0 |        5.000 | clk_out1_v7_bd_clk_wiz_0_0                                                                                 | i_v7_bd/clk_wiz_0/inst/clkout1_buf_en/O                                                                                                                       | i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0_en_clk                                                                                                     |
| g45       | src1      | BUFGCTRL/O      | None       | BUFGCTRL_X0Y18 | n/a          |                 1 |           3 |               0 |        5.000 | clk_out1_v7_bd_clk_wiz_0_0                                                                                 | i_v7_bd/clk_wiz_0/inst/clkout1_buf/O                                                                                                                          | i_v7_bd/clk_wiz_0/inst/clk_out1                                                                                                                              |
| g46       | src41     | BUFR/O          | None       | BUFR_X0Y17     | X0Y4         |                 1 |           4 |               1 |      160.000 | divClk                                                                                                     | U_AxiVersion/GEN_DEVICE_DNA.DeviceDna_1/GEN_7SERIES.DeviceDna7Series_Inst/BUFR_Inst/O                                                                         | U_AxiVersion/GEN_DEVICE_DNA.DeviceDna_1/GEN_7SERIES.DeviceDna7Series_Inst/divClk                                                                             |
| g47       | src0      | BUFG/O          | None       | BUFGCTRL_X0Y4  | n/a          |                 1 |           1 |               0 |       24.691 | clkfbout_ttc_mmcm                                                                                          | U_ttc_core/i_ctp7_ttc_clocks/inst/clkf_buf/O                                                                                                                  | U_ttc_core/i_ctp7_ttc_clocks/inst/clkfbout_buf_ttc_mmcm                                                                                                      |
| g48       | src2      | BUFG/O          | None       | BUFGCTRL_X0Y19 | n/a          |                 1 |           1 |               0 |        3.333 | clkfbout                                                                                                   | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/fb_bufg_inst/O | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clkfbout_bufg |
+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+-----------+------------------------+------------+---------------------+--------------+-------------+-----------------+---------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Id | Global Id | Driver Type/Pin        | Constraint | Site                | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                                                                                               | Driver Pin                                                                                                                                                                       | Net                                                                                                                                                     |
+-----------+-----------+------------------------+------------+---------------------+--------------+-------------+-----------------+---------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| src0      | g0        | MMCME2_ADV/CLKOUT1     | None       | MMCME2_ADV_X0Y4     | X0Y4         |           1 |               0 |               8.230 | clk_ttc120_out_ttc_mmcm                                                                                    | U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1                                                                                                                          | U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm                                                                                               |
| src0      | g43       | MMCME2_ADV/CLKOUT2     | None       | MMCME2_ADV_X0Y4     | X0Y4         |           1 |               0 |               4.115 | clk_ttc240_out_ttc_mmcm                                                                                    | U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT2                                                                                                                          | U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc240_out_ttc_mmcm                                                                                               |
| src0      | g3        | MMCME2_ADV/CLKOUT0     | None       | MMCME2_ADV_X0Y4     | X0Y4         |           1 |               0 |              24.691 | clk_ttc40_out_ttc_mmcm                                                                                     | U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT0                                                                                                                          | U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc40_out_ttc_mmcm                                                                                                |
| src0      | g47       | MMCME2_ADV/CLKFBOUT    | None       | MMCME2_ADV_X0Y4     | X0Y4         |           1 |               0 |              24.691 | clkfbout_ttc_mmcm                                                                                          | U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKFBOUT                                                                                                                         | U_ttc_core/i_ctp7_ttc_clocks/inst/clkfbout_ttc_mmcm                                                                                                     |
| src1      | g44, g45  | MMCME2_ADV/CLKOUT0     | None       | MMCME2_ADV_X0Y9     | X0Y9         |           2 |               0 |               5.000 | clk_out1_v7_bd_clk_wiz_0_0                                                                                 | i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0                                                                                                                                     | i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0                                                                                                       |
| src1      | g1, g2    | MMCME2_ADV/CLKOUT2     | None       | MMCME2_ADV_X0Y9     | X0Y9         |           2 |               0 |              20.000 | clk_out3_v7_bd_clk_wiz_0_0                                                                                 | i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2                                                                                                                                     | i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0                                                                                                       |
| src2      | g4        | MMCME2_ADV/CLKOUT0     | None       | MMCME2_ADV_X0Y6     | X0Y6         |           1 |               0 |               3.333 | clk_out                                                                                                    | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0  | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out  |
| src2      | g48       | MMCME2_ADV/CLKFBOUT    | None       | MMCME2_ADV_X0Y6     | X0Y6         |           1 |               0 |               3.333 | clkfbout                                                                                                   | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKFBOUT | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clkfbout |
| src3      | g5        | BSCANE2/TCK            | None       | BSCAN_X0Y0          | X0Y4         |           1 |               0 |              33.000 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                                                                    |
| src4      | g6        | LUT1/O                 | None       | SLICE_X51Y249       | X0Y4         |           1 |               0 |             160.000 | divClk                                                                                                     | U_AxiVersion/GEN_DEVICE_DNA.DeviceDna_1/GEN_7SERIES.DeviceDna7Series_Inst/DNA_CLK_INV_BUFR_i_1/O                                                                                 | U_AxiVersion/GEN_DEVICE_DNA.DeviceDna_1/GEN_7SERIES.DeviceDna7Series_Inst/I                                                                             |
| src5      | g7        | GTHE2_CHANNEL/RXOUTCLK | None       | GTHE2_CHANNEL_X1Y1  | X1Y0         |           1 |               0 |               8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK  | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK                                                                        | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                         |
| src6      | g8        | GTHE2_CHANNEL/RXOUTCLK | None       | GTHE2_CHANNEL_X1Y2  | X1Y0         |           1 |               0 |               8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK  | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK                                                                        | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                         |
| src7      | g9        | GTHE2_CHANNEL/RXOUTCLK | None       | GTHE2_CHANNEL_X1Y10 | X1Y2         |           1 |               0 |               8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[10].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[10].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK                                                                       | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[10].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |
| src8      | g10       | GTHE2_CHANNEL/RXOUTCLK | None       | GTHE2_CHANNEL_X1Y17 | X1Y4         |           1 |               0 |               8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[11].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[11].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK                                                                       | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[11].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |
| src9      | g11       | GTHE2_CHANNEL/RXOUTCLK | None       | GTHE2_CHANNEL_X1Y13 | X1Y3         |           1 |               0 |               8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[12].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[12].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK                                                                       | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[12].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |
| src10     | g12       | GTHE2_CHANNEL/RXOUTCLK | None       | GTHE2_CHANNEL_X1Y14 | X1Y3         |           1 |               0 |               8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[13].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[13].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK                                                                       | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[13].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |
| src11     | g13       | GTHE2_CHANNEL/RXOUTCLK | None       | GTHE2_CHANNEL_X1Y15 | X1Y3         |           1 |               0 |               8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[14].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[14].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK                                                                       | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[14].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |
| src12     | g14       | GTHE2_CHANNEL/RXOUTCLK | None       | GTHE2_CHANNEL_X1Y16 | X1Y4         |           1 |               0 |               8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[15].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[15].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK                                                                       | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[15].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |
| src13     | g15       | GTHE2_CHANNEL/RXOUTCLK | None       | GTHE2_CHANNEL_X1Y11 | X1Y2         |           1 |               0 |               8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[16].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[16].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK                                                                       | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[16].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |
| src14     | g16       | GTHE2_CHANNEL/RXOUTCLK | None       | GTHE2_CHANNEL_X1Y9  | X1Y2         |           1 |               0 |               8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[17].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[17].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK                                                                       | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[17].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |
| src15     | g17       | GTHE2_CHANNEL/RXOUTCLK | None       | GTHE2_CHANNEL_X1Y18 | X1Y4         |           1 |               0 |               8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[18].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[18].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK                                                                       | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[18].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |
| src16     | g18       | GTHE2_CHANNEL/RXOUTCLK | None       | GTHE2_CHANNEL_X1Y12 | X1Y3         |           1 |               0 |               8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[19].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[19].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK                                                                       | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[19].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |
| src17     | g19       | GTHE2_CHANNEL/RXOUTCLK | None       | GTHE2_CHANNEL_X1Y21 | X1Y5         |           1 |               0 |               8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[20].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[20].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK                                                                       | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[20].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |
| src18     | g20       | GTHE2_CHANNEL/RXOUTCLK | None       | GTHE2_CHANNEL_X1Y22 | X1Y5         |           1 |               0 |               8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[21].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[21].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK                                                                       | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[21].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |
| src19     | g21       | GTHE2_CHANNEL/RXOUTCLK | None       | GTHE2_CHANNEL_X1Y24 | X1Y6         |           1 |               0 |               8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[22].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[22].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK                                                                       | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[22].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |
| src20     | g22       | GTHE2_CHANNEL/RXOUTCLK | None       | GTHE2_CHANNEL_X1Y25 | X1Y6         |           1 |               0 |               8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[23].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[23].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK                                                                       | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[23].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |
| src21     | g23       | GTHE2_CHANNEL/RXOUTCLK | None       | GTHE2_CHANNEL_X1Y26 | X1Y6         |           1 |               0 |               8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[24].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[24].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK                                                                       | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[24].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |
| src22     | g24       | GTHE2_CHANNEL/RXOUTCLK | None       | GTHE2_CHANNEL_X1Y27 | X1Y6         |           1 |               0 |               8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[25].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[25].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK                                                                       | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[25].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |
| src23     | g25       | GTHE2_CHANNEL/RXOUTCLK | None       | GTHE2_CHANNEL_X1Y28 | X1Y7         |           1 |               0 |               8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[26].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[26].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK                                                                       | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[26].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |
| src24     | g26       | GTHE2_CHANNEL/RXOUTCLK | None       | GTHE2_CHANNEL_X1Y23 | X1Y5         |           1 |               0 |               8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[27].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[27].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK                                                                       | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[27].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |
| src25     | g27       | GTHE2_CHANNEL/RXOUTCLK | None       | GTHE2_CHANNEL_X1Y29 | X1Y7         |           1 |               0 |               8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[28].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[28].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK                                                                       | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[28].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |
| src26     | g28       | GTHE2_CHANNEL/RXOUTCLK | None       | GTHE2_CHANNEL_X1Y30 | X1Y7         |           1 |               0 |               8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[29].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[29].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK                                                                       | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[29].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |
| src27     | g29       | GTHE2_CHANNEL/RXOUTCLK | None       | GTHE2_CHANNEL_X1Y3  | X1Y0         |           1 |               0 |               8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK  | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK                                                                        | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                         |
| src28     | g30       | GTHE2_CHANNEL/RXOUTCLK | None       | GTHE2_CHANNEL_X1Y31 | X1Y7         |           1 |               0 |               8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[30].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[30].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK                                                                       | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[30].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |
| src29     | g31       | GTHE2_CHANNEL/RXOUTCLK | None       | GTHE2_CHANNEL_X1Y20 | X1Y5         |           1 |               0 |               8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[31].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[31].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK                                                                       | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[31].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |
| src30     | g32       | GTHE2_CHANNEL/RXOUTCLK | None       | GTHE2_CHANNEL_X1Y36 | X1Y9         |           1 |               0 |               8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[32].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[32].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK                                                                       | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[32].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |
| src31     | g33       | GTHE2_CHANNEL/RXOUTCLK | None       | GTHE2_CHANNEL_X1Y38 | X1Y9         |           1 |               0 |               8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[33].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[33].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK                                                                       | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[33].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |
| src32     | g34       | GTHE2_CHANNEL/RXOUTCLK | None       | GTHE2_CHANNEL_X1Y39 | X1Y9         |           1 |               0 |               8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[34].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[34].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK                                                                       | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[34].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |
| src33     | g35       | GTHE2_CHANNEL/RXOUTCLK | None       | GTHE2_CHANNEL_X1Y37 | X1Y9         |           1 |               0 |               8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[35].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[35].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK                                                                       | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[35].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |
| src34     | g36       | GTHE2_CHANNEL/RXOUTCLK | None       | GTHE2_CHANNEL_X1Y4  | X1Y1         |           1 |               0 |               8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK  | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK                                                                        | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                         |
| src35     | g37       | GTHE2_CHANNEL/RXOUTCLK | None       | GTHE2_CHANNEL_X1Y5  | X1Y1         |           1 |               0 |               8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK  | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK                                                                        | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                         |
| src36     | g38       | GTHE2_CHANNEL/RXOUTCLK | None       | GTHE2_CHANNEL_X1Y6  | X1Y1         |           1 |               0 |               8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[5].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK  | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[5].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK                                                                        | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[5].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                         |
| src37     | g39       | GTHE2_CHANNEL/RXOUTCLK | None       | GTHE2_CHANNEL_X1Y7  | X1Y1         |           1 |               0 |               8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[6].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK  | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[6].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK                                                                        | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[6].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                         |
| src38     | g40       | GTHE2_CHANNEL/RXOUTCLK | None       | GTHE2_CHANNEL_X1Y0  | X1Y0         |           1 |               0 |               8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK  | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK                                                                        | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                         |
| src39     | g41       | GTHE2_CHANNEL/RXOUTCLK | None       | GTHE2_CHANNEL_X1Y19 | X1Y4         |           1 |               0 |               8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[8].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK  | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[8].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK                                                                        | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[8].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                         |
| src40     | g42       | GTHE2_CHANNEL/RXOUTCLK | None       | GTHE2_CHANNEL_X1Y8  | X1Y2         |           1 |               0 |               8.333 | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[9].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK  | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[9].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK                                                                        | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[9].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                         |
| src41     | g46       | BUFGCTRL/O             | None       | BUFGCTRL_X0Y16      | n/a          |       11777 |               0 |              20.000 | clk_out3_v7_bd_clk_wiz_0_0                                                                                 | i_v7_bd/clk_wiz_0/inst/clkout3_buf/O                                                                                                                                             | i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                         |
+-----------+-----------+------------------------+------------+---------------------+--------------+-------------+-----------------+---------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  5300 |    0 |  1850 |    0 |   140 |    0 |    70 |    0 |   140 |
| X1Y0              |    7 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    4 |     4 |    0 |     0 |    0 |    50 |    0 |    50 | 6624 |  5800 | 2805 |  2550 |    0 |   160 |   10 |    80 |    0 |   220 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  5300 |    0 |  1850 |    0 |   140 |    0 |    70 |    0 |   140 |
| X1Y1              |    8 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    4 |     4 |    0 |     0 |    0 |    50 |    0 |    50 | 4899 |  5550 | 1693 |  2475 |    1 |   150 |    4 |    75 |    0 |   220 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  5300 |    0 |  1850 |    0 |   140 |    0 |    70 |    0 |   140 |
| X1Y2              |    7 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    4 |     4 |    0 |     1 |    0 |    50 |    0 |    50 | 3379 |  5550 | 1084 |  2475 |    0 |   150 |    4 |    75 |    0 |   220 |
| X0Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  5300 |    0 |  1850 |    0 |   140 |    0 |    70 |    0 |   140 |
| X1Y3              |    7 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    4 |     4 |    0 |     0 |    0 |    50 |    0 |    50 | 3552 |  5800 | 1313 |  2550 |    0 |   160 |    4 |    80 |    0 |   220 |
| X0Y4              |    3 |    12 |    1 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 |    3 |  4700 |    0 |  1850 |    0 |   140 |    0 |    70 |    0 |   140 |
| X1Y4              |    7 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    4 |     4 |    0 |     0 |    0 |    50 |    0 |    50 | 3508 |  5550 | 1130 |  2475 |    0 |   150 |    4 |    75 |    0 |   220 |
| X0Y5              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 |   78 |  4700 |   10 |  1850 |    0 |   140 |    0 |    70 |    0 |   140 |
| X1Y5              |    7 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    4 |     4 |    0 |     1 |    0 |    50 |    0 |    50 | 3605 |  5550 | 1241 |  2475 |    0 |   150 |    4 |    75 |    0 |   220 |
| X0Y6              |    6 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |   17 |    50 |   18 |    50 | 4104 |  5300 | 1149 |  1850 |    0 |   140 |    4 |    70 |    0 |   140 |
| X1Y6              |    7 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    4 |     4 |    0 |     0 |    0 |    50 |    0 |    50 | 3441 |  5800 | 1213 |  2550 |    0 |   160 |    4 |    80 |    0 |   220 |
| X0Y7              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    1 |    50 |    0 |    50 |  734 |  5300 |  103 |  1850 |    0 |   140 |    0 |    70 |    0 |   140 |
| X1Y7              |    7 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    4 |     4 |    0 |     0 |    0 |    50 |    0 |    50 | 3022 |  5550 | 1060 |  2475 |    1 |   150 |    4 |    75 |    0 |   220 |
| X0Y8              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 |   78 |  5300 |    8 |  1850 |    0 |   140 |    0 |    70 |    0 |   140 |
| X1Y8              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     1 |    0 |    50 |    0 |    50 |  687 |  5550 |  195 |  2475 |    0 |   150 |    0 |    75 |    0 |   220 |
| X0Y9              |    3 |    12 |    1 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 |   91 |  5300 |   15 |  1850 |    0 |   140 |    0 |    70 |    0 |   140 |
| X1Y9              |    7 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    4 |     4 |    0 |     0 |    0 |    50 |    0 |    50 | 2961 |  5800 | 1097 |  2550 |    0 |   160 |    4 |    80 |    0 |   220 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


5. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y9 |  3 |  7 |
| Y8 |  1 |  3 |
| Y7 |  2 |  7 |
| Y6 |  6 |  7 |
| Y5 |  1 |  7 |
| Y4 |  3 |  7 |
| Y3 |  0 |  7 |
| Y2 |  0 |  7 |
| Y1 |  0 |  8 |
| Y0 |  0 |  7 |
+----+----+----+


6. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+-------------------------+-------------+---------------+-------------+----------+----------------+----------+--------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                   | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                              |
+-----------+-----------------+-------------------+-------------------------+-------------+---------------+-------------+----------+----------------+----------+--------------------------------------------------+
| g0        | BUFG/O          | n/a               | clk_ttc120_out_ttc_mmcm |       8.230 | {0.000 4.115} |       20128 |        0 |              0 |       36 | U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out |
+-----------+-----------------+-------------------+-------------------------+-------------+---------------+-------------+----------+----------------+----------+--------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-------+
|    | X0 | X1    |
+----+----+-------+
| Y9 |  0 |  1468 |
| Y8 |  0 |   379 |
| Y7 |  0 |  1522 |
| Y6 |  0 |  1771 |
| Y5 |  0 |  1867 |
| Y4 |  0 |  1779 |
| Y3 |  0 |  1834 |
| Y2 |  0 |  1704 |
| Y1 |  0 |  2587 |
| Y0 |  0 |  5253 |
+----+----+-------+


7. Device Cell Placement Summary for Global Clock g1
----------------------------------------------------

+-----------+-----------------+-------------------+----------------------------+-------------+----------------+-------------+----------+----------------+----------+---------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                      | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                             |
+-----------+-----------------+-------------------+----------------------------+-------------+----------------+-------------+----------+----------------+----------+---------------------------------+
| g1        | BUFGCTRL/O      | n/a               | clk_out3_v7_bd_clk_wiz_0_0 |      20.000 | {0.000 10.000} |       11651 |        0 |              2 |       36 | i_v7_bd/clk_wiz_0/inst/clk_out3 |
+-----------+-----------------+-------------------+----------------------------+-------------+----------------+-------------+----------+----------------+----------+---------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-------+-------+
|    | X0    | X1    |
+----+-------+-------+
| Y9 |     0 |   872 |
| Y8 |    78 |   196 |
| Y7 |   321 |   841 |
| Y6 |  2461 |   922 |
| Y5 |    79 |  1011 |
| Y4 |     2 |   970 |
| Y3 |     0 |   984 |
| Y2 |     0 |   983 |
| Y1 |     0 |  1033 |
| Y0 |     0 |   936 |
+----+-------+-------+


8. Device Cell Placement Summary for Global Clock g2
----------------------------------------------------

+-----------+-----------------+-------------------+----------------------------+-------------+----------------+-------------+----------+----------------+----------+----------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                      | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                      |
+-----------+-----------------+-------------------+----------------------------+-------------+----------------+-------------+----------+----------------+----------+----------------------------------------------------------+
| g2        | BUFH/O          | X0Y9              | clk_out3_v7_bd_clk_wiz_0_0 |      20.000 | {0.000 10.000} |           8 |        0 |              0 |        0 | i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0_en_clk |
+-----------+-----------------+-------------------+----------------------------+-------------+----------------+-------------+----------+----------------+----------+----------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+--------+----+
|    | X0     | X1 |
+----+--------+----+
| Y9 |  (D) 8 |  0 |
| Y8 |      0 |  0 |
| Y7 |      0 |  0 |
| Y6 |      0 |  0 |
| Y5 |      0 |  0 |
| Y4 |      0 |  0 |
| Y3 |      0 |  0 |
| Y2 |      0 |  0 |
| Y1 |      0 |  0 |
| Y0 |      0 |  0 |
+----+--------+----+


9. Device Cell Placement Summary for Global Clock g3
----------------------------------------------------

+-----------+-----------------+-------------------+------------------------+-------------+----------------+-------------+----------+----------------+----------+-------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                  | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                             |
+-----------+-----------------+-------------------+------------------------+-------------+----------------+-------------+----------+----------------+----------+-------------------------------------------------+
| g3        | BUFG/O          | n/a               | clk_ttc40_out_ttc_mmcm |      24.691 | {0.000 12.345} |        5066 |        0 |              0 |        0 | U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc40_out |
+-----------+-----------------+-------------------+------------------------+-------------+----------------+-------------+----------+----------------+----------+-------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------+------+
|    | X0   | X1   |
+----+------+------+
| Y9 |    0 |  364 |
| Y8 |    0 |  115 |
| Y7 |  415 |  400 |
| Y6 |  374 |  493 |
| Y5 |    0 |  470 |
| Y4 |    0 |  504 |
| Y3 |    0 |  477 |
| Y2 |    0 |  436 |
| Y1 |    0 |  569 |
| Y0 |    0 |  449 |
+----+------+------+


10. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+---------+-------------+---------------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock   | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                       |
+-----------+-----------------+-------------------+---------+-------------+---------------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
| g4        | BUFG/O          | n/a               | clk_out |       3.333 | {0.833 2.500} |        1338 |        0 |              0 |        0 | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out |
+-----------+-----------------+-------------------+---------+-------------+---------------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-------+----+
|    | X0    | X1 |
+----+-------+----+
| Y9 |     0 |  0 |
| Y8 |     0 |  0 |
| Y7 |     0 |  0 |
| Y6 |  1338 |  0 |
| Y5 |     0 |  0 |
| Y4 |     0 |  0 |
| Y3 |     0 |  0 |
| Y2 |     0 |  0 |
| Y1 |     0 |  0 |
| Y0 |     0 |  0 |
+----+-------+----+


11. Device Cell Placement Summary for Global Clock g5
-----------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------+-------------+----------------+-------------+----------+----------------+----------+----------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                      | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                    |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------+-------------+----------------+-------------+----------+----------------+----------+----------------------------------------+
| g5        | BUFG/O          | n/a               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK |      33.000 | {0.000 16.500} |         458 |        0 |              0 |        0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------+-------------+----------------+-------------+----------+----------------+----------+----------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+------+
|    | X0 | X1   |
+----+----+------+
| Y9 |  0 |    0 |
| Y8 |  0 |    0 |
| Y7 |  0 |    0 |
| Y6 |  0 |    0 |
| Y5 |  0 |    0 |
| Y4 |  0 |    0 |
| Y3 |  0 |    0 |
| Y2 |  0 |    0 |
| Y1 |  0 |  458 |
| Y0 |  0 |    0 |
+----+----+------+


12. Device Cell Placement Summary for Global Clock g6
-----------------------------------------------------

+-----------+-----------------+-------------------+------------+-------------+------------------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock      | Period (ns) | Waveform (ns)    | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                  |
+-----------+-----------------+-------------------+------------+-------------+------------------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------+
| g6        | BUFR/O          | X0Y9              | locClkInvR |     160.000 | {80.000 160.000} |          76 |        0 |              0 |        0 | U_AxiVersion/GEN_DEVICE_DNA.DeviceDna_1/GEN_7SERIES.DeviceDna7Series_Inst/locClkInvR |
+-----------+-----------------+-------------------+------------+-------------+------------------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+---------+----+
|    | X0      | X1 |
+----+---------+----+
| Y9 |  (D) 76 |  0 |
| Y8 |       0 |  0 |
| Y7 |       0 |  0 |
| Y6 |       0 |  0 |
| Y5 |       0 |  0 |
| Y4 |       0 |  0 |
| Y3 |       0 |  0 |
| Y2 |       0 |  0 |
| Y1 |       0 |  0 |
| Y0 |       0 |  0 |
+----+---------+----+


13. Device Cell Placement Summary for Global Clock g7
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                     | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                               |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
| g7        | BUFH/O          | X1Y0              | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK |       8.333 | {0.000 4.167} |          72 |        0 |              0 |        1 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[0] |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+---------+
|    | X0 | X1      |
+----+----+---------+
| Y9 |  0 |       0 |
| Y8 |  0 |       0 |
| Y7 |  0 |       0 |
| Y6 |  0 |       0 |
| Y5 |  0 |       0 |
| Y4 |  0 |       0 |
| Y3 |  0 |       0 |
| Y2 |  0 |       0 |
| Y1 |  0 |       0 |
| Y0 |  0 |  (D) 73 |
+----+----+---------+


14. Device Cell Placement Summary for Global Clock g8
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                     | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                               |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
| g8        | BUFH/O          | X1Y0              | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK |       8.333 | {0.000 4.167} |          72 |        0 |              0 |        1 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[1] |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+---------+
|    | X0 | X1      |
+----+----+---------+
| Y9 |  0 |       0 |
| Y8 |  0 |       0 |
| Y7 |  0 |       0 |
| Y6 |  0 |       0 |
| Y5 |  0 |       0 |
| Y4 |  0 |       0 |
| Y3 |  0 |       0 |
| Y2 |  0 |       0 |
| Y1 |  0 |       0 |
| Y0 |  0 |  (D) 73 |
+----+----+---------+


15. Device Cell Placement Summary for Global Clock g9
-----------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                      | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| g9        | BUFH/O          | X1Y2              | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[10].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK |       8.333 | {0.000 4.167} |          71 |        0 |              0 |        1 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[10] |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+---------+
|    | X0 | X1      |
+----+----+---------+
| Y9 |  0 |       0 |
| Y8 |  0 |       0 |
| Y7 |  0 |       0 |
| Y6 |  0 |       0 |
| Y5 |  0 |       0 |
| Y4 |  0 |       0 |
| Y3 |  0 |       0 |
| Y2 |  0 |  (D) 72 |
| Y1 |  0 |       0 |
| Y0 |  0 |       0 |
+----+----+---------+


16. Device Cell Placement Summary for Global Clock g10
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                      | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| g10       | BUFH/O          | X1Y4              | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[11].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK |       8.333 | {0.000 4.167} |          71 |        0 |              0 |        1 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[11] |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+---------+
|    | X0 | X1      |
+----+----+---------+
| Y9 |  0 |       0 |
| Y8 |  0 |       0 |
| Y7 |  0 |       0 |
| Y6 |  0 |       0 |
| Y5 |  0 |       0 |
| Y4 |  0 |  (D) 72 |
| Y3 |  0 |       0 |
| Y2 |  0 |       0 |
| Y1 |  0 |       0 |
| Y0 |  0 |       0 |
+----+----+---------+


17. Device Cell Placement Summary for Global Clock g11
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                      | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| g11       | BUFH/O          | X1Y3              | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[12].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK |       8.333 | {0.000 4.167} |          71 |        0 |              0 |        1 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[12] |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+---------+
|    | X0 | X1      |
+----+----+---------+
| Y9 |  0 |       0 |
| Y8 |  0 |       0 |
| Y7 |  0 |       0 |
| Y6 |  0 |       0 |
| Y5 |  0 |       0 |
| Y4 |  0 |       0 |
| Y3 |  0 |  (D) 72 |
| Y2 |  0 |       0 |
| Y1 |  0 |       0 |
| Y0 |  0 |       0 |
+----+----+---------+


18. Device Cell Placement Summary for Global Clock g12
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                      | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| g12       | BUFH/O          | X1Y3              | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[13].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK |       8.333 | {0.000 4.167} |          71 |        0 |              0 |        1 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[13] |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+---------+
|    | X0 | X1      |
+----+----+---------+
| Y9 |  0 |       0 |
| Y8 |  0 |       0 |
| Y7 |  0 |       0 |
| Y6 |  0 |       0 |
| Y5 |  0 |       0 |
| Y4 |  0 |       0 |
| Y3 |  0 |  (D) 72 |
| Y2 |  0 |       0 |
| Y1 |  0 |       0 |
| Y0 |  0 |       0 |
+----+----+---------+


19. Device Cell Placement Summary for Global Clock g13
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                      | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| g13       | BUFH/O          | X1Y3              | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[14].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK |       8.333 | {0.000 4.167} |          71 |        0 |              0 |        1 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[14] |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+---------+
|    | X0 | X1      |
+----+----+---------+
| Y9 |  0 |       0 |
| Y8 |  0 |       0 |
| Y7 |  0 |       0 |
| Y6 |  0 |       0 |
| Y5 |  0 |       0 |
| Y4 |  0 |       0 |
| Y3 |  0 |  (D) 72 |
| Y2 |  0 |       0 |
| Y1 |  0 |       0 |
| Y0 |  0 |       0 |
+----+----+---------+


20. Device Cell Placement Summary for Global Clock g14
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                      | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| g14       | BUFH/O          | X1Y4              | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[15].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK |       8.333 | {0.000 4.167} |          71 |        0 |              0 |        1 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[15] |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+---------+
|    | X0 | X1      |
+----+----+---------+
| Y9 |  0 |       0 |
| Y8 |  0 |       0 |
| Y7 |  0 |       0 |
| Y6 |  0 |       0 |
| Y5 |  0 |       0 |
| Y4 |  0 |  (D) 72 |
| Y3 |  0 |       0 |
| Y2 |  0 |       0 |
| Y1 |  0 |       0 |
| Y0 |  0 |       0 |
+----+----+---------+


21. Device Cell Placement Summary for Global Clock g15
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                      | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| g15       | BUFH/O          | X1Y2              | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[16].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK |       8.333 | {0.000 4.167} |          71 |        0 |              0 |        1 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[16] |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+---------+
|    | X0 | X1      |
+----+----+---------+
| Y9 |  0 |       0 |
| Y8 |  0 |       0 |
| Y7 |  0 |       0 |
| Y6 |  0 |       0 |
| Y5 |  0 |       0 |
| Y4 |  0 |       0 |
| Y3 |  0 |       0 |
| Y2 |  0 |  (D) 72 |
| Y1 |  0 |       0 |
| Y0 |  0 |       0 |
+----+----+---------+


22. Device Cell Placement Summary for Global Clock g16
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                      | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| g16       | BUFH/O          | X1Y2              | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[17].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK |       8.333 | {0.000 4.167} |          71 |        0 |              0 |        1 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[17] |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+---------+
|    | X0 | X1      |
+----+----+---------+
| Y9 |  0 |       0 |
| Y8 |  0 |       0 |
| Y7 |  0 |       0 |
| Y6 |  0 |       0 |
| Y5 |  0 |       0 |
| Y4 |  0 |       0 |
| Y3 |  0 |       0 |
| Y2 |  0 |  (D) 72 |
| Y1 |  0 |       0 |
| Y0 |  0 |       0 |
+----+----+---------+


23. Device Cell Placement Summary for Global Clock g17
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                      | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| g17       | BUFH/O          | X1Y4              | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[18].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK |       8.333 | {0.000 4.167} |          71 |        0 |              0 |        1 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[18] |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+---------+
|    | X0 | X1      |
+----+----+---------+
| Y9 |  0 |       0 |
| Y8 |  0 |       0 |
| Y7 |  0 |       0 |
| Y6 |  0 |       0 |
| Y5 |  0 |       0 |
| Y4 |  0 |  (D) 72 |
| Y3 |  0 |       0 |
| Y2 |  0 |       0 |
| Y1 |  0 |       0 |
| Y0 |  0 |       0 |
+----+----+---------+


24. Device Cell Placement Summary for Global Clock g18
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                      | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| g18       | BUFH/O          | X1Y3              | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[19].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK |       8.333 | {0.000 4.167} |          71 |        0 |              0 |        1 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[19] |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+---------+
|    | X0 | X1      |
+----+----+---------+
| Y9 |  0 |       0 |
| Y8 |  0 |       0 |
| Y7 |  0 |       0 |
| Y6 |  0 |       0 |
| Y5 |  0 |       0 |
| Y4 |  0 |       0 |
| Y3 |  0 |  (D) 72 |
| Y2 |  0 |       0 |
| Y1 |  0 |       0 |
| Y0 |  0 |       0 |
+----+----+---------+


25. Device Cell Placement Summary for Global Clock g19
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                      | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| g19       | BUFH/O          | X1Y5              | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[20].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK |       8.333 | {0.000 4.167} |          71 |        0 |              0 |        1 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[20] |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+---------+
|    | X0 | X1      |
+----+----+---------+
| Y9 |  0 |       0 |
| Y8 |  0 |       0 |
| Y7 |  0 |       0 |
| Y6 |  0 |       0 |
| Y5 |  0 |  (D) 72 |
| Y4 |  0 |       0 |
| Y3 |  0 |       0 |
| Y2 |  0 |       0 |
| Y1 |  0 |       0 |
| Y0 |  0 |       0 |
+----+----+---------+


26. Device Cell Placement Summary for Global Clock g20
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                      | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| g20       | BUFH/O          | X1Y5              | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[21].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK |       8.333 | {0.000 4.167} |          71 |        0 |              0 |        1 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[21] |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+---------+
|    | X0 | X1      |
+----+----+---------+
| Y9 |  0 |       0 |
| Y8 |  0 |       0 |
| Y7 |  0 |       0 |
| Y6 |  0 |       0 |
| Y5 |  0 |  (D) 72 |
| Y4 |  0 |       0 |
| Y3 |  0 |       0 |
| Y2 |  0 |       0 |
| Y1 |  0 |       0 |
| Y0 |  0 |       0 |
+----+----+---------+


27. Device Cell Placement Summary for Global Clock g21
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                      | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| g21       | BUFH/O          | X1Y6              | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[22].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK |       8.333 | {0.000 4.167} |          71 |        0 |              0 |        1 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[22] |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+---------+
|    | X0 | X1      |
+----+----+---------+
| Y9 |  0 |       0 |
| Y8 |  0 |       0 |
| Y7 |  0 |       0 |
| Y6 |  0 |  (D) 72 |
| Y5 |  0 |       0 |
| Y4 |  0 |       0 |
| Y3 |  0 |       0 |
| Y2 |  0 |       0 |
| Y1 |  0 |       0 |
| Y0 |  0 |       0 |
+----+----+---------+


28. Device Cell Placement Summary for Global Clock g22
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                      | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| g22       | BUFH/O          | X1Y6              | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[23].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK |       8.333 | {0.000 4.167} |          71 |        0 |              0 |        1 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[23] |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+---------+
|    | X0 | X1      |
+----+----+---------+
| Y9 |  0 |       0 |
| Y8 |  0 |       0 |
| Y7 |  0 |       0 |
| Y6 |  0 |  (D) 72 |
| Y5 |  0 |       0 |
| Y4 |  0 |       0 |
| Y3 |  0 |       0 |
| Y2 |  0 |       0 |
| Y1 |  0 |       0 |
| Y0 |  0 |       0 |
+----+----+---------+


29. Device Cell Placement Summary for Global Clock g23
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                      | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| g23       | BUFH/O          | X1Y6              | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[24].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK |       8.333 | {0.000 4.167} |          71 |        0 |              0 |        1 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[24] |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+---------+
|    | X0 | X1      |
+----+----+---------+
| Y9 |  0 |       0 |
| Y8 |  0 |       0 |
| Y7 |  0 |       0 |
| Y6 |  0 |  (D) 72 |
| Y5 |  0 |       0 |
| Y4 |  0 |       0 |
| Y3 |  0 |       0 |
| Y2 |  0 |       0 |
| Y1 |  0 |       0 |
| Y0 |  0 |       0 |
+----+----+---------+


30. Device Cell Placement Summary for Global Clock g24
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                      | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| g24       | BUFH/O          | X1Y6              | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[25].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK |       8.333 | {0.000 4.167} |          71 |        0 |              0 |        1 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[25] |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+---------+
|    | X0 | X1      |
+----+----+---------+
| Y9 |  0 |       0 |
| Y8 |  0 |       0 |
| Y7 |  0 |       0 |
| Y6 |  0 |  (D) 72 |
| Y5 |  0 |       0 |
| Y4 |  0 |       0 |
| Y3 |  0 |       0 |
| Y2 |  0 |       0 |
| Y1 |  0 |       0 |
| Y0 |  0 |       0 |
+----+----+---------+


31. Device Cell Placement Summary for Global Clock g25
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                      | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| g25       | BUFH/O          | X1Y7              | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[26].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK |       8.333 | {0.000 4.167} |          71 |        0 |              0 |        1 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[26] |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+---------+
|    | X0 | X1      |
+----+----+---------+
| Y9 |  0 |       0 |
| Y8 |  0 |       0 |
| Y7 |  0 |  (D) 72 |
| Y6 |  0 |       0 |
| Y5 |  0 |       0 |
| Y4 |  0 |       0 |
| Y3 |  0 |       0 |
| Y2 |  0 |       0 |
| Y1 |  0 |       0 |
| Y0 |  0 |       0 |
+----+----+---------+


32. Device Cell Placement Summary for Global Clock g26
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                      | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| g26       | BUFH/O          | X1Y5              | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[27].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK |       8.333 | {0.000 4.167} |          71 |        0 |              0 |        1 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[27] |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+---------+
|    | X0 | X1      |
+----+----+---------+
| Y9 |  0 |       0 |
| Y8 |  0 |       0 |
| Y7 |  0 |       0 |
| Y6 |  0 |       0 |
| Y5 |  0 |  (D) 72 |
| Y4 |  0 |       0 |
| Y3 |  0 |       0 |
| Y2 |  0 |       0 |
| Y1 |  0 |       0 |
| Y0 |  0 |       0 |
+----+----+---------+


33. Device Cell Placement Summary for Global Clock g27
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                      | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| g27       | BUFH/O          | X1Y7              | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[28].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK |       8.333 | {0.000 4.167} |          71 |        0 |              0 |        1 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[28] |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+---------+
|    | X0 | X1      |
+----+----+---------+
| Y9 |  0 |       0 |
| Y8 |  0 |       0 |
| Y7 |  0 |  (D) 72 |
| Y6 |  0 |       0 |
| Y5 |  0 |       0 |
| Y4 |  0 |       0 |
| Y3 |  0 |       0 |
| Y2 |  0 |       0 |
| Y1 |  0 |       0 |
| Y0 |  0 |       0 |
+----+----+---------+


34. Device Cell Placement Summary for Global Clock g28
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                      | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| g28       | BUFH/O          | X1Y7              | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[29].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK |       8.333 | {0.000 4.167} |          71 |        0 |              0 |        1 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[29] |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+---------+
|    | X0 | X1      |
+----+----+---------+
| Y9 |  0 |       0 |
| Y8 |  0 |       0 |
| Y7 |  0 |  (D) 72 |
| Y6 |  0 |       0 |
| Y5 |  0 |       0 |
| Y4 |  0 |       0 |
| Y3 |  0 |       0 |
| Y2 |  0 |       0 |
| Y1 |  0 |       0 |
| Y0 |  0 |       0 |
+----+----+---------+


35. Device Cell Placement Summary for Global Clock g29
------------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                     | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                               |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
| g29       | BUFH/O          | X1Y0              | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK |       8.333 | {0.000 4.167} |          71 |        0 |              0 |        1 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[2] |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+---------+
|    | X0 | X1      |
+----+----+---------+
| Y9 |  0 |       0 |
| Y8 |  0 |       0 |
| Y7 |  0 |       0 |
| Y6 |  0 |       0 |
| Y5 |  0 |       0 |
| Y4 |  0 |       0 |
| Y3 |  0 |       0 |
| Y2 |  0 |       0 |
| Y1 |  0 |       0 |
| Y0 |  0 |  (D) 72 |
+----+----+---------+


36. Device Cell Placement Summary for Global Clock g30
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                      | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| g30       | BUFH/O          | X1Y7              | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[30].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK |       8.333 | {0.000 4.167} |          71 |        0 |              0 |        1 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[30] |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+---------+
|    | X0 | X1      |
+----+----+---------+
| Y9 |  0 |       0 |
| Y8 |  0 |       0 |
| Y7 |  0 |  (D) 72 |
| Y6 |  0 |       0 |
| Y5 |  0 |       0 |
| Y4 |  0 |       0 |
| Y3 |  0 |       0 |
| Y2 |  0 |       0 |
| Y1 |  0 |       0 |
| Y0 |  0 |       0 |
+----+----+---------+


37. Device Cell Placement Summary for Global Clock g31
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                      | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| g31       | BUFH/O          | X1Y5              | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[31].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK |       8.333 | {0.000 4.167} |          71 |        0 |              0 |        1 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[31] |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+---------+
|    | X0 | X1      |
+----+----+---------+
| Y9 |  0 |       0 |
| Y8 |  0 |       0 |
| Y7 |  0 |       0 |
| Y6 |  0 |       0 |
| Y5 |  0 |  (D) 72 |
| Y4 |  0 |       0 |
| Y3 |  0 |       0 |
| Y2 |  0 |       0 |
| Y1 |  0 |       0 |
| Y0 |  0 |       0 |
+----+----+---------+


38. Device Cell Placement Summary for Global Clock g32
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                      | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| g32       | BUFH/O          | X1Y9              | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[32].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK |       8.333 | {0.000 4.167} |          71 |        0 |              0 |        1 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[32] |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+---------+
|    | X0 | X1      |
+----+----+---------+
| Y9 |  0 |  (D) 72 |
| Y8 |  0 |       0 |
| Y7 |  0 |       0 |
| Y6 |  0 |       0 |
| Y5 |  0 |       0 |
| Y4 |  0 |       0 |
| Y3 |  0 |       0 |
| Y2 |  0 |       0 |
| Y1 |  0 |       0 |
| Y0 |  0 |       0 |
+----+----+---------+


39. Device Cell Placement Summary for Global Clock g33
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                      | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| g33       | BUFH/O          | X1Y9              | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[33].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK |       8.333 | {0.000 4.167} |          71 |        0 |              0 |        1 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[33] |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+---------+
|    | X0 | X1      |
+----+----+---------+
| Y9 |  0 |  (D) 72 |
| Y8 |  0 |       0 |
| Y7 |  0 |       0 |
| Y6 |  0 |       0 |
| Y5 |  0 |       0 |
| Y4 |  0 |       0 |
| Y3 |  0 |       0 |
| Y2 |  0 |       0 |
| Y1 |  0 |       0 |
| Y0 |  0 |       0 |
+----+----+---------+


40. Device Cell Placement Summary for Global Clock g34
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                      | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| g34       | BUFH/O          | X1Y9              | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[34].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK |       8.333 | {0.000 4.167} |          71 |        0 |              0 |        1 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[34] |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+---------+
|    | X0 | X1      |
+----+----+---------+
| Y9 |  0 |  (D) 72 |
| Y8 |  0 |       0 |
| Y7 |  0 |       0 |
| Y6 |  0 |       0 |
| Y5 |  0 |       0 |
| Y4 |  0 |       0 |
| Y3 |  0 |       0 |
| Y2 |  0 |       0 |
| Y1 |  0 |       0 |
| Y0 |  0 |       0 |
+----+----+---------+


41. Device Cell Placement Summary for Global Clock g35
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                      | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| g35       | BUFH/O          | X1Y9              | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[35].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK |       8.333 | {0.000 4.167} |          71 |        0 |              0 |        1 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[35] |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+---------+
|    | X0 | X1      |
+----+----+---------+
| Y9 |  0 |  (D) 72 |
| Y8 |  0 |       0 |
| Y7 |  0 |       0 |
| Y6 |  0 |       0 |
| Y5 |  0 |       0 |
| Y4 |  0 |       0 |
| Y3 |  0 |       0 |
| Y2 |  0 |       0 |
| Y1 |  0 |       0 |
| Y0 |  0 |       0 |
+----+----+---------+


42. Device Cell Placement Summary for Global Clock g36
------------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                     | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                               |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
| g36       | BUFH/O          | X1Y1              | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK |       8.333 | {0.000 4.167} |          71 |        0 |              0 |        1 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[3] |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+---------+
|    | X0 | X1      |
+----+----+---------+
| Y9 |  0 |       0 |
| Y8 |  0 |       0 |
| Y7 |  0 |       0 |
| Y6 |  0 |       0 |
| Y5 |  0 |       0 |
| Y4 |  0 |       0 |
| Y3 |  0 |       0 |
| Y2 |  0 |       0 |
| Y1 |  0 |  (D) 72 |
| Y0 |  0 |       0 |
+----+----+---------+


43. Device Cell Placement Summary for Global Clock g37
------------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                     | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                               |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
| g37       | BUFH/O          | X1Y1              | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK |       8.333 | {0.000 4.167} |          71 |        0 |              0 |        1 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[4] |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+---------+
|    | X0 | X1      |
+----+----+---------+
| Y9 |  0 |       0 |
| Y8 |  0 |       0 |
| Y7 |  0 |       0 |
| Y6 |  0 |       0 |
| Y5 |  0 |       0 |
| Y4 |  0 |       0 |
| Y3 |  0 |       0 |
| Y2 |  0 |       0 |
| Y1 |  0 |  (D) 72 |
| Y0 |  0 |       0 |
+----+----+---------+


44. Device Cell Placement Summary for Global Clock g38
------------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                     | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                               |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
| g38       | BUFH/O          | X1Y1              | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[5].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK |       8.333 | {0.000 4.167} |          71 |        0 |              0 |        1 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[5] |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+---------+
|    | X0 | X1      |
+----+----+---------+
| Y9 |  0 |       0 |
| Y8 |  0 |       0 |
| Y7 |  0 |       0 |
| Y6 |  0 |       0 |
| Y5 |  0 |       0 |
| Y4 |  0 |       0 |
| Y3 |  0 |       0 |
| Y2 |  0 |       0 |
| Y1 |  0 |  (D) 72 |
| Y0 |  0 |       0 |
+----+----+---------+


45. Device Cell Placement Summary for Global Clock g39
------------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                     | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                               |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
| g39       | BUFH/O          | X1Y1              | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[6].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK |       8.333 | {0.000 4.167} |          71 |        0 |              0 |        1 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[6] |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+---------+
|    | X0 | X1      |
+----+----+---------+
| Y9 |  0 |       0 |
| Y8 |  0 |       0 |
| Y7 |  0 |       0 |
| Y6 |  0 |       0 |
| Y5 |  0 |       0 |
| Y4 |  0 |       0 |
| Y3 |  0 |       0 |
| Y2 |  0 |       0 |
| Y1 |  0 |  (D) 72 |
| Y0 |  0 |       0 |
+----+----+---------+


46. Device Cell Placement Summary for Global Clock g40
------------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                     | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                               |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
| g40       | BUFH/O          | X1Y0              | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK |       8.333 | {0.000 4.167} |          71 |        0 |              0 |        1 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[7] |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+---------+
|    | X0 | X1      |
+----+----+---------+
| Y9 |  0 |       0 |
| Y8 |  0 |       0 |
| Y7 |  0 |       0 |
| Y6 |  0 |       0 |
| Y5 |  0 |       0 |
| Y4 |  0 |       0 |
| Y3 |  0 |       0 |
| Y2 |  0 |       0 |
| Y1 |  0 |       0 |
| Y0 |  0 |  (D) 72 |
+----+----+---------+


47. Device Cell Placement Summary for Global Clock g41
------------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                     | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                               |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
| g41       | BUFH/O          | X1Y4              | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[8].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK |       8.333 | {0.000 4.167} |          71 |        0 |              0 |        1 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[8] |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+---------+
|    | X0 | X1      |
+----+----+---------+
| Y9 |  0 |       0 |
| Y8 |  0 |       0 |
| Y7 |  0 |       0 |
| Y6 |  0 |       0 |
| Y5 |  0 |       0 |
| Y4 |  0 |  (D) 72 |
| Y3 |  0 |       0 |
| Y2 |  0 |       0 |
| Y1 |  0 |       0 |
| Y0 |  0 |       0 |
+----+----+---------+


48. Device Cell Placement Summary for Global Clock g42
------------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                     | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                               |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
| g42       | BUFH/O          | X1Y2              | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[9].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK |       8.333 | {0.000 4.167} |          71 |        0 |              0 |        1 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[9] |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+---------+
|    | X0 | X1      |
+----+----+---------+
| Y9 |  0 |       0 |
| Y8 |  0 |       0 |
| Y7 |  0 |       0 |
| Y6 |  0 |       0 |
| Y5 |  0 |       0 |
| Y4 |  0 |       0 |
| Y3 |  0 |       0 |
| Y2 |  0 |  (D) 72 |
| Y1 |  0 |       0 |
| Y0 |  0 |       0 |
+----+----+---------+


49. Device Cell Placement Summary for Global Clock g43
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------+-------------+---------------+-------------+----------+----------------+----------+--------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                   | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                              |
+-----------+-----------------+-------------------+-------------------------+-------------+---------------+-------------+----------+----------------+----------+--------------------------------------------------+
| g43       | BUFG/O          | n/a               | clk_ttc240_out_ttc_mmcm |       4.115 | {0.000 2.058} |          53 |        0 |              0 |        0 | U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc240_out |
+-----------+-----------------+-------------------+-------------------------+-------------+---------------+-------------+----------+----------------+----------+--------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-----+----+
|    | X0  | X1 |
+----+-----+----+
| Y9 |   0 |  0 |
| Y8 |   0 |  0 |
| Y7 |   0 |  0 |
| Y6 |  53 |  0 |
| Y5 |   0 |  0 |
| Y4 |   0 |  0 |
| Y3 |   0 |  0 |
| Y2 |   0 |  0 |
| Y1 |   0 |  0 |
| Y0 |   0 |  0 |
+----+-----+----+


50. Device Cell Placement Summary for Global Clock g44
------------------------------------------------------

+-----------+-----------------+-------------------+----------------------------+-------------+---------------+-------------+----------+----------------+----------+----------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                      | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                      |
+-----------+-----------------+-------------------+----------------------------+-------------+---------------+-------------+----------+----------------+----------+----------------------------------------------------------+
| g44       | BUFH/O          | X0Y9              | clk_out1_v7_bd_clk_wiz_0_0 |       5.000 | {0.000 2.500} |           8 |        0 |              0 |        0 | i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0_en_clk |
+-----------+-----------------+-------------------+----------------------------+-------------+---------------+-------------+----------+----------------+----------+----------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+--------+----+
|    | X0     | X1 |
+----+--------+----+
| Y9 |  (D) 8 |  0 |
| Y8 |      0 |  0 |
| Y7 |      0 |  0 |
| Y6 |      0 |  0 |
| Y5 |      0 |  0 |
| Y4 |      0 |  0 |
| Y3 |      0 |  0 |
| Y2 |      0 |  0 |
| Y1 |      0 |  0 |
| Y0 |      0 |  0 |
+----+--------+----+


51. Device Cell Placement Summary for Global Clock g45
------------------------------------------------------

+-----------+-----------------+-------------------+----------------------------+-------------+---------------+-------------+----------+----------------+----------+---------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                      | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                             |
+-----------+-----------------+-------------------+----------------------------+-------------+---------------+-------------+----------+----------------+----------+---------------------------------+
| g45       | BUFGCTRL/O      | n/a               | clk_out1_v7_bd_clk_wiz_0_0 |       5.000 | {0.000 2.500} |           3 |        0 |              0 |        0 | i_v7_bd/clk_wiz_0/inst/clk_out1 |
+-----------+-----------------+-------------------+----------------------------+-------------+---------------+-------------+----------+----------------+----------+---------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y9 |  0 |  0 |
| Y8 |  0 |  0 |
| Y7 |  0 |  0 |
| Y6 |  3 |  0 |
| Y5 |  0 |  0 |
| Y4 |  0 |  0 |
| Y3 |  0 |  0 |
| Y2 |  0 |  0 |
| Y1 |  0 |  0 |
| Y0 |  0 |  0 |
+----+----+----+


52. Device Cell Placement Summary for Global Clock g46
------------------------------------------------------

+-----------+-----------------+-------------------+--------+-------------+----------------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock  | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                              |
+-----------+-----------------+-------------------+--------+-------------+----------------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------+
| g46       | BUFR/O          | X0Y4              | divClk |     160.000 | {0.000 80.000} |           5 |        0 |              0 |        0 | U_AxiVersion/GEN_DEVICE_DNA.DeviceDna_1/GEN_7SERIES.DeviceDna7Series_Inst/divClk |
+-----------+-----------------+-------------------+--------+-------------+----------------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+--------+----+
|    | X0     | X1 |
+----+--------+----+
| Y9 |      0 |  0 |
| Y8 |      0 |  0 |
| Y7 |      0 |  0 |
| Y6 |      0 |  0 |
| Y5 |      0 |  0 |
| Y4 |  (D) 5 |  0 |
| Y3 |      0 |  0 |
| Y2 |      0 |  0 |
| Y1 |      0 |  0 |
| Y0 |      0 |  0 |
+----+--------+----+


53. Device Cell Placement Summary for Global Clock g47
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------+-------------+----------------+-------------+----------+----------------+----------+---------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock             | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                     |
+-----------+-----------------+-------------------+-------------------+-------------+----------------+-------------+----------+----------------+----------+---------------------------------------------------------+
| g47       | BUFG/O          | n/a               | clkfbout_ttc_mmcm |      24.691 | {0.000 12.345} |           0 |        0 |              1 |        0 | U_ttc_core/i_ctp7_ttc_clocks/inst/clkfbout_buf_ttc_mmcm |
+-----------+-----------------+-------------------+-------------------+-------------+----------------+-------------+----------+----------------+----------+---------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y9 |  0 |  0 |
| Y8 |  0 |  0 |
| Y7 |  0 |  0 |
| Y6 |  0 |  0 |
| Y5 |  0 |  0 |
| Y4 |  1 |  0 |
| Y3 |  0 |  0 |
| Y2 |  0 |  0 |
| Y1 |  0 |  0 |
| Y0 |  0 |  0 |
+----+----+----+


54. Device Cell Placement Summary for Global Clock g48
------------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+---------------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                          |
+-----------+-----------------+-------------------+----------+-------------+---------------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g48       | BUFG/O          | n/a               | clkfbout |       3.333 | {0.000 1.666} |           0 |        0 |              1 |        0 | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clkfbout_bufg |
+-----------+-----------------+-------------------+----------+-------------+---------------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y9 |  0 |  0 |
| Y8 |  0 |  0 |
| Y7 |  0 |  0 |
| Y6 |  1 |  0 |
| Y5 |  0 |  0 |
| Y4 |  0 |  0 |
| Y3 |  0 |  0 |
| Y2 |  0 |  0 |
| Y1 |  0 |  0 |
| Y0 |  0 |  0 |
+----+----+----+


55. Clock Region Cell Placement per Global Clock: Region X1Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |        5253 |               0 | 4967 |    268 |   10 |   0 |  4 |    0 |   0 |       0 | U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out                                  |
| g1        | n/a   | BUFGCTRL/O      | None       |         936 |               0 |  932 |      0 |    0 |   0 |  4 |    0 |   0 |       0 | i_v7_bd/clk_wiz_0/inst/clk_out3                                                   |
| g3        | n/a   | BUFG/O          | None       |         449 |               0 |  443 |      3 |    0 |   0 |  0 |    0 |   0 |       0 | U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc40_out                                   |
| g7        | n/a   | BUFH/O          | None       |          73 |               0 |   71 |      0 |    1 |   0 |  1 |    0 |   0 |       0 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[0] |
| g8        | n/a   | BUFH/O          | None       |          73 |               0 |   71 |      0 |    1 |   0 |  1 |    0 |   0 |       0 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[1] |
| g29       | n/a   | BUFH/O          | None       |          72 |               0 |   70 |      0 |    1 |   0 |  1 |    0 |   0 |       0 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[2] |
| g40       | n/a   | BUFH/O          | None       |          72 |               0 |   70 |      0 |    1 |   0 |  1 |    0 |   0 |       0 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[7] |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


56. Clock Region Cell Placement per Global Clock: Region X1Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |        2587 |               0 | 2574 |      0 |    5 |   0 |  4 |    0 |   0 |       0 | U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out                                  |
| g1        | n/a   | BUFGCTRL/O      | None       |        1033 |               0 | 1029 |      0 |    0 |   0 |  4 |    0 |   0 |       0 | i_v7_bd/clk_wiz_0/inst/clk_out3                                                   |
| g3        | n/a   | BUFG/O          | None       |         569 |               0 |  558 |      6 |    1 |   0 |  0 |    0 |   0 |       0 | U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc40_out                                   |
| g5        | n/a   | BUFG/O          | None       |         458 |               0 |  458 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |
| g36       | n/a   | BUFH/O          | None       |          72 |               0 |   70 |      0 |    1 |   0 |  1 |    0 |   0 |       0 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[3] |
| g37       | n/a   | BUFH/O          | None       |          72 |               0 |   70 |      0 |    1 |   0 |  1 |    0 |   0 |       0 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[4] |
| g38       | n/a   | BUFH/O          | None       |          72 |               0 |   70 |      0 |    1 |   0 |  1 |    0 |   0 |       0 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[5] |
| g39       | n/a   | BUFH/O          | None       |          72 |               0 |   70 |      0 |    1 |   0 |  1 |    0 |   0 |       0 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[6] |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


57. Clock Region Cell Placement per Global Clock: Region X1Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |        1704 |               0 | 1692 |      0 |    4 |   0 |  4 |    0 |   0 |       0 | U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out                                   |
| g1        | n/a   | BUFGCTRL/O      | None       |         983 |               0 |  979 |      0 |    0 |   0 |  4 |    0 |   0 |       0 | i_v7_bd/clk_wiz_0/inst/clk_out3                                                    |
| g3        | n/a   | BUFG/O          | None       |         436 |               0 |  428 |      4 |    0 |   0 |  0 |    0 |   0 |       0 | U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc40_out                                    |
| g9        | n/a   | BUFH/O          | None       |          72 |               0 |   70 |      0 |    1 |   0 |  1 |    0 |   0 |       0 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[10] |
| g15       | n/a   | BUFH/O          | None       |          72 |               0 |   70 |      0 |    1 |   0 |  1 |    0 |   0 |       0 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[16] |
| g16       | n/a   | BUFH/O          | None       |          72 |               0 |   70 |      0 |    1 |   0 |  1 |    0 |   0 |       0 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[17] |
| g42       | n/a   | BUFH/O          | None       |          72 |               0 |   70 |      0 |    1 |   0 |  1 |    0 |   0 |       0 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[9]  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


58. Clock Region Cell Placement per Global Clock: Region X1Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |        1834 |               0 | 1822 |      0 |    4 |   0 |  4 |    0 |   0 |       0 | U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out                                   |
| g1        | n/a   | BUFGCTRL/O      | None       |         984 |               0 |  980 |      0 |    0 |   0 |  4 |    0 |   0 |       0 | i_v7_bd/clk_wiz_0/inst/clk_out3                                                    |
| g3        | n/a   | BUFG/O          | None       |         477 |               0 |  470 |      3 |    0 |   0 |  0 |    0 |   0 |       0 | U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc40_out                                    |
| g11       | n/a   | BUFH/O          | None       |          72 |               0 |   70 |      0 |    1 |   0 |  1 |    0 |   0 |       0 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[12] |
| g12       | n/a   | BUFH/O          | None       |          72 |               0 |   70 |      0 |    1 |   0 |  1 |    0 |   0 |       0 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[13] |
| g13       | n/a   | BUFH/O          | None       |          72 |               0 |   70 |      0 |    1 |   0 |  1 |    0 |   0 |       0 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[14] |
| g18       | n/a   | BUFH/O          | None       |          72 |               0 |   70 |      0 |    1 |   0 |  1 |    0 |   0 |       0 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[19] |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


59. Clock Region Cell Placement per Global Clock: Region X0Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------+
| g1        | n/a   | BUFGCTRL/O      | None       |           1 |               1 |  0 |      0 |    0 |   0 |  0 |    1 |   0 |       0 | i_v7_bd/clk_wiz_0/inst/clk_out3                                                  |
| g46       | n/a   | BUFR/O          | None       |           4 |               1 |  3 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | U_AxiVersion/GEN_DEVICE_DNA.DeviceDna_1/GEN_7SERIES.DeviceDna7Series_Inst/divClk |
| g47       | n/a   | BUFG/O          | None       |           1 |               0 |  0 |      0 |    0 |   0 |  0 |    1 |   0 |       0 | U_ttc_core/i_ctp7_ttc_clocks/inst/clkfbout_buf_ttc_mmcm                          |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


60. Clock Region Cell Placement per Global Clock: Region X1Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |        1779 |               0 | 1767 |      0 |    4 |   0 |  4 |    0 |   0 |       0 | U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out                                   |
| g1        | n/a   | BUFGCTRL/O      | None       |         970 |               0 |  966 |      0 |    0 |   0 |  4 |    0 |   0 |       0 | i_v7_bd/clk_wiz_0/inst/clk_out3                                                    |
| g3        | n/a   | BUFG/O          | None       |         504 |               0 |  495 |      5 |    0 |   0 |  0 |    0 |   0 |       0 | U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc40_out                                    |
| g10       | n/a   | BUFH/O          | None       |          72 |               0 |   70 |      0 |    1 |   0 |  1 |    0 |   0 |       0 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[11] |
| g14       | n/a   | BUFH/O          | None       |          72 |               0 |   70 |      0 |    1 |   0 |  1 |    0 |   0 |       0 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[15] |
| g17       | n/a   | BUFH/O          | None       |          72 |               0 |   70 |      0 |    1 |   0 |  1 |    0 |   0 |       0 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[18] |
| g41       | n/a   | BUFH/O          | None       |          72 |               0 |   70 |      0 |    1 |   0 |  1 |    0 |   0 |       0 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[8]  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


61. Clock Region Cell Placement per Global Clock: Region X0Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------------------------+
| g1        | n/a   | BUFGCTRL/O      | None       |          79 |               0 | 78 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | i_v7_bd/clk_wiz_0/inst/clk_out3 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


62. Clock Region Cell Placement per Global Clock: Region X1Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |        1867 |               0 | 1855 |      0 |    4 |   0 |  4 |    0 |   0 |       0 | U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out                                   |
| g1        | n/a   | BUFGCTRL/O      | None       |        1011 |               0 | 1007 |      0 |    0 |   0 |  4 |    0 |   0 |       0 | i_v7_bd/clk_wiz_0/inst/clk_out3                                                    |
| g3        | n/a   | BUFG/O          | None       |         470 |               0 |  463 |      3 |    0 |   0 |  0 |    0 |   0 |       0 | U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc40_out                                    |
| g19       | n/a   | BUFH/O          | None       |          72 |               0 |   70 |      0 |    1 |   0 |  1 |    0 |   0 |       0 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[20] |
| g20       | n/a   | BUFH/O          | None       |          72 |               0 |   70 |      0 |    1 |   0 |  1 |    0 |   0 |       0 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[21] |
| g26       | n/a   | BUFH/O          | None       |          72 |               0 |   70 |      0 |    1 |   0 |  1 |    0 |   0 |       0 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[27] |
| g31       | n/a   | BUFH/O          | None       |          72 |               0 |   70 |      0 |    1 |   0 |  1 |    0 |   0 |       0 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[31] |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


63. Clock Region Cell Placement per Global Clock: Region X0Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g1        | n/a   | BUFGCTRL/O      | None       |        2461 |               0 | 2395 |     62 |    4 |   0 |  0 |    0 |   0 |       0 | i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                              |
| g3        | n/a   | BUFG/O          | None       |         374 |               0 |  374 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc40_out                                                                                                              |
| g4        | n/a   | BUFG/O          | None       |        1338 |               0 | 1280 |      2 |    4 |   0 |  0 |    0 |   0 |       0 | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out    |
| g43       | n/a   | BUFG/O          | None       |          53 |               0 |   53 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc240_out                                                                                                             |
| g45       | n/a   | BUFGCTRL/O      | None       |           3 |               0 |    2 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | i_v7_bd/clk_wiz_0/inst/clk_out1                                                                                                                              |
| g48       | n/a   | BUFG/O          | None       |           1 |               0 |    0 |      0 |    0 |   0 |  0 |    1 |   0 |       0 | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clkfbout_bufg |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


64. Clock Region Cell Placement per Global Clock: Region X1Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |        1771 |               0 | 1759 |      0 |    4 |   0 |  4 |    0 |   0 |       0 | U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out                                   |
| g1        | n/a   | BUFGCTRL/O      | None       |         922 |               0 |  918 |      0 |    0 |   0 |  4 |    0 |   0 |       0 | i_v7_bd/clk_wiz_0/inst/clk_out3                                                    |
| g3        | n/a   | BUFG/O          | None       |         493 |               0 |  484 |      5 |    0 |   0 |  0 |    0 |   0 |       0 | U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc40_out                                    |
| g21       | n/a   | BUFH/O          | None       |          72 |               0 |   70 |      0 |    1 |   0 |  1 |    0 |   0 |       0 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[22] |
| g22       | n/a   | BUFH/O          | None       |          72 |               0 |   70 |      0 |    1 |   0 |  1 |    0 |   0 |       0 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[23] |
| g23       | n/a   | BUFH/O          | None       |          72 |               0 |   70 |      0 |    1 |   0 |  1 |    0 |   0 |       0 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[24] |
| g24       | n/a   | BUFH/O          | None       |          72 |               0 |   70 |      0 |    1 |   0 |  1 |    0 |   0 |       0 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[25] |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


65. Clock Region Cell Placement per Global Clock: Region X0Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------+
| g1        | n/a   | BUFGCTRL/O      | None       |         321 |               0 | 321 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | i_v7_bd/clk_wiz_0/inst/clk_out3                 |
| g3        | n/a   | BUFG/O          | None       |         415 |               0 | 413 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc40_out |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


66. Clock Region Cell Placement per Global Clock: Region X1Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |        1522 |               0 | 1511 |      0 |    5 |   0 |  4 |    0 |   0 |       0 | U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out                                   |
| g1        | n/a   | BUFGCTRL/O      | None       |         841 |               0 |  837 |      0 |    0 |   0 |  4 |    0 |   0 |       0 | i_v7_bd/clk_wiz_0/inst/clk_out3                                                    |
| g3        | n/a   | BUFG/O          | None       |         400 |               0 |  394 |      3 |    1 |   0 |  0 |    0 |   0 |       0 | U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc40_out                                    |
| g25       | n/a   | BUFH/O          | None       |          72 |               0 |   70 |      0 |    1 |   0 |  1 |    0 |   0 |       0 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[26] |
| g27       | n/a   | BUFH/O          | None       |          72 |               0 |   70 |      0 |    1 |   0 |  1 |    0 |   0 |       0 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[28] |
| g28       | n/a   | BUFH/O          | None       |          72 |               0 |   70 |      0 |    1 |   0 |  1 |    0 |   0 |       0 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[29] |
| g30       | n/a   | BUFH/O          | None       |          72 |               0 |   70 |      0 |    1 |   0 |  1 |    0 |   0 |       0 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[30] |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


67. Clock Region Cell Placement per Global Clock: Region X0Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------------------------+
| g1        | n/a   | BUFGCTRL/O      | None       |          78 |               0 | 78 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | i_v7_bd/clk_wiz_0/inst/clk_out3 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


68. Clock Region Cell Placement per Global Clock: Region X1Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+--------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+--------------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |         379 |               0 | 378 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out |
| g1        | n/a   | BUFGCTRL/O      | None       |         196 |               0 | 196 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | i_v7_bd/clk_wiz_0/inst/clk_out3                  |
| g3        | n/a   | BUFG/O          | None       |         115 |               0 | 113 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc40_out  |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+--------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


69. Clock Region Cell Placement per Global Clock: Region X0Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------+
| g6        | n/a   | BUFR/O          | None       |          76 |               0 | 75 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | U_AxiVersion/GEN_DEVICE_DNA.DeviceDna_1/GEN_7SERIES.DeviceDna7Series_Inst/locClkInvR |
| g44       | n/a   | BUFH/O          | None       |           8 |               0 |  8 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0_en_clk                             |
| g2        | n/a   | BUFH/O          | None       |           8 |               0 |  8 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0_en_clk                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


70. Clock Region Cell Placement per Global Clock: Region X1Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |        1468 |               0 | 1456 |      0 |    4 |   0 |  4 |    0 |   0 |       0 | U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out                                   |
| g1        | n/a   | BUFGCTRL/O      | None       |         872 |               0 |  868 |      0 |    0 |   0 |  4 |    0 |   0 |       0 | i_v7_bd/clk_wiz_0/inst/clk_out3                                                    |
| g3        | n/a   | BUFG/O          | None       |         364 |               0 |  357 |      3 |    0 |   0 |  0 |    0 |   0 |       0 | U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc40_out                                    |
| g32       | n/a   | BUFH/O          | None       |          72 |               0 |   70 |      0 |    1 |   0 |  1 |    0 |   0 |       0 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[32] |
| g33       | n/a   | BUFH/O          | None       |          72 |               0 |   70 |      0 |    1 |   0 |  1 |    0 |   0 |       0 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[33] |
| g34       | n/a   | BUFH/O          | None       |          72 |               0 |   70 |      0 |    1 |   0 |  1 |    0 |   0 |       0 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[34] |
| g35       | n/a   | BUFH/O          | None       |          72 |               0 |   70 |      0 |    1 |   0 |  1 |    0 |   0 |       0 | GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[35] |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y16 [get_cells i_v7_bd/clk_wiz_0/inst/clkout3_buf]
set_property LOC BUFGCTRL_X0Y18 [get_cells i_v7_bd/clk_wiz_0/inst/clkout1_buf]
set_property LOC BUFGCTRL_X0Y19 [get_cells i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/fb_bufg_inst]
set_property LOC BUFGCTRL_X0Y17 [get_cells i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst]
set_property LOC BUFGCTRL_X0Y2 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck]
set_property LOC BUFGCTRL_X0Y4 [get_cells U_ttc_core/i_ctp7_ttc_clocks/inst/clkf_buf]
set_property LOC BUFGCTRL_X0Y0 [get_cells U_ttc_core/i_ctp7_ttc_clocks/inst/clkout1_buf]
set_property LOC BUFGCTRL_X0Y3 [get_cells U_ttc_core/i_ctp7_ttc_clocks/inst/clkout3_buf]
set_property LOC BUFGCTRL_X0Y1 [get_cells U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf]

# Location of BUFH Primitives 
set_property LOC BUFHCE_X0Y109 [get_cells i_v7_bd/clk_wiz_0/inst/clkout3_buf_en]
set_property LOC BUFHCE_X0Y108 [get_cells i_v7_bd/clk_wiz_0/inst/clkout1_buf_en]
set_property LOC BUFHCE_X1Y27 [get_cells GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[9].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y51 [get_cells GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[8].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y3 [get_cells GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[7].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y15 [get_cells GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[6].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y14 [get_cells GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[5].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y13 [get_cells GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[4].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y12 [get_cells GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[3].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y111 [get_cells GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[35].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y110 [get_cells GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[34].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y109 [get_cells GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[33].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y108 [get_cells GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[32].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y63 [get_cells GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[31].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y87 [get_cells GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[30].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y2 [get_cells GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[2].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y86 [get_cells GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[29].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y85 [get_cells GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[28].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y62 [get_cells GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[27].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y84 [get_cells GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[26].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y75 [get_cells GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[25].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y74 [get_cells GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[24].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y73 [get_cells GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[23].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y72 [get_cells GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[22].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y61 [get_cells GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[21].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y60 [get_cells GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[20].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y1 [get_cells GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[1].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y39 [get_cells GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[19].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y50 [get_cells GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[18].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y26 [get_cells GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[17].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y25 [get_cells GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[16].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y49 [get_cells GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[15].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y38 [get_cells GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[14].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y37 [get_cells GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[13].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y36 [get_cells GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[12].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y48 [get_cells GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[11].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y24 [get_cells GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[10].i_bufh_rx_outclk]
set_property LOC BUFHCE_X1Y0 [get_cells GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[0].i_bufh_rx_outclk]

# Location of BUFR Primitives 
set_property LOC BUFR_X0Y37 [get_cells U_AxiVersion/GEN_DEVICE_DNA.DeviceDna_1/GEN_7SERIES.DeviceDna7Series_Inst/DNA_CLK_INV_BUFR]
set_property LOC BUFR_X0Y17 [get_cells U_AxiVersion/GEN_DEVICE_DNA.DeviceDna_1/GEN_7SERIES.DeviceDna7Series_Inst/BUFR_Inst]

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X0Y326 [get_ports axi_c2c_zynq_to_v7_clk]
set_property LOC IOB_X0Y475 [get_ports clk_200_diff_in_clk_n]
set_property LOC IOB_X0Y476 [get_ports clk_200_diff_in_clk_p]
set_property LOC IOB_X0Y223 [get_ports clk_40_ttc_n_i]
set_property LOC IOB_X0Y224 [get_ports clk_40_ttc_p_i]

# Clock net "i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0_en_clk" driven by instance "i_v7_bd/clk_wiz_0/inst/clkout3_buf_en" located at site "BUFHCE_X0Y109"
#startgroup
create_pblock {CLKAG_i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0_en_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0_en_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0_en_clk"}]]]
resize_pblock [get_pblocks {CLKAG_i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0_en_clk}] -add {CLOCKREGION_X0Y9:CLOCKREGION_X0Y9}
#endgroup

# Clock net "i_v7_bd/clk_wiz_0/inst/clk_out3" driven by instance "i_v7_bd/clk_wiz_0/inst/clkout3_buf" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG_i_v7_bd/clk_wiz_0/inst/clk_out3}
add_cells_to_pblock [get_pblocks  {CLKAG_i_v7_bd/clk_wiz_0/inst/clk_out3}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst && NAME!=U_AxiVersion/GEN_DEVICE_DNA.DeviceDna_1/GEN_7SERIES.DeviceDna7Series_Inst/BUFR_Inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_v7_bd/clk_wiz_0/inst/clk_out3"}]]]
resize_pblock [get_pblocks {CLKAG_i_v7_bd/clk_wiz_0/inst/clk_out3}] -add {CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X0Y7:CLOCKREGION_X0Y7 CLOCKREGION_X0Y8:CLOCKREGION_X0Y8 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6 CLOCKREGION_X1Y7:CLOCKREGION_X1Y7 CLOCKREGION_X1Y8:CLOCKREGION_X1Y8 CLOCKREGION_X1Y9:CLOCKREGION_X1Y9}
#endgroup

# Clock net "i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0_en_clk" driven by instance "i_v7_bd/clk_wiz_0/inst/clkout1_buf_en" located at site "BUFHCE_X0Y108"
#startgroup
create_pblock {CLKAG_i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0_en_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0_en_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0_en_clk"}]]]
resize_pblock [get_pblocks {CLKAG_i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0_en_clk}] -add {CLOCKREGION_X0Y9:CLOCKREGION_X0Y9}
#endgroup

# Clock net "i_v7_bd/clk_wiz_0/inst/clk_out1" driven by instance "i_v7_bd/clk_wiz_0/inst/clkout1_buf" located at site "BUFGCTRL_X0Y18"
#startgroup
create_pblock {CLKAG_i_v7_bd/clk_wiz_0/inst/clk_out1}
add_cells_to_pblock [get_pblocks  {CLKAG_i_v7_bd/clk_wiz_0/inst/clk_out1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_v7_bd/clk_wiz_0/inst/clk_out1"}]]]
resize_pblock [get_pblocks {CLKAG_i_v7_bd/clk_wiz_0/inst/clk_out1}] -add {CLOCKREGION_X0Y6:CLOCKREGION_X0Y6}
#endgroup

# Clock net "i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out" driven by instance "i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst" located at site "BUFGCTRL_X0Y17"
#startgroup
create_pblock {CLKAG_i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out}
add_cells_to_pblock [get_pblocks  {CLKAG_i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out"}]]]
resize_pblock [get_pblocks {CLKAG_i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out}] -add {CLOCKREGION_X0Y6:CLOCKREGION_X0Y6}
#endgroup

# Clock net "dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i" driven by instance "dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck" located at site "BUFGCTRL_X0Y2"
#startgroup
create_pblock {CLKAG_dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i}
add_cells_to_pblock [get_pblocks  {CLKAG_dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i"}]]]
resize_pblock [get_pblocks {CLKAG_dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc40_out" driven by instance "U_ttc_core/i_ctp7_ttc_clocks/inst/clkout1_buf" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc40_out}
add_cells_to_pblock [get_pblocks  {CLKAG_U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc40_out}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc40_out"}]]]
resize_pblock [get_pblocks {CLKAG_U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc40_out}] -add {CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X0Y7:CLOCKREGION_X0Y7 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6 CLOCKREGION_X1Y7:CLOCKREGION_X1Y7 CLOCKREGION_X1Y8:CLOCKREGION_X1Y8 CLOCKREGION_X1Y9:CLOCKREGION_X1Y9}
#endgroup

# Clock net "U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc240_out" driven by instance "U_ttc_core/i_ctp7_ttc_clocks/inst/clkout3_buf" located at site "BUFGCTRL_X0Y3"
#startgroup
create_pblock {CLKAG_U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc240_out}
add_cells_to_pblock [get_pblocks  {CLKAG_U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc240_out}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc240_out"}]]]
resize_pblock [get_pblocks {CLKAG_U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc240_out}] -add {CLOCKREGION_X0Y6:CLOCKREGION_X0Y6}
#endgroup

# Clock net "U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out" driven by instance "U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock {CLKAG_U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out}
add_cells_to_pblock [get_pblocks  {CLKAG_U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out"}]]]
resize_pblock [get_pblocks {CLKAG_U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6 CLOCKREGION_X1Y7:CLOCKREGION_X1Y7 CLOCKREGION_X1Y8:CLOCKREGION_X1Y8 CLOCKREGION_X1Y9:CLOCKREGION_X1Y9}
#endgroup

# Clock net "U_AxiVersion/GEN_DEVICE_DNA.DeviceDna_1/GEN_7SERIES.DeviceDna7Series_Inst/locClkInvR" driven by instance "U_AxiVersion/GEN_DEVICE_DNA.DeviceDna_1/GEN_7SERIES.DeviceDna7Series_Inst/DNA_CLK_INV_BUFR" located at site "BUFR_X0Y37"
#startgroup
create_pblock {CLKAG_U_AxiVersion/GEN_DEVICE_DNA.DeviceDna_1/GEN_7SERIES.DeviceDna7Series_Inst/locClkInvR}
add_cells_to_pblock [get_pblocks  {CLKAG_U_AxiVersion/GEN_DEVICE_DNA.DeviceDna_1/GEN_7SERIES.DeviceDna7Series_Inst/locClkInvR}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="U_AxiVersion/GEN_DEVICE_DNA.DeviceDna_1/GEN_7SERIES.DeviceDna7Series_Inst/locClkInvR"}]]]
resize_pblock [get_pblocks {CLKAG_U_AxiVersion/GEN_DEVICE_DNA.DeviceDna_1/GEN_7SERIES.DeviceDna7Series_Inst/locClkInvR}] -add {CLOCKREGION_X0Y9:CLOCKREGION_X0Y9}
#endgroup

# Clock net "U_AxiVersion/GEN_DEVICE_DNA.DeviceDna_1/GEN_7SERIES.DeviceDna7Series_Inst/divClk" driven by instance "U_AxiVersion/GEN_DEVICE_DNA.DeviceDna_1/GEN_7SERIES.DeviceDna7Series_Inst/BUFR_Inst" located at site "BUFR_X0Y17"
#startgroup
create_pblock {CLKAG_U_AxiVersion/GEN_DEVICE_DNA.DeviceDna_1/GEN_7SERIES.DeviceDna7Series_Inst/divClk}
add_cells_to_pblock [get_pblocks  {CLKAG_U_AxiVersion/GEN_DEVICE_DNA.DeviceDna_1/GEN_7SERIES.DeviceDna7Series_Inst/divClk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="U_AxiVersion/GEN_DEVICE_DNA.DeviceDna_1/GEN_7SERIES.DeviceDna7Series_Inst/divClk"}]]]
resize_pblock [get_pblocks {CLKAG_U_AxiVersion/GEN_DEVICE_DNA.DeviceDna_1/GEN_7SERIES.DeviceDna7Series_Inst/divClk}] -add {CLOCKREGION_X0Y4:CLOCKREGION_X0Y4}
#endgroup

# Clock net "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[9]" driven by instance "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[9].i_bufh_rx_outclk" located at site "BUFHCE_X1Y27"
#startgroup
create_pblock {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[9]}
add_cells_to_pblock [get_pblocks  {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[9]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[9]"}]]]
resize_pblock [get_pblocks {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[9]}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[8]" driven by instance "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[8].i_bufh_rx_outclk" located at site "BUFHCE_X1Y51"
#startgroup
create_pblock {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[8]}
add_cells_to_pblock [get_pblocks  {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[8]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[8]"}]]]
resize_pblock [get_pblocks {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[8]}] -add {CLOCKREGION_X1Y4:CLOCKREGION_X1Y4}
#endgroup

# Clock net "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[7]" driven by instance "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[7].i_bufh_rx_outclk" located at site "BUFHCE_X1Y3"
#startgroup
create_pblock {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[7]}
add_cells_to_pblock [get_pblocks  {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[7]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[7]"}]]]
resize_pblock [get_pblocks {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[7]}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[6]" driven by instance "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[6].i_bufh_rx_outclk" located at site "BUFHCE_X1Y15"
#startgroup
create_pblock {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[6]}
add_cells_to_pblock [get_pblocks  {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[6]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[6]"}]]]
resize_pblock [get_pblocks {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[6]}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[5]" driven by instance "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[5].i_bufh_rx_outclk" located at site "BUFHCE_X1Y14"
#startgroup
create_pblock {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[5]}
add_cells_to_pblock [get_pblocks  {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[5]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[5]"}]]]
resize_pblock [get_pblocks {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[5]}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[4]" driven by instance "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[4].i_bufh_rx_outclk" located at site "BUFHCE_X1Y13"
#startgroup
create_pblock {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[4]}
add_cells_to_pblock [get_pblocks  {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[4]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[4]"}]]]
resize_pblock [get_pblocks {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[4]}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[3]" driven by instance "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[3].i_bufh_rx_outclk" located at site "BUFHCE_X1Y12"
#startgroup
create_pblock {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[3]}
add_cells_to_pblock [get_pblocks  {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[3]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[3]"}]]]
resize_pblock [get_pblocks {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[3]}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[35]" driven by instance "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[35].i_bufh_rx_outclk" located at site "BUFHCE_X1Y111"
#startgroup
create_pblock {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[35]}
add_cells_to_pblock [get_pblocks  {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[35]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[35]"}]]]
resize_pblock [get_pblocks {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[35]}] -add {CLOCKREGION_X1Y9:CLOCKREGION_X1Y9}
#endgroup

# Clock net "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[34]" driven by instance "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[34].i_bufh_rx_outclk" located at site "BUFHCE_X1Y110"
#startgroup
create_pblock {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[34]}
add_cells_to_pblock [get_pblocks  {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[34]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[34]"}]]]
resize_pblock [get_pblocks {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[34]}] -add {CLOCKREGION_X1Y9:CLOCKREGION_X1Y9}
#endgroup

# Clock net "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[33]" driven by instance "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[33].i_bufh_rx_outclk" located at site "BUFHCE_X1Y109"
#startgroup
create_pblock {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[33]}
add_cells_to_pblock [get_pblocks  {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[33]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[33]"}]]]
resize_pblock [get_pblocks {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[33]}] -add {CLOCKREGION_X1Y9:CLOCKREGION_X1Y9}
#endgroup

# Clock net "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[32]" driven by instance "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[32].i_bufh_rx_outclk" located at site "BUFHCE_X1Y108"
#startgroup
create_pblock {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[32]}
add_cells_to_pblock [get_pblocks  {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[32]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[32]"}]]]
resize_pblock [get_pblocks {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[32]}] -add {CLOCKREGION_X1Y9:CLOCKREGION_X1Y9}
#endgroup

# Clock net "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[31]" driven by instance "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[31].i_bufh_rx_outclk" located at site "BUFHCE_X1Y63"
#startgroup
create_pblock {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[31]}
add_cells_to_pblock [get_pblocks  {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[31]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[31]"}]]]
resize_pblock [get_pblocks {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[31]}] -add {CLOCKREGION_X1Y5:CLOCKREGION_X1Y5}
#endgroup

# Clock net "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[30]" driven by instance "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[30].i_bufh_rx_outclk" located at site "BUFHCE_X1Y87"
#startgroup
create_pblock {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[30]}
add_cells_to_pblock [get_pblocks  {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[30]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[30]"}]]]
resize_pblock [get_pblocks {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[30]}] -add {CLOCKREGION_X1Y7:CLOCKREGION_X1Y7}
#endgroup

# Clock net "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[2]" driven by instance "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[2].i_bufh_rx_outclk" located at site "BUFHCE_X1Y2"
#startgroup
create_pblock {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[2]}
add_cells_to_pblock [get_pblocks  {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[2]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[2]"}]]]
resize_pblock [get_pblocks {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[2]}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[29]" driven by instance "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[29].i_bufh_rx_outclk" located at site "BUFHCE_X1Y86"
#startgroup
create_pblock {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[29]}
add_cells_to_pblock [get_pblocks  {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[29]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[29]"}]]]
resize_pblock [get_pblocks {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[29]}] -add {CLOCKREGION_X1Y7:CLOCKREGION_X1Y7}
#endgroup

# Clock net "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[28]" driven by instance "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[28].i_bufh_rx_outclk" located at site "BUFHCE_X1Y85"
#startgroup
create_pblock {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[28]}
add_cells_to_pblock [get_pblocks  {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[28]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[28]"}]]]
resize_pblock [get_pblocks {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[28]}] -add {CLOCKREGION_X1Y7:CLOCKREGION_X1Y7}
#endgroup

# Clock net "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[27]" driven by instance "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[27].i_bufh_rx_outclk" located at site "BUFHCE_X1Y62"
#startgroup
create_pblock {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[27]}
add_cells_to_pblock [get_pblocks  {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[27]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[27]"}]]]
resize_pblock [get_pblocks {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[27]}] -add {CLOCKREGION_X1Y5:CLOCKREGION_X1Y5}
#endgroup

# Clock net "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[26]" driven by instance "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[26].i_bufh_rx_outclk" located at site "BUFHCE_X1Y84"
#startgroup
create_pblock {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[26]}
add_cells_to_pblock [get_pblocks  {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[26]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[26]"}]]]
resize_pblock [get_pblocks {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[26]}] -add {CLOCKREGION_X1Y7:CLOCKREGION_X1Y7}
#endgroup

# Clock net "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[25]" driven by instance "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[25].i_bufh_rx_outclk" located at site "BUFHCE_X1Y75"
#startgroup
create_pblock {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[25]}
add_cells_to_pblock [get_pblocks  {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[25]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[25]"}]]]
resize_pblock [get_pblocks {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[25]}] -add {CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[24]" driven by instance "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[24].i_bufh_rx_outclk" located at site "BUFHCE_X1Y74"
#startgroup
create_pblock {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[24]}
add_cells_to_pblock [get_pblocks  {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[24]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[24]"}]]]
resize_pblock [get_pblocks {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[24]}] -add {CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[23]" driven by instance "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[23].i_bufh_rx_outclk" located at site "BUFHCE_X1Y73"
#startgroup
create_pblock {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[23]}
add_cells_to_pblock [get_pblocks  {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[23]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[23]"}]]]
resize_pblock [get_pblocks {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[23]}] -add {CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[22]" driven by instance "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[22].i_bufh_rx_outclk" located at site "BUFHCE_X1Y72"
#startgroup
create_pblock {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[22]}
add_cells_to_pblock [get_pblocks  {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[22]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[22]"}]]]
resize_pblock [get_pblocks {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[22]}] -add {CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[21]" driven by instance "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[21].i_bufh_rx_outclk" located at site "BUFHCE_X1Y61"
#startgroup
create_pblock {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[21]}
add_cells_to_pblock [get_pblocks  {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[21]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[21]"}]]]
resize_pblock [get_pblocks {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[21]}] -add {CLOCKREGION_X1Y5:CLOCKREGION_X1Y5}
#endgroup

# Clock net "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[20]" driven by instance "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[20].i_bufh_rx_outclk" located at site "BUFHCE_X1Y60"
#startgroup
create_pblock {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[20]}
add_cells_to_pblock [get_pblocks  {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[20]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[20]"}]]]
resize_pblock [get_pblocks {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[20]}] -add {CLOCKREGION_X1Y5:CLOCKREGION_X1Y5}
#endgroup

# Clock net "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[1]" driven by instance "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[1].i_bufh_rx_outclk" located at site "BUFHCE_X1Y1"
#startgroup
create_pblock {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[1]}
add_cells_to_pblock [get_pblocks  {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[1]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[1]"}]]]
resize_pblock [get_pblocks {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[1]}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[19]" driven by instance "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[19].i_bufh_rx_outclk" located at site "BUFHCE_X1Y39"
#startgroup
create_pblock {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[19]}
add_cells_to_pblock [get_pblocks  {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[19]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[19]"}]]]
resize_pblock [get_pblocks {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[19]}] -add {CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[18]" driven by instance "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[18].i_bufh_rx_outclk" located at site "BUFHCE_X1Y50"
#startgroup
create_pblock {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[18]}
add_cells_to_pblock [get_pblocks  {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[18]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[18]"}]]]
resize_pblock [get_pblocks {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[18]}] -add {CLOCKREGION_X1Y4:CLOCKREGION_X1Y4}
#endgroup

# Clock net "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[17]" driven by instance "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[17].i_bufh_rx_outclk" located at site "BUFHCE_X1Y26"
#startgroup
create_pblock {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[17]}
add_cells_to_pblock [get_pblocks  {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[17]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[17]"}]]]
resize_pblock [get_pblocks {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[17]}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[16]" driven by instance "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[16].i_bufh_rx_outclk" located at site "BUFHCE_X1Y25"
#startgroup
create_pblock {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[16]}
add_cells_to_pblock [get_pblocks  {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[16]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[16]"}]]]
resize_pblock [get_pblocks {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[16]}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[15]" driven by instance "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[15].i_bufh_rx_outclk" located at site "BUFHCE_X1Y49"
#startgroup
create_pblock {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[15]}
add_cells_to_pblock [get_pblocks  {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[15]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[15]"}]]]
resize_pblock [get_pblocks {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[15]}] -add {CLOCKREGION_X1Y4:CLOCKREGION_X1Y4}
#endgroup

# Clock net "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[14]" driven by instance "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[14].i_bufh_rx_outclk" located at site "BUFHCE_X1Y38"
#startgroup
create_pblock {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[14]}
add_cells_to_pblock [get_pblocks  {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[14]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[14]"}]]]
resize_pblock [get_pblocks {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[14]}] -add {CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[13]" driven by instance "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[13].i_bufh_rx_outclk" located at site "BUFHCE_X1Y37"
#startgroup
create_pblock {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[13]}
add_cells_to_pblock [get_pblocks  {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[13]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[13]"}]]]
resize_pblock [get_pblocks {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[13]}] -add {CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[12]" driven by instance "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[12].i_bufh_rx_outclk" located at site "BUFHCE_X1Y36"
#startgroup
create_pblock {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[12]}
add_cells_to_pblock [get_pblocks  {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[12]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[12]"}]]]
resize_pblock [get_pblocks {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[12]}] -add {CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[11]" driven by instance "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[11].i_bufh_rx_outclk" located at site "BUFHCE_X1Y48"
#startgroup
create_pblock {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[11]}
add_cells_to_pblock [get_pblocks  {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[11]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[11]"}]]]
resize_pblock [get_pblocks {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[11]}] -add {CLOCKREGION_X1Y4:CLOCKREGION_X1Y4}
#endgroup

# Clock net "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[10]" driven by instance "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[10].i_bufh_rx_outclk" located at site "BUFHCE_X1Y24"
#startgroup
create_pblock {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[10]}
add_cells_to_pblock [get_pblocks  {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[10]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[10]"}]]]
resize_pblock [get_pblocks {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[10]}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[0]" driven by instance "GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[0].i_bufh_rx_outclk" located at site "BUFHCE_X1Y0"
#startgroup
create_pblock {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[0]"}]]]
resize_pblock [get_pblocks {CLKAG_GEM_style_source_links[0].i_gth_wrapper/i_gth_clk_bufs/clk_gth_rx_usrclk_arr_o[0]}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup
