VERILOG_SOURCES     = $(PWD)/../../rtl/mod_sub.v $(PWD)/../../rtl/cond_add_q.v
TOPLEVEL            = mod_sub
COCOTB_TEST_MODULES = test_mod_sub

include ../common.mk
