<dec f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='250' type='void llvm::MachineSchedStrategy::releaseTopNode(llvm::SUnit * SU)'/>
<ovr f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='953' c='_ZN4llvm16GenericScheduler14releaseTopNodeEPNS_5SUnitE'/>
<ovr f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='1042' c='_ZN4llvm20PostGenericScheduler14releaseTopNodeEPNS_5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='639' u='c' c='_ZN4llvm13ScheduleDAGMI11releaseSuccEPNS_5SUnitEPNS_4SDepE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='853' u='c' c='_ZN4llvm13ScheduleDAGMI10initQueuesENS_8ArrayRefIPNS_5SUnitEEES4_'/>
<ovr f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='3553' c='_ZN12_GLOBAL__N_112ILPScheduler14releaseTopNodeEPN4llvm5SUnitE'/>
<ovr f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='3645' c='_ZN12_GLOBAL__N_119InstructionShuffler14releaseTopNodeEPN4llvm5SUnitE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='248'>/// When all predecessor dependencies have been resolved, free this node for
  /// top-down scheduling.</doc>
<ovr f='llvm/llvm/lib/Target/AMDGPU/GCNIterativeScheduler.cpp' l='232' c='_ZN12_GLOBAL__N_117SchedStrategyStub14releaseTopNodeEPN4llvm5SUnitE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/R600MachineScheduler.cpp' l='189' c='_ZN4llvm17R600SchedStrategy14releaseTopNodeEPNS_5SUnitE'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp' l='288' c='_ZN4llvm23ConvergingVLIWScheduler14releaseTopNodeEPNS_5SUnitE'/>
<ovr f='llvm/llvm/lib/Target/SystemZ/SystemZMachineScheduler.cpp' l='250' c='_ZN4llvm26SystemZPostRASchedStrategy14releaseTopNodeEPNS_5SUnitE'/>
