-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
-- Date        : Sun Oct 31 10:48:35 2021
-- Host        : Andrea-Desktop running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/ip/Memory_in/Memory_in_sim_netlist.vhdl
-- Design      : Memory_in
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Memory_in_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Memory_in_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end Memory_in_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of Memory_in_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"12A053A503B986E015B5F40A6022A48F730926420CD0470A36552ED16D0AA133",
      INITP_01 => X"F0CFFB555CE505570659551D4D77EF307B52AC49BE675BABDE5A6F06E03E5AEB",
      INITP_02 => X"0A4A0326009E15B7ED4D91C5DA7A162C6EB3D5B779D3C1BDB48E508E33BE565B",
      INITP_03 => X"9D9310A73C974A70403243FD50FC7C668749B8BC1FBD86D1CF3FA95601F23C1E",
      INITP_04 => X"98226D7CD971946C254EBFFBF7D0F67BEC4F452F6F5C709E465E0D4A83BF06BA",
      INITP_05 => X"FB7FCF8143063B1E79F4867C16360B18C249996AAB7983F89C6FAAC83DA6547A",
      INITP_06 => X"C0CC7C0B508E69A992064F7D2475C322E1824332A7D31518AA881AB4875F28F7",
      INITP_07 => X"F7529313B8A057DBAD530DE583EB4A82DCB9C8E10880C90788DA97F9CC15798E",
      INITP_08 => X"9E92F4DE3947F0725E6EEA8FB3F04DA903BBCD2D65023F3F4ED88B6FE041C487",
      INITP_09 => X"BC86565379DAE4E067A5C1BC91AF21D9BDB31A4D7BB7101F758CD2E410AFFAC1",
      INITP_0A => X"E402DF95AC052C6D5A7682EF779E23D6C523D1EEDCA55AA25490F485B4E3F56A",
      INITP_0B => X"8AC8D946AA0217053EBE72634C7B7801CF0F83BDC86594E20978F764A92C1F56",
      INITP_0C => X"EF2CB97A43CDBEFDFCF651503C229C57F66EB9C92E1348553880E51E369B6D2E",
      INITP_0D => X"F4B20CFB71B8E3F054D605A155108049AA4926CDED2BC52CA63C958D911C2CE8",
      INITP_0E => X"A5C10D5A35AEC3002DADC4E32928A81259207DA1021324E4A0AF2BF867A5D68A",
      INITP_0F => X"40336319D77B7984F9B09DD7D819CEA66FC169AE680D645F7526860EA2052148",
      INIT_00 => X"D53837F92FD416FFD6AAECE8C990A1F0C6A205F4FF96A063868F60CF49F4042A",
      INIT_01 => X"59C035C7B23E43AA1526958F327E804D1DD40442F74C721C780D9EA74CAD7F1B",
      INIT_02 => X"AA7448EEE28CDEDD3D6A1C872BC00D3F80E03992BD2ECD7613E09918C4D9F4C8",
      INIT_03 => X"AA7F08D3833A39700B69D2D5B91FDDF3CF0C078C08F28FBC8302B2D954E9D0A8",
      INIT_04 => X"70797C755C5B2A8451A61A740B5CB43AC5CBA72D6C640836C0348700B1FF1C97",
      INIT_05 => X"FBA7358A46501714AD799D337A6A0056A23BC7074D5D8971FBA221A6567FA3F2",
      INIT_06 => X"65EAE8B8941C976F852D494817512BB1C8E7EF659076BCA03156EA71C9B4533C",
      INIT_07 => X"359E3288B7F570DDBFF00FB4008726B14A6ED8F23A4B1A012E0D638BD7B80202",
      INIT_08 => X"E8FA2D139AADB5030FA2F5D055FD658763C2A8C3EAC5B35DE508ADA1B7CF9385",
      INIT_09 => X"AAF427340605A320AB676D7E164FAE7B34AB0CFD7D9A24E480A4C20936C4CDCF",
      INIT_0A => X"9326EB7D7FFAEC8321F4D72DF88DC13244C691C6FC23703F6E807FFE10070FE0",
      INIT_0B => X"7493DDBB56DCF8D05245273C9C8A8931E700AC249CA6E62B01ED327A3A983A3A",
      INIT_0C => X"E3D0D250466C33C3E4A99251ED5EF26EFD831250ECD7B8233D6321065B9A3BD2",
      INIT_0D => X"69FB89BDFB2F5762D8F948244DF67502B22ED888E0BD9835F118DCCDB65F9772",
      INIT_0E => X"F334D0E05977F8F977BF1A698E19B26C85253521215D5B4160D824963EEB3663",
      INIT_0F => X"204982C09375005470CF56B7803F79EC3F33E4C72556C73EA4B1BA6B3CA6CCE9",
      INIT_10 => X"6B5AD4ECD70D4B7AAD5365CC7B49AC9027FD242C346331185E9EE5ED812668BA",
      INIT_11 => X"5728456949C8AD0203DD81BB0E8692BC5C91D5DCBBA4601C9782218A02B4B9B3",
      INIT_12 => X"3E6C981FD53A1EAD2438EE55D155CB6896E9B2AB45792BA08992D66C0AE606A8",
      INIT_13 => X"5FAE20111EB3AB7A201D9BD04FC1BA464620670DDCCD0D2734382AC3A3904CAD",
      INIT_14 => X"2C1ACA3E3C43322DFCC737781075926B301CDD17FA6FCA7A10DB613DE5EB7087",
      INIT_15 => X"F88AC158A90A3430E05148A4F75A960CAAD4CCDB356CEB2994931FC229E7AACD",
      INIT_16 => X"4935A904B5795B34EEA1643C23C3775E888B3402B85CFC1FC1FFD9F5B8857526",
      INIT_17 => X"94C27E27922B4E5AD7503F2A5B7931C33ECFF1DE5372FED131026180CEE881C6",
      INIT_18 => X"11BA9BABA7066AC7CA18F8D329E0603A16FADF1CDAE69FC69E7AF1C056F9E691",
      INIT_19 => X"BB8F70FE6BDE4AC3C2579F43F52E0EA2CBB65151D79F2D8DB8582788570E6F60",
      INIT_1A => X"4559696596A823FAEEA11BA35DEE0132D1454099A14986F3E73AC52050AC9CB3",
      INIT_1B => X"D41CCA0AB121FFED928F31ED7B5633C6EE387AD37491E04169EC85CCB19BB683",
      INIT_1C => X"D837517FE1C0DD33C76F9F7204E25059F7DCF43868DA5616418EEEEA4602936F",
      INIT_1D => X"2AE27F31FF0A3231C1D77D92A8913CDD002CAECAEF76D63419393D23D9CD8D77",
      INIT_1E => X"7FB429D7A2710914EDBBD4876E6CB5449AA9F41159E7E0E7CDE48A0DFDE0F72A",
      INIT_1F => X"28B727B92AB54C5C14360097D4AE69A0C8ECD474DE1F28DE13A06DA3E06A2697",
      INIT_20 => X"30F76AFA27218DEFC6C92C20CA97E1A55820A1C6A1D1792B6E4DD3626FF468C7",
      INIT_21 => X"235206AD470706C094B9005AED7106ACD8EF2427998FA5DA38D15C4F39F84516",
      INIT_22 => X"9A295483D1890D53EB759A207D9809B15CFA14C26B0E216984024B0526F7F36A",
      INIT_23 => X"A4FF594C83F5F343A93068A8DDAD69694F8D15CB1B65C44D77CE2FCE391E0461",
      INIT_24 => X"90DAB0E3393CE8D1C4FA2E147D8F1B63D554FE09F5067A483C85831C96405AFA",
      INIT_25 => X"105E7AE41C388918211F4613721503FA8D11C6DC136AD9C21144C209F7166DE1",
      INIT_26 => X"6B0F32CB69A201AF93297F90CAE751A9F050AA07FD5A3CB481B71FBC938680E2",
      INIT_27 => X"CAF290F3223C5C9D078CA300F9D287A736292F165F8433B0A473BFA8B8E6D653",
      INIT_28 => X"7A15D936301477561917AD0BC9AA411AE444B135562666EA34805C4F3ADC7771",
      INIT_29 => X"B5948A52E0D9FE9B27C8F5F43D8A74A170D70C08E03F487760CFFB266EF87541",
      INIT_2A => X"E895D6D8088F9172051388C492148F7F82425EA73B76CDD09E3C3815B2CC8EE0",
      INIT_2B => X"734FAFF75E9B6FB84505252D2AC546862FD21A9055BFA2C6C7FCC48D1D98AD3B",
      INIT_2C => X"DF33B5488E4D977EC24EEBEADF3F4124A9D0CAAC27F33F5E21C03E549C2B1532",
      INIT_2D => X"3E164F969F3B75C44E0E8E47005518EF537A03E3650640AE2669F8F0792E325B",
      INIT_2E => X"314F0ACDD9FD26B5077B85251A403194C376110D2F8B1BE6BA17A609B5EBC623",
      INIT_2F => X"59F5F36EF30F76E76315FB95161633A453D105F359E249A215D0ECD1962A6EB6",
      INIT_30 => X"304D9FF88584B0CA0B8C82F36F3EF1CFA2853CD22A05D1269543AC6D434D0C98",
      INIT_31 => X"22BD60850A292A441D550B664B7F000E61B49B0DF444D819C456D6C3DA65451F",
      INIT_32 => X"2B515515C5132EC77F52767C6E1686B4577149FD27CE268A0FE1B5CE0A4801A2",
      INIT_33 => X"7813B2B36D14E449F505A8C4EDECA4D68443708E3F7C44209DC9AB60E9B188FF",
      INIT_34 => X"BE7D9597024B041AB4D4C5CA500A83B30857ED5A4E168431DAE496056DE4D49A",
      INIT_35 => X"BA2D5752984459F170C8D7D239B68E1200175F322604470B681CF23743611B67",
      INIT_36 => X"490DC3A6FF50FEC07B933B717447C330E195B9BBC3F65EA3C33E6D55A6B23575",
      INIT_37 => X"093075144E353D2DE342E91D480463E701CCDF2F849C56449AF1F59011724D14",
      INIT_38 => X"B581050328074248142F1BA57014688F85E406072D6DB0425E064588943E50C5",
      INIT_39 => X"48BACD5503120BA803815982B4D0DB2E5CA1A1D4BF23B8486457AC233B450FEF",
      INIT_3A => X"DBAD0CE5516F92D23C6E1EE8E1D3F6EAD206E08E7971498CECC3B2777DDDFCFC",
      INIT_3B => X"1AB8AC46CBD854641D5A7E3C2E4FBE09D8FF87FD97E53575AF280CA049E9F476",
      INIT_3C => X"B7B170978488ABD159443C1B6DE04987ACB262B95EF938DB2547B0EF675C99A9",
      INIT_3D => X"CE6A49AD4AB1A432CEFE5CDFCF53F7A6F1A84B006B4EC6A70BD0F9140A492EAA",
      INIT_3E => X"4C19400993F9197169D87BA0AB60DC9D316460D23525A065477DB9AF1599AC11",
      INIT_3F => X"4F02705C859163F12810FB790C1D761905BCD1FF6ECA685C1A404F4F10825BF9",
      INIT_40 => X"6C50755146DED871F7DFF4A78564CCA85A3EE771895900BD41CAB52196DF2DCF",
      INIT_41 => X"7E67A530A8F970C0A8087157561F7E17794F28AD510B841448136502DF4B45F8",
      INIT_42 => X"E667E2C891D8A8114CDA6ED3F6DF3B95648AEEE0DEE3DC01004B6F5EFC5C8B6E",
      INIT_43 => X"2EEA95FC6E9980D753DFFBDAF090B27390627AB87CD37255E0776BDC4D9154F6",
      INIT_44 => X"AE17CC058070C29BAB9539C6256B97035A98B488009D9F4840938C8C2CDBB3B0",
      INIT_45 => X"10D7E58DEB18D9372B063553CFCA64BE59E56189E4DD0F989AFBDC661FDD618C",
      INIT_46 => X"0E83D1E533290AD5E65A2AEDB9B94DC75155C756DC802AD14147E459366ABB01",
      INIT_47 => X"6DD8A61D15E830EF5888146412BAE83E35262CE4E86237704F5318C322FEB2DB",
      INIT_48 => X"5226F97A4820A49752A2AA35A35E45A6629554783D3F7737B28F2E73CB6763AC",
      INIT_49 => X"D647A47D25F3A7A6D78169E9CE5DA9DB3705723B1225A198D2EA748C0FFF1E50",
      INIT_4A => X"98295ACB7704B80D28619458DA4F1E41171927DBF64BF3B2776BFC55FF84D042",
      INIT_4B => X"CB32460C668B89B290E50F1A782978C0B467BBD44CC6B29A164F5E23D95EB0E0",
      INIT_4C => X"8EFE921DFD031C46F0AFFFF933D58A8C8F899BD9483816511015186D1B403219",
      INIT_4D => X"7C7D672C98BFE480F7B694EE15FC502C5F2CD31F4ADD8111D45A11231F3164F5",
      INIT_4E => X"33080CD78FB89537EE06559A4F56B008C2E738D736AE3FBC0B6138E1C2F8158A",
      INIT_4F => X"547AC9CD49E8505C849E2E5273A3EA2C6D5D9F4178DED4EA7A98909DB44BA227",
      INIT_50 => X"71F60BFC02CF5CFDDAE075BC8729B65D9F8F061FB7B98830ECE53FC317AFD33E",
      INIT_51 => X"7F154BD893EA87045D285E84B4B626A3CD9E09C54D637EB4D6586B2FE16B0D5D",
      INIT_52 => X"660ED0F10D5F2D0564E42F0190912992FEA99A3B5F6DDF823F8D7BE6C0BBA0E3",
      INIT_53 => X"5E2EC28F80AB0B72F906557F72FA023241B66347D1393138CEF13CB13FE442A2",
      INIT_54 => X"5D80CB78B4E3D45318628F5FFCA6B49B4035548F38059C4567FF611E45E6BFD9",
      INIT_55 => X"A25172DA92A724CD533E5DE5BD87E0463BA7E3E28813596D89E8EEE71385469B",
      INIT_56 => X"ADC3EE8AAC8AA8014A813922302F5CA12B6A53EB6C33951737FC006886CD5DA4",
      INIT_57 => X"D35811A94133A8211533B44F3F291C7DA440A835457BD4DB52CF0E4745C160F1",
      INIT_58 => X"9264285C654C0F98F6CA66711030C184028E3AC38EDD1202D52960904B8A24A7",
      INIT_59 => X"ECCDE256E4823BE9917B073DEA078DF11601206AC247928575951C3667AEAA7E",
      INIT_5A => X"5BC6DAE16179729389FE214F18F6EDE2B4334B2E6400ACD886AA933017B84D14",
      INIT_5B => X"E4BC6E46ADA9E6FBB9A149B304A33C1F029440FDD266792AB4B57DE853771E5A",
      INIT_5C => X"C10BE5E2BE4D93203822336FFDF30E634B3E4E0BC96398180CC0A06CD9F5765E",
      INIT_5D => X"6D5F7B006EC6F93BB80F09D8F785B404FED13338A4DF5F035765892483CFAD62",
      INIT_5E => X"5A1E55D16DB49089BC148CE5E771868AE1108E019529C495E451F8165400C200",
      INIT_5F => X"6795B4986E6C16B7F353CF6D7DFC6D28AB51FF5B291EB4364E6AFAAFE03B9932",
      INIT_60 => X"5974F2A02FD3B77B657F6BF6BED91CB9E825E9B5845C9D536A8BD6EC567A9968",
      INIT_61 => X"6129B87B9B8DB9C35ACAEA5A0BEE3BCBDA3926DE01F8896EBCE71EEBC02C940C",
      INIT_62 => X"6C5C6ED169B8E092587FCE281CEEAF07E3C88D177F6579BF3C276C89C1C51B7C",
      INIT_63 => X"4D3C7CEB293E26D138CDEF83E261875FCA9E9A85044696845A51C0EB3346C940",
      INIT_64 => X"C8CB2A853F6F81FE633BBA135B607DA387F637EDB0FDA6BAE3E5D9D4857AF85E",
      INIT_65 => X"829F22BE133E7083985B91B62E7749272704A1E770CF04272A310A44D8AB6BE0",
      INIT_66 => X"DB5B3388529552F0875B3D26A0017BA45FA95A43D3B7F62EC2DBB7D8EF8B3DF0",
      INIT_67 => X"FE9A175EB565D749E91572B652992126E89FF5EB80C0BC673E3B763F6B82FE6E",
      INIT_68 => X"738F249B608A179B22B5846C625DDB20D58ABD407FE9C7FA8A0055D6DD581F40",
      INIT_69 => X"2A8BC76404C7659A1A8A9C5830E731ED277F003AB99E54A4A9FCFCFC9B325214",
      INIT_6A => X"86D79084901014D63069E04F4A0C0F237BB4C6803C2B6601A44E9E8E4C927177",
      INIT_6B => X"560377A0F23023DB3726E02DEF0652CC8E6F4F00AED6E4E3488DEB2D5A6735A2",
      INIT_6C => X"18AA32A6EBBEA4A5A771F00748165B10F1FE1C6FC5C2D694D5F5A3532CA8DC7C",
      INIT_6D => X"8104F161C504EE3F58E5EE0A81A1026C1E4F830389936648779B71EC6CCD8890",
      INIT_6E => X"A2EEC72F3E4FCBDEEB032DD42F55D25181AD92548BE7F334BC5562B6CE5DF355",
      INIT_6F => X"FA8F1534DAEA00C21456158929490092FBA6084711E7CB9FC16B87A129108AAB",
      INIT_70 => X"DE0E05E78922E0A9388757719C553B8E1ABBAA88F6126BC8424141A019D30C2B",
      INIT_71 => X"3D3A18FD3A2E64D7B8605071C15F88A3510831761BFE2F3C97DAC6270A64A8C9",
      INIT_72 => X"9F3A803DDFA52353D0C1632AF4003DCA615AD46562A8F2118D060295D3750016",
      INIT_73 => X"8DD65DA6E3EAE547F960C8D93F83AAD065DA9CD2CDB03F2CC25A9C6739288A0D",
      INIT_74 => X"399884D25176917897E68B498143EAEB4F4465799EBDCD67D19FD8DC76067200",
      INIT_75 => X"A6722E55C3A1311DFACE58B8E1FFE98B8CF7C5BF695D0DF5E74236D8C1BCD5D3",
      INIT_76 => X"FB1EABE94CBD837B7C68BE79B56DE627B403ECEAA48E40804B4D7AB7EF3F96E1",
      INIT_77 => X"BBA8E4D035842EE13EF029B300AB6082E2DFAB71E07486930517CC06EFE660BB",
      INIT_78 => X"A7BC10B1EE7095982B2BE671DF9CE9A39032C522721EDD031244E163614826E7",
      INIT_79 => X"4D2735CE307D8591E615AF0A1C20BDDD06701F3764A8B2F2BEABD13404C0496C",
      INIT_7A => X"AD54D9BF86BF5511E7623DCDC8E4D255843CCE25945FF62E8FD1321598EEB3D3",
      INIT_7B => X"50913F7DF29B3E73ADFF5FCE32E5A09F3C24D420AB41FEE7D44AB0C13637CE92",
      INIT_7C => X"87E1A52CDB0D6D41529443132B377C0D82C7C56D4F5ED1FF6F31F2E505ABB547",
      INIT_7D => X"02740458CE407CEB33E3E91ADFB0DA4CD5918B6FE65BE5E4A21C1B7EE667B1E2",
      INIT_7E => X"D2327AB8030AB766E8D2C76654292C5460099BF84ECB346CABECF19C59C23A8B",
      INIT_7F => X"74E28602B278F78EC9285C4ACE0903155461B24EC31BCECA1CECEBBBA3EFC2B5",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Memory_in_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 6 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Memory_in_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Memory_in_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \Memory_in_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_45\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1616151615161716161616161515151513120F0D0D0D0C09162A2C2422232425",
      INIT_01 => X"1C1313131313121313110D415A3622232221222220251F120E12141415151516",
      INIT_02 => X"1516151514151515151516151515151413110F0C0C0C0A0814272C2721222223",
      INIT_03 => X"020C151313131212120D21574B252121222324242423190E0F12141414141415",
      INIT_04 => X"1616141515151515151515151515141412110E0C0C0C0B091424292A23222322",
      INIT_05 => X"02020C16151313120F104759311E2121222426262721140D1013141413141415",
      INIT_06 => X"1514131313121215141414141414141312110E0C0C0C0A081424252A28242423",
      INIT_07 => X"0302020B161312120C2E5D461F20222223242525261F120D1013131313131415",
      INIT_08 => X"1412101111111214141413131312131312100E0B0B0C0A08132424282A282524",
      INIT_09 => X"020203010B15120E175559291C21222323232424221B110D1012131313131315",
      INIT_0A => X"11161B1D19141313131313131312121212100E0B0B0C0A071324252423292725",
      INIT_0B => X"02020302010B110B3B61421A1C1E2022212222221E19100E1011131313141311",
      INIT_0C => X"313737382F251F1C151313121313121211100E0C0B0B09071425272319222A25",
      INIT_0D => X"02020303020108245D5424191A1B1D1F2020211E1C19100D0F1112121312101F",
      INIT_0E => X"413B36302A231E1B181419161312121111100E0C0B0A09061425292513152828",
      INIT_0F => X"02020202030200406536181A191A1B1B1C1F1E1C1C1A0F0C0E0F11110F153344",
      INIT_10 => X"3F3C3730261E19171613121115111111100E0D0B0B0A080613242926110A1F2C",
      INIT_11 => X"010302020302001444211B1B1A1A1B1A1C1C1A1B1E1B0F0C0D0F0E0A1F404842",
      INIT_12 => X"413C372C211B19171513100D121410100F0E0D0B0B0B09051224292612051327",
      INIT_13 => X"0F02030302020200091F1D1B1B1A1B1B1C13131D211C0F0B0C0C0F394D474342",
      INIT_14 => X"3A3C392A1E1A18171311110F0D111111100F0D0B0B0A080612242A261206091C",
      INIT_15 => X"200B040302020302000F1F1B1A1A1B1C1607101E211C0E0A0A063B5E53504B41",
      INIT_16 => X"453630281D1C1B19141110100E0D1111100F0D0B0B0A0906112429241207070E",
      INIT_17 => X"211D0C04020302030202171D1A1A1B1B0D02121F211C0D0804275D534E4B4D4F",
      INIT_18 => X"4A4534231A1A1B191714100F0F0E0F12100F0C0B0A0A09061224292311070808",
      INIT_19 => X"29211B08020202020301061C1A181B1304021220201C0D032D57544F4D4A4748",
      INIT_1A => X"404142351D1319191917120F0E0D0C1B0F0F0D0B0B0A08061224282312080908",
      INIT_1B => X"2A271E19040202020302010E1C201B050003121F201B081D5C544E4D4D4C4B44",
      INIT_1C => X"433A3A3937201217171714100E0D0A23170C0C0B0A0908061324272311070809",
      INIT_1D => X"2728251F13020303030301074A52461A00021320201A084B59504E4B4A484745",
      INIT_1E => X"3F3E36332F312512141413120F0D091F260B0C0B0A0A07051224292310080909",
      INIT_1F => X"262728221F0B02020203001A6057534626020F20221625594F4E4B4A4845413F",
      INIT_20 => X"35393836312A2820121412110F0C0918300C0D0B0B0A080613272A2310090A0A",
      INIT_21 => X"25252627221B03020202001C5C4D4E504A361A1C1E274E4D4C4941454644413A",
      INIT_22 => X"3430333030291F201D1211100D0B0B14340C0C0A0B0B0906142A2C2311090A0B",
      INIT_23 => X"23242527252010020202011159524B4B4E4B4634223F474445463E3A3F3D3837",
      INIT_24 => X"32302C2D2D25201A1C1B12100E0C0D183B100A0A0A0A0806152B2E25110A0A0A",
      INIT_25 => X"2525252628221D08020202064F51454C484B4A49413E363A393C3F3C36393530",
      INIT_26 => X"2E2D2E2A26201F1E181A18100D0B131F3B130A0A0A0A0906152A2E2611090A0A",
      INIT_27 => X"252626262727211503020200313E2D454C48474847433C323034363935302C2C",
      INIT_28 => X"28262726231F1D1A1B1616180E0C17243B14090A0A0A0906162A2D261209090A",
      INIT_29 => X"252626262527231F0C010200173324334F4B49454346443D332B2B2E2D2C2A28",
      INIT_2A => X"1C1E17161A1E1B171819141512121F2B4417080A0A0A0805162B2E26120A0A0A",
      INIT_2B => X"242525252526262118030302053A171942524D4A47434144413528201D232323",
      INIT_2C => X"111C0A0D1417191715161711101319344813080A0A0A0805172C2F27130B0B0B",
      INIT_2D => X"24242424252728241E0A0102001E340C102D454E4A4743444542361D04050C0C",
      INIT_2E => X"0A0D06080D121417161415160F16163A430B090A0A0A0805172C2E27130A0A0C",
      INIT_2F => X"23242425262828292215020202001A34180A10304448434140433F321B05050A",
      INIT_30 => X"0B08090205070E13151312131314244232070A0A0A0A0806172B2D26130A0B0C",
      INIT_31 => X"2325252627292A2C261D08020203001B372A2113132E42413B3A393C361C0B07",
      INIT_32 => X"08040504070407081213131213153045170A0B090A090805182C2E26110A0C0D",
      INIT_33 => X"23252627282A2A2B2B1E0F0202030200143125160E08333F3B3537394237170E",
      INIT_34 => X"06030205080308050A11131210133E3A080D0B0A0A0A0705182D2E2610090B0D",
      INIT_35 => X"23262728292A2A2B2E21150502020303000B211207153F3F3E353334363B2910",
      INIT_36 => X"1506010B0606050204081212100C3438090E0B0A0A0A0805182D2E250F090C0C",
      INIT_37 => X"232627282A2A2A2B28231B0D0102040302041E0901224845443A2D322D3A3722",
      INIT_38 => X"2F19050B080403030504060F130C28230C100E0A0B0B0806192E2F250F090B0C",
      INIT_39 => X"2225262828262523232722150202030402071E0204334F49453F31262A363729",
      INIT_3A => X"38261507050403040503050714121A120E0F0D0B0B0B0906192E30250F080A0B",
      INIT_3B => X"2223222121212528292B271B08020304020919000B425049443F332B252A3532",
      INIT_3C => X"372E280D04060302050308060B181014150E0D0B0B0B0806192F30250F090A0B",
      INIT_3D => X"1E1F1F212325292B2928291D10020204030F15000C3E4C433F39303022171B39",
      INIT_3E => X"32363A230805030404040907060F0D151E100B0A0B0B08061A2F30240E090B0B",
      INIT_3F => X"1B20232626252726262628211604020403131100080F22393D332816090F1317",
      INIT_40 => X"072E45341B0203080305050B0A0708181F201A080A0A08061A2F31250D070A0A",
      INIT_41 => X"1C1F222524242525242426251B08020303150F010305041A442F1911070B0401",
      INIT_42 => X"030E3A40290A02020504030F0706050519321D050A0A08061A3132250B06090A",
      INIT_43 => X"211A1C2022232323232324261F0F010204170E01001412043737140D103E1206",
      INIT_44 => X"141613393A1D0301020107140B06070B09261E100B0D0A071B3333250B060A0B",
      INIT_45 => X"3B30221B1D2022242523232622150302041B0C02020C1A14353C12101E2D1C0F",
      INIT_46 => X"221E120F3B300F0102010A130D05071106020B19150C0A071D3433240A05080B",
      INIT_47 => X"3F41402E1B1D202222232324251A0602031F0A01060C13204535111421231E1F",
      INIT_48 => X"291E140A13401F0701030E0F0C04020D0F050812171209071C33332409040708",
      INIT_49 => X"434044452F1A1E2021232324261E0C0103200802081217274A2E1018222D2F2F",
      INIT_4A => X"241A130E0123390F000C1202040202071108090B100F0A071C31312308030506",
      INIT_4B => X"4B49444342241B1F202122242725120106200602061219264C2811181E2A302E",
      INIT_4C => X"1F18130D04043821030D1A080601020A140A090F0E160F061B2F2F2208030606",
      INIT_4D => X"4C504C4444391B1D1F21222426261903091E0404041119264C200F131A262A26",
      INIT_4E => X"1C16120C06010F2A14030A0F0802020D130B080C09100E071C302F2207020607",
      INIT_4F => X"4F4F4F4B4344281B2022232324261E080E1C0204020D17264B1912121522231F",
      INIT_50 => X"1A15110C0903001C350D000B0406041511090B0B080C0A081D302E230A030507",
      INIT_51 => X"5051504E4945351B1F2122222326230F111801040207162033120C101721211D",
      INIT_52 => X"1814110D0B04030423171B0B040D0A170F070909061008071E312C2510040506",
      INIT_53 => X"5152514F4F473D1D1E21212223252416141202060303121C332F1F171E211F1B",
      INIT_54 => X"1714110D0B0303010A1529210607150F0906040B09110B061F312D2511030405",
      INIT_55 => X"5353514F504D41201D2020212224241B170D020604020A193341391F1D1D1B17",
      INIT_56 => X"1613110B08030403020F16382A0C11090B0C0406060F0E091F322F2710030403",
      INIT_57 => X"54555351515247221C2021222224251E1A09030604020314171D191314111117",
      INIT_58 => X"14110F0906040402020318252B150B0D0D150603060F0D0E2033322712040303",
      INIT_59 => X"52545554525450251B202122232526211F0704060402010B181C21170E0D141A",
      INIT_5A => X"120E0B0605040403030206252A17140D101B08040C0911072033322510050203",
      INIT_5B => X"4F4F52565655562819202224252526232207050704030202141B151211131816",
      INIT_5C => X"110B0604030303030303010D2C0F10121716060406080D071F32312210080202",
      INIT_5D => X"5252525455565A2C17202224242527252406050805030302081D22241E1A1715",
      INIT_5E => X"0A04030403030203030403020D1617170A110504070609051F32302311070202",
      INIT_5F => X"2F444F5455545C36161E212424242523240706090603040302162629261D1611",
      INIT_60 => X"0C070403040202030305020B171E170D0C180204050511171D302E230E040102",
      INIT_61 => X"010A284951525743161D20211E1A16142109070A070202020E232524211A1411",
      INIT_62 => X"130E0403030202030404071C14111313130D060505030C13272E2D1F08020309",
      INIT_63 => X"070203264C504F45141413110F1114171E0B06090600123145422C1C1B1A1714",
      INIT_64 => X"110D04040303030304040E121B150B100E060B0909000915212E2C1C0405111D",
      INIT_65 => X"08080504284F52420D100C10161A1D20200B050604294C4A433D301F18181713",
      INIT_66 => X"110D050804040303030817141E130807090605070502011E272E2F1D0312261B",
      INIT_67 => X"090C0A07083F554E1A1515191C1E2022200D03012F544B423B342B231A181715",
      INIT_68 => X"130C060B030403030216121C180D090806030804030301122431311E04232B09",
      INIT_69 => X"0C0B0D0B062554563018171B1D1E2021200F001D584E473E352E27211B181815",
      INIT_6A => X"130C060C03030304021C0E1C170B0C0504020B08020302102333321E04292802",
      INIT_6B => X"0D0B0B0E081148584C33171A1B1E202122110047574D453C332B241F1B181715",
      INIT_6C => X"150D08100702030303151D1C180D08030203080D0202020C2433331E042B2300",
      INIT_6D => X"0C0D0A0E0B082E58535323161B1D1F2123111358524C443A3028221D1A171616",
      INIT_6E => X"150F07120C0303080A0D12111A0B0504020305060402010B2331311C062E2000",
      INIT_6F => X"090C0B0B0C0A184C54542C151C1E1E2023122B584F4942382C25201B18161617",
      INIT_70 => X"171308110F05020504040D11150B0704030304030403010D2533321B082F1A00",
      INIT_71 => X"0B0B0C090A0B0E3C553F22191C1F202021173F544D473F3329231E1A17161718",
      INIT_72 => X"18160B0C11090202020617090A0B0904030404040303020F243230190B2F1600",
      INIT_73 => X"080B0B0B0709092B582A19211F1E1A130C1A50514C443B2F26211D1A17171819",
      INIT_74 => X"181611060F0E05010202050A0A170903020404040302030C24332F1610361300",
      INIT_75 => X"040C0B0B0A0705124E3D261E0D080707052357504B41362B241F1B1816171818",
      INIT_76 => X"1717150A070F0A020102020E190E0203020404030303020B24353016173A1405",
      INIT_77 => X"030A0D080C0905022E483F1E0004090D0A39554E473D3127221D191716181918",
      INIT_78 => X"1717151208070A060202020C11050504040604030303020A243630161C391A0A",
      INIT_79 => X"05080F0A070C08030627491F04090C0E0E4A524C43362B251F1B181818191918",
      INIT_7A => X"17161413110C07050202020A120707050B07050404030206253630151E331205",
      INIT_7B => X"04050E1106070D07050620160E0E0F0A1A534F483D3329221D1A18191A1B1918",
      INIT_7C => X"1615141312120F0C0602020A0B0808090F0507050403020321372F162F3B0A03",
      INIT_7D => X"030309130E06080A090D0A0E121310082A544C42382F27201D1B1B1B1B1A1817",
      INIT_7E => X"151514131312100E0A04070A05050A0C0B060B05050403021E362F183B420902",
      INIT_7F => X"0903030D170C0809090F141114130D093D504740352C26211F1D1D1B1A1A1816",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 7) => B"0000000000000000000000000",
      DIADI(6 downto 0) => dina(6 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_45\,
      DOADO(6 downto 0) => douta(6 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Memory_in_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Memory_in_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end Memory_in_blk_mem_gen_prim_width;

architecture STRUCTURE of Memory_in_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.Memory_in_blk_mem_gen_prim_wrapper_init
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      douta(8 downto 0) => douta(8 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Memory_in_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 6 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Memory_in_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \Memory_in_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \Memory_in_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\Memory_in_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(6 downto 0) => dina(6 downto 0),
      douta(6 downto 0) => douta(6 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Memory_in_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Memory_in_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end Memory_in_blk_mem_gen_generic_cstr;

architecture STRUCTURE of Memory_in_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.Memory_in_blk_mem_gen_prim_width
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      douta(8 downto 0) => douta(8 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\Memory_in_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(6 downto 0) => dina(15 downto 9),
      douta(6 downto 0) => douta(15 downto 9),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Memory_in_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Memory_in_blk_mem_gen_top : entity is "blk_mem_gen_top";
end Memory_in_blk_mem_gen_top;

architecture STRUCTURE of Memory_in_blk_mem_gen_top is
begin
\valid.cstr\: entity work.Memory_in_blk_mem_gen_generic_cstr
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Memory_in_blk_mem_gen_v8_4_1_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Memory_in_blk_mem_gen_v8_4_1_synth : entity is "blk_mem_gen_v8_4_1_synth";
end Memory_in_blk_mem_gen_v8_4_1_synth;

architecture STRUCTURE of Memory_in_blk_mem_gen_v8_4_1_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.Memory_in_blk_mem_gen_top
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Memory_in_blk_mem_gen_v8_4_1 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of Memory_in_blk_mem_gen_v8_4_1 : entity is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of Memory_in_blk_mem_gen_v8_4_1 : entity is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of Memory_in_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of Memory_in_blk_mem_gen_v8_4_1 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of Memory_in_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of Memory_in_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of Memory_in_blk_mem_gen_v8_4_1 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of Memory_in_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of Memory_in_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of Memory_in_blk_mem_gen_v8_4_1 : entity is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of Memory_in_blk_mem_gen_v8_4_1 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of Memory_in_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of Memory_in_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of Memory_in_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of Memory_in_blk_mem_gen_v8_4_1 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of Memory_in_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of Memory_in_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of Memory_in_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of Memory_in_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of Memory_in_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of Memory_in_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of Memory_in_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of Memory_in_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of Memory_in_blk_mem_gen_v8_4_1 : entity is "Estimated Power for IP     :     4.4167 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of Memory_in_blk_mem_gen_v8_4_1 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of Memory_in_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of Memory_in_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of Memory_in_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of Memory_in_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of Memory_in_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of Memory_in_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of Memory_in_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of Memory_in_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of Memory_in_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of Memory_in_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of Memory_in_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of Memory_in_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of Memory_in_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of Memory_in_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of Memory_in_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of Memory_in_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of Memory_in_blk_mem_gen_v8_4_1 : entity is "Memory_in.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of Memory_in_blk_mem_gen_v8_4_1 : entity is "Memory_in.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of Memory_in_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of Memory_in_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of Memory_in_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of Memory_in_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of Memory_in_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of Memory_in_blk_mem_gen_v8_4_1 : entity is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of Memory_in_blk_mem_gen_v8_4_1 : entity is 4096;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of Memory_in_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of Memory_in_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of Memory_in_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of Memory_in_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of Memory_in_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of Memory_in_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of Memory_in_blk_mem_gen_v8_4_1 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of Memory_in_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of Memory_in_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of Memory_in_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of Memory_in_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of Memory_in_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of Memory_in_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of Memory_in_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of Memory_in_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of Memory_in_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of Memory_in_blk_mem_gen_v8_4_1 : entity is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of Memory_in_blk_mem_gen_v8_4_1 : entity is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of Memory_in_blk_mem_gen_v8_4_1 : entity is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of Memory_in_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of Memory_in_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of Memory_in_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of Memory_in_blk_mem_gen_v8_4_1 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Memory_in_blk_mem_gen_v8_4_1 : entity is "blk_mem_gen_v8_4_1";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of Memory_in_blk_mem_gen_v8_4_1 : entity is "yes";
end Memory_in_blk_mem_gen_v8_4_1;

architecture STRUCTURE of Memory_in_blk_mem_gen_v8_4_1 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.Memory_in_blk_mem_gen_v8_4_1_synth
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Memory_in is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of Memory_in : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of Memory_in : entity is "Memory_in,blk_mem_gen_v8_4_1,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of Memory_in : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of Memory_in : entity is "blk_mem_gen_v8_4_1,Vivado 2017.4";
end Memory_in;

architecture STRUCTURE of Memory_in is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     4.4167 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "Memory_in.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "Memory_in.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 4096;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_WRITE_MODE READ_WRITE";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.Memory_in_blk_mem_gen_v8_4_1
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => B"000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(15 downto 0) => dina(15 downto 0),
      dinb(15 downto 0) => B"0000000000000000",
      douta(15 downto 0) => douta(15 downto 0),
      doutb(15 downto 0) => NLW_U0_doutb_UNCONNECTED(15 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(11 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(11 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(11 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(11 downto 0),
      s_axi_rdata(15 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(15 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(15 downto 0) => B"0000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
