// Seed: 1736823638
module module_0 (
    output id_0,
    input logic id_1,
    output id_2,
    output id_3
);
  assign id_0 = id_1 == 1'h0;
endmodule
