<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230005549A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230005549</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17534210</doc-number><date>20211123</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>KR</country><doc-number>10-2021-0086593</doc-number><date>20210701</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>G</section><class>11</class><subclass>C</subclass><main-group>16</main-group><subgroup>24</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>G</section><class>11</class><subclass>C</subclass><main-group>16</main-group><subgroup>10</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>G</section><class>11</class><subclass>C</subclass><main-group>16</main-group><subgroup>14</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>G</section><class>11</class><subclass>C</subclass><main-group>16</main-group><subgroup>24</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>G</section><class>11</class><subclass>C</subclass><main-group>16</main-group><subgroup>10</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>G</section><class>11</class><subclass>C</subclass><main-group>16</main-group><subgroup>14</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e61">SEMICONDUCTOR MEMORY DEVICE</invention-title><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>SK hynix Inc.</orgname><address><city>Icheon-si</city><country>KR</country></address></addressbook><residence><country>KR</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>LEE</last-name><first-name>Hee Youl</first-name><address><city>Icheon-si</city><country>KR</country></address></addressbook></inventor></inventors></us-parties><assignees><assignee><addressbook><orgname>SK hynix Inc.</orgname><role>03</role><address><city>Icheon-si</city><country>KR</country></address></addressbook></assignee></assignees></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">A semiconductor memory device includes a memory cell array, a page buffer, and control logic. The memory cell array includes a plurality of memory cells for storing data. The page buffer is coupled to at least one memory cell among the plurality of memory cells through a bit line and is configured to store data in the at least one memory cell. The control logic is configured to control an operation of the page buffer. The page buffer includes a first transistor coupled between the bit line and a first node, a second transistor coupled between the bit line and an external power voltage terminal, and an internal operation circuit coupled to the first node.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="78.06mm" wi="81.28mm" file="US20230005549A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="145.88mm" wi="143.26mm" file="US20230005549A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="91.36mm" wi="99.06mm" file="US20230005549A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="159.09mm" wi="145.12mm" file="US20230005549A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="160.02mm" wi="144.61mm" file="US20230005549A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="115.82mm" wi="119.13mm" file="US20230005549A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="206.93mm" wi="141.48mm" file="US20230005549A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="194.48mm" wi="97.54mm" file="US20230005549A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00008" num="00008"><img id="EMI-D00008" he="204.13mm" wi="103.89mm" file="US20230005549A1-20230105-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00009" num="00009"><img id="EMI-D00009" he="211.75mm" wi="143.68mm" file="US20230005549A1-20230105-D00009.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00010" num="00010"><img id="EMI-D00010" he="100.58mm" wi="118.70mm" file="US20230005549A1-20230105-D00010.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00011" num="00011"><img id="EMI-D00011" he="142.32mm" wi="147.49mm" file="US20230005549A1-20230105-D00011.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0001" level="1">CROSS-REFERENCE TO RELATED APPLICATION</heading><p id="p-0002" num="0001">The present application claims priority under 35 U.S.C. &#xa7; 119(a) to Korean patent application number 10-2021-0086593, filed on Jul. 1, 2021, which is incorporated herein by reference in its entirety.</p><heading id="h-0002" level="1">BACKGROUND</heading><heading id="h-0003" level="1">1. Technical Field</heading><p id="p-0003" num="0002">The present application relates to an electronic device, and more particularly, to a semiconductor memory device.</p><heading id="h-0004" level="1">2. Related Art</heading><p id="p-0004" num="0003">A semiconductor memory device may be formed in a two-dimensional structure in which strings are horizontally arranged on a semiconductor substrate, or in a three-dimensional structure in which strings are vertically stacked on the semiconductor substrate. A three-dimensional memory device is a memory device designed to overcome a limit of integration degree of a two-dimensional memory device, and may include a plurality of memory cells that are vertically stacked on a semiconductor substrate.</p><heading id="h-0005" level="1">SUMMARY</heading><p id="p-0005" num="0004">An embodiment of the present disclosure provides a semiconductor memory device capable of preventing or delaying a junction breakdown of a transistor in a page buffer during an erase operation.</p><p id="p-0006" num="0005">Another embodiment of the present disclosure provides a semiconductor memory device capable of preventing or mitigating a leakage current in a page buffer during a program operation.</p><p id="p-0007" num="0006">According to an embodiment of the present disclosure, a semiconductor memory device includes a memory cell array, a page buffer, and control logic. The memory cell array includes a plurality of memory cells for storing data. The page buffer is coupled to at least one memory cell among the plurality of memory cells through a bit line and is configured to store data in the at least one memory cell. The control logic controls an operation of the page buffer. The page buffer includes a first transistor coupled between the bit line and a first node, a second transistor coupled between the bit line and an external power voltage terminal, and an internal operation circuit coupled to the first node. When a program inhibit bias is transmitted to the bit line, the control logic controls the page buffer to transmit the program inhibit bias from the internal operation circuit to the bit line by turning on the first transistor and disconnect between the external power voltage terminal and the bit line by turning off the second transistor. A first voltage greater than OV is applied to the external power voltage terminal while the program inhibit bias is transmitted to the bit line.</p><p id="p-0008" num="0007">In an embodiment, the page buffer may further include a third transistor coupled between the first node and ground. The control logic may control the page buffer to disconnect between the first node and the ground by turning off the third transistor while the program inhibit bias is transmitted to the bit line.</p><p id="p-0009" num="0008">In an embodiment, the internal operation circuit may receive a power voltage from an internal power voltage terminal, and output a second voltage supplied by the internal power voltage terminal to the first node as the program inhibit bias.</p><p id="p-0010" num="0009">In an embodiment, the internal operation circuit may receive a power voltage from an internal power voltage terminal, and output a third voltage generated based on a second voltage supplied from the internal power voltage terminal to the first node as the program inhibit bias.</p><p id="p-0011" num="0010">In an embodiment, the first voltage may be a voltage between 0.5V to 1V.</p><p id="p-0012" num="0011">In an embodiment, the first transistor may be a high-voltage protection transistor.</p><p id="p-0013" num="0012">In an embodiment, the internal operation circuit may include a fourth transistor coupled between the first node and a second node, a fifth transistor coupled between the internal power voltage and a third node, a sixth transistor coupled between the second node and the third node, a seventh transistor coupled between the third node and a fourth node, and an eighth transistor coupled between the second node and the fourth node.</p><p id="p-0014" num="0013">According to another embodiment of the present disclosure, a semiconductor memory device includes a memory cell array, a page buffer, and control logic. The memory cell array includes a plurality of memory cells for storing data. The page buffer is coupled to at least one memory cell among the plurality of memory cells through a bit line and is configured to erase data stored in the at least one memory cell. The control logic controls an operation of the page buffer. The page buffer includes a first transistor coupled between the bit line and a first node, a second transistor coupled between the first node and a ground, a third transistor coupled between the bit line and an external power voltage terminal, and an internal operation circuit coupled to the first node. When an erase bias is applied to the bit line, an erase voltage is applied to the external power voltage terminal. In addition, the control logic controls the page buffer to connect the external power voltage terminal and the bit line by turning on the third transistor and apply a first voltage greater than OV and less than a turn-on voltage to a gate of the second transistor.</p><p id="p-0015" num="0014">In an embodiment, the control logic may control the page buffer to apply a turn-on voltage greater than the erase voltage to a gate of the third transistor.</p><p id="p-0016" num="0015">In an embodiment, the first voltage may be between 1V and 2V.</p><p id="p-0017" num="0016">In an embodiment, the first transistor may be a high-voltage protection transistor.</p><p id="p-0018" num="0017">In an embodiment, while an erase bias is transmitted to the bit line, the control logic may control the page buffer to disconnect between the first node and the ground by turning off the second transistor.</p><p id="p-0019" num="0018">In an embodiment, the internal operation circuit may include a fourth transistor coupled between the first node and a second node, a fifth transistor coupled between the internal power voltage and a third node, a sixth transistor coupled between the second node and the third node, a seventh transistor coupled between the third node and a fourth node, and an eighth transistor coupled between the second node and the fourth node.</p><p id="p-0020" num="0019">In an embodiment, the control logic may control the page buffer to disconnect between the first node and the second node by turning off the fourth transistor while an erase bias is transmitted to the bit line.</p><p id="p-0021" num="0020">The present technology may provide a semiconductor memory device capable of preventing or delaying a junction breakdown of a transistor in a page buffer during an erase operation.</p><p id="p-0022" num="0021">In addition, the present technology may provide a semiconductor memory device capable of preventing or mitigating a leakage current in a page buffer during a program operation.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0006" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0023" num="0022"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a block diagram illustrating a semiconductor memory device according to an embodiment of the present disclosure.</p><p id="p-0024" num="0023"><figref idref="DRAWINGS">FIG. <b>2</b></figref> is a block diagram illustrating an embodiment of a memory cell array of <figref idref="DRAWINGS">FIG. <b>1</b></figref>.</p><p id="p-0025" num="0024"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a circuit diagram illustrating any one memory block among the memory blocks of <figref idref="DRAWINGS">FIG. <b>2</b></figref>.</p><p id="p-0026" num="0025"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is a circuit diagram illustrating another embodiment of any one memory block among the memory blocks of <figref idref="DRAWINGS">FIG. <b>2</b></figref>.</p><p id="p-0027" num="0026"><figref idref="DRAWINGS">FIG. <b>5</b></figref> is a circuit diagram illustrating an embodiment of any one memory block among the memory blocks included in the memory cell array of <figref idref="DRAWINGS">FIG. <b>1</b></figref>.</p><p id="p-0028" num="0027"><figref idref="DRAWINGS">FIG. <b>6</b></figref> is a circuit diagram illustrating a page buffer included in the semiconductor memory device of <figref idref="DRAWINGS">FIG. <b>1</b></figref> according to an embodiment of the present disclosure.</p><p id="p-0029" num="0028"><figref idref="DRAWINGS">FIG. <b>7</b></figref> is a circuit diagram illustrating an embodiment of an internal operation circuit of <figref idref="DRAWINGS">FIG. <b>6</b></figref>.</p><p id="p-0030" num="0029"><figref idref="DRAWINGS">FIG. <b>8</b>A</figref> is a diagram illustrating an operation of a page buffer connected to a program allowable string during a program operation of a semiconductor memory device according to an embodiment of the present disclosure.</p><p id="p-0031" num="0030"><figref idref="DRAWINGS">FIG. <b>8</b>B</figref> is a diagram illustrating an operation of a page buffer connected to a program inhibit string during a program operation of a semiconductor memory device according to an embodiment of the present disclosure.</p><p id="p-0032" num="0031"><figref idref="DRAWINGS">FIG. <b>9</b></figref> is a diagram illustrating an operation of a page buffer during an erase operation of a semiconductor memory device according to an embodiment of the present disclosure.</p><p id="p-0033" num="0032"><figref idref="DRAWINGS">FIG. <b>10</b></figref> is a diagram illustrating an operation of a page buffer connected to a program inhibit string during a program operation of a semiconductor memory device according to another embodiment of the present disclosure.</p><p id="p-0034" num="0033"><figref idref="DRAWINGS">FIG. <b>11</b></figref> is a diagram illustrating an operation of a page buffer during an erase operation of a semiconductor memory device according to another embodiment of the present disclosure.</p><p id="p-0035" num="0034"><figref idref="DRAWINGS">FIG. <b>12</b></figref> is a block diagram illustrating a memory system including the semiconductor memory device of <figref idref="DRAWINGS">FIG. <b>1</b></figref>.</p><p id="p-0036" num="0035"><figref idref="DRAWINGS">FIG. <b>13</b></figref> is a block diagram illustrating an application example of the memory system of <figref idref="DRAWINGS">FIG. <b>12</b></figref>.</p><p id="p-0037" num="0036"><figref idref="DRAWINGS">FIG. <b>14</b></figref> is a block diagram illustrating a computing system including the memory system described with reference to <figref idref="DRAWINGS">FIG. <b>13</b></figref>.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0007" level="1">DETAILED DESCRIPTION</heading><p id="p-0038" num="0037">Specific structural or functional descriptions in the present specification or application are provided to describe presented embodiments in accordance with the concept of the present disclosure. The embodiments may be carried out in various forms and should not be construed as being an exhaustive representation of the present teachings.</p><p id="p-0039" num="0038"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a block diagram illustrating a semiconductor memory device according to an embodiment of the present disclosure.</p><p id="p-0040" num="0039">Referring to <figref idref="DRAWINGS">FIG. <b>1</b></figref>, a semiconductor memory device <b>100</b> includes a memory cell array <b>110</b>, an address decoder <b>120</b>, a read and write circuit <b>130</b>, control logic <b>140</b>, and a voltage generator <b>150</b>.</p><p id="p-0041" num="0040">The memory cell array <b>110</b> includes a plurality of memory blocks BLK<b>1</b> to BLKz. The plurality of memory blocks BLK<b>1</b> to BLKz are connected to the address decoder <b>120</b> through word lines WL. The plurality of memory blocks BLK<b>1</b> to BLKz are connected to the read and write circuit <b>130</b> through bit lines BL<b>1</b> to BLm. Each of the plurality of memory blocks BLK<b>1</b> to BLKz includes a plurality of memory cells. In an embodiment, the plurality of memory cells are non-volatile memory cells, and may be configured with non-volatile memory cells having a vertical channel structure. The memory cell array <b>110</b> may be configured as a memory cell array of a two-dimensional structure. According to an embodiment, the memory cell array <b>110</b> may be configured as a memory cell array of a three-dimensional structure. Meanwhile, each of the plurality of memory cells included in the memory cell array may store at least one bit of data. In an embodiment, each of the plurality of memory cells included in the memory cell array <b>110</b> may be a single-level cell (SLC) storing one bit of data. In another embodiment, each of the plurality of memory cells included in the memory cell array <b>110</b> may be a multi-level cell (MLC) storing two bits of data. In still another embodiment, each of the plurality of memory cells included in the memory cell array <b>110</b> may be a triple-level cell storing three bits of data. In still another embodiment, each of the plurality of memory cells included in the memory cell array <b>110</b> may be a quad-level cell storing four bits of data. According to an embodiment, the memory cell array <b>110</b> may include a plurality of memory cells each storing five or more bits of data.</p><p id="p-0042" num="0041">The address decoder <b>120</b>, the read and write circuit <b>130</b>, and the voltage generator <b>150</b> operate as a peripheral circuit which drives the memory cell array <b>110</b>. At this time, the peripheral circuit is operated under the control of the control logic <b>140</b>. The address decoder <b>120</b> is connected to the memory cell array <b>110</b> through the word lines WL. The address decoder <b>120</b> is configured to operate in response to the control of the control logic <b>140</b>. The address decoder <b>120</b> receives an address through an input/output buffer (not shown) inside the semiconductor memory device <b>100</b>.</p><p id="p-0043" num="0042">The address decoder <b>120</b> is configured to decode a block address among received addresses. The address decoder <b>120</b> selects at least one memory block according to the decoded block address. In addition, the address decoder <b>120</b> applies a read voltage Vread generated in the voltage generator <b>150</b> to a selected word line of the selected memory block at a time of a read voltage application operation during a read operation, and applies a pass voltage Vpass to the remaining unselected word lines. In addition, during a program verify operation, the address decoder <b>120</b> applies a verify voltage generated in the voltage generator <b>150</b> to the selected word line of the selected memory block, and applies the pass voltage Vpass to the remaining unselected word lines.</p><p id="p-0044" num="0043">The address decoder <b>120</b> is configured to decode a column address of the received addresses. The address decoder <b>120</b> transmits the decoded column address to the read and write circuit <b>130</b>.</p><p id="p-0045" num="0044">A read operation and a program operation of the semiconductor memory device <b>100</b> are performed in a page unit. Addresses received at a time of a request of the read operation and the program operation include a block address, a row address, and a column address. The address decoder <b>120</b> selects one memory block and one word line according to the block address and the row address. The column address is decoded by the address decoder <b>120</b> and is provided to the read and write circuit <b>130</b>.</p><p id="p-0046" num="0045">The address decoder <b>120</b> may include a block decoder, a row decoder, a column decoder, an address buffer, and the like.</p><p id="p-0047" num="0046">The read and write circuit <b>130</b> includes a plurality of page buffers PB<b>1</b> to PBm. The read and write circuit <b>130</b> may operate as a &#x201c;read circuit&#x201d; during a read operation of the memory cell array <b>110</b> and may operate as a &#x201c;write circuit&#x201d; during a write operation of the memory cell array <b>110</b>. The plurality of page buffers PB<b>1</b> to PBm are connected to the memory cell array <b>110</b> through the bit lines BL<b>1</b> to BLm. During the read operation and the program verify operation, in order to sense a threshold voltage of the memory cells, the plurality of page buffers PB<b>1</b> to PBm sense a change of an amount of a current flowing according to a program state of a corresponding memory cell through a sensing node while continuously supplying a sensing current to the bit lines connected to the memory cells, and latches the sensed change as sensing data. The read and write circuit <b>130</b> operates in response to page buffer control signals output from the control logic <b>140</b>.</p><p id="p-0048" num="0047">During the read operation, the read and write circuit <b>130</b> senses data of the memory cell, temporarily stores read data, and outputs data DATA to the input/output buffer (not shown) of the semiconductor memory device <b>100</b>. In an embodiment, the read and write circuit <b>130</b> may include a column selection circuit, and the like, in addition to the page buffers (or page registers).</p><p id="p-0049" num="0048">The control logic <b>140</b> is connected to the address decoder <b>120</b>, the read and write circuit <b>130</b>, and the voltage generator <b>150</b>. The control logic <b>140</b> receives a command CMD and a control signal CTRL through the input/output buffer (not shown) of the semiconductor memory device <b>100</b>. The control logic <b>140</b> is configured to control overall operations of the semiconductor memory device <b>100</b> in response to the control signal CTRL. In addition, the control logic <b>140</b> outputs a control signal for adjusting a sensing node precharge potential level of the plurality of page buffers PB<b>1</b> to PBm. The control logic <b>140</b> may control the read and write circuit <b>130</b> to perform the read operation of the memory cell array <b>110</b>. The control logic controls the voltage generator <b>150</b> to generate various voltages used during the program operation of the memory cell array <b>110</b>. In addition, the control logic <b>140</b> controls the address decoder <b>120</b> to transfer the voltages generated by the voltage generator <b>150</b> to local lines of a memory block which is an operation target through global lines. Meanwhile, the control logic <b>140</b> controls the read and write circuit <b>130</b> to read data of a selected page of the memory block through the bit lines BL<b>1</b> to BLm during the read operation and store the data in the page buffers PB<b>1</b> to PBm. In addition, the control logic <b>140</b> controls the read and write circuit <b>130</b> to program the data, which is stored in the page buffers PB<b>1</b> to PBm, in the selected page during the program operation. The control logic <b>140</b> may be implemented as hardware, software, or a combination of hardware and software. For example, the control logic <b>140</b> may be a control logic circuit operating in accordance with an algorithm and/or a processor executing control logic code.</p><p id="p-0050" num="0049">The voltage generator <b>150</b> generates the read voltage Vread and the pass voltage Vpass during the read operation in response to the control signal output from the control logic <b>140</b>. In order to generate a plurality of voltages having various voltage levels, the voltage generator <b>150</b> may include a plurality of pumping capacitors that receive an internal power voltage, and generate the plurality of voltages by selectively activating the plurality of pumping capacitors in response to the control of the control logic <b>140</b>.</p><p id="p-0051" num="0050">The address decoder <b>120</b>, the read and write circuit <b>130</b>, and the voltage generator <b>150</b> may function as a &#x201c;peripheral circuit&#x201d; that performs a read operation, a write operation, and an erase operation on the memory cell array <b>110</b>. The peripheral circuit performs the read operation, the write operation, and the erase operation on the memory cell array <b>110</b> based on the control of the control logic <b>140</b>.</p><p id="p-0052" num="0051"><figref idref="DRAWINGS">FIG. <b>2</b></figref> is a block diagram illustrating an embodiment of the memory cell array <b>110</b> of <figref idref="DRAWINGS">FIG. <b>1</b></figref>.</p><p id="p-0053" num="0052">Referring to <figref idref="DRAWINGS">FIG. <b>2</b></figref>, the memory cell array <b>110</b> includes a plurality of memory blocks BLK<b>1</b> to BLKz. Each memory block has a three-dimensional structure. Each memory block includes a plurality of memory cells stacked on a substrate. The plurality of memory cells are arranged along a +X direction, a +Y direction, and a +Z direction. A structure of each memory block is described in more detail with reference to <figref idref="DRAWINGS">FIGS. <b>3</b> and <b>4</b></figref>.</p><p id="p-0054" num="0053"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a circuit diagram illustrating any one memory block BLKa of the memory blocks BLK<b>1</b> to BLKz of FIG. <b>2</b>.</p><p id="p-0055" num="0054">Referring to <figref idref="DRAWINGS">FIG. <b>3</b></figref>, the memory block BLKa includes a plurality of cell strings CS<b>11</b> to CS<b>1</b><i>m </i>and CS<b>21</b> to CS<b>2</b><i>m. </i>In an embodiment, each of the plurality of cell strings CS<b>11</b> to CS<b>1</b><i>m </i>and CS<b>21</b> to CS<b>2</b><i>m </i>may be formed in a &#x2018;U&#x2019; shape. In the memory block BLKa, m cell strings are arranged in a row direction (that is, the +X direction). In <figref idref="DRAWINGS">FIG. <b>3</b></figref>, two cell strings are arranged in a column direction (that is, the +Y direction). However, this is for convenience of description and it is understood that three or more cell strings may be arranged in the column direction.</p><p id="p-0056" num="0055">Each of the plurality of cell strings CS<b>11</b> to CS<b>1</b><i>m </i>and CS<b>21</b> to CS<b>2</b><i>m </i>includes at least one source select transistor SST, first to n-th memory cells MC<b>1</b> to MCn, a pipe transistor PT, and at least one drain select transistor DST.</p><p id="p-0057" num="0056">Each of the select transistors SST and DST and the memory cells MC<b>1</b> to MCn may have a similar structure. In an embodiment, each of the select transistors SST and DST and the memory cells MC<b>1</b> to MCn may include a channel layer, a tunneling insulating film, a charge storage film, and a blocking insulating film. In an embodiment, a pillar for providing the channel layer may be provided in each cell string. In an embodiment, a pillar for providing at least one of the channel layer, the tunneling insulating film, the charge storage film, and the blocking insulating film may be provided in each cell string.</p><p id="p-0058" num="0057">The source select transistor SST of each cell string is connected between a common source line CSL and the memory cells MC<b>1</b> to MCp.</p><p id="p-0059" num="0058">In an embodiment, the source select transistors of the cell strings arranged in the same row are connected to a source select line extending in the row direction, and the source select transistors of the cell strings arranged in different rows are connected to different source select lines. In <figref idref="DRAWINGS">FIG. <b>3</b></figref>, the source select transistors of the cell strings CS<b>11</b> to CS<b>1</b><i>m </i>of a first row are connected to a first source select line SSL<b>1</b>. The source select transistors of the cell strings CS<b>21</b> to CS<b>2</b><i>m </i>of a second row are connected to a second source select line SSL<b>2</b>.</p><p id="p-0060" num="0059">In another embodiment, the source select transistors of the cell strings CS<b>11</b> to CS<b>1</b><i>m </i>and CS<b>21</b> to CS<b>2</b><i>m </i>may be commonly connected to one source select line.</p><p id="p-0061" num="0060">The first to n-th memory cells MC<b>1</b> to MCn of each cell string are connected between the source select transistor SST and the drain select transistor DST.</p><p id="p-0062" num="0061">The first to n-th memory cells MC<b>1</b> to MCn may be divided into first to p-th memory cells MC<b>1</b> to MCp and (p+1)-th to n-th memory cells MCp+<b>1</b> to MCn. The first to p-th memory cells MC<b>1</b> to MCp are sequentially arranged in a direction opposite to the +Z direction, and are connected in series between the source select transistor SST and the pipe transistor PT. The (p+1)-th to n-th memory cells MCp+<b>1</b> to MCn are sequentially arranged in the +Z direction, and are connected in series between the pipe transistor PT and the drain select transistor DST. The first to p-th memory cells MC<b>1</b> to MCp and the (p+<b>1</b>)-th to n-th memory cells MCp+<b>1</b> to MCn are connected to each other through the pipe transistor PT. Gates of the first to n-th memory cells MC<b>1</b> to MCn of each cell string are connected to the first to n-th word lines WL<b>1</b> to WLn, respectively.</p><p id="p-0063" num="0062">A gate of the pipe transistor PT of each cell string is connected to a pipeline PL.</p><p id="p-0064" num="0063">The drain select transistor DST of each cell string is connected between a corresponding bit line and the memory cells MCp+<b>1</b> to MCn. The drain select transistors DST of cell strings arranged in the row direction are connected to the drain select line extending in the row direction. The drain select transistors of the cell strings CS<b>11</b> to CS<b>1</b><i>m </i>of the first row are connected to a first drain select line DSL<b>1</b>. The drain select transistors of the cell strings CS<b>21</b> to CS<b>2</b><i>m </i>of the second row are connected to a second drain select line DSL<b>2</b>.</p><p id="p-0065" num="0064">The cell strings arranged in the column direction are connected to the bit lines extending in the column direction. In <figref idref="DRAWINGS">FIG. <b>3</b></figref>, the cell strings CS<b>11</b> and CS<b>21</b> of the first column are connected to the first bit line BL<b>1</b>. The cell strings CS<b>1</b><i>m </i>and CS<b>2</b><i>m </i>of the m-th column are connected to the m-th bit line BLm.</p><p id="p-0066" num="0065">The memory cells connected to the same word line in the cell strings arranged in the row direction configure one page. For example, the memory cells connected to the first word line WL<b>1</b>, among the cell strings CS<b>11</b> to CS<b>1</b><i>m </i>of the first row configure one page. The memory cells connected to the first word line WL<b>1</b>, among the cell strings CS<b>21</b> to CS<b>2</b><i>m </i>of the second row configure another page. The cell strings arranged in one row direction may be selected by selecting any one of the drain select lines DSL<b>1</b> and DSL<b>2</b>. One page of the selected cell strings may be selected by selecting any one of the word lines WL<b>1</b> to WLn.</p><p id="p-0067" num="0066">In another embodiment, even bit lines and odd bit lines may be provided instead of the first to m-th bit lines BL<b>1</b> to BLm. In addition, even-numbered cell strings among the cell strings CS<b>11</b> to CS<b>1</b><i>m </i>or CS<b>21</b> to CS<b>2</b><i>m </i>arranged in the row direction may be connected to even bit lines, and odd-numbered cell strings among the cell strings CS<b>11</b> to CS<b>1</b><i>m </i>or CS<b>21</b> to CS<b>2</b><i>m </i>arranged in the row direction may be connected to odd bit lines, respectively.</p><p id="p-0068" num="0067">In an embodiment, at least one of the first to n-th memory cells MC<b>1</b> to MCn may be used as a dummy memory cell. For example, at least one dummy memory cell is provided to reduce an electric field between the source select transistor SST and the memory cells MC<b>1</b> to MCp. Alternatively, at least one dummy memory cell is provided to reduce an electric field between the drain select transistor DST and the memory cells MCp+<b>1</b> to MCn. As more dummy memory cells are provided, reliability of an operation for the memory block BLKa is improved, however, the size of the memory block BLKa increases. As less dummy memory cells are provided, the size of the memory block BLKa may be reduced, but the reliability of the operation for the memory block BLKa may be reduced.</p><p id="p-0069" num="0068">In order to efficiently control at least one dummy memory cell, each of the dummy memory cells may have a required threshold voltage. Before or after an erase operation for the memory block BLKa, program operations for all or some of the dummy memory cells may be performed. When the erase operation is performed after the program operation is performed, the dummy memory cells may have the required threshold voltage by controlling a voltage applied to dummy word lines connected to the respective dummy memory cells.</p><p id="p-0070" num="0069"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is a circuit diagram illustrating another embodiment of any one memory block BLKb of the memory blocks BLK<b>1</b> to BLKz of <figref idref="DRAWINGS">FIG. <b>2</b></figref>.</p><p id="p-0071" num="0070">Referring to <figref idref="DRAWINGS">FIG. <b>4</b></figref>, the memory block BLKb includes a plurality of cell strings CS<b>11</b>&#x2032; to CS<b>1</b><i>m</i>&#x2032; and CS<b>21</b>&#x2032; to CS<b>2</b><i>m</i>&#x2032;. Each of the plurality of cell strings CS<b>11</b>&#x2032; to CS<b>1</b><i>m</i>&#x2032; and CS<b>21</b>&#x2032; to CS<b>2</b><i>m</i>&#x2032; extends along a +Z direction. Each of the plurality of cell strings CS<b>11</b>&#x2032; to CS<b>1</b><i>m</i>&#x2032; and CS<b>21</b>&#x2032; to CS<b>2</b><i>m</i>&#x2032; includes at least one source select transistor SST, first to n-th memory cells MC<b>1</b> to MCn, and at least one drain select transistor DST stacked on a substrate (not shown) under the memory block BLKb.</p><p id="p-0072" num="0071">The source select transistor SST of each cell string is connected between a common source line CSL and memory cells MC<b>1</b> to MCn. The source select transistors of the cell strings arranged in the same row are connected to the same source select line. The source select transistors of the cell strings CS<b>11</b>&#x2032; to CS<b>1</b><i>m</i>&#x2032; arranged in a first row are connected to a first source select line SSL<b>1</b>. The source select transistors of the cell strings CS<b>21</b>&#x2032; to CS<b>2</b><i>m</i>&#x2032; arranged in a second row are connected to a second source select line SSL<b>2</b>. In another embodiment, the source select transistors of the cell strings CS<b>11</b>&#x2032; to CS<b>1</b><i>m</i>&#x2032; and CS<b>21</b>&#x2032; to CS<b>2</b><i>m</i>&#x2032; may be commonly connected to one source select line.</p><p id="p-0073" num="0072">The first to n-th memory cells MC<b>1</b> to MCn of each cell string are connected in series between the source select transistor SST and the drain select transistor DST. Gates of the first to n-th memory cells MC<b>1</b> to MCn are connected to first to the n-th word lines WL<b>1</b> to WLn, respectively.</p><p id="p-0074" num="0073">The drain select transistor DST of each cell string is connected between a corresponding bit line and the memory cells MC<b>1</b> to MCn. The drain select transistors of the cell strings arranged in the row direction are connected to a drain select line extending in the row direction. The drain select transistors of the cell strings CS<b>11</b>&#x2032; to CS<b>1</b><i>m</i>&#x2032; of a first row are connected to a first drain select line DSL<b>1</b>. The drain select transistors of the cell strings CS<b>21</b>&#x2032; to CS<b>2</b><i>m</i>&#x2032; of a second row are connected to a second drain select line DSL<b>2</b>.</p><p id="p-0075" num="0074">The memory block BLKb of <figref idref="DRAWINGS">FIG. <b>4</b></figref> represents a circuit similar to that of the memory block BLKa of <figref idref="DRAWINGS">FIG. <b>3</b></figref> except that the pipe transistor PT is excluded from each cell string.</p><p id="p-0076" num="0075">In another embodiment, even bit lines and odd bit lines may be provided instead of the first to m-th bit lines BL<b>1</b> to BLm. In addition, even-numbered cell strings among the cell strings CS<b>11</b>&#x2032; to CS<b>1</b><i>m</i>&#x2032; or CS<b>21</b>&#x2032; to CS<b>2</b>nn&#x2032; arranged in the row direction may be connected to even bit lines, and odd-numbered cell strings among the cell strings CS<b>11</b>&#x2032; to CS<b>1</b><i>m</i>&#x2032; or CS<b>21</b>&#x2032; to CS<b>2</b><i>m</i>&#x2032; arranged in the row direction may be connected to odd bit lines, respectively.</p><p id="p-0077" num="0076">In an embodiment, at least one of the first to n-th memory cells MC<b>1</b> to MCn may be used as a dummy memory cell. For example, at least one dummy memory cell is provided to reduce an electric field between the source select transistor SST and the memory cells MC<b>1</b> to MCn. Alternatively, at least one dummy memory cell is provided to reduce an electric field between the drain select transistor DST and the memory cells MC<b>1</b> to MCn. As more dummy memory cells are provided, reliability of an operation for the memory block BLKb is improved, however, the size of the memory block BLKb increases. As less dummy memory cells are provided, the size of the memory block BLKb may be reduced, but the reliability of the operation for the memory block BLKb may be reduced.</p><p id="p-0078" num="0077">In order to efficiently control at least one dummy memory cell, each of the dummy memory cells may have a required threshold voltage. Before or after an erase operation for the memory block BLKb, program operations for all or some of the dummy memory cells may be performed. When the erase operation is performed after the program operation is performed, the dummy memory cells may have the required threshold voltage by controlling a voltage applied to the dummy word lines connected to the respective dummy memory cells.</p><p id="p-0079" num="0078"><figref idref="DRAWINGS">FIG. <b>5</b></figref> is a circuit diagram illustrating an embodiment of any one memory block BLKc of the memory blocks BLK<b>1</b> to BLKz included in the memory cell array <b>110</b> of <figref idref="DRAWINGS">FIG. <b>1</b></figref>.</p><p id="p-0080" num="0079">Referring to <figref idref="DRAWINGS">FIG. <b>5</b></figref>, the memory block BLKc includes a plurality of cell strings CS<b>1</b> to CSm. The plurality of cell strings CS<b>1</b> to CSm may be connected to a plurality of bit lines BL<b>1</b> to BLm, respectively. Each of the cell strings CS<b>1</b> to CSm includes at least one source select transistor SST, first to n-th memory cells MC<b>1</b> to MCn, and at least one drain select transistor DST.</p><p id="p-0081" num="0080">Each of the select transistors SST and DST and the memory cells MC<b>1</b> to MCn may have a similar structure. In an embodiment, each of the select transistors SST and DST and the memory cells MC<b>1</b> to MCn may include a channel layer, a tunneling insulating film, a charge storage film, and a blocking insulating film. In an embodiment, a pillar for providing the channel layer may be provided in each cell string. In an embodiment, a pillar for providing at least one of the channel layer, the tunneling insulating film, the charge storage film, and the blocking insulating film may be provided in each cell string.</p><p id="p-0082" num="0081">The source select transistor SST of each cell string is connected between a common source line CSL and the memory cells MC<b>1</b> to MCn.</p><p id="p-0083" num="0082">The first to n-th memory cells MC<b>1</b> to MCn of each cell string are connected between the source select transistor SST and the drain select transistor DST.</p><p id="p-0084" num="0083">The drain select transistor DST of each cell string is connected between a corresponding bit line and the memory cells MC<b>1</b> to MCn.</p><p id="p-0085" num="0084">Memory cells connected to the same word line configure one page. The cell strings CS<b>1</b> to CSm may be selected by selecting the drain select line DSL. One page among the selected cell strings may be selected by selecting any one of the word lines WL<b>1</b> to WLn.</p><p id="p-0086" num="0085">In another embodiment, even bit lines and odd bit lines may be provided instead of the first to m-th bit lines BL<b>1</b> to BLm. Even-numbered cell strings among the cell strings CS<b>1</b> to CSm may be connected to even bit lines, and odd-numbered cell strings may be connected to odd bit lines, respectively.</p><p id="p-0087" num="0086">As shown in <figref idref="DRAWINGS">FIGS. <b>2</b> to <b>4</b></figref>, the memory cell array <b>110</b> of the semiconductor memory device <b>100</b> may be configured to have a three-dimensional structure. In addition, as shown in <figref idref="DRAWINGS">FIG. <b>5</b></figref>, the memory cell array <b>110</b> of the semiconductor memory device <b>100</b> may be configured to have a two-dimensional structure.</p><p id="p-0088" num="0087"><figref idref="DRAWINGS">FIG. <b>6</b></figref> is a circuit diagram illustrating the page buffer PB<b>1</b> included in the semiconductor memory device <b>100</b> according to an embodiment of the present disclosure. The page buffer shown in <figref idref="DRAWINGS">FIG. <b>6</b></figref> may also be representative of the other page buffers PB<b>2</b> to PBm included in the read and write circuit <b>130</b> of <figref idref="DRAWINGS">FIG. <b>1</b></figref>. Because the plurality of page buffers PB<b>1</b> to PBm included in the read and write circuit <b>130</b> may be configured similarly to each other, any one of the page buffers is described as an example.</p><p id="p-0089" num="0088">The page buffer PB<b>1</b> is connected to the memory cell through the bit line BL<b>1</b>. Meanwhile, the page buffer PB<b>1</b> may include a first transistor TR<b>1</b> connected between the bit line BL<b>1</b> and an A node NODE_A, a second transistor TR<b>2</b> connected between the A node NODE_A and a ground, a third transistor TR<b>3</b> connected between the bit line BL<b>1</b> and an external power voltage terminal VEXT, and an internal operation circuit <b>200</b> connected to the A node NODE_A. The first transistor TR<b>1</b> may be controlled by a bit line selection signal SEL_BL and may operate to selectively connect the bit line BL<b>1</b> and the A node NODE_A. The second transistor TR<b>2</b> may be controlled by a bit line discharge signal BL_DIS and may operate to selectively connect the A node NODE_A and the ground. The third transistor TR<b>3</b> is controlled by a bit line bias signal BL_BIAS and may operate to selectively connect the bit line BL<b>1</b> and the external power voltage terminal VEXT. Meanwhile, the internal operation circuit <b>200</b> may operate based on an internal power voltage VCORE.</p><p id="p-0090" num="0089">The internal operation circuit <b>200</b> may be configured to perform a program operation, a read operation, or an erase operation on the memory cell connected to the bit line BL<b>1</b>. As necessary, the internal operation circuit <b>200</b> may be designed in various ways. Hereinafter, the internal operation circuit <b>200</b> according to an embodiment is described with reference to <figref idref="DRAWINGS">FIG. <b>7</b></figref>.</p><p id="p-0091" num="0090"><figref idref="DRAWINGS">FIG. <b>7</b></figref> is a circuit diagram illustrating an embodiment of the internal operation circuit <b>200</b> of <figref idref="DRAWINGS">FIG. <b>6</b></figref>. The internal operation circuit <b>200</b> may operate in response to a signal output from the control logic <b>140</b>. Signals PB_SENSE, SA_PRECH_N, SA_SENSE, SA_CSOC, SA_DISCH, and PRECHSO_N to be described below may be control signals output from the control logic <b>140</b>. The internal operation circuit <b>200</b> is specifically described as follows.</p><p id="p-0092" num="0091">Referring to <figref idref="DRAWINGS">FIG. <b>7</b></figref>, the internal operation circuit <b>200</b> is connected to the A node NODE_A. The internal operation circuit <b>200</b> may perform a bit line precharge operation of charging a charge supplied from the internal power voltage VCORE through first to fifth NMOS transistors N<b>1</b> to N<b>5</b> and first to third PMOS transistors P<b>1</b> to P<b>3</b> in the bit line BL<b>1</b>. In addition, the internal operation circuit <b>200</b> may discharge the charge charged to the bit line BL<b>1</b> through the first NMOS transistor N<b>1</b>, the fourth NMOS transistor N<b>4</b>, and the fifth NMOS transistor N<b>5</b> to a ground voltage.</p><p id="p-0093" num="0092">The first NMOS transistor N<b>1</b> is connected between the A node NODE_A and a common node CSO. The first PMOS transistor P<b>1</b> is connected between the internal power voltage VCORE and a sense amplifier node SAN. The second NMOS transistor N<b>2</b> is connected between the common node CSO and the sense amplifier node SAN. The second PMOS transistor P<b>2</b> is connected between the sense amplifier node SAN and a sensing node SO. The third NMOS transistor N<b>3</b> is connected between the sensing node SO and the common node CSO. The third PMOS transistor P<b>3</b> is connected between the internal power voltage VCORE and the sensing node SO. The fourth and fifth transistors N<b>4</b> and N<b>5</b> are connected in series between the common node CSO and the ground voltage.</p><p id="p-0094" num="0093">The first NMOS transistor N<b>1</b> is controlled by the page buffer sensing signal PB_SENSE, the second NMOS transistor N<b>2</b> is controlled by the current sensing signal SA_CSOC, and the third NMOS transistor N<b>3</b> is controlled by the sense amplifier sensing signal SA_SENSE. In addition, the fourth NMOS transistor N<b>4</b> is controlled by the sense amplifier discharge signal SA_DISCH, and the fifth NMOS transistor N<b>5</b> and the first PMOS transistor P<b>1</b> are controlled by a voltage of a node QS of a sensing latch circuit LATS. The second PMOS transistor P<b>2</b> is controlled by the sense amplifier precharge signal SA_PRECH_N, and the third PMOS transistor P<b>3</b> is controlled by the sensing node precharge signal PRECHSO_N. That is, the page buffer sensing signal PB_SENSE is applied to a gate of the first NMOS transistor N<b>1</b>, the current sensing signal SA_CSOC is applied to a gate of the second NMOS transistor N<b>2</b>, and the sense amplifier sensing signal SA_SENSE is applied to a gate of the third NMOS transistor N<b>3</b>. In addition, the sense amplifier discharge signal SA_DISCH is applied to a gate of the fourth NMOS transistor N<b>4</b>, and the voltage of the node QS of the sensing latch circuit LATS is applied to gates of the fifth NMOS transistor N<b>5</b> and the first PMOS transistor P<b>1</b>. The sense amplifier precharge signal SA_PRECH_N is applied to a gate of the second PMOS transistor P<b>2</b>, and the sensing node precharge signal PRECHSO_N is applied to a gate of the third PMOS transistor P<b>3</b>.</p><p id="p-0095" num="0094">The sensing latch circuit LATS may include a latch configured with two inverters connected to the node QS, and a reset transistor and a set transistor that control the voltage of the node QS. Because the structure of sensing latch circuit LATS is widely known, a specific configuration thereof is omitted in <figref idref="DRAWINGS">FIG. <b>7</b></figref>.</p><p id="p-0096" num="0095">Although the configuration of the internal operation circuit <b>200</b> is described with reference to <figref idref="DRAWINGS">FIG. <b>7</b></figref>, the present disclosure is not limited thereto. That is, various internal operation circuits <b>200</b> configured differently from that shown in <figref idref="DRAWINGS">FIG. <b>7</b></figref> are applicable to the present disclosure.</p><p id="p-0097" num="0096"><figref idref="DRAWINGS">FIG. <b>8</b>A</figref> is a diagram illustrating an operation of a page buffer connected to a program allowable string during a program operation of a semiconductor memory device according to an embodiment of the present disclosure. Meanwhile, <figref idref="DRAWINGS">FIG. <b>8</b>B</figref> is a diagram illustrating an operation of a page buffer connected to a program inhibit string during a program operation of a semiconductor memory device according to an embodiment of the present disclosure.</p><p id="p-0098" num="0097">During the program operation of the semiconductor memory device <b>100</b>, a program allowable voltage may be applied to a bit line connected to the program allowable string, and a program inhibit voltage may be applied to a bit line connected to the program inhibit string. The program allowable string may mean a cell string including a memory cell for which a threshold voltage is set to be increased when a program voltage is applied to a word line as a memory cell in which a program is not completed among memory cells selected as a program target. The program inhibit string may mean a cell string including a memory cell for which a threshold voltage is not set to be increased when the program voltage is applied to the word line as a memory cell in which a program is completed among the memory cells selected as the program target.</p><p id="p-0099" num="0098">The program allowable voltage may be applied to the bit line connected to the program allowable string. The program allowable voltage may be a relatively low voltage and may be, for example, a ground voltage. When the cell string connected to the first bit line BL<b>1</b> is the program allowable string, the ground voltage is required to be transmitted to the first bit line BL<b>1</b> as a program allowable bias. Therefore, in this case, as shown in <figref idref="DRAWINGS">FIG. <b>8</b>A</figref>, a turn-on voltage V<sub>ON </sub>may be applied to the first transistor TR<b>1</b> as the bit line selection signal SEL_BL. Meanwhile, the turn-on voltage V<sub>ON </sub>may be applied to the second transistor TR<b>2</b> as the bit line discharge signal BL_DIS. As both of the first and second transistors TR<b>1</b> and TR<b>2</b> are turned on, the ground voltage may be transmitted to the first bit line BL<b>1</b> through the first and second transistors TR<b>1</b> and TR<b>2</b>. In this case, although not shown in <figref idref="DRAWINGS">FIG. <b>8</b>A</figref>, the first NMOS transistor Ni of <figref idref="DRAWINGS">FIG. <b>7</b></figref> may be turned off, and thus a voltage from the internal operation circuit <b>200</b> might not be transmitted to the A node NODE_A.</p><p id="p-0100" num="0099">In this case, 0V may be applied to the external power voltage terminal VEXT, and a voltage of 0V may be applied to the third transistor TR<b>3</b> as the bit line bias signal BL_BIAS. Therefore, the third transistor TR<b>3</b> may be turned off.</p><p id="p-0101" num="0100">The program inhibit voltage may be applied to the bit line connected to the program inhibit string. The program inhibit voltage may be a voltage relatively higher than the program allowable voltage. When the cell string connected to the first bit line BL<b>1</b> is the program inhibit string, according to an embodiment of the present disclosure, the program inhibit voltage may be transmitted from the internal operation circuit <b>200</b> to the first bit line BL<b>1</b>. For example, the internal power voltage VCORE or a voltage generated therefrom is required to be transmitted to the first bit line BL<b>1</b> as the program inhibit bias. Therefore, in this case, as shown in <figref idref="DRAWINGS">FIG. <b>8</b>B</figref>, the turn-on voltage V<sub>ON </sub>may be applied to the first transistor TR<b>1</b> as the bit line selection signal SEL_BL. Meanwhile, in order to prevent the A node NODE_A from being connected to the ground, a turn-off voltage V<sub>OFF </sub>may be applied to the second transistor TR<b>2</b> as the bit line discharge signal BL_DIS. The internal operation circuit <b>200</b> may operate to transmit the internal power voltage VCORE or the voltage generated therefrom to the A node NODE_A as the program inhibit bias. Accordingly, the program inhibit bias may be transmitted from the internal operation circuit <b>200</b> to the first bit line BL<b>1</b> through the first transistor TR<b>1</b>.</p><p id="p-0102" num="0101">In this case, similar to that described with reference to <figref idref="DRAWINGS">FIG. <b>8</b>A</figref>, 0V may be applied to the external power voltage terminal VEXT, and the voltage of 0V may be applied to the third transistor TR<b>3</b> as the bit line bias signal BL_BIAS. Therefore, the third transistor TR<b>3</b> may be turned off.</p><p id="p-0103" num="0102">As shown in <figref idref="DRAWINGS">FIG. <b>8</b>B</figref>, while the program inhibit bias is transmitted to the first bit line BL<b>1</b>, when the voltage of 0V is applied to the gate of the third transistor TR<b>3</b> and 0V is applied to a source, that is, the external power voltage terminal VEXT, a leakage current I<sub>LKG </sub>may occur from a side of the first bit line BL<b>1</b> to a side of the third transistor TR<b>3</b>. This results in that a potential of the first bit line BL<b>1</b> connected to the program inhibit string may not be sufficiently increased, and thus a program disturb may occur.</p><p id="p-0104" num="0103"><figref idref="DRAWINGS">FIG. <b>9</b></figref> is a diagram illustrating an operation of a page buffer during an erase operation of a semiconductor memory device according to an embodiment of the present disclosure.</p><p id="p-0105" num="0104">During the erase operation of the memory cells included in the memory block, an erase characteristic may be improved by applying an erase bias to a channel region from a bit line side simultaneously applying an erase bias to the channel region from a common source line side. In order to apply the erase bias to the channel region from the bit line BL<b>1</b> side, an erase voltage V<sub>ERS </sub>may be received from the external power voltage terminal VEXT of the page buffer PB<b>1</b>. The erase voltage V<sub>ERS </sub>may be a relatively large voltage and may be greater than the internal power voltage VCORE. Therefore, in this case, the erase voltage V<sub>ERS </sub>may be received from a separate external power voltage terminal VEXT rather than the internal operation circuit <b>200</b>.</p><p id="p-0106" num="0105">More specifically, referring to <figref idref="DRAWINGS">FIG. <b>9</b></figref>, the erase voltage V<sub>ERS </sub>may be applied to the external power voltage terminal VEXT and the turn-on voltage V<sub>ON </sub>may be applied to the third transistor TR<b>3</b> as the bit line bias signal BL_BIAS. In this case, the turn-on voltage V<sub>ON </sub>may be a voltage higher than the erase voltage V<sub>ERS</sub>. For example, the turn-on voltage V<sub>ON </sub>applied to the third transistor TR<b>3</b> may be higher than the erase voltage V<sub>ERS </sub>by about 2V to 4V. Therefore, the third transistor TR<b>3</b> may be turned on. Accordingly, the erase voltage V<sub>ERS </sub>received from the external power voltage terminal VEXT may be transmitted to the first bit line BL<b>1</b> through the third transistor TR<b>3</b>.</p><p id="p-0107" num="0106">Meanwhile, in order to prevent connection between the first bit line BL<b>1</b> and the A node NODE_A, the turn-off voltage V<sub>OFF </sub>may be applied to the first transistor TR<b>1</b> as the bit line selection signal SEL_BL. Meanwhile, in the example of <figref idref="DRAWINGS">FIG. <b>9</b></figref>, the turn-off voltage V<sub>OFF </sub>is applied to the second transistor TR<b>2</b> as the bit line discharge signal BL_DIS, but the second transistor TR<b>2</b> may be turned on.</p><p id="p-0108" num="0107">While the erase voltage V<sub>ERS </sub>which is a high voltage is applied to the first bit line BL<b>1</b>, the first transistor TR<b>1</b> may be configured as a high-voltage transistor to protect the internal operation circuit <b>200</b> mainly configured of a low voltage transistor. In this case, the first transistor TR<b>1</b> may function as a high-voltage protection transistor. However, when the voltage of 0V is applied to the gate of the first transistor TR<b>1</b> and the erase voltage V<sub>ERS </sub>which is a high voltage is applied to the first bit line BL<b>1</b> that is a source of the first transistor TR<b>1</b>, a junction breakdown may occur due to a gate induced drain leakage (GIDL) current according to a voltage state of the A node NODE_A.</p><p id="p-0109" num="0108">When <figref idref="DRAWINGS">FIGS. <b>8</b>B and <b>9</b></figref> are aggregated, in a case where bit line bias conditions are a program inhibit state and an erase state, respectively, voltage conditions of the external power voltage terminal VEXT, the bit line bias signal BL_BIAS, and the bit line selection signal SEL_BL may be summarized as Table 1 below.</p><p id="p-0110" num="0000"><tables id="TABLE-US-00001" num="00001"><table frame="none" colsep="0" rowsep="0"><tgroup align="left" colsep="0" rowsep="0" cols="5"><colspec colname="offset" colwidth="14pt" align="left"/><colspec colname="1" colwidth="56pt" align="left"/><colspec colname="2" colwidth="49pt" align="center"/><colspec colname="3" colwidth="49pt" align="center"/><colspec colname="4" colwidth="49pt" align="center"/><thead><row><entry/><entry namest="offset" nameend="4" rowsep="1">TABLE 1</entry></row><row><entry/><entry namest="offset" nameend="4" align="center" rowsep="1"/></row><row><entry/><entry>BL bias</entry><entry/><entry/><entry/></row><row><entry/><entry>condition</entry><entry>VEXT</entry><entry>BL_BIAS</entry><entry>SEL_BL</entry></row><row><entry/><entry namest="offset" nameend="4" align="center" rowsep="1"/></row></thead><tbody valign="top"><row><entry/><entry>Program Inhibit</entry><entry>0 V</entry><entry>0 V</entry><entry>V<sub>ON</sub></entry></row><row><entry/><entry>Erase</entry><entry>V<sub>ERS</sub></entry><entry>V<sub>ERS </sub>+ 2 V</entry><entry>0 V</entry></row><row><entry/><entry namest="offset" nameend="4" align="center" rowsep="1"/></row></tbody></tgroup></table></tables></p><p id="p-0111" num="0109">However, when the voltage condition shown in Table 1 is applied, as described above, in the program inhibit operation, the leakage current I<sub>LKG </sub>may occur from the first bit line BL<b>1</b> side to the third transistor TR<b>3</b> side, and in the erase operation, the junction breakdown may occur due to the GIDL current in the first transistor TR<b>1</b>.</p><p id="p-0112" num="0110">According to a semiconductor memory device and a method of operating the same according to another embodiment of the present disclosure, when the bit line bias conditions are the erase and program inhibit states, respectively, the voltage conditions of the external power voltage terminal VEXT, the bit line bias signal BL_BIAS, and the bit line selection signal SEL_BL may be summarized as Table 2 below.</p><p id="p-0113" num="0000"><tables id="TABLE-US-00002" num="00002"><table frame="none" colsep="0" rowsep="0"><tgroup align="left" colsep="0" rowsep="0" cols="5"><colspec colname="offset" colwidth="14pt" align="left"/><colspec colname="1" colwidth="56pt" align="left"/><colspec colname="2" colwidth="49pt" align="center"/><colspec colname="3" colwidth="49pt" align="center"/><colspec colname="4" colwidth="49pt" align="center"/><thead><row><entry/><entry namest="offset" nameend="4" rowsep="1">TABLE 2</entry></row><row><entry/><entry namest="offset" nameend="4" align="center" rowsep="1"/></row><row><entry/><entry>BL bias</entry><entry/><entry/><entry/></row><row><entry/><entry>condition</entry><entry>VEXT</entry><entry>BL_BIAS</entry><entry>SEL_BL</entry></row><row><entry/><entry namest="offset" nameend="4" align="center" rowsep="1"/></row></thead><tbody valign="top"><row><entry/><entry>Program Inhibit</entry><entry>Va</entry><entry>0 V</entry><entry>V<sub>ON</sub></entry></row><row><entry/><entry>Erase</entry><entry>V<sub>ERS</sub></entry><entry>V<sub>ERS </sub>+ 2 V</entry><entry>Vb</entry></row><row><entry/><entry namest="offset" nameend="4" align="center" rowsep="1"/></row></tbody></tgroup></table></tables></p><p id="p-0114" num="0111">In Table 2 above, a first voltage Va is a voltage greater than 0V, and a second voltage Vb is also a voltage greater than 0V. When the voltage condition shown in Table 2 is applied, in the program inhibit operation, the leakage current I<sub>LKG </sub>from the first bit line BL<b>1</b> side to the third transistor TR<b>3</b> side may be suppressed, and in the erase operation, occurrence of the junction breakdown due to the GIDL current in the first transistor TR<b>1</b> may be prevented. Hereinafter, the disclosure is described in more detail with reference to <figref idref="DRAWINGS">FIGS. <b>10</b> and <b>11</b></figref>.</p><p id="p-0115" num="0112"><figref idref="DRAWINGS">FIG. <b>10</b></figref> is a diagram illustrating an operation of a page buffer connected to a program inhibit string during a program operation of a semiconductor memory device according to another embodiment of the present disclosure.</p><p id="p-0116" num="0113">Referring to <figref idref="DRAWINGS">FIG. <b>10</b></figref>, the program inhibit voltage may be applied to the bit line connected to the program inhibit string. The program inhibit voltage may be a voltage relatively higher than the program allowable voltage. When the cell string connected to the first bit line BL<b>1</b> is the program inhibit string, the program inhibit voltage may be transmitted from the internal operation circuit <b>200</b> to the first bit line BL<b>1</b>. For example, the internal power voltage VCORE or a voltage generated therefrom is required to be transmitted to the first bit line BL<b>1</b> as the program inhibit bias. Therefore, in this case, as shown in <figref idref="DRAWINGS">FIG. <b>10</b></figref>, the turn-on voltage V<sub>ON </sub>may be applied to the first transistor TR<b>1</b> as the bit line selection signal SEL_BL. Meanwhile, in order to prevent the A node NODE_A from being connected to the ground, the turn-off voltage V<sub>OFF </sub>may be applied to the second transistor TR<b>2</b> as the bit line discharge signal BL_DIS. The internal operation circuit <b>200</b> may operate to transmit the internal power voltage VCORE or the voltage generated therefrom to the A node NODE_A as the program inhibit bias. Accordingly, the program inhibit bias may be transmitted from the internal operation circuit <b>200</b> to the first bit line BL<b>1</b> through the first transistor TR<b>1</b>.</p><p id="p-0117" num="0114">Differently from that described with reference to <figref idref="DRAWINGS">FIG. <b>8</b>B</figref>, according to the embodiment shown in <figref idref="DRAWINGS">FIG. <b>10</b></figref>, the first voltage Va greater than 0V may be applied to the external power voltage terminal VEXT, and the voltage of 0V may be applied to the third transistor TR<b>3</b> as the bit line bias signal BL_BIAS. Accordingly, the third transistor TR<b>3</b> may be turned off.</p><p id="p-0118" num="0115">According to that shown in <figref idref="DRAWINGS">FIG. <b>10</b></figref>, while the program inhibit bias is transmitted to the first bit line BL<b>1</b>, the voltage of 0V is applied to the gate of the third transistor TR<b>3</b>, and the voltage of the first voltage Va greater than 0V is applied to the source, that is, the external power voltage terminal VEXT. The first voltage Va may be variously determined. For example, the first voltage Va may be a low voltage between 0.5V and 1V. In this case, occurrence of the leakage current I<sub>LKG </sub>from the first bit line BL<b>1</b> side to the third transistor TR<b>3</b> side may be prevented. Therefore, the potential of the first bit line BL<b>1</b> connected to the program inhibit string may be sufficiently increased without the occurrence of the leakage current, and as a result, program disturbance may be prevented.</p><p id="p-0119" num="0116"><figref idref="DRAWINGS">FIG. <b>11</b></figref> is a diagram illustrating an operation of a page buffer, shown as the page buffer PB<b>1</b>, during an erase operation of a semiconductor memory device according to another embodiment of the present disclosure.</p><p id="p-0120" num="0117">Referring to <figref idref="DRAWINGS">FIG. <b>11</b></figref>, the erase voltage V<sub>ERS </sub>may be applied to the external power voltage terminal VEXT and the turn-on voltage V<sub>ON </sub>may be applied to the third transistor TR<b>3</b> as the bit line bias signal BL_BIAS. In this case, the turn-on voltage V<sub>ON </sub>may be a voltage higher than the erase voltage V<sub>ERS</sub>. For example, the turn-on voltage V<sub>ON </sub>applied to the third transistor TR<b>3</b> may be higher than the erase voltage V<sub>ERS </sub>by about 2V to 4V. Therefore, the third transistor TR<b>3</b> may be turned on. Accordingly, the erase voltage V<sub>ERS </sub>received from the external power voltage terminal VEXT may be transmitted to the first bit line BL<b>1</b> through the third transistor TR<b>3</b>.</p><p id="p-0121" num="0118">Meanwhile, in the embodiment of <figref idref="DRAWINGS">FIG. <b>11</b></figref>, the second voltage Vb greater than 0V may be applied to the first transistor TR<b>1</b> as the bit line selection signal SEL_BL. In addition, the turn-off voltage V<sub>OFF </sub>is applied to the second transistor TR<b>2</b> as the bit line discharge signal BL_DIS to disconnect between the A node NODE_A and the ground.</p><p id="p-0122" num="0119">The second voltage Vb may be greater than 0V but less than the turn-on voltage V<sub>ON</sub>. For example, the second voltage Vb may be a low voltage between 1V and 2V. In this case, a breakdown voltage increases in a junction overlap region compared to the case of the embodiment of <figref idref="DRAWINGS">FIG. <b>9</b></figref> in which the voltage of 0V is applied to the gate of the first transistor TR<b>1</b>. That is, a possibility of the junction breakdown may be reduced.</p><p id="p-0123" num="0120">However, as the second voltage Vb is applied to the gate of the first transistor TR<b>1</b>, the first transistor TR<b>1</b> may be weakly turned on. This means that the A node NODE_A and the first bit line BL<b>1</b> may be connected. However, because the second transistor TR<b>2</b> is turned off, the connection between the A node NODE_A and the ground is cut off. In addition, when a transistor connected to the A node NODE_A in the internal operation circuit <b>200</b>, for example, the first NMOS transistor N<b>1</b> of <figref idref="DRAWINGS">FIG. <b>7</b></figref> is turned on, the connection between the A node NODE_A and the internal operation circuit <b>200</b> is also cut off. Through this, the same effect as a complete turn-off of the first transistor TR<b>1</b> may be obtained.</p><p id="p-0124" num="0121"><figref idref="DRAWINGS">FIG. <b>12</b></figref> is a block diagram illustrating a memory system <b>1000</b> including the semiconductor memory device <b>100</b> of <figref idref="DRAWINGS">FIG. <b>1</b></figref>.</p><p id="p-0125" num="0122">Referring to <figref idref="DRAWINGS">FIG. <b>12</b></figref>, the memory system <b>1000</b> includes the semiconductor memory device <b>100</b> and a memory controller <b>1100</b>. The semiconductor memory device <b>100</b> may be the semiconductor memory device described with reference to <figref idref="DRAWINGS">FIG. <b>1</b></figref>. Hereinafter, a repetitive description is omitted.</p><p id="p-0126" num="0123">The memory controller <b>1100</b> is connected to a host Host and the semiconductor memory device <b>100</b>. The memory controller <b>1100</b> is configured to access the semiconductor memory device <b>100</b> in response to a request from the host Host. For example, the memory controller <b>1100</b> is configured to control read, write, erase, and background operations of the semiconductor memory device <b>100</b>. The memory controller <b>1100</b> is configured to provide an interface between the semiconductor memory device <b>100</b> and the host Host. The memory controller <b>1100</b> is configured to drive firmware for controlling the semiconductor memory device <b>100</b>.</p><p id="p-0127" num="0124">The memory controller <b>1100</b> includes random access memory (RAM) <b>1110</b>, a processing unit <b>1120</b>, a host interface <b>1130</b>, a memory interface <b>1140</b>, and an error correction block <b>1150</b>. The RAM <b>1110</b> is used as at least one of an operation memory of the processing unit <b>1120</b>, a cache memory between the semiconductor memory device <b>100</b> and the host Host, and a buffer memory between the semiconductor memory device <b>100</b> and the host Host. The processing unit <b>1120</b> controls an overall operation of the memory controller <b>1100</b>. In addition, the memory controller <b>1100</b> may temporarily store program data provided by the host Host during the write operation.</p><p id="p-0128" num="0125">The host interface <b>1130</b> includes a protocol for performing data exchanges between the host Host and the memory controller <b>1100</b>. As an embodiment, the memory controller <b>1100</b> is configured to communicate with the host Host through at least one of various interface protocols such as a universal serial bus (USB) protocol, a multimedia card (MMC) protocol, a peripheral component interconnection (PCI) protocol, a PCI-express (PCI-E) protocol, an advanced technology attachment (ATA) protocol, a serial ATA protocol, a parallel ATA protocol, a small computer system interface (SCSI) protocol, an enhanced small disk interface (ESDI) protocol, an integrated drive electronics (IDE) protocol, and a private protocol.</p><p id="p-0129" num="0126">The memory interface <b>1140</b> interfaces with the semiconductor memory device <b>100</b>. For example, the memory interface <b>1140</b> includes a NAND interface or a NOR interface.</p><p id="p-0130" num="0127">The error correction block <b>1150</b> is configured to detect and correct an error of data received from the semiconductor memory device <b>100</b> using an error correcting code (ECC). As an embodiment, the error correction block may be provided as a component of the memory controller <b>1100</b>.</p><p id="p-0131" num="0128">The memory controller <b>1100</b> and the semiconductor memory device <b>100</b> may be integrated into one semiconductor device. As an embodiment, the memory controller <b>1100</b> and the semiconductor memory device <b>100</b> may be integrated into one semiconductor device to form a memory card. For example, the memory controller <b>1100</b> and the semiconductor memory device <b>100</b> may be integrated into one semiconductor device to form a memory card such as a PC card (personal computer memory card international association (PCMCIA)), a compact flash card (CF), a smart media card (SM or SMC), a memory stick, a multimedia card (MMC, RS-MMC, or MMCmicro), an SD card (SD, miniSD, microSD, or SDHC), and a universal flash storage (UFS).</p><p id="p-0132" num="0129">The memory controller <b>1100</b> and the semiconductor memory device <b>100</b> may be integrated into one semiconductor device to form a semiconductor drive (solid state drive (SSD)). The semiconductor drive (SSD) includes a storage device configured to store data in a semiconductor memory. When the memory system <b>1000</b> is used as the semiconductor drive (SSD), an operation speed of the host connected to the memory system <b>1000</b> is dramatically improved.</p><p id="p-0133" num="0130">As another example, the memory system <b>1000</b> is provided as one of various components of an electronic device such as a computer, an ultra-mobile PC (UMPC), a workstation, a net-book, a personal digital assistants (PDA), a portable computer, a web tablet, a wireless phone, a mobile phone, a smart phone, an e-book, a portable multimedia player (PMP), a portable game machine, a navigation device, a black box, a digital camera, a 3-dimensional television, a digital audio recorder, a digital audio player, a digital picture recorder, a digital picture player, a digital video recorder, and a digital video player, a device capable of transmitting and receiving information in a wireless environment, one of various electronic devices configuring a home network, one of various electronic devices configuring a computer network, one of various electronic devices configuring a telematics network, an RFID device, or one of various components configuring a computing system.</p><p id="p-0134" num="0131">As an embodiment, the semiconductor memory device <b>100</b> or the memory system <b>1000</b> may be mounted as a package of various types. For example, the semiconductor memory device <b>1300</b> or the memory system <b>1000</b> may be packaged and mounted in a method such as a package on package (PoP), ball grid arrays (BGAs), chip scale packages (CSPs), plastic leaded chip carriers (PLCC), a plastic dual in line package (PDIP), a die in waffle pack, die in wafer form, a chip on board (COB), a ceramic dual in line package (CERDIP), a plastic metric quad flat pack (MQFP), a thin quad flat pack (TQFP), a small outline integrated circuit package (SOIC), a shrink small outline package (SSOP), a thin small outline package (TSOP), a system in package (SIP), a multi-chip package (MCP), a wafer-level fabricated package (WFP), or a wafer-level processed stack package (WSP).</p><p id="p-0135" num="0132"><figref idref="DRAWINGS">FIG. <b>13</b></figref> is a block diagram illustrating an application example of the memory system of <figref idref="DRAWINGS">FIG. <b>12</b></figref>.</p><p id="p-0136" num="0133">Referring to <figref idref="DRAWINGS">FIG. <b>13</b></figref>, a memory system <b>2000</b> includes a semiconductor memory device <b>2100</b> and a memory controller <b>2200</b>. The semiconductor memory device <b>2100</b> includes a plurality of semiconductor memory chips. The plurality of semiconductor memory chips are divided into a plurality of groups.</p><p id="p-0137" num="0134">In <figref idref="DRAWINGS">FIG. <b>13</b></figref>, the plurality of groups communicate with the memory controller <b>2200</b> through first to k-th channels CH<b>1</b> to CHk, respectively. Each semiconductor memory chip is configured and is operated similarly to that of the semiconductor memory device <b>100</b> described with reference to <figref idref="DRAWINGS">FIG. <b>1</b></figref>.</p><p id="p-0138" num="0135">Each group is configured to communicate with the memory controller <b>2200</b> through one common channel. The memory controller <b>2200</b> is configured similarly to the memory controller <b>1100</b> described with reference to <figref idref="DRAWINGS">FIG. <b>12</b></figref> and is configured to control the plurality of memory chips of the semiconductor memory device <b>2100</b> through the plurality of channels CH<b>1</b> to CHk.</p><p id="p-0139" num="0136"><figref idref="DRAWINGS">FIG. <b>14</b></figref> is a block diagram illustrating a computing system <b>3000</b> including the memory system described with reference to <figref idref="DRAWINGS">FIG. <b>13</b></figref>.</p><p id="p-0140" num="0137">The computing system <b>3000</b> includes a central processing device <b>3100</b>, random access memory (RAM) <b>3200</b>, a user interface <b>3300</b>, a power supply <b>3400</b>, a system bus <b>3500</b>, and the memory system <b>2000</b>.</p><p id="p-0141" num="0138">The memory system <b>2000</b> is electrically connected to the central processing device <b>3100</b>, the RAM <b>3200</b>, the user interface <b>3300</b>, and the power supply <b>3400</b> through the system bus <b>3500</b>. Data provided through the user interface <b>3300</b> or processed by the central processing device <b>3100</b> is stored in the memory system <b>2000</b>.</p><p id="p-0142" num="0139">In <figref idref="DRAWINGS">FIG. <b>14</b></figref>, the semiconductor memory device <b>2100</b> is connected to the system bus <b>3500</b> through the memory controller <b>2200</b>. However, the semiconductor memory device <b>2100</b> may be configured to be directly connected to the system bus <b>3500</b>. At this time, a function of the memory controller <b>2200</b> is performed by the central processing device <b>3100</b> and the RAM <b>3200</b>.</p><p id="p-0143" num="0140">In <figref idref="DRAWINGS">FIG. <b>14</b></figref>, the memory system <b>2000</b> described with reference to <figref idref="DRAWINGS">FIG. <b>13</b></figref> is provided. However, the memory system <b>2000</b> may be replaced with the memory system <b>1000</b> described with reference to <figref idref="DRAWINGS">FIG. <b>12</b></figref>. As an embodiment, the computing system <b>3000</b> may be configured to include both of the memory systems <b>1000</b> and <b>2000</b> described with reference to <figref idref="DRAWINGS">FIGS. <b>12</b> and <b>13</b></figref>.</p><?detailed-description description="Detailed Description" end="tail"?></description><us-claim-statement>What is claimed is:</us-claim-statement><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A semiconductor memory device comprising:<claim-text>a memory cell array including a plurality of memory cells for storing data;</claim-text><claim-text>a page buffer coupled to at least one memory cell among the plurality of memory cells through a bit line and configured to store data in the at least one memory cell; and</claim-text><claim-text>control logic configured to control an operation of the page buffer,</claim-text><claim-text>wherein the page buffer comprises:<claim-text>a first transistor coupled between the bit line and a first node;</claim-text><claim-text>a second transistor coupled between the bit line and an external power voltage terminal; and</claim-text><claim-text>an internal operation circuit coupled to the first node, wherein the control logic is configured to:</claim-text><claim-text>control, when a program inhibit bias is transmitted to the bit line, the page buffer to transmit the program inhibit bias from the internal operation circuit to the bit line by turning on the first transistor and disconnect between the external power voltage terminal and the bit line by turning off the second transistor; and</claim-text><claim-text>apply a first voltage greater than 0V to the external power voltage terminal while the program inhibit bias is transmitted to the bit line.</claim-text></claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The semiconductor memory device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein:<claim-text>the page buffer further comprises a third transistor coupled between the first node and ground; and</claim-text><claim-text>the control logic is configured to control the page buffer to disconnect between the first node and the ground by turning off the third transistor while the program inhibit bias is transmitted to the bit line.</claim-text></claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The semiconductor memory device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the internal operation circuit is configured to:<claim-text>receive a power voltage from an internal power voltage terminal; and</claim-text><claim-text>output a second voltage supplied by the internal power voltage terminal to the first node as the program inhibit bias.</claim-text></claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The semiconductor memory device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the internal operation circuit is configured to:<claim-text>receive a power voltage from an internal power voltage terminal; and</claim-text><claim-text>output a third voltage generated based on a second voltage supplied from the internal power voltage terminal to the first node as the program inhibit bias.</claim-text></claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The semiconductor memory device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the first voltage is between 0.5 volt and 1 volt.</claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The semiconductor memory device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the first transistor is a high-voltage protection transistor.</claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The semiconductor memory device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the internal operation circuit comprises:<claim-text>a fourth transistor coupled between the first node and a second node;</claim-text><claim-text>a fifth transistor coupled between the internal power voltage and a third node;</claim-text><claim-text>a sixth transistor coupled between the second node and the third node;</claim-text><claim-text>a seventh transistor coupled between the third node and a fourth node; and</claim-text><claim-text>an eighth transistor coupled between the second node and the fourth node.</claim-text></claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. A semiconductor memory device comprising:<claim-text>a memory cell array including a plurality of memory cells for storing data;</claim-text><claim-text>a page buffer coupled to at least one memory cell among the plurality of memory cells through a bit line and configured to erase data stored in the at least one memory cell; and</claim-text><claim-text>control logic configured to control an operation of the page buffer,</claim-text><claim-text>wherein the page buffer comprises:<claim-text>a first transistor coupled between the bit line and a first node;</claim-text><claim-text>a second transistor coupled between the first node and a ground;</claim-text><claim-text>a third transistor coupled between the bit line and an external power voltage terminal; and</claim-text><claim-text>an internal operation circuit coupled to the first node, wherein the control logic is configured to:</claim-text><claim-text>apply, when an erase bias is applied to the bit line, an erase voltage to the external power voltage terminal;</claim-text><claim-text>control the page buffer to connect the external power voltage terminal and the bit line by turning on the third transistor; and</claim-text><claim-text>apply a first voltage greater than 0V and less than a turn-on voltage to a gate of the second transistor.</claim-text></claim-text></claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The semiconductor memory device of <claim-ref idref="CLM-00008">claim 8</claim-ref>, wherein the control logic is configured to control the page buffer to apply a turn-on voltage greater than the erase voltage to a gate of the third transistor.</claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The semiconductor memory device of <claim-ref idref="CLM-00008">claim 8</claim-ref>, wherein the first voltage is between 1 volt and 2 volts.</claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. The semiconductor memory device of <claim-ref idref="CLM-00008">claim 8</claim-ref>, wherein the first transistor is a high-voltage protection transistor.</claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. The semiconductor memory device of <claim-ref idref="CLM-00008">claim 8</claim-ref>, wherein the control logic is configured to, while an erase bias is transmitted to the bit line, control the page buffer to disconnect between the first node and the ground by turning off the second transistor.</claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. The semiconductor memory device of <claim-ref idref="CLM-00008">claim 8</claim-ref>, wherein the internal operation circuit comprises:<claim-text>a fourth transistor coupled between the first node and a second node;</claim-text><claim-text>a fifth transistor coupled between the internal power voltage and a third node;</claim-text><claim-text>a sixth transistor coupled between the second node and the third node;</claim-text><claim-text>a seventh transistor coupled between the third node and a fourth node; and</claim-text><claim-text>an eighth transistor coupled between the second node and the fourth node.</claim-text></claim-text></claim><claim id="CLM-00014" num="00014"><claim-text><b>14</b>. The semiconductor memory device of <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein the control logic is configured to control the page buffer to disconnect between the first node and the second node by turning off the fourth transistor while an erase bias is transmitted to the bit line.</claim-text></claim></claims></us-patent-application>