// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="ff_snow_horizontal_compose97i,hls_ip_2019_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k160t-fbg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.104000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1245,HLS_SYN_LUT=2318,HLS_VERSION=2019_1}" *)

module ff_snow_horizontal_compose97i (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        b_address0,
        b_ce0,
        b_we0,
        b_d0,
        b_q0,
        b_address1,
        b_ce1,
        b_we1,
        b_d1,
        b_q1,
        temp_address0,
        temp_ce0,
        temp_we0,
        temp_d0,
        temp_q0,
        temp_address1,
        temp_ce1,
        temp_we1,
        temp_d1,
        temp_q1,
        width
);

parameter    ap_ST_fsm_state1 = 21'd1;
parameter    ap_ST_fsm_state2 = 21'd2;
parameter    ap_ST_fsm_state3 = 21'd4;
parameter    ap_ST_fsm_state4 = 21'd8;
parameter    ap_ST_fsm_state5 = 21'd16;
parameter    ap_ST_fsm_state6 = 21'd32;
parameter    ap_ST_fsm_state7 = 21'd64;
parameter    ap_ST_fsm_state8 = 21'd128;
parameter    ap_ST_fsm_state9 = 21'd256;
parameter    ap_ST_fsm_state10 = 21'd512;
parameter    ap_ST_fsm_state11 = 21'd1024;
parameter    ap_ST_fsm_state12 = 21'd2048;
parameter    ap_ST_fsm_state13 = 21'd4096;
parameter    ap_ST_fsm_state14 = 21'd8192;
parameter    ap_ST_fsm_state15 = 21'd16384;
parameter    ap_ST_fsm_state16 = 21'd32768;
parameter    ap_ST_fsm_state17 = 21'd65536;
parameter    ap_ST_fsm_state18 = 21'd131072;
parameter    ap_ST_fsm_state19 = 21'd262144;
parameter    ap_ST_fsm_state20 = 21'd524288;
parameter    ap_ST_fsm_state21 = 21'd1048576;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] b_address0;
output   b_ce0;
output   b_we0;
output  [31:0] b_d0;
input  [31:0] b_q0;
output  [9:0] b_address1;
output   b_ce1;
output   b_we1;
output  [31:0] b_d1;
input  [31:0] b_q1;
output  [9:0] temp_address0;
output   temp_ce0;
output   temp_we0;
output  [31:0] temp_d0;
input  [31:0] temp_q0;
output  [9:0] temp_address1;
output   temp_ce1;
output   temp_we1;
output  [31:0] temp_d1;
input  [31:0] temp_q1;
input  [31:0] width;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[9:0] b_address0;
reg b_ce0;
reg b_we0;
reg[31:0] b_d0;
reg[9:0] b_address1;
reg b_ce1;
reg b_we1;
reg[31:0] b_d1;
reg[9:0] temp_address0;
reg temp_ce0;
reg temp_we0;
reg[31:0] temp_d0;
reg[9:0] temp_address1;
reg temp_ce1;
reg temp_we1;
reg[31:0] temp_d1;

(* fsm_encoding = "none" *) reg   [20:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] reg_368;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state9;
reg   [31:0] reg_373;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state20;
wire  signed [30:0] trunc_ln_fu_384_p4;
reg  signed [30:0] trunc_ln_reg_1047;
reg   [30:0] trunc_ln2_reg_1057;
wire   [29:0] x_fu_435_p3;
reg   [29:0] x_reg_1062;
wire    ap_CS_fsm_state2;
reg   [29:0] trunc_ln1_reg_1076;
wire    ap_CS_fsm_state3;
wire  signed [31:0] w2_fu_471_p1;
reg  signed [31:0] w2_reg_1086;
wire   [31:0] add_ln23_fu_484_p2;
reg   [31:0] add_ln23_reg_1091;
wire   [31:0] zext_ln22_fu_490_p1;
reg   [31:0] zext_ln22_reg_1097;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln22_fu_501_p2;
wire   [31:0] add_ln23_1_fu_511_p2;
reg   [31:0] add_ln23_1_reg_1110;
wire   [31:0] add_ln23_2_fu_516_p2;
reg   [31:0] add_ln23_2_reg_1115;
wire   [0:0] trunc_ln26_fu_521_p1;
reg   [0:0] trunc_ln26_reg_1120;
wire   [30:0] shl_ln3_fu_529_p3;
reg   [30:0] shl_ln3_reg_1129;
reg   [31:0] b_load_3_reg_1159;
wire    ap_CS_fsm_state6;
reg   [28:0] trunc_ln3_reg_1164;
wire   [30:0] shl_ln1_fu_598_p3;
reg   [30:0] shl_ln1_reg_1169;
wire   [29:0] add_ln22_fu_617_p2;
reg   [29:0] add_ln22_reg_1180;
wire   [31:0] sub_ln27_fu_714_p2;
reg   [31:0] sub_ln27_reg_1185;
wire   [30:0] shl_ln2_fu_720_p3;
reg   [30:0] shl_ln2_reg_1191;
wire    ap_CS_fsm_state11;
wire   [31:0] add_ln32_2_fu_796_p2;
reg   [31:0] add_ln32_2_reg_1207;
wire    ap_CS_fsm_state12;
wire   [31:0] add_ln33_fu_802_p2;
reg   [31:0] add_ln33_reg_1213;
wire    ap_CS_fsm_state13;
wire  signed [63:0] sext_ln34_fu_812_p1;
reg  signed [63:0] sext_ln34_reg_1221;
wire    ap_CS_fsm_state14;
wire   [0:0] icmp_ln33_fu_807_p2;
wire  signed [63:0] sext_ln41_fu_817_p1;
reg  signed [63:0] sext_ln41_reg_1231;
wire  signed [63:0] sext_ln38_fu_822_p1;
reg  signed [63:0] sext_ln38_reg_1241;
wire  signed [63:0] sext_ln38_1_fu_827_p1;
reg  signed [63:0] sext_ln38_1_reg_1251;
wire  signed [63:0] sext_ln34_1_fu_832_p1;
reg  signed [63:0] sext_ln34_1_reg_1261;
reg   [31:0] temp_load_6_reg_1276;
wire    ap_CS_fsm_state16;
reg   [27:0] trunc_ln7_reg_1281;
wire   [31:0] x_2_fu_893_p2;
reg   [31:0] x_2_reg_1291;
wire   [31:0] add_ln34_4_fu_902_p2;
reg   [31:0] add_ln34_4_reg_1296;
wire    ap_CS_fsm_state17;
wire   [31:0] add_ln35_2_fu_941_p2;
reg   [31:0] add_ln35_2_reg_1301;
wire   [31:0] add_ln38_3_fu_997_p2;
reg   [31:0] add_ln38_3_reg_1306;
reg   [29:0] x_0_reg_323;
wire    ap_CS_fsm_state7;
reg   [31:0] empty_reg_335;
wire    ap_CS_fsm_state18;
wire  signed [31:0] ap_phi_mux_x_1_phi_fu_349_p4;
reg  signed [31:0] x_1_reg_345;
wire  signed [63:0] sext_ln21_fu_394_p1;
wire   [63:0] zext_ln23_fu_506_p1;
wire  signed [63:0] sext_ln30_fu_524_p1;
wire   [63:0] zext_ln30_fu_542_p1;
wire   [63:0] zext_ln27_fu_547_p1;
wire  signed [63:0] sext_ln27_fu_551_p1;
wire  signed [63:0] sext_ln23_fu_556_p1;
wire  signed [63:0] sext_ln23_1_fu_560_p1;
wire   [63:0] zext_ln24_fu_612_p1;
wire   [63:0] zext_ln23_1_fu_633_p1;
wire   [63:0] zext_ln24_1_fu_654_p1;
wire   [63:0] zext_ln30_1_fu_677_p1;
wire    ap_CS_fsm_state8;
wire   [63:0] zext_ln28_fu_733_p1;
wire   [63:0] zext_ln27_1_fu_738_p1;
wire    ap_CS_fsm_state10;
wire   [63:0] zext_ln28_1_fu_759_p1;
wire  signed [63:0] sext_ln34_2_fu_843_p1;
wire  signed [63:0] sext_ln35_fu_888_p1;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state21;
wire   [31:0] add_ln41_1_fu_958_p2;
wire   [31:0] add_ln39_1_fu_1034_p2;
wire   [31:0] sub_ln21_fu_477_p2;
wire   [31:0] sub_ln23_fu_626_p2;
wire   [31:0] sub_ln24_1_fu_642_p2;
wire   [31:0] sub_ln30_fu_665_p2;
wire   [31:0] sub_ln28_1_fu_747_p2;
reg  signed [31:0] grp_fu_361_p1;
wire   [31:0] add_ln18_fu_378_p2;
wire   [29:0] tmp_fu_419_p4;
wire   [0:0] icmp_fu_429_p2;
wire   [29:0] trunc_ln23_1_fu_409_p4;
wire   [31:0] shl_ln21_fu_443_p2;
wire   [31:0] sub_ln21_1_fu_449_p2;
wire   [31:0] add_ln21_fu_455_p2;
wire  signed [31:0] sext_ln21_1_fu_474_p1;
wire   [30:0] zext_ln22_2_fu_497_p1;
wire   [31:0] zext_ln22_1_fu_493_p1;
wire   [31:0] grp_fu_357_p2;
wire   [30:0] add_ln30_1_fu_536_p2;
wire   [31:0] add_ln23_3_fu_564_p2;
wire   [31:0] shl_ln23_fu_570_p2;
wire   [31:0] sub_ln23_1_fu_576_p2;
wire   [31:0] add_ln23_4_fu_582_p2;
wire   [30:0] add_ln24_fu_606_p2;
wire  signed [31:0] sext_ln23_2_fu_623_p1;
wire   [31:0] sub_ln24_fu_637_p2;
wire   [30:0] add_ln24_1_fu_649_p2;
wire   [31:0] shl_ln30_fu_659_p2;
wire   [30:0] add_ln30_2_fu_672_p2;
wire   [31:0] shl_ln27_fu_682_p2;
wire   [31:0] sub_ln27_1_fu_688_p2;
wire   [31:0] add_ln27_1_fu_694_p2;
wire   [29:0] trunc_ln5_fu_700_p4;
wire  signed [31:0] sext_ln27_1_fu_710_p1;
wire   [30:0] add_ln28_fu_727_p2;
wire   [31:0] sub_ln28_fu_742_p2;
wire   [30:0] add_ln28_1_fu_754_p2;
wire   [31:0] shl_ln32_fu_764_p2;
wire   [31:0] add_ln32_fu_770_p2;
wire   [31:0] add_ln32_1_fu_776_p2;
wire   [28:0] trunc_ln6_fu_782_p4;
wire  signed [31:0] sext_ln32_fu_792_p1;
wire   [31:0] grp_fu_361_p2;
wire   [31:0] or_ln34_fu_837_p2;
wire   [31:0] shl_ln34_fu_848_p2;
wire   [31:0] add_ln34_1_fu_854_p2;
wire   [31:0] add_ln34_2_fu_860_p2;
wire   [31:0] add_ln34_3_fu_866_p2;
wire   [31:0] add_ln35_fu_882_p2;
wire  signed [31:0] sext_ln34_3_fu_899_p1;
wire   [31:0] add_ln35_1_fu_909_p2;
wire   [31:0] shl_ln35_fu_915_p2;
wire   [31:0] sub_ln35_fu_921_p2;
wire   [30:0] trunc_ln8_fu_927_p4;
wire  signed [31:0] sext_ln35_1_fu_937_p1;
wire   [31:0] shl_ln41_fu_946_p2;
wire   [31:0] sub_ln41_fu_952_p2;
wire   [31:0] shl_ln38_fu_965_p2;
wire   [31:0] add_ln38_1_fu_971_p2;
wire   [31:0] add_ln38_2_fu_977_p2;
wire   [28:0] trunc_ln9_fu_983_p4;
wire  signed [31:0] sext_ln38_2_fu_993_p1;
wire   [31:0] add_ln39_fu_1003_p2;
wire   [31:0] shl_ln39_fu_1008_p2;
wire   [31:0] sub_ln39_fu_1014_p2;
wire   [30:0] trunc_ln4_fu_1020_p4;
wire  signed [31:0] sext_ln39_fu_1030_p1;
reg   [20:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 21'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        empty_reg_335 <= add_ln34_4_reg_1296;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        empty_reg_335 <= add_ln32_2_reg_1207;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        reg_368 <= b_q1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        reg_368 <= b_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        reg_373 <= temp_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        reg_373 <= temp_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        x_0_reg_323 <= add_ln22_reg_1180;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        x_0_reg_323 <= 30'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        x_1_reg_345 <= x_2_reg_1291;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        x_1_reg_345 <= 32'd2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        add_ln22_reg_1180 <= add_ln22_fu_617_p2;
        b_load_3_reg_1159 <= b_q1;
        shl_ln1_reg_1169[30 : 1] <= shl_ln1_fu_598_p3[30 : 1];
        trunc_ln3_reg_1164 <= {{add_ln23_4_fu_582_p2[31:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln22_fu_501_p2 == 1'd1))) begin
        add_ln23_1_reg_1110 <= add_ln23_1_fu_511_p2;
        add_ln23_2_reg_1115 <= add_ln23_2_fu_516_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln23_reg_1091 <= add_ln23_fu_484_p2;
        w2_reg_1086 <= w2_fu_471_p1;
        zext_ln22_reg_1097[29 : 0] <= zext_ln22_fu_490_p1[29 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        add_ln32_2_reg_1207 <= add_ln32_2_fu_796_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        add_ln33_reg_1213 <= add_ln33_fu_802_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        add_ln34_4_reg_1296 <= add_ln34_4_fu_902_p2;
        add_ln35_2_reg_1301 <= add_ln35_2_fu_941_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        add_ln38_3_reg_1306 <= add_ln38_3_fu_997_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sext_ln34_1_reg_1261 <= sext_ln34_1_fu_832_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln33_fu_807_p2 == 1'd1))) begin
        sext_ln34_reg_1221 <= sext_ln34_fu_812_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln33_fu_807_p2 == 1'd0) & (trunc_ln26_reg_1120 == 1'd1))) begin
        sext_ln38_1_reg_1251 <= sext_ln38_1_fu_827_p1;
        sext_ln38_reg_1241 <= sext_ln38_fu_822_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln33_fu_807_p2 == 1'd0) & (trunc_ln26_reg_1120 == 1'd0))) begin
        sext_ln41_reg_1231 <= sext_ln41_fu_817_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        shl_ln2_reg_1191[30 : 1] <= shl_ln2_fu_720_p3[30 : 1];
        sub_ln27_reg_1185 <= sub_ln27_fu_714_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (trunc_ln26_fu_521_p1 == 1'd0) & (icmp_ln22_fu_501_p2 == 1'd0))) begin
        shl_ln3_reg_1129[30 : 1] <= shl_ln3_fu_529_p3[30 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        temp_load_6_reg_1276 <= temp_q0;
        trunc_ln7_reg_1281 <= {{add_ln34_3_fu_866_p2[31:4]}};
        x_2_reg_1291 <= x_2_fu_893_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        trunc_ln1_reg_1076 <= {{add_ln21_fu_455_p2[31:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln22_fu_501_p2 == 1'd0))) begin
        trunc_ln26_reg_1120 <= trunc_ln26_fu_521_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        trunc_ln2_reg_1057 <= {{width[31:1]}};
        trunc_ln_reg_1047 <= {{add_ln18_fu_378_p2[31:1]}};
        x_reg_1062 <= x_fu_435_p3;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        b_address0 = sext_ln38_1_reg_1251;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        b_address0 = sext_ln41_reg_1231;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        b_address0 = sext_ln23_1_fu_560_p1;
    end else if (((1'b1 == ap_CS_fsm_state4) & (trunc_ln26_fu_521_p1 == 1'd1) & (icmp_ln22_fu_501_p2 == 1'd0))) begin
        b_address0 = zext_ln27_fu_547_p1;
    end else if (((1'b1 == ap_CS_fsm_state4) & (trunc_ln26_fu_521_p1 == 1'd0) & (icmp_ln22_fu_501_p2 == 1'd0))) begin
        b_address0 = sext_ln30_fu_524_p1;
    end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln22_fu_501_p2 == 1'd1))) begin
        b_address0 = zext_ln23_fu_506_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        b_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        b_address0 = sext_ln21_fu_394_p1;
    end else begin
        b_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        b_address1 = sext_ln38_reg_1241;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        b_address1 = sext_ln34_1_reg_1261;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        b_address1 = sext_ln34_reg_1221;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        b_address1 = sext_ln35_fu_888_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        b_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        b_address1 = sext_ln23_fu_556_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        b_address1 = sext_ln27_fu_551_p1;
    end else begin
        b_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state4) & (trunc_ln26_fu_521_p1 == 1'd1) & (icmp_ln22_fu_501_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state4) & (trunc_ln26_fu_521_p1 == 1'd0) & (icmp_ln22_fu_501_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state4) & (icmp_ln22_fu_501_p2 == 1'd1)))) begin
        b_ce0 = 1'b1;
    end else begin
        b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state4))) begin
        b_ce1 = 1'b1;
    end else begin
        b_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        b_d0 = add_ln39_1_fu_1034_p2;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        b_d0 = add_ln41_1_fu_958_p2;
    end else begin
        b_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        b_d1 = add_ln38_3_reg_1306;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        b_d1 = add_ln35_2_reg_1301;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        b_d1 = add_ln34_4_fu_902_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        b_d1 = add_ln32_2_reg_1207;
    end else begin
        b_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | ((1'b1 == ap_CS_fsm_state21) & (trunc_ln26_reg_1120 == 1'd1)))) begin
        b_we0 = 1'b1;
    end else begin
        b_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state13) | ((1'b1 == ap_CS_fsm_state21) & (trunc_ln26_reg_1120 == 1'd1)))) begin
        b_we1 = 1'b1;
    end else begin
        b_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_361_p1 = x_1_reg_345;
    end else if ((((1'b1 == ap_CS_fsm_state14) & (icmp_ln33_fu_807_p2 == 1'd0) & (trunc_ln26_reg_1120 == 1'd1)) | ((1'b1 == ap_CS_fsm_state14) & (icmp_ln33_fu_807_p2 == 1'd0) & (trunc_ln26_reg_1120 == 1'd0)))) begin
        grp_fu_361_p1 = ap_phi_mux_x_1_phi_fu_349_p4;
    end else begin
        grp_fu_361_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        temp_address0 = sext_ln34_1_fu_832_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        temp_address0 = sext_ln38_1_fu_827_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        temp_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        temp_address0 = zext_ln28_1_fu_759_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        temp_address0 = zext_ln23_1_fu_633_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        temp_address0 = zext_ln24_fu_612_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        temp_address0 = zext_ln30_fu_542_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        temp_address0 = 64'd0;
    end else begin
        temp_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        temp_address1 = sext_ln34_2_fu_843_p1;
    end else if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln33_fu_807_p2 == 1'd0) & (trunc_ln26_reg_1120 == 1'd1))) begin
        temp_address1 = sext_ln38_fu_822_p1;
    end else if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln33_fu_807_p2 == 1'd0) & (trunc_ln26_reg_1120 == 1'd0))) begin
        temp_address1 = sext_ln41_fu_817_p1;
    end else if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln33_fu_807_p2 == 1'd1))) begin
        temp_address1 = sext_ln34_fu_812_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        temp_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        temp_address1 = zext_ln27_1_fu_738_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        temp_address1 = zext_ln28_fu_733_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        temp_address1 = zext_ln30_1_fu_677_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        temp_address1 = zext_ln24_1_fu_654_p1;
    end else begin
        temp_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        temp_ce0 = 1'b1;
    end else begin
        temp_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state11) | ((1'b1 == ap_CS_fsm_state14) & (icmp_ln33_fu_807_p2 == 1'd0) & (trunc_ln26_reg_1120 == 1'd1)) | ((1'b1 == ap_CS_fsm_state14) & (icmp_ln33_fu_807_p2 == 1'd0) & (trunc_ln26_reg_1120 == 1'd0)) | ((1'b1 == ap_CS_fsm_state14) & (icmp_ln33_fu_807_p2 == 1'd1)))) begin
        temp_ce1 = 1'b1;
    end else begin
        temp_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        temp_d0 = sub_ln28_1_fu_747_p2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        temp_d0 = sub_ln23_fu_626_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        temp_d0 = sub_ln21_fu_477_p2;
    end else begin
        temp_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        temp_d1 = sub_ln27_reg_1185;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        temp_d1 = sub_ln30_fu_665_p2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        temp_d1 = sub_ln24_1_fu_642_p2;
    end else begin
        temp_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state10) & (trunc_ln26_reg_1120 == 1'd1)))) begin
        temp_we0 = 1'b1;
    end else begin
        temp_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | ((1'b1 == ap_CS_fsm_state10) & (trunc_ln26_reg_1120 == 1'd1)))) begin
        temp_we1 = 1'b1;
    end else begin
        temp_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (trunc_ln26_fu_521_p1 == 1'd1) & (icmp_ln22_fu_501_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else if (((1'b1 == ap_CS_fsm_state4) & (trunc_ln26_fu_521_p1 == 1'd0) & (icmp_ln22_fu_501_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln33_fu_807_p2 == 1'd0) & (trunc_ln26_reg_1120 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln33_fu_807_p2 == 1'd0) & (trunc_ln26_reg_1120 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln18_fu_378_p2 = (32'd1 + width);

assign add_ln21_fu_455_p2 = (32'd2 + sub_ln21_1_fu_449_p2);

assign add_ln22_fu_617_p2 = (30'd1 + x_0_reg_323);

assign add_ln23_1_fu_511_p2 = (add_ln23_reg_1091 + zext_ln22_1_fu_493_p1);

assign add_ln23_2_fu_516_p2 = ($signed(zext_ln22_1_fu_493_p1) + $signed(w2_reg_1086));

assign add_ln23_3_fu_564_p2 = (b_q1 + b_q0);

assign add_ln23_4_fu_582_p2 = (32'd4 + sub_ln23_1_fu_576_p2);

assign add_ln23_fu_484_p2 = ($signed(32'd4294967295) + $signed(w2_fu_471_p1));

assign add_ln24_1_fu_649_p2 = ($signed(31'd2147483647) + $signed(shl_ln1_reg_1169));

assign add_ln24_fu_606_p2 = ($signed(31'd2147483646) + $signed(shl_ln1_fu_598_p3));

assign add_ln27_1_fu_694_p2 = (32'd2 + sub_ln27_1_fu_688_p2);

assign add_ln28_1_fu_754_p2 = ($signed(31'd2147483647) + $signed(shl_ln2_reg_1191));

assign add_ln28_fu_727_p2 = ($signed(31'd2147483646) + $signed(shl_ln2_fu_720_p3));

assign add_ln30_1_fu_536_p2 = ($signed(31'd2147483646) + $signed(shl_ln3_fu_529_p3));

assign add_ln30_2_fu_672_p2 = ($signed(31'd2147483647) + $signed(shl_ln3_reg_1129));

assign add_ln32_1_fu_776_p2 = (temp_q0 + add_ln32_fu_770_p2);

assign add_ln32_2_fu_796_p2 = ($signed(sext_ln32_fu_792_p1) + $signed(temp_q1));

assign add_ln32_fu_770_p2 = (32'd4 + shl_ln32_fu_764_p2);

assign add_ln33_fu_802_p2 = ($signed(32'd4294967295) + $signed(width));

assign add_ln34_1_fu_854_p2 = (temp_q1 + temp_q0);

assign add_ln34_2_fu_860_p2 = (32'd8 + shl_ln34_fu_848_p2);

assign add_ln34_3_fu_866_p2 = (add_ln34_1_fu_854_p2 + add_ln34_2_fu_860_p2);

assign add_ln34_4_fu_902_p2 = ($signed(sext_ln34_3_fu_899_p1) + $signed(reg_373));

assign add_ln35_1_fu_909_p2 = (add_ln34_4_fu_902_p2 + b_q1);

assign add_ln35_2_fu_941_p2 = ($signed(sext_ln35_1_fu_937_p1) + $signed(temp_load_6_reg_1276));

assign add_ln35_fu_882_p2 = ($signed(32'd4294967294) + $signed(x_1_reg_345));

assign add_ln38_1_fu_971_p2 = (32'd4 + shl_ln38_fu_965_p2);

assign add_ln38_2_fu_977_p2 = (temp_q0 + add_ln38_1_fu_971_p2);

assign add_ln38_3_fu_997_p2 = ($signed(sext_ln38_2_fu_993_p1) + $signed(temp_q1));

assign add_ln39_1_fu_1034_p2 = ($signed(sext_ln39_fu_1030_p1) + $signed(reg_373));

assign add_ln39_fu_1003_p2 = (add_ln38_3_reg_1306 + empty_reg_335);

assign add_ln41_1_fu_958_p2 = (temp_q1 + sub_ln41_fu_952_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_phi_mux_x_1_phi_fu_349_p4 = x_1_reg_345;

assign grp_fu_357_p2 = (zext_ln22_reg_1097 + add_ln23_reg_1091);

assign grp_fu_361_p2 = ($signed(32'd4294967295) + $signed(grp_fu_361_p1));

assign icmp_fu_429_p2 = (($signed(tmp_fu_419_p4) > $signed(30'd0)) ? 1'b1 : 1'b0);

assign icmp_ln22_fu_501_p2 = (($signed(zext_ln22_2_fu_497_p1) < $signed(trunc_ln2_reg_1057)) ? 1'b1 : 1'b0);

assign icmp_ln33_fu_807_p2 = (($signed(x_1_reg_345) < $signed(add_ln33_reg_1213)) ? 1'b1 : 1'b0);

assign or_ln34_fu_837_p2 = (x_1_reg_345 | 32'd1);

assign sext_ln21_1_fu_474_p1 = $signed(trunc_ln1_reg_1076);

assign sext_ln21_fu_394_p1 = trunc_ln_fu_384_p4;

assign sext_ln23_1_fu_560_p1 = $signed(add_ln23_2_reg_1115);

assign sext_ln23_2_fu_623_p1 = $signed(trunc_ln3_reg_1164);

assign sext_ln23_fu_556_p1 = $signed(add_ln23_1_reg_1110);

assign sext_ln27_1_fu_710_p1 = $signed(trunc_ln5_fu_700_p4);

assign sext_ln27_fu_551_p1 = $signed(grp_fu_357_p2);

assign sext_ln30_fu_524_p1 = $signed(grp_fu_357_p2);

assign sext_ln32_fu_792_p1 = $signed(trunc_ln6_fu_782_p4);

assign sext_ln34_1_fu_832_p1 = $signed(grp_fu_361_p2);

assign sext_ln34_2_fu_843_p1 = $signed(or_ln34_fu_837_p2);

assign sext_ln34_3_fu_899_p1 = $signed(trunc_ln7_reg_1281);

assign sext_ln34_fu_812_p1 = x_1_reg_345;

assign sext_ln35_1_fu_937_p1 = $signed(trunc_ln8_fu_927_p4);

assign sext_ln35_fu_888_p1 = $signed(add_ln35_fu_882_p2);

assign sext_ln38_1_fu_827_p1 = $signed(grp_fu_361_p2);

assign sext_ln38_2_fu_993_p1 = $signed(trunc_ln9_fu_983_p4);

assign sext_ln38_fu_822_p1 = x_1_reg_345;

assign sext_ln39_fu_1030_p1 = $signed(trunc_ln4_fu_1020_p4);

assign sext_ln41_fu_817_p1 = $signed(grp_fu_361_p2);

assign shl_ln1_fu_598_p3 = {{x_0_reg_323}, {1'd0}};

assign shl_ln21_fu_443_p2 = b_q0 << 32'd2;

assign shl_ln23_fu_570_p2 = add_ln23_3_fu_564_p2 << 32'd2;

assign shl_ln27_fu_682_p2 = b_q1 << 32'd2;

assign shl_ln2_fu_720_p3 = {{x_reg_1062}, {1'd0}};

assign shl_ln30_fu_659_p2 = temp_q0 << 32'd1;

assign shl_ln32_fu_764_p2 = temp_q1 << 32'd1;

assign shl_ln34_fu_848_p2 = reg_373 << 32'd2;

assign shl_ln35_fu_915_p2 = add_ln35_1_fu_909_p2 << 32'd2;

assign shl_ln38_fu_965_p2 = temp_q1 << 32'd1;

assign shl_ln39_fu_1008_p2 = add_ln39_fu_1003_p2 << 32'd2;

assign shl_ln3_fu_529_p3 = {{x_reg_1062}, {1'd0}};

assign shl_ln41_fu_946_p2 = empty_reg_335 << 32'd2;

assign sub_ln21_1_fu_449_p2 = (shl_ln21_fu_443_p2 - b_q0);

assign sub_ln21_fu_477_p2 = ($signed(b_q0) - $signed(sext_ln21_1_fu_474_p1));

assign sub_ln23_1_fu_576_p2 = (shl_ln23_fu_570_p2 - add_ln23_3_fu_564_p2);

assign sub_ln23_fu_626_p2 = ($signed(reg_368) - $signed(sext_ln23_2_fu_623_p1));

assign sub_ln24_1_fu_642_p2 = (sub_ln24_fu_637_p2 - sub_ln23_fu_626_p2);

assign sub_ln24_fu_637_p2 = (b_load_3_reg_1159 - temp_q0);

assign sub_ln27_1_fu_688_p2 = (shl_ln27_fu_682_p2 - b_q1);

assign sub_ln27_fu_714_p2 = ($signed(b_q0) - $signed(sext_ln27_1_fu_710_p1));

assign sub_ln28_1_fu_747_p2 = (sub_ln28_fu_742_p2 - temp_q1);

assign sub_ln28_fu_742_p2 = (reg_368 - sub_ln27_reg_1185);

assign sub_ln30_fu_665_p2 = (b_q0 - shl_ln30_fu_659_p2);

assign sub_ln35_fu_921_p2 = (shl_ln35_fu_915_p2 - add_ln35_1_fu_909_p2);

assign sub_ln39_fu_1014_p2 = (shl_ln39_fu_1008_p2 - add_ln39_fu_1003_p2);

assign sub_ln41_fu_952_p2 = (shl_ln41_fu_946_p2 - empty_reg_335);

assign tmp_fu_419_p4 = {{width[31:2]}};

assign trunc_ln23_1_fu_409_p4 = {{width[30:1]}};

assign trunc_ln26_fu_521_p1 = width[0:0];

assign trunc_ln4_fu_1020_p4 = {{sub_ln39_fu_1014_p2[31:1]}};

assign trunc_ln5_fu_700_p4 = {{add_ln27_1_fu_694_p2[31:2]}};

assign trunc_ln6_fu_782_p4 = {{add_ln32_1_fu_776_p2[31:3]}};

assign trunc_ln8_fu_927_p4 = {{sub_ln35_fu_921_p2[31:1]}};

assign trunc_ln9_fu_983_p4 = {{add_ln38_2_fu_977_p2[31:3]}};

assign trunc_ln_fu_384_p4 = {{add_ln18_fu_378_p2[31:1]}};

assign w2_fu_471_p1 = trunc_ln_reg_1047;

assign x_2_fu_893_p2 = ($signed(32'd2) + $signed(x_1_reg_345));

assign x_fu_435_p3 = ((icmp_fu_429_p2[0:0] === 1'b1) ? trunc_ln23_1_fu_409_p4 : 30'd1);

assign zext_ln22_1_fu_493_p1 = x_0_reg_323;

assign zext_ln22_2_fu_497_p1 = x_0_reg_323;

assign zext_ln22_fu_490_p1 = x_reg_1062;

assign zext_ln23_1_fu_633_p1 = shl_ln1_reg_1169;

assign zext_ln23_fu_506_p1 = x_0_reg_323;

assign zext_ln24_1_fu_654_p1 = add_ln24_1_fu_649_p2;

assign zext_ln24_fu_612_p1 = add_ln24_fu_606_p2;

assign zext_ln27_1_fu_738_p1 = shl_ln2_reg_1191;

assign zext_ln27_fu_547_p1 = x_reg_1062;

assign zext_ln28_1_fu_759_p1 = add_ln28_1_fu_754_p2;

assign zext_ln28_fu_733_p1 = add_ln28_fu_727_p2;

assign zext_ln30_1_fu_677_p1 = add_ln30_2_fu_672_p2;

assign zext_ln30_fu_542_p1 = add_ln30_1_fu_536_p2;

always @ (posedge ap_clk) begin
    zext_ln22_reg_1097[31:30] <= 2'b00;
    shl_ln3_reg_1129[0] <= 1'b0;
    shl_ln1_reg_1169[0] <= 1'b0;
    shl_ln2_reg_1191[0] <= 1'b0;
end

endmodule //ff_snow_horizontal_compose97i
