<p align="center">
  <img src="https://github.com/user-attachments/assets/41a58584-4044-4d11-92a6-890d5bd51fa0">
</p>

<h1 align="center">Hi ğŸ‘‹, I'm Abhijit Gadekar</h1>
<h3 align="center">Electronics & VLSI Enthusiast | Digital Design | RTL | FPGA</h3>

<p align="center">
  <a href="https://www.linkedin.com/in/abhijitgadekar">LinkedIn</a>
</p>

---

### About Me:
- Passionate about **Digital Design and Verification**  
- This repository is a collection of my projects, experiments, and learning journey. Feel free to explore, fork, and contribute.
---

### ğŸ“Š GitHub Stats

<div align="center">  
  <img src="https://github-readme-stats.vercel.app/api/top-langs?username=XYZ&show_icons=true&locale=en&layout=compact" alt="Top Languages" />
  <br><br>
  <img src="https://github-readme-stats.vercel.app/api?username=XYZ&show_icons=true&locale=en" alt="GitHub Stats" />
  <br><br>
  <img src="https://github-readme-streak-stats.herokuapp.com/?user=XYZ" alt="GitHub Streak" />
</div>

---

### ğŸ› ï¸ Currently Working On / Learning
- Digital Electronics and Logic Design
---

Thanks for visiting!
