<?xml version="1.0" encoding="UTF-8"?>
<project>
  <core name="" type="" target="">
    <kernel name="kernel_2mm_wrapper" language="c" vlnv="xilinx.com:hls:kernel_2mm_wrapper:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false">
      <port name="M_AXI_GMEM0" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_GMEM1" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_GMEM2" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_GMEM3" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_GMEM4" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x00000000"/>
      <port name="S_AXI_FOR_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x00000000"/>
      <arg name="A_AXI" addressQualifier="1" id="0" port="M_AXI_GMEM0" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="B_AXI" addressQualifier="1" id="1" port="M_AXI_GMEM1" size="0x4" offset="0x18" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="C_AXI" addressQualifier="1" id="2" port="M_AXI_GMEM2" size="0x4" offset="0x20" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="D_input_AXI" addressQualifier="1" id="3" port="M_AXI_GMEM3" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="D_output_AXI" addressQualifier="1" id="4" port="M_AXI_GMEM4" size="0x4" offset="0x30" hostOffset="0x0" hostSize="0x4" type="int"/>
      <compileWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
  </core>
</project>
