---
title: "uvm_object vs. uvm_component in UVM"
description: "Explaining the fundamental differences between uvm_object and uvm_component in the UVM Base Class Library, their roles, and key characteristics based on the UVM 1.2 Class Reference."
---

# `uvm_object` vs. `uvm_component`

In the Universal Verification Methodology (UVM), the base class library provides two fundamental building blocks for creating verification environments: `uvm_object` and `uvm_component`. Understanding the distinction between these two is crucial for structuring your testbench correctly and leveraging UVM's features effectively. This explanation is based on the UVM 1.2 Class Reference Manual.

## Theory

### `uvm_component`

*   **Definition:** A `uvm_component` is a quasi-static class that has a **persistent place in the testbench hierarchy**. Think of components as the structural elements of your testbench.
*   **Hierarchy:** Every `uvm_component` instance (except for the top-level `uvm_root`) has a **parent** component and can have **child** components, forming a tree-like structure. This hierarchy is essential for configuration, communication (e.g., TLM ports), and phased execution control.
*   **Phasing:** `uvm_component`s participate in the **UVM phasing mechanism**. This means they have predefined phase methods (e.g., `build_phase`, `connect_phase`, `run_phase`, `report_phase`) that are executed in a specific order by the UVM framework. This allows for synchronized setup, execution, and cleanup of the testbench.
*   **Instantiation:** Typically instantiated using the `create()` method, often within the `build_phase` of their parent component. The factory pattern is used for creating components, allowing for type overrides.
*   **Purpose:** Used to model reusable, structural parts of the testbench that have a defined role and lifecycle within the simulation.
*   **Examples:**
    *   `uvm_driver`: Drives stimulus to the DUT.
    *   `uvm_monitor`: Observes DUT signals and collects coverage.
    *   `uvm_agent`: Encapsulates a driver, monitor, and possibly a sequencer for a specific interface.
    *   `uvm_env`: A container for agents and other components, representing a higher-level verification environment.
    *   `uvm_test`: The top-level component that configures and initiates the test scenario.

### `uvm_object`

*   **Definition:** A `uvm_object` is a **transient data object**. It does not have a fixed place in the testbench hierarchy and is not inherently aware of UVM phasing.
*   **Hierarchy:** `uvm_object`s do not have a parent-child relationship in the same way `uvm_component`s do. They are typically created, used, and then potentially discarded.
*   **Phasing:** `uvm_object`s do not directly participate in the UVM phasing mechanism. Their methods are called explicitly by components or other objects.
*   **Instantiation:** Typically instantiated using their constructor (`new()`), often within procedural code in components (e.g., within a sequence or a driver's `run_phase`). The factory can also be used for creating `uvm_object`s, enabling polymorphism and overrides.
*   **Purpose:** Used to model data packets, transactions, configurations, or any other piece of information that needs to be passed around or manipulated within the testbench.
*   **Examples:**
    *   `uvm_sequence_item`: Represents a single transaction or stimulus item (e.g., a bus read/write operation, a network packet).
    *   `uvm_config_object`: Used to pass configuration settings down the testbench hierarchy.
    *   `uvm_reg_item`: Represents a register access operation in UVM Register Layer.
    *   Generic data containers or utility objects.

## Key Differences Table

| Feature                      | `uvm_component`                                     | `uvm_object`                                       |
| :--------------------------- | :-------------------------------------------------- | :------------------------------------------------- |
| **Primary Role**           | Structural, hierarchical element                    | Transient data container/utility                   |
| **Testbench Hierarchy**      | Yes (has a parent, can have children)               | No (no intrinsic parent/child hierarchy)           |
| **UVM Phasing**              | Yes (participates in build, connect, run phases etc.) | No (not directly involved in phasing)              |
| **Instantiation**            | Typically `ComponentName::type_id::create("name", this)` in `build_phase` | Typically `new()`, or `ObjectName::type_id::create("name")` (no parent context) |
| **Lifetime**                 | Persistent throughout the simulation (quasi-static) | Often transient, created and used as needed        |
| **Communication**            | TLM ports/exports, configuration database         | Passed by reference, method calls                  |
| **Common Base Classes**      | `uvm_driver`, `uvm_monitor`, `uvm_agent`, `uvm_env`, `uvm_test` | `uvm_sequence_item`, `uvm_config_object`, `uvm_sequence` |
| **Purpose Examples**         | Building testbench structure, managing DUT interaction | Representing stimulus, data, configuration settings |

## Example Class Definitions

Here are simple examples illustrating how you might define a custom driver (derived from `uvm_driver`, which is a `uvm_component`) and a custom transaction (derived from `uvm_sequence_item`, which is a `uvm_object`).

```systemverilog
import uvm_pkg::*;
`include "uvm_macros.svh"

//----------------------------------------------------------------------
// 1. Example of a uvm_object: A simple transaction item
//----------------------------------------------------------------------
class my_transaction extends uvm_sequence_item;
  // Data payload
  rand logic [7:0] address;
  rand logic [31:0] data;
  rand bit           is_read; // 0 for write, 1 for read

  // `uvm_object_utils_begin and `uvm_object_utils_end register
  // this class with the UVM factory and provide utility methods
  // like copy, clone, print, compare, etc.
  `uvm_object_utils_begin(my_transaction)
    `uvm_field_int(address, UVM_DEFAULT | UVM_HEX)
    `uvm_field_int(data, UVM_DEFAULT | UVM_HEX)
    `uvm_field_int(is_read, UVM_DEFAULT)
  `uvm_object_utils_end

  // Constructor
  function new(string name = "my_transaction");
    super.new(name);
  endfunction

  // Optional: Custom constraint for randomization
  constraint c_valid_address { address < 8'hF0; }

  // Optional: Custom methods like convert2string
  virtual function string convert2string();
    return $sformatf("Transaction: %s Addr=0x%0h Data=0x%0h",
                     is_read ? "READ" : "WRITE",
                     address, data);
  endfunction
endclass

//----------------------------------------------------------------------
// 2. Example of a uvm_component: A simple driver
//----------------------------------------------------------------------
class my_driver extends uvm_driver #(my_transaction); // Parameterized with the transaction type
  // `uvm_component_utils registers this component with the UVM factory
  `uvm_component_utils(my_driver)

  // Virtual interface to connect to the DUT
  virtual my_interface vif;

  // Constructor
  function new(string name = "my_driver", uvm_component parent = null);
    super.new(name, parent);
  endfunction

  // Build Phase: Get configuration, create sub-components (if any)
  virtual function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    // Get the virtual interface from the config database
    if (!uvm_config_db#(virtual my_interface)::get(this, "", "vif", vif)) begin
      `uvm_fatal("NOVIF", {"Virtual interface must be set for: ", get_full_name(), ".vif"})
    end
  endfunction : build_phase

  // Run Phase: Main operational phase to drive transactions
  virtual task run_phase(uvm_phase phase);
    my_transaction req_item; // Handle for the transaction object

    forever begin
      // Get the next transaction item from the sequencer
      seq_item_port.get_next_item(req_item); // seq_item_port is built into uvm_driver

      `uvm_info("DRV_RUN", $sformatf("Driving: %s", req_item.convert2string()), UVM_MEDIUM)

      // Drive the transaction onto the interface (DUT)
      drive_transaction(req_item);

      // Indicate that the transaction is done
      seq_item_port.item_done();
    end
  endtask : run_phase

  // Helper task to drive signals based on transaction content
  virtual protected task drive_transaction(my_transaction tx);
    // Actual signal wiggling based on tx.address, tx.data, tx.is_read
    // This is DUT-specific
    @(posedge vif.clk);
    vif.cs <= 1;
    vif.rw <= tx.is_read;
    vif.addr <= tx.address;
    if (!tx.is_read) begin // Write
      vif.wr_data <= tx.data;
    end
    @(posedge vif.clk); // Hold signals for one cycle
    // ... wait for ack, etc.
    if (tx.is_read) begin // Read
      // tx.data = vif.rd_data; // If data is to be returned in the same object
    end
    vif.cs <= 0;
    `uvm_info("DRV_DRIVE", $sformatf("Finished driving: Addr=0x%0h", tx.address), UVM_FULL)
  endtask : drive_transaction

endclass : my_driver

// Dummy interface for the example
interface my_interface(input bit clk);
  logic cs;
  logic rw; // 0 for write, 1 for read
  logic [7:0] addr;
  logic [31:0] wr_data;
  logic [31:0] rd_data;
  // Add other signals as needed
endinterface
```

**Summary of Example:**
*   `my_transaction` (a `uvm_object`) encapsulates the data for a bus operation. It's created, randomized, and passed around. It uses `uvm_object_utils` for factory registration and field automation.
*   `my_driver` (a `uvm_component`) is a structural element. It has a `build_phase` to get its virtual interface and a `run_phase` to get `my_transaction` objects from a sequencer and "drive" them to the DUT via the virtual interface. It uses `uvm_component_utils`.

By clearly distinguishing between components (structure and behavior over time) and objects (data and utility), UVM enables the creation of modular, scalable, and reusable verification environments.
