ISE Auto-Make Log File
-----------------------

Updating: Generate PROM File

Launching: 'exewrap -tcl -command __launchPromFmtr.tcl'



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3215 - Unit work/FPGA_DEBUG is now defined in a different file: was F:/PT-HD_eval/Xilinx/Hw-debug/Fpga/fpga_debug.vhd, now is F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/../fpga_debug.vhd
WARNING:HDLParsers:3215 - Unit work/FPGA_DEBUG/BEHAVIORAL is now defined in a different file: was F:/PT-HD_eval/Xilinx/Hw-debug/Fpga/fpga_debug.vhd, now is F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/../fpga_debug.vhd
Compiling vhdl file F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/../fpga_debug.vhd in Library work.
Entity <fpga_debug> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <fpga_debug> (Architecture <Behavioral>).
Entity <fpga_debug> analyzed. Unit <fpga_debug> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fpga_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/../fpga_debug.vhd.
WARNING:Xst:1777 - Inout <pin21> is never used or assigned.
WARNING:Xst:1778 - Inout <pin16> is assigned but never used.
WARNING:Xst:1777 - Inout <pin22> is never used or assigned.
WARNING:Xst:1778 - Inout <pin17> is assigned but never used.
WARNING:Xst:1777 - Inout <pin23> is never used or assigned.
WARNING:Xst:1778 - Inout <pin18> is assigned but never used.
WARNING:Xst:1777 - Inout <pin24> is never used or assigned.
WARNING:Xst:1778 - Inout <pin19> is assigned but never used.
WARNING:Xst:1778 - Inout <pin30> is assigned but never used.
WARNING:Xst:1777 - Inout <pin25> is never used or assigned.
WARNING:Xst:1777 - Inout <pin26> is never used or assigned.
WARNING:Xst:1778 - Inout <pin27> is assigned but never used.
WARNING:Xst:1778 - Inout <pin28> is assigned but never used.
WARNING:Xst:1778 - Inout <pin29> is assigned but never used.
WARNING:Xst:1306 - Output <din> is never assigned.
WARNING:Xst:1777 - Inout <pin74> is never used or assigned.
WARNING:Xst:1306 - Output <pclk1532> is never assigned.
WARNING:Xst:1306 - Output <h1532> is never assigned.
WARNING:Xst:647 - Input <h1560> is never used.
WARNING:Xst:1306 - Output <f_tp1> is never assigned.
WARNING:Xst:1306 - Output <f_tp2> is never assigned.
WARNING:Xst:647 - Input <f_tp3> is never used.
WARNING:Xst:1778 - Inout <pin5> is assigned but never used.
WARNING:Xst:1778 - Inout <pin6> is assigned but never used.
WARNING:Xst:1777 - Inout <pin7> is never used or assigned.
WARNING:Xst:1778 - Inout <pin8> is assigned but never used.
WARNING:Xst:1777 - Inout <pin9> is never used or assigned.
WARNING:Xst:1779 - Inout <extf> is used but is never assigned.
WARNING:Xst:1779 - Inout <exth> is used but is never assigned.
WARNING:Xst:1306 - Output <v1532> is never assigned.
WARNING:Xst:647 - Input <v1560> is never used.
WARNING:Xst:1306 - Output <f1532> is never assigned.
WARNING:Xst:647 - Input <lock1532> is never used.
WARNING:Xst:647 - Input <f1560> is never used.
WARNING:Xst:1778 - Inout <pin10> is assigned but never used.
WARNING:Xst:1778 - Inout <pin11> is assigned but never used.
WARNING:Xst:1778 - Inout <pin12> is assigned but never used.
WARNING:Xst:1778 - Inout <pin13> is assigned but never used.
WARNING:Xst:1778 - Inout <pin14> is assigned but never used.
WARNING:Xst:1777 - Inout <pin20> is never used or assigned.
WARNING:Xst:1778 - Inout <pin15> is assigned but never used.
Unit <fpga_debug> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <fpga_debug> ...
Loading device for application Xst from file '2s300e.nph' in environment C:/Programmer/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fpga_debug, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s300efg456-6 

 Number of bonded IOBs:                 75  out of    329    22%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 6.549ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt-hd_eval\xilinx\fpga\fpga_debug/_ngo -uc fpga_debug.ucf -p xc2s300e-fg456-6
fpga_debug.ngc fpga_debug.ngd 

Reading NGO file "F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/fpga_debug.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "fpga_debug.ucf" ...
ERROR:NgdBuild:755 - Line 313 in 'fpga_debug.ucf': Could not find net(s)
   'din<0>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 314 in 'fpga_debug.ucf': Could not find net(s)
   'din<2>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 315 in 'fpga_debug.ucf': Could not find net(s)
   'din<4>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 316 in 'fpga_debug.ucf': Could not find net(s)
   'din<6>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 317 in 'fpga_debug.ucf': Could not find net(s)
   'din<8>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 318 in 'fpga_debug.ucf': Could not find net(s)
   'din<10>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 319 in 'fpga_debug.ucf': Could not find net(s)
   'din<12>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 320 in 'fpga_debug.ucf': Could not find net(s)
   'din<14>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 321 in 'fpga_debug.ucf': Could not find net(s)
   'din<16>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 330 in 'fpga_debug.ucf': Could not find net(s)
   'pclk1532' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 331 in 'fpga_debug.ucf': Could not find net(s)
   'din<1>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 332 in 'fpga_debug.ucf': Could not find net(s)
   'din<3>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 333 in 'fpga_debug.ucf': Could not find net(s)
   'din<5>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 334 in 'fpga_debug.ucf': Could not find net(s)
   'din<7>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 335 in 'fpga_debug.ucf': Could not find net(s)
   'din<9>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 336 in 'fpga_debug.ucf': Could not find net(s)
   'din<11>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 337 in 'fpga_debug.ucf': Could not find net(s)
   'din<13>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 338 in 'fpga_debug.ucf': Could not find net(s)
   'din<15>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 343 in 'fpga_debug.ucf': Could not find net(s) 'f1560'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 344 in 'fpga_debug.ucf': Could not find net(s) 'h1560'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 347 in 'fpga_debug.ucf': Could not find net(s) 'f1532'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 348 in 'fpga_debug.ucf': Could not find net(s) 'h1532'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 350 in 'fpga_debug.ucf': Could not find net(s)
   'din<17>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 357 in 'fpga_debug.ucf': Could not find net(s) 'pin74'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 362 in 'fpga_debug.ucf': Could not find net(s) 'v1560'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 366 in 'fpga_debug.ucf': Could not find net(s) 'v1532'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 397 in 'fpga_debug.ucf': Could not find net(s)
   'din<18>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 398 in 'fpga_debug.ucf': Could not find net(s)
   'din<19>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 466 in 'fpga_debug.ucf': Could not find net(s) 'pin25'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 491 in 'fpga_debug.ucf': Could not find net(s) 'pin21'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 492 in 'fpga_debug.ucf': Could not find net(s) 'pin23'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 493 in 'fpga_debug.ucf': Could not find net(s) 'pin26'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 503 in 'fpga_debug.ucf': Could not find net(s) 'pin22'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 504 in 'fpga_debug.ucf': Could not find net(s) 'pin24'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 514 in 'fpga_debug.ucf': Could not find net(s) 'pin20'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 515 in 'fpga_debug.ucf': Could not find net(s) 'f_tp3'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 516 in 'fpga_debug.ucf': Could not find net(s) 'f_tp2'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 526 in 'fpga_debug.ucf': Could not find net(s) 'pin9'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 546 in 'fpga_debug.ucf': Could not find net(s) 'pin7'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 567 in 'fpga_debug.ucf': Could not find net(s) 'f_tp1'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "fpga_debug.ucf".

Writing NGDBUILD log file "fpga_debug.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------

deleting fpga_debug.ngc
deleting xst
deleting fpga_debug.ptf
deleting fpga_debug.nc1
deleting fpga_debug.ncd
deleting fpga_debug_map.ncd
deleting fpga_debug.ngd
deleting fpga_debug.ngm
deleting fpga_debug.bld
deleting fpga_debug.mrp
deleting fpga_debug.par
deleting fpga_debug.pad
deleting fpga_debug.dly
deleting bitgen.ut
deleting fpga_debug.ut
deleting fpga_debug.bit
deleting fpga_debug.bgn
deleting fpga_debug.drc
deleting bitgen.ut
deleting fpga_debug.ut
deleting fpga_debug.xpi
deleting fpga_debug._prj
deleting fpga_debug.pcf
deleting fpga_debug_ngdbuild.nav
deleting _ngo
deleting fpga_debug.mcs
deleting fpga_debug.prm
deleting fpga_debug.syr
deleting fpga_debug.cup
deleting fpga_debug._prj
deleting _impact.cmd
deleting _impact.log
deleting fpga_debug.lso
deleting fpga_debug.syr
deleting fpga_debug.prj
deleting fpga_debug.sprj
deleting fpga_debug.ana
deleting fpga_debug.stx
deleting fpga_debug.cmd_log
deleting fpga_debug.ngc
deleting fpga_debug.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\pt-hd_eval\xilinx\fpga\fpga_debug/_ngo
deleting fpga_debug.ngd
deleting fpga_debug_ngdbuild.nav
deleting fpga_debug.bld
deleting fpga_debug.ucf.untf
deleting fpga_debug.cmd_log
deleting fpga_debug.prj
deleting fpga_debug.prj
deleting __projnav/fpga_debug.xst
deleting ./xst
deleting __projnav/fpga_debug.gfl
deleting __projnav/fpga_debug_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/../fpga_debug.vhd in Library work.
Entity <fpga_debug> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <fpga_debug> (Architecture <Behavioral>).
Entity <fpga_debug> analyzed. Unit <fpga_debug> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fpga_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/../fpga_debug.vhd.
WARNING:Xst:1777 - Inout <pin21> is never used or assigned.
WARNING:Xst:1778 - Inout <pin16> is assigned but never used.
WARNING:Xst:1777 - Inout <pin22> is never used or assigned.
WARNING:Xst:1778 - Inout <pin17> is assigned but never used.
WARNING:Xst:1777 - Inout <pin23> is never used or assigned.
WARNING:Xst:1778 - Inout <pin18> is assigned but never used.
WARNING:Xst:1777 - Inout <pin24> is never used or assigned.
WARNING:Xst:1778 - Inout <pin19> is assigned but never used.
WARNING:Xst:1778 - Inout <pin30> is assigned but never used.
WARNING:Xst:1777 - Inout <pin25> is never used or assigned.
WARNING:Xst:1777 - Inout <pin26> is never used or assigned.
WARNING:Xst:1778 - Inout <pin27> is assigned but never used.
WARNING:Xst:1778 - Inout <pin28> is assigned but never used.
WARNING:Xst:1778 - Inout <pin29> is assigned but never used.
WARNING:Xst:1306 - Output <din> is never assigned.
WARNING:Xst:1777 - Inout <pin74> is never used or assigned.
WARNING:Xst:1306 - Output <pclk1532> is never assigned.
WARNING:Xst:1306 - Output <h1532> is never assigned.
WARNING:Xst:647 - Input <h1560> is never used.
WARNING:Xst:1306 - Output <f_tp1> is never assigned.
WARNING:Xst:1306 - Output <f_tp2> is never assigned.
WARNING:Xst:647 - Input <f_tp3> is never used.
WARNING:Xst:1778 - Inout <pin5> is assigned but never used.
WARNING:Xst:1778 - Inout <pin6> is assigned but never used.
WARNING:Xst:1777 - Inout <pin7> is never used or assigned.
WARNING:Xst:1778 - Inout <pin8> is assigned but never used.
WARNING:Xst:1777 - Inout <pin9> is never used or assigned.
WARNING:Xst:1779 - Inout <extf> is used but is never assigned.
WARNING:Xst:1779 - Inout <exth> is used but is never assigned.
WARNING:Xst:1306 - Output <v1532> is never assigned.
WARNING:Xst:647 - Input <v1560> is never used.
WARNING:Xst:1306 - Output <f1532> is never assigned.
WARNING:Xst:647 - Input <lock1532> is never used.
WARNING:Xst:647 - Input <f1560> is never used.
WARNING:Xst:1778 - Inout <pin10> is assigned but never used.
WARNING:Xst:1778 - Inout <pin11> is assigned but never used.
WARNING:Xst:1778 - Inout <pin12> is assigned but never used.
WARNING:Xst:1778 - Inout <pin13> is assigned but never used.
WARNING:Xst:1778 - Inout <pin14> is assigned but never used.
WARNING:Xst:1777 - Inout <pin20> is never used or assigned.
WARNING:Xst:1778 - Inout <pin15> is assigned but never used.
Unit <fpga_debug> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <fpga_debug> ...
Loading device for application Xst from file '2s300e.nph' in environment C:/Programmer/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fpga_debug, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s300efg456-6 

 Number of bonded IOBs:                 75  out of    329    22%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 6.549ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt-hd_eval\xilinx\fpga\fpga_debug/_ngo -uc fpga_debug.ucf -aul -p
xc2s300e-fg456-6 fpga_debug.ngc fpga_debug.ngd 

Reading NGO file "F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/fpga_debug.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "fpga_debug.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 38288 kilobytes

Writing NGD file "fpga_debug.ngd" ...

Writing NGDBUILD log file "fpga_debug.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s300efg456-6".

Process interrupted by the user.
ERROR: MAP failed
Process "Map" did not complete.

Mapping Module fpga_debug . . .
MAP command line:
map -intstyle ise -p xc2s300e-fg456-6 -cm area -pr b -k 4 -c 100 -tx off -o fpga_debug_map.ncd fpga_debug.ngd fpga_debug.pcf
Mapping Module fpga_debug: failed


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/../fpga_debug.vhd in Library work.
Entity <fpga_debug> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <fpga_debug> (Architecture <behavioral>).
Entity <fpga_debug> analyzed. Unit <fpga_debug> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fpga_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/../fpga_debug.vhd.
WARNING:Xst:1777 - Inout <pin21> is never used or assigned.
WARNING:Xst:1778 - Inout <pin16> is assigned but never used.
WARNING:Xst:1777 - Inout <pin22> is never used or assigned.
WARNING:Xst:1778 - Inout <pin17> is assigned but never used.
WARNING:Xst:1777 - Inout <pin23> is never used or assigned.
WARNING:Xst:1778 - Inout <pin18> is assigned but never used.
WARNING:Xst:1777 - Inout <pin24> is never used or assigned.
WARNING:Xst:1778 - Inout <pin19> is assigned but never used.
WARNING:Xst:1777 - Inout <pin30> is never used or assigned.
WARNING:Xst:1777 - Inout <pin25> is never used or assigned.
WARNING:Xst:1777 - Inout <pin26> is never used or assigned.
WARNING:Xst:1777 - Inout <pin27> is never used or assigned.
WARNING:Xst:1777 - Inout <pin28> is never used or assigned.
WARNING:Xst:1777 - Inout <pin29> is never used or assigned.
WARNING:Xst:1306 - Output <din> is never assigned.
WARNING:Xst:1777 - Inout <pin74> is never used or assigned.
WARNING:Xst:647 - Input <aouta> is never used.
WARNING:Xst:647 - Input <aoutb> is never used.
WARNING:Xst:1306 - Output <pclk1532> is never assigned.
WARNING:Xst:1306 - Output <h1532> is never assigned.
WARNING:Xst:647 - Input <h1560> is never used.
WARNING:Xst:1306 - Output <f_tp1> is never assigned.
WARNING:Xst:1306 - Output <f_tp2> is never assigned.
WARNING:Xst:647 - Input <f_tp3> is never used.
WARNING:Xst:1777 - Inout <pin5> is never used or assigned.
WARNING:Xst:1777 - Inout <pin6> is never used or assigned.
WARNING:Xst:1777 - Inout <pin7> is never used or assigned.
WARNING:Xst:1778 - Inout <pin8> is assigned but never used.
WARNING:Xst:1777 - Inout <pin9> is never used or assigned.
WARNING:Xst:1779 - Inout <extf> is used but is never assigned.
WARNING:Xst:1779 - Inout <exth> is used but is never assigned.
WARNING:Xst:1306 - Output <v1532> is never assigned.
WARNING:Xst:647 - Input <buferr> is never used.
WARNING:Xst:647 - Input <v1560> is never used.
WARNING:Xst:1306 - Output <pclksd> is never assigned.
WARNING:Xst:1306 - Output <f1532> is never assigned.
WARNING:Xst:647 - Input <lock1532> is never used.
WARNING:Xst:647 - Input <f1560> is never used.
WARNING:Xst:1778 - Inout <pin10> is assigned but never used.
WARNING:Xst:647 - Input <cs_f> is never used.
WARNING:Xst:1778 - Inout <pin11> is assigned but never used.
WARNING:Xst:1778 - Inout <pin12> is assigned but never used.
WARNING:Xst:1778 - Inout <pin13> is assigned but never used.
WARNING:Xst:1778 - Inout <pin14> is assigned but never used.
WARNING:Xst:1777 - Inout <pin20> is never used or assigned.
WARNING:Xst:1778 - Inout <pin15> is assigned but never used.
Unit <fpga_debug> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <fpga_debug> ...
Loading device for application Xst from file '2s300e.nph' in environment C:/Programmer/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fpga_debug, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s300efg456-6 

 Number of bonded IOBs:                 64  out of    329    19%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 6.319ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt-hd_eval\xilinx\fpga\fpga_debug/_ngo -uc fpga_debug.ucf -aul -p
xc2s300e-fg456-6 fpga_debug.ngc fpga_debug.ngd 

Reading NGO file "F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/fpga_debug.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "fpga_debug.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 38288 kilobytes

Writing NGD file "fpga_debug.ngd" ...

Writing NGDBUILD log file "fpga_debug.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s300efg456-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
ERROR:Pack:1107 - Unable to combine the following symbols into a single IOB
   component:
   	PAD symbol "pclk1560" (Pad Signal = pclk1560)
   	BUF symbol "pclk1560_IBUF" (Output Signal = pclkhd_OBUF)
   Each of the following constraints specifies an illegal physical site for a
   component of type IOB:
   	Symbol "pclk1560" (LOC=C11)
   Please correct the constraints accordingly.

Mapping completed.
See MAP report file "fpga_debug_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   1
Number of warnings :   0
ERROR: MAP failed
Process "Map" did not complete.

Mapping Module fpga_debug . . .
MAP command line:
map -intstyle ise -p xc2s300e-fg456-6 -cm area -pr b -k 4 -c 100 -tx off -o fpga_debug_map.ncd fpga_debug.ngd fpga_debug.pcf
Mapping Module fpga_debug: failed


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/../fpga_debug.vhd in Library work.
Entity <fpga_debug> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <fpga_debug> (Architecture <behavioral>).
Entity <fpga_debug> analyzed. Unit <fpga_debug> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fpga_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/../fpga_debug.vhd.
WARNING:Xst:1777 - Inout <pin21> is never used or assigned.
WARNING:Xst:1778 - Inout <pin16> is assigned but never used.
WARNING:Xst:1777 - Inout <pin22> is never used or assigned.
WARNING:Xst:1778 - Inout <pin17> is assigned but never used.
WARNING:Xst:1777 - Inout <pin23> is never used or assigned.
WARNING:Xst:1778 - Inout <pin18> is assigned but never used.
WARNING:Xst:1777 - Inout <pin24> is never used or assigned.
WARNING:Xst:1778 - Inout <pin19> is assigned but never used.
WARNING:Xst:1777 - Inout <pin30> is never used or assigned.
WARNING:Xst:1777 - Inout <pin25> is never used or assigned.
WARNING:Xst:1777 - Inout <pin26> is never used or assigned.
WARNING:Xst:1777 - Inout <pin27> is never used or assigned.
WARNING:Xst:1777 - Inout <pin28> is never used or assigned.
WARNING:Xst:1777 - Inout <pin29> is never used or assigned.
WARNING:Xst:1306 - Output <din> is never assigned.
WARNING:Xst:1777 - Inout <pin74> is never used or assigned.
WARNING:Xst:647 - Input <aouta> is never used.
WARNING:Xst:647 - Input <aoutb> is never used.
WARNING:Xst:1306 - Output <pclk1532> is never assigned.
WARNING:Xst:1306 - Output <h1532> is never assigned.
WARNING:Xst:647 - Input <h1560> is never used.
WARNING:Xst:1306 - Output <f_tp1> is never assigned.
WARNING:Xst:1306 - Output <f_tp2> is never assigned.
WARNING:Xst:647 - Input <f_tp3> is never used.
WARNING:Xst:1777 - Inout <pin5> is never used or assigned.
WARNING:Xst:1777 - Inout <pin6> is never used or assigned.
WARNING:Xst:1777 - Inout <pin7> is never used or assigned.
WARNING:Xst:1778 - Inout <pin8> is assigned but never used.
WARNING:Xst:1777 - Inout <pin9> is never used or assigned.
WARNING:Xst:1779 - Inout <extf> is used but is never assigned.
WARNING:Xst:1779 - Inout <exth> is used but is never assigned.
WARNING:Xst:1306 - Output <v1532> is never assigned.
WARNING:Xst:647 - Input <buferr> is never used.
WARNING:Xst:647 - Input <v1560> is never used.
WARNING:Xst:1306 - Output <pclksd> is never assigned.
WARNING:Xst:1306 - Output <f1532> is never assigned.
WARNING:Xst:647 - Input <lock1532> is never used.
WARNING:Xst:647 - Input <f1560> is never used.
WARNING:Xst:1778 - Inout <pin10> is assigned but never used.
WARNING:Xst:647 - Input <cs_f> is never used.
WARNING:Xst:1778 - Inout <pin11> is assigned but never used.
WARNING:Xst:1778 - Inout <pin12> is assigned but never used.
WARNING:Xst:1778 - Inout <pin13> is assigned but never used.
WARNING:Xst:1778 - Inout <pin14> is assigned but never used.
WARNING:Xst:1777 - Inout <pin20> is never used or assigned.
WARNING:Xst:1778 - Inout <pin15> is assigned but never used.
    Found 1-bit register for signal <pin8>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <fpga_debug> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
 1-bit register                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <fpga_debug> ...
Loading device for application Xst from file '2s300e.nph' in environment C:/Programmer/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fpga_debug, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s300efg456-6 

 Number of Slices:                       1  out of   3072     0%  
 Number of Slice Flip Flops:             1  out of   6144     0%  
 Number of bonded IOBs:                 63  out of    329    19%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
pclk1560                           | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 2.441ns
   Maximum output required time after clock: 6.514ns
   Maximum combinational path delay: 6.415ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt-hd_eval\xilinx\fpga\fpga_debug/_ngo -uc fpga_debug.ucf -aul -p
xc2s300e-fg456-6 fpga_debug.ngc fpga_debug.ngd 

Reading NGO file "F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/fpga_debug.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "fpga_debug.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 38288 kilobytes

Writing NGD file "fpga_debug.ngd" ...

Writing NGDBUILD log file "fpga_debug.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s300efg456-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
Logic Distribution:
    Number of Slices containing only related logic:      0 out of      0    0%
    Number of Slices containing unrelated logic:         0 out of      0    0%
        *See NOTES below for an explanation of the effects of unrelated logic
   Number of bonded IOBs:            63 out of    325   19%
      IOB Flip Flops:                               1
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  8
Additional JTAG gate count for IOBs:  3,072
Peak Memory Usage:  65 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "fpga_debug_map.mrp" for details.
Completed process "Map".

Mapping Module fpga_debug . . .
MAP command line:
map -intstyle ise -p xc2s300e-fg456-6 -cm area -pr b -k 4 -c 100 -tx off -o fpga_debug_map.ncd fpga_debug.ngd fpga_debug.pcf
Mapping Module fpga_debug: DONE



Started process "Place & Route".





Constraints file: fpga_debug.pcf

Loading device database for application Par from file "fpga_debug_map.ncd".
   "fpga_debug" is an NCD, version 2.38, device xc2s300e, package fg456, speed
-6
Loading device for application Par from file '2s300e.nph' in environment
C:/Programmer/Xilinx.
Device speed data version:  PRODUCTION 1.17 2003-12-13.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            63 out of 325    19%
      Number of LOCed External IOBs   62 out of 63     98%





Overall effort level (-ol):   Medium (set by user)
Placer effort level (-pl):    Medium (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Medium (set by user)


Phase 1.1
Phase 1.1 (Checksum:989742) REAL time: 3 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 3 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 3 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 3 secs 

Phase 5.8
Phase 5.8 (Checksum:9b7a89) REAL time: 3 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 3 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 3 secs 

Writing design to file fpga_debug.ncd.

Total REAL time to Placer completion: 4 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 34 unrouted;       REAL time: 4 secs 

Phase 2: 33 unrouted;       REAL time: 4 secs 

Phase 3: 0 unrouted;       REAL time: 4 secs 

Phase 4: 0 unrouted; (0)      REAL time: 4 secs 

Phase 5: 0 unrouted; (0)      REAL time: 4 secs 

Phase 6: 0 unrouted; (0)      REAL time: 4 secs 

Total REAL time to Router completion: 4 secs 
Total CPU time to Router completion: 2 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|       pclkhd_OBUF          |  Global  |    2   |  0.000     |  0.635      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 13 secs 
Total CPU time to PAR completion: 3 secs 

Peak Memory Usage:  55 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file fpga_debug.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".

WARNING:SpeedCalc:42 - Cannot find referenced model "bel_d_min_period".  This
   generally indicates that there is an inconsistency between versions of the
   speed and device data files.  Please check to ensure that the XILINX
   environment variable is set correctly, if the MYXILINX variable is set, make
   sure that it is pointing to patch files that are compatable with the version
   of software that the XILINX variable points to.
WARNING:SpeedCalc:42 - Cannot find referenced model "bel_d_min_period".  This
   generally indicates that there is an inconsistency between versions of the
   speed and device data files.  Please check to ensure that the XILINX
   environment variable is set correctly, if the MYXILINX variable is set, make
   sure that it is pointing to patch files that are compatable with the version
   of software that the XILINX variable points to.

Analysis completed Mon Mar 22 14:22:18 2004
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module fpga_debug . . .
PAR command line: par -w -intstyle ise -ol med -t 1 fpga_debug_map.ncd fpga_debug.ncd fpga_debug.pcf
PAR completed successfully



Project Navigator Auto-Make Log File
-------------------------------------



Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/../fpga_debug.vhd in Library work.
Entity <fpga_debug> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <fpga_debug> (Architecture <behavioral>).
Entity <fpga_debug> analyzed. Unit <fpga_debug> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fpga_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/../fpga_debug.vhd.
WARNING:Xst:1777 - Inout <pin21> is never used or assigned.
WARNING:Xst:1778 - Inout <pin16> is assigned but never used.
WARNING:Xst:1777 - Inout <pin22> is never used or assigned.
WARNING:Xst:1778 - Inout <pin17> is assigned but never used.
WARNING:Xst:1777 - Inout <pin23> is never used or assigned.
WARNING:Xst:1778 - Inout <pin18> is assigned but never used.
WARNING:Xst:1777 - Inout <pin24> is never used or assigned.
WARNING:Xst:1778 - Inout <pin19> is assigned but never used.
WARNING:Xst:1777 - Inout <pin30> is never used or assigned.
WARNING:Xst:1777 - Inout <pin25> is never used or assigned.
WARNING:Xst:1777 - Inout <pin26> is never used or assigned.
WARNING:Xst:1777 - Inout <pin27> is never used or assigned.
WARNING:Xst:1777 - Inout <pin28> is never used or assigned.
WARNING:Xst:1777 - Inout <pin29> is never used or assigned.
WARNING:Xst:1306 - Output <din> is never assigned.
WARNING:Xst:1777 - Inout <pin74> is never used or assigned.
WARNING:Xst:647 - Input <aouta> is never used.
WARNING:Xst:647 - Input <aoutb> is never used.
WARNING:Xst:1306 - Output <pclk1532> is never assigned.
WARNING:Xst:1306 - Output <h1532> is never assigned.
WARNING:Xst:647 - Input <h1560> is never used.
WARNING:Xst:1306 - Output <f_tp1> is never assigned.
WARNING:Xst:1306 - Output <f_tp2> is never assigned.
WARNING:Xst:1777 - Inout <pin5> is never used or assigned.
WARNING:Xst:1777 - Inout <pin6> is never used or assigned.
WARNING:Xst:1777 - Inout <pin7> is never used or assigned.
WARNING:Xst:1778 - Inout <pin8> is assigned but never used.
WARNING:Xst:1777 - Inout <pin9> is never used or assigned.
WARNING:Xst:1779 - Inout <extf> is used but is never assigned.
WARNING:Xst:1779 - Inout <exth> is used but is never assigned.
WARNING:Xst:1306 - Output <v1532> is never assigned.
WARNING:Xst:647 - Input <buferr> is never used.
WARNING:Xst:647 - Input <v1560> is never used.
WARNING:Xst:1306 - Output <pclksd> is never assigned.
WARNING:Xst:647 - Input <video<0>> is never used.
WARNING:Xst:1306 - Output <f1532> is never assigned.
WARNING:Xst:647 - Input <lock1532> is never used.
WARNING:Xst:647 - Input <f1560> is never used.
WARNING:Xst:1778 - Inout <pin10> is assigned but never used.
WARNING:Xst:647 - Input <cs_f> is never used.
WARNING:Xst:1778 - Inout <pin11> is assigned but never used.
WARNING:Xst:1778 - Inout <pin12> is assigned but never used.
WARNING:Xst:1778 - Inout <pin13> is assigned but never used.
WARNING:Xst:1778 - Inout <pin14> is assigned but never used.
WARNING:Xst:1777 - Inout <pin20> is never used or assigned.
WARNING:Xst:1778 - Inout <pin15> is assigned but never used.
    Found 1-bit register for signal <pin8>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <fpga_debug> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
 1-bit register                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <fpga_debug> ...
Loading device for application Xst from file '2s300e.nph' in environment C:/Programmer/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fpga_debug, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s300efg456-6 

 Number of Slices:                       1  out of   3072     0%  
 Number of Slice Flip Flops:             1  out of   6144     0%  
 Number of bonded IOBs:                 63  out of    329    19%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
pclk1560                           | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 2.441ns
   Maximum output required time after clock: 6.514ns
   Maximum combinational path delay: 6.415ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt-hd_eval\xilinx\fpga\fpga_debug/_ngo -uc fpga_debug.ucf -aul -p
xc2s300e-fg456-6 fpga_debug.ngc fpga_debug.ngd 

Reading NGO file "F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/fpga_debug.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "fpga_debug.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 38288 kilobytes

Writing NGD file "fpga_debug.ngd" ...

Writing NGDBUILD log file "fpga_debug.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s300efg456-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
Logic Distribution:
    Number of Slices containing only related logic:      0 out of      0    0%
    Number of Slices containing unrelated logic:         0 out of      0    0%
        *See NOTES below for an explanation of the effects of unrelated logic
   Number of bonded IOBs:            63 out of    325   19%
      IOB Flip Flops:                               1
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  8
Additional JTAG gate count for IOBs:  3,072
Peak Memory Usage:  65 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "fpga_debug_map.mrp" for details.
Completed process "Map".

Mapping Module fpga_debug . . .
MAP command line:
map -intstyle ise -p xc2s300e-fg456-6 -cm area -pr b -k 4 -c 100 -tx off -o fpga_debug_map.ncd fpga_debug.ngd fpga_debug.pcf
Mapping Module fpga_debug: DONE



Started process "Place & Route".





Constraints file: fpga_debug.pcf

Loading device database for application Par from file "fpga_debug_map.ncd".
   "fpga_debug" is an NCD, version 2.38, device xc2s300e, package fg456, speed
-6
Loading device for application Par from file '2s300e.nph' in environment
C:/Programmer/Xilinx.
Device speed data version:  PRODUCTION 1.17 2003-12-13.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            63 out of 325    19%
      Number of LOCed External IOBs   63 out of 63    100%





Overall effort level (-ol):   Medium (set by user)
Placer effort level (-pl):    Medium (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Medium (set by user)


Phase 1.1
Phase 1.1 (Checksum:989742) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
Phase 5.8 (Checksum:9b7bb5) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file fpga_debug.ncd.

Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 34 unrouted;       REAL time: 2 secs 

Phase 2: 33 unrouted;       REAL time: 2 secs 

Phase 3: 0 unrouted;       REAL time: 2 secs 

Phase 4: 0 unrouted; (0)      REAL time: 2 secs 

Phase 5: 0 unrouted; (0)      REAL time: 2 secs 

Phase 6: 0 unrouted; (0)      REAL time: 2 secs 

Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|       pclkhd_OBUF          |  Global  |    2   |  0.000     |  0.635      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 10 secs 
Total CPU time to PAR completion: 3 secs 

Peak Memory Usage:  55 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file fpga_debug.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".

WARNING:SpeedCalc:42 - Cannot find referenced model "bel_d_min_period".  This
   generally indicates that there is an inconsistency between versions of the
   speed and device data files.  Please check to ensure that the XILINX
   environment variable is set correctly, if the MYXILINX variable is set, make
   sure that it is pointing to patch files that are compatable with the version
   of software that the XILINX variable points to.
WARNING:SpeedCalc:42 - Cannot find referenced model "bel_d_min_period".  This
   generally indicates that there is an inconsistency between versions of the
   speed and device data files.  Please check to ensure that the XILINX
   environment variable is set correctly, if the MYXILINX variable is set, make
   sure that it is pointing to patch files that are compatable with the version
   of software that the XILINX variable points to.

Analysis completed Mon Mar 22 14:49:15 2004
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module fpga_debug . . .
PAR command line: par -w -intstyle ise -ol med -t 1 fpga_debug_map.ncd fpga_debug.ncd fpga_debug.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/../fpga_debug.vhd in Library work.
Entity <fpga_debug> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <fpga_debug> (Architecture <behavioral>).
Entity <fpga_debug> analyzed. Unit <fpga_debug> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fpga_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/../fpga_debug.vhd.
WARNING:Xst:1777 - Inout <pin21> is never used or assigned.
WARNING:Xst:1778 - Inout <pin16> is assigned but never used.
WARNING:Xst:1777 - Inout <pin22> is never used or assigned.
WARNING:Xst:1778 - Inout <pin17> is assigned but never used.
WARNING:Xst:1777 - Inout <pin23> is never used or assigned.
WARNING:Xst:1778 - Inout <pin18> is assigned but never used.
WARNING:Xst:1777 - Inout <pin24> is never used or assigned.
WARNING:Xst:1778 - Inout <pin19> is assigned but never used.
WARNING:Xst:1777 - Inout <pin30> is never used or assigned.
WARNING:Xst:1777 - Inout <pin25> is never used or assigned.
WARNING:Xst:1777 - Inout <pin26> is never used or assigned.
WARNING:Xst:1777 - Inout <pin27> is never used or assigned.
WARNING:Xst:1777 - Inout <pin28> is never used or assigned.
WARNING:Xst:1777 - Inout <pin29> is never used or assigned.
WARNING:Xst:1306 - Output <din> is never assigned.
WARNING:Xst:1777 - Inout <pin74> is never used or assigned.
WARNING:Xst:647 - Input <aouta> is never used.
WARNING:Xst:647 - Input <aoutb> is never used.
WARNING:Xst:1306 - Output <pclk1532> is never assigned.
WARNING:Xst:1306 - Output <h1532> is never assigned.
WARNING:Xst:647 - Input <h1560> is never used.
WARNING:Xst:1306 - Output <f_tp1> is never assigned.
WARNING:Xst:1306 - Output <f_tp2> is never assigned.
WARNING:Xst:1777 - Inout <pin5> is never used or assigned.
WARNING:Xst:1777 - Inout <pin6> is never used or assigned.
WARNING:Xst:1777 - Inout <pin7> is never used or assigned.
WARNING:Xst:1778 - Inout <pin8> is assigned but never used.
WARNING:Xst:1777 - Inout <pin9> is never used or assigned.
WARNING:Xst:1779 - Inout <extf> is used but is never assigned.
WARNING:Xst:1779 - Inout <exth> is used but is never assigned.
WARNING:Xst:1306 - Output <v1532> is never assigned.
WARNING:Xst:647 - Input <buferr> is never used.
WARNING:Xst:647 - Input <v1560> is never used.
WARNING:Xst:1306 - Output <pclksd> is never assigned.
WARNING:Xst:647 - Input <video<0>> is never used.
WARNING:Xst:1306 - Output <f1532> is never assigned.
WARNING:Xst:647 - Input <lock1532> is never used.
WARNING:Xst:647 - Input <f1560> is never used.
WARNING:Xst:1778 - Inout <pin10> is assigned but never used.
WARNING:Xst:647 - Input <cs_f> is never used.
WARNING:Xst:1778 - Inout <pin11> is assigned but never used.
WARNING:Xst:1778 - Inout <pin12> is assigned but never used.
WARNING:Xst:1778 - Inout <pin13> is assigned but never used.
WARNING:Xst:1778 - Inout <pin14> is assigned but never used.
WARNING:Xst:1777 - Inout <pin20> is never used or assigned.
WARNING:Xst:1778 - Inout <pin15> is assigned but never used.
    Found 1-bit register for signal <pin8>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <fpga_debug> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
 1-bit register                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <fpga_debug> ...
Loading device for application Xst from file '2s300e.nph' in environment C:/Programmer/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fpga_debug, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s300efg456-6 

 Number of Slices:                       1  out of   3072     0%  
 Number of Slice Flip Flops:             1  out of   6144     0%  
 Number of 4 input LUTs:                 1  out of   6144     0%  
 Number of bonded IOBs:                 63  out of    329    19%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
pclk1560                           | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 2.441ns
   Maximum output required time after clock: 6.514ns
   Maximum combinational path delay: 7.803ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt-hd_eval\xilinx\fpga\fpga_debug/_ngo -uc fpga_debug.ucf -aul -p
xc2s300e-fg456-6 fpga_debug.ngc fpga_debug.ngd 

Reading NGO file "F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/fpga_debug.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "fpga_debug.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'pclk1560_BUFGP' has non-clock connections.
   These problematic connections include:
     pin I0 on block pclkhd1 with type LUT1

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Total memory usage is 38288 kilobytes

Writing NGD file "fpga_debug.ngd" ...

Writing NGDBUILD log file "fpga_debug.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s300efg456-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
Logic Distribution:
    Number of Slices containing only related logic:      0 out of      0    0%
    Number of Slices containing unrelated logic:         0 out of      0    0%
        *See NOTES below for an explanation of the effects of unrelated logic
   Number of bonded IOBs:            63 out of    325   19%
      IOB Flip Flops:                               1
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  8
Additional JTAG gate count for IOBs:  3,072
Peak Memory Usage:  65 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "fpga_debug_map.mrp" for details.
Completed process "Map".

Mapping Module fpga_debug . . .
MAP command line:
map -intstyle ise -p xc2s300e-fg456-6 -cm area -pr b -k 4 -c 100 -tx off -o fpga_debug_map.ncd fpga_debug.ngd fpga_debug.pcf
Mapping Module fpga_debug: DONE



Started process "Place & Route".





Constraints file: fpga_debug.pcf

Loading device database for application Par from file "fpga_debug_map.ncd".
   "fpga_debug" is an NCD, version 2.38, device xc2s300e, package fg456, speed
-6
Loading device for application Par from file '2s300e.nph' in environment
C:/Programmer/Xilinx.
Device speed data version:  PRODUCTION 1.17 2003-12-13.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            63 out of 325    19%
      Number of LOCed External IOBs   63 out of 63    100%





Overall effort level (-ol):   Medium (set by user)
Placer effort level (-pl):    Medium (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Medium (set by user)


Phase 1.1
Phase 1.1 (Checksum:989742) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
Phase 5.8 (Checksum:9b7bb5) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file fpga_debug.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 34 unrouted;       REAL time: 2 secs 

Phase 2: 33 unrouted;       REAL time: 2 secs 

Phase 3: 0 unrouted;       REAL time: 2 secs 

Phase 4: 0 unrouted; (0)      REAL time: 2 secs 

Phase 5: 0 unrouted; (0)      REAL time: 2 secs 

Phase 6: 0 unrouted; (0)      REAL time: 2 secs 

Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|    pclk1560_BUFGP          |  Global  |    2   |  0.000     |  0.635      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 9 secs 
Total CPU time to PAR completion: 3 secs 

Peak Memory Usage:  55 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file fpga_debug.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".

WARNING:SpeedCalc:42 - Cannot find referenced model "bel_d_min_period".  This
   generally indicates that there is an inconsistency between versions of the
   speed and device data files.  Please check to ensure that the XILINX
   environment variable is set correctly, if the MYXILINX variable is set, make
   sure that it is pointing to patch files that are compatable with the version
   of software that the XILINX variable points to.
WARNING:SpeedCalc:42 - Cannot find referenced model "bel_d_min_period".  This
   generally indicates that there is an inconsistency between versions of the
   speed and device data files.  Please check to ensure that the XILINX
   environment variable is set correctly, if the MYXILINX variable is set, make
   sure that it is pointing to patch files that are compatable with the version
   of software that the XILINX variable points to.

Analysis completed Mon Mar 22 15:03:48 2004
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module fpga_debug . . .
PAR command line: par -w -intstyle ise -ol med -t 1 fpga_debug_map.ncd fpga_debug.ncd fpga_debug.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/../fpga_debug.vhd in Library work.
Entity <fpga_debug> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <fpga_debug> (Architecture <behavioral>).
Entity <fpga_debug> analyzed. Unit <fpga_debug> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fpga_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/../fpga_debug.vhd.
WARNING:Xst:1777 - Inout <pin21> is never used or assigned.
WARNING:Xst:1778 - Inout <pin16> is assigned but never used.
WARNING:Xst:1777 - Inout <pin22> is never used or assigned.
WARNING:Xst:1778 - Inout <pin17> is assigned but never used.
WARNING:Xst:1777 - Inout <pin23> is never used or assigned.
WARNING:Xst:1778 - Inout <pin18> is assigned but never used.
WARNING:Xst:1777 - Inout <pin24> is never used or assigned.
WARNING:Xst:1778 - Inout <pin19> is assigned but never used.
WARNING:Xst:1777 - Inout <pin30> is never used or assigned.
WARNING:Xst:1777 - Inout <pin25> is never used or assigned.
WARNING:Xst:1777 - Inout <pin26> is never used or assigned.
WARNING:Xst:1777 - Inout <pin27> is never used or assigned.
WARNING:Xst:1777 - Inout <pin28> is never used or assigned.
WARNING:Xst:1777 - Inout <pin29> is never used or assigned.
WARNING:Xst:1306 - Output <din> is never assigned.
WARNING:Xst:1777 - Inout <pin74> is never used or assigned.
WARNING:Xst:647 - Input <aouta> is never used.
WARNING:Xst:647 - Input <aoutb> is never used.
WARNING:Xst:1306 - Output <pclk1532> is never assigned.
WARNING:Xst:1306 - Output <h1532> is never assigned.
WARNING:Xst:647 - Input <h1560> is never used.
WARNING:Xst:1306 - Output <f_tp1> is never assigned.
WARNING:Xst:1306 - Output <f_tp2> is never assigned.
WARNING:Xst:1777 - Inout <pin5> is never used or assigned.
WARNING:Xst:1777 - Inout <pin6> is never used or assigned.
WARNING:Xst:1777 - Inout <pin7> is never used or assigned.
WARNING:Xst:1778 - Inout <pin8> is assigned but never used.
WARNING:Xst:1777 - Inout <pin9> is never used or assigned.
WARNING:Xst:1779 - Inout <extf> is used but is never assigned.
WARNING:Xst:1779 - Inout <exth> is used but is never assigned.
WARNING:Xst:1306 - Output <v1532> is never assigned.
WARNING:Xst:647 - Input <buferr> is never used.
WARNING:Xst:647 - Input <v1560> is never used.
WARNING:Xst:1306 - Output <pclksd> is never assigned.
WARNING:Xst:647 - Input <video<0>> is never used.
WARNING:Xst:1306 - Output <f1532> is never assigned.
WARNING:Xst:647 - Input <lock1532> is never used.
WARNING:Xst:647 - Input <f1560> is never used.
WARNING:Xst:1778 - Inout <pin10> is assigned but never used.
WARNING:Xst:647 - Input <cs_f> is never used.
WARNING:Xst:1778 - Inout <pin11> is assigned but never used.
WARNING:Xst:1778 - Inout <pin12> is assigned but never used.
WARNING:Xst:1778 - Inout <pin13> is assigned but never used.
WARNING:Xst:1778 - Inout <pin14> is assigned but never used.
WARNING:Xst:1777 - Inout <pin20> is never used or assigned.
WARNING:Xst:1778 - Inout <pin15> is assigned but never used.
    Found 1-bit register for signal <pin8>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <fpga_debug> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
 1-bit register                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <fpga_debug> ...
Loading device for application Xst from file '2s300e.nph' in environment C:/Programmer/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fpga_debug, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s300efg456-6 

 Number of Slices:                       1  out of   3072     0%  
 Number of Slice Flip Flops:             1  out of   6144     0%  
 Number of bonded IOBs:                 63  out of    329    19%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
pclk1560                           | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 2.441ns
   Maximum output required time after clock: 6.514ns
   Maximum combinational path delay: 6.415ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt-hd_eval\xilinx\fpga\fpga_debug/_ngo -uc fpga_debug.ucf -aul -p
xc2s300e-fg456-6 fpga_debug.ngc fpga_debug.ngd 

Reading NGO file "F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/fpga_debug.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "fpga_debug.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 38472 kilobytes

Writing NGD file "fpga_debug.ngd" ...

Writing NGDBUILD log file "fpga_debug.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s300efg456-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
Logic Distribution:
    Number of Slices containing only related logic:      0 out of      0    0%
    Number of Slices containing unrelated logic:         0 out of      0    0%
        *See NOTES below for an explanation of the effects of unrelated logic
   Number of bonded IOBs:            63 out of    325   19%
      IOB Flip Flops:                               1
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  8
Additional JTAG gate count for IOBs:  3,072
Peak Memory Usage:  65 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "fpga_debug_map.mrp" for details.
Completed process "Map".

Mapping Module fpga_debug . . .
MAP command line:
map -intstyle ise -p xc2s300e-fg456-6 -cm area -pr b -k 4 -c 100 -tx off -o fpga_debug_map.ncd fpga_debug.ngd fpga_debug.pcf
Mapping Module fpga_debug: DONE



Started process "Place & Route".





Constraints file: fpga_debug.pcf

Loading device database for application Par from file "fpga_debug_map.ncd".
   "fpga_debug" is an NCD, version 2.38, device xc2s300e, package fg456, speed
-6
Loading device for application Par from file '2s300e.nph' in environment
C:/Programmer/Xilinx.
Device speed data version:  PRODUCTION 1.17 2003-12-13.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            63 out of 325    19%
      Number of LOCed External IOBs   63 out of 63    100%





Overall effort level (-ol):   Medium (set by user)
Placer effort level (-pl):    Medium (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Medium (set by user)


Phase 1.1
Phase 1.1 (Checksum:989742) REAL time: 2 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 2 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 2 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 2 secs 

Phase 5.8
Phase 5.8 (Checksum:9b7bb5) REAL time: 2 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 2 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 2 secs 

Writing design to file fpga_debug.ncd.

Total REAL time to Placer completion: 3 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 34 unrouted;       REAL time: 3 secs 

Phase 2: 33 unrouted;       REAL time: 3 secs 

Phase 3: 0 unrouted;       REAL time: 3 secs 

Phase 4: 0 unrouted; (0)      REAL time: 3 secs 

Phase 5: 0 unrouted; (0)      REAL time: 3 secs 

Phase 6: 0 unrouted; (0)      REAL time: 3 secs 

Total REAL time to Router completion: 3 secs 
Total CPU time to Router completion: 2 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|       pclkhd_OBUF          |  Global  |    2   |  0.000     |  0.635      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 12 secs 
Total CPU time to PAR completion: 3 secs 

Peak Memory Usage:  55 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file fpga_debug.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".

WARNING:SpeedCalc:42 - Cannot find referenced model "bel_d_min_period".  This
   generally indicates that there is an inconsistency between versions of the
   speed and device data files.  Please check to ensure that the XILINX
   environment variable is set correctly, if the MYXILINX variable is set, make
   sure that it is pointing to patch files that are compatable with the version
   of software that the XILINX variable points to.
WARNING:SpeedCalc:42 - Cannot find referenced model "bel_d_min_period".  This
   generally indicates that there is an inconsistency between versions of the
   speed and device data files.  Please check to ensure that the XILINX
   environment variable is set correctly, if the MYXILINX variable is set, make
   sure that it is pointing to patch files that are compatable with the version
   of software that the XILINX variable points to.

Analysis completed Thu Apr 29 12:49:10 2004
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module fpga_debug . . .
PAR command line: par -w -intstyle ise -ol med -t 1 fpga_debug_map.ncd fpga_debug.ncd fpga_debug.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/../fpga_debug.vhd in Library work.
Architecture behavioral of Entity fpga_debug is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <fpga_debug> (Architecture <behavioral>).
Entity <fpga_debug> analyzed. Unit <fpga_debug> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fpga_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/../fpga_debug.vhd.
WARNING:Xst:1777 - Inout <pin21> is never used or assigned.
WARNING:Xst:1778 - Inout <pin16> is assigned but never used.
WARNING:Xst:1777 - Inout <pin22> is never used or assigned.
WARNING:Xst:1778 - Inout <pin17> is assigned but never used.
WARNING:Xst:1777 - Inout <pin23> is never used or assigned.
WARNING:Xst:1778 - Inout <pin18> is assigned but never used.
WARNING:Xst:1777 - Inout <pin24> is never used or assigned.
WARNING:Xst:1778 - Inout <pin19> is assigned but never used.
WARNING:Xst:1777 - Inout <pin30> is never used or assigned.
WARNING:Xst:1777 - Inout <pin25> is never used or assigned.
WARNING:Xst:1777 - Inout <pin26> is never used or assigned.
WARNING:Xst:1777 - Inout <pin27> is never used or assigned.
WARNING:Xst:1777 - Inout <pin28> is never used or assigned.
WARNING:Xst:1777 - Inout <pin29> is never used or assigned.
WARNING:Xst:1306 - Output <din> is never assigned.
WARNING:Xst:1777 - Inout <pin74> is never used or assigned.
WARNING:Xst:647 - Input <aouta> is never used.
WARNING:Xst:647 - Input <aoutb> is never used.
WARNING:Xst:1306 - Output <pclk1532> is never assigned.
WARNING:Xst:1306 - Output <h1532> is never assigned.
WARNING:Xst:647 - Input <h1560> is never used.
WARNING:Xst:1306 - Output <f_tp1> is never assigned.
WARNING:Xst:1306 - Output <f_tp2> is never assigned.
WARNING:Xst:1777 - Inout <pin5> is never used or assigned.
WARNING:Xst:1777 - Inout <pin6> is never used or assigned.
WARNING:Xst:1777 - Inout <pin7> is never used or assigned.
WARNING:Xst:1778 - Inout <pin8> is assigned but never used.
WARNING:Xst:1777 - Inout <pin9> is never used or assigned.
WARNING:Xst:1779 - Inout <extf> is used but is never assigned.
WARNING:Xst:1779 - Inout <exth> is used but is never assigned.
WARNING:Xst:1306 - Output <v1532> is never assigned.
WARNING:Xst:647 - Input <buferr> is never used.
WARNING:Xst:647 - Input <v1560> is never used.
WARNING:Xst:1306 - Output <pclksd> is never assigned.
WARNING:Xst:647 - Input <video<0>> is never used.
WARNING:Xst:1306 - Output <f1532> is never assigned.
WARNING:Xst:647 - Input <lock1532> is never used.
WARNING:Xst:647 - Input <f1560> is never used.
WARNING:Xst:1778 - Inout <pin10> is assigned but never used.
WARNING:Xst:647 - Input <cs_f> is never used.
WARNING:Xst:1778 - Inout <pin11> is assigned but never used.
WARNING:Xst:1778 - Inout <pin12> is assigned but never used.
WARNING:Xst:1778 - Inout <pin13> is assigned but never used.
WARNING:Xst:1778 - Inout <pin14> is assigned but never used.
WARNING:Xst:1777 - Inout <pin20> is never used or assigned.
WARNING:Xst:1778 - Inout <pin15> is assigned but never used.
    Found 1-bit register for signal <pin8>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <fpga_debug> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
 1-bit register                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <fpga_debug> ...
Loading device for application Xst from file '2s300e.nph' in environment C:/Programmer/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fpga_debug, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s300efg456-6 

 Number of Slices:                       1  out of   3072     0%  
 Number of Slice Flip Flops:             1  out of   6144     0%  
 Number of bonded IOBs:                 63  out of    329    19%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
pclk1560                           | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 2.441ns
   Maximum output required time after clock: 6.514ns
   Maximum combinational path delay: 6.415ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt-hd_eval\xilinx\fpga\fpga_debug/_ngo -uc fpga_debug.ucf -aul -p
xc2s300e-fg456-6 fpga_debug.ngc fpga_debug.ngd 

Reading NGO file "F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/fpga_debug.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "fpga_debug.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 38472 kilobytes

Writing NGD file "fpga_debug.ngd" ...

Writing NGDBUILD log file "fpga_debug.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s300efg456-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
Logic Distribution:
    Number of Slices containing only related logic:      0 out of      0    0%
    Number of Slices containing unrelated logic:         0 out of      0    0%
        *See NOTES below for an explanation of the effects of unrelated logic
   Number of bonded IOBs:            63 out of    325   19%
      IOB Flip Flops:                               1
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  8
Additional JTAG gate count for IOBs:  3,072
Peak Memory Usage:  65 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "fpga_debug_map.mrp" for details.
Completed process "Map".

Mapping Module fpga_debug . . .
MAP command line:
map -intstyle ise -p xc2s300e-fg456-6 -cm area -pr b -k 4 -c 100 -tx off -o fpga_debug_map.ncd fpga_debug.ngd fpga_debug.pcf
Mapping Module fpga_debug: DONE



Started process "Place & Route".





Constraints file: fpga_debug.pcf

Loading device database for application Par from file "fpga_debug_map.ncd".
   "fpga_debug" is an NCD, version 2.38, device xc2s300e, package fg456, speed
-6
Loading device for application Par from file '2s300e.nph' in environment
C:/Programmer/Xilinx.
Device speed data version:  PRODUCTION 1.17 2003-12-13.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            63 out of 325    19%
      Number of LOCed External IOBs   63 out of 63    100%





Overall effort level (-ol):   Medium (set by user)
Placer effort level (-pl):    Medium (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Medium (set by user)


Phase 1.1
Phase 1.1 (Checksum:989742) REAL time: 2 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 2 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 2 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 2 secs 

Phase 5.8
Phase 5.8 (Checksum:9b7bb5) REAL time: 2 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 2 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 2 secs 

Writing design to file fpga_debug.ncd.

Total REAL time to Placer completion: 3 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 34 unrouted;       REAL time: 3 secs 

Phase 2: 33 unrouted;       REAL time: 3 secs 

Phase 3: 0 unrouted;       REAL time: 3 secs 

Phase 4: 0 unrouted; (0)      REAL time: 3 secs 

Phase 5: 0 unrouted; (0)      REAL time: 3 secs 

Phase 6: 0 unrouted; (0)      REAL time: 3 secs 

Total REAL time to Router completion: 3 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|       pclkhd_OBUF          |  Global  |    2   |  0.000     |  0.635      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 11 secs 
Total CPU time to PAR completion: 3 secs 

Peak Memory Usage:  55 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file fpga_debug.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".

WARNING:SpeedCalc:42 - Cannot find referenced model "bel_d_min_period".  This
   generally indicates that there is an inconsistency between versions of the
   speed and device data files.  Please check to ensure that the XILINX
   environment variable is set correctly, if the MYXILINX variable is set, make
   sure that it is pointing to patch files that are compatable with the version
   of software that the XILINX variable points to.
WARNING:SpeedCalc:42 - Cannot find referenced model "bel_d_min_period".  This
   generally indicates that there is an inconsistency between versions of the
   speed and device data files.  Please check to ensure that the XILINX
   environment variable is set correctly, if the MYXILINX variable is set, make
   sure that it is pointing to patch files that are compatable with the version
   of software that the XILINX variable points to.

Analysis completed Thu Apr 29 12:52:19 2004
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module fpga_debug . . .
PAR command line: par -w -intstyle ise -ol med -t 1 fpga_debug_map.ncd fpga_debug.ncd fpga_debug.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

deleting fpga_debug.lso
deleting fpga_debug.syr
deleting fpga_debug.prj
deleting fpga_debug.sprj
deleting fpga_debug.ana
deleting fpga_debug.stx
deleting fpga_debug.cmd_log
deleting fpga_debug.ngc
deleting fpga_debug.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\pt-hd_eval\xilinx\fpga\fpga_debug/_ngo
deleting fpga_debug.ngd
deleting fpga_debug_ngdbuild.nav
deleting fpga_debug.bld
deleting fpga_debug.ucf.untf
deleting fpga_debug.cmd_log
deleting fpga_debug_map.ncd
deleting fpga_debug.ngm
deleting fpga_debug.pcf
deleting fpga_debug.nc1
deleting fpga_debug.mrp
deleting fpga_debug_map.mrp
deleting fpga_debug.mdf
deleting __projnav/map.log
deleting fpga_debug.cmd_log
deleting fpga_debug.lso
deleting fpga_debug.syr
deleting fpga_debug.prj
deleting fpga_debug.sprj
deleting fpga_debug.ana
deleting fpga_debug.stx
deleting fpga_debug.cmd_log
deleting fpga_debug.ngc
deleting fpga_debug.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\pt-hd_eval\xilinx\fpga\fpga_debug/_ngo
deleting fpga_debug.ngd
deleting fpga_debug_ngdbuild.nav
deleting fpga_debug.bld
deleting fpga_debug.ucf.untf
deleting fpga_debug.cmd_log
deleting fpga_debug_map.ncd
deleting fpga_debug.ngm
deleting fpga_debug.pcf
deleting fpga_debug.nc1
deleting fpga_debug.mrp
deleting fpga_debug_map.mrp
deleting fpga_debug.mdf
deleting __projnav/map.log
deleting fpga_debug.cmd_log
deleting fpga_debug.lso
deleting fpga_debug.syr
deleting fpga_debug.prj
deleting fpga_debug.sprj
deleting fpga_debug.ana
deleting fpga_debug.stx
deleting fpga_debug.cmd_log
deleting fpga_debug.ngc
deleting fpga_debug.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\pt-hd_eval\xilinx\fpga\fpga_debug/_ngo
deleting fpga_debug.ngd
deleting fpga_debug_ngdbuild.nav
deleting fpga_debug.bld
deleting fpga_debug.ucf.untf
deleting fpga_debug.cmd_log
deleting fpga_debug_map.ncd
deleting fpga_debug.ngm
deleting fpga_debug.pcf
deleting fpga_debug.nc1
deleting fpga_debug.mrp
deleting fpga_debug_map.mrp
deleting fpga_debug.mdf
deleting __projnav/map.log
deleting fpga_debug.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting fpga_debug.twr
deleting fpga_debug.twx
deleting fpga_debug.tsi
deleting fpga_debug.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting fpga_debug.ncd
deleting fpga_debug.par
deleting fpga_debug.pad
deleting fpga_debug_pad.txt
deleting fpga_debug_pad.csv
deleting fpga_debug.pad_txt
deleting fpga_debug.dly
deleting reportgen.log
deleting fpga_debug.xpi
ERROR: error deleting "fpga_debug.xpi": permission denied
deleting fpga_debug.grf
deleting fpga_debug.itr
deleting fpga_debug_last_par.ncd
deleting __projnav/par.log
deleting fpga_debug.placed_ncd_tracker
deleting fpga_debug.routed_ncd_tracker
deleting fpga_debug.cmd_log
deleting __projnav/fpga_debug_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting fpga_debug.ut
deleting fpga_debug.bgn
deleting fpga_debug.rbt
deleting fpga_debug.ll
deleting fpga_debug.msk
deleting fpga_debug.drc
deleting fpga_debug.nky
deleting fpga_debug.bit
deleting fpga_debug.bin
deleting fpga_debug.isc
deleting fpga_debug.cmd_log
deleting fpga_debug.ace
deleting xilinx.sys
deleting fpga_debug.mpm
deleting fpga_debug.mcs
deleting fpga_debug.prm
deleting fpga_debug.dst
deleting fpga_debug.exo
deleting fpga_debug.tek
deleting fpga_debug.hex
deleting fpga_debug.svf
deleting fpga_debug.stapl
deleting impact.cmd
deleting _impact.log
ERROR: error deleting "_impact.log": permission denied
deleting _impact.cmd
ERROR: error deleting "_impact.cmd": permission denied
deleting fpga_debug.lso
deleting fpga_debug.syr
deleting fpga_debug.prj
deleting fpga_debug.sprj
deleting fpga_debug.ana
deleting fpga_debug.stx
deleting fpga_debug.cmd_log
deleting fpga_debug.ngc
deleting fpga_debug.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\pt-hd_eval\xilinx\fpga\fpga_debug/_ngo
deleting fpga_debug.ngd
deleting fpga_debug_ngdbuild.nav
deleting fpga_debug.bld
deleting fpga_debug.ucf.untf
deleting fpga_debug.cmd_log
deleting fpga_debug_map.ncd
deleting fpga_debug.ngm
deleting fpga_debug.pcf
deleting fpga_debug.nc1
deleting fpga_debug.mrp
deleting fpga_debug_map.mrp
deleting fpga_debug.mdf
deleting __projnav/map.log
deleting fpga_debug.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting fpga_debug.twr
deleting fpga_debug.twx
deleting fpga_debug.tsi
deleting fpga_debug.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting fpga_debug.ncd
deleting fpga_debug.par
deleting fpga_debug.pad
deleting fpga_debug_pad.txt
deleting fpga_debug_pad.csv
deleting fpga_debug.pad_txt
deleting fpga_debug.dly
deleting reportgen.log
deleting fpga_debug.xpi
ERROR: error deleting "fpga_debug.xpi": permission denied
deleting fpga_debug.grf
deleting fpga_debug.itr
deleting fpga_debug_last_par.ncd
deleting __projnav/par.log
deleting fpga_debug.placed_ncd_tracker
deleting fpga_debug.routed_ncd_tracker
deleting fpga_debug.cmd_log
deleting __projnav/fpga_debug_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting fpga_debug.ut
deleting fpga_debug.bgn
deleting fpga_debug.rbt
deleting fpga_debug.ll
deleting fpga_debug.msk
deleting fpga_debug.drc
deleting fpga_debug.nky
deleting fpga_debug.bit
deleting fpga_debug.bin
deleting fpga_debug.isc
deleting fpga_debug.cmd_log
deleting fpga_debug.ace
deleting xilinx.sys
deleting fpga_debug.mpm
deleting fpga_debug.mcs
deleting fpga_debug.prm
deleting fpga_debug.dst
deleting fpga_debug.exo
deleting fpga_debug.tek
deleting fpga_debug.hex
deleting fpga_debug.svf
deleting fpga_debug.stapl
deleting impact.cmd
deleting _impact.log
ERROR: error deleting "_impact.log": permission denied
deleting _impact.cmd
ERROR: error deleting "_impact.cmd": permission denied
deleting fpga_debug.lso
deleting fpga_debug.syr
deleting fpga_debug.prj
deleting fpga_debug.sprj
deleting fpga_debug.ana
deleting fpga_debug.stx
deleting fpga_debug.cmd_log
deleting fpga_debug.ngc
deleting fpga_debug.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\pt-hd_eval\xilinx\fpga\fpga_debug/_ngo
deleting fpga_debug.ngd
deleting fpga_debug_ngdbuild.nav
deleting fpga_debug.bld
deleting fpga_debug.ucf.untf
deleting fpga_debug.cmd_log
deleting fpga_debug_map.ncd
deleting fpga_debug.ngm
deleting fpga_debug.pcf
deleting fpga_debug.nc1
deleting fpga_debug.mrp
deleting fpga_debug_map.mrp
deleting fpga_debug.mdf
deleting __projnav/map.log
deleting fpga_debug.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting fpga_debug.twr
deleting fpga_debug.twx
deleting fpga_debug.tsi
deleting fpga_debug.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting fpga_debug.ncd
deleting fpga_debug.par
deleting fpga_debug.pad
deleting fpga_debug_pad.txt
deleting fpga_debug_pad.csv
deleting fpga_debug.pad_txt
deleting fpga_debug.dly
deleting reportgen.log
deleting fpga_debug.xpi
ERROR: error deleting "fpga_debug.xpi": permission denied
deleting fpga_debug.grf
deleting fpga_debug.itr
deleting fpga_debug_last_par.ncd
deleting __projnav/par.log
deleting fpga_debug.placed_ncd_tracker
deleting fpga_debug.routed_ncd_tracker
deleting fpga_debug.cmd_log
deleting __projnav/fpga_debug_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting fpga_debug.ut
deleting fpga_debug.bgn
deleting fpga_debug.rbt
deleting fpga_debug.ll
deleting fpga_debug.msk
deleting fpga_debug.drc
deleting fpga_debug.nky
deleting fpga_debug.bit
deleting fpga_debug.bin
deleting fpga_debug.isc
deleting fpga_debug.cmd_log
deleting fpga_debug.ace
deleting xilinx.sys
deleting fpga_debug.mpm
deleting fpga_debug.mcs
deleting fpga_debug.prm
deleting fpga_debug.dst
deleting fpga_debug.exo
deleting fpga_debug.tek
deleting fpga_debug.hex
deleting fpga_debug.svf
deleting fpga_debug.stapl
deleting impact.cmd
deleting _impact.log
ERROR: error deleting "_impact.log": permission denied
deleting _impact.cmd
ERROR: error deleting "_impact.cmd": permission denied
deleting fpga_debug.lso
deleting fpga_debug.syr
deleting fpga_debug.prj
deleting fpga_debug.sprj
deleting fpga_debug.ana
deleting fpga_debug.stx
deleting fpga_debug.cmd_log
deleting fpga_debug.ngc
deleting fpga_debug.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\pt-hd_eval\xilinx\fpga\fpga_debug/_ngo
deleting fpga_debug.ngd
deleting fpga_debug_ngdbuild.nav
deleting fpga_debug.bld
deleting fpga_debug.ucf.untf
deleting fpga_debug.cmd_log
deleting fpga_debug_map.ncd
deleting fpga_debug.ngm
deleting fpga_debug.pcf
deleting fpga_debug.nc1
deleting fpga_debug.mrp
deleting fpga_debug_map.mrp
deleting fpga_debug.mdf
deleting __projnav/map.log
deleting fpga_debug.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting fpga_debug.twr
deleting fpga_debug.twx
deleting fpga_debug.tsi
deleting fpga_debug.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting fpga_debug.ncd
deleting fpga_debug.par
deleting fpga_debug.pad
deleting fpga_debug_pad.txt
deleting fpga_debug_pad.csv
deleting fpga_debug.pad_txt
deleting fpga_debug.dly
deleting reportgen.log
deleting fpga_debug.xpi
ERROR: error deleting "fpga_debug.xpi": permission denied
deleting fpga_debug.grf
deleting fpga_debug.itr
deleting fpga_debug_last_par.ncd
deleting __projnav/par.log
deleting fpga_debug.placed_ncd_tracker
deleting fpga_debug.routed_ncd_tracker
deleting fpga_debug.cmd_log
deleting __projnav/fpga_debug_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting fpga_debug.ut
deleting fpga_debug.bgn
deleting fpga_debug.rbt
deleting fpga_debug.ll
deleting fpga_debug.msk
deleting fpga_debug.drc
deleting fpga_debug.nky
deleting fpga_debug.bit
deleting fpga_debug.bin
deleting fpga_debug.isc
deleting fpga_debug.cmd_log
deleting fpga_debug.ace
deleting xilinx.sys
deleting fpga_debug.mpm
deleting fpga_debug.mcs
deleting fpga_debug.prm
deleting fpga_debug.dst
deleting fpga_debug.exo
deleting fpga_debug.tek
deleting fpga_debug.hex
deleting fpga_debug.svf
deleting fpga_debug.stapl
deleting impact.cmd
deleting _impact.log
ERROR: error deleting "_impact.log": permission denied
deleting _impact.cmd
ERROR: error deleting "_impact.cmd": permission denied
deleting fpga_debug.syr
deleting fpga_debug.prj
deleting fpga_debug.sprj
deleting fpga_debug.ana
deleting fpga_debug.stx
deleting fpga_debug.cmd_log
deleting fpga_debug.ngc
deleting fpga_debug.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\pt-hd_eval\xilinx\fpga\fpga_debug/_ngo
deleting fpga_debug.ngd
deleting fpga_debug_ngdbuild.nav
deleting fpga_debug.bld
deleting fpga_debug.ucf.untf
deleting fpga_debug.cmd_log
deleting fpga_debug_map.ncd
deleting fpga_debug.ngm
deleting fpga_debug.pcf
deleting fpga_debug.nc1
deleting fpga_debug.mrp
deleting fpga_debug_map.mrp
deleting fpga_debug.mdf
deleting __projnav/map.log
deleting fpga_debug.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting fpga_debug.twr
deleting fpga_debug.twx
deleting fpga_debug.tsi
deleting fpga_debug.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting fpga_debug.ncd
deleting fpga_debug.par
deleting fpga_debug.pad
deleting fpga_debug_pad.txt
deleting fpga_debug_pad.csv
deleting fpga_debug.pad_txt
deleting fpga_debug.dly
deleting reportgen.log
deleting fpga_debug.xpi
ERROR: error deleting "fpga_debug.xpi": permission denied
deleting fpga_debug.grf
deleting fpga_debug.itr
deleting fpga_debug_last_par.ncd
deleting __projnav/par.log
deleting fpga_debug.placed_ncd_tracker
deleting fpga_debug.routed_ncd_tracker
deleting fpga_debug.cmd_log
deleting __projnav/fpga_debug_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting fpga_debug.ut
deleting fpga_debug.bgn
deleting fpga_debug.rbt
deleting fpga_debug.ll
deleting fpga_debug.msk
deleting fpga_debug.drc
deleting fpga_debug.nky
deleting fpga_debug.bit
deleting fpga_debug.bin
deleting fpga_debug.isc
deleting fpga_debug.cmd_log
deleting fpga_debug.bgn
deleting fpga_debug.rbt
deleting fpga_debug.ll
deleting fpga_debug.msk
deleting fpga_debug.drc
deleting fpga_debug.nky
deleting fpga_debug.bit
deleting fpga_debug.bin
deleting fpga_debug.isc
deleting fpga_debug.cmd_log
deleting fpga_debug.ace
deleting xilinx.sys
deleting fpga_debug.mpm
deleting fpga_debug.mcs
deleting fpga_debug.prm
deleting fpga_debug.dst
deleting fpga_debug.exo
deleting fpga_debug.tek
deleting fpga_debug.hex
deleting fpga_debug.svf
deleting fpga_debug.stapl
deleting impact.cmd
deleting _impact.log
ERROR: error deleting "_impact.log": permission denied
deleting _impact.cmd
ERROR: error deleting "_impact.cmd": permission denied
deleting fpga_debug.prj
deleting fpga_debug.prj
deleting __projnav/fpga_debug.xst
deleting ./xst
deleting fpga_debug.prj
deleting fpga_debug.prj
deleting __projnav/fpga_debug.xst
deleting ./xst
deleting fpga_debug.prj
deleting fpga_debug.prj
deleting __projnav/fpga_debug.xst
deleting ./xst
deleting fpga_debug.prj
deleting fpga_debug.prj
deleting __projnav/fpga_debug.xst
deleting ./xst
deleting fpga_debug.prj
deleting fpga_debug.prj
deleting __projnav/fpga_debug.xst
deleting ./xst
deleting fpga_debug.prj
deleting fpga_debug.prj
deleting __projnav/fpga_debug.xst
deleting ./xst
deleting fpga_debug.prj
deleting __projnav/fpga_debug.xst
deleting ./xst
deleting __projnav/fpga_debug.gfl
deleting __projnav/fpga_debug_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/../fpga_debug.vhd in Library work.
Entity <fpga_debug> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <fpga_debug> (Architecture <Behavioral>).
Entity <fpga_debug> analyzed. Unit <fpga_debug> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fpga_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/../fpga_debug.vhd.
WARNING:Xst:1777 - Inout <pin21> is never used or assigned.
WARNING:Xst:1778 - Inout <pin16> is assigned but never used.
WARNING:Xst:1777 - Inout <pin22> is never used or assigned.
WARNING:Xst:1778 - Inout <pin17> is assigned but never used.
WARNING:Xst:1777 - Inout <pin23> is never used or assigned.
WARNING:Xst:1778 - Inout <pin18> is assigned but never used.
WARNING:Xst:1777 - Inout <pin24> is never used or assigned.
WARNING:Xst:1778 - Inout <pin19> is assigned but never used.
WARNING:Xst:1777 - Inout <pin30> is never used or assigned.
WARNING:Xst:1777 - Inout <pin25> is never used or assigned.
WARNING:Xst:1777 - Inout <pin26> is never used or assigned.
WARNING:Xst:1777 - Inout <pin27> is never used or assigned.
WARNING:Xst:1777 - Inout <pin28> is never used or assigned.
WARNING:Xst:1777 - Inout <pin29> is never used or assigned.
WARNING:Xst:1306 - Output <din> is never assigned.
WARNING:Xst:1777 - Inout <pin74> is never used or assigned.
WARNING:Xst:647 - Input <aouta> is never used.
WARNING:Xst:647 - Input <aoutb> is never used.
WARNING:Xst:1306 - Output <pclk1532> is never assigned.
WARNING:Xst:1306 - Output <h1532> is never assigned.
WARNING:Xst:647 - Input <h1560> is never used.
WARNING:Xst:1306 - Output <f_tp1> is never assigned.
WARNING:Xst:1306 - Output <f_tp2> is never assigned.
WARNING:Xst:1777 - Inout <pin5> is never used or assigned.
WARNING:Xst:1777 - Inout <pin6> is never used or assigned.
WARNING:Xst:1777 - Inout <pin7> is never used or assigned.
WARNING:Xst:1778 - Inout <pin8> is assigned but never used.
WARNING:Xst:1777 - Inout <pin9> is never used or assigned.
WARNING:Xst:1779 - Inout <extf> is used but is never assigned.
WARNING:Xst:1779 - Inout <exth> is used but is never assigned.
WARNING:Xst:1306 - Output <v1532> is never assigned.
WARNING:Xst:647 - Input <buferr> is never used.
WARNING:Xst:647 - Input <v1560> is never used.
WARNING:Xst:1306 - Output <pclksd> is never assigned.
WARNING:Xst:647 - Input <video<0>> is never used.
WARNING:Xst:1306 - Output <f1532> is never assigned.
WARNING:Xst:647 - Input <lock1532> is never used.
WARNING:Xst:647 - Input <f1560> is never used.
WARNING:Xst:1778 - Inout <pin10> is assigned but never used.
WARNING:Xst:647 - Input <cs_f> is never used.
WARNING:Xst:1778 - Inout <pin11> is assigned but never used.
WARNING:Xst:1778 - Inout <pin12> is assigned but never used.
WARNING:Xst:1778 - Inout <pin13> is assigned but never used.
WARNING:Xst:1778 - Inout <pin14> is assigned but never used.
WARNING:Xst:1777 - Inout <pin20> is never used or assigned.
WARNING:Xst:1778 - Inout <pin15> is assigned but never used.
    Found 1-bit register for signal <pin8>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <fpga_debug> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
 1-bit register                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <fpga_debug> ...
Loading device for application Xst from file '2s300e.nph' in environment C:/Programmer/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fpga_debug, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s300efg456-6 

 Number of Slices:                       1  out of   3072     0%  
 Number of Slice Flip Flops:             1  out of   6144     0%  
 Number of 4 input LUTs:                 1  out of   6144     0%  
 Number of bonded IOBs:                 63  out of    329    19%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
pclk1560                           | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 2.441ns
   Maximum output required time after clock: 6.514ns
   Maximum combinational path delay: 7.803ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt-hd_eval\xilinx\fpga\fpga_debug/_ngo -uc fpga_debug.ucf -aul -p
xc2s300e-fg456-6 fpga_debug.ngc fpga_debug.ngd 

Reading NGO file "F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/fpga_debug.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "fpga_debug.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'pclk1560_BUFGP' has non-clock connections.
   These problematic connections include:
     pin I0 on block pclkhd1 with type LUT1

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Total memory usage is 38472 kilobytes

Writing NGD file "fpga_debug.ngd" ...

Writing NGDBUILD log file "fpga_debug.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s300efg456-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
Logic Distribution:
    Number of Slices containing only related logic:      0 out of      0    0%
    Number of Slices containing unrelated logic:         0 out of      0    0%
        *See NOTES below for an explanation of the effects of unrelated logic
   Number of bonded IOBs:            63 out of    325   19%
      IOB Flip Flops:                               1
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  8
Additional JTAG gate count for IOBs:  3,072
Peak Memory Usage:  65 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "fpga_debug_map.mrp" for details.
Completed process "Map".

Mapping Module fpga_debug . . .
MAP command line:
map -intstyle ise -p xc2s300e-fg456-6 -cm area -pr b -k 4 -c 100 -tx off -o fpga_debug_map.ncd fpga_debug.ngd fpga_debug.pcf
Mapping Module fpga_debug: DONE



Started process "Place & Route".





Constraints file: fpga_debug.pcf

Loading device database for application Par from file "fpga_debug_map.ncd".
   "fpga_debug" is an NCD, version 2.38, device xc2s300e, package fg456, speed
-6
Loading device for application Par from file '2s300e.nph' in environment
C:/Programmer/Xilinx.
Device speed data version:  PRODUCTION 1.17 2003-12-13.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            63 out of 325    19%
      Number of LOCed External IOBs   63 out of 63    100%





Overall effort level (-ol):   Medium (set by user)
Placer effort level (-pl):    Medium (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Medium (set by user)


Phase 1.1
Phase 1.1 (Checksum:989742) REAL time: 2 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 2 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 2 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 2 secs 

Phase 5.8
Phase 5.8 (Checksum:9b7bb5) REAL time: 2 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 2 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 2 secs 

Writing design to file fpga_debug.ncd.

Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 34 unrouted;       REAL time: 3 secs 

Phase 2: 33 unrouted;       REAL time: 3 secs 

Phase 3: 0 unrouted;       REAL time: 3 secs 

Phase 4: 0 unrouted; (0)      REAL time: 3 secs 

Phase 5: 0 unrouted; (0)      REAL time: 3 secs 

Phase 6: 0 unrouted; (0)      REAL time: 3 secs 

Total REAL time to Router completion: 3 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|    pclk1560_BUFGP          |  Global  |    2   |  0.000     |  0.635      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 11 secs 
Total CPU time to PAR completion: 3 secs 

Peak Memory Usage:  55 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file fpga_debug.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".

WARNING:SpeedCalc:42 - Cannot find referenced model "bel_d_min_period".  This
   generally indicates that there is an inconsistency between versions of the
   speed and device data files.  Please check to ensure that the XILINX
   environment variable is set correctly, if the MYXILINX variable is set, make
   sure that it is pointing to patch files that are compatable with the version
   of software that the XILINX variable points to.
WARNING:SpeedCalc:42 - Cannot find referenced model "bel_d_min_period".  This
   generally indicates that there is an inconsistency between versions of the
   speed and device data files.  Please check to ensure that the XILINX
   environment variable is set correctly, if the MYXILINX variable is set, make
   sure that it is pointing to patch files that are compatable with the version
   of software that the XILINX variable points to.

Analysis completed Thu Apr 29 13:08:12 2004
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module fpga_debug . . .
PAR command line: par -w -intstyle ise -ol med -t 1 fpga_debug_map.ncd fpga_debug.ncd fpga_debug.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------



Started process "Programming File Generation Report".

Completed process "Programming File Generation Report".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

deleting fpga_debug.lso
deleting fpga_debug.syr
deleting fpga_debug.prj
deleting fpga_debug.sprj
deleting fpga_debug.ana
deleting fpga_debug.stx
deleting fpga_debug.cmd_log
deleting fpga_debug.ngc
deleting fpga_debug.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\pt-hd_eval\xilinx\fpga\fpga_debug/_ngo
deleting fpga_debug.ngd
deleting fpga_debug_ngdbuild.nav
deleting fpga_debug.bld
deleting fpga_debug.ucf.untf
deleting fpga_debug.cmd_log
deleting fpga_debug_map.ncd
deleting fpga_debug.ngm
deleting fpga_debug.pcf
deleting fpga_debug.nc1
deleting fpga_debug.mrp
deleting fpga_debug_map.mrp
deleting fpga_debug.mdf
deleting __projnav/map.log
deleting fpga_debug.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting fpga_debug.twr
deleting fpga_debug.twx
deleting fpga_debug.tsi
deleting fpga_debug.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting fpga_debug.ncd
deleting fpga_debug.par
deleting fpga_debug.pad
deleting fpga_debug_pad.txt
deleting fpga_debug_pad.csv
deleting fpga_debug.pad_txt
deleting fpga_debug.dly
deleting reportgen.log
deleting fpga_debug.xpi
ERROR: error deleting "fpga_debug.xpi": permission denied
deleting fpga_debug.grf
deleting fpga_debug.itr
deleting fpga_debug_last_par.ncd
deleting __projnav/par.log
deleting fpga_debug.placed_ncd_tracker
deleting fpga_debug.routed_ncd_tracker
deleting fpga_debug.cmd_log
deleting __projnav/fpga_debug_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting fpga_debug.ut
deleting fpga_debug.bgn
deleting fpga_debug.rbt
deleting fpga_debug.ll
deleting fpga_debug.msk
deleting fpga_debug.drc
deleting fpga_debug.nky
deleting fpga_debug.bit
deleting fpga_debug.bin
deleting fpga_debug.isc
deleting fpga_debug.cmd_log
deleting __projnav/fpga_debug_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting fpga_debug.ut
deleting fpga_debug.bgn
deleting fpga_debug.rbt
deleting fpga_debug.ll
deleting fpga_debug.msk
deleting fpga_debug.drc
deleting fpga_debug.nky
deleting fpga_debug.bit
deleting fpga_debug.bin
deleting fpga_debug.isc
deleting fpga_debug.cmd_log
deleting fpga_debug.bgn
deleting fpga_debug.rbt
deleting fpga_debug.ll
deleting fpga_debug.msk
deleting fpga_debug.drc
deleting fpga_debug.nky
deleting fpga_debug.bit
deleting fpga_debug.bin
deleting fpga_debug.isc
deleting fpga_debug.cmd_log
deleting fpga_debug.prj
deleting fpga_debug.prj
deleting __projnav/fpga_debug.xst
deleting ./xst
deleting __projnav/fpga_debug.gfl
deleting __projnav/fpga_debug_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/../fpga_debug.vhd in Library work.
Entity <fpga_debug> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <fpga_debug> (Architecture <Behavioral>).
Entity <fpga_debug> analyzed. Unit <fpga_debug> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fpga_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/../fpga_debug.vhd.
WARNING:Xst:1777 - Inout <pin21> is never used or assigned.
WARNING:Xst:1778 - Inout <pin16> is assigned but never used.
WARNING:Xst:1777 - Inout <pin22> is never used or assigned.
WARNING:Xst:1778 - Inout <pin17> is assigned but never used.
WARNING:Xst:1777 - Inout <pin23> is never used or assigned.
WARNING:Xst:1778 - Inout <pin18> is assigned but never used.
WARNING:Xst:1777 - Inout <pin24> is never used or assigned.
WARNING:Xst:1778 - Inout <pin19> is assigned but never used.
WARNING:Xst:1777 - Inout <pin30> is never used or assigned.
WARNING:Xst:1777 - Inout <pin25> is never used or assigned.
WARNING:Xst:1777 - Inout <pin26> is never used or assigned.
WARNING:Xst:1777 - Inout <pin27> is never used or assigned.
WARNING:Xst:1777 - Inout <pin28> is never used or assigned.
WARNING:Xst:1777 - Inout <pin29> is never used or assigned.
WARNING:Xst:1306 - Output <din> is never assigned.
WARNING:Xst:1777 - Inout <pin74> is never used or assigned.
WARNING:Xst:647 - Input <aouta> is never used.
WARNING:Xst:647 - Input <aoutb> is never used.
WARNING:Xst:1306 - Output <pclk1532> is never assigned.
WARNING:Xst:1306 - Output <h1532> is never assigned.
WARNING:Xst:647 - Input <h1560> is never used.
WARNING:Xst:1306 - Output <f_tp1> is never assigned.
WARNING:Xst:1306 - Output <f_tp2> is never assigned.
WARNING:Xst:1777 - Inout <pin5> is never used or assigned.
WARNING:Xst:1777 - Inout <pin6> is never used or assigned.
WARNING:Xst:1777 - Inout <pin7> is never used or assigned.
WARNING:Xst:1778 - Inout <pin8> is assigned but never used.
WARNING:Xst:1777 - Inout <pin9> is never used or assigned.
WARNING:Xst:1779 - Inout <extf> is used but is never assigned.
WARNING:Xst:1779 - Inout <exth> is used but is never assigned.
WARNING:Xst:1306 - Output <v1532> is never assigned.
WARNING:Xst:647 - Input <buferr> is never used.
WARNING:Xst:647 - Input <v1560> is never used.
WARNING:Xst:1306 - Output <pclksd> is never assigned.
WARNING:Xst:647 - Input <video<0>> is never used.
WARNING:Xst:1306 - Output <f1532> is never assigned.
WARNING:Xst:647 - Input <lock1532> is never used.
WARNING:Xst:647 - Input <f1560> is never used.
WARNING:Xst:1778 - Inout <pin10> is assigned but never used.
WARNING:Xst:647 - Input <cs_f> is never used.
WARNING:Xst:1778 - Inout <pin11> is assigned but never used.
WARNING:Xst:1778 - Inout <pin12> is assigned but never used.
WARNING:Xst:1778 - Inout <pin13> is assigned but never used.
WARNING:Xst:1778 - Inout <pin14> is assigned but never used.
WARNING:Xst:1777 - Inout <pin20> is never used or assigned.
WARNING:Xst:1778 - Inout <pin15> is assigned but never used.
    Found 1-bit register for signal <pin8>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <fpga_debug> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
 1-bit register                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <fpga_debug> ...
Loading device for application Xst from file '2s300e.nph' in environment C:/Programmer/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fpga_debug, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s300efg456-6 

 Number of Slices:                       1  out of   3072     0%  
 Number of Slice Flip Flops:             1  out of   6144     0%  
 Number of 4 input LUTs:                 1  out of   6144     0%  
 Number of bonded IOBs:                 63  out of    329    19%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
pclk1560                           | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 2.441ns
   Maximum output required time after clock: 6.514ns
   Maximum combinational path delay: 7.803ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt-hd_eval\xilinx\fpga\fpga_debug/_ngo -uc fpga_debug.ucf -aul -p
xc2s300e-fg456-6 fpga_debug.ngc fpga_debug.ngd 

Reading NGO file "F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/fpga_debug.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "fpga_debug.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'pclk1560_BUFGP' has non-clock connections.
   These problematic connections include:
     pin I0 on block pclkhd1 with type LUT1

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Total memory usage is 38472 kilobytes

Writing NGD file "fpga_debug.ngd" ...

Writing NGDBUILD log file "fpga_debug.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s300efg456-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
Logic Distribution:
    Number of Slices containing only related logic:      0 out of      0    0%
    Number of Slices containing unrelated logic:         0 out of      0    0%
        *See NOTES below for an explanation of the effects of unrelated logic
   Number of bonded IOBs:            63 out of    325   19%
      IOB Flip Flops:                               1
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  8
Additional JTAG gate count for IOBs:  3,072
Peak Memory Usage:  65 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "fpga_debug_map.mrp" for details.
Completed process "Map".

Mapping Module fpga_debug . . .
MAP command line:
map -intstyle ise -p xc2s300e-fg456-6 -cm area -pr b -k 4 -c 100 -tx off -o fpga_debug_map.ncd fpga_debug.ngd fpga_debug.pcf
Mapping Module fpga_debug: DONE



Started process "Place & Route".





Constraints file: fpga_debug.pcf

Loading device database for application Par from file "fpga_debug_map.ncd".
   "fpga_debug" is an NCD, version 2.38, device xc2s300e, package fg456, speed
-6
Loading device for application Par from file '2s300e.nph' in environment
C:/Programmer/Xilinx.
Device speed data version:  PRODUCTION 1.17 2003-12-13.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            63 out of 325    19%
      Number of LOCed External IOBs   63 out of 63    100%





Overall effort level (-ol):   Medium (set by user)
Placer effort level (-pl):    Medium (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Medium (set by user)


Phase 1.1
Phase 1.1 (Checksum:989742) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
Phase 5.8 (Checksum:9b7bb5) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file fpga_debug.ncd.

Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 34 unrouted;       REAL time: 2 secs 

Phase 2: 33 unrouted;       REAL time: 2 secs 

Phase 3: 0 unrouted;       REAL time: 2 secs 

Phase 4: 0 unrouted; (0)      REAL time: 2 secs 

Phase 5: 0 unrouted; (0)      REAL time: 2 secs 

Phase 6: 0 unrouted; (0)      REAL time: 2 secs 

Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|    pclk1560_BUFGP          |  Global  |    2   |  0.000     |  0.635      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 9 secs 
Total CPU time to PAR completion: 3 secs 

Peak Memory Usage:  55 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file fpga_debug.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".

WARNING:SpeedCalc:42 - Cannot find referenced model "bel_d_min_period".  This
   generally indicates that there is an inconsistency between versions of the
   speed and device data files.  Please check to ensure that the XILINX
   environment variable is set correctly, if the MYXILINX variable is set, make
   sure that it is pointing to patch files that are compatable with the version
   of software that the XILINX variable points to.
WARNING:SpeedCalc:42 - Cannot find referenced model "bel_d_min_period".  This
   generally indicates that there is an inconsistency between versions of the
   speed and device data files.  Please check to ensure that the XILINX
   environment variable is set correctly, if the MYXILINX variable is set, make
   sure that it is pointing to patch files that are compatable with the version
   of software that the XILINX variable points to.

Analysis completed Thu Apr 29 13:11:27 2004
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module fpga_debug . . .
PAR command line: par -w -intstyle ise -ol med -t 1 fpga_debug_map.ncd fpga_debug.ncd fpga_debug.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/../fpga_debug.vhd in Library work.
Entity <fpga_debug> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <fpga_debug> (Architecture <behavioral>).
Entity <fpga_debug> analyzed. Unit <fpga_debug> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fpga_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/../fpga_debug.vhd.
WARNING:Xst:1777 - Inout <pin21> is never used or assigned.
WARNING:Xst:1778 - Inout <pin16> is assigned but never used.
WARNING:Xst:1777 - Inout <pin22> is never used or assigned.
WARNING:Xst:1778 - Inout <pin17> is assigned but never used.
WARNING:Xst:1777 - Inout <pin23> is never used or assigned.
WARNING:Xst:1778 - Inout <pin18> is assigned but never used.
WARNING:Xst:1777 - Inout <pin24> is never used or assigned.
WARNING:Xst:1778 - Inout <pin19> is assigned but never used.
WARNING:Xst:1777 - Inout <pin30> is never used or assigned.
WARNING:Xst:1777 - Inout <pin25> is never used or assigned.
WARNING:Xst:1777 - Inout <pin26> is never used or assigned.
WARNING:Xst:1777 - Inout <pin27> is never used or assigned.
WARNING:Xst:1777 - Inout <pin28> is never used or assigned.
WARNING:Xst:1777 - Inout <pin29> is never used or assigned.
WARNING:Xst:1306 - Output <din> is never assigned.
WARNING:Xst:1777 - Inout <pin74> is never used or assigned.
WARNING:Xst:647 - Input <aouta> is never used.
WARNING:Xst:647 - Input <aoutb> is never used.
WARNING:Xst:1306 - Output <pclk1532> is never assigned.
WARNING:Xst:1306 - Output <h1532> is never assigned.
WARNING:Xst:647 - Input <h1560> is never used.
WARNING:Xst:1306 - Output <f_tp1> is never assigned.
WARNING:Xst:1306 - Output <f_tp2> is never assigned.
WARNING:Xst:1777 - Inout <pin5> is never used or assigned.
WARNING:Xst:1777 - Inout <pin6> is never used or assigned.
WARNING:Xst:1777 - Inout <pin7> is never used or assigned.
WARNING:Xst:1778 - Inout <pin8> is assigned but never used.
WARNING:Xst:1777 - Inout <pin9> is never used or assigned.
WARNING:Xst:1779 - Inout <extf> is used but is never assigned.
WARNING:Xst:1779 - Inout <exth> is used but is never assigned.
WARNING:Xst:1306 - Output <v1532> is never assigned.
WARNING:Xst:647 - Input <buferr> is never used.
WARNING:Xst:647 - Input <v1560> is never used.
WARNING:Xst:1306 - Output <pclksd> is never assigned.
WARNING:Xst:647 - Input <video<0>> is never used.
WARNING:Xst:1306 - Output <f1532> is never assigned.
WARNING:Xst:647 - Input <lock1532> is never used.
WARNING:Xst:647 - Input <f1560> is never used.
WARNING:Xst:1778 - Inout <pin10> is assigned but never used.
WARNING:Xst:647 - Input <cs_f> is never used.
WARNING:Xst:1778 - Inout <pin11> is assigned but never used.
WARNING:Xst:1778 - Inout <pin12> is assigned but never used.
WARNING:Xst:1778 - Inout <pin13> is assigned but never used.
WARNING:Xst:1778 - Inout <pin14> is assigned but never used.
WARNING:Xst:1777 - Inout <pin20> is never used or assigned.
WARNING:Xst:1778 - Inout <pin15> is assigned but never used.
    Found 1-bit tristate buffer for signal <pclkhd>.
    Found 1-bit register for signal <pin8>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Tristate(s).
Unit <fpga_debug> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
 1-bit register                    : 1
# Tristates                        : 1
 1-bit tristate buffer             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <fpga_debug> ...
Loading device for application Xst from file '2s300e.nph' in environment C:/Programmer/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fpga_debug, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s300efg456-6 

 Number of Slices:                       1  out of   3072     0%  
 Number of Slice Flip Flops:             1  out of   6144     0%  
 Number of bonded IOBs:                 63  out of    329    19%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
pclk1560                           | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 2.441ns
   Maximum output required time after clock: 6.514ns
   Maximum combinational path delay: 6.319ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt-hd_eval\xilinx\fpga\fpga_debug/_ngo -uc fpga_debug.ucf -aul -p
xc2s300e-fg456-6 fpga_debug.ngc fpga_debug.ngd 

Reading NGO file "F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/fpga_debug.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "fpga_debug.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 38472 kilobytes

Writing NGD file "fpga_debug.ngd" ...

Writing NGDBUILD log file "fpga_debug.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s300efg456-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
Logic Distribution:
    Number of Slices containing only related logic:      0 out of      0    0%
    Number of Slices containing unrelated logic:         0 out of      0    0%
        *See NOTES below for an explanation of the effects of unrelated logic
   Number of bonded IOBs:            62 out of    325   19%
      IOB Flip Flops:                               1
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  8
Additional JTAG gate count for IOBs:  3,024
Peak Memory Usage:  65 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "fpga_debug_map.mrp" for details.
Completed process "Map".

Mapping Module fpga_debug . . .
MAP command line:
map -intstyle ise -p xc2s300e-fg456-6 -cm area -pr b -k 4 -c 100 -tx off -o fpga_debug_map.ncd fpga_debug.ngd fpga_debug.pcf
Mapping Module fpga_debug: DONE



Started process "Place & Route".





Constraints file: fpga_debug.pcf

Loading device database for application Par from file "fpga_debug_map.ncd".
   "fpga_debug" is an NCD, version 2.38, device xc2s300e, package fg456, speed
-6
Loading device for application Par from file '2s300e.nph' in environment
C:/Programmer/Xilinx.
Device speed data version:  PRODUCTION 1.17 2003-12-13.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            62 out of 325    19%
      Number of LOCed External IOBs   62 out of 62    100%





Overall effort level (-ol):   Medium (set by user)
Placer effort level (-pl):    Medium (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Medium (set by user)


Phase 1.1
Phase 1.1 (Checksum:98973f) REAL time: 3 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 4 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 4 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 4 secs 

Phase 5.8
Phase 5.8 (Checksum:9b7bb5) REAL time: 4 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 4 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 4 secs 

Writing design to file fpga_debug.ncd.

Total REAL time to Placer completion: 4 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 33 unrouted;       REAL time: 4 secs 

Phase 2: 32 unrouted;       REAL time: 4 secs 

Phase 3: 2 unrouted;       REAL time: 4 secs 

Phase 4: 2 unrouted; (0)      REAL time: 4 secs 

Phase 5: 2 unrouted; (0)      REAL time: 4 secs 

Phase 6: 0 unrouted; (0)      REAL time: 4 secs 

Total REAL time to Router completion: 4 secs 
Total CPU time to Router completion: 2 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|    pclk1560_BUFGP          |  Global  |    1   |  0.000     |  0.635      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 10 secs 
Total CPU time to PAR completion: 3 secs 

Peak Memory Usage:  55 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file fpga_debug.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".

WARNING:SpeedCalc:42 - Cannot find referenced model "bel_d_min_period".  This
   generally indicates that there is an inconsistency between versions of the
   speed and device data files.  Please check to ensure that the XILINX
   environment variable is set correctly, if the MYXILINX variable is set, make
   sure that it is pointing to patch files that are compatable with the version
   of software that the XILINX variable points to.
WARNING:SpeedCalc:42 - Cannot find referenced model "bel_d_min_period".  This
   generally indicates that there is an inconsistency between versions of the
   speed and device data files.  Please check to ensure that the XILINX
   environment variable is set correctly, if the MYXILINX variable is set, make
   sure that it is pointing to patch files that are compatable with the version
   of software that the XILINX variable points to.

Analysis completed Thu May 13 10:57:41 2004
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module fpga_debug . . .
PAR command line: par -w -intstyle ise -ol med -t 1 fpga_debug_map.ncd fpga_debug.ncd fpga_debug.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/../fpga_debug.vhd in Library work.
Entity <fpga_debug> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <fpga_debug> (Architecture <behavioral>).
Entity <fpga_debug> analyzed. Unit <fpga_debug> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fpga_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/../fpga_debug.vhd.
WARNING:Xst:1777 - Inout <pin21> is never used or assigned.
WARNING:Xst:1778 - Inout <pin16> is assigned but never used.
WARNING:Xst:1777 - Inout <pin22> is never used or assigned.
WARNING:Xst:1778 - Inout <pin17> is assigned but never used.
WARNING:Xst:1777 - Inout <pin23> is never used or assigned.
WARNING:Xst:1778 - Inout <pin18> is assigned but never used.
WARNING:Xst:1777 - Inout <pin24> is never used or assigned.
WARNING:Xst:1778 - Inout <pin19> is assigned but never used.
WARNING:Xst:1777 - Inout <pin30> is never used or assigned.
WARNING:Xst:1777 - Inout <pin25> is never used or assigned.
WARNING:Xst:1777 - Inout <pin26> is never used or assigned.
WARNING:Xst:1777 - Inout <pin27> is never used or assigned.
WARNING:Xst:1777 - Inout <pin28> is never used or assigned.
WARNING:Xst:1777 - Inout <pin29> is never used or assigned.
WARNING:Xst:1306 - Output <din> is never assigned.
WARNING:Xst:1777 - Inout <pin74> is never used or assigned.
WARNING:Xst:647 - Input <aouta> is never used.
WARNING:Xst:647 - Input <aoutb> is never used.
WARNING:Xst:1306 - Output <pclk1532> is never assigned.
WARNING:Xst:1306 - Output <h1532> is never assigned.
WARNING:Xst:647 - Input <h1560> is never used.
WARNING:Xst:1306 - Output <f_tp1> is never assigned.
WARNING:Xst:1306 - Output <f_tp2> is never assigned.
WARNING:Xst:1777 - Inout <pin5> is never used or assigned.
WARNING:Xst:1777 - Inout <pin6> is never used or assigned.
WARNING:Xst:1777 - Inout <pin7> is never used or assigned.
WARNING:Xst:1778 - Inout <pin8> is assigned but never used.
WARNING:Xst:1777 - Inout <pin9> is never used or assigned.
WARNING:Xst:1779 - Inout <extf> is used but is never assigned.
WARNING:Xst:1779 - Inout <exth> is used but is never assigned.
WARNING:Xst:1306 - Output <v1532> is never assigned.
WARNING:Xst:647 - Input <buferr> is never used.
WARNING:Xst:647 - Input <v1560> is never used.
WARNING:Xst:1306 - Output <pclksd> is never assigned.
WARNING:Xst:647 - Input <video<0>> is never used.
WARNING:Xst:1306 - Output <f1532> is never assigned.
WARNING:Xst:647 - Input <lock1532> is never used.
WARNING:Xst:647 - Input <f1560> is never used.
WARNING:Xst:1778 - Inout <pin10> is assigned but never used.
WARNING:Xst:647 - Input <cs_f> is never used.
WARNING:Xst:1778 - Inout <pin11> is assigned but never used.
WARNING:Xst:1778 - Inout <pin12> is assigned but never used.
WARNING:Xst:1778 - Inout <pin13> is assigned but never used.
WARNING:Xst:1778 - Inout <pin14> is assigned but never used.
WARNING:Xst:1777 - Inout <pin20> is never used or assigned.
WARNING:Xst:1778 - Inout <pin15> is assigned but never used.
    Found 1-bit register for signal <pin8>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <fpga_debug> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
 1-bit register                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <fpga_debug> ...
Loading device for application Xst from file '2s300e.nph' in environment C:/Programmer/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fpga_debug, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s300efg456-6 

 Number of Slices:                       1  out of   3072     0%  
 Number of Slice Flip Flops:             1  out of   6144     0%  
 Number of 4 input LUTs:                 1  out of   6144     0%  
 Number of bonded IOBs:                 63  out of    329    19%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
pclk1560                           | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 2.441ns
   Maximum output required time after clock: 6.514ns
   Maximum combinational path delay: 7.803ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt-hd_eval\xilinx\fpga\fpga_debug/_ngo -uc fpga_debug.ucf -aul -p
xc2s300e-fg456-6 fpga_debug.ngc fpga_debug.ngd 

Reading NGO file "F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/fpga_debug.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "fpga_debug.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'pclk1560_BUFGP' has non-clock connections.
   These problematic connections include:
     pin I0 on block pclkhd1 with type LUT1

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Total memory usage is 38472 kilobytes

Writing NGD file "fpga_debug.ngd" ...

Writing NGDBUILD log file "fpga_debug.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s300efg456-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
Logic Distribution:
    Number of Slices containing only related logic:      0 out of      0    0%
    Number of Slices containing unrelated logic:         0 out of      0    0%
        *See NOTES below for an explanation of the effects of unrelated logic
   Number of bonded IOBs:            63 out of    325   19%
      IOB Flip Flops:                               1
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  8
Additional JTAG gate count for IOBs:  3,072
Peak Memory Usage:  65 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "fpga_debug_map.mrp" for details.
Completed process "Map".

Mapping Module fpga_debug . . .
MAP command line:
map -intstyle ise -p xc2s300e-fg456-6 -cm area -pr b -k 4 -c 100 -tx off -o fpga_debug_map.ncd fpga_debug.ngd fpga_debug.pcf
Mapping Module fpga_debug: DONE



Started process "Place & Route".





Constraints file: fpga_debug.pcf

Loading device database for application Par from file "fpga_debug_map.ncd".
   "fpga_debug" is an NCD, version 2.38, device xc2s300e, package fg456, speed
-6
Loading device for application Par from file '2s300e.nph' in environment
C:/Programmer/Xilinx.
Device speed data version:  PRODUCTION 1.17 2003-12-13.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            63 out of 325    19%
      Number of LOCed External IOBs   63 out of 63    100%





Overall effort level (-ol):   Medium (set by user)
Placer effort level (-pl):    Medium (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Medium (set by user)


Phase 1.1
Phase 1.1 (Checksum:989742) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
Phase 5.8 (Checksum:9b7bb5) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file fpga_debug.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 34 unrouted;       REAL time: 0 secs 

Phase 2: 33 unrouted;       REAL time: 0 secs 

Phase 3: 0 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted; (0)      REAL time: 0 secs 

Phase 5: 0 unrouted; (0)      REAL time: 0 secs 

Phase 6: 0 unrouted; (0)      REAL time: 2 secs 

Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|    pclk1560_BUFGP          |  Global  |    2   |  0.000     |  0.635      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 8 secs 
Total CPU time to PAR completion: 3 secs 

Peak Memory Usage:  55 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file fpga_debug.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".

WARNING:SpeedCalc:42 - Cannot find referenced model "bel_d_min_period".  This
   generally indicates that there is an inconsistency between versions of the
   speed and device data files.  Please check to ensure that the XILINX
   environment variable is set correctly, if the MYXILINX variable is set, make
   sure that it is pointing to patch files that are compatable with the version
   of software that the XILINX variable points to.
WARNING:SpeedCalc:42 - Cannot find referenced model "bel_d_min_period".  This
   generally indicates that there is an inconsistency between versions of the
   speed and device data files.  Please check to ensure that the XILINX
   environment variable is set correctly, if the MYXILINX variable is set, make
   sure that it is pointing to patch files that are compatable with the version
   of software that the XILINX variable points to.

Analysis completed Thu May 13 11:27:37 2004
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module fpga_debug . . .
PAR command line: par -w -intstyle ise -ol med -t 1 fpga_debug_map.ncd fpga_debug.ncd fpga_debug.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".

ChipScope: Started ChipScope Core Insertion Operation
ChipScope: inserterlauncher.exe -mode insert -ise_project_dir f:\pt-hd_eval\xilinx\fpga\fpga_debug -proj emb_audio_db.cdc -input_netlist fpga_debug.ngc -output_netlist fpga_debug.ngd -p xc2s300e -output_dir _ngo -quiet 
ChipScope: ChipScope Software Version: 6.2.02i     Build 4.100.647     Registration ID: 0403068027617038
ChipScope: ISE Software Version: 6.2.02i     Registration ID: 9193790491091030
ChipScope: Loading CDC project f:\pt-hd_eval\xilinx\fpga\fpga_debug\emb_audio_db.cdc
ChipScope: Core Generation and Insertion Operations Complete.
ChipScope: Please Ignore NgdBuild:454 icon_control* warnings - these are normal for ChipScope Core Insertions.

Command Line: ngdbuild -intstyle ise -dd
f:\pt-hd_eval\xilinx\fpga\fpga_debug/_ngo -uc fpga_debug.ucf -aul -p
xc2s300e-fg456-6 fpga_debug.ngc fpga_debug.ngd 

Reading NGO file "F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/fpga_debug.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "fpga_debug.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'pclk1560_BUFGP' has non-clock connections.
   These problematic connections include:
     pin I0 on block pclkhd1 with type LUT1
WARNING:NgdBuild:454 - logical net 'icon_control0<10>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<11>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<15>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<16>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<17>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<18>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<7>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<23>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<24>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<25>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<26>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<27>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<30>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<28>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<31>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<29>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<32>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<33>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<34>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<35>' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  21

Total memory usage is 40520 kilobytes

Writing NGD file "fpga_debug.ngd" ...

Writing NGDBUILD log file "fpga_debug.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s300efg456-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:       261 out of  6,144    4%
  Number of 4 input LUTs:           218 out of  6,144    3%
Logic Distribution:
    Number of occupied Slices:                         296 out of  3,072    9%
    Number of Slices containing only related logic:    296 out of    296  100%
    Number of Slices containing unrelated logic:         0 out of    296    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          322 out of  6,144    5%
      Number used as logic:                       218
      Number used as a route-thru:                 42
      Number used as Shift registers:              62
   Number of bonded IOBs:            63 out of    325   19%
      IOB Flip Flops:                              11
   Number of Block RAMs:              1 out of     16    6%
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of BSCANs:                  1 out of      1  100%

Total equivalent gate count for design:  28,371
Additional JTAG gate count for IOBs:  3,072
Peak Memory Usage:  69 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "fpga_debug_map.mrp" for details.
Completed process "Map".

Mapping Module fpga_debug . . .
MAP command line:
map -intstyle ise -p xc2s300e-fg456-6 -cm area -pr b -k 4 -c 100 -tx off -o fpga_debug_map.ncd fpga_debug.ngd fpga_debug.pcf
Mapping Module fpga_debug: DONE



Started process "Place & Route".





Constraints file: fpga_debug.pcf

Loading device database for application Par from file "fpga_debug_map.ncd".
   "fpga_debug" is an NCD, version 2.38, device xc2s300e, package fg456, speed
-6
Loading device for application Par from file '2s300e.nph' in environment
C:/Programmer/Xilinx.
Device speed data version:  PRODUCTION 1.17 2003-12-13.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            63 out of 325    19%
      Number of LOCed External IOBs   63 out of 63    100%

   Number of BLOCKRAMs                 1 out of 16      6%
   Number of SLICEs                  296 out of 3072    9%

   Number of BSCANs                    1 out of 1     100%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Medium (set by user)
Placer effort level (-pl):    Medium (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Medium (set by user)

Starting initial Timing Analysis.  REAL time: 2 secs 
WARNING:Timing:2666 - Constraint ignored: PATH "FROM U_CLK TO D_CLK"  TIG ;
Finished initial Timing Analysis.  REAL time: 3 secs 


Phase 1.1
Phase 1.1 (Checksum:98a476) REAL time: 5 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 5 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 5 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 5 secs 

Phase 5.8
...............
.......
...............
.......
Phase 5.8 (Checksum:a0fb21) REAL time: 6 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 6 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 8 secs 

Writing design to file fpga_debug.ncd.

Total REAL time to Placer completion: 9 secs 
Total CPU time to Placer completion: 6 secs 


Phase 1: 1784 unrouted;       REAL time: 9 secs 


Process interrupted by the user.

WARNING: The design has not been completely routed. Programming file generation may not be possible.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module fpga_debug . . .
PAR command line: par -w -intstyle ise -ol med -t 1 fpga_debug_map.ncd fpga_debug.ncd fpga_debug.pcf
PAR completed successfully




Started process "Generate Programming File".

ERROR:DesignRules:542 - Netcheck: Design has unrouted nets - 547 unrouted net
   warnings are not reported.
WARNING:Bitgen:25 - DRC detected 1 errors and 547 warnings.
Error: bitgen failed
Reason: 
Process "Generate Programming File" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------

deleting fpga_debug.lso
deleting fpga_debug.syr
deleting fpga_debug.prj
deleting fpga_debug.sprj
deleting fpga_debug.ana
deleting fpga_debug.stx
deleting fpga_debug.cmd_log
deleting fpga_debug.ngc
deleting fpga_debug.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\pt-hd_eval\xilinx\fpga\fpga_debug/_ngo
deleting fpga_debug.ngd
deleting fpga_debug_ngdbuild.nav
deleting fpga_debug.bld
deleting fpga_debug.ucf.untf
deleting fpga_debug.cmd_log
deleting fpga_debug_map.ncd
deleting fpga_debug.ngm
deleting fpga_debug.pcf
deleting fpga_debug.nc1
deleting fpga_debug.mrp
deleting fpga_debug_map.mrp
deleting fpga_debug.mdf
deleting __projnav/map.log
deleting fpga_debug.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting fpga_debug.twr
deleting fpga_debug.twx
deleting fpga_debug.tsi
deleting fpga_debug.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting fpga_debug.ncd
deleting fpga_debug.par
deleting fpga_debug.pad
deleting fpga_debug_pad.txt
deleting fpga_debug_pad.csv
deleting fpga_debug.pad_txt
deleting fpga_debug.dly
deleting reportgen.log
deleting fpga_debug.xpi
ERROR: error deleting "fpga_debug.xpi": permission denied
deleting fpga_debug.grf
deleting fpga_debug.itr
deleting fpga_debug_last_par.ncd
deleting __projnav/par.log
deleting fpga_debug.placed_ncd_tracker
deleting fpga_debug.routed_ncd_tracker
deleting fpga_debug.cmd_log
deleting __projnav/fpga_debug_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting fpga_debug.ut
deleting fpga_debug.bgn
deleting fpga_debug.rbt
deleting fpga_debug.ll
deleting fpga_debug.msk
deleting fpga_debug.drc
deleting fpga_debug.nky
deleting fpga_debug.bit
deleting fpga_debug.bin
deleting fpga_debug.isc
deleting fpga_debug.cmd_log
deleting fpga_debug.ace
deleting xilinx.sys
deleting fpga_debug.mpm
deleting fpga_debug.mcs
deleting fpga_debug.prm
deleting fpga_debug.dst
deleting fpga_debug.exo
deleting fpga_debug.tek
deleting fpga_debug.hex
deleting fpga_debug.svf
deleting fpga_debug.stapl
deleting impact.cmd
deleting _impact.log
deleting _impact.cmd
deleting fpga_debug.lso
deleting fpga_debug.syr
deleting fpga_debug.prj
deleting fpga_debug.sprj
deleting fpga_debug.ana
deleting fpga_debug.stx
deleting fpga_debug.cmd_log
deleting fpga_debug.ngc
deleting fpga_debug.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\pt-hd_eval\xilinx\fpga\fpga_debug/_ngo
deleting fpga_debug.ngd
deleting fpga_debug_ngdbuild.nav
deleting fpga_debug.bld
deleting fpga_debug.ucf.untf
deleting fpga_debug.cmd_log
deleting fpga_debug_map.ncd
deleting fpga_debug.ngm
deleting fpga_debug.pcf
deleting fpga_debug.nc1
deleting fpga_debug.mrp
deleting fpga_debug_map.mrp
deleting fpga_debug.mdf
deleting __projnav/map.log
deleting fpga_debug.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting fpga_debug.twr
deleting fpga_debug.twx
deleting fpga_debug.tsi
deleting fpga_debug.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting fpga_debug.ncd
deleting fpga_debug.par
deleting fpga_debug.pad
deleting fpga_debug_pad.txt
deleting fpga_debug_pad.csv
deleting fpga_debug.pad_txt
deleting fpga_debug.dly
deleting reportgen.log
deleting fpga_debug.xpi
ERROR: error deleting "fpga_debug.xpi": permission denied
deleting fpga_debug.grf
deleting fpga_debug.itr
deleting fpga_debug_last_par.ncd
deleting __projnav/par.log
deleting fpga_debug.placed_ncd_tracker
deleting fpga_debug.routed_ncd_tracker
deleting fpga_debug.cmd_log
deleting __projnav/fpga_debug_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting fpga_debug.ut
deleting fpga_debug.bgn
deleting fpga_debug.rbt
deleting fpga_debug.ll
deleting fpga_debug.msk
deleting fpga_debug.drc
deleting fpga_debug.nky
deleting fpga_debug.bit
deleting fpga_debug.bin
deleting fpga_debug.isc
deleting fpga_debug.cmd_log
deleting fpga_debug.ace
deleting xilinx.sys
deleting fpga_debug.mpm
deleting fpga_debug.mcs
deleting fpga_debug.prm
deleting fpga_debug.dst
deleting fpga_debug.exo
deleting fpga_debug.tek
deleting fpga_debug.hex
deleting fpga_debug.svf
deleting fpga_debug.stapl
deleting impact.cmd
deleting _impact.log
deleting _impact.cmd
deleting fpga_debug.ace
deleting xilinx.sys
deleting fpga_debug.mpm
deleting fpga_debug.mcs
deleting fpga_debug.prm
deleting fpga_debug.dst
deleting fpga_debug.exo
deleting fpga_debug.tek
deleting fpga_debug.hex
deleting fpga_debug.svf
deleting fpga_debug.stapl
deleting impact.cmd
deleting _impact.log
deleting _impact.cmd
deleting fpga_debug.lso
deleting fpga_debug.syr
deleting fpga_debug.prj
deleting fpga_debug.sprj
deleting fpga_debug.ana
deleting fpga_debug.stx
deleting fpga_debug.cmd_log
deleting fpga_debug.ngc
deleting fpga_debug.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\pt-hd_eval\xilinx\fpga\fpga_debug/_ngo
deleting fpga_debug.ngd
deleting fpga_debug_ngdbuild.nav
deleting fpga_debug.bld
deleting fpga_debug.ucf.untf
deleting fpga_debug.cmd_log
deleting fpga_debug_map.ncd
deleting fpga_debug.ngm
deleting fpga_debug.pcf
deleting fpga_debug.nc1
deleting fpga_debug.mrp
deleting fpga_debug_map.mrp
deleting fpga_debug.mdf
deleting __projnav/map.log
deleting fpga_debug.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting fpga_debug.twr
deleting fpga_debug.twx
deleting fpga_debug.tsi
deleting fpga_debug.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting fpga_debug.ncd
deleting fpga_debug.par
deleting fpga_debug.pad
deleting fpga_debug_pad.txt
deleting fpga_debug_pad.csv
deleting fpga_debug.pad_txt
deleting fpga_debug.dly
deleting reportgen.log
deleting fpga_debug.xpi
ERROR: error deleting "fpga_debug.xpi": permission denied
deleting fpga_debug.grf
deleting fpga_debug.itr
deleting fpga_debug_last_par.ncd
deleting __projnav/par.log
deleting fpga_debug.placed_ncd_tracker
deleting fpga_debug.routed_ncd_tracker
deleting fpga_debug.cmd_log
deleting __projnav/fpga_debug_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting fpga_debug.ut
deleting fpga_debug.bgn
deleting fpga_debug.rbt
deleting fpga_debug.ll
deleting fpga_debug.msk
deleting fpga_debug.drc
deleting fpga_debug.nky
deleting fpga_debug.bit
deleting fpga_debug.bin
deleting fpga_debug.isc
deleting fpga_debug.cmd_log
deleting fpga_debug.ace
deleting xilinx.sys
deleting fpga_debug.mpm
deleting fpga_debug.mcs
deleting fpga_debug.prm
deleting fpga_debug.dst
deleting fpga_debug.exo
deleting fpga_debug.tek
deleting fpga_debug.hex
deleting fpga_debug.svf
deleting fpga_debug.stapl
deleting impact.cmd
deleting _impact.log
deleting _impact.cmd
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\pt-hd_eval\xilinx\fpga\fpga_debug/_ngo
deleting fpga_debug.ngd
deleting fpga_debug_ngdbuild.nav
deleting fpga_debug.bld
deleting fpga_debug.ucf.untf
deleting fpga_debug.cmd_log
deleting fpga_debug_map.ncd
deleting fpga_debug.ngm
deleting fpga_debug.pcf
deleting fpga_debug.nc1
deleting fpga_debug.mrp
deleting fpga_debug_map.mrp
deleting fpga_debug.mdf
deleting __projnav/map.log
deleting fpga_debug.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting fpga_debug.twr
deleting fpga_debug.twx
deleting fpga_debug.tsi
deleting fpga_debug.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting fpga_debug.ncd
deleting fpga_debug.par
deleting fpga_debug.pad
deleting fpga_debug_pad.txt
deleting fpga_debug_pad.csv
deleting fpga_debug.pad_txt
deleting fpga_debug.dly
deleting reportgen.log
deleting fpga_debug.xpi
ERROR: error deleting "fpga_debug.xpi": permission denied
deleting fpga_debug.grf
deleting fpga_debug.itr
deleting fpga_debug_last_par.ncd
deleting __projnav/par.log
deleting fpga_debug.placed_ncd_tracker
deleting fpga_debug.routed_ncd_tracker
deleting fpga_debug.cmd_log
deleting __projnav/fpga_debug_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting fpga_debug.ut
deleting fpga_debug.bgn
deleting fpga_debug.rbt
deleting fpga_debug.ll
deleting fpga_debug.msk
deleting fpga_debug.drc
deleting fpga_debug.nky
deleting fpga_debug.bit
deleting fpga_debug.bin
deleting fpga_debug.isc
deleting fpga_debug.cmd_log
deleting fpga_debug.prj
deleting fpga_debug.prj
deleting __projnav/fpga_debug.xst
deleting ./xst
deleting fpga_debug.prj
deleting fpga_debug.prj
deleting __projnav/fpga_debug.xst
deleting ./xst
deleting fpga_debug.prj
deleting fpga_debug.prj
deleting __projnav/fpga_debug.xst
deleting ./xst
deleting __projnav/fpga_debug.gfl
deleting __projnav/fpga_debug_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/../fpga_debug.vhd in Library work.
Entity <fpga_debug> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <fpga_debug> (Architecture <Behavioral>).
Entity <fpga_debug> analyzed. Unit <fpga_debug> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fpga_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/../fpga_debug.vhd.
WARNING:Xst:1777 - Inout <pin21> is never used or assigned.
WARNING:Xst:1778 - Inout <pin16> is assigned but never used.
WARNING:Xst:1777 - Inout <pin22> is never used or assigned.
WARNING:Xst:1778 - Inout <pin17> is assigned but never used.
WARNING:Xst:1777 - Inout <pin23> is never used or assigned.
WARNING:Xst:1778 - Inout <pin18> is assigned but never used.
WARNING:Xst:1777 - Inout <pin24> is never used or assigned.
WARNING:Xst:1778 - Inout <pin19> is assigned but never used.
WARNING:Xst:1777 - Inout <pin30> is never used or assigned.
WARNING:Xst:1777 - Inout <pin25> is never used or assigned.
WARNING:Xst:1777 - Inout <pin26> is never used or assigned.
WARNING:Xst:1777 - Inout <pin27> is never used or assigned.
WARNING:Xst:1777 - Inout <pin28> is never used or assigned.
WARNING:Xst:1777 - Inout <pin29> is never used or assigned.
WARNING:Xst:1306 - Output <din> is never assigned.
WARNING:Xst:1777 - Inout <pin74> is never used or assigned.
WARNING:Xst:647 - Input <aouta> is never used.
WARNING:Xst:647 - Input <aoutb> is never used.
WARNING:Xst:1306 - Output <pclk1532> is never assigned.
WARNING:Xst:1306 - Output <h1532> is never assigned.
WARNING:Xst:647 - Input <h1560> is never used.
WARNING:Xst:1306 - Output <f_tp1> is never assigned.
WARNING:Xst:1306 - Output <f_tp2> is never assigned.
WARNING:Xst:1777 - Inout <pin5> is never used or assigned.
WARNING:Xst:1777 - Inout <pin6> is never used or assigned.
WARNING:Xst:1777 - Inout <pin7> is never used or assigned.
WARNING:Xst:1778 - Inout <pin8> is assigned but never used.
WARNING:Xst:1777 - Inout <pin9> is never used or assigned.
WARNING:Xst:1779 - Inout <extf> is used but is never assigned.
WARNING:Xst:1779 - Inout <exth> is used but is never assigned.
WARNING:Xst:1306 - Output <v1532> is never assigned.
WARNING:Xst:647 - Input <buferr> is never used.
WARNING:Xst:647 - Input <v1560> is never used.
WARNING:Xst:1306 - Output <pclksd> is never assigned.
WARNING:Xst:647 - Input <video<0>> is never used.
WARNING:Xst:1306 - Output <f1532> is never assigned.
WARNING:Xst:647 - Input <lock1532> is never used.
WARNING:Xst:647 - Input <f1560> is never used.
WARNING:Xst:1778 - Inout <pin10> is assigned but never used.
WARNING:Xst:647 - Input <cs_f> is never used.
WARNING:Xst:1778 - Inout <pin11> is assigned but never used.
WARNING:Xst:1778 - Inout <pin12> is assigned but never used.
WARNING:Xst:1778 - Inout <pin13> is assigned but never used.
WARNING:Xst:1778 - Inout <pin14> is assigned but never used.
WARNING:Xst:1777 - Inout <pin20> is never used or assigned.
WARNING:Xst:1778 - Inout <pin15> is assigned but never used.
    Found 1-bit register for signal <pin8>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <fpga_debug> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
 1-bit register                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <fpga_debug> ...
Loading device for application Xst from file '2s300e.nph' in environment C:/Programmer/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fpga_debug, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s300efg456-6 

 Number of Slices:                       1  out of   3072     0%  
 Number of Slice Flip Flops:             1  out of   6144     0%  
 Number of 4 input LUTs:                 1  out of   6144     0%  
 Number of bonded IOBs:                 63  out of    329    19%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
pclk1560                           | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 2.441ns
   Maximum output required time after clock: 6.514ns
   Maximum combinational path delay: 7.803ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".

ChipScope: Started ChipScope Core Insertion Operation
ChipScope: inserterlauncher.exe -mode insert -ise_project_dir f:\pt-hd_eval\xilinx\fpga\fpga_debug -proj emb_audio_db.cdc -input_netlist fpga_debug.ngc -output_netlist fpga_debug.ngd -p xc2s300e -output_dir _ngo -quiet 
ChipScope: ChipScope Software Version: 6.2.02i     Build 4.100.647     Registration ID: 0403068027617038
ChipScope: ISE Software Version: 6.2.02i     Registration ID: 9193790491091030
ChipScope: Loading CDC project f:\pt-hd_eval\xilinx\fpga\fpga_debug\emb_audio_db.cdc
ChipScope: Core Generation and Insertion Operations Complete.
ChipScope: Please Ignore NgdBuild:454 icon_control* warnings - these are normal for ChipScope Core Insertions.

Command Line: ngdbuild -intstyle ise -dd
f:\pt-hd_eval\xilinx\fpga\fpga_debug/_ngo -uc fpga_debug.ucf -aul -p
xc2s300e-fg456-6 fpga_debug.ngc fpga_debug.ngd 

Reading NGO file "F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/fpga_debug.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "fpga_debug.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'pclk1560_BUFGP' has non-clock connections.
   These problematic connections include:
     pin I0 on block pclkhd1 with type LUT1
WARNING:NgdBuild:454 - logical net 'icon_control0<10>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<11>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<15>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<16>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<17>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<18>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<7>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<23>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<24>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<25>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<26>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<27>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<30>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<28>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<31>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<29>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<32>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<33>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<34>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<35>' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  21

Total memory usage is 40520 kilobytes

Writing NGD file "fpga_debug.ngd" ...

Writing NGDBUILD log file "fpga_debug.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s300efg456-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:       261 out of  6,144    4%
  Number of 4 input LUTs:           218 out of  6,144    3%
Logic Distribution:
    Number of occupied Slices:                         296 out of  3,072    9%
    Number of Slices containing only related logic:    296 out of    296  100%
    Number of Slices containing unrelated logic:         0 out of    296    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          322 out of  6,144    5%
      Number used as logic:                       218
      Number used as a route-thru:                 42
      Number used as Shift registers:              62
   Number of bonded IOBs:            63 out of    325   19%
      IOB Flip Flops:                              11
   Number of Block RAMs:              1 out of     16    6%
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of BSCANs:                  1 out of      1  100%

Total equivalent gate count for design:  28,371
Additional JTAG gate count for IOBs:  3,072
Peak Memory Usage:  69 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "fpga_debug_map.mrp" for details.
Completed process "Map".

Mapping Module fpga_debug . . .
MAP command line:
map -intstyle ise -p xc2s300e-fg456-6 -cm area -pr b -k 4 -c 100 -tx off -o fpga_debug_map.ncd fpga_debug.ngd fpga_debug.pcf
Mapping Module fpga_debug: DONE



Started process "Place & Route".





Constraints file: fpga_debug.pcf

Loading device database for application Par from file "fpga_debug_map.ncd".
   "fpga_debug" is an NCD, version 2.38, device xc2s300e, package fg456, speed
-6
Loading device for application Par from file '2s300e.nph' in environment
C:/Programmer/Xilinx.
Device speed data version:  PRODUCTION 1.17 2003-12-13.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            63 out of 325    19%
      Number of LOCed External IOBs   63 out of 63    100%

   Number of BLOCKRAMs                 1 out of 16      6%
   Number of SLICEs                  296 out of 3072    9%

   Number of BSCANs                    1 out of 1     100%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Medium (set by user)
Placer effort level (-pl):    Medium (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Medium (set by user)

Starting initial Timing Analysis.  REAL time: 0 secs 
WARNING:Timing:2666 - Constraint ignored: PATH "FROM U_CLK TO D_CLK"  TIG ;
Finished initial Timing Analysis.  REAL time: 2 secs 


Phase 1.1
Phase 1.1 (Checksum:98a476) REAL time: 2 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 2 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 3 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 3 secs 

Phase 5.8
...............
.......
...............
.......
Phase 5.8 (Checksum:a0fb21) REAL time: 4 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 4 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 5 secs 

Writing design to file fpga_debug.ncd.

Total REAL time to Placer completion: 6 secs 
Total CPU time to Placer completion: 6 secs 


Phase 1: 1784 unrouted;       REAL time: 7 secs 

Phase 2: 1487 unrouted;       REAL time: 32 secs 

Phase 3: 262 unrouted;       REAL time: 33 secs 

Phase 4: 262 unrouted; (0)      REAL time: 33 secs 

Phase 5: 262 unrouted; (0)      REAL time: 33 secs 

Phase 6: 262 unrouted; (0)      REAL time: 33 secs 

Phase 7: 0 unrouted; (0)      REAL time: 33 secs 

Total REAL time to Router completion: 34 secs 
Total CPU time to Router completion: 33 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|    pclk1560_BUFGP          |  Global  |  116   |  0.284     |  0.657      |
+----------------------------+----------+--------+------------+-------------+
|  icon_control0<0>          |  Global  |  105   |  0.119     |  0.492      |
+----------------------------+----------+--------+------------+-------------+
|  U_icon_pro/iupdate_out    |   Local  |    1   |  0.000     |  1.239      |
+----------------------------+----------+--------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  TS_J_TO_J = MAXDELAY FROM TIMEGRP "J_CLK" | 30.000ns   | 11.926ns   | 5    
   TO TIMEGRP "J_CLK" 30 nS                 |            |            |      
--------------------------------------------------------------------------------
  TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" | 15.000ns   | 4.997ns    | 1    
   TO TIMEGRP "J_CLK" 15 nS                 |            |            |      
--------------------------------------------------------------------------------
  TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" | 15.000ns   | 2.269ns    | 0    
   TO TIMEGRP "U_CLK" 15 nS                 |            |            |      
--------------------------------------------------------------------------------
  PATH "FROM U_CLK TO D_CLK"  TIG           | N/A        | N/A        | N/A  
--------------------------------------------------------------------------------
  PATH "FROM J_CLK TO D_CLK"  TIG           | N/A        | 12.530ns   | 7    
--------------------------------------------------------------------------------
  PATH "FROM D_CLK TO J_CLK"  TIG           | N/A        | 9.821ns    | 3    
--------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 40 secs 
Total CPU time to PAR completion: 35 secs 

Peak Memory Usage:  77 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Writing design to file fpga_debug.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".

WARNING:Timing:2666 - Constraint ignored: PATH "FROM U_CLK TO D_CLK"  TIG ;
WARNING:SpeedCalc:42 - Cannot find referenced model "bel_d_min_period".  This
   generally indicates that there is an inconsistency between versions of the
   speed and device data files.  Please check to ensure that the XILINX
   environment variable is set correctly, if the MYXILINX variable is set, make
   sure that it is pointing to patch files that are compatable with the version
   of software that the XILINX variable points to.
WARNING:SpeedCalc:42 - Cannot find referenced model "bel_d_min_period".  This
   generally indicates that there is an inconsistency between versions of the
   speed and device data files.  Please check to ensure that the XILINX
   environment variable is set correctly, if the MYXILINX variable is set, make
   sure that it is pointing to patch files that are compatable with the version
   of software that the XILINX variable points to.

Analysis completed Mon May 17 09:01:43 2004
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module fpga_debug . . .
PAR command line: par -w -intstyle ise -ol med -t 1 fpga_debug_map.ncd fpga_debug.ncd fpga_debug.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------



Started process "Generate Programming File".

WARNING:Bitgen:151 - Generating a readback bitstream, but the Persist option is
   set to "No" in the configuration bitstream.  Readback will not be possible
   unless the Persist option is set to "Yes".
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

deleting fpga_debug.lso
ERROR: error deleting "fpga_debug.lso": permission denied
deleting fpga_debug.syr
deleting fpga_debug.prj
deleting fpga_debug.sprj
deleting fpga_debug.ana
deleting fpga_debug.stx
deleting fpga_debug.cmd_log
deleting fpga_debug.ngc
deleting fpga_debug.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\pt-hd_eval\xilinx\fpga\fpga_debug/_ngo
deleting fpga_debug.ngd
deleting fpga_debug_ngdbuild.nav
deleting fpga_debug.bld
deleting fpga_debug.ucf.untf
deleting fpga_debug.cmd_log
deleting fpga_debug_map.ncd
deleting fpga_debug.ngm
deleting fpga_debug.pcf
deleting fpga_debug.nc1
deleting fpga_debug.mrp
deleting fpga_debug_map.mrp
deleting fpga_debug.mdf
deleting __projnav/map.log
deleting fpga_debug.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting fpga_debug.twr
deleting fpga_debug.twx
deleting fpga_debug.tsi
deleting fpga_debug.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting fpga_debug.ncd
deleting fpga_debug.par
deleting fpga_debug.pad
deleting fpga_debug_pad.txt
deleting fpga_debug_pad.csv
deleting fpga_debug.pad_txt
deleting fpga_debug.dly
deleting reportgen.log
deleting fpga_debug.xpi
ERROR: error deleting "fpga_debug.xpi": permission denied
deleting fpga_debug.grf
deleting fpga_debug.itr
deleting fpga_debug_last_par.ncd
deleting __projnav/par.log
deleting fpga_debug.placed_ncd_tracker
deleting fpga_debug.routed_ncd_tracker
deleting fpga_debug.cmd_log
deleting __projnav/fpga_debug_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting fpga_debug.ut
deleting fpga_debug.bgn
deleting fpga_debug.rbt
deleting fpga_debug.ll
deleting fpga_debug.msk
deleting fpga_debug.drc
deleting fpga_debug.nky
deleting fpga_debug.bit
deleting fpga_debug.bin
deleting fpga_debug.isc
deleting fpga_debug.cmd_log
deleting fpga_debug.prm
deleting fpga_debug.isc
deleting fpga_debug.svf
deleting xilinx.sys
deleting fpga_debug.mcs
deleting fpga_debug.exo
deleting fpga_debug.hex
deleting fpga_debug.tek
deleting fpga_debug.dst
deleting fpga_debug.dst_compressed
deleting fpga_debug.mpm
deleting _impact.cmd
deleting _impact.log
deleting __projnav/fpga_debug_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting fpga_debug.ut
deleting fpga_debug.bgn
deleting fpga_debug.rbt
deleting fpga_debug.ll
deleting fpga_debug.msk
deleting fpga_debug.drc
deleting fpga_debug.nky
deleting fpga_debug.bit
deleting fpga_debug.bin
deleting fpga_debug.isc
deleting fpga_debug.cmd_log
deleting fpga_debug.prm
deleting fpga_debug.isc
deleting fpga_debug.svf
deleting xilinx.sys
deleting fpga_debug.mcs
deleting fpga_debug.exo
deleting fpga_debug.hex
deleting fpga_debug.tek
deleting fpga_debug.dst
deleting fpga_debug.dst_compressed
deleting fpga_debug.mpm
deleting _impact.cmd
deleting _impact.log
deleting fpga_debug.prm
deleting fpga_debug.isc
deleting fpga_debug.svf
deleting xilinx.sys
deleting fpga_debug.mcs
deleting fpga_debug.exo
deleting fpga_debug.hex
deleting fpga_debug.tek
deleting fpga_debug.dst
deleting fpga_debug.dst_compressed
deleting fpga_debug.mpm
deleting _impact.cmd
deleting _impact.log
deleting fpga_debug.prj
deleting fpga_debug.prj
deleting __projnav/fpga_debug.xst
deleting ./xst
deleting __projnav/fpga_debug.gfl
deleting __projnav/fpga_debug_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/../fpga_debug.vhd in Library work.
Entity <fpga_debug> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <fpga_debug> (Architecture <Behavioral>).
Entity <fpga_debug> analyzed. Unit <fpga_debug> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fpga_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/../fpga_debug.vhd.
WARNING:Xst:1777 - Inout <pin21> is never used or assigned.
WARNING:Xst:1778 - Inout <pin16> is assigned but never used.
WARNING:Xst:1777 - Inout <pin22> is never used or assigned.
WARNING:Xst:1778 - Inout <pin17> is assigned but never used.
WARNING:Xst:1777 - Inout <pin23> is never used or assigned.
WARNING:Xst:1778 - Inout <pin18> is assigned but never used.
WARNING:Xst:1777 - Inout <pin24> is never used or assigned.
WARNING:Xst:1778 - Inout <pin19> is assigned but never used.
WARNING:Xst:1777 - Inout <pin30> is never used or assigned.
WARNING:Xst:1777 - Inout <pin25> is never used or assigned.
WARNING:Xst:1777 - Inout <pin26> is never used or assigned.
WARNING:Xst:1777 - Inout <pin27> is never used or assigned.
WARNING:Xst:1777 - Inout <pin28> is never used or assigned.
WARNING:Xst:1777 - Inout <pin29> is never used or assigned.
WARNING:Xst:1306 - Output <din> is never assigned.
WARNING:Xst:1777 - Inout <pin74> is never used or assigned.
WARNING:Xst:647 - Input <aouta> is never used.
WARNING:Xst:647 - Input <aoutb> is never used.
WARNING:Xst:1306 - Output <pclk1532> is never assigned.
WARNING:Xst:1306 - Output <h1532> is never assigned.
WARNING:Xst:647 - Input <h1560> is never used.
WARNING:Xst:1306 - Output <f_tp1> is never assigned.
WARNING:Xst:1306 - Output <f_tp2> is never assigned.
WARNING:Xst:1777 - Inout <pin5> is never used or assigned.
WARNING:Xst:1777 - Inout <pin6> is never used or assigned.
WARNING:Xst:1777 - Inout <pin7> is never used or assigned.
WARNING:Xst:1778 - Inout <pin8> is assigned but never used.
WARNING:Xst:1777 - Inout <pin9> is never used or assigned.
WARNING:Xst:1779 - Inout <extf> is used but is never assigned.
WARNING:Xst:1779 - Inout <exth> is used but is never assigned.
WARNING:Xst:1306 - Output <v1532> is never assigned.
WARNING:Xst:647 - Input <buferr> is never used.
WARNING:Xst:647 - Input <v1560> is never used.
WARNING:Xst:1306 - Output <pclksd> is never assigned.
WARNING:Xst:647 - Input <video<0>> is never used.
WARNING:Xst:1306 - Output <f1532> is never assigned.
WARNING:Xst:647 - Input <lock1532> is never used.
WARNING:Xst:647 - Input <f1560> is never used.
WARNING:Xst:1778 - Inout <pin10> is assigned but never used.
WARNING:Xst:647 - Input <cs_f> is never used.
WARNING:Xst:1778 - Inout <pin11> is assigned but never used.
WARNING:Xst:1778 - Inout <pin12> is assigned but never used.
WARNING:Xst:1778 - Inout <pin13> is assigned but never used.
WARNING:Xst:1778 - Inout <pin14> is assigned but never used.
WARNING:Xst:1777 - Inout <pin20> is never used or assigned.
WARNING:Xst:1778 - Inout <pin15> is assigned but never used.
    Found 1-bit register for signal <pin8>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <fpga_debug> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
 1-bit register                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <fpga_debug> ...
Loading device for application Xst from file '2s300e.nph' in environment C:/Programmer/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fpga_debug, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s300efg456-6 

 Number of Slices:                       1  out of   3072     0%  
 Number of Slice Flip Flops:             1  out of   6144     0%  
 Number of 4 input LUTs:                 1  out of   6144     0%  
 Number of bonded IOBs:                 63  out of    329    19%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
pclk1560                           | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 2.441ns
   Maximum output required time after clock: 6.514ns
   Maximum combinational path delay: 7.803ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".

ChipScope: Started ChipScope Core Insertion Operation
ChipScope: inserterlauncher.exe -mode insert -ise_project_dir f:\pt-hd_eval\xilinx\fpga\fpga_debug -proj emb_audio_db.cdc -input_netlist fpga_debug.ngc -output_netlist fpga_debug.ngd -p xc2s300e -output_dir _ngo -quiet 
ChipScope: ChipScope Software Version: 6.2.02i     Build 4.100.647     Registration ID: 0403068027617038
ChipScope: ISE Software Version: 6.2.02i     Registration ID: 9193790491091030
ChipScope: Loading CDC project f:\pt-hd_eval\xilinx\fpga\fpga_debug\emb_audio_db.cdc
ChipScope: Core Generation and Insertion Operations Complete.
ChipScope: Please Ignore NgdBuild:454 icon_control* warnings - these are normal for ChipScope Core Insertions.

Command Line: ngdbuild -intstyle ise -dd
f:\pt-hd_eval\xilinx\fpga\fpga_debug/_ngo -uc fpga_debug.ucf -aul -p
xc2s300e-fg456-6 fpga_debug.ngc fpga_debug.ngd 

Reading NGO file "F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/fpga_debug.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "fpga_debug.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'pclk1560_BUFGP' has non-clock connections.
   These problematic connections include:
     pin I0 on block pclkhd1 with type LUT1
WARNING:NgdBuild:454 - logical net 'icon_control0<10>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<11>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<15>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<16>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<17>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<18>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<7>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<23>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<24>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<25>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<26>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<27>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<30>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<28>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<31>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<29>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<32>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<33>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<34>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<35>' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  21

Total memory usage is 40520 kilobytes

Writing NGD file "fpga_debug.ngd" ...

Writing NGDBUILD log file "fpga_debug.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s300efg456-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:       261 out of  6,144    4%
  Number of 4 input LUTs:           218 out of  6,144    3%
Logic Distribution:
    Number of occupied Slices:                         296 out of  3,072    9%
    Number of Slices containing only related logic:    296 out of    296  100%
    Number of Slices containing unrelated logic:         0 out of    296    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          322 out of  6,144    5%
      Number used as logic:                       218
      Number used as a route-thru:                 42
      Number used as Shift registers:              62
   Number of bonded IOBs:            63 out of    325   19%
      IOB Flip Flops:                              11
   Number of Block RAMs:              1 out of     16    6%
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of BSCANs:                  1 out of      1  100%

Total equivalent gate count for design:  28,371
Additional JTAG gate count for IOBs:  3,072
Peak Memory Usage:  69 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "fpga_debug_map.mrp" for details.
Completed process "Map".

Mapping Module fpga_debug . . .
MAP command line:
map -intstyle ise -p xc2s300e-fg456-6 -cm area -pr b -k 4 -c 100 -tx off -o fpga_debug_map.ncd fpga_debug.ngd fpga_debug.pcf
Mapping Module fpga_debug: DONE



Started process "Place & Route".





Constraints file: fpga_debug.pcf

Loading device database for application Par from file "fpga_debug_map.ncd".
   "fpga_debug" is an NCD, version 2.38, device xc2s300e, package fg456, speed
-6
Loading device for application Par from file '2s300e.nph' in environment
C:/Programmer/Xilinx.
Device speed data version:  PRODUCTION 1.17 2003-12-13.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            63 out of 325    19%
      Number of LOCed External IOBs   63 out of 63    100%

   Number of BLOCKRAMs                 1 out of 16      6%
   Number of SLICEs                  296 out of 3072    9%

   Number of BSCANs                    1 out of 1     100%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Medium (set by user)
Placer effort level (-pl):    Medium (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Medium (set by user)

Starting initial Timing Analysis.  REAL time: 2 secs 
WARNING:Timing:2666 - Constraint ignored: PATH "FROM U_CLK TO D_CLK"  TIG ;
Finished initial Timing Analysis.  REAL time: 2 secs 


Phase 1.1
Phase 1.1 (Checksum:98a476) REAL time: 3 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 3 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 3 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 3 secs 

Phase 5.8
...............
.......
...............
.......
Phase 5.8 (Checksum:a0fb21) REAL time: 4 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 5 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 6 secs 

Writing design to file fpga_debug.ncd.

Total REAL time to Placer completion: 7 secs 
Total CPU time to Placer completion: 6 secs 


Phase 1: 1784 unrouted;       REAL time: 7 secs 

Phase 2: 1487 unrouted;       REAL time: 32 secs 

Phase 3: 262 unrouted;       REAL time: 33 secs 

Phase 4: 262 unrouted; (0)      REAL time: 33 secs 

Phase 5: 262 unrouted; (0)      REAL time: 33 secs 

Phase 6: 262 unrouted; (0)      REAL time: 33 secs 

Phase 7: 0 unrouted; (0)      REAL time: 33 secs 

Total REAL time to Router completion: 34 secs 
Total CPU time to Router completion: 32 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|    pclk1560_BUFGP          |  Global  |  116   |  0.284     |  0.657      |
+----------------------------+----------+--------+------------+-------------+
|  icon_control0<0>          |  Global  |  105   |  0.119     |  0.492      |
+----------------------------+----------+--------+------------+-------------+
|  U_icon_pro/iupdate_out    |   Local  |    1   |  0.000     |  1.239      |
+----------------------------+----------+--------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  TS_J_TO_J = MAXDELAY FROM TIMEGRP "J_CLK" | 30.000ns   | 11.926ns   | 5    
   TO TIMEGRP "J_CLK" 30 nS                 |            |            |      
--------------------------------------------------------------------------------
  TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" | 15.000ns   | 4.997ns    | 1    
   TO TIMEGRP "J_CLK" 15 nS                 |            |            |      
--------------------------------------------------------------------------------
  TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" | 15.000ns   | 2.269ns    | 0    
   TO TIMEGRP "U_CLK" 15 nS                 |            |            |      
--------------------------------------------------------------------------------
  PATH "FROM U_CLK TO D_CLK"  TIG           | N/A        | N/A        | N/A  
--------------------------------------------------------------------------------
  PATH "FROM J_CLK TO D_CLK"  TIG           | N/A        | 12.530ns   | 7    
--------------------------------------------------------------------------------
  PATH "FROM D_CLK TO J_CLK"  TIG           | N/A        | 9.821ns    | 3    
--------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 40 secs 
Total CPU time to PAR completion: 34 secs 

Peak Memory Usage:  77 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Writing design to file fpga_debug.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".

WARNING:Timing:2666 - Constraint ignored: PATH "FROM U_CLK TO D_CLK"  TIG ;
WARNING:SpeedCalc:42 - Cannot find referenced model "bel_d_min_period".  This
   generally indicates that there is an inconsistency between versions of the
   speed and device data files.  Please check to ensure that the XILINX
   environment variable is set correctly, if the MYXILINX variable is set, make
   sure that it is pointing to patch files that are compatable with the version
   of software that the XILINX variable points to.
WARNING:SpeedCalc:42 - Cannot find referenced model "bel_d_min_period".  This
   generally indicates that there is an inconsistency between versions of the
   speed and device data files.  Please check to ensure that the XILINX
   environment variable is set correctly, if the MYXILINX variable is set, make
   sure that it is pointing to patch files that are compatable with the version
   of software that the XILINX variable points to.

Analysis completed Mon May 17 09:09:18 2004
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module fpga_debug . . .
PAR command line: par -w -intstyle ise -ol med -t 1 fpga_debug_map.ncd fpga_debug.ncd fpga_debug.pcf
PAR completed successfully




Started process "Generate Programming File".

WARNING:Bitgen:151 - Generating a readback bitstream, but the Persist option is
   set to "No" in the configuration bitstream.  Readback will not be possible
   unless the Persist option is set to "Yes".
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

deleting fpga_debug.lso
ERROR: error deleting "fpga_debug.lso": permission denied
deleting fpga_debug.syr
deleting fpga_debug.prj
deleting fpga_debug.sprj
deleting fpga_debug.ana
deleting fpga_debug.stx
deleting fpga_debug.cmd_log
deleting fpga_debug.ngc
deleting fpga_debug.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\pt-hd_eval\xilinx\fpga\fpga_debug/_ngo
deleting fpga_debug.ngd
deleting fpga_debug_ngdbuild.nav
deleting fpga_debug.bld
deleting fpga_debug.ucf.untf
deleting fpga_debug.cmd_log
deleting fpga_debug_map.ncd
deleting fpga_debug.ngm
deleting fpga_debug.pcf
deleting fpga_debug.nc1
deleting fpga_debug.mrp
deleting fpga_debug_map.mrp
deleting fpga_debug.mdf
deleting __projnav/map.log
deleting fpga_debug.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting fpga_debug.twr
deleting fpga_debug.twx
deleting fpga_debug.tsi
deleting fpga_debug.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting fpga_debug.ncd
deleting fpga_debug.par
deleting fpga_debug.pad
deleting fpga_debug_pad.txt
deleting fpga_debug_pad.csv
deleting fpga_debug.pad_txt
deleting fpga_debug.dly
deleting reportgen.log
deleting fpga_debug.xpi
ERROR: error deleting "fpga_debug.xpi": permission denied
deleting fpga_debug.grf
deleting fpga_debug.itr
deleting fpga_debug_last_par.ncd
deleting __projnav/par.log
deleting fpga_debug.placed_ncd_tracker
deleting fpga_debug.routed_ncd_tracker
deleting fpga_debug.cmd_log
deleting __projnav/fpga_debug_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting fpga_debug.ut
deleting fpga_debug.bgn
deleting fpga_debug.rbt
deleting fpga_debug.ll
deleting fpga_debug.msk
deleting fpga_debug.drc
deleting fpga_debug.nky
deleting fpga_debug.bit
deleting fpga_debug.bin
deleting fpga_debug.isc
deleting fpga_debug.cmd_log
deleting fpga_debug.prm
deleting fpga_debug.isc
deleting fpga_debug.svf
deleting xilinx.sys
deleting fpga_debug.mcs
deleting fpga_debug.exo
deleting fpga_debug.hex
deleting fpga_debug.tek
deleting fpga_debug.dst
deleting fpga_debug.dst_compressed
deleting fpga_debug.mpm
deleting _impact.cmd
deleting _impact.log
deleting fpga_debug.prj
deleting fpga_debug.prj
deleting __projnav/fpga_debug.xst
deleting ./xst
deleting __projnav/fpga_debug.gfl
deleting __projnav/fpga_debug_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/../fpga_debug.vhd in Library work.
Entity <fpga_debug> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <fpga_debug> (Architecture <Behavioral>).
Entity <fpga_debug> analyzed. Unit <fpga_debug> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fpga_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/../fpga_debug.vhd.
WARNING:Xst:1777 - Inout <pin21> is never used or assigned.
WARNING:Xst:1778 - Inout <pin16> is assigned but never used.
WARNING:Xst:1777 - Inout <pin22> is never used or assigned.
WARNING:Xst:1778 - Inout <pin17> is assigned but never used.
WARNING:Xst:1777 - Inout <pin23> is never used or assigned.
WARNING:Xst:1778 - Inout <pin18> is assigned but never used.
WARNING:Xst:1777 - Inout <pin24> is never used or assigned.
WARNING:Xst:1778 - Inout <pin19> is assigned but never used.
WARNING:Xst:1777 - Inout <pin30> is never used or assigned.
WARNING:Xst:1777 - Inout <pin25> is never used or assigned.
WARNING:Xst:1777 - Inout <pin26> is never used or assigned.
WARNING:Xst:1777 - Inout <pin27> is never used or assigned.
WARNING:Xst:1777 - Inout <pin28> is never used or assigned.
WARNING:Xst:1777 - Inout <pin29> is never used or assigned.
WARNING:Xst:1306 - Output <din> is never assigned.
WARNING:Xst:1777 - Inout <pin74> is never used or assigned.
WARNING:Xst:647 - Input <aouta> is never used.
WARNING:Xst:647 - Input <aoutb> is never used.
WARNING:Xst:1306 - Output <pclk1532> is never assigned.
WARNING:Xst:1306 - Output <h1532> is never assigned.
WARNING:Xst:647 - Input <h1560> is never used.
WARNING:Xst:1306 - Output <f_tp1> is never assigned.
WARNING:Xst:1306 - Output <f_tp2> is never assigned.
WARNING:Xst:1777 - Inout <pin5> is never used or assigned.
WARNING:Xst:1777 - Inout <pin6> is never used or assigned.
WARNING:Xst:1777 - Inout <pin7> is never used or assigned.
WARNING:Xst:1778 - Inout <pin8> is assigned but never used.
WARNING:Xst:1777 - Inout <pin9> is never used or assigned.
WARNING:Xst:1779 - Inout <extf> is used but is never assigned.
WARNING:Xst:1779 - Inout <exth> is used but is never assigned.
WARNING:Xst:1306 - Output <v1532> is never assigned.
WARNING:Xst:647 - Input <buferr> is never used.
WARNING:Xst:647 - Input <v1560> is never used.
WARNING:Xst:1306 - Output <pclksd> is never assigned.
WARNING:Xst:647 - Input <video<0>> is never used.
WARNING:Xst:1306 - Output <f1532> is never assigned.
WARNING:Xst:647 - Input <lock1532> is never used.
WARNING:Xst:647 - Input <f1560> is never used.
WARNING:Xst:1778 - Inout <pin10> is assigned but never used.
WARNING:Xst:647 - Input <cs_f> is never used.
WARNING:Xst:1778 - Inout <pin11> is assigned but never used.
WARNING:Xst:1778 - Inout <pin12> is assigned but never used.
WARNING:Xst:1778 - Inout <pin13> is assigned but never used.
WARNING:Xst:1778 - Inout <pin14> is assigned but never used.
WARNING:Xst:1777 - Inout <pin20> is never used or assigned.
WARNING:Xst:1778 - Inout <pin15> is assigned but never used.
    Found 1-bit register for signal <pin8>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <fpga_debug> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
 1-bit register                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <fpga_debug> ...
Loading device for application Xst from file '2s300e.nph' in environment C:/Programmer/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fpga_debug, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s300efg456-6 

 Number of Slices:                       1  out of   3072     0%  
 Number of Slice Flip Flops:             1  out of   6144     0%  
 Number of 4 input LUTs:                 1  out of   6144     0%  
 Number of bonded IOBs:                 63  out of    329    19%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
pclk1560                           | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 2.441ns
   Maximum output required time after clock: 6.514ns
   Maximum combinational path delay: 7.803ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".

ChipScope: Started ChipScope Core Insertion Operation
ChipScope: inserterlauncher.exe -mode insert -ise_project_dir f:\pt-hd_eval\xilinx\fpga\fpga_debug -proj emb_audio_db.cdc -input_netlist fpga_debug.ngc -output_netlist fpga_debug.ngd -p xc2s300e -output_dir _ngo -quiet 
ChipScope: ChipScope Software Version: 6.2.02i     Build 4.100.647     Registration ID: 0403068027617038
ChipScope: ISE Software Version: 6.2.02i     Registration ID: 9193790491091030
ChipScope: Loading CDC project f:\pt-hd_eval\xilinx\fpga\fpga_debug\emb_audio_db.cdc

Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".

ChipScope: Started ChipScope Core Insertion Operation
ChipScope: inserterlauncher.exe -mode insert -ise_project_dir f:\pt-hd_eval\xilinx\fpga\fpga_debug -proj emb_audio_db.cdc -input_netlist fpga_debug.ngc -output_netlist fpga_debug.ngd -p xc2s300e -output_dir _ngo -quiet 
ChipScope: ChipScope Software Version: 6.2.02i     Build 4.100.647     Registration ID: 0403068027617038
ChipScope: ISE Software Version: 6.2.02i     Registration ID: 9193790491091030
ChipScope: Loading CDC project f:\pt-hd_eval\xilinx\fpga\fpga_debug\emb_audio_db.cdc
ChipScope: Core Generation and Insertion Operations Complete.
ChipScope: Please Ignore NgdBuild:454 icon_control* warnings - these are normal for ChipScope Core Insertions.

Command Line: ngdbuild -intstyle ise -dd
f:\pt-hd_eval\xilinx\fpga\fpga_debug/_ngo -uc fpga_debug.ucf -aul -p
xc2s300e-fg456-6 fpga_debug.ngc fpga_debug.ngd 

Reading NGO file "F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/fpga_debug.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "fpga_debug.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'pclk1560_BUFGP' has non-clock connections.
   These problematic connections include:
     pin I0 on block pclkhd1 with type LUT1
WARNING:NgdBuild:454 - logical net 'icon_control0<10>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<11>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<15>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<16>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<17>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<18>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<7>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<23>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<24>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<25>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<26>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<27>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<30>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<28>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<31>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<29>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<32>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<33>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<34>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<35>' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  21

Total memory usage is 40520 kilobytes

Writing NGD file "fpga_debug.ngd" ...

Writing NGDBUILD log file "fpga_debug.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s300efg456-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:       261 out of  6,144    4%
  Number of 4 input LUTs:           218 out of  6,144    3%
Logic Distribution:
    Number of occupied Slices:                         296 out of  3,072    9%
    Number of Slices containing only related logic:    296 out of    296  100%
    Number of Slices containing unrelated logic:         0 out of    296    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          322 out of  6,144    5%
      Number used as logic:                       218
      Number used as a route-thru:                 42
      Number used as Shift registers:              62
   Number of bonded IOBs:            63 out of    325   19%
      IOB Flip Flops:                              11
   Number of Block RAMs:              1 out of     16    6%
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of BSCANs:                  1 out of      1  100%

Total equivalent gate count for design:  28,371
Additional JTAG gate count for IOBs:  3,072
Peak Memory Usage:  69 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "fpga_debug_map.mrp" for details.
Completed process "Map".

Mapping Module fpga_debug . . .
MAP command line:
map -intstyle ise -p xc2s300e-fg456-6 -cm area -pr b -k 4 -c 100 -tx off -o fpga_debug_map.ncd fpga_debug.ngd fpga_debug.pcf
Mapping Module fpga_debug: DONE



Started process "Place & Route".





Constraints file: fpga_debug.pcf

Loading device database for application Par from file "fpga_debug_map.ncd".
   "fpga_debug" is an NCD, version 2.38, device xc2s300e, package fg456, speed
-6
Loading device for application Par from file '2s300e.nph' in environment
C:/Programmer/Xilinx.
Device speed data version:  PRODUCTION 1.17 2003-12-13.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            63 out of 325    19%
      Number of LOCed External IOBs   63 out of 63    100%

   Number of BLOCKRAMs                 1 out of 16      6%
   Number of SLICEs                  296 out of 3072    9%

   Number of BSCANs                    1 out of 1     100%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Medium (set by user)
Placer effort level (-pl):    Medium (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Medium (set by user)

Starting initial Timing Analysis.  REAL time: 2 secs 
WARNING:Timing:2666 - Constraint ignored: PATH "FROM U_CLK TO D_CLK"  TIG ;
Finished initial Timing Analysis.  REAL time: 3 secs 


Phase 1.1
Phase 1.1 (Checksum:98a476) REAL time: 4 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 4 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 4 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 4 secs 

Phase 5.8
...............
.......
...............
.......
Phase 5.8 (Checksum:a0fb21) REAL time: 6 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 6 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 7 secs 

Writing design to file fpga_debug.ncd.

Total REAL time to Placer completion: 8 secs 
Total CPU time to Placer completion: 6 secs 


Phase 1: 1784 unrouted;       REAL time: 8 secs 

Phase 2: 1487 unrouted;       REAL time: 33 secs 

Phase 3: 262 unrouted;       REAL time: 34 secs 

Phase 4: 262 unrouted; (0)      REAL time: 34 secs 

Phase 5: 262 unrouted; (0)      REAL time: 34 secs 

Phase 6: 262 unrouted; (0)      REAL time: 34 secs 

Phase 7: 0 unrouted; (0)      REAL time: 34 secs 

Total REAL time to Router completion: 35 secs 
Total CPU time to Router completion: 33 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|    pclk1560_BUFGP          |  Global  |  116   |  0.284     |  0.657      |
+----------------------------+----------+--------+------------+-------------+
|  icon_control0<0>          |  Global  |  105   |  0.119     |  0.492      |
+----------------------------+----------+--------+------------+-------------+
|  U_icon_pro/iupdate_out    |   Local  |    1   |  0.000     |  1.239      |
+----------------------------+----------+--------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  TS_J_TO_J = MAXDELAY FROM TIMEGRP "J_CLK" | 30.000ns   | 11.926ns   | 5    
   TO TIMEGRP "J_CLK" 30 nS                 |            |            |      
--------------------------------------------------------------------------------
  TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" | 15.000ns   | 4.997ns    | 1    
   TO TIMEGRP "J_CLK" 15 nS                 |            |            |      
--------------------------------------------------------------------------------
  TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" | 15.000ns   | 2.269ns    | 0    
   TO TIMEGRP "U_CLK" 15 nS                 |            |            |      
--------------------------------------------------------------------------------
  PATH "FROM U_CLK TO D_CLK"  TIG           | N/A        | N/A        | N/A  
--------------------------------------------------------------------------------
  PATH "FROM J_CLK TO D_CLK"  TIG           | N/A        | 12.530ns   | 7    
--------------------------------------------------------------------------------
  PATH "FROM D_CLK TO J_CLK"  TIG           | N/A        | 9.821ns    | 3    
--------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 42 secs 
Total CPU time to PAR completion: 35 secs 

Peak Memory Usage:  77 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Writing design to file fpga_debug.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".

WARNING:Timing:2666 - Constraint ignored: PATH "FROM U_CLK TO D_CLK"  TIG ;
WARNING:SpeedCalc:42 - Cannot find referenced model "bel_d_min_period".  This
   generally indicates that there is an inconsistency between versions of the
   speed and device data files.  Please check to ensure that the XILINX
   environment variable is set correctly, if the MYXILINX variable is set, make
   sure that it is pointing to patch files that are compatable with the version
   of software that the XILINX variable points to.
WARNING:SpeedCalc:42 - Cannot find referenced model "bel_d_min_period".  This
   generally indicates that there is an inconsistency between versions of the
   speed and device data files.  Please check to ensure that the XILINX
   environment variable is set correctly, if the MYXILINX variable is set, make
   sure that it is pointing to patch files that are compatable with the version
   of software that the XILINX variable points to.

Analysis completed Mon May 17 09:22:56 2004
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module fpga_debug . . .
PAR command line: par -w -intstyle ise -ol med -t 1 fpga_debug_map.ncd fpga_debug.ncd fpga_debug.pcf
PAR completed successfully



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".

ChipScope: Started ChipScope Core Insertion Operation
ChipScope: inserterlauncher.exe -mode insert -ise_project_dir f:\pt-hd_eval\xilinx\fpga\fpga_debug -proj emb_audio_db.cdc -input_netlist fpga_debug.ngc -output_netlist fpga_debug.ngd -p xc2s300e -output_dir _ngo -quiet 
ChipScope: ChipScope Software Version: 6.2.02i     Build 4.100.647     Registration ID: 0403068027617038
ChipScope: ISE Software Version: 6.2.02i     Registration ID: 9193790491091030
ChipScope: Loading CDC project f:\pt-hd_eval\xilinx\fpga\fpga_debug\emb_audio_db.cdc
ChipScope: Core Generation and Insertion Operations Complete.
ChipScope: Please Ignore NgdBuild:454 icon_control* warnings - these are normal for ChipScope Core Insertions.

Command Line: ngdbuild -intstyle ise -dd
f:\pt-hd_eval\xilinx\fpga\fpga_debug/_ngo -uc fpga_debug.ucf -aul -p
xc2s300e-fg456-6 fpga_debug.ngc fpga_debug.ngd 

Reading NGO file "F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/fpga_debug.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "fpga_debug.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'pclk1560_BUFGP' has non-clock connections.
   These problematic connections include:
     pin I0 on block pclkhd1 with type LUT1
WARNING:NgdBuild:454 - logical net 'icon_control0<10>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<11>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<15>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<16>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<17>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<18>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<7>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<23>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<24>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<25>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<26>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<27>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<30>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<28>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<31>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<29>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<32>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<33>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<34>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<35>' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  21

Total memory usage is 40520 kilobytes

Writing NGD file "fpga_debug.ngd" ...

Writing NGDBUILD log file "fpga_debug.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s300efg456-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:       261 out of  6,144    4%
  Number of 4 input LUTs:           218 out of  6,144    3%
Logic Distribution:
    Number of occupied Slices:                         296 out of  3,072    9%
    Number of Slices containing only related logic:    296 out of    296  100%
    Number of Slices containing unrelated logic:         0 out of    296    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          322 out of  6,144    5%
      Number used as logic:                       218
      Number used as a route-thru:                 42
      Number used as Shift registers:              62
   Number of bonded IOBs:            63 out of    325   19%
      IOB Flip Flops:                              11
   Number of Block RAMs:              1 out of     16    6%
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of BSCANs:                  1 out of      1  100%

Total equivalent gate count for design:  28,371
Additional JTAG gate count for IOBs:  3,072
Peak Memory Usage:  69 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "fpga_debug_map.mrp" for details.
Completed process "Map".

Mapping Module fpga_debug . . .
MAP command line:
map -intstyle ise -p xc2s300e-fg456-6 -cm area -pr b -k 4 -c 100 -tx off -o fpga_debug_map.ncd fpga_debug.ngd fpga_debug.pcf
Mapping Module fpga_debug: DONE



Started process "Place & Route".





Constraints file: fpga_debug.pcf

Loading device database for application Par from file "fpga_debug_map.ncd".
   "fpga_debug" is an NCD, version 2.38, device xc2s300e, package fg456, speed
-6
Loading device for application Par from file '2s300e.nph' in environment
C:/Programmer/Xilinx.
Device speed data version:  PRODUCTION 1.17 2003-12-13.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            63 out of 325    19%
      Number of LOCed External IOBs   63 out of 63    100%

   Number of BLOCKRAMs                 1 out of 16      6%
   Number of SLICEs                  296 out of 3072    9%

   Number of BSCANs                    1 out of 1     100%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Medium (set by user)
Placer effort level (-pl):    Medium (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Medium (set by user)

Starting initial Timing Analysis.  REAL time: 0 secs 
WARNING:Timing:2666 - Constraint ignored: PATH "FROM U_CLK TO D_CLK"  TIG ;
Finished initial Timing Analysis.  REAL time: 2 secs 


Phase 1.1
Phase 1.1 (Checksum:98a476) REAL time: 2 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 2 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 2 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 2 secs 

Phase 5.8
...............
.......
...............
.......
Phase 5.8 (Checksum:a0fb21) REAL time: 4 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 4 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 5 secs 

Writing design to file fpga_debug.ncd.

Total REAL time to Placer completion: 6 secs 
Total CPU time to Placer completion: 5 secs 


Phase 1: 1784 unrouted;       REAL time: 6 secs 

Phase 2: 1487 unrouted;       REAL time: 32 secs 

Phase 3: 262 unrouted;       REAL time: 32 secs 

Phase 4: 262 unrouted; (0)      REAL time: 32 secs 

Phase 5: 262 unrouted; (0)      REAL time: 32 secs 

Phase 6: 262 unrouted; (0)      REAL time: 32 secs 

Phase 7: 0 unrouted; (0)      REAL time: 33 secs 

Total REAL time to Router completion: 33 secs 
Total CPU time to Router completion: 32 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|    pclk1560_BUFGP          |  Global  |  116   |  0.284     |  0.657      |
+----------------------------+----------+--------+------------+-------------+
|  icon_control0<0>          |  Global  |  105   |  0.119     |  0.492      |
+----------------------------+----------+--------+------------+-------------+
|  U_icon_pro/iupdate_out    |   Local  |    1   |  0.000     |  1.239      |
+----------------------------+----------+--------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  TS_J_TO_J = MAXDELAY FROM TIMEGRP "J_CLK" | 30.000ns   | 11.926ns   | 5    
   TO TIMEGRP "J_CLK" 30 nS                 |            |            |      
--------------------------------------------------------------------------------
  TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" | 15.000ns   | 4.997ns    | 1    
   TO TIMEGRP "J_CLK" 15 nS                 |            |            |      
--------------------------------------------------------------------------------
  TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" | 15.000ns   | 2.269ns    | 0    
   TO TIMEGRP "U_CLK" 15 nS                 |            |            |      
--------------------------------------------------------------------------------
  PATH "FROM U_CLK TO D_CLK"  TIG           | N/A        | N/A        | N/A  
--------------------------------------------------------------------------------
  PATH "FROM J_CLK TO D_CLK"  TIG           | N/A        | 12.530ns   | 7    
--------------------------------------------------------------------------------
  PATH "FROM D_CLK TO J_CLK"  TIG           | N/A        | 9.821ns    | 3    
--------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 39 secs 
Total CPU time to PAR completion: 34 secs 

Peak Memory Usage:  77 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Writing design to file fpga_debug.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".

WARNING:Timing:2666 - Constraint ignored: PATH "FROM U_CLK TO D_CLK"  TIG ;
WARNING:SpeedCalc:42 - Cannot find referenced model "bel_d_min_period".  This
   generally indicates that there is an inconsistency between versions of the
   speed and device data files.  Please check to ensure that the XILINX
   environment variable is set correctly, if the MYXILINX variable is set, make
   sure that it is pointing to patch files that are compatable with the version
   of software that the XILINX variable points to.
WARNING:SpeedCalc:42 - Cannot find referenced model "bel_d_min_period".  This
   generally indicates that there is an inconsistency between versions of the
   speed and device data files.  Please check to ensure that the XILINX
   environment variable is set correctly, if the MYXILINX variable is set, make
   sure that it is pointing to patch files that are compatable with the version
   of software that the XILINX variable points to.

Analysis completed Mon May 17 09:24:41 2004
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module fpga_debug . . .
PAR command line: par -w -intstyle ise -ol med -t 1 fpga_debug_map.ncd fpga_debug.ncd fpga_debug.pcf
PAR completed successfully




Started process "Generate Programming File".

WARNING:Bitgen:151 - Generating a readback bitstream, but the Persist option is
   set to "No" in the configuration bitstream.  Readback will not be possible
   unless the Persist option is set to "Yes".
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

deleting fpga_debug.lso
deleting fpga_debug.syr
deleting fpga_debug.prj
deleting fpga_debug.sprj
deleting fpga_debug.ana
deleting fpga_debug.stx
deleting fpga_debug.cmd_log
deleting fpga_debug.ngc
deleting fpga_debug.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\pt-hd_eval\xilinx\fpga\fpga_debug/_ngo
deleting fpga_debug.ngd
deleting fpga_debug_ngdbuild.nav
deleting fpga_debug.bld
deleting fpga_debug.ucf.untf
deleting fpga_debug.cmd_log
deleting fpga_debug_map.ncd
deleting fpga_debug.ngm
deleting fpga_debug.pcf
deleting fpga_debug.nc1
deleting fpga_debug.mrp
deleting fpga_debug_map.mrp
deleting fpga_debug.mdf
deleting __projnav/map.log
deleting fpga_debug.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting fpga_debug.twr
deleting fpga_debug.twx
deleting fpga_debug.tsi
deleting fpga_debug.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting fpga_debug.ncd
deleting fpga_debug.par
deleting fpga_debug.pad
deleting fpga_debug_pad.txt
deleting fpga_debug_pad.csv
deleting fpga_debug.pad_txt
deleting fpga_debug.dly
deleting reportgen.log
deleting fpga_debug.xpi
ERROR: error deleting "fpga_debug.xpi": permission denied
deleting fpga_debug.grf
deleting fpga_debug.itr
deleting fpga_debug_last_par.ncd
deleting __projnav/par.log
deleting fpga_debug.placed_ncd_tracker
deleting fpga_debug.routed_ncd_tracker
deleting fpga_debug.cmd_log
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\pt-hd_eval\xilinx\fpga\fpga_debug/_ngo
deleting fpga_debug.ngd
deleting fpga_debug_ngdbuild.nav
deleting fpga_debug.bld
deleting fpga_debug.ucf.untf
deleting fpga_debug.cmd_log
deleting fpga_debug_map.ncd
deleting fpga_debug.ngm
deleting fpga_debug.pcf
deleting fpga_debug.nc1
deleting fpga_debug.mrp
deleting fpga_debug_map.mrp
deleting fpga_debug.mdf
deleting __projnav/map.log
deleting fpga_debug.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting fpga_debug.twr
deleting fpga_debug.twx
deleting fpga_debug.tsi
deleting fpga_debug.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting fpga_debug.ncd
deleting fpga_debug.par
deleting fpga_debug.pad
deleting fpga_debug_pad.txt
deleting fpga_debug_pad.csv
deleting fpga_debug.pad_txt
deleting fpga_debug.dly
deleting reportgen.log
deleting fpga_debug.xpi
ERROR: error deleting "fpga_debug.xpi": permission denied
deleting fpga_debug.grf
deleting fpga_debug.itr
deleting fpga_debug_last_par.ncd
deleting __projnav/par.log
deleting fpga_debug.placed_ncd_tracker
deleting fpga_debug.routed_ncd_tracker
deleting fpga_debug.cmd_log
deleting __projnav/fpga_debug_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting fpga_debug.ut
deleting fpga_debug.bgn
deleting fpga_debug.rbt
deleting fpga_debug.ll
deleting fpga_debug.msk
deleting fpga_debug.drc
deleting fpga_debug.nky
deleting fpga_debug.bit
deleting fpga_debug.bin
deleting fpga_debug.isc
deleting fpga_debug.cmd_log
deleting fpga_debug.ace
deleting xilinx.sys
deleting fpga_debug.mpm
deleting fpga_debug.mcs
deleting fpga_debug.prm
deleting fpga_debug.dst
deleting fpga_debug.exo
deleting fpga_debug.tek
deleting fpga_debug.hex
deleting fpga_debug.svf
deleting fpga_debug.stapl
deleting impact.cmd
deleting _impact.log
deleting _impact.cmd
deleting fpga_debug.ace
deleting xilinx.sys
deleting fpga_debug.mpm
deleting fpga_debug.mcs
deleting fpga_debug.prm
deleting fpga_debug.dst
deleting fpga_debug.exo
deleting fpga_debug.tek
deleting fpga_debug.hex
deleting fpga_debug.svf
deleting fpga_debug.stapl
deleting impact.cmd
deleting _impact.log
deleting _impact.cmd
deleting fpga_debug.prj
deleting fpga_debug.prj
deleting __projnav/fpga_debug.xst
deleting ./xst
deleting __projnav/fpga_debug.gfl
deleting __projnav/fpga_debug_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/../fpga_debug.vhd in Library work.
Entity <fpga_debug> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <fpga_debug> (Architecture <Behavioral>).
Entity <fpga_debug> analyzed. Unit <fpga_debug> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fpga_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/../fpga_debug.vhd.
WARNING:Xst:1777 - Inout <pin21> is never used or assigned.
WARNING:Xst:1778 - Inout <pin16> is assigned but never used.
WARNING:Xst:1777 - Inout <pin22> is never used or assigned.
WARNING:Xst:1778 - Inout <pin17> is assigned but never used.
WARNING:Xst:1777 - Inout <pin23> is never used or assigned.
WARNING:Xst:1778 - Inout <pin18> is assigned but never used.
WARNING:Xst:1777 - Inout <pin24> is never used or assigned.
WARNING:Xst:1778 - Inout <pin19> is assigned but never used.
WARNING:Xst:1777 - Inout <pin30> is never used or assigned.
WARNING:Xst:1777 - Inout <pin25> is never used or assigned.
WARNING:Xst:1777 - Inout <pin26> is never used or assigned.
WARNING:Xst:1777 - Inout <pin27> is never used or assigned.
WARNING:Xst:1777 - Inout <pin28> is never used or assigned.
WARNING:Xst:1777 - Inout <pin29> is never used or assigned.
WARNING:Xst:1306 - Output <din> is never assigned.
WARNING:Xst:1777 - Inout <pin74> is never used or assigned.
WARNING:Xst:647 - Input <aouta> is never used.
WARNING:Xst:647 - Input <aoutb> is never used.
WARNING:Xst:1306 - Output <pclk1532> is never assigned.
WARNING:Xst:1306 - Output <h1532> is never assigned.
WARNING:Xst:647 - Input <h1560> is never used.
WARNING:Xst:1306 - Output <f_tp1> is never assigned.
WARNING:Xst:1306 - Output <f_tp2> is never assigned.
WARNING:Xst:1777 - Inout <pin5> is never used or assigned.
WARNING:Xst:1777 - Inout <pin6> is never used or assigned.
WARNING:Xst:1777 - Inout <pin7> is never used or assigned.
WARNING:Xst:1778 - Inout <pin8> is assigned but never used.
WARNING:Xst:1777 - Inout <pin9> is never used or assigned.
WARNING:Xst:1779 - Inout <extf> is used but is never assigned.
WARNING:Xst:1779 - Inout <exth> is used but is never assigned.
WARNING:Xst:1306 - Output <v1532> is never assigned.
WARNING:Xst:647 - Input <buferr> is never used.
WARNING:Xst:647 - Input <v1560> is never used.
WARNING:Xst:1306 - Output <pclksd> is never assigned.
WARNING:Xst:647 - Input <video<0>> is never used.
WARNING:Xst:1306 - Output <f1532> is never assigned.
WARNING:Xst:647 - Input <lock1532> is never used.
WARNING:Xst:647 - Input <f1560> is never used.
WARNING:Xst:1778 - Inout <pin10> is assigned but never used.
WARNING:Xst:647 - Input <cs_f> is never used.
WARNING:Xst:1778 - Inout <pin11> is assigned but never used.
WARNING:Xst:1778 - Inout <pin12> is assigned but never used.
WARNING:Xst:1778 - Inout <pin13> is assigned but never used.
WARNING:Xst:1778 - Inout <pin14> is assigned but never used.
WARNING:Xst:1777 - Inout <pin20> is never used or assigned.
WARNING:Xst:1778 - Inout <pin15> is assigned but never used.
    Found 1-bit register for signal <pin8>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <fpga_debug> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
 1-bit register                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <fpga_debug> ...
Loading device for application Xst from file '2s300e.nph' in environment C:/Programmer/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fpga_debug, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s300efg456-6 

 Number of Slices:                       1  out of   3072     0%  
 Number of Slice Flip Flops:             1  out of   6144     0%  
 Number of 4 input LUTs:                 1  out of   6144     0%  
 Number of bonded IOBs:                 63  out of    329    19%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
pclk1560                           | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 2.441ns
   Maximum output required time after clock: 6.514ns
   Maximum combinational path delay: 7.803ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".

ChipScope: Started ChipScope Core Insertion Operation
ChipScope: inserterlauncher.exe -mode insert -ise_project_dir f:\pt-hd_eval\xilinx\fpga\fpga_debug -proj emb_audio_db.cdc -input_netlist fpga_debug.ngc -output_netlist fpga_debug.ngd -p xc2s300e -output_dir _ngo -quiet 
ChipScope: ChipScope Software Version: 6.2.02i     Build 4.100.647     Registration ID: 0403068027617038
ChipScope: ISE Software Version: 6.2.02i     Registration ID: 9193790491091030
ChipScope: Loading CDC project f:\pt-hd_eval\xilinx\fpga\fpga_debug\emb_audio_db.cdc
ChipScope: Core Generation and Insertion Operations Complete.
ChipScope: Please Ignore NgdBuild:454 icon_control* warnings - these are normal for ChipScope Core Insertions.

Command Line: ngdbuild -intstyle ise -dd
f:\pt-hd_eval\xilinx\fpga\fpga_debug/_ngo -uc fpga_debug.ucf -aul -p
xc2s300e-fg456-6 fpga_debug.ngc fpga_debug.ngd 

Reading NGO file "F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/fpga_debug.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "fpga_debug.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'pclk1560_BUFGP' has non-clock connections.
   These problematic connections include:
     pin I0 on block pclkhd1 with type LUT1
WARNING:NgdBuild:454 - logical net 'icon_control0<10>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<11>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<15>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<16>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<17>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<18>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<7>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<23>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<24>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<25>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<26>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<27>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<30>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<28>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<31>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<29>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<32>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<33>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<34>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<35>' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  21

Total memory usage is 40520 kilobytes

Writing NGD file "fpga_debug.ngd" ...

Writing NGDBUILD log file "fpga_debug.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s300efg456-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:       261 out of  6,144    4%
  Number of 4 input LUTs:           218 out of  6,144    3%
Logic Distribution:
    Number of occupied Slices:                         296 out of  3,072    9%
    Number of Slices containing only related logic:    296 out of    296  100%
    Number of Slices containing unrelated logic:         0 out of    296    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          322 out of  6,144    5%
      Number used as logic:                       218
      Number used as a route-thru:                 42
      Number used as Shift registers:              62
   Number of bonded IOBs:            63 out of    325   19%
      IOB Flip Flops:                              11
   Number of Block RAMs:              1 out of     16    6%
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of BSCANs:                  1 out of      1  100%

Total equivalent gate count for design:  28,371
Additional JTAG gate count for IOBs:  3,072
Peak Memory Usage:  69 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "fpga_debug_map.mrp" for details.
Completed process "Map".

Mapping Module fpga_debug . . .
MAP command line:
map -intstyle ise -p xc2s300e-fg456-6 -cm area -pr b -k 4 -c 100 -tx off -o fpga_debug_map.ncd fpga_debug.ngd fpga_debug.pcf
Mapping Module fpga_debug: DONE



Started process "Place & Route".





Constraints file: fpga_debug.pcf

Loading device database for application Par from file "fpga_debug_map.ncd".
   "fpga_debug" is an NCD, version 2.38, device xc2s300e, package fg456, speed
-6
Loading device for application Par from file '2s300e.nph' in environment
C:/Programmer/Xilinx.
Device speed data version:  PRODUCTION 1.17 2003-12-13.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            63 out of 325    19%
      Number of LOCed External IOBs   63 out of 63    100%

   Number of BLOCKRAMs                 1 out of 16      6%
   Number of SLICEs                  296 out of 3072    9%

   Number of BSCANs                    1 out of 1     100%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Medium (set by user)
Placer effort level (-pl):    Medium (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Medium (set by user)

Starting initial Timing Analysis.  REAL time: 0 secs 
WARNING:Timing:2666 - Constraint ignored: PATH "FROM U_CLK TO D_CLK"  TIG ;
Finished initial Timing Analysis.  REAL time: 2 secs 


Phase 1.1
Phase 1.1 (Checksum:98a476) REAL time: 2 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 2 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 2 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 2 secs 

Phase 5.8
...............
.......
...............
.......
Phase 5.8 (Checksum:a0fb21) REAL time: 4 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 4 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 5 secs 

Writing design to file fpga_debug.ncd.

Total REAL time to Placer completion: 6 secs 
Total CPU time to Placer completion: 6 secs 


Phase 1: 1784 unrouted;       REAL time: 6 secs 

Phase 2: 1487 unrouted;       REAL time: 31 secs 

Phase 3: 262 unrouted;       REAL time: 32 secs 

Phase 4: 262 unrouted; (0)      REAL time: 32 secs 

Phase 5: 262 unrouted; (0)      REAL time: 32 secs 

Phase 6: 262 unrouted; (0)      REAL time: 32 secs 

Phase 7: 0 unrouted; (0)      REAL time: 32 secs 

Total REAL time to Router completion: 33 secs 
Total CPU time to Router completion: 32 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|    pclk1560_BUFGP          |  Global  |  116   |  0.284     |  0.657      |
+----------------------------+----------+--------+------------+-------------+
|  icon_control0<0>          |  Global  |  105   |  0.119     |  0.492      |
+----------------------------+----------+--------+------------+-------------+
|  U_icon_pro/iupdate_out    |   Local  |    1   |  0.000     |  1.239      |
+----------------------------+----------+--------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  TS_J_TO_J = MAXDELAY FROM TIMEGRP "J_CLK" | 30.000ns   | 11.926ns   | 5    
   TO TIMEGRP "J_CLK" 30 nS                 |            |            |      
--------------------------------------------------------------------------------
  TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" | 15.000ns   | 4.997ns    | 1    
   TO TIMEGRP "J_CLK" 15 nS                 |            |            |      
--------------------------------------------------------------------------------
  TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" | 15.000ns   | 2.269ns    | 0    
   TO TIMEGRP "U_CLK" 15 nS                 |            |            |      
--------------------------------------------------------------------------------
  PATH "FROM U_CLK TO D_CLK"  TIG           | N/A        | N/A        | N/A  
--------------------------------------------------------------------------------
  PATH "FROM J_CLK TO D_CLK"  TIG           | N/A        | 12.530ns   | 7    
--------------------------------------------------------------------------------
  PATH "FROM D_CLK TO J_CLK"  TIG           | N/A        | 9.821ns    | 3    
--------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 39 secs 
Total CPU time to PAR completion: 34 secs 

Peak Memory Usage:  77 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Writing design to file fpga_debug.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".

WARNING:Timing:2666 - Constraint ignored: PATH "FROM U_CLK TO D_CLK"  TIG ;
WARNING:SpeedCalc:42 - Cannot find referenced model "bel_d_min_period".  This
   generally indicates that there is an inconsistency between versions of the
   speed and device data files.  Please check to ensure that the XILINX
   environment variable is set correctly, if the MYXILINX variable is set, make
   sure that it is pointing to patch files that are compatable with the version
   of software that the XILINX variable points to.
WARNING:SpeedCalc:42 - Cannot find referenced model "bel_d_min_period".  This
   generally indicates that there is an inconsistency between versions of the
   speed and device data files.  Please check to ensure that the XILINX
   environment variable is set correctly, if the MYXILINX variable is set, make
   sure that it is pointing to patch files that are compatable with the version
   of software that the XILINX variable points to.

Analysis completed Mon May 17 09:31:27 2004
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module fpga_debug . . .
PAR command line: par -w -intstyle ise -ol med -t 1 fpga_debug_map.ncd fpga_debug.ncd fpga_debug.pcf
PAR completed successfully




Started process "Generate Programming File".

WARNING:Bitgen:151 - Generating a readback bitstream, but the Persist option is
   set to "No" in the configuration bitstream.  Readback will not be possible
   unless the Persist option is set to "Yes".
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

deleting fpga_debug.lso
deleting fpga_debug.syr
deleting fpga_debug.prj
deleting fpga_debug.sprj
deleting fpga_debug.ana
deleting fpga_debug.stx
deleting fpga_debug.cmd_log
deleting fpga_debug.ngc
deleting fpga_debug.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\pt-hd_eval\xilinx\fpga\fpga_debug/_ngo
deleting fpga_debug.ngd
deleting fpga_debug_ngdbuild.nav
deleting fpga_debug.bld
deleting fpga_debug.ucf.untf
deleting fpga_debug.cmd_log
deleting fpga_debug_map.ncd
deleting fpga_debug.ngm
deleting fpga_debug.pcf
deleting fpga_debug.nc1
deleting fpga_debug.mrp
deleting fpga_debug_map.mrp
deleting fpga_debug.mdf
deleting __projnav/map.log
deleting fpga_debug.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting fpga_debug.twr
deleting fpga_debug.twx
deleting fpga_debug.tsi
deleting fpga_debug.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting fpga_debug.ncd
deleting fpga_debug.par
deleting fpga_debug.pad
deleting fpga_debug_pad.txt
deleting fpga_debug_pad.csv
deleting fpga_debug.pad_txt
deleting fpga_debug.dly
deleting reportgen.log
deleting fpga_debug.xpi
ERROR: error deleting "fpga_debug.xpi": permission denied
deleting fpga_debug.grf
deleting fpga_debug.itr
deleting fpga_debug_last_par.ncd
deleting __projnav/par.log
deleting fpga_debug.placed_ncd_tracker
deleting fpga_debug.routed_ncd_tracker
deleting fpga_debug.cmd_log
deleting __projnav/fpga_debug_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting fpga_debug.ut
deleting fpga_debug.bgn
deleting fpga_debug.rbt
deleting fpga_debug.ll
deleting fpga_debug.msk
deleting fpga_debug.drc
deleting fpga_debug.nky
deleting fpga_debug.bit
deleting fpga_debug.bin
deleting fpga_debug.isc
deleting fpga_debug.cmd_log
deleting fpga_debug.ace
deleting xilinx.sys
deleting fpga_debug.mpm
deleting fpga_debug.mcs
deleting fpga_debug.prm
deleting fpga_debug.dst
deleting fpga_debug.exo
deleting fpga_debug.tek
deleting fpga_debug.hex
deleting fpga_debug.svf
deleting fpga_debug.stapl
deleting impact.cmd
deleting _impact.log
deleting _impact.cmd
deleting fpga_debug.prj
deleting fpga_debug.prj
deleting __projnav/fpga_debug.xst
deleting ./xst
deleting __projnav/fpga_debug.gfl
deleting __projnav/fpga_debug_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/../fpga_debug.vhd in Library work.
Entity <fpga_debug> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <fpga_debug> (Architecture <Behavioral>).
Entity <fpga_debug> analyzed. Unit <fpga_debug> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fpga_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/../fpga_debug.vhd.
WARNING:Xst:1777 - Inout <pin21> is never used or assigned.
WARNING:Xst:1778 - Inout <pin16> is assigned but never used.
WARNING:Xst:1777 - Inout <pin22> is never used or assigned.
WARNING:Xst:1778 - Inout <pin17> is assigned but never used.
WARNING:Xst:1777 - Inout <pin23> is never used or assigned.
WARNING:Xst:1778 - Inout <pin18> is assigned but never used.
WARNING:Xst:1777 - Inout <pin24> is never used or assigned.
WARNING:Xst:1778 - Inout <pin19> is assigned but never used.
WARNING:Xst:1777 - Inout <pin30> is never used or assigned.
WARNING:Xst:1777 - Inout <pin25> is never used or assigned.
WARNING:Xst:1777 - Inout <pin26> is never used or assigned.
WARNING:Xst:1777 - Inout <pin27> is never used or assigned.
WARNING:Xst:1777 - Inout <pin28> is never used or assigned.
WARNING:Xst:1777 - Inout <pin29> is never used or assigned.
WARNING:Xst:1306 - Output <din> is never assigned.
WARNING:Xst:1777 - Inout <pin74> is never used or assigned.
WARNING:Xst:647 - Input <aouta> is never used.
WARNING:Xst:647 - Input <aoutb> is never used.
WARNING:Xst:1306 - Output <pclk1532> is never assigned.
WARNING:Xst:1306 - Output <h1532> is never assigned.
WARNING:Xst:647 - Input <h1560> is never used.
WARNING:Xst:1306 - Output <f_tp1> is never assigned.
WARNING:Xst:1306 - Output <f_tp2> is never assigned.
WARNING:Xst:1777 - Inout <pin5> is never used or assigned.
WARNING:Xst:1777 - Inout <pin6> is never used or assigned.
WARNING:Xst:1777 - Inout <pin7> is never used or assigned.
WARNING:Xst:1778 - Inout <pin8> is assigned but never used.
WARNING:Xst:1777 - Inout <pin9> is never used or assigned.
WARNING:Xst:1779 - Inout <extf> is used but is never assigned.
WARNING:Xst:1779 - Inout <exth> is used but is never assigned.
WARNING:Xst:1306 - Output <v1532> is never assigned.
WARNING:Xst:647 - Input <buferr> is never used.
WARNING:Xst:647 - Input <v1560> is never used.
WARNING:Xst:1306 - Output <pclksd> is never assigned.
WARNING:Xst:647 - Input <video<0>> is never used.
WARNING:Xst:1306 - Output <f1532> is never assigned.
WARNING:Xst:647 - Input <lock1532> is never used.
WARNING:Xst:647 - Input <f1560> is never used.
WARNING:Xst:1778 - Inout <pin10> is assigned but never used.
WARNING:Xst:647 - Input <cs_f> is never used.
WARNING:Xst:1778 - Inout <pin11> is assigned but never used.
WARNING:Xst:1778 - Inout <pin12> is assigned but never used.
WARNING:Xst:1778 - Inout <pin13> is assigned but never used.
WARNING:Xst:1778 - Inout <pin14> is assigned but never used.
WARNING:Xst:1777 - Inout <pin20> is never used or assigned.
WARNING:Xst:1778 - Inout <pin15> is assigned but never used.
    Found 1-bit register for signal <pin8>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <fpga_debug> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
 1-bit register                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <fpga_debug> ...
Loading device for application Xst from file '2s300e.nph' in environment C:/Programmer/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fpga_debug, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s300efg456-6 

 Number of Slices:                       1  out of   3072     0%  
 Number of Slice Flip Flops:             1  out of   6144     0%  
 Number of 4 input LUTs:                 1  out of   6144     0%  
 Number of bonded IOBs:                 63  out of    329    19%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
pclk1560                           | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 2.441ns
   Maximum output required time after clock: 6.514ns
   Maximum combinational path delay: 7.803ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".

ChipScope: Started ChipScope Core Insertion Operation
ChipScope: inserterlauncher.exe -mode insert -ise_project_dir f:\pt-hd_eval\xilinx\fpga\fpga_debug -proj emb_audio_db.cdc -input_netlist fpga_debug.ngc -output_netlist fpga_debug.ngd -p xc2s300e -output_dir _ngo -quiet 
ChipScope: ChipScope Software Version: 6.2.02i     Build 4.100.647     Registration ID: 0403068027617038
ChipScope: ISE Software Version: 6.2.02i     Registration ID: 9193790491091030
ChipScope: Loading CDC project f:\pt-hd_eval\xilinx\fpga\fpga_debug\emb_audio_db.cdc
ChipScope: Core Generation and Insertion Operations Complete.
ChipScope: Please Ignore NgdBuild:454 icon_control* warnings - these are normal for ChipScope Core Insertions.

Command Line: ngdbuild -intstyle ise -dd
f:\pt-hd_eval\xilinx\fpga\fpga_debug/_ngo -uc fpga_debug.ucf -aul -p
xc2s300e-fg456-6 fpga_debug.ngc fpga_debug.ngd 

Reading NGO file "F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/fpga_debug.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "fpga_debug.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'pclk1560_BUFGP' has non-clock connections.
   These problematic connections include:
     pin I0 on block pclkhd1 with type LUT1
WARNING:NgdBuild:454 - logical net 'icon_control0<10>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<11>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<15>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<16>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<17>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<18>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<7>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<23>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<24>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<25>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<26>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<27>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<30>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<28>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<31>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<29>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<32>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<33>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<34>' has no load
WARNING:NgdBuild:454 - logical net 'icon_control0<35>' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  21

Total memory usage is 40520 kilobytes

Writing NGD file "fpga_debug.ngd" ...

Writing NGDBUILD log file "fpga_debug.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s300efg456-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:       261 out of  6,144    4%
  Number of 4 input LUTs:           218 out of  6,144    3%
Logic Distribution:
    Number of occupied Slices:                         296 out of  3,072    9%
    Number of Slices containing only related logic:    296 out of    296  100%
    Number of Slices containing unrelated logic:         0 out of    296    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          322 out of  6,144    5%
      Number used as logic:                       218
      Number used as a route-thru:                 42
      Number used as Shift registers:              62
   Number of bonded IOBs:            63 out of    325   19%
      IOB Flip Flops:                              11
   Number of Block RAMs:              1 out of     16    6%
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of BSCANs:                  1 out of      1  100%

Total equivalent gate count for design:  28,371
Additional JTAG gate count for IOBs:  3,072
Peak Memory Usage:  69 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "fpga_debug_map.mrp" for details.
Completed process "Map".

Mapping Module fpga_debug . . .
MAP command line:
map -intstyle ise -p xc2s300e-fg456-6 -cm area -pr b -k 4 -c 100 -tx off -o fpga_debug_map.ncd fpga_debug.ngd fpga_debug.pcf
Mapping Module fpga_debug: DONE



Started process "Place & Route".





Constraints file: fpga_debug.pcf

Loading device database for application Par from file "fpga_debug_map.ncd".
   "fpga_debug" is an NCD, version 2.38, device xc2s300e, package fg456, speed
-6
Loading device for application Par from file '2s300e.nph' in environment
C:/Programmer/Xilinx.
Device speed data version:  PRODUCTION 1.17 2003-12-13.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            63 out of 325    19%
      Number of LOCed External IOBs   63 out of 63    100%

   Number of BLOCKRAMs                 1 out of 16      6%
   Number of SLICEs                  296 out of 3072    9%

   Number of BSCANs                    1 out of 1     100%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Medium (set by user)
Placer effort level (-pl):    Medium (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Medium (set by user)

Starting initial Timing Analysis.  REAL time: 0 secs 
WARNING:Timing:2666 - Constraint ignored: PATH "FROM U_CLK TO D_CLK"  TIG ;
Finished initial Timing Analysis.  REAL time: 2 secs 


Phase 1.1
Phase 1.1 (Checksum:98a476) REAL time: 2 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 2 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 2 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 2 secs 

Phase 5.8
...............
.......
...............
.......
Phase 5.8 (Checksum:a0fb21) REAL time: 4 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 4 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 5 secs 

Writing design to file fpga_debug.ncd.

Total REAL time to Placer completion: 6 secs 
Total CPU time to Placer completion: 5 secs 


Phase 1: 1784 unrouted;       REAL time: 6 secs 

Phase 2: 1487 unrouted;       REAL time: 31 secs 

Phase 3: 262 unrouted;       REAL time: 32 secs 

Phase 4: 262 unrouted; (0)      REAL time: 32 secs 

Phase 5: 262 unrouted; (0)      REAL time: 32 secs 

Phase 6: 262 unrouted; (0)      REAL time: 32 secs 

Phase 7: 0 unrouted; (0)      REAL time: 32 secs 

Total REAL time to Router completion: 33 secs 
Total CPU time to Router completion: 32 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|    pclk1560_BUFGP          |  Global  |  116   |  0.284     |  0.657      |
+----------------------------+----------+--------+------------+-------------+
|  icon_control0<0>          |  Global  |  105   |  0.119     |  0.492      |
+----------------------------+----------+--------+------------+-------------+
|  U_icon_pro/iupdate_out    |   Local  |    1   |  0.000     |  1.239      |
+----------------------------+----------+--------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  TS_J_TO_J = MAXDELAY FROM TIMEGRP "J_CLK" | 30.000ns   | 11.926ns   | 5    
   TO TIMEGRP "J_CLK" 30 nS                 |            |            |      
--------------------------------------------------------------------------------
  TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" | 15.000ns   | 4.997ns    | 1    
   TO TIMEGRP "J_CLK" 15 nS                 |            |            |      
--------------------------------------------------------------------------------
  TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" | 15.000ns   | 2.269ns    | 0    
   TO TIMEGRP "U_CLK" 15 nS                 |            |            |      
--------------------------------------------------------------------------------
  PATH "FROM U_CLK TO D_CLK"  TIG           | N/A        | N/A        | N/A  
--------------------------------------------------------------------------------
  PATH "FROM J_CLK TO D_CLK"  TIG           | N/A        | 12.530ns   | 7    
--------------------------------------------------------------------------------
  PATH "FROM D_CLK TO J_CLK"  TIG           | N/A        | 9.821ns    | 3    
--------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 39 secs 
Total CPU time to PAR completion: 34 secs 

Peak Memory Usage:  77 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Writing design to file fpga_debug.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".

WARNING:Timing:2666 - Constraint ignored: PATH "FROM U_CLK TO D_CLK"  TIG ;
WARNING:SpeedCalc:42 - Cannot find referenced model "bel_d_min_period".  This
   generally indicates that there is an inconsistency between versions of the
   speed and device data files.  Please check to ensure that the XILINX
   environment variable is set correctly, if the MYXILINX variable is set, make
   sure that it is pointing to patch files that are compatable with the version
   of software that the XILINX variable points to.
WARNING:SpeedCalc:42 - Cannot find referenced model "bel_d_min_period".  This
   generally indicates that there is an inconsistency between versions of the
   speed and device data files.  Please check to ensure that the XILINX
   environment variable is set correctly, if the MYXILINX variable is set, make
   sure that it is pointing to patch files that are compatable with the version
   of software that the XILINX variable points to.

Analysis completed Mon May 17 09:34:07 2004
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module fpga_debug . . .
PAR command line: par -w -intstyle ise -ol med -t 1 fpga_debug_map.ncd fpga_debug.ncd fpga_debug.pcf
PAR completed successfully




Started process "Generate Programming File".

WARNING:Bitgen:151 - Generating a readback bitstream, but the Persist option is
   set to "No" in the configuration bitstream.  Readback will not be possible
   unless the Persist option is set to "Yes".
Completed process "Generate Programming File".


