
*** Running vivado
    with args -log RISC.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RISC.tcl



****** Vivado v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source RISC.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1083.973 ; gain = 0.000
Command: synth_design -top RISC -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13308
WARNING: [Synth 8-992] b is already implicitly declared earlier [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/RISC.v:91]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1133.234 ; gain = 49.262
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RISC' [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/RISC.v:23]
INFO: [Synth 8-6157] synthesizing module 'INSTR_MEMORY' [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/INSTR_MEMORY.v:23]
INFO: [Synth 8-6157] synthesizing module 'instr_memory' [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.runs/synth_1/.Xil/Vivado-7840-HWLAB15/realtime/instr_memory_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'instr_memory' (1#1) [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.runs/synth_1/.Xil/Vivado-7840-HWLAB15/realtime/instr_memory_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'INSTR_MEMORY' (2#1) [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/INSTR_MEMORY.v:23]
INFO: [Synth 8-6157] synthesizing module 'DATA_MEMORY' [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/DATA_MEMORY.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.runs/synth_1/.Xil/Vivado-7840-HWLAB15/realtime/data_memory_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (3#1) [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.runs/synth_1/.Xil/Vivado-7840-HWLAB15/realtime/data_memory_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DATA_MEMORY' (4#1) [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/DATA_MEMORY.v:23]
INFO: [Synth 8-6157] synthesizing module 'INSTR_DECODER' [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/INSTR_DECODER.v:23]
INFO: [Synth 8-6155] done synthesizing module 'INSTR_DECODER' (5#1) [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/INSTR_DECODER.v:23]
INFO: [Synth 8-6157] synthesizing module 'CONTROL_UNIT' [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/CONTROL_UNIT.v:23]
	Parameter R_TYPE bound to: 6'b000000 
	Parameter ADDI bound to: 6'b000001 
	Parameter SUBI bound to: 6'b000010 
	Parameter ANDI bound to: 6'b000011 
	Parameter ORI bound to: 6'b000100 
	Parameter XORI bound to: 6'b000101 
	Parameter NORI bound to: 6'b000110 
	Parameter NOTI bound to: 6'b000111 
	Parameter SLI bound to: 6'b001000 
	Parameter SRLI bound to: 6'b001001 
	Parameter SRAI bound to: 6'b001010 
	Parameter SLTI bound to: 6'b001011 
	Parameter SGTI bound to: 6'b001100 
	Parameter HAMI bound to: 6'b001101 
	Parameter LUI bound to: 6'b010001 
	Parameter LD bound to: 6'b010010 
	Parameter ST bound to: 6'b010011 
	Parameter BR bound to: 6'b010100 
	Parameter BMI bound to: 6'b010101 
	Parameter BPL bound to: 6'b010110 
	Parameter BZ bound to: 6'b010111 
	Parameter MOVE bound to: 6'b011000 
	Parameter HALT bound to: 6'b011001 
	Parameter NOP bound to: 6'b011010 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/CONTROL_UNIT.v:77]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/CONTROL_UNIT.v:109]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/CONTROL_UNIT.v:141]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/CONTROL_UNIT.v:173]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/CONTROL_UNIT.v:205]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/CONTROL_UNIT.v:237]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/CONTROL_UNIT.v:269]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/CONTROL_UNIT.v:301]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/CONTROL_UNIT.v:333]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/CONTROL_UNIT.v:365]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/CONTROL_UNIT.v:397]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/CONTROL_UNIT.v:429]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/CONTROL_UNIT.v:461]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/CONTROL_UNIT.v:493]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/CONTROL_UNIT.v:525]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/CONTROL_UNIT.v:557]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/CONTROL_UNIT.v:587]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/CONTROL_UNIT.v:617]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/CONTROL_UNIT.v:647]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/CONTROL_UNIT.v:677]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/CONTROL_UNIT.v:713]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/CONTROL_UNIT.v:758]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/CONTROL_UNIT.v:68]
INFO: [Synth 8-6155] done synthesizing module 'CONTROL_UNIT' (6#1) [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/CONTROL_UNIT.v:23]
INFO: [Synth 8-6157] synthesizing module 'REG_BANK' [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/REG_BANK.v:23]
INFO: [Synth 8-6155] done synthesizing module 'REG_BANK' (7#1) [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/REG_BANK.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'DEST_REG' does not match port width (5) of module 'REG_BANK' [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/RISC.v:99]
INFO: [Synth 8-6157] synthesizing module 'PC_CONTROL' [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/PC_CONTROL.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC_CONTROL' (8#1) [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/PC_CONTROL.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (9#1) [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/ALU.v:23]
	Parameter add bound to: 1 - type: integer 
	Parameter sub bound to: 2 - type: integer 
	Parameter and_code bound to: 3 - type: integer 
	Parameter or_code bound to: 4 - type: integer 
	Parameter xor_code bound to: 5 - type: integer 
	Parameter nor_code bound to: 6 - type: integer 
	Parameter not_code bound to: 7 - type: integer 
	Parameter sl bound to: 8 - type: integer 
	Parameter srl bound to: 9 - type: integer 
	Parameter sra bound to: 10 - type: integer 
	Parameter slt bound to: 11 - type: integer 
	Parameter sgt bound to: 12 - type: integer 
	Parameter ham bound to: 13 - type: integer 
	Parameter inc bound to: 14 - type: integer 
	Parameter dec bound to: 15 - type: integer 
	Parameter cmov bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ADD' [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/ADD.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FA' [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/FA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FA' (10#1) [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/FA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ADD' (11#1) [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/ADD.v:23]
INFO: [Synth 8-6157] synthesizing module 'SUB' [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/SUB.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'COMP2' [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/COMP2.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'NOT' [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/NOT.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'NOT' (12#1) [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/NOT.v:23]
INFO: [Synth 8-6157] synthesizing module 'ADD__parameterized0' [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/ADD.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ADD__parameterized0' (12#1) [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/ADD.v:23]
INFO: [Synth 8-6155] done synthesizing module 'COMP2' (13#1) [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/COMP2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SUB' (14#1) [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/SUB.v:23]
INFO: [Synth 8-6157] synthesizing module 'AND' [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/AND.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AND' (15#1) [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/AND.v:23]
INFO: [Synth 8-6157] synthesizing module 'OR' [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/OR.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OR' (16#1) [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/OR.v:23]
INFO: [Synth 8-6157] synthesizing module 'XOR' [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/XOR.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'XOR' (17#1) [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/XOR.v:23]
INFO: [Synth 8-6157] synthesizing module 'NOR' [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/NOR.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'NOR' (18#1) [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/NOR.v:23]
INFO: [Synth 8-6157] synthesizing module 'NOT__parameterized0' [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/NOT.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'NOT__parameterized0' (18#1) [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/NOT.v:23]
INFO: [Synth 8-6157] synthesizing module 'SL' [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/SL.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX2to1' [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/MUX2to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX2to1' (19#1) [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/MUX2to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SL' (20#1) [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/SL.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'B' does not match port width (1) of module 'SL' [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/ALU.v:59]
INFO: [Synth 8-6157] synthesizing module 'SRL' [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/SRL.v:3]
INFO: [Synth 8-6155] done synthesizing module 'SRL' (21#1) [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/SRL.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'B' does not match port width (1) of module 'SRL' [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/ALU.v:60]
INFO: [Synth 8-6157] synthesizing module 'SRA' [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/SRA.v:3]
INFO: [Synth 8-6155] done synthesizing module 'SRA' (22#1) [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/SRA.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'B' does not match port width (1) of module 'SRA' [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/ALU.v:61]
INFO: [Synth 8-6157] synthesizing module 'INC' [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/INC.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'INC' (23#1) [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/INC.v:23]
INFO: [Synth 8-6157] synthesizing module 'DEC' [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/DEC.v:2]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SUB__parameterized0' [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/SUB.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SUB__parameterized0' (23#1) [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/SUB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DEC' (24#1) [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/DEC.v:2]
INFO: [Synth 8-6157] synthesizing module 'SLT' [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/SLT.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SLT' (25#1) [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/SLT.v:23]
INFO: [Synth 8-6157] synthesizing module 'SGT' [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/SGT.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SGT' (26#1) [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/SGT.v:23]
INFO: [Synth 8-6157] synthesizing module 'LUI' [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/LUI.v:23]
INFO: [Synth 8-6155] done synthesizing module 'LUI' (27#1) [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/LUI.v:23]
INFO: [Synth 8-6157] synthesizing module 'HAM' [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/HAM.v:23]
INFO: [Synth 8-6157] synthesizing module 'HAM8' [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/HAM8.v:23]
INFO: [Synth 8-6157] synthesizing module 'FA2' [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/FA2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FA2' (28#1) [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/FA2.v:23]
INFO: [Synth 8-6157] synthesizing module 'FA3' [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/FA3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FA3' (29#1) [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/FA3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HAM8' (30#1) [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/HAM8.v:23]
INFO: [Synth 8-6157] synthesizing module 'ADD__parameterized1' [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/ADD.v:23]
	Parameter N bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ADD__parameterized1' (30#1) [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/ADD.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HAM' (31#1) [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/HAM.v:23]
INFO: [Synth 8-6157] synthesizing module 'CMOV' [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/CMOV.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SLT__parameterized0' [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/SLT.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SLT__parameterized0' (31#1) [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/SLT.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'S' does not match port width (32) of module 'SLT__parameterized0' [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/CMOV.v:30]
INFO: [Synth 8-6155] done synthesizing module 'CMOV' (32#1) [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/CMOV.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (33#1) [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RISC' (34#1) [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/RISC.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1197.141 ; gain = 113.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1197.141 ; gain = 113.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1197.141 ; gain = 113.168
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1197.141 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/ip/instr_memory/instr_memory/instr_memory_in_context.xdc] for cell 'instr_mem/instr_mem_inst'
Finished Parsing XDC File [c:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/ip/instr_memory/instr_memory/instr_memory_in_context.xdc] for cell 'instr_mem/instr_mem_inst'
Parsing XDC File [c:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/ip/data_memory/data_memory/data_memory_in_context.xdc] for cell 'data_mem/data_mem_inst'
Finished Parsing XDC File [c:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/ip/data_memory/data_memory/data_memory_in_context.xdc] for cell 'data_mem/data_mem_inst'
Parsing XDC File [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/constrs_1/new/risc_xdc.xdc]
Finished Parsing XDC File [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/constrs_1/new/risc_xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/constrs_1/new/risc_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/RISC_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/RISC_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1319.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1319.738 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'data_mem/data_mem_inst' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'instr_mem/instr_mem_inst' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1327.188 ; gain = 243.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1327.188 ; gain = 243.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for instr_mem/instr_mem_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data_mem/data_mem_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1327.188 ; gain = 243.215
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cstate_reg' in module 'CONTROL_UNIT'
WARNING: [Synth 8-327] inferring latch for variable 'IMM_reg' [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/INSTR_DECODER.v:53]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               01 |                              000
                  iSTATE |                               10 |                              001
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cstate_reg' using encoding 'one-hot' in module 'CONTROL_UNIT'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1327.188 ; gain = 243.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 892   
+---Registers : 
	               32 Bit    Registers := 20    
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 42    
	   5 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 9     
	   4 Input    5 Bit        Muxes := 5     
	  24 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	  24 Input    3 Bit        Muxes := 1     
	  24 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 167   
	   4 Input    1 Bit        Muxes := 8     
	   6 Input    1 Bit        Muxes := 10    
	  24 Input    1 Bit        Muxes := 14    
	   3 Input    1 Bit        Muxes := 8     
	  18 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1327.188 ; gain = 243.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1327.188 ; gain = 243.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1328.613 ; gain = 244.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1351.855 ; gain = 267.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1357.242 ; gain = 273.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1357.242 ; gain = 273.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1357.242 ; gain = 273.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1357.242 ; gain = 273.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1357.242 ; gain = 273.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1357.242 ; gain = 273.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |data_memory   |         1|
|2     |instr_memory  |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |data_memory  |     1|
|2     |instr_memory |     1|
|3     |BUFG         |     1|
|4     |CARRY4       |     8|
|5     |LUT2         |   101|
|6     |LUT3         |   165|
|7     |LUT4         |   175|
|8     |LUT5         |   179|
|9     |LUT6         |   640|
|10    |MUXF7        |   142|
|11    |MUXF8        |    10|
|12    |FDRE         |   633|
|13    |FDSE         |    27|
|14    |LD           |    16|
|15    |IBUF         |     3|
|16    |OBUF         |    16|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1357.242 ; gain = 273.270
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 1357.242 ; gain = 143.223
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1357.242 ; gain = 273.270
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1369.316 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 176 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1369.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LD => LDCE: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
118 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 1369.316 ; gain = 285.344
INFO: [Common 17-1381] The checkpoint 'C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.runs/synth_1/RISC.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RISC_utilization_synth.rpt -pb RISC_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov  5 15:19:08 2024...
