<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML><HEAD>
<META http-equiv="Content-Style-Type" content="text/css">
<META http-equiv="Content-Type" content="text/html; charset=Shift_JIS">
<META name="GENERATOR" content="IBM WebSphere Studio Homepage Builder Version 7.0.1.0 for Windows">
<TITLE>Eclipse Verilog editor</TITLE>
</HEAD>
<BODY>
<H2 align="center">Eclipse Verilog editor</H2>
<P align="right">Last updated: March 20, 2005</P>
<H3>News</H3>
<P>Eclipse Verilog editor 0.3.0 released. The new version supported code formatter and fixed some bugs.<BR>
Eclipse Verilog editor version 0.2.0 was distributed with <A href="http://www.opencores.org/projects.cgi/web/opentech/">OpenTech</A> package for Open source EDA tools and open source hardware designs.</P>
<H3>Introduction</H3>
<P>Eclipse Verilog editor provides <A href="http://www.verilog.com/">Verilog (IEEE-1364)</A> and VHDL language specific features on <A href="http://www.eclipse.org/">Eclipse IDE</A>. It helps coding and debugging in hardware development based on Verilog
or VHDL.<BR>
<A href="http://sourceforge.net/projects/veditor/">Here</A> is the project summary page in SourceForge.<BR>
<BR>
Eclipse Verilog Editor is tested on Eclipse 3.0.1. It cannot run on Eclipse
2.1 or earlier.</P>
<P><A href="screenshot.html">Screenshot samples</A></P>
<H3>Features</H3>
<UL>
  <LI>High lighting Verilog reserved words
  <P>&quot;module&quot;, &quot;input&quot;, &quot;begin&quot;, &quot;wire&quot;,
  &quot;task&quot;, &quot;function&quot; etc.</P>
  <LI>Coloring comment
  <P>Eclipse Verilog Editor supports two type of comment of Verilog language.<BR>
  // single line comment<BR>
  /* multi-line comment */</P>
  <LI>Go to matching bracket
  <P>Eclipse Verilog Editor recognizes &quot;[]&quot;, &quot;{}&quot;, &quot;()&quot;,
  &quot;begin/end&quot; and &quot;fork/join&quot; as bracket.</P>
  <LI>Contents outline view
  <P>The outline view shows module definition, module instantiation, task, function
  and comment with valid sentence in a Verilog source code.<BR>
  The version 0.1.1 fixed some bugs of source code parsing.</P>
  <LI>Code template
  <P>begin/end pair, always/initial block, function and task</P>
  <LI>Open declaration
  <P>Go to module declaration of selected word by searching a project hierarchy.<BR>
  It is valid when you defined a same module name with file name, e.g. module
  &quot;adder&quot; is defined in file &quot;adder.v&quot;.</P>
  <LI>Automatic port connection for instantiation
  <P>When you enter module name only, Eclipse Verilog Editor completes module
  instantiation code with named port connection.<BR>
  <BR>
  e.g.<BR>
  If you have already defined adder.v:</P>
  <BLOCKQUOTE>module adder( a, b, sum );<BR>
  input[15:0] a, b ;<BR>
  output[15:0] sum ;<BR>
  ...<BR>
  endmodule</BLOCKQUOTE>
  <P>You can instantiate this.</P>
  <BLOCKQUOTE>adder adder( .a(a), .b(b), .sum(b) );</BLOCKQUOTE>
  <P>It is more effective when you are using more complicated modules.</P>
  <LI>Content assist
  <P>Content Assist completes a whole phrase which you want. Eclipse provides
  a proposal list. The proposal list may include code templates, signals
  and module instances. But it depend on Verilog context. Now there are three
  contexts.</P>
  <OL>
    <LI>outside module
    <LI>inside module, but outside statement
    <LI>inside statement
  </OL>
  <P>There are always no proposals in 1. The proposals in 2 includes some templates
  and module instances. The proposal in 3 includes &quot;begin/end&quot;
  template and signals, which defined in same module.</P>
  <LI>Module Hierarchy
  <P>Eclipse Verilog Editor provides &quot;Module Hierarch&quot; view.<BR>
  The Module Hierarchy view shows module(s) defined in current editor page
  at first. You can click &quot;+&quot; and expand hierarchical tree of module
  instantiation.<BR>
  You can copy hierarchical view as text to clipboard. So you can paste it
  to any other text editors.</P>
  <LI>Problems view
  <P>Eclipse Verilog Editor provides &quot;Problems&quot; view.<BR>
  The Problems view shows compiler error and warning messages. The compiler
  is out of Eclipse. Now you can use <A href="http://icarus.com/eda/verilog/">Icarus Verilog</A>.</P>
  <LI>VHDL support
  <P>VHDL language is supported. All Verilog features are supported in VHDL
  except Problems view</P>
  <LI>Preference page
  <P>It can modify colors and font styles in editor and command line option
  for external Verilog compiler.</P>
  <LI>Code Formatter (beta)<IMG src="new.gif" width="61" height="13" border="0">
  <P>Code formatter arranges Verilog source code just like same function with
  JDT. It corrects indent and space characters before/after operators.<BR>
  Now you are forced to my own code style because there are no preference
  page of Verilog code style. Please report your required preference of code
  style. Of course welcome to bug report with your expected code too.<BR>
  Code formatter can do on Verilog language only now. Please contribute about
  VHDL. </P>
  <LI>Console view<IMG src="new.gif" width="61" height="13" border="0">
  <P>Console view show output messages from external compiler and error messages
  from internal code parser. It make you easy to fix problems.</P>
</UL>
<H3>How to use Eclipse Verilog editor</H3>
<P><A href="install.html">Install Eclipse and Eclipse Verilog editor plug-in</A></P>
<P><A href="project.html">Start Verilog project in Eclipse</A></P>
<P><A href="feature.html">How to use features</A></P>
<H3>Update log</H3>
<DL>
  <DT>0.1.0
  <DD>is the first release
  <DT>0.1.1
  <DD>supported automatic port connection for instantiation<BR>fixed bugs about source code parsing
  <DT>0.1.2
  <DD>supported content assist
  <DT>0.1.3
  <DD>supported Module Hierarchy view
  <DT>0.2.0
  <DD>supported Problems view and external compiler<BR>supported VHDL
  <DT>0.2.1
  <DD>added keywords in Verilog.<BR>
  added preference about font style.<BR>fixed bugs which are 1000438, 992492, 992490 and 992485. Please refer <A href="http://sourceforge.net/tracker/?atid=636481&group_id=103963&func=browse">Bugs Tracker</A>.
  <DT>0.2.2
  <DD>fixed bugs which are 1036061 and 1039090.
  <DT>0.3.0
  <DD>supported Code Formatter.<BR>
  supported Console view.<BR>
  fixed bugs which are 1055081, 1067840, 1148609 and 1157885.
</DL>
<H3>Future plan</H3>
<UL>
  <LI>add code templates
  <LI>preference page of code formatter
  <LI>lint tool
  <LI>wave form view - Signals are selected from source code view
</UL>
<H3>Report and comment</H3>
<P>Please send bug report, support request and other comment to <A href="http://sourceforge.net/projects/veditor/">the project summary page</A> in SourceForge.</P>
<H3>Author</H3>
<P>Eclipse Verilog editor is written by <A href="mailto:tadashi-k@users.sourceforge.net">tadashi-k@users.sourceforge.net</A>.</P>
<H3>This project is hosted by</H3>
<P align="center"><A href="http://sourceforge.net"><IMG src="http://sourceforge.net/sflogo.php?group_id=103963&amp;type=2" width="125" height="37" border="0" alt="SourceForge.net Logo" align="middle"></A></P>
</BODY>
</HTML>