// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "10/02/2013 10:40:17"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module controller (
	clk,
	rst,
	IN,
	OUT,
	inst_err,
	state_err,
	state,
	PC_out,
	IR_out,
	MD_out,
	MEM_out);
input 	clk;
input 	rst;
input 	[7:0] IN;
output 	[7:0] OUT;
output 	inst_err;
output 	state_err;
output 	[5:0] state;
output 	[7:0] PC_out;
output 	[7:0] IR_out;
output 	[7:0] MD_out;
output 	[7:0] MEM_out;

// Design Ports Information
// IN[0]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[1]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[2]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[3]	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[4]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[5]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[7]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OUT[0]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[1]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[2]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[3]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[4]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[5]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[6]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[7]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst_err	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// state_err	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// state[0]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// state[1]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// state[2]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// state[3]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// state[4]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// state[5]	=>  Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_out[0]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_out[1]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_out[2]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_out[3]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_out[4]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_out[5]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_out[6]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_out[7]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_out[0]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_out[1]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_out[2]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_out[3]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_out[4]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_out[5]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_out[6]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_out[7]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MD_out[0]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MD_out[1]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MD_out[2]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MD_out[3]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MD_out[4]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MD_out[5]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MD_out[6]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MD_out[7]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MEM_out[0]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MEM_out[1]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MEM_out[2]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MEM_out[3]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MEM_out[4]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MEM_out[5]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MEM_out[6]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MEM_out[7]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clk	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rst	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("controller_v_fast.sdo");
// synopsys translate_on

wire \alu_unit|Add0~0_combout ;
wire \alu_unit|Add0~2_combout ;
wire \alu_unit|Add0~8_combout ;
wire \alu_unit|Add1~4_combout ;
wire \alu_unit|Add1~7 ;
wire \alu_unit|Add1~8_combout ;
wire \alu_unit|Add1~9 ;
wire \alu_unit|Add1~10_combout ;
wire \alu_unit|Add1~11 ;
wire \alu_unit|Add1~12_combout ;
wire \alu_unit|Add1~13 ;
wire \alu_unit|Add1~14_combout ;
wire \control_unit|Mux0~3_combout ;
wire \control_unit|WideOr1~0_combout ;
wire \control_unit|Mux3~1_combout ;
wire \control_unit|WideOr3~0_combout ;
wire \file_mux|Mux7~2_combout ;
wire \alu_unit|Mux8~2_combout ;
wire \alu_unit|Mux8~4_combout ;
wire \alu_unit|Equal1~1_combout ;
wire \alu_unit|Mux8~7_combout ;
wire \alu_unit|Y~3_combout ;
wire \alu_unit|Y~4_combout ;
wire \REG_file|file[2][0]~regout ;
wire \REG_file|file[3][1]~regout ;
wire \REG_file|file[3][2]~regout ;
wire \REG_file|file[2][3]~regout ;
wire \REG_file|file[2][4]~regout ;
wire \REG_file|Mux3~0_combout ;
wire \REG_file|file[1][5]~regout ;
wire \REG_file|file[0][5]~regout ;
wire \REG_file|Mux2~0_combout ;
wire \REG_file|Mux8~0_combout ;
wire \REG_file|Mux9~0_combout ;
wire \REG_file|Mux10~0_combout ;
wire \REG_file|Mux15~0_combout ;
wire \file_mux|Mux7~5_combout ;
wire \file_mux|Mux6~2_combout ;
wire \file_mux|Mux3~2_combout ;
wire \file_mux|Mux3~3_combout ;
wire \file_mux|Mux1~2_combout ;
wire \file_mux|Mux1~3_combout ;
wire \alu_unit|neg~2_combout ;
wire \file_mux|Mux7~8_combout ;
wire \file_mux|Mux6~5_combout ;
wire \file_mux|Mux4~5_combout ;
wire \file_mux|Mux3~5_combout ;
wire \file_mux|Mux2~5_combout ;
wire \file_mux|Mux1~5_combout ;
wire \REG_file|file[3][2]~feeder_combout ;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \alu_unit|Add1~0_combout ;
wire \PC|OUT[0]~8_combout ;
wire \control_unit|Mux0~6_combout ;
wire \control_unit|Mux4~0_combout ;
wire \control_unit|inst_err~0_combout ;
wire \control_unit|inst_err~2_combout ;
wire \control_unit|Mux0~2_combout ;
wire \control_unit|Mux0~0_combout ;
wire \control_unit|Mux0~4_combout ;
wire \control_unit|Mux0~5_combout ;
wire \rst~combout ;
wire \rst~clkctrl_outclk ;
wire \control_unit|Decoder2~2_combout ;
wire \control_unit|Mux0~1_combout ;
wire \control_unit|Mux1~2_combout ;
wire \control_unit|Decoder2~3_combout ;
wire \control_unit|Mux1~3_combout ;
wire \control_unit|Mux1~4_combout ;
wire \control_unit|Mux4~1_combout ;
wire \control_unit|Mux4~2_combout ;
wire \control_unit|Decoder2~0_combout ;
wire \control_unit|Decoder2~1_combout ;
wire \PC|OUT[1]~14 ;
wire \PC|OUT[2]~15_combout ;
wire \PC|OUT[2]~16 ;
wire \PC|OUT[3]~17_combout ;
wire \PC|OUT[3]~18 ;
wire \PC|OUT[4]~19_combout ;
wire \PC|OUT[4]~20 ;
wire \PC|OUT[5]~21_combout ;
wire \REG_file|file[3][7]~feeder_combout ;
wire \PC|OUT[5]~22 ;
wire \PC|OUT[6]~23_combout ;
wire \control_unit|Selector1~0_combout ;
wire \PC|OUT[0]~10_combout ;
wire \PC|OUT[0]~11_combout ;
wire \PC|OUT[0]~12_combout ;
wire \MA_addr|MA[6]~7_combout ;
wire \PC|OUT[6]~24 ;
wire \PC|OUT[7]~25_combout ;
wire \MA_addr|MA[7]~8_combout ;
wire \control_unit|WideOr10~0_combout ;
wire \control_unit|WideOr12~0_combout ;
wire \control_unit|WideOr11~0_combout ;
wire \REG_file|Decoder0~1_combout ;
wire \REG_file|file[1][1]~regout ;
wire \REG_file|Mux14~0_combout ;
wire \REG_file|Mux14~1_combout ;
wire \REG_file|B[0]~0_combout ;
wire \alu_unit|Y~1_combout ;
wire \alu_unit|Add1~1 ;
wire \alu_unit|Add1~2_combout ;
wire \file_mux|Mux7~3_combout ;
wire \alu_unit|Equal1~0_combout ;
wire \file_mux|Mux1~4_combout ;
wire \REG_file|Decoder0~0_combout ;
wire \REG_file|file[2][6]~regout ;
wire \REG_file|Decoder0~2_combout ;
wire \REG_file|file[0][6]~regout ;
wire \REG_file|Mux1~0_combout ;
wire \REG_file|file[3][6]~regout ;
wire \REG_file|file[1][6]~regout ;
wire \REG_file|Mux1~1_combout ;
wire \alu_unit|Equal1~3_combout ;
wire \REG_file|file[2][5]~regout ;
wire \REG_file|Mux10~1_combout ;
wire \alu_unit|Y~5_combout ;
wire \file_mux|Mux3~4_combout ;
wire \REG_file|file[0][4]~regout ;
wire \REG_file|Mux11~0_combout ;
wire \REG_file|file[3][4]~regout ;
wire \REG_file|Mux11~1_combout ;
wire \REG_file|file[2][2]~regout ;
wire \REG_file|file[0][2]~regout ;
wire \REG_file|Mux5~0_combout ;
wire \REG_file|Mux5~1_combout ;
wire \file_mux|Mux5~5_combout ;
wire \alu_unit|Add0~1 ;
wire \alu_unit|Add0~3 ;
wire \alu_unit|Add0~4_combout ;
wire \file_mux|Mux5~2_combout ;
wire \alu_unit|Y~2_combout ;
wire \file_mux|Mux5~3_combout ;
wire \file_mux|Mux5~4_combout ;
wire \REG_file|file[1][2]~feeder_combout ;
wire \REG_file|file[1][2]~regout ;
wire \REG_file|Mux13~0_combout ;
wire \REG_file|Mux13~1_combout ;
wire \alu_unit|Add1~3 ;
wire \alu_unit|Add1~5 ;
wire \alu_unit|Add1~6_combout ;
wire \alu_unit|Add0~5 ;
wire \alu_unit|Add0~6_combout ;
wire \file_mux|Mux4~2_combout ;
wire \file_mux|Mux4~3_combout ;
wire \file_mux|Mux4~4_combout ;
wire \REG_file|file[3][3]~regout ;
wire \REG_file|file[0][3]~regout ;
wire \REG_file|Mux12~0_combout ;
wire \REG_file|Mux12~1_combout ;
wire \alu_unit|Add0~7 ;
wire \alu_unit|Add0~9 ;
wire \alu_unit|Add0~10_combout ;
wire \file_mux|Mux2~2_combout ;
wire \file_mux|Mux2~3_combout ;
wire \file_mux|Mux2~4_combout ;
wire \REG_file|file[3][5]~regout ;
wire \REG_file|Mux2~1_combout ;
wire \REG_file|file[1][4]~feeder_combout ;
wire \REG_file|file[1][4]~regout ;
wire \REG_file|Mux3~1_combout ;
wire \alu_unit|Equal1~2_combout ;
wire \alu_unit|Equal1~4_combout ;
wire \alu_unit|LessThan0~1_cout ;
wire \alu_unit|LessThan0~3_cout ;
wire \alu_unit|LessThan0~5_cout ;
wire \alu_unit|LessThan0~7_cout ;
wire \alu_unit|LessThan0~9_cout ;
wire \alu_unit|LessThan0~11_cout ;
wire \alu_unit|LessThan0~13_cout ;
wire \alu_unit|LessThan0~14_combout ;
wire \file_mux|Mux7~4_combout ;
wire \file_mux|Mux6~3_combout ;
wire \file_mux|Mux6~4_combout ;
wire \REG_file|file[2][1]~regout ;
wire \REG_file|file[0][1]~regout ;
wire \REG_file|Mux6~0_combout ;
wire \REG_file|Mux6~1_combout ;
wire \REG_file|file[1][3]~regout ;
wire \REG_file|Mux4~0_combout ;
wire \REG_file|Mux4~1_combout ;
wire \REG_file|Decoder0~3_combout ;
wire \REG_file|file[3][7]~regout ;
wire \REG_file|file[0][7]~regout ;
wire \REG_file|file[1][7]~regout ;
wire \REG_file|Mux0~0_combout ;
wire \REG_file|Mux0~1_combout ;
wire \file_mux|Mux0~5_combout ;
wire \file_mux|Mux0~2_combout ;
wire \alu_unit|Y~7_combout ;
wire \file_mux|Mux0~3_combout ;
wire \file_mux|Mux0~4_combout ;
wire \REG_file|file[2][7]~feeder_combout ;
wire \REG_file|file[2][7]~regout ;
wire \REG_file|Mux8~1_combout ;
wire \REG_file|Mux9~1_combout ;
wire \alu_unit|Add0~11 ;
wire \alu_unit|Add0~13 ;
wire \alu_unit|Add0~15 ;
wire \alu_unit|Add0~16_combout ;
wire \alu_unit|ovr~3_combout ;
wire \control_unit|WideOr12~1_combout ;
wire \control_unit|WideOr4~0_combout ;
wire \alu_unit|Add0~14_combout ;
wire \alu_unit|Add0~12_combout ;
wire \alu_unit|Mux8~5_combout ;
wire \alu_unit|ovr~2_combout ;
wire \alu_unit|Mux8~6_combout ;
wire \alu_unit|Mux8~8_combout ;
wire \alu_unit|Y~6_combout ;
wire \alu_unit|Mux8~9_combout ;
wire \alu_unit|Mux8~10_combout ;
wire \alu_unit|Mux8~0_combout ;
wire \alu_unit|Mux8~1_combout ;
wire \alu_unit|Mux8~3_combout ;
wire \alu_unit|Mux8~11_combout ;
wire \control_unit|WideOr4~combout ;
wire \control_unit|Selector0~0_combout ;
wire \control_unit|Selector0~1_combout ;
wire \MA_addr|MA[5]~6_combout ;
wire \MA_addr|MA[4]~5_combout ;
wire \MA_addr|MA[3]~4_combout ;
wire \MA_addr|MA[2]~3_combout ;
wire \control_unit|WideOr2~0_combout ;
wire \control_unit|Mux2~3_combout ;
wire \control_unit|Mux2~2_combout ;
wire \control_unit|Mux2~4_combout ;
wire \control_unit|Mux2~5_combout ;
wire \control_unit|Mux3~0_combout ;
wire \control_unit|next_state~0_combout ;
wire \control_unit|Mux3~2_combout ;
wire \control_unit|Mux3~3_combout ;
wire \control_unit|WideOr9~0_combout ;
wire \control_unit|WideOr9~1_combout ;
wire \PC|OUT[0]~9 ;
wire \PC|OUT[1]~13_combout ;
wire \MA_addr|MA[1]~2_combout ;
wire \MA_addr|WideOr0~0_combout ;
wire \MA_addr|MA[7]~0_combout ;
wire \MA_addr|MA[0]~1_combout ;
wire \REG_file|file[1][0]~regout ;
wire \REG_file|Mux15~1_combout ;
wire \alu_unit|Y~0_combout ;
wire \file_mux|Mux7~6_combout ;
wire \file_mux|Mux7~7_combout ;
wire \REG_file|file[3][0]~regout ;
wire \REG_file|file[0][0]~regout ;
wire \REG_file|Mux7~0_combout ;
wire \REG_file|Mux7~1_combout ;
wire \control_unit|WideOr0~0_combout ;
wire \control_unit|inst_err~1_combout ;
wire \control_unit|WideOr5~0_combout ;
wire \control_unit|WideOr5~1_combout ;
wire [7:0] \REG_file|A ;
wire [7:0] \MD|Y ;
wire [7:0] \Memory|altsyncram_component|auto_generated|q_b ;
wire [7:0] \IR|Y ;
wire [7:0] \STATUS_reg|Y ;
wire [5:0] \control_unit|state ;
wire [7:0] \REG_file|B ;
wire [7:0] \PC|OUT ;

wire [7:0] \Memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \Memory|altsyncram_component|auto_generated|q_b [0] = \Memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \Memory|altsyncram_component|auto_generated|q_b [1] = \Memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \Memory|altsyncram_component|auto_generated|q_b [2] = \Memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \Memory|altsyncram_component|auto_generated|q_b [3] = \Memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \Memory|altsyncram_component|auto_generated|q_b [4] = \Memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \Memory|altsyncram_component|auto_generated|q_b [5] = \Memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \Memory|altsyncram_component|auto_generated|q_b [6] = \Memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \Memory|altsyncram_component|auto_generated|q_b [7] = \Memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

// Location: LCCOMB_X44_Y28_N12
cycloneii_lcell_comb \alu_unit|Add0~0 (
// Equation(s):
// \alu_unit|Add0~0_combout  = (\REG_file|B [0] & (\REG_file|A [0] $ (VCC))) # (!\REG_file|B [0] & (\REG_file|A [0] & VCC))
// \alu_unit|Add0~1  = CARRY((\REG_file|B [0] & \REG_file|A [0]))

	.dataa(\REG_file|B [0]),
	.datab(\REG_file|A [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu_unit|Add0~0_combout ),
	.cout(\alu_unit|Add0~1 ));
// synopsys translate_off
defparam \alu_unit|Add0~0 .lut_mask = 16'h6688;
defparam \alu_unit|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N14
cycloneii_lcell_comb \alu_unit|Add0~2 (
// Equation(s):
// \alu_unit|Add0~2_combout  = (\REG_file|A [1] & ((\REG_file|B [1] & (\alu_unit|Add0~1  & VCC)) # (!\REG_file|B [1] & (!\alu_unit|Add0~1 )))) # (!\REG_file|A [1] & ((\REG_file|B [1] & (!\alu_unit|Add0~1 )) # (!\REG_file|B [1] & ((\alu_unit|Add0~1 ) # 
// (GND)))))
// \alu_unit|Add0~3  = CARRY((\REG_file|A [1] & (!\REG_file|B [1] & !\alu_unit|Add0~1 )) # (!\REG_file|A [1] & ((!\alu_unit|Add0~1 ) # (!\REG_file|B [1]))))

	.dataa(\REG_file|A [1]),
	.datab(\REG_file|B [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu_unit|Add0~1 ),
	.combout(\alu_unit|Add0~2_combout ),
	.cout(\alu_unit|Add0~3 ));
// synopsys translate_off
defparam \alu_unit|Add0~2 .lut_mask = 16'h9617;
defparam \alu_unit|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N20
cycloneii_lcell_comb \alu_unit|Add0~8 (
// Equation(s):
// \alu_unit|Add0~8_combout  = ((\REG_file|A [4] $ (\REG_file|B [4] $ (!\alu_unit|Add0~7 )))) # (GND)
// \alu_unit|Add0~9  = CARRY((\REG_file|A [4] & ((\REG_file|B [4]) # (!\alu_unit|Add0~7 ))) # (!\REG_file|A [4] & (\REG_file|B [4] & !\alu_unit|Add0~7 )))

	.dataa(\REG_file|A [4]),
	.datab(\REG_file|B [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu_unit|Add0~7 ),
	.combout(\alu_unit|Add0~8_combout ),
	.cout(\alu_unit|Add0~9 ));
// synopsys translate_off
defparam \alu_unit|Add0~8 .lut_mask = 16'h698E;
defparam \alu_unit|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N20
cycloneii_lcell_comb \alu_unit|Add1~4 (
// Equation(s):
// \alu_unit|Add1~4_combout  = ((\REG_file|A [2] $ (\REG_file|B [2] $ (\alu_unit|Add1~3 )))) # (GND)
// \alu_unit|Add1~5  = CARRY((\REG_file|A [2] & ((!\alu_unit|Add1~3 ) # (!\REG_file|B [2]))) # (!\REG_file|A [2] & (!\REG_file|B [2] & !\alu_unit|Add1~3 )))

	.dataa(\REG_file|A [2]),
	.datab(\REG_file|B [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu_unit|Add1~3 ),
	.combout(\alu_unit|Add1~4_combout ),
	.cout(\alu_unit|Add1~5 ));
// synopsys translate_off
defparam \alu_unit|Add1~4 .lut_mask = 16'h962B;
defparam \alu_unit|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N22
cycloneii_lcell_comb \alu_unit|Add1~6 (
// Equation(s):
// \alu_unit|Add1~6_combout  = (\REG_file|A [3] & ((\REG_file|B [3] & (!\alu_unit|Add1~5 )) # (!\REG_file|B [3] & (\alu_unit|Add1~5  & VCC)))) # (!\REG_file|A [3] & ((\REG_file|B [3] & ((\alu_unit|Add1~5 ) # (GND))) # (!\REG_file|B [3] & (!\alu_unit|Add1~5 
// ))))
// \alu_unit|Add1~7  = CARRY((\REG_file|A [3] & (\REG_file|B [3] & !\alu_unit|Add1~5 )) # (!\REG_file|A [3] & ((\REG_file|B [3]) # (!\alu_unit|Add1~5 ))))

	.dataa(\REG_file|A [3]),
	.datab(\REG_file|B [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu_unit|Add1~5 ),
	.combout(\alu_unit|Add1~6_combout ),
	.cout(\alu_unit|Add1~7 ));
// synopsys translate_off
defparam \alu_unit|Add1~6 .lut_mask = 16'h694D;
defparam \alu_unit|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N24
cycloneii_lcell_comb \alu_unit|Add1~8 (
// Equation(s):
// \alu_unit|Add1~8_combout  = ((\REG_file|B [4] $ (\REG_file|A [4] $ (\alu_unit|Add1~7 )))) # (GND)
// \alu_unit|Add1~9  = CARRY((\REG_file|B [4] & (\REG_file|A [4] & !\alu_unit|Add1~7 )) # (!\REG_file|B [4] & ((\REG_file|A [4]) # (!\alu_unit|Add1~7 ))))

	.dataa(\REG_file|B [4]),
	.datab(\REG_file|A [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu_unit|Add1~7 ),
	.combout(\alu_unit|Add1~8_combout ),
	.cout(\alu_unit|Add1~9 ));
// synopsys translate_off
defparam \alu_unit|Add1~8 .lut_mask = 16'h964D;
defparam \alu_unit|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N26
cycloneii_lcell_comb \alu_unit|Add1~10 (
// Equation(s):
// \alu_unit|Add1~10_combout  = (\REG_file|A [5] & ((\REG_file|B [5] & (!\alu_unit|Add1~9 )) # (!\REG_file|B [5] & (\alu_unit|Add1~9  & VCC)))) # (!\REG_file|A [5] & ((\REG_file|B [5] & ((\alu_unit|Add1~9 ) # (GND))) # (!\REG_file|B [5] & (!\alu_unit|Add1~9 
// ))))
// \alu_unit|Add1~11  = CARRY((\REG_file|A [5] & (\REG_file|B [5] & !\alu_unit|Add1~9 )) # (!\REG_file|A [5] & ((\REG_file|B [5]) # (!\alu_unit|Add1~9 ))))

	.dataa(\REG_file|A [5]),
	.datab(\REG_file|B [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu_unit|Add1~9 ),
	.combout(\alu_unit|Add1~10_combout ),
	.cout(\alu_unit|Add1~11 ));
// synopsys translate_off
defparam \alu_unit|Add1~10 .lut_mask = 16'h694D;
defparam \alu_unit|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N28
cycloneii_lcell_comb \alu_unit|Add1~12 (
// Equation(s):
// \alu_unit|Add1~12_combout  = ((\REG_file|B [6] $ (\REG_file|A [6] $ (\alu_unit|Add1~11 )))) # (GND)
// \alu_unit|Add1~13  = CARRY((\REG_file|B [6] & (\REG_file|A [6] & !\alu_unit|Add1~11 )) # (!\REG_file|B [6] & ((\REG_file|A [6]) # (!\alu_unit|Add1~11 ))))

	.dataa(\REG_file|B [6]),
	.datab(\REG_file|A [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu_unit|Add1~11 ),
	.combout(\alu_unit|Add1~12_combout ),
	.cout(\alu_unit|Add1~13 ));
// synopsys translate_off
defparam \alu_unit|Add1~12 .lut_mask = 16'h964D;
defparam \alu_unit|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N30
cycloneii_lcell_comb \alu_unit|Add1~14 (
// Equation(s):
// \alu_unit|Add1~14_combout  = \REG_file|B [7] $ (\REG_file|A [7] $ (!\alu_unit|Add1~13 ))

	.dataa(\REG_file|B [7]),
	.datab(\REG_file|A [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu_unit|Add1~13 ),
	.combout(\alu_unit|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu_unit|Add1~14 .lut_mask = 16'h6969;
defparam \alu_unit|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N20
cycloneii_lcell_comb \control_unit|Mux0~3 (
// Equation(s):
// \control_unit|Mux0~3_combout  = (\control_unit|state [3] & (\control_unit|state [2] & !\control_unit|state [4]))

	.dataa(\control_unit|state [3]),
	.datab(\control_unit|state [2]),
	.datac(vcc),
	.datad(\control_unit|state [4]),
	.cin(gnd),
	.combout(\control_unit|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Mux0~3 .lut_mask = 16'h0088;
defparam \control_unit|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N22
cycloneii_lcell_comb \control_unit|WideOr1~0 (
// Equation(s):
// \control_unit|WideOr1~0_combout  = (\IR|Y [6] & (!\IR|Y [4] & (!\IR|Y [7] & !\IR|Y [5]))) # (!\IR|Y [6] & (((\IR|Y [5]))))

	.dataa(\IR|Y [4]),
	.datab(\IR|Y [6]),
	.datac(\IR|Y [7]),
	.datad(\IR|Y [5]),
	.cin(gnd),
	.combout(\control_unit|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|WideOr1~0 .lut_mask = 16'h3304;
defparam \control_unit|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N24
cycloneii_lcell_comb \control_unit|Mux3~1 (
// Equation(s):
// \control_unit|Mux3~1_combout  = (\control_unit|state [1] & (((\control_unit|state [4] & !\control_unit|state [2])) # (!\control_unit|state [3])))

	.dataa(\control_unit|state [4]),
	.datab(\control_unit|state [1]),
	.datac(\control_unit|state [2]),
	.datad(\control_unit|state [3]),
	.cin(gnd),
	.combout(\control_unit|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Mux3~1 .lut_mask = 16'h08CC;
defparam \control_unit|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N6
cycloneii_lcell_comb \control_unit|WideOr3~0 (
// Equation(s):
// \control_unit|WideOr3~0_combout  = (\IR|Y [6]) # ((\IR|Y [7] & (\IR|Y [4] & \IR|Y [5])))

	.dataa(\IR|Y [6]),
	.datab(\IR|Y [7]),
	.datac(\IR|Y [4]),
	.datad(\IR|Y [5]),
	.cin(gnd),
	.combout(\control_unit|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|WideOr3~0 .lut_mask = 16'hEAAA;
defparam \control_unit|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y30_N27
cycloneii_lcell_ff \STATUS_reg|Y[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\alu_unit|neg~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|WideOr12~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\STATUS_reg|Y [0]));

// Location: LCCOMB_X43_Y28_N16
cycloneii_lcell_comb \file_mux|Mux7~2 (
// Equation(s):
// \file_mux|Mux7~2_combout  = (!\IR|Y [6] & \IR|Y [5])

	.dataa(vcc),
	.datab(\IR|Y [6]),
	.datac(vcc),
	.datad(\IR|Y [5]),
	.cin(gnd),
	.combout(\file_mux|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \file_mux|Mux7~2 .lut_mask = 16'h3300;
defparam \file_mux|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N10
cycloneii_lcell_comb \alu_unit|Mux8~2 (
// Equation(s):
// \alu_unit|Mux8~2_combout  = (\IR|Y [5]) # (\IR|Y [4])

	.dataa(vcc),
	.datab(\IR|Y [5]),
	.datac(\IR|Y [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu_unit|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_unit|Mux8~2 .lut_mask = 16'hFCFC;
defparam \alu_unit|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N30
cycloneii_lcell_comb \alu_unit|Mux8~4 (
// Equation(s):
// \alu_unit|Mux8~4_combout  = (!\alu_unit|Add0~0_combout  & (!\alu_unit|Add0~2_combout  & (!\alu_unit|Add0~4_combout  & !\alu_unit|Add0~6_combout )))

	.dataa(\alu_unit|Add0~0_combout ),
	.datab(\alu_unit|Add0~2_combout ),
	.datac(\alu_unit|Add0~4_combout ),
	.datad(\alu_unit|Add0~6_combout ),
	.cin(gnd),
	.combout(\alu_unit|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu_unit|Mux8~4 .lut_mask = 16'h0001;
defparam \alu_unit|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N12
cycloneii_lcell_comb \alu_unit|Equal1~1 (
// Equation(s):
// \alu_unit|Equal1~1_combout  = (\REG_file|B [2] & (\REG_file|A [2] & (\REG_file|A [3] $ (!\REG_file|B [3])))) # (!\REG_file|B [2] & (!\REG_file|A [2] & (\REG_file|A [3] $ (!\REG_file|B [3]))))

	.dataa(\REG_file|B [2]),
	.datab(\REG_file|A [3]),
	.datac(\REG_file|A [2]),
	.datad(\REG_file|B [3]),
	.cin(gnd),
	.combout(\alu_unit|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_unit|Equal1~1 .lut_mask = 16'h8421;
defparam \alu_unit|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N10
cycloneii_lcell_comb \alu_unit|Mux8~7 (
// Equation(s):
// \alu_unit|Mux8~7_combout  = (\alu_unit|Equal1~4_combout  & (!\IR|Y [4] & !\alu_unit|LessThan0~14_combout ))

	.dataa(\alu_unit|Equal1~4_combout ),
	.datab(vcc),
	.datac(\IR|Y [4]),
	.datad(\alu_unit|LessThan0~14_combout ),
	.cin(gnd),
	.combout(\alu_unit|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu_unit|Mux8~7 .lut_mask = 16'h000A;
defparam \alu_unit|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N6
cycloneii_lcell_comb \alu_unit|Y~3 (
// Equation(s):
// \alu_unit|Y~3_combout  = (\REG_file|A [3] & \REG_file|B [3])

	.dataa(vcc),
	.datab(\REG_file|A [3]),
	.datac(vcc),
	.datad(\REG_file|B [3]),
	.cin(gnd),
	.combout(\alu_unit|Y~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_unit|Y~3 .lut_mask = 16'hCC00;
defparam \alu_unit|Y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N20
cycloneii_lcell_comb \alu_unit|Y~4 (
// Equation(s):
// \alu_unit|Y~4_combout  = (\REG_file|A [4] & \REG_file|B [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\REG_file|A [4]),
	.datad(\REG_file|B [4]),
	.cin(gnd),
	.combout(\alu_unit|Y~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu_unit|Y~4 .lut_mask = 16'hF000;
defparam \alu_unit|Y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y29_N1
cycloneii_lcell_ff \REG_file|file[2][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\file_mux|Mux7~7_combout ),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_file|file[2][0]~regout ));

// Location: LCFF_X44_Y29_N23
cycloneii_lcell_ff \REG_file|file[3][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\file_mux|Mux6~4_combout ),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_file|file[3][1]~regout ));

// Location: LCFF_X44_Y29_N27
cycloneii_lcell_ff \REG_file|file[3][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\REG_file|file[3][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_file|file[3][2]~regout ));

// Location: LCFF_X44_Y29_N5
cycloneii_lcell_ff \REG_file|file[2][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\file_mux|Mux4~4_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_file|file[2][3]~regout ));

// Location: LCFF_X44_Y29_N17
cycloneii_lcell_ff \REG_file|file[2][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\file_mux|Mux3~4_combout ),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_file|file[2][4]~regout ));

// Location: LCCOMB_X44_Y29_N16
cycloneii_lcell_comb \REG_file|Mux3~0 (
// Equation(s):
// \REG_file|Mux3~0_combout  = (\IR|Y [3] & ((\IR|Y [2]) # ((\REG_file|file[2][4]~regout )))) # (!\IR|Y [3] & (!\IR|Y [2] & ((\REG_file|file[0][4]~regout ))))

	.dataa(\IR|Y [3]),
	.datab(\IR|Y [2]),
	.datac(\REG_file|file[2][4]~regout ),
	.datad(\REG_file|file[0][4]~regout ),
	.cin(gnd),
	.combout(\REG_file|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_file|Mux3~0 .lut_mask = 16'hB9A8;
defparam \REG_file|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y29_N21
cycloneii_lcell_ff \REG_file|file[1][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\file_mux|Mux2~4_combout ),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_file|file[1][5]~regout ));

// Location: LCFF_X45_Y29_N5
cycloneii_lcell_ff \REG_file|file[0][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\file_mux|Mux2~4_combout ),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_file|file[0][5]~regout ));

// Location: LCCOMB_X43_Y29_N20
cycloneii_lcell_comb \REG_file|Mux2~0 (
// Equation(s):
// \REG_file|Mux2~0_combout  = (\IR|Y [2] & ((\IR|Y [3]) # ((\REG_file|file[1][5]~regout )))) # (!\IR|Y [2] & (!\IR|Y [3] & ((\REG_file|file[0][5]~regout ))))

	.dataa(\IR|Y [2]),
	.datab(\IR|Y [3]),
	.datac(\REG_file|file[1][5]~regout ),
	.datad(\REG_file|file[0][5]~regout ),
	.cin(gnd),
	.combout(\REG_file|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_file|Mux2~0 .lut_mask = 16'hB9A8;
defparam \REG_file|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N18
cycloneii_lcell_comb \REG_file|Mux8~0 (
// Equation(s):
// \REG_file|Mux8~0_combout  = (\IR|Y [0] & (((\IR|Y [1]) # (\REG_file|file[1][7]~regout )))) # (!\IR|Y [0] & (\REG_file|file[0][7]~regout  & (!\IR|Y [1])))

	.dataa(\REG_file|file[0][7]~regout ),
	.datab(\IR|Y [0]),
	.datac(\IR|Y [1]),
	.datad(\REG_file|file[1][7]~regout ),
	.cin(gnd),
	.combout(\REG_file|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_file|Mux8~0 .lut_mask = 16'hCEC2;
defparam \REG_file|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N6
cycloneii_lcell_comb \REG_file|Mux9~0 (
// Equation(s):
// \REG_file|Mux9~0_combout  = (\IR|Y [1] & ((\REG_file|file[2][6]~regout ) # ((\IR|Y [0])))) # (!\IR|Y [1] & (((\REG_file|file[0][6]~regout  & !\IR|Y [0]))))

	.dataa(\REG_file|file[2][6]~regout ),
	.datab(\IR|Y [1]),
	.datac(\REG_file|file[0][6]~regout ),
	.datad(\IR|Y [0]),
	.cin(gnd),
	.combout(\REG_file|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_file|Mux9~0 .lut_mask = 16'hCCB8;
defparam \REG_file|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N4
cycloneii_lcell_comb \REG_file|Mux10~0 (
// Equation(s):
// \REG_file|Mux10~0_combout  = (\IR|Y [1] & (((\IR|Y [0])))) # (!\IR|Y [1] & ((\IR|Y [0] & (\REG_file|file[1][5]~regout )) # (!\IR|Y [0] & ((\REG_file|file[0][5]~regout )))))

	.dataa(\REG_file|file[1][5]~regout ),
	.datab(\IR|Y [1]),
	.datac(\REG_file|file[0][5]~regout ),
	.datad(\IR|Y [0]),
	.cin(gnd),
	.combout(\REG_file|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_file|Mux10~0 .lut_mask = 16'hEE30;
defparam \REG_file|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N0
cycloneii_lcell_comb \REG_file|Mux15~0 (
// Equation(s):
// \REG_file|Mux15~0_combout  = (\IR|Y [1] & ((\IR|Y [0]) # ((\REG_file|file[2][0]~regout )))) # (!\IR|Y [1] & (!\IR|Y [0] & ((\REG_file|file[0][0]~regout ))))

	.dataa(\IR|Y [1]),
	.datab(\IR|Y [0]),
	.datac(\REG_file|file[2][0]~regout ),
	.datad(\REG_file|file[0][0]~regout ),
	.cin(gnd),
	.combout(\REG_file|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_file|Mux15~0 .lut_mask = 16'hB9A8;
defparam \REG_file|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N6
cycloneii_lcell_comb \file_mux|Mux7~5 (
// Equation(s):
// \file_mux|Mux7~5_combout  = (\file_mux|Mux7~2_combout  & (((\file_mux|Mux7~3_combout )))) # (!\file_mux|Mux7~2_combout  & ((\file_mux|Mux7~8_combout  & (\alu_unit|Add0~0_combout  & !\file_mux|Mux7~3_combout )) # (!\file_mux|Mux7~8_combout  & 
// ((\file_mux|Mux7~3_combout )))))

	.dataa(\file_mux|Mux7~2_combout ),
	.datab(\file_mux|Mux7~8_combout ),
	.datac(\alu_unit|Add0~0_combout ),
	.datad(\file_mux|Mux7~3_combout ),
	.cin(gnd),
	.combout(\file_mux|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \file_mux|Mux7~5 .lut_mask = 16'hBB40;
defparam \file_mux|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N10
cycloneii_lcell_comb \file_mux|Mux6~2 (
// Equation(s):
// \file_mux|Mux6~2_combout  = (\file_mux|Mux7~2_combout  & (((\file_mux|Mux7~3_combout )))) # (!\file_mux|Mux7~2_combout  & ((\file_mux|Mux6~5_combout  & (\alu_unit|Add0~2_combout  & !\file_mux|Mux7~3_combout )) # (!\file_mux|Mux6~5_combout  & 
// ((\file_mux|Mux7~3_combout )))))

	.dataa(\file_mux|Mux7~2_combout ),
	.datab(\file_mux|Mux6~5_combout ),
	.datac(\alu_unit|Add0~2_combout ),
	.datad(\file_mux|Mux7~3_combout ),
	.cin(gnd),
	.combout(\file_mux|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \file_mux|Mux6~2 .lut_mask = 16'hBB40;
defparam \file_mux|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N6
cycloneii_lcell_comb \file_mux|Mux3~2 (
// Equation(s):
// \file_mux|Mux3~2_combout  = (\file_mux|Mux3~5_combout  & (((\file_mux|Mux7~3_combout )))) # (!\file_mux|Mux3~5_combout  & (\IR|Y [4] & (!\file_mux|Mux7~3_combout  & \alu_unit|Add0~8_combout )))

	.dataa(\IR|Y [4]),
	.datab(\file_mux|Mux3~5_combout ),
	.datac(\file_mux|Mux7~3_combout ),
	.datad(\alu_unit|Add0~8_combout ),
	.cin(gnd),
	.combout(\file_mux|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \file_mux|Mux3~2 .lut_mask = 16'hC2C0;
defparam \file_mux|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N24
cycloneii_lcell_comb \file_mux|Mux3~3 (
// Equation(s):
// \file_mux|Mux3~3_combout  = (\file_mux|Mux7~4_combout  & ((\file_mux|Mux3~2_combout  & (\alu_unit|Y~4_combout )) # (!\file_mux|Mux3~2_combout  & ((\alu_unit|Add1~8_combout ))))) # (!\file_mux|Mux7~4_combout  & (((\file_mux|Mux3~2_combout ))))

	.dataa(\alu_unit|Y~4_combout ),
	.datab(\alu_unit|Add1~8_combout ),
	.datac(\file_mux|Mux7~4_combout ),
	.datad(\file_mux|Mux3~2_combout ),
	.cin(gnd),
	.combout(\file_mux|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \file_mux|Mux3~3 .lut_mask = 16'hAFC0;
defparam \file_mux|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N2
cycloneii_lcell_comb \file_mux|Mux1~2 (
// Equation(s):
// \file_mux|Mux1~2_combout  = (\file_mux|Mux7~3_combout  & (\file_mux|Mux1~5_combout )) # (!\file_mux|Mux7~3_combout  & (!\file_mux|Mux1~5_combout  & (\IR|Y [4] & \alu_unit|Add0~12_combout )))

	.dataa(\file_mux|Mux7~3_combout ),
	.datab(\file_mux|Mux1~5_combout ),
	.datac(\IR|Y [4]),
	.datad(\alu_unit|Add0~12_combout ),
	.cin(gnd),
	.combout(\file_mux|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \file_mux|Mux1~2 .lut_mask = 16'h9888;
defparam \file_mux|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N28
cycloneii_lcell_comb \file_mux|Mux1~3 (
// Equation(s):
// \file_mux|Mux1~3_combout  = (\file_mux|Mux1~2_combout  & ((\alu_unit|Y~6_combout ) # ((!\file_mux|Mux7~4_combout )))) # (!\file_mux|Mux1~2_combout  & (((\alu_unit|Add1~12_combout  & \file_mux|Mux7~4_combout ))))

	.dataa(\alu_unit|Y~6_combout ),
	.datab(\file_mux|Mux1~2_combout ),
	.datac(\alu_unit|Add1~12_combout ),
	.datad(\file_mux|Mux7~4_combout ),
	.cin(gnd),
	.combout(\file_mux|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \file_mux|Mux1~3 .lut_mask = 16'hB8CC;
defparam \file_mux|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N26
cycloneii_lcell_comb \alu_unit|neg~2 (
// Equation(s):
// \alu_unit|neg~2_combout  = (!\IR|Y [6] & (\IR|Y [5] & (!\IR|Y [4] & \alu_unit|LessThan0~14_combout )))

	.dataa(\IR|Y [6]),
	.datab(\IR|Y [5]),
	.datac(\IR|Y [4]),
	.datad(\alu_unit|LessThan0~14_combout ),
	.cin(gnd),
	.combout(\alu_unit|neg~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_unit|neg~2 .lut_mask = 16'h0400;
defparam \alu_unit|neg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N14
cycloneii_lcell_comb \file_mux|Mux7~8 (
// Equation(s):
// \file_mux|Mux7~8_combout  = (\IR|Y [4]) # ((\IR|Y [6] & ((\REG_file|A [0]) # (\IR|Y [5]))))

	.dataa(\REG_file|A [0]),
	.datab(\IR|Y [6]),
	.datac(\IR|Y [4]),
	.datad(\IR|Y [5]),
	.cin(gnd),
	.combout(\file_mux|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \file_mux|Mux7~8 .lut_mask = 16'hFCF8;
defparam \file_mux|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N8
cycloneii_lcell_comb \file_mux|Mux6~5 (
// Equation(s):
// \file_mux|Mux6~5_combout  = (\IR|Y [4]) # ((\IR|Y [6] & ((\IR|Y [5]) # (\REG_file|A [1]))))

	.dataa(\IR|Y [5]),
	.datab(\IR|Y [6]),
	.datac(\IR|Y [4]),
	.datad(\REG_file|A [1]),
	.cin(gnd),
	.combout(\file_mux|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \file_mux|Mux6~5 .lut_mask = 16'hFCF8;
defparam \file_mux|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N20
cycloneii_lcell_comb \file_mux|Mux4~5 (
// Equation(s):
// \file_mux|Mux4~5_combout  = (\IR|Y [5] & (!\IR|Y [6])) # (!\IR|Y [5] & (((!\IR|Y [4] & !\REG_file|A [3]))))

	.dataa(\IR|Y [5]),
	.datab(\IR|Y [6]),
	.datac(\IR|Y [4]),
	.datad(\REG_file|A [3]),
	.cin(gnd),
	.combout(\file_mux|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \file_mux|Mux4~5 .lut_mask = 16'h2227;
defparam \file_mux|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N18
cycloneii_lcell_comb \file_mux|Mux3~5 (
// Equation(s):
// \file_mux|Mux3~5_combout  = (\IR|Y [5] & (((!\IR|Y [6])))) # (!\IR|Y [5] & (!\IR|Y [4] & ((!\REG_file|A [4]))))

	.dataa(\IR|Y [4]),
	.datab(\IR|Y [6]),
	.datac(\REG_file|A [4]),
	.datad(\IR|Y [5]),
	.cin(gnd),
	.combout(\file_mux|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \file_mux|Mux3~5 .lut_mask = 16'h3305;
defparam \file_mux|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N12
cycloneii_lcell_comb \file_mux|Mux2~5 (
// Equation(s):
// \file_mux|Mux2~5_combout  = (\IR|Y [5] & (((!\IR|Y [6])))) # (!\IR|Y [5] & (!\IR|Y [4] & ((!\REG_file|A [5]))))

	.dataa(\IR|Y [4]),
	.datab(\IR|Y [6]),
	.datac(\REG_file|A [5]),
	.datad(\IR|Y [5]),
	.cin(gnd),
	.combout(\file_mux|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \file_mux|Mux2~5 .lut_mask = 16'h3305;
defparam \file_mux|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N30
cycloneii_lcell_comb \file_mux|Mux1~5 (
// Equation(s):
// \file_mux|Mux1~5_combout  = (\IR|Y [5] & (!\IR|Y [6])) # (!\IR|Y [5] & (((!\IR|Y [4] & !\REG_file|A [6]))))

	.dataa(\IR|Y [5]),
	.datab(\IR|Y [6]),
	.datac(\IR|Y [4]),
	.datad(\REG_file|A [6]),
	.cin(gnd),
	.combout(\file_mux|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \file_mux|Mux1~5 .lut_mask = 16'h2227;
defparam \file_mux|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N26
cycloneii_lcell_comb \REG_file|file[3][2]~feeder (
// Equation(s):
// \REG_file|file[3][2]~feeder_combout  = \file_mux|Mux5~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\file_mux|Mux5~4_combout ),
	.cin(gnd),
	.combout(\REG_file|file[3][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_file|file[3][2]~feeder .lut_mask = 16'hFF00;
defparam \REG_file|file[3][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N16
cycloneii_lcell_comb \alu_unit|Add1~0 (
// Equation(s):
// \alu_unit|Add1~0_combout  = (\REG_file|B [0] & (\REG_file|A [0] $ (VCC))) # (!\REG_file|B [0] & ((\REG_file|A [0]) # (GND)))
// \alu_unit|Add1~1  = CARRY((\REG_file|A [0]) # (!\REG_file|B [0]))

	.dataa(\REG_file|B [0]),
	.datab(\REG_file|A [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu_unit|Add1~0_combout ),
	.cout(\alu_unit|Add1~1 ));
// synopsys translate_off
defparam \alu_unit|Add1~0 .lut_mask = 16'h66DD;
defparam \alu_unit|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N14
cycloneii_lcell_comb \PC|OUT[0]~8 (
// Equation(s):
// \PC|OUT[0]~8_combout  = \PC|OUT [0] $ (VCC)
// \PC|OUT[0]~9  = CARRY(\PC|OUT [0])

	.dataa(vcc),
	.datab(\PC|OUT [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\PC|OUT[0]~8_combout ),
	.cout(\PC|OUT[0]~9 ));
// synopsys translate_off
defparam \PC|OUT[0]~8 .lut_mask = 16'h33CC;
defparam \PC|OUT[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N26
cycloneii_lcell_comb \control_unit|Mux0~6 (
// Equation(s):
// \control_unit|Mux0~6_combout  = (!\control_unit|state [4] & \control_unit|state [2])

	.dataa(\control_unit|state [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(\control_unit|state [2]),
	.cin(gnd),
	.combout(\control_unit|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Mux0~6 .lut_mask = 16'h5500;
defparam \control_unit|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N14
cycloneii_lcell_comb \control_unit|Mux4~0 (
// Equation(s):
// \control_unit|Mux4~0_combout  = (!\control_unit|state [0] & (((\control_unit|state [1]) # (!\control_unit|Mux0~6_combout )) # (!\control_unit|WideOr3~0_combout )))

	.dataa(\control_unit|WideOr3~0_combout ),
	.datab(\control_unit|Mux0~6_combout ),
	.datac(\control_unit|state [0]),
	.datad(\control_unit|state [1]),
	.cin(gnd),
	.combout(\control_unit|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Mux4~0 .lut_mask = 16'h0F07;
defparam \control_unit|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N28
cycloneii_lcell_comb \control_unit|inst_err~0 (
// Equation(s):
// \control_unit|inst_err~0_combout  = (!\control_unit|state [0] & (!\control_unit|state [4] & (!\control_unit|state [1] & !\control_unit|state [3])))

	.dataa(\control_unit|state [0]),
	.datab(\control_unit|state [4]),
	.datac(\control_unit|state [1]),
	.datad(\control_unit|state [3]),
	.cin(gnd),
	.combout(\control_unit|inst_err~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|inst_err~0 .lut_mask = 16'h0001;
defparam \control_unit|inst_err~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N24
cycloneii_lcell_comb \control_unit|inst_err~2 (
// Equation(s):
// \control_unit|inst_err~2_combout  = (\control_unit|state [2] & \control_unit|inst_err~0_combout )

	.dataa(vcc),
	.datab(\control_unit|state [2]),
	.datac(vcc),
	.datad(\control_unit|inst_err~0_combout ),
	.cin(gnd),
	.combout(\control_unit|inst_err~2_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|inst_err~2 .lut_mask = 16'hCC00;
defparam \control_unit|inst_err~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N2
cycloneii_lcell_comb \control_unit|Mux0~2 (
// Equation(s):
// \control_unit|Mux0~2_combout  = (\control_unit|state [0] & \control_unit|state [1])

	.dataa(\control_unit|state [0]),
	.datab(vcc),
	.datac(\control_unit|state [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\control_unit|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Mux0~2 .lut_mask = 16'hA0A0;
defparam \control_unit|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N30
cycloneii_lcell_comb \control_unit|Mux0~0 (
// Equation(s):
// \control_unit|Mux0~0_combout  = (\control_unit|state [4] & (!\control_unit|state [3] & ((\control_unit|state [0]) # (\control_unit|state [1]))))

	.dataa(\control_unit|state [0]),
	.datab(\control_unit|state [4]),
	.datac(\control_unit|state [1]),
	.datad(\control_unit|state [3]),
	.cin(gnd),
	.combout(\control_unit|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Mux0~0 .lut_mask = 16'h00C8;
defparam \control_unit|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N22
cycloneii_lcell_comb \control_unit|Mux0~4 (
// Equation(s):
// \control_unit|Mux0~4_combout  = (\control_unit|Mux0~1_combout ) # ((\control_unit|Mux0~0_combout ) # ((\control_unit|Mux0~3_combout  & \control_unit|Mux0~2_combout )))

	.dataa(\control_unit|Mux0~3_combout ),
	.datab(\control_unit|Mux0~2_combout ),
	.datac(\control_unit|Mux0~1_combout ),
	.datad(\control_unit|Mux0~0_combout ),
	.cin(gnd),
	.combout(\control_unit|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Mux0~4 .lut_mask = 16'hFFF8;
defparam \control_unit|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N0
cycloneii_lcell_comb \control_unit|Mux0~5 (
// Equation(s):
// \control_unit|Mux0~5_combout  = (\control_unit|inst_err~2_combout  & (!\IR|Y [6] & (\IR|Y [7]))) # (!\control_unit|inst_err~2_combout  & (((\control_unit|Mux0~4_combout ))))

	.dataa(\IR|Y [6]),
	.datab(\IR|Y [7]),
	.datac(\control_unit|inst_err~2_combout ),
	.datad(\control_unit|Mux0~4_combout ),
	.cin(gnd),
	.combout(\control_unit|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Mux0~5 .lut_mask = 16'h4F40;
defparam \control_unit|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \rst~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\rst~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rst));
// synopsys translate_off
defparam \rst~I .input_async_reset = "none";
defparam \rst~I .input_power_up = "low";
defparam \rst~I .input_register_mode = "none";
defparam \rst~I .input_sync_reset = "none";
defparam \rst~I .oe_async_reset = "none";
defparam \rst~I .oe_power_up = "low";
defparam \rst~I .oe_register_mode = "none";
defparam \rst~I .oe_sync_reset = "none";
defparam \rst~I .operation_mode = "input";
defparam \rst~I .output_async_reset = "none";
defparam \rst~I .output_power_up = "low";
defparam \rst~I .output_register_mode = "none";
defparam \rst~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \rst~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\rst~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~clkctrl_outclk ));
// synopsys translate_off
defparam \rst~clkctrl .clock_type = "global clock";
defparam \rst~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X44_Y35_N1
cycloneii_lcell_ff \control_unit|state[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\control_unit|Mux0~5_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control_unit|state [4]));

// Location: LCCOMB_X44_Y35_N4
cycloneii_lcell_comb \control_unit|Decoder2~2 (
// Equation(s):
// \control_unit|Decoder2~2_combout  = (\control_unit|state [4] & \control_unit|state [3])

	.dataa(vcc),
	.datab(\control_unit|state [4]),
	.datac(vcc),
	.datad(\control_unit|state [3]),
	.cin(gnd),
	.combout(\control_unit|Decoder2~2_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Decoder2~2 .lut_mask = 16'hCC00;
defparam \control_unit|Decoder2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N8
cycloneii_lcell_comb \control_unit|Mux0~1 (
// Equation(s):
// \control_unit|Mux0~1_combout  = (\control_unit|Decoder2~2_combout  & (\control_unit|state [1] $ (((\control_unit|state [0]) # (\control_unit|state [2])))))

	.dataa(\control_unit|state [0]),
	.datab(\control_unit|state [2]),
	.datac(\control_unit|state [1]),
	.datad(\control_unit|Decoder2~2_combout ),
	.cin(gnd),
	.combout(\control_unit|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Mux0~1 .lut_mask = 16'h1E00;
defparam \control_unit|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N12
cycloneii_lcell_comb \control_unit|Mux1~2 (
// Equation(s):
// \control_unit|Mux1~2_combout  = (!\control_unit|state [4] & ((\control_unit|state [0] & (!\control_unit|state [2])) # (!\control_unit|state [0] & ((\control_unit|state [2]) # (!\control_unit|state [1])))))

	.dataa(\control_unit|state [0]),
	.datab(\control_unit|state [2]),
	.datac(\control_unit|state [1]),
	.datad(\control_unit|state [4]),
	.cin(gnd),
	.combout(\control_unit|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Mux1~2 .lut_mask = 16'h0067;
defparam \control_unit|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N26
cycloneii_lcell_comb \control_unit|Decoder2~3 (
// Equation(s):
// \control_unit|Decoder2~3_combout  = (!\control_unit|state [3] & (\control_unit|Mux0~2_combout  & (\control_unit|state [2] & \control_unit|state [4])))

	.dataa(\control_unit|state [3]),
	.datab(\control_unit|Mux0~2_combout ),
	.datac(\control_unit|state [2]),
	.datad(\control_unit|state [4]),
	.cin(gnd),
	.combout(\control_unit|Decoder2~3_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Decoder2~3 .lut_mask = 16'h4000;
defparam \control_unit|Decoder2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N14
cycloneii_lcell_comb \control_unit|Mux1~3 (
// Equation(s):
// \control_unit|Mux1~3_combout  = (\control_unit|Mux0~1_combout ) # ((\control_unit|Decoder2~3_combout ) # ((\control_unit|state [3] & \control_unit|Mux1~2_combout )))

	.dataa(\control_unit|state [3]),
	.datab(\control_unit|Mux0~1_combout ),
	.datac(\control_unit|Mux1~2_combout ),
	.datad(\control_unit|Decoder2~3_combout ),
	.cin(gnd),
	.combout(\control_unit|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Mux1~3 .lut_mask = 16'hFFEC;
defparam \control_unit|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N10
cycloneii_lcell_comb \control_unit|Mux1~4 (
// Equation(s):
// \control_unit|Mux1~4_combout  = (\control_unit|state [2] & ((\control_unit|inst_err~0_combout  & (\control_unit|WideOr1~0_combout )) # (!\control_unit|inst_err~0_combout  & ((\control_unit|Mux1~3_combout ))))) # (!\control_unit|state [2] & 
// (((\control_unit|Mux1~3_combout ))))

	.dataa(\control_unit|WideOr1~0_combout ),
	.datab(\control_unit|state [2]),
	.datac(\control_unit|Mux1~3_combout ),
	.datad(\control_unit|inst_err~0_combout ),
	.cin(gnd),
	.combout(\control_unit|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Mux1~4 .lut_mask = 16'hB8F0;
defparam \control_unit|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y35_N11
cycloneii_lcell_ff \control_unit|state[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\control_unit|Mux1~4_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control_unit|state [3]));

// Location: LCCOMB_X44_Y34_N8
cycloneii_lcell_comb \control_unit|Mux4~1 (
// Equation(s):
// \control_unit|Mux4~1_combout  = (\control_unit|state [4] & (\control_unit|state [1] & (!\control_unit|state [2] & \control_unit|state [3]))) # (!\control_unit|state [4] & (\control_unit|state [2] & (\control_unit|state [1] $ (\control_unit|state [3]))))

	.dataa(\control_unit|state [4]),
	.datab(\control_unit|state [1]),
	.datac(\control_unit|state [2]),
	.datad(\control_unit|state [3]),
	.cin(gnd),
	.combout(\control_unit|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Mux4~1 .lut_mask = 16'h1840;
defparam \control_unit|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N28
cycloneii_lcell_comb \control_unit|Mux4~2 (
// Equation(s):
// \control_unit|Mux4~2_combout  = (\control_unit|Mux4~0_combout ) # (\control_unit|Mux4~1_combout )

	.dataa(vcc),
	.datab(\control_unit|Mux4~0_combout ),
	.datac(\control_unit|Mux4~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\control_unit|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Mux4~2 .lut_mask = 16'hFCFC;
defparam \control_unit|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y34_N29
cycloneii_lcell_ff \control_unit|state[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\control_unit|Mux4~2_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control_unit|state [0]));

// Location: LCCOMB_X44_Y34_N6
cycloneii_lcell_comb \control_unit|Decoder2~0 (
// Equation(s):
// \control_unit|Decoder2~0_combout  = (!\control_unit|state [2] & (\control_unit|state [0] & \control_unit|state [1]))

	.dataa(vcc),
	.datab(\control_unit|state [2]),
	.datac(\control_unit|state [0]),
	.datad(\control_unit|state [1]),
	.cin(gnd),
	.combout(\control_unit|Decoder2~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Decoder2~0 .lut_mask = 16'h3000;
defparam \control_unit|Decoder2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N12
cycloneii_lcell_comb \control_unit|Decoder2~1 (
// Equation(s):
// \control_unit|Decoder2~1_combout  = (\control_unit|Decoder2~0_combout  & (!\control_unit|state [4] & !\control_unit|state [3]))

	.dataa(\control_unit|Decoder2~0_combout ),
	.datab(\control_unit|state [4]),
	.datac(vcc),
	.datad(\control_unit|state [3]),
	.cin(gnd),
	.combout(\control_unit|Decoder2~1_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Decoder2~1 .lut_mask = 16'h0022;
defparam \control_unit|Decoder2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y30_N21
cycloneii_lcell_ff \IR|Y[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Memory|altsyncram_component|auto_generated|q_b [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_unit|Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|Y [6]));

// Location: LCCOMB_X48_Y35_N16
cycloneii_lcell_comb \PC|OUT[1]~13 (
// Equation(s):
// \PC|OUT[1]~13_combout  = (\PC|OUT [1] & (!\PC|OUT[0]~9 )) # (!\PC|OUT [1] & ((\PC|OUT[0]~9 ) # (GND)))
// \PC|OUT[1]~14  = CARRY((!\PC|OUT[0]~9 ) # (!\PC|OUT [1]))

	.dataa(\PC|OUT [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC|OUT[0]~9 ),
	.combout(\PC|OUT[1]~13_combout ),
	.cout(\PC|OUT[1]~14 ));
// synopsys translate_off
defparam \PC|OUT[1]~13 .lut_mask = 16'h5A5F;
defparam \PC|OUT[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N18
cycloneii_lcell_comb \PC|OUT[2]~15 (
// Equation(s):
// \PC|OUT[2]~15_combout  = (\PC|OUT [2] & (\PC|OUT[1]~14  $ (GND))) # (!\PC|OUT [2] & (!\PC|OUT[1]~14  & VCC))
// \PC|OUT[2]~16  = CARRY((\PC|OUT [2] & !\PC|OUT[1]~14 ))

	.dataa(vcc),
	.datab(\PC|OUT [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC|OUT[1]~14 ),
	.combout(\PC|OUT[2]~15_combout ),
	.cout(\PC|OUT[2]~16 ));
// synopsys translate_off
defparam \PC|OUT[2]~15 .lut_mask = 16'hC30C;
defparam \PC|OUT[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N20
cycloneii_lcell_comb \PC|OUT[3]~17 (
// Equation(s):
// \PC|OUT[3]~17_combout  = (\PC|OUT [3] & (!\PC|OUT[2]~16 )) # (!\PC|OUT [3] & ((\PC|OUT[2]~16 ) # (GND)))
// \PC|OUT[3]~18  = CARRY((!\PC|OUT[2]~16 ) # (!\PC|OUT [3]))

	.dataa(\PC|OUT [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC|OUT[2]~16 ),
	.combout(\PC|OUT[3]~17_combout ),
	.cout(\PC|OUT[3]~18 ));
// synopsys translate_off
defparam \PC|OUT[3]~17 .lut_mask = 16'h5A5F;
defparam \PC|OUT[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N22
cycloneii_lcell_comb \PC|OUT[4]~19 (
// Equation(s):
// \PC|OUT[4]~19_combout  = (\PC|OUT [4] & (\PC|OUT[3]~18  $ (GND))) # (!\PC|OUT [4] & (!\PC|OUT[3]~18  & VCC))
// \PC|OUT[4]~20  = CARRY((\PC|OUT [4] & !\PC|OUT[3]~18 ))

	.dataa(vcc),
	.datab(\PC|OUT [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC|OUT[3]~18 ),
	.combout(\PC|OUT[4]~19_combout ),
	.cout(\PC|OUT[4]~20 ));
// synopsys translate_off
defparam \PC|OUT[4]~19 .lut_mask = 16'hC30C;
defparam \PC|OUT[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N24
cycloneii_lcell_comb \PC|OUT[5]~21 (
// Equation(s):
// \PC|OUT[5]~21_combout  = (\PC|OUT [5] & (!\PC|OUT[4]~20 )) # (!\PC|OUT [5] & ((\PC|OUT[4]~20 ) # (GND)))
// \PC|OUT[5]~22  = CARRY((!\PC|OUT[4]~20 ) # (!\PC|OUT [5]))

	.dataa(\PC|OUT [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC|OUT[4]~20 ),
	.combout(\PC|OUT[5]~21_combout ),
	.cout(\PC|OUT[5]~22 ));
// synopsys translate_off
defparam \PC|OUT[5]~21 .lut_mask = 16'h5A5F;
defparam \PC|OUT[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X49_Y35_N19
cycloneii_lcell_ff \MD|Y[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Memory|altsyncram_component|auto_generated|q_b [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_unit|WideOr9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MD|Y [5]));

// Location: LCCOMB_X44_Y29_N6
cycloneii_lcell_comb \REG_file|file[3][7]~feeder (
// Equation(s):
// \REG_file|file[3][7]~feeder_combout  = \file_mux|Mux0~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\file_mux|Mux0~4_combout ),
	.cin(gnd),
	.combout(\REG_file|file[3][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_file|file[3][7]~feeder .lut_mask = 16'hFF00;
defparam \REG_file|file[3][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N26
cycloneii_lcell_comb \PC|OUT[6]~23 (
// Equation(s):
// \PC|OUT[6]~23_combout  = (\PC|OUT [6] & (\PC|OUT[5]~22  $ (GND))) # (!\PC|OUT [6] & (!\PC|OUT[5]~22  & VCC))
// \PC|OUT[6]~24  = CARRY((\PC|OUT [6] & !\PC|OUT[5]~22 ))

	.dataa(vcc),
	.datab(\PC|OUT [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC|OUT[5]~22 ),
	.combout(\PC|OUT[6]~23_combout ),
	.cout(\PC|OUT[6]~24 ));
// synopsys translate_off
defparam \PC|OUT[6]~23 .lut_mask = 16'hC30C;
defparam \PC|OUT[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N4
cycloneii_lcell_comb \control_unit|Selector1~0 (
// Equation(s):
// \control_unit|Selector1~0_combout  = (\control_unit|state [0] & (!\control_unit|state [2] & (!\control_unit|state [3] & \control_unit|state [1])))

	.dataa(\control_unit|state [0]),
	.datab(\control_unit|state [2]),
	.datac(\control_unit|state [3]),
	.datad(\control_unit|state [1]),
	.cin(gnd),
	.combout(\control_unit|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Selector1~0 .lut_mask = 16'h0200;
defparam \control_unit|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N30
cycloneii_lcell_comb \PC|OUT[0]~10 (
// Equation(s):
// \PC|OUT[0]~10_combout  = (\control_unit|state [1] & (\control_unit|state [2] & \control_unit|state [3])) # (!\control_unit|state [1] & (\control_unit|state [2] $ (\control_unit|state [3])))

	.dataa(\control_unit|state [1]),
	.datab(\control_unit|state [2]),
	.datac(\control_unit|state [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\PC|OUT[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \PC|OUT[0]~10 .lut_mask = 16'h9494;
defparam \PC|OUT[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N8
cycloneii_lcell_comb \PC|OUT[0]~11 (
// Equation(s):
// \PC|OUT[0]~11_combout  = (!\control_unit|state [0] & (\PC|OUT[0]~10_combout  & ((!\control_unit|state [1]) # (!\control_unit|WideOr4~combout ))))

	.dataa(\control_unit|state [0]),
	.datab(\PC|OUT[0]~10_combout ),
	.datac(\control_unit|WideOr4~combout ),
	.datad(\control_unit|state [1]),
	.cin(gnd),
	.combout(\PC|OUT[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \PC|OUT[0]~11 .lut_mask = 16'h0444;
defparam \PC|OUT[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N2
cycloneii_lcell_comb \PC|OUT[0]~12 (
// Equation(s):
// \PC|OUT[0]~12_combout  = (\control_unit|Selector0~1_combout ) # ((\control_unit|state [4] & ((\PC|OUT[0]~11_combout ))) # (!\control_unit|state [4] & (\control_unit|Selector1~0_combout )))

	.dataa(\control_unit|state [4]),
	.datab(\control_unit|Selector1~0_combout ),
	.datac(\PC|OUT[0]~11_combout ),
	.datad(\control_unit|Selector0~1_combout ),
	.cin(gnd),
	.combout(\PC|OUT[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \PC|OUT[0]~12 .lut_mask = 16'hFFE4;
defparam \PC|OUT[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y35_N27
cycloneii_lcell_ff \PC|OUT[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\PC|OUT[6]~23_combout ),
	.sdata(\MD|Y [6]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\control_unit|Selector0~1_combout ),
	.ena(\PC|OUT[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|OUT [6]));

// Location: LCCOMB_X49_Y35_N20
cycloneii_lcell_comb \MA_addr|MA[6]~7 (
// Equation(s):
// \MA_addr|MA[6]~7_combout  = (\control_unit|WideOr9~1_combout  & (((\MD|Y [6] & \MA_addr|MA[7]~0_combout )))) # (!\control_unit|WideOr9~1_combout  & ((\PC|OUT [6]) # ((\MD|Y [6] & \MA_addr|MA[7]~0_combout ))))

	.dataa(\control_unit|WideOr9~1_combout ),
	.datab(\PC|OUT [6]),
	.datac(\MD|Y [6]),
	.datad(\MA_addr|MA[7]~0_combout ),
	.cin(gnd),
	.combout(\MA_addr|MA[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MA_addr|MA[6]~7 .lut_mask = 16'hF444;
defparam \MA_addr|MA[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N28
cycloneii_lcell_comb \PC|OUT[7]~25 (
// Equation(s):
// \PC|OUT[7]~25_combout  = \PC|OUT[6]~24  $ (\PC|OUT [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PC|OUT [7]),
	.cin(\PC|OUT[6]~24 ),
	.combout(\PC|OUT[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \PC|OUT[7]~25 .lut_mask = 16'h0FF0;
defparam \PC|OUT[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X49_Y35_N31
cycloneii_lcell_ff \MD|Y[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Memory|altsyncram_component|auto_generated|q_b [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_unit|WideOr9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MD|Y [7]));

// Location: LCFF_X48_Y35_N29
cycloneii_lcell_ff \PC|OUT[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\PC|OUT[7]~25_combout ),
	.sdata(\MD|Y [7]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\control_unit|Selector0~1_combout ),
	.ena(\PC|OUT[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|OUT [7]));

// Location: LCCOMB_X49_Y35_N4
cycloneii_lcell_comb \MA_addr|MA[7]~8 (
// Equation(s):
// \MA_addr|MA[7]~8_combout  = (\MD|Y [7] & ((\MA_addr|MA[7]~0_combout ) # ((!\control_unit|WideOr9~1_combout  & \PC|OUT [7])))) # (!\MD|Y [7] & (((!\control_unit|WideOr9~1_combout  & \PC|OUT [7]))))

	.dataa(\MD|Y [7]),
	.datab(\MA_addr|MA[7]~0_combout ),
	.datac(\control_unit|WideOr9~1_combout ),
	.datad(\PC|OUT [7]),
	.cin(gnd),
	.combout(\MA_addr|MA[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MA_addr|MA[7]~8 .lut_mask = 16'h8F88;
defparam \MA_addr|MA[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N12
cycloneii_lcell_comb \control_unit|WideOr10~0 (
// Equation(s):
// \control_unit|WideOr10~0_combout  = (\control_unit|state [2] & ((\control_unit|state [1] & (!\control_unit|state [0] & \control_unit|state [3])) # (!\control_unit|state [1] & (\control_unit|state [0] & !\control_unit|state [3])))) # (!\control_unit|state 
// [2] & (\control_unit|state [3] & (\control_unit|state [1] $ (!\control_unit|state [0]))))

	.dataa(\control_unit|state [2]),
	.datab(\control_unit|state [1]),
	.datac(\control_unit|state [0]),
	.datad(\control_unit|state [3]),
	.cin(gnd),
	.combout(\control_unit|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|WideOr10~0 .lut_mask = 16'h4920;
defparam \control_unit|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N12
cycloneii_lcell_comb \control_unit|WideOr12~0 (
// Equation(s):
// \control_unit|WideOr12~0_combout  = (\control_unit|state [0] & (\control_unit|state [3] & (\control_unit|state [2] $ (!\control_unit|state [1])))) # (!\control_unit|state [0] & (\control_unit|state [2] & (\control_unit|state [3] $ (\control_unit|state 
// [1]))))

	.dataa(\control_unit|state [0]),
	.datab(\control_unit|state [2]),
	.datac(\control_unit|state [3]),
	.datad(\control_unit|state [1]),
	.cin(gnd),
	.combout(\control_unit|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|WideOr12~0 .lut_mask = 16'h8460;
defparam \control_unit|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N14
cycloneii_lcell_comb \control_unit|WideOr11~0 (
// Equation(s):
// \control_unit|WideOr11~0_combout  = (\control_unit|state [4] & (\control_unit|Decoder2~0_combout  & ((!\control_unit|state [3])))) # (!\control_unit|state [4] & (((\control_unit|WideOr12~0_combout ))))

	.dataa(\control_unit|state [4]),
	.datab(\control_unit|Decoder2~0_combout ),
	.datac(\control_unit|WideOr12~0_combout ),
	.datad(\control_unit|state [3]),
	.cin(gnd),
	.combout(\control_unit|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|WideOr11~0 .lut_mask = 16'h50D8;
defparam \control_unit|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N26
cycloneii_lcell_comb \REG_file|Decoder0~1 (
// Equation(s):
// \REG_file|Decoder0~1_combout  = (!\IR|Y [1] & (\control_unit|WideOr11~0_combout  & \IR|Y [0]))

	.dataa(vcc),
	.datab(\IR|Y [1]),
	.datac(\control_unit|WideOr11~0_combout ),
	.datad(\IR|Y [0]),
	.cin(gnd),
	.combout(\REG_file|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_file|Decoder0~1 .lut_mask = 16'h3000;
defparam \REG_file|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y29_N13
cycloneii_lcell_ff \REG_file|file[1][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\file_mux|Mux6~4_combout ),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_file|file[1][1]~regout ));

// Location: LCCOMB_X45_Y29_N28
cycloneii_lcell_comb \REG_file|Mux14~0 (
// Equation(s):
// \REG_file|Mux14~0_combout  = (\IR|Y [1] & (((\IR|Y [0])))) # (!\IR|Y [1] & ((\IR|Y [0] & ((\REG_file|file[1][1]~regout ))) # (!\IR|Y [0] & (\REG_file|file[0][1]~regout ))))

	.dataa(\REG_file|file[0][1]~regout ),
	.datab(\IR|Y [1]),
	.datac(\REG_file|file[1][1]~regout ),
	.datad(\IR|Y [0]),
	.cin(gnd),
	.combout(\REG_file|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_file|Mux14~0 .lut_mask = 16'hFC22;
defparam \REG_file|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N28
cycloneii_lcell_comb \REG_file|Mux14~1 (
// Equation(s):
// \REG_file|Mux14~1_combout  = (\REG_file|Mux14~0_combout  & ((\REG_file|file[3][1]~regout ) # ((!\IR|Y [1])))) # (!\REG_file|Mux14~0_combout  & (((\REG_file|file[2][1]~regout  & \IR|Y [1]))))

	.dataa(\REG_file|file[3][1]~regout ),
	.datab(\REG_file|Mux14~0_combout ),
	.datac(\REG_file|file[2][1]~regout ),
	.datad(\IR|Y [1]),
	.cin(gnd),
	.combout(\REG_file|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_file|Mux14~1 .lut_mask = 16'hB8CC;
defparam \REG_file|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N6
cycloneii_lcell_comb \REG_file|B[0]~0 (
// Equation(s):
// \REG_file|B[0]~0_combout  = (\rst~combout  & ((\control_unit|state [4] & (!\control_unit|Selector1~0_combout )) # (!\control_unit|state [4] & ((!\control_unit|WideOr12~0_combout )))))

	.dataa(\control_unit|state [4]),
	.datab(\control_unit|Selector1~0_combout ),
	.datac(\rst~combout ),
	.datad(\control_unit|WideOr12~0_combout ),
	.cin(gnd),
	.combout(\REG_file|B[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_file|B[0]~0 .lut_mask = 16'h2070;
defparam \REG_file|B[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y30_N29
cycloneii_lcell_ff \REG_file|B[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\REG_file|Mux14~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_file|B[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_file|B [1]));

// Location: LCCOMB_X43_Y30_N10
cycloneii_lcell_comb \alu_unit|Y~1 (
// Equation(s):
// \alu_unit|Y~1_combout  = (\REG_file|B [1] & \REG_file|A [1])

	.dataa(vcc),
	.datab(\REG_file|B [1]),
	.datac(\REG_file|A [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu_unit|Y~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_unit|Y~1 .lut_mask = 16'hC0C0;
defparam \alu_unit|Y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N18
cycloneii_lcell_comb \alu_unit|Add1~2 (
// Equation(s):
// \alu_unit|Add1~2_combout  = (\REG_file|A [1] & ((\REG_file|B [1] & (!\alu_unit|Add1~1 )) # (!\REG_file|B [1] & (\alu_unit|Add1~1  & VCC)))) # (!\REG_file|A [1] & ((\REG_file|B [1] & ((\alu_unit|Add1~1 ) # (GND))) # (!\REG_file|B [1] & (!\alu_unit|Add1~1 
// ))))
// \alu_unit|Add1~3  = CARRY((\REG_file|A [1] & (\REG_file|B [1] & !\alu_unit|Add1~1 )) # (!\REG_file|A [1] & ((\REG_file|B [1]) # (!\alu_unit|Add1~1 ))))

	.dataa(\REG_file|A [1]),
	.datab(\REG_file|B [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu_unit|Add1~1 ),
	.combout(\alu_unit|Add1~2_combout ),
	.cout(\alu_unit|Add1~3 ));
// synopsys translate_off
defparam \alu_unit|Add1~2 .lut_mask = 16'h694D;
defparam \alu_unit|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y30_N17
cycloneii_lcell_ff \IR|Y[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Memory|altsyncram_component|auto_generated|q_b [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_unit|Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|Y [4]));

// Location: LCCOMB_X43_Y28_N4
cycloneii_lcell_comb \file_mux|Mux7~3 (
// Equation(s):
// \file_mux|Mux7~3_combout  = (\IR|Y [6]) # ((\IR|Y [5] & \IR|Y [4]))

	.dataa(\IR|Y [5]),
	.datab(\IR|Y [6]),
	.datac(\IR|Y [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\file_mux|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \file_mux|Mux7~3 .lut_mask = 16'hECEC;
defparam \file_mux|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N2
cycloneii_lcell_comb \alu_unit|Equal1~0 (
// Equation(s):
// \alu_unit|Equal1~0_combout  = (\REG_file|A [0] & (\REG_file|B [0] & (\REG_file|B [1] $ (!\REG_file|A [1])))) # (!\REG_file|A [0] & (!\REG_file|B [0] & (\REG_file|B [1] $ (!\REG_file|A [1]))))

	.dataa(\REG_file|A [0]),
	.datab(\REG_file|B [1]),
	.datac(\REG_file|A [1]),
	.datad(\REG_file|B [0]),
	.cin(gnd),
	.combout(\alu_unit|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_unit|Equal1~0 .lut_mask = 16'h8241;
defparam \alu_unit|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y30_N1
cycloneii_lcell_ff \IR|Y[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Memory|altsyncram_component|auto_generated|q_b [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_unit|Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|Y [2]));

// Location: LCCOMB_X44_Y29_N10
cycloneii_lcell_comb \file_mux|Mux1~4 (
// Equation(s):
// \file_mux|Mux1~4_combout  = (\control_unit|WideOr10~0_combout  & ((\control_unit|state [4] & ((\Memory|altsyncram_component|auto_generated|q_b [6]))) # (!\control_unit|state [4] & (\file_mux|Mux1~3_combout )))) # (!\control_unit|WideOr10~0_combout  & 
// (((\Memory|altsyncram_component|auto_generated|q_b [6]))))

	.dataa(\file_mux|Mux1~3_combout ),
	.datab(\control_unit|WideOr10~0_combout ),
	.datac(\control_unit|state [4]),
	.datad(\Memory|altsyncram_component|auto_generated|q_b [6]),
	.cin(gnd),
	.combout(\file_mux|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \file_mux|Mux1~4 .lut_mask = 16'hFB08;
defparam \file_mux|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N16
cycloneii_lcell_comb \REG_file|Decoder0~0 (
// Equation(s):
// \REG_file|Decoder0~0_combout  = (\IR|Y [1] & (\control_unit|WideOr11~0_combout  & !\IR|Y [0]))

	.dataa(vcc),
	.datab(\IR|Y [1]),
	.datac(\control_unit|WideOr11~0_combout ),
	.datad(\IR|Y [0]),
	.cin(gnd),
	.combout(\REG_file|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_file|Decoder0~0 .lut_mask = 16'h00C0;
defparam \REG_file|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y29_N9
cycloneii_lcell_ff \REG_file|file[2][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\file_mux|Mux1~4_combout ),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_file|file[2][6]~regout ));

// Location: LCCOMB_X45_Y29_N12
cycloneii_lcell_comb \REG_file|Decoder0~2 (
// Equation(s):
// \REG_file|Decoder0~2_combout  = (!\IR|Y [1] & (\control_unit|WideOr11~0_combout  & !\IR|Y [0]))

	.dataa(vcc),
	.datab(\IR|Y [1]),
	.datac(\control_unit|WideOr11~0_combout ),
	.datad(\IR|Y [0]),
	.cin(gnd),
	.combout(\REG_file|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_file|Decoder0~2 .lut_mask = 16'h0030;
defparam \REG_file|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y29_N7
cycloneii_lcell_ff \REG_file|file[0][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\file_mux|Mux1~4_combout ),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_file|file[0][6]~regout ));

// Location: LCCOMB_X44_Y29_N8
cycloneii_lcell_comb \REG_file|Mux1~0 (
// Equation(s):
// \REG_file|Mux1~0_combout  = (\IR|Y [3] & ((\IR|Y [2]) # ((\REG_file|file[2][6]~regout )))) # (!\IR|Y [3] & (!\IR|Y [2] & ((\REG_file|file[0][6]~regout ))))

	.dataa(\IR|Y [3]),
	.datab(\IR|Y [2]),
	.datac(\REG_file|file[2][6]~regout ),
	.datad(\REG_file|file[0][6]~regout ),
	.cin(gnd),
	.combout(\REG_file|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_file|Mux1~0 .lut_mask = 16'hB9A8;
defparam \REG_file|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y29_N11
cycloneii_lcell_ff \REG_file|file[3][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\file_mux|Mux1~4_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_file|file[3][6]~regout ));

// Location: LCFF_X43_Y29_N31
cycloneii_lcell_ff \REG_file|file[1][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\file_mux|Mux1~4_combout ),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_file|file[1][6]~regout ));

// Location: LCCOMB_X43_Y29_N24
cycloneii_lcell_comb \REG_file|Mux1~1 (
// Equation(s):
// \REG_file|Mux1~1_combout  = (\IR|Y [2] & ((\REG_file|Mux1~0_combout  & (\REG_file|file[3][6]~regout )) # (!\REG_file|Mux1~0_combout  & ((\REG_file|file[1][6]~regout ))))) # (!\IR|Y [2] & (\REG_file|Mux1~0_combout ))

	.dataa(\IR|Y [2]),
	.datab(\REG_file|Mux1~0_combout ),
	.datac(\REG_file|file[3][6]~regout ),
	.datad(\REG_file|file[1][6]~regout ),
	.cin(gnd),
	.combout(\REG_file|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_file|Mux1~1 .lut_mask = 16'hE6C4;
defparam \REG_file|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y29_N25
cycloneii_lcell_ff \REG_file|A[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\REG_file|Mux1~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_file|B[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_file|A [6]));

// Location: LCCOMB_X44_Y28_N10
cycloneii_lcell_comb \alu_unit|Equal1~3 (
// Equation(s):
// \alu_unit|Equal1~3_combout  = (\REG_file|B [6] & (\REG_file|A [6] & (\REG_file|B [7] $ (!\REG_file|A [7])))) # (!\REG_file|B [6] & (!\REG_file|A [6] & (\REG_file|B [7] $ (!\REG_file|A [7]))))

	.dataa(\REG_file|B [6]),
	.datab(\REG_file|B [7]),
	.datac(\REG_file|A [6]),
	.datad(\REG_file|A [7]),
	.cin(gnd),
	.combout(\alu_unit|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_unit|Equal1~3 .lut_mask = 16'h8421;
defparam \alu_unit|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y29_N21
cycloneii_lcell_ff \REG_file|file[2][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\file_mux|Mux2~4_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_file|file[2][5]~regout ));

// Location: LCCOMB_X43_Y29_N28
cycloneii_lcell_comb \REG_file|Mux10~1 (
// Equation(s):
// \REG_file|Mux10~1_combout  = (\REG_file|Mux10~0_combout  & (((\REG_file|file[3][5]~regout ) # (!\IR|Y [1])))) # (!\REG_file|Mux10~0_combout  & (\REG_file|file[2][5]~regout  & (\IR|Y [1])))

	.dataa(\REG_file|Mux10~0_combout ),
	.datab(\REG_file|file[2][5]~regout ),
	.datac(\IR|Y [1]),
	.datad(\REG_file|file[3][5]~regout ),
	.cin(gnd),
	.combout(\REG_file|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_file|Mux10~1 .lut_mask = 16'hEA4A;
defparam \REG_file|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y29_N29
cycloneii_lcell_ff \REG_file|B[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\REG_file|Mux10~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_file|B[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_file|B [5]));

// Location: LCCOMB_X44_Y27_N30
cycloneii_lcell_comb \alu_unit|Y~5 (
// Equation(s):
// \alu_unit|Y~5_combout  = (\REG_file|A [5] & \REG_file|B [5])

	.dataa(vcc),
	.datab(\REG_file|A [5]),
	.datac(\REG_file|B [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu_unit|Y~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu_unit|Y~5 .lut_mask = 16'hC0C0;
defparam \alu_unit|Y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N2
cycloneii_lcell_comb \file_mux|Mux3~4 (
// Equation(s):
// \file_mux|Mux3~4_combout  = (\control_unit|WideOr10~0_combout  & ((\control_unit|state [4] & ((\Memory|altsyncram_component|auto_generated|q_b [4]))) # (!\control_unit|state [4] & (\file_mux|Mux3~3_combout )))) # (!\control_unit|WideOr10~0_combout  & 
// (((\Memory|altsyncram_component|auto_generated|q_b [4]))))

	.dataa(\file_mux|Mux3~3_combout ),
	.datab(\control_unit|WideOr10~0_combout ),
	.datac(\control_unit|state [4]),
	.datad(\Memory|altsyncram_component|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\file_mux|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \file_mux|Mux3~4 .lut_mask = 16'hFB08;
defparam \file_mux|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y29_N3
cycloneii_lcell_ff \REG_file|file[0][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\file_mux|Mux3~4_combout ),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_file|file[0][4]~regout ));

// Location: LCCOMB_X45_Y29_N2
cycloneii_lcell_comb \REG_file|Mux11~0 (
// Equation(s):
// \REG_file|Mux11~0_combout  = (\IR|Y [1] & ((\REG_file|file[2][4]~regout ) # ((\IR|Y [0])))) # (!\IR|Y [1] & (((\REG_file|file[0][4]~regout  & !\IR|Y [0]))))

	.dataa(\REG_file|file[2][4]~regout ),
	.datab(\IR|Y [1]),
	.datac(\REG_file|file[0][4]~regout ),
	.datad(\IR|Y [0]),
	.cin(gnd),
	.combout(\REG_file|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_file|Mux11~0 .lut_mask = 16'hCCB8;
defparam \REG_file|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y29_N3
cycloneii_lcell_ff \REG_file|file[3][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\file_mux|Mux3~4_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_file|file[3][4]~regout ));

// Location: LCCOMB_X43_Y29_N6
cycloneii_lcell_comb \REG_file|Mux11~1 (
// Equation(s):
// \REG_file|Mux11~1_combout  = (\REG_file|Mux11~0_combout  & (((\REG_file|file[3][4]~regout ) # (!\IR|Y [0])))) # (!\REG_file|Mux11~0_combout  & (\REG_file|file[1][4]~regout  & (\IR|Y [0])))

	.dataa(\REG_file|file[1][4]~regout ),
	.datab(\REG_file|Mux11~0_combout ),
	.datac(\IR|Y [0]),
	.datad(\REG_file|file[3][4]~regout ),
	.cin(gnd),
	.combout(\REG_file|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_file|Mux11~1 .lut_mask = 16'hEC2C;
defparam \REG_file|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y29_N7
cycloneii_lcell_ff \REG_file|B[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\REG_file|Mux11~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_file|B[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_file|B [4]));

// Location: LCFF_X44_Y29_N25
cycloneii_lcell_ff \REG_file|file[2][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\file_mux|Mux5~4_combout ),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_file|file[2][2]~regout ));

// Location: LCFF_X45_Y29_N31
cycloneii_lcell_ff \REG_file|file[0][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\file_mux|Mux5~4_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_file|file[0][2]~regout ));

// Location: LCCOMB_X44_Y29_N24
cycloneii_lcell_comb \REG_file|Mux5~0 (
// Equation(s):
// \REG_file|Mux5~0_combout  = (\IR|Y [3] & ((\IR|Y [2]) # ((\REG_file|file[2][2]~regout )))) # (!\IR|Y [3] & (!\IR|Y [2] & ((\REG_file|file[0][2]~regout ))))

	.dataa(\IR|Y [3]),
	.datab(\IR|Y [2]),
	.datac(\REG_file|file[2][2]~regout ),
	.datad(\REG_file|file[0][2]~regout ),
	.cin(gnd),
	.combout(\REG_file|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_file|Mux5~0 .lut_mask = 16'hB9A8;
defparam \REG_file|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N0
cycloneii_lcell_comb \REG_file|Mux5~1 (
// Equation(s):
// \REG_file|Mux5~1_combout  = (\IR|Y [2] & ((\REG_file|Mux5~0_combout  & (\REG_file|file[3][2]~regout )) # (!\REG_file|Mux5~0_combout  & ((\REG_file|file[1][2]~regout ))))) # (!\IR|Y [2] & (((\REG_file|Mux5~0_combout ))))

	.dataa(\REG_file|file[3][2]~regout ),
	.datab(\REG_file|file[1][2]~regout ),
	.datac(\IR|Y [2]),
	.datad(\REG_file|Mux5~0_combout ),
	.cin(gnd),
	.combout(\REG_file|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_file|Mux5~1 .lut_mask = 16'hAFC0;
defparam \REG_file|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y29_N1
cycloneii_lcell_ff \REG_file|A[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\REG_file|Mux5~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_file|B[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_file|A [2]));

// Location: LCCOMB_X43_Y28_N18
cycloneii_lcell_comb \file_mux|Mux5~5 (
// Equation(s):
// \file_mux|Mux5~5_combout  = (\IR|Y [4]) # ((\IR|Y [6] & ((\IR|Y [5]) # (\REG_file|A [2]))))

	.dataa(\IR|Y [5]),
	.datab(\IR|Y [6]),
	.datac(\IR|Y [4]),
	.datad(\REG_file|A [2]),
	.cin(gnd),
	.combout(\file_mux|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \file_mux|Mux5~5 .lut_mask = 16'hFCF8;
defparam \file_mux|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N16
cycloneii_lcell_comb \alu_unit|Add0~4 (
// Equation(s):
// \alu_unit|Add0~4_combout  = ((\REG_file|B [2] $ (\REG_file|A [2] $ (!\alu_unit|Add0~3 )))) # (GND)
// \alu_unit|Add0~5  = CARRY((\REG_file|B [2] & ((\REG_file|A [2]) # (!\alu_unit|Add0~3 ))) # (!\REG_file|B [2] & (\REG_file|A [2] & !\alu_unit|Add0~3 )))

	.dataa(\REG_file|B [2]),
	.datab(\REG_file|A [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu_unit|Add0~3 ),
	.combout(\alu_unit|Add0~4_combout ),
	.cout(\alu_unit|Add0~5 ));
// synopsys translate_off
defparam \alu_unit|Add0~4 .lut_mask = 16'h698E;
defparam \alu_unit|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N22
cycloneii_lcell_comb \file_mux|Mux5~2 (
// Equation(s):
// \file_mux|Mux5~2_combout  = (\file_mux|Mux7~2_combout  & (((\file_mux|Mux7~3_combout )))) # (!\file_mux|Mux7~2_combout  & ((\file_mux|Mux5~5_combout  & (\alu_unit|Add0~4_combout  & !\file_mux|Mux7~3_combout )) # (!\file_mux|Mux5~5_combout  & 
// ((\file_mux|Mux7~3_combout )))))

	.dataa(\file_mux|Mux7~2_combout ),
	.datab(\file_mux|Mux5~5_combout ),
	.datac(\alu_unit|Add0~4_combout ),
	.datad(\file_mux|Mux7~3_combout ),
	.cin(gnd),
	.combout(\file_mux|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \file_mux|Mux5~2 .lut_mask = 16'hBB40;
defparam \file_mux|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N20
cycloneii_lcell_comb \alu_unit|Y~2 (
// Equation(s):
// \alu_unit|Y~2_combout  = (\REG_file|B [2] & \REG_file|A [2])

	.dataa(\REG_file|B [2]),
	.datab(vcc),
	.datac(\REG_file|A [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu_unit|Y~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_unit|Y~2 .lut_mask = 16'hA0A0;
defparam \alu_unit|Y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N26
cycloneii_lcell_comb \file_mux|Mux5~3 (
// Equation(s):
// \file_mux|Mux5~3_combout  = (\file_mux|Mux5~2_combout  & (((\alu_unit|Y~2_combout ) # (!\file_mux|Mux7~4_combout )))) # (!\file_mux|Mux5~2_combout  & (\alu_unit|Add1~4_combout  & ((\file_mux|Mux7~4_combout ))))

	.dataa(\alu_unit|Add1~4_combout ),
	.datab(\file_mux|Mux5~2_combout ),
	.datac(\alu_unit|Y~2_combout ),
	.datad(\file_mux|Mux7~4_combout ),
	.cin(gnd),
	.combout(\file_mux|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \file_mux|Mux5~3 .lut_mask = 16'hE2CC;
defparam \file_mux|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N30
cycloneii_lcell_comb \file_mux|Mux5~4 (
// Equation(s):
// \file_mux|Mux5~4_combout  = (\control_unit|state [4] & (((\Memory|altsyncram_component|auto_generated|q_b [2])))) # (!\control_unit|state [4] & ((\control_unit|WideOr10~0_combout  & ((\file_mux|Mux5~3_combout ))) # (!\control_unit|WideOr10~0_combout  & 
// (\Memory|altsyncram_component|auto_generated|q_b [2]))))

	.dataa(\control_unit|state [4]),
	.datab(\control_unit|WideOr10~0_combout ),
	.datac(\Memory|altsyncram_component|auto_generated|q_b [2]),
	.datad(\file_mux|Mux5~3_combout ),
	.cin(gnd),
	.combout(\file_mux|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \file_mux|Mux5~4 .lut_mask = 16'hF4B0;
defparam \file_mux|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N22
cycloneii_lcell_comb \REG_file|file[1][2]~feeder (
// Equation(s):
// \REG_file|file[1][2]~feeder_combout  = \file_mux|Mux5~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\file_mux|Mux5~4_combout ),
	.cin(gnd),
	.combout(\REG_file|file[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_file|file[1][2]~feeder .lut_mask = 16'hFF00;
defparam \REG_file|file[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y29_N23
cycloneii_lcell_ff \REG_file|file[1][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\REG_file|file[1][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_file|file[1][2]~regout ));

// Location: LCCOMB_X45_Y29_N10
cycloneii_lcell_comb \REG_file|Mux13~0 (
// Equation(s):
// \REG_file|Mux13~0_combout  = (\IR|Y [1] & (((\REG_file|file[2][2]~regout ) # (\IR|Y [0])))) # (!\IR|Y [1] & (\REG_file|file[0][2]~regout  & ((!\IR|Y [0]))))

	.dataa(\REG_file|file[0][2]~regout ),
	.datab(\IR|Y [1]),
	.datac(\REG_file|file[2][2]~regout ),
	.datad(\IR|Y [0]),
	.cin(gnd),
	.combout(\REG_file|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_file|Mux13~0 .lut_mask = 16'hCCE2;
defparam \REG_file|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N18
cycloneii_lcell_comb \REG_file|Mux13~1 (
// Equation(s):
// \REG_file|Mux13~1_combout  = (\IR|Y [0] & ((\REG_file|Mux13~0_combout  & (\REG_file|file[3][2]~regout )) # (!\REG_file|Mux13~0_combout  & ((\REG_file|file[1][2]~regout ))))) # (!\IR|Y [0] & (((\REG_file|Mux13~0_combout ))))

	.dataa(\REG_file|file[3][2]~regout ),
	.datab(\REG_file|file[1][2]~regout ),
	.datac(\IR|Y [0]),
	.datad(\REG_file|Mux13~0_combout ),
	.cin(gnd),
	.combout(\REG_file|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_file|Mux13~1 .lut_mask = 16'hAFC0;
defparam \REG_file|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y29_N19
cycloneii_lcell_ff \REG_file|B[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\REG_file|Mux13~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_file|B[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_file|B [2]));

// Location: LCCOMB_X44_Y28_N18
cycloneii_lcell_comb \alu_unit|Add0~6 (
// Equation(s):
// \alu_unit|Add0~6_combout  = (\REG_file|A [3] & ((\REG_file|B [3] & (\alu_unit|Add0~5  & VCC)) # (!\REG_file|B [3] & (!\alu_unit|Add0~5 )))) # (!\REG_file|A [3] & ((\REG_file|B [3] & (!\alu_unit|Add0~5 )) # (!\REG_file|B [3] & ((\alu_unit|Add0~5 ) # 
// (GND)))))
// \alu_unit|Add0~7  = CARRY((\REG_file|A [3] & (!\REG_file|B [3] & !\alu_unit|Add0~5 )) # (!\REG_file|A [3] & ((!\alu_unit|Add0~5 ) # (!\REG_file|B [3]))))

	.dataa(\REG_file|A [3]),
	.datab(\REG_file|B [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu_unit|Add0~5 ),
	.combout(\alu_unit|Add0~6_combout ),
	.cout(\alu_unit|Add0~7 ));
// synopsys translate_off
defparam \alu_unit|Add0~6 .lut_mask = 16'h9617;
defparam \alu_unit|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N0
cycloneii_lcell_comb \file_mux|Mux4~2 (
// Equation(s):
// \file_mux|Mux4~2_combout  = (\file_mux|Mux4~5_combout  & (((\file_mux|Mux7~3_combout )))) # (!\file_mux|Mux4~5_combout  & (\alu_unit|Add0~6_combout  & (\IR|Y [4] & !\file_mux|Mux7~3_combout )))

	.dataa(\file_mux|Mux4~5_combout ),
	.datab(\alu_unit|Add0~6_combout ),
	.datac(\IR|Y [4]),
	.datad(\file_mux|Mux7~3_combout ),
	.cin(gnd),
	.combout(\file_mux|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \file_mux|Mux4~2 .lut_mask = 16'hAA40;
defparam \file_mux|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N4
cycloneii_lcell_comb \file_mux|Mux4~3 (
// Equation(s):
// \file_mux|Mux4~3_combout  = (\file_mux|Mux4~2_combout  & ((\alu_unit|Y~3_combout ) # ((!\file_mux|Mux7~4_combout )))) # (!\file_mux|Mux4~2_combout  & (((\alu_unit|Add1~6_combout  & \file_mux|Mux7~4_combout ))))

	.dataa(\alu_unit|Y~3_combout ),
	.datab(\alu_unit|Add1~6_combout ),
	.datac(\file_mux|Mux4~2_combout ),
	.datad(\file_mux|Mux7~4_combout ),
	.cin(gnd),
	.combout(\file_mux|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \file_mux|Mux4~3 .lut_mask = 16'hACF0;
defparam \file_mux|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N4
cycloneii_lcell_comb \file_mux|Mux4~4 (
// Equation(s):
// \file_mux|Mux4~4_combout  = (\control_unit|WideOr10~0_combout  & ((\control_unit|state [4] & (\Memory|altsyncram_component|auto_generated|q_b [3])) # (!\control_unit|state [4] & ((\file_mux|Mux4~3_combout ))))) # (!\control_unit|WideOr10~0_combout  & 
// (\Memory|altsyncram_component|auto_generated|q_b [3]))

	.dataa(\Memory|altsyncram_component|auto_generated|q_b [3]),
	.datab(\control_unit|WideOr10~0_combout ),
	.datac(\control_unit|state [4]),
	.datad(\file_mux|Mux4~3_combout ),
	.cin(gnd),
	.combout(\file_mux|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \file_mux|Mux4~4 .lut_mask = 16'hAEA2;
defparam \file_mux|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y29_N15
cycloneii_lcell_ff \REG_file|file[3][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\file_mux|Mux4~4_combout ),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_file|file[3][3]~regout ));

// Location: LCFF_X45_Y29_N9
cycloneii_lcell_ff \REG_file|file[0][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\file_mux|Mux4~4_combout ),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_file|file[0][3]~regout ));

// Location: LCCOMB_X45_Y29_N8
cycloneii_lcell_comb \REG_file|Mux12~0 (
// Equation(s):
// \REG_file|Mux12~0_combout  = (\IR|Y [1] & (((\IR|Y [0])))) # (!\IR|Y [1] & ((\IR|Y [0] & (\REG_file|file[1][3]~regout )) # (!\IR|Y [0] & ((\REG_file|file[0][3]~regout )))))

	.dataa(\REG_file|file[1][3]~regout ),
	.datab(\IR|Y [1]),
	.datac(\REG_file|file[0][3]~regout ),
	.datad(\IR|Y [0]),
	.cin(gnd),
	.combout(\REG_file|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_file|Mux12~0 .lut_mask = 16'hEE30;
defparam \REG_file|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N16
cycloneii_lcell_comb \REG_file|Mux12~1 (
// Equation(s):
// \REG_file|Mux12~1_combout  = (\IR|Y [1] & ((\REG_file|Mux12~0_combout  & ((\REG_file|file[3][3]~regout ))) # (!\REG_file|Mux12~0_combout  & (\REG_file|file[2][3]~regout )))) # (!\IR|Y [1] & (((\REG_file|Mux12~0_combout ))))

	.dataa(\REG_file|file[2][3]~regout ),
	.datab(\REG_file|file[3][3]~regout ),
	.datac(\IR|Y [1]),
	.datad(\REG_file|Mux12~0_combout ),
	.cin(gnd),
	.combout(\REG_file|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_file|Mux12~1 .lut_mask = 16'hCFA0;
defparam \REG_file|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y29_N17
cycloneii_lcell_ff \REG_file|B[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\REG_file|Mux12~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_file|B[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_file|B [3]));

// Location: LCCOMB_X44_Y28_N22
cycloneii_lcell_comb \alu_unit|Add0~10 (
// Equation(s):
// \alu_unit|Add0~10_combout  = (\REG_file|B [5] & ((\REG_file|A [5] & (\alu_unit|Add0~9  & VCC)) # (!\REG_file|A [5] & (!\alu_unit|Add0~9 )))) # (!\REG_file|B [5] & ((\REG_file|A [5] & (!\alu_unit|Add0~9 )) # (!\REG_file|A [5] & ((\alu_unit|Add0~9 ) # 
// (GND)))))
// \alu_unit|Add0~11  = CARRY((\REG_file|B [5] & (!\REG_file|A [5] & !\alu_unit|Add0~9 )) # (!\REG_file|B [5] & ((!\alu_unit|Add0~9 ) # (!\REG_file|A [5]))))

	.dataa(\REG_file|B [5]),
	.datab(\REG_file|A [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu_unit|Add0~9 ),
	.combout(\alu_unit|Add0~10_combout ),
	.cout(\alu_unit|Add0~11 ));
// synopsys translate_off
defparam \alu_unit|Add0~10 .lut_mask = 16'h9617;
defparam \alu_unit|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N2
cycloneii_lcell_comb \file_mux|Mux2~2 (
// Equation(s):
// \file_mux|Mux2~2_combout  = (\file_mux|Mux2~5_combout  & (((\file_mux|Mux7~3_combout )))) # (!\file_mux|Mux2~5_combout  & (\alu_unit|Add0~10_combout  & (\IR|Y [4] & !\file_mux|Mux7~3_combout )))

	.dataa(\file_mux|Mux2~5_combout ),
	.datab(\alu_unit|Add0~10_combout ),
	.datac(\IR|Y [4]),
	.datad(\file_mux|Mux7~3_combout ),
	.cin(gnd),
	.combout(\file_mux|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \file_mux|Mux2~2 .lut_mask = 16'hAA40;
defparam \file_mux|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N28
cycloneii_lcell_comb \file_mux|Mux2~3 (
// Equation(s):
// \file_mux|Mux2~3_combout  = (\file_mux|Mux7~4_combout  & ((\file_mux|Mux2~2_combout  & ((\alu_unit|Y~5_combout ))) # (!\file_mux|Mux2~2_combout  & (\alu_unit|Add1~10_combout )))) # (!\file_mux|Mux7~4_combout  & (((\file_mux|Mux2~2_combout ))))

	.dataa(\alu_unit|Add1~10_combout ),
	.datab(\alu_unit|Y~5_combout ),
	.datac(\file_mux|Mux7~4_combout ),
	.datad(\file_mux|Mux2~2_combout ),
	.cin(gnd),
	.combout(\file_mux|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \file_mux|Mux2~3 .lut_mask = 16'hCFA0;
defparam \file_mux|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N20
cycloneii_lcell_comb \file_mux|Mux2~4 (
// Equation(s):
// \file_mux|Mux2~4_combout  = (\control_unit|state [4] & (\Memory|altsyncram_component|auto_generated|q_b [5])) # (!\control_unit|state [4] & ((\control_unit|WideOr10~0_combout  & ((\file_mux|Mux2~3_combout ))) # (!\control_unit|WideOr10~0_combout  & 
// (\Memory|altsyncram_component|auto_generated|q_b [5]))))

	.dataa(\Memory|altsyncram_component|auto_generated|q_b [5]),
	.datab(\file_mux|Mux2~3_combout ),
	.datac(\control_unit|state [4]),
	.datad(\control_unit|WideOr10~0_combout ),
	.cin(gnd),
	.combout(\file_mux|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \file_mux|Mux2~4 .lut_mask = 16'hACAA;
defparam \file_mux|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y29_N31
cycloneii_lcell_ff \REG_file|file[3][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\file_mux|Mux2~4_combout ),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_file|file[3][5]~regout ));

// Location: LCFF_X44_Y30_N3
cycloneii_lcell_ff \IR|Y[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Memory|altsyncram_component|auto_generated|q_b [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_unit|Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|Y [3]));

// Location: LCCOMB_X43_Y29_N14
cycloneii_lcell_comb \REG_file|Mux2~1 (
// Equation(s):
// \REG_file|Mux2~1_combout  = (\REG_file|Mux2~0_combout  & ((\REG_file|file[3][5]~regout ) # ((!\IR|Y [3])))) # (!\REG_file|Mux2~0_combout  & (((\IR|Y [3] & \REG_file|file[2][5]~regout ))))

	.dataa(\REG_file|Mux2~0_combout ),
	.datab(\REG_file|file[3][5]~regout ),
	.datac(\IR|Y [3]),
	.datad(\REG_file|file[2][5]~regout ),
	.cin(gnd),
	.combout(\REG_file|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_file|Mux2~1 .lut_mask = 16'hDA8A;
defparam \REG_file|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y29_N15
cycloneii_lcell_ff \REG_file|A[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\REG_file|Mux2~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_file|B[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_file|A [5]));

// Location: LCCOMB_X43_Y29_N10
cycloneii_lcell_comb \REG_file|file[1][4]~feeder (
// Equation(s):
// \REG_file|file[1][4]~feeder_combout  = \file_mux|Mux3~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\file_mux|Mux3~4_combout ),
	.cin(gnd),
	.combout(\REG_file|file[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_file|file[1][4]~feeder .lut_mask = 16'hFF00;
defparam \REG_file|file[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y29_N11
cycloneii_lcell_ff \REG_file|file[1][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\REG_file|file[1][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_file|file[1][4]~regout ));

// Location: LCCOMB_X43_Y29_N4
cycloneii_lcell_comb \REG_file|Mux3~1 (
// Equation(s):
// \REG_file|Mux3~1_combout  = (\REG_file|Mux3~0_combout  & (((\REG_file|file[3][4]~regout ) # (!\IR|Y [2])))) # (!\REG_file|Mux3~0_combout  & (\REG_file|file[1][4]~regout  & (\IR|Y [2])))

	.dataa(\REG_file|Mux3~0_combout ),
	.datab(\REG_file|file[1][4]~regout ),
	.datac(\IR|Y [2]),
	.datad(\REG_file|file[3][4]~regout ),
	.cin(gnd),
	.combout(\REG_file|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_file|Mux3~1 .lut_mask = 16'hEA4A;
defparam \REG_file|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y29_N5
cycloneii_lcell_ff \REG_file|A[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\REG_file|Mux3~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_file|B[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_file|A [4]));

// Location: LCCOMB_X44_Y27_N16
cycloneii_lcell_comb \alu_unit|Equal1~2 (
// Equation(s):
// \alu_unit|Equal1~2_combout  = (\REG_file|B [5] & (\REG_file|A [5] & (\REG_file|A [4] $ (!\REG_file|B [4])))) # (!\REG_file|B [5] & (!\REG_file|A [5] & (\REG_file|A [4] $ (!\REG_file|B [4]))))

	.dataa(\REG_file|B [5]),
	.datab(\REG_file|A [5]),
	.datac(\REG_file|A [4]),
	.datad(\REG_file|B [4]),
	.cin(gnd),
	.combout(\alu_unit|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_unit|Equal1~2 .lut_mask = 16'h9009;
defparam \alu_unit|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N30
cycloneii_lcell_comb \alu_unit|Equal1~4 (
// Equation(s):
// \alu_unit|Equal1~4_combout  = (\alu_unit|Equal1~1_combout  & (\alu_unit|Equal1~0_combout  & (\alu_unit|Equal1~3_combout  & \alu_unit|Equal1~2_combout )))

	.dataa(\alu_unit|Equal1~1_combout ),
	.datab(\alu_unit|Equal1~0_combout ),
	.datac(\alu_unit|Equal1~3_combout ),
	.datad(\alu_unit|Equal1~2_combout ),
	.cin(gnd),
	.combout(\alu_unit|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu_unit|Equal1~4 .lut_mask = 16'h8000;
defparam \alu_unit|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N0
cycloneii_lcell_comb \alu_unit|LessThan0~1 (
// Equation(s):
// \alu_unit|LessThan0~1_cout  = CARRY((\REG_file|B [0] & !\REG_file|A [0]))

	.dataa(\REG_file|B [0]),
	.datab(\REG_file|A [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\alu_unit|LessThan0~1_cout ));
// synopsys translate_off
defparam \alu_unit|LessThan0~1 .lut_mask = 16'h0022;
defparam \alu_unit|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N2
cycloneii_lcell_comb \alu_unit|LessThan0~3 (
// Equation(s):
// \alu_unit|LessThan0~3_cout  = CARRY((\REG_file|A [1] & ((!\alu_unit|LessThan0~1_cout ) # (!\REG_file|B [1]))) # (!\REG_file|A [1] & (!\REG_file|B [1] & !\alu_unit|LessThan0~1_cout )))

	.dataa(\REG_file|A [1]),
	.datab(\REG_file|B [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu_unit|LessThan0~1_cout ),
	.combout(),
	.cout(\alu_unit|LessThan0~3_cout ));
// synopsys translate_off
defparam \alu_unit|LessThan0~3 .lut_mask = 16'h002B;
defparam \alu_unit|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N4
cycloneii_lcell_comb \alu_unit|LessThan0~5 (
// Equation(s):
// \alu_unit|LessThan0~5_cout  = CARRY((\REG_file|A [2] & (\REG_file|B [2] & !\alu_unit|LessThan0~3_cout )) # (!\REG_file|A [2] & ((\REG_file|B [2]) # (!\alu_unit|LessThan0~3_cout ))))

	.dataa(\REG_file|A [2]),
	.datab(\REG_file|B [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu_unit|LessThan0~3_cout ),
	.combout(),
	.cout(\alu_unit|LessThan0~5_cout ));
// synopsys translate_off
defparam \alu_unit|LessThan0~5 .lut_mask = 16'h004D;
defparam \alu_unit|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N6
cycloneii_lcell_comb \alu_unit|LessThan0~7 (
// Equation(s):
// \alu_unit|LessThan0~7_cout  = CARRY((\REG_file|A [3] & ((!\alu_unit|LessThan0~5_cout ) # (!\REG_file|B [3]))) # (!\REG_file|A [3] & (!\REG_file|B [3] & !\alu_unit|LessThan0~5_cout )))

	.dataa(\REG_file|A [3]),
	.datab(\REG_file|B [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu_unit|LessThan0~5_cout ),
	.combout(),
	.cout(\alu_unit|LessThan0~7_cout ));
// synopsys translate_off
defparam \alu_unit|LessThan0~7 .lut_mask = 16'h002B;
defparam \alu_unit|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N8
cycloneii_lcell_comb \alu_unit|LessThan0~9 (
// Equation(s):
// \alu_unit|LessThan0~9_cout  = CARRY((\REG_file|B [4] & ((!\alu_unit|LessThan0~7_cout ) # (!\REG_file|A [4]))) # (!\REG_file|B [4] & (!\REG_file|A [4] & !\alu_unit|LessThan0~7_cout )))

	.dataa(\REG_file|B [4]),
	.datab(\REG_file|A [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu_unit|LessThan0~7_cout ),
	.combout(),
	.cout(\alu_unit|LessThan0~9_cout ));
// synopsys translate_off
defparam \alu_unit|LessThan0~9 .lut_mask = 16'h002B;
defparam \alu_unit|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N10
cycloneii_lcell_comb \alu_unit|LessThan0~11 (
// Equation(s):
// \alu_unit|LessThan0~11_cout  = CARRY((\REG_file|A [5] & ((!\alu_unit|LessThan0~9_cout ) # (!\REG_file|B [5]))) # (!\REG_file|A [5] & (!\REG_file|B [5] & !\alu_unit|LessThan0~9_cout )))

	.dataa(\REG_file|A [5]),
	.datab(\REG_file|B [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu_unit|LessThan0~9_cout ),
	.combout(),
	.cout(\alu_unit|LessThan0~11_cout ));
// synopsys translate_off
defparam \alu_unit|LessThan0~11 .lut_mask = 16'h002B;
defparam \alu_unit|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N12
cycloneii_lcell_comb \alu_unit|LessThan0~13 (
// Equation(s):
// \alu_unit|LessThan0~13_cout  = CARRY((\REG_file|B [6] & ((!\alu_unit|LessThan0~11_cout ) # (!\REG_file|A [6]))) # (!\REG_file|B [6] & (!\REG_file|A [6] & !\alu_unit|LessThan0~11_cout )))

	.dataa(\REG_file|B [6]),
	.datab(\REG_file|A [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu_unit|LessThan0~11_cout ),
	.combout(),
	.cout(\alu_unit|LessThan0~13_cout ));
// synopsys translate_off
defparam \alu_unit|LessThan0~13 .lut_mask = 16'h002B;
defparam \alu_unit|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N14
cycloneii_lcell_comb \alu_unit|LessThan0~14 (
// Equation(s):
// \alu_unit|LessThan0~14_combout  = (\REG_file|B [7] & ((\alu_unit|LessThan0~13_cout ) # (!\REG_file|A [7]))) # (!\REG_file|B [7] & (!\REG_file|A [7] & \alu_unit|LessThan0~13_cout ))

	.dataa(\REG_file|B [7]),
	.datab(\REG_file|A [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu_unit|LessThan0~13_cout ),
	.combout(\alu_unit|LessThan0~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu_unit|LessThan0~14 .lut_mask = 16'hB2B2;
defparam \alu_unit|LessThan0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N4
cycloneii_lcell_comb \file_mux|Mux7~4 (
// Equation(s):
// \file_mux|Mux7~4_combout  = (\file_mux|Mux7~2_combout  & ((\file_mux|Mux7~3_combout ) # ((!\alu_unit|Equal1~4_combout  & !\alu_unit|LessThan0~14_combout ))))

	.dataa(\file_mux|Mux7~2_combout ),
	.datab(\file_mux|Mux7~3_combout ),
	.datac(\alu_unit|Equal1~4_combout ),
	.datad(\alu_unit|LessThan0~14_combout ),
	.cin(gnd),
	.combout(\file_mux|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \file_mux|Mux7~4 .lut_mask = 16'h888A;
defparam \file_mux|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N12
cycloneii_lcell_comb \file_mux|Mux6~3 (
// Equation(s):
// \file_mux|Mux6~3_combout  = (\file_mux|Mux6~2_combout  & ((\alu_unit|Y~1_combout ) # ((!\file_mux|Mux7~4_combout )))) # (!\file_mux|Mux6~2_combout  & (((\alu_unit|Add1~2_combout  & \file_mux|Mux7~4_combout ))))

	.dataa(\file_mux|Mux6~2_combout ),
	.datab(\alu_unit|Y~1_combout ),
	.datac(\alu_unit|Add1~2_combout ),
	.datad(\file_mux|Mux7~4_combout ),
	.cin(gnd),
	.combout(\file_mux|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \file_mux|Mux6~3 .lut_mask = 16'hD8AA;
defparam \file_mux|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N20
cycloneii_lcell_comb \file_mux|Mux6~4 (
// Equation(s):
// \file_mux|Mux6~4_combout  = (\control_unit|state [4] & (((\Memory|altsyncram_component|auto_generated|q_b [1])))) # (!\control_unit|state [4] & ((\control_unit|WideOr10~0_combout  & ((\file_mux|Mux6~3_combout ))) # (!\control_unit|WideOr10~0_combout  & 
// (\Memory|altsyncram_component|auto_generated|q_b [1]))))

	.dataa(\control_unit|state [4]),
	.datab(\control_unit|WideOr10~0_combout ),
	.datac(\Memory|altsyncram_component|auto_generated|q_b [1]),
	.datad(\file_mux|Mux6~3_combout ),
	.cin(gnd),
	.combout(\file_mux|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \file_mux|Mux6~4 .lut_mask = 16'hF4B0;
defparam \file_mux|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y29_N13
cycloneii_lcell_ff \REG_file|file[2][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\file_mux|Mux6~4_combout ),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_file|file[2][1]~regout ));

// Location: LCFF_X45_Y29_N21
cycloneii_lcell_ff \REG_file|file[0][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\file_mux|Mux6~4_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_file|file[0][1]~regout ));

// Location: LCCOMB_X43_Y29_N12
cycloneii_lcell_comb \REG_file|Mux6~0 (
// Equation(s):
// \REG_file|Mux6~0_combout  = (\IR|Y [2] & ((\IR|Y [3]) # ((\REG_file|file[1][1]~regout )))) # (!\IR|Y [2] & (!\IR|Y [3] & ((\REG_file|file[0][1]~regout ))))

	.dataa(\IR|Y [2]),
	.datab(\IR|Y [3]),
	.datac(\REG_file|file[1][1]~regout ),
	.datad(\REG_file|file[0][1]~regout ),
	.cin(gnd),
	.combout(\REG_file|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_file|Mux6~0 .lut_mask = 16'hB9A8;
defparam \REG_file|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N18
cycloneii_lcell_comb \REG_file|Mux6~1 (
// Equation(s):
// \REG_file|Mux6~1_combout  = (\IR|Y [3] & ((\REG_file|Mux6~0_combout  & (\REG_file|file[3][1]~regout )) # (!\REG_file|Mux6~0_combout  & ((\REG_file|file[2][1]~regout ))))) # (!\IR|Y [3] & (((\REG_file|Mux6~0_combout ))))

	.dataa(\REG_file|file[3][1]~regout ),
	.datab(\REG_file|file[2][1]~regout ),
	.datac(\IR|Y [3]),
	.datad(\REG_file|Mux6~0_combout ),
	.cin(gnd),
	.combout(\REG_file|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_file|Mux6~1 .lut_mask = 16'hAFC0;
defparam \REG_file|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y30_N19
cycloneii_lcell_ff \REG_file|A[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\REG_file|Mux6~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_file|B[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_file|A [1]));

// Location: LCFF_X43_Y29_N9
cycloneii_lcell_ff \REG_file|file[1][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\file_mux|Mux4~4_combout ),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_file|file[1][3]~regout ));

// Location: LCCOMB_X43_Y29_N8
cycloneii_lcell_comb \REG_file|Mux4~0 (
// Equation(s):
// \REG_file|Mux4~0_combout  = (\IR|Y [2] & ((\IR|Y [3]) # ((\REG_file|file[1][3]~regout )))) # (!\IR|Y [2] & (!\IR|Y [3] & ((\REG_file|file[0][3]~regout ))))

	.dataa(\IR|Y [2]),
	.datab(\IR|Y [3]),
	.datac(\REG_file|file[1][3]~regout ),
	.datad(\REG_file|file[0][3]~regout ),
	.cin(gnd),
	.combout(\REG_file|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_file|Mux4~0 .lut_mask = 16'hB9A8;
defparam \REG_file|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N2
cycloneii_lcell_comb \REG_file|Mux4~1 (
// Equation(s):
// \REG_file|Mux4~1_combout  = (\IR|Y [3] & ((\REG_file|Mux4~0_combout  & ((\REG_file|file[3][3]~regout ))) # (!\REG_file|Mux4~0_combout  & (\REG_file|file[2][3]~regout )))) # (!\IR|Y [3] & (((\REG_file|Mux4~0_combout ))))

	.dataa(\REG_file|file[2][3]~regout ),
	.datab(\REG_file|file[3][3]~regout ),
	.datac(\IR|Y [3]),
	.datad(\REG_file|Mux4~0_combout ),
	.cin(gnd),
	.combout(\REG_file|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_file|Mux4~1 .lut_mask = 16'hCFA0;
defparam \REG_file|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y29_N3
cycloneii_lcell_ff \REG_file|A[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\REG_file|Mux4~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_file|B[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_file|A [3]));

// Location: M4K_X52_Y35
cycloneii_ram_block \Memory|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\control_unit|Decoder2~3_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\REG_file|A [7],\REG_file|A [6],\REG_file|A [5],\REG_file|A [4],\REG_file|A [3],\REG_file|A [2],\REG_file|A [1],\REG_file|A [0]}),
	.portaaddr({\MA_addr|MA[7]~8_combout ,\MA_addr|MA[6]~7_combout ,\MA_addr|MA[5]~6_combout ,\MA_addr|MA[4]~5_combout ,\MA_addr|MA[3]~4_combout ,\MA_addr|MA[2]~3_combout ,\MA_addr|MA[1]~2_combout ,\MA_addr|MA[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(8'b00000000),
	.portbaddr({\MA_addr|MA[7]~8_combout ,\MA_addr|MA[6]~7_combout ,\MA_addr|MA[5]~6_combout ,\MA_addr|MA[4]~5_combout ,\MA_addr|MA[3]~4_combout ,\MA_addr|MA[2]~3_combout ,\MA_addr|MA[1]~2_combout ,\MA_addr|MA[0]~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Memory|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \Memory|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \Memory|altsyncram_component|auto_generated|ram_block1a0 .init_file = "controller.hex";
defparam \Memory|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \Memory|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Main_Mem:Memory|altsyncram:altsyncram_component|altsyncram_smq1:auto_generated|ALTSYNCRAM";
defparam \Memory|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \Memory|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \Memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \Memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \Memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \Memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \Memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \Memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \Memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \Memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 8;
defparam \Memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \Memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \Memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \Memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \Memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \Memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \Memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \Memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \Memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \Memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \Memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \Memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \Memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \Memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 8;
defparam \Memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \Memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \Memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \Memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \Memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \Memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \Memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Memory|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \Memory|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \Memory|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000501000000000000000000000000A0229007A0228011B42822901421822081228000;
// synopsys translate_on

// Location: LCFF_X45_Y29_N19
cycloneii_lcell_ff \IR|Y[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Memory|altsyncram_component|auto_generated|q_b [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_unit|Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|Y [1]));

// Location: LCCOMB_X45_Y29_N22
cycloneii_lcell_comb \REG_file|Decoder0~3 (
// Equation(s):
// \REG_file|Decoder0~3_combout  = (\IR|Y [1] & (\control_unit|WideOr11~0_combout  & \IR|Y [0]))

	.dataa(vcc),
	.datab(\IR|Y [1]),
	.datac(\control_unit|WideOr11~0_combout ),
	.datad(\IR|Y [0]),
	.cin(gnd),
	.combout(\REG_file|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_file|Decoder0~3 .lut_mask = 16'hC000;
defparam \REG_file|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y29_N7
cycloneii_lcell_ff \REG_file|file[3][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\REG_file|file[3][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_file|file[3][7]~regout ));

// Location: LCFF_X45_Y29_N25
cycloneii_lcell_ff \REG_file|file[0][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\file_mux|Mux0~4_combout ),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_file|file[0][7]~regout ));

// Location: LCFF_X45_Y30_N13
cycloneii_lcell_ff \REG_file|file[1][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\file_mux|Mux0~4_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_file|file[1][7]~regout ));

// Location: LCCOMB_X45_Y29_N24
cycloneii_lcell_comb \REG_file|Mux0~0 (
// Equation(s):
// \REG_file|Mux0~0_combout  = (\IR|Y [3] & (\IR|Y [2])) # (!\IR|Y [3] & ((\IR|Y [2] & ((\REG_file|file[1][7]~regout ))) # (!\IR|Y [2] & (\REG_file|file[0][7]~regout ))))

	.dataa(\IR|Y [3]),
	.datab(\IR|Y [2]),
	.datac(\REG_file|file[0][7]~regout ),
	.datad(\REG_file|file[1][7]~regout ),
	.cin(gnd),
	.combout(\REG_file|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_file|Mux0~0 .lut_mask = 16'hDC98;
defparam \REG_file|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N8
cycloneii_lcell_comb \REG_file|Mux0~1 (
// Equation(s):
// \REG_file|Mux0~1_combout  = (\IR|Y [3] & ((\REG_file|Mux0~0_combout  & (\REG_file|file[3][7]~regout )) # (!\REG_file|Mux0~0_combout  & ((\REG_file|file[2][7]~regout ))))) # (!\IR|Y [3] & (((\REG_file|Mux0~0_combout ))))

	.dataa(\IR|Y [3]),
	.datab(\REG_file|file[3][7]~regout ),
	.datac(\REG_file|file[2][7]~regout ),
	.datad(\REG_file|Mux0~0_combout ),
	.cin(gnd),
	.combout(\REG_file|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_file|Mux0~1 .lut_mask = 16'hDDA0;
defparam \REG_file|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y28_N9
cycloneii_lcell_ff \REG_file|A[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\REG_file|Mux0~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_file|B[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_file|A [7]));

// Location: LCCOMB_X44_Y27_N14
cycloneii_lcell_comb \file_mux|Mux0~5 (
// Equation(s):
// \file_mux|Mux0~5_combout  = (\IR|Y [5] & (((!\IR|Y [6])))) # (!\IR|Y [5] & (!\IR|Y [4] & ((!\REG_file|A [7]))))

	.dataa(\IR|Y [4]),
	.datab(\IR|Y [6]),
	.datac(\REG_file|A [7]),
	.datad(\IR|Y [5]),
	.cin(gnd),
	.combout(\file_mux|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \file_mux|Mux0~5 .lut_mask = 16'h3305;
defparam \file_mux|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N22
cycloneii_lcell_comb \file_mux|Mux0~2 (
// Equation(s):
// \file_mux|Mux0~2_combout  = (\file_mux|Mux0~5_combout  & (((\file_mux|Mux7~3_combout )))) # (!\file_mux|Mux0~5_combout  & (\alu_unit|Add0~14_combout  & (\IR|Y [4] & !\file_mux|Mux7~3_combout )))

	.dataa(\alu_unit|Add0~14_combout ),
	.datab(\file_mux|Mux0~5_combout ),
	.datac(\IR|Y [4]),
	.datad(\file_mux|Mux7~3_combout ),
	.cin(gnd),
	.combout(\file_mux|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \file_mux|Mux0~2 .lut_mask = 16'hCC20;
defparam \file_mux|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N6
cycloneii_lcell_comb \alu_unit|Y~7 (
// Equation(s):
// \alu_unit|Y~7_combout  = (\REG_file|A [7] & \REG_file|B [7])

	.dataa(\REG_file|A [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(\REG_file|B [7]),
	.cin(gnd),
	.combout(\alu_unit|Y~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu_unit|Y~7 .lut_mask = 16'hAA00;
defparam \alu_unit|Y~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N8
cycloneii_lcell_comb \file_mux|Mux0~3 (
// Equation(s):
// \file_mux|Mux0~3_combout  = (\file_mux|Mux0~2_combout  & (((\alu_unit|Y~7_combout ) # (!\file_mux|Mux7~4_combout )))) # (!\file_mux|Mux0~2_combout  & (\alu_unit|Add1~14_combout  & (\file_mux|Mux7~4_combout )))

	.dataa(\alu_unit|Add1~14_combout ),
	.datab(\file_mux|Mux0~2_combout ),
	.datac(\file_mux|Mux7~4_combout ),
	.datad(\alu_unit|Y~7_combout ),
	.cin(gnd),
	.combout(\file_mux|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \file_mux|Mux0~3 .lut_mask = 16'hEC2C;
defparam \file_mux|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N12
cycloneii_lcell_comb \file_mux|Mux0~4 (
// Equation(s):
// \file_mux|Mux0~4_combout  = (\control_unit|WideOr10~0_combout  & ((\control_unit|state [4] & ((\Memory|altsyncram_component|auto_generated|q_b [7]))) # (!\control_unit|state [4] & (\file_mux|Mux0~3_combout )))) # (!\control_unit|WideOr10~0_combout  & 
// (((\Memory|altsyncram_component|auto_generated|q_b [7]))))

	.dataa(\control_unit|WideOr10~0_combout ),
	.datab(\file_mux|Mux0~3_combout ),
	.datac(\control_unit|state [4]),
	.datad(\Memory|altsyncram_component|auto_generated|q_b [7]),
	.cin(gnd),
	.combout(\file_mux|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \file_mux|Mux0~4 .lut_mask = 16'hFD08;
defparam \file_mux|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N28
cycloneii_lcell_comb \REG_file|file[2][7]~feeder (
// Equation(s):
// \REG_file|file[2][7]~feeder_combout  = \file_mux|Mux0~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\file_mux|Mux0~4_combout ),
	.cin(gnd),
	.combout(\REG_file|file[2][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_file|file[2][7]~feeder .lut_mask = 16'hFF00;
defparam \REG_file|file[2][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y29_N29
cycloneii_lcell_ff \REG_file|file[2][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\REG_file|file[2][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_file|file[2][7]~regout ));

// Location: LCCOMB_X44_Y28_N2
cycloneii_lcell_comb \REG_file|Mux8~1 (
// Equation(s):
// \REG_file|Mux8~1_combout  = (\REG_file|Mux8~0_combout  & (((\REG_file|file[3][7]~regout ) # (!\IR|Y [1])))) # (!\REG_file|Mux8~0_combout  & (\REG_file|file[2][7]~regout  & (\IR|Y [1])))

	.dataa(\REG_file|Mux8~0_combout ),
	.datab(\REG_file|file[2][7]~regout ),
	.datac(\IR|Y [1]),
	.datad(\REG_file|file[3][7]~regout ),
	.cin(gnd),
	.combout(\REG_file|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_file|Mux8~1 .lut_mask = 16'hEA4A;
defparam \REG_file|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y28_N3
cycloneii_lcell_ff \REG_file|B[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\REG_file|Mux8~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_file|B[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_file|B [7]));

// Location: LCCOMB_X43_Y29_N26
cycloneii_lcell_comb \REG_file|Mux9~1 (
// Equation(s):
// \REG_file|Mux9~1_combout  = (\REG_file|Mux9~0_combout  & ((\REG_file|file[3][6]~regout ) # ((!\IR|Y [0])))) # (!\REG_file|Mux9~0_combout  & (((\IR|Y [0] & \REG_file|file[1][6]~regout ))))

	.dataa(\REG_file|Mux9~0_combout ),
	.datab(\REG_file|file[3][6]~regout ),
	.datac(\IR|Y [0]),
	.datad(\REG_file|file[1][6]~regout ),
	.cin(gnd),
	.combout(\REG_file|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_file|Mux9~1 .lut_mask = 16'hDA8A;
defparam \REG_file|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y29_N27
cycloneii_lcell_ff \REG_file|B[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\REG_file|Mux9~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_file|B[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_file|B [6]));

// Location: LCCOMB_X44_Y28_N24
cycloneii_lcell_comb \alu_unit|Add0~12 (
// Equation(s):
// \alu_unit|Add0~12_combout  = ((\REG_file|A [6] $ (\REG_file|B [6] $ (!\alu_unit|Add0~11 )))) # (GND)
// \alu_unit|Add0~13  = CARRY((\REG_file|A [6] & ((\REG_file|B [6]) # (!\alu_unit|Add0~11 ))) # (!\REG_file|A [6] & (\REG_file|B [6] & !\alu_unit|Add0~11 )))

	.dataa(\REG_file|A [6]),
	.datab(\REG_file|B [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu_unit|Add0~11 ),
	.combout(\alu_unit|Add0~12_combout ),
	.cout(\alu_unit|Add0~13 ));
// synopsys translate_off
defparam \alu_unit|Add0~12 .lut_mask = 16'h698E;
defparam \alu_unit|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N26
cycloneii_lcell_comb \alu_unit|Add0~14 (
// Equation(s):
// \alu_unit|Add0~14_combout  = (\REG_file|A [7] & ((\REG_file|B [7] & (\alu_unit|Add0~13  & VCC)) # (!\REG_file|B [7] & (!\alu_unit|Add0~13 )))) # (!\REG_file|A [7] & ((\REG_file|B [7] & (!\alu_unit|Add0~13 )) # (!\REG_file|B [7] & ((\alu_unit|Add0~13 ) # 
// (GND)))))
// \alu_unit|Add0~15  = CARRY((\REG_file|A [7] & (!\REG_file|B [7] & !\alu_unit|Add0~13 )) # (!\REG_file|A [7] & ((!\alu_unit|Add0~13 ) # (!\REG_file|B [7]))))

	.dataa(\REG_file|A [7]),
	.datab(\REG_file|B [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu_unit|Add0~13 ),
	.combout(\alu_unit|Add0~14_combout ),
	.cout(\alu_unit|Add0~15 ));
// synopsys translate_off
defparam \alu_unit|Add0~14 .lut_mask = 16'h9617;
defparam \alu_unit|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N28
cycloneii_lcell_comb \alu_unit|Add0~16 (
// Equation(s):
// \alu_unit|Add0~16_combout  = !\alu_unit|Add0~15 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu_unit|Add0~15 ),
	.combout(\alu_unit|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu_unit|Add0~16 .lut_mask = 16'h0F0F;
defparam \alu_unit|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N24
cycloneii_lcell_comb \alu_unit|ovr~3 (
// Equation(s):
// \alu_unit|ovr~3_combout  = (!\IR|Y [6] & (\alu_unit|Add0~16_combout  & (\IR|Y [4] & !\IR|Y [5])))

	.dataa(\IR|Y [6]),
	.datab(\alu_unit|Add0~16_combout ),
	.datac(\IR|Y [4]),
	.datad(\IR|Y [5]),
	.cin(gnd),
	.combout(\alu_unit|ovr~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_unit|ovr~3 .lut_mask = 16'h0040;
defparam \alu_unit|ovr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N8
cycloneii_lcell_comb \control_unit|WideOr12~1 (
// Equation(s):
// \control_unit|WideOr12~1_combout  = (\control_unit|WideOr12~0_combout  & !\control_unit|state [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\control_unit|WideOr12~0_combout ),
	.datad(\control_unit|state [4]),
	.cin(gnd),
	.combout(\control_unit|WideOr12~1_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|WideOr12~1 .lut_mask = 16'h00F0;
defparam \control_unit|WideOr12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y30_N25
cycloneii_lcell_ff \STATUS_reg|Y[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\alu_unit|ovr~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|WideOr12~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\STATUS_reg|Y [1]));

// Location: LCCOMB_X45_Y29_N0
cycloneii_lcell_comb \control_unit|WideOr4~0 (
// Equation(s):
// \control_unit|WideOr4~0_combout  = (\STATUS_reg|Y [0] & ((\IR|Y [0]) # ((\STATUS_reg|Y [1] & \IR|Y [1])))) # (!\STATUS_reg|Y [0] & (\STATUS_reg|Y [1] & ((\IR|Y [1]))))

	.dataa(\STATUS_reg|Y [0]),
	.datab(\STATUS_reg|Y [1]),
	.datac(\IR|Y [0]),
	.datad(\IR|Y [1]),
	.cin(gnd),
	.combout(\control_unit|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|WideOr4~0 .lut_mask = 16'hECA0;
defparam \control_unit|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N0
cycloneii_lcell_comb \alu_unit|Mux8~5 (
// Equation(s):
// \alu_unit|Mux8~5_combout  = (!\alu_unit|Add0~8_combout  & (!\alu_unit|Add0~14_combout  & (!\alu_unit|Add0~12_combout  & !\alu_unit|Add0~10_combout )))

	.dataa(\alu_unit|Add0~8_combout ),
	.datab(\alu_unit|Add0~14_combout ),
	.datac(\alu_unit|Add0~12_combout ),
	.datad(\alu_unit|Add0~10_combout ),
	.cin(gnd),
	.combout(\alu_unit|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu_unit|Mux8~5 .lut_mask = 16'h0001;
defparam \alu_unit|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N30
cycloneii_lcell_comb \alu_unit|ovr~2 (
// Equation(s):
// \alu_unit|ovr~2_combout  = (!\IR|Y [6] & (!\IR|Y [5] & \IR|Y [4]))

	.dataa(\IR|Y [6]),
	.datab(\IR|Y [5]),
	.datac(\IR|Y [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu_unit|ovr~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_unit|ovr~2 .lut_mask = 16'h1010;
defparam \alu_unit|ovr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N14
cycloneii_lcell_comb \alu_unit|Mux8~6 (
// Equation(s):
// \alu_unit|Mux8~6_combout  = (\alu_unit|Mux8~4_combout  & (\alu_unit|Mux8~5_combout  & (!\alu_unit|Add0~16_combout  & \alu_unit|ovr~2_combout )))

	.dataa(\alu_unit|Mux8~4_combout ),
	.datab(\alu_unit|Mux8~5_combout ),
	.datac(\alu_unit|Add0~16_combout ),
	.datad(\alu_unit|ovr~2_combout ),
	.cin(gnd),
	.combout(\alu_unit|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu_unit|Mux8~6 .lut_mask = 16'h0800;
defparam \alu_unit|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N8
cycloneii_lcell_comb \alu_unit|Mux8~8 (
// Equation(s):
// \alu_unit|Mux8~8_combout  = (!\alu_unit|Y~3_combout  & (!\alu_unit|Y~2_combout  & (!\alu_unit|Y~0_combout  & !\alu_unit|Y~1_combout )))

	.dataa(\alu_unit|Y~3_combout ),
	.datab(\alu_unit|Y~2_combout ),
	.datac(\alu_unit|Y~0_combout ),
	.datad(\alu_unit|Y~1_combout ),
	.cin(gnd),
	.combout(\alu_unit|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu_unit|Mux8~8 .lut_mask = 16'h0001;
defparam \alu_unit|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N26
cycloneii_lcell_comb \alu_unit|Y~6 (
// Equation(s):
// \alu_unit|Y~6_combout  = (\REG_file|B [6] & \REG_file|A [6])

	.dataa(vcc),
	.datab(\REG_file|B [6]),
	.datac(vcc),
	.datad(\REG_file|A [6]),
	.cin(gnd),
	.combout(\alu_unit|Y~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu_unit|Y~6 .lut_mask = 16'hCC00;
defparam \alu_unit|Y~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N0
cycloneii_lcell_comb \alu_unit|Mux8~9 (
// Equation(s):
// \alu_unit|Mux8~9_combout  = (!\alu_unit|Y~4_combout  & (!\alu_unit|Y~5_combout  & (!\alu_unit|Y~6_combout  & !\alu_unit|Y~7_combout )))

	.dataa(\alu_unit|Y~4_combout ),
	.datab(\alu_unit|Y~5_combout ),
	.datac(\alu_unit|Y~6_combout ),
	.datad(\alu_unit|Y~7_combout ),
	.cin(gnd),
	.combout(\alu_unit|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu_unit|Mux8~9 .lut_mask = 16'h0001;
defparam \alu_unit|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N26
cycloneii_lcell_comb \alu_unit|Mux8~10 (
// Equation(s):
// \alu_unit|Mux8~10_combout  = (\alu_unit|Mux8~7_combout ) # ((\alu_unit|Mux8~8_combout  & (\IR|Y [4] & \alu_unit|Mux8~9_combout )))

	.dataa(\alu_unit|Mux8~7_combout ),
	.datab(\alu_unit|Mux8~8_combout ),
	.datac(\IR|Y [4]),
	.datad(\alu_unit|Mux8~9_combout ),
	.cin(gnd),
	.combout(\alu_unit|Mux8~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu_unit|Mux8~10 .lut_mask = 16'hEAAA;
defparam \alu_unit|Mux8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N4
cycloneii_lcell_comb \alu_unit|Mux8~0 (
// Equation(s):
// \alu_unit|Mux8~0_combout  = (\REG_file|A [6] & (\REG_file|A [5] & (\REG_file|A [4] & \REG_file|A [7])))

	.dataa(\REG_file|A [6]),
	.datab(\REG_file|A [5]),
	.datac(\REG_file|A [4]),
	.datad(\REG_file|A [7]),
	.cin(gnd),
	.combout(\alu_unit|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_unit|Mux8~0 .lut_mask = 16'h8000;
defparam \alu_unit|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N24
cycloneii_lcell_comb \alu_unit|Mux8~1 (
// Equation(s):
// \alu_unit|Mux8~1_combout  = (\REG_file|A [1] & (\REG_file|A [3] & (\REG_file|A [2] & \REG_file|A [0])))

	.dataa(\REG_file|A [1]),
	.datab(\REG_file|A [3]),
	.datac(\REG_file|A [2]),
	.datad(\REG_file|A [0]),
	.cin(gnd),
	.combout(\alu_unit|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_unit|Mux8~1 .lut_mask = 16'h8000;
defparam \alu_unit|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N28
cycloneii_lcell_comb \alu_unit|Mux8~3 (
// Equation(s):
// \alu_unit|Mux8~3_combout  = (!\alu_unit|Mux8~2_combout  & (((\alu_unit|Mux8~0_combout  & \alu_unit|Mux8~1_combout )) # (!\IR|Y [6])))

	.dataa(\alu_unit|Mux8~2_combout ),
	.datab(\alu_unit|Mux8~0_combout ),
	.datac(\IR|Y [6]),
	.datad(\alu_unit|Mux8~1_combout ),
	.cin(gnd),
	.combout(\alu_unit|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_unit|Mux8~3 .lut_mask = 16'h4505;
defparam \alu_unit|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N4
cycloneii_lcell_comb \alu_unit|Mux8~11 (
// Equation(s):
// \alu_unit|Mux8~11_combout  = (\alu_unit|Mux8~6_combout ) # ((\alu_unit|Mux8~3_combout ) # ((\file_mux|Mux7~2_combout  & \alu_unit|Mux8~10_combout )))

	.dataa(\file_mux|Mux7~2_combout ),
	.datab(\alu_unit|Mux8~6_combout ),
	.datac(\alu_unit|Mux8~10_combout ),
	.datad(\alu_unit|Mux8~3_combout ),
	.cin(gnd),
	.combout(\alu_unit|Mux8~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu_unit|Mux8~11 .lut_mask = 16'hFFEC;
defparam \alu_unit|Mux8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y30_N5
cycloneii_lcell_ff \STATUS_reg|Y[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\alu_unit|Mux8~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|WideOr12~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\STATUS_reg|Y [2]));

// Location: LCCOMB_X44_Y30_N0
cycloneii_lcell_comb \control_unit|WideOr4 (
// Equation(s):
// \control_unit|WideOr4~combout  = (\control_unit|WideOr4~0_combout ) # ((\IR|Y [2] & \STATUS_reg|Y [2]))

	.dataa(vcc),
	.datab(\control_unit|WideOr4~0_combout ),
	.datac(\IR|Y [2]),
	.datad(\STATUS_reg|Y [2]),
	.cin(gnd),
	.combout(\control_unit|WideOr4~combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|WideOr4 .lut_mask = 16'hFCCC;
defparam \control_unit|WideOr4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N0
cycloneii_lcell_comb \control_unit|Selector0~0 (
// Equation(s):
// \control_unit|Selector0~0_combout  = (!\control_unit|state [0] & (\control_unit|state [2] & (\control_unit|Decoder2~2_combout  & \control_unit|state [1])))

	.dataa(\control_unit|state [0]),
	.datab(\control_unit|state [2]),
	.datac(\control_unit|Decoder2~2_combout ),
	.datad(\control_unit|state [1]),
	.cin(gnd),
	.combout(\control_unit|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Selector0~0 .lut_mask = 16'h4000;
defparam \control_unit|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N10
cycloneii_lcell_comb \control_unit|Selector0~1 (
// Equation(s):
// \control_unit|Selector0~1_combout  = (\control_unit|Decoder2~0_combout  & ((\control_unit|Decoder2~2_combout ) # ((\control_unit|WideOr4~combout  & \control_unit|Selector0~0_combout )))) # (!\control_unit|Decoder2~0_combout  & 
// (((\control_unit|WideOr4~combout  & \control_unit|Selector0~0_combout ))))

	.dataa(\control_unit|Decoder2~0_combout ),
	.datab(\control_unit|Decoder2~2_combout ),
	.datac(\control_unit|WideOr4~combout ),
	.datad(\control_unit|Selector0~0_combout ),
	.cin(gnd),
	.combout(\control_unit|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Selector0~1 .lut_mask = 16'hF888;
defparam \control_unit|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y35_N25
cycloneii_lcell_ff \PC|OUT[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\PC|OUT[5]~21_combout ),
	.sdata(\MD|Y [5]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\control_unit|Selector0~1_combout ),
	.ena(\PC|OUT[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|OUT [5]));

// Location: LCCOMB_X49_Y35_N18
cycloneii_lcell_comb \MA_addr|MA[5]~6 (
// Equation(s):
// \MA_addr|MA[5]~6_combout  = (\control_unit|WideOr9~1_combout  & (((\MD|Y [5] & \MA_addr|MA[7]~0_combout )))) # (!\control_unit|WideOr9~1_combout  & ((\PC|OUT [5]) # ((\MD|Y [5] & \MA_addr|MA[7]~0_combout ))))

	.dataa(\control_unit|WideOr9~1_combout ),
	.datab(\PC|OUT [5]),
	.datac(\MD|Y [5]),
	.datad(\MA_addr|MA[7]~0_combout ),
	.cin(gnd),
	.combout(\MA_addr|MA[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MA_addr|MA[5]~6 .lut_mask = 16'hF444;
defparam \MA_addr|MA[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y35_N9
cycloneii_lcell_ff \MD|Y[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Memory|altsyncram_component|auto_generated|q_b [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_unit|WideOr9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MD|Y [4]));

// Location: LCFF_X48_Y35_N23
cycloneii_lcell_ff \PC|OUT[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\PC|OUT[4]~19_combout ),
	.sdata(\MD|Y [4]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\control_unit|Selector0~1_combout ),
	.ena(\PC|OUT[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|OUT [4]));

// Location: LCCOMB_X49_Y35_N8
cycloneii_lcell_comb \MA_addr|MA[4]~5 (
// Equation(s):
// \MA_addr|MA[4]~5_combout  = (\control_unit|WideOr9~1_combout  & (((\MD|Y [4] & \MA_addr|MA[7]~0_combout )))) # (!\control_unit|WideOr9~1_combout  & ((\PC|OUT [4]) # ((\MD|Y [4] & \MA_addr|MA[7]~0_combout ))))

	.dataa(\control_unit|WideOr9~1_combout ),
	.datab(\PC|OUT [4]),
	.datac(\MD|Y [4]),
	.datad(\MA_addr|MA[7]~0_combout ),
	.cin(gnd),
	.combout(\MA_addr|MA[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MA_addr|MA[4]~5 .lut_mask = 16'hF444;
defparam \MA_addr|MA[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y35_N15
cycloneii_lcell_ff \MD|Y[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Memory|altsyncram_component|auto_generated|q_b [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_unit|WideOr9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MD|Y [3]));

// Location: LCFF_X48_Y35_N21
cycloneii_lcell_ff \PC|OUT[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\PC|OUT[3]~17_combout ),
	.sdata(\MD|Y [3]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\control_unit|Selector0~1_combout ),
	.ena(\PC|OUT[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|OUT [3]));

// Location: LCCOMB_X49_Y35_N10
cycloneii_lcell_comb \MA_addr|MA[3]~4 (
// Equation(s):
// \MA_addr|MA[3]~4_combout  = (\MD|Y [3] & ((\MA_addr|MA[7]~0_combout ) # ((\PC|OUT [3] & !\control_unit|WideOr9~1_combout )))) # (!\MD|Y [3] & (\PC|OUT [3] & (!\control_unit|WideOr9~1_combout )))

	.dataa(\MD|Y [3]),
	.datab(\PC|OUT [3]),
	.datac(\control_unit|WideOr9~1_combout ),
	.datad(\MA_addr|MA[7]~0_combout ),
	.cin(gnd),
	.combout(\MA_addr|MA[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MA_addr|MA[3]~4 .lut_mask = 16'hAE0C;
defparam \MA_addr|MA[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y35_N13
cycloneii_lcell_ff \MD|Y[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Memory|altsyncram_component|auto_generated|q_b [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_unit|WideOr9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MD|Y [2]));

// Location: LCFF_X48_Y35_N19
cycloneii_lcell_ff \PC|OUT[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\PC|OUT[2]~15_combout ),
	.sdata(\MD|Y [2]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\control_unit|Selector0~1_combout ),
	.ena(\PC|OUT[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|OUT [2]));

// Location: LCCOMB_X49_Y35_N12
cycloneii_lcell_comb \MA_addr|MA[2]~3 (
// Equation(s):
// \MA_addr|MA[2]~3_combout  = (\control_unit|WideOr9~1_combout  & (((\MD|Y [2] & \MA_addr|MA[7]~0_combout )))) # (!\control_unit|WideOr9~1_combout  & ((\PC|OUT [2]) # ((\MD|Y [2] & \MA_addr|MA[7]~0_combout ))))

	.dataa(\control_unit|WideOr9~1_combout ),
	.datab(\PC|OUT [2]),
	.datac(\MD|Y [2]),
	.datad(\MA_addr|MA[7]~0_combout ),
	.cin(gnd),
	.combout(\MA_addr|MA[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MA_addr|MA[2]~3 .lut_mask = 16'hF444;
defparam \MA_addr|MA[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y30_N19
cycloneii_lcell_ff \IR|Y[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Memory|altsyncram_component|auto_generated|q_b [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_unit|Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|Y [5]));

// Location: LCCOMB_X44_Y30_N18
cycloneii_lcell_comb \control_unit|WideOr2~0 (
// Equation(s):
// \control_unit|WideOr2~0_combout  = (\IR|Y [7] & (\IR|Y [4] & (!\IR|Y [6]))) # (!\IR|Y [7] & (!\IR|Y [5] & (\IR|Y [4] $ (\IR|Y [6]))))

	.dataa(\IR|Y [4]),
	.datab(\IR|Y [6]),
	.datac(\IR|Y [5]),
	.datad(\IR|Y [7]),
	.cin(gnd),
	.combout(\control_unit|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|WideOr2~0 .lut_mask = 16'h2206;
defparam \control_unit|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N2
cycloneii_lcell_comb \control_unit|Mux2~3 (
// Equation(s):
// \control_unit|Mux2~3_combout  = (\control_unit|state [3] & (!\control_unit|state [4])) # (!\control_unit|state [3] & ((\control_unit|state [1]) # ((!\control_unit|state [4] & \control_unit|WideOr2~0_combout ))))

	.dataa(\control_unit|state [4]),
	.datab(\control_unit|state [1]),
	.datac(\control_unit|WideOr2~0_combout ),
	.datad(\control_unit|state [3]),
	.cin(gnd),
	.combout(\control_unit|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Mux2~3 .lut_mask = 16'h55DC;
defparam \control_unit|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N16
cycloneii_lcell_comb \control_unit|Mux2~2 (
// Equation(s):
// \control_unit|Mux2~2_combout  = (!\control_unit|state [1] & ((\control_unit|state [3] & (\control_unit|state [4])) # (!\control_unit|state [3] & ((\control_unit|state [0])))))

	.dataa(\control_unit|state [4]),
	.datab(\control_unit|state [1]),
	.datac(\control_unit|state [0]),
	.datad(\control_unit|state [3]),
	.cin(gnd),
	.combout(\control_unit|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Mux2~2 .lut_mask = 16'h2230;
defparam \control_unit|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N4
cycloneii_lcell_comb \control_unit|Mux2~4 (
// Equation(s):
// \control_unit|Mux2~4_combout  = (\control_unit|state [2] & ((\control_unit|Mux2~2_combout ) # ((!\control_unit|state [0] & \control_unit|Mux2~3_combout ))))

	.dataa(\control_unit|state [0]),
	.datab(\control_unit|Mux2~3_combout ),
	.datac(\control_unit|Mux2~2_combout ),
	.datad(\control_unit|state [2]),
	.cin(gnd),
	.combout(\control_unit|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Mux2~4 .lut_mask = 16'hF400;
defparam \control_unit|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N0
cycloneii_lcell_comb \control_unit|Mux2~5 (
// Equation(s):
// \control_unit|Mux2~5_combout  = (\control_unit|Mux2~4_combout ) # ((\control_unit|Decoder2~0_combout  & ((!\control_unit|state [3]) # (!\control_unit|state [4]))))

	.dataa(\control_unit|state [4]),
	.datab(\control_unit|Decoder2~0_combout ),
	.datac(\control_unit|Mux2~4_combout ),
	.datad(\control_unit|state [3]),
	.cin(gnd),
	.combout(\control_unit|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Mux2~5 .lut_mask = 16'hF4FC;
defparam \control_unit|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y34_N1
cycloneii_lcell_ff \control_unit|state[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\control_unit|Mux2~5_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control_unit|state [2]));

// Location: LCCOMB_X44_Y34_N30
cycloneii_lcell_comb \control_unit|Mux3~0 (
// Equation(s):
// \control_unit|Mux3~0_combout  = (!\control_unit|state [1] & ((\control_unit|state [4]) # ((!\control_unit|state [3]) # (!\control_unit|state [2]))))

	.dataa(\control_unit|state [4]),
	.datab(\control_unit|state [1]),
	.datac(\control_unit|state [2]),
	.datad(\control_unit|state [3]),
	.cin(gnd),
	.combout(\control_unit|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Mux3~0 .lut_mask = 16'h2333;
defparam \control_unit|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N20
cycloneii_lcell_comb \control_unit|next_state~0 (
// Equation(s):
// \control_unit|next_state~0_combout  = (!\IR|Y [7] & ((\IR|Y [4] & (!\IR|Y [6] & \IR|Y [5])) # (!\IR|Y [4] & (\IR|Y [6] & !\IR|Y [5]))))

	.dataa(\IR|Y [4]),
	.datab(\IR|Y [7]),
	.datac(\IR|Y [6]),
	.datad(\IR|Y [5]),
	.cin(gnd),
	.combout(\control_unit|next_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|next_state~0 .lut_mask = 16'h0210;
defparam \control_unit|next_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N20
cycloneii_lcell_comb \control_unit|Mux3~2 (
// Equation(s):
// \control_unit|Mux3~2_combout  = (\control_unit|Mux0~6_combout  & ((\control_unit|state [1]) # ((\control_unit|next_state~0_combout  & !\control_unit|state [3]))))

	.dataa(\control_unit|state [1]),
	.datab(\control_unit|Mux0~6_combout ),
	.datac(\control_unit|next_state~0_combout ),
	.datad(\control_unit|state [3]),
	.cin(gnd),
	.combout(\control_unit|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Mux3~2 .lut_mask = 16'h88C8;
defparam \control_unit|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N18
cycloneii_lcell_comb \control_unit|Mux3~3 (
// Equation(s):
// \control_unit|Mux3~3_combout  = (\control_unit|state [0] & (((\control_unit|Mux3~0_combout )))) # (!\control_unit|state [0] & ((\control_unit|Mux3~1_combout ) # ((\control_unit|Mux3~2_combout ))))

	.dataa(\control_unit|Mux3~1_combout ),
	.datab(\control_unit|Mux3~0_combout ),
	.datac(\control_unit|state [0]),
	.datad(\control_unit|Mux3~2_combout ),
	.cin(gnd),
	.combout(\control_unit|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Mux3~3 .lut_mask = 16'hCFCA;
defparam \control_unit|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y34_N19
cycloneii_lcell_ff \control_unit|state[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\control_unit|Mux3~3_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control_unit|state [1]));

// Location: LCCOMB_X44_Y34_N10
cycloneii_lcell_comb \control_unit|WideOr9~0 (
// Equation(s):
// \control_unit|WideOr9~0_combout  = (\control_unit|state [1] & (!\control_unit|state [0] & ((!\control_unit|state [3]) # (!\control_unit|state [2])))) # (!\control_unit|state [1] & (\control_unit|state [2] & (\control_unit|state [0] & \control_unit|state 
// [3])))

	.dataa(\control_unit|state [2]),
	.datab(\control_unit|state [1]),
	.datac(\control_unit|state [0]),
	.datad(\control_unit|state [3]),
	.cin(gnd),
	.combout(\control_unit|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|WideOr9~0 .lut_mask = 16'h240C;
defparam \control_unit|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N24
cycloneii_lcell_comb \control_unit|WideOr9~1 (
// Equation(s):
// \control_unit|WideOr9~1_combout  = (\control_unit|WideOr9~0_combout  & \control_unit|state [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\control_unit|WideOr9~0_combout ),
	.datad(\control_unit|state [4]),
	.cin(gnd),
	.combout(\control_unit|WideOr9~1_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|WideOr9~1 .lut_mask = 16'hF000;
defparam \control_unit|WideOr9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y35_N17
cycloneii_lcell_ff \MD|Y[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Memory|altsyncram_component|auto_generated|q_b [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_unit|WideOr9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MD|Y [0]));

// Location: LCFF_X48_Y35_N15
cycloneii_lcell_ff \PC|OUT[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\PC|OUT[0]~8_combout ),
	.sdata(\MD|Y [0]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\control_unit|Selector0~1_combout ),
	.ena(\PC|OUT[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|OUT [0]));

// Location: LCFF_X49_Y35_N27
cycloneii_lcell_ff \MD|Y[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Memory|altsyncram_component|auto_generated|q_b [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_unit|WideOr9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MD|Y [1]));

// Location: LCFF_X48_Y35_N17
cycloneii_lcell_ff \PC|OUT[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\PC|OUT[1]~13_combout ),
	.sdata(\MD|Y [1]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\control_unit|Selector0~1_combout ),
	.ena(\PC|OUT[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|OUT [1]));

// Location: LCCOMB_X49_Y35_N26
cycloneii_lcell_comb \MA_addr|MA[1]~2 (
// Equation(s):
// \MA_addr|MA[1]~2_combout  = (\control_unit|WideOr9~1_combout  & (((\MD|Y [1] & \MA_addr|MA[7]~0_combout )))) # (!\control_unit|WideOr9~1_combout  & ((\PC|OUT [1]) # ((\MD|Y [1] & \MA_addr|MA[7]~0_combout ))))

	.dataa(\control_unit|WideOr9~1_combout ),
	.datab(\PC|OUT [1]),
	.datac(\MD|Y [1]),
	.datad(\MA_addr|MA[7]~0_combout ),
	.cin(gnd),
	.combout(\MA_addr|MA[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MA_addr|MA[1]~2 .lut_mask = 16'hF444;
defparam \MA_addr|MA[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y35_N21
cycloneii_lcell_ff \MD|Y[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Memory|altsyncram_component|auto_generated|q_b [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_unit|WideOr9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MD|Y [6]));

// Location: LCCOMB_X49_Y35_N14
cycloneii_lcell_comb \MA_addr|WideOr0~0 (
// Equation(s):
// \MA_addr|WideOr0~0_combout  = (\MD|Y [4] & (\MD|Y [6] & (\MD|Y [3] & \MD|Y [5])))

	.dataa(\MD|Y [4]),
	.datab(\MD|Y [6]),
	.datac(\MD|Y [3]),
	.datad(\MD|Y [5]),
	.cin(gnd),
	.combout(\MA_addr|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MA_addr|WideOr0~0 .lut_mask = 16'h8000;
defparam \MA_addr|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N30
cycloneii_lcell_comb \MA_addr|MA[7]~0 (
// Equation(s):
// \MA_addr|MA[7]~0_combout  = (\control_unit|state [4] & (\control_unit|WideOr9~0_combout  & ((!\MD|Y [7]) # (!\MA_addr|WideOr0~0_combout ))))

	.dataa(\control_unit|state [4]),
	.datab(\MA_addr|WideOr0~0_combout ),
	.datac(\MD|Y [7]),
	.datad(\control_unit|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\MA_addr|MA[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MA_addr|MA[7]~0 .lut_mask = 16'h2A00;
defparam \MA_addr|MA[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N16
cycloneii_lcell_comb \MA_addr|MA[0]~1 (
// Equation(s):
// \MA_addr|MA[0]~1_combout  = (\control_unit|WideOr9~1_combout  & (\MA_addr|MA[7]~0_combout  & (\MD|Y [0]))) # (!\control_unit|WideOr9~1_combout  & ((\PC|OUT [0]) # ((\MA_addr|MA[7]~0_combout  & \MD|Y [0]))))

	.dataa(\control_unit|WideOr9~1_combout ),
	.datab(\MA_addr|MA[7]~0_combout ),
	.datac(\MD|Y [0]),
	.datad(\PC|OUT [0]),
	.cin(gnd),
	.combout(\MA_addr|MA[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MA_addr|MA[0]~1 .lut_mask = 16'hD5C0;
defparam \MA_addr|MA[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y29_N1
cycloneii_lcell_ff \IR|Y[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Memory|altsyncram_component|auto_generated|q_b [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_unit|Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|Y [0]));

// Location: LCFF_X45_Y30_N25
cycloneii_lcell_ff \REG_file|file[1][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\file_mux|Mux7~7_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_file|file[1][0]~regout ));

// Location: LCCOMB_X43_Y30_N22
cycloneii_lcell_comb \REG_file|Mux15~1 (
// Equation(s):
// \REG_file|Mux15~1_combout  = (\REG_file|Mux15~0_combout  & (((\REG_file|file[3][0]~regout )) # (!\IR|Y [0]))) # (!\REG_file|Mux15~0_combout  & (\IR|Y [0] & ((\REG_file|file[1][0]~regout ))))

	.dataa(\REG_file|Mux15~0_combout ),
	.datab(\IR|Y [0]),
	.datac(\REG_file|file[3][0]~regout ),
	.datad(\REG_file|file[1][0]~regout ),
	.cin(gnd),
	.combout(\REG_file|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_file|Mux15~1 .lut_mask = 16'hE6A2;
defparam \REG_file|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y30_N23
cycloneii_lcell_ff \REG_file|B[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\REG_file|Mux15~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_file|B[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_file|B [0]));

// Location: LCCOMB_X43_Y30_N16
cycloneii_lcell_comb \alu_unit|Y~0 (
// Equation(s):
// \alu_unit|Y~0_combout  = (\REG_file|A [0] & \REG_file|B [0])

	.dataa(vcc),
	.datab(\REG_file|A [0]),
	.datac(vcc),
	.datad(\REG_file|B [0]),
	.cin(gnd),
	.combout(\alu_unit|Y~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_unit|Y~0 .lut_mask = 16'hCC00;
defparam \alu_unit|Y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N24
cycloneii_lcell_comb \file_mux|Mux7~6 (
// Equation(s):
// \file_mux|Mux7~6_combout  = (\file_mux|Mux7~5_combout  & (((\alu_unit|Y~0_combout ) # (!\file_mux|Mux7~4_combout )))) # (!\file_mux|Mux7~5_combout  & (\alu_unit|Add1~0_combout  & ((\file_mux|Mux7~4_combout ))))

	.dataa(\file_mux|Mux7~5_combout ),
	.datab(\alu_unit|Add1~0_combout ),
	.datac(\alu_unit|Y~0_combout ),
	.datad(\file_mux|Mux7~4_combout ),
	.cin(gnd),
	.combout(\file_mux|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \file_mux|Mux7~6 .lut_mask = 16'hE4AA;
defparam \file_mux|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N24
cycloneii_lcell_comb \file_mux|Mux7~7 (
// Equation(s):
// \file_mux|Mux7~7_combout  = (\control_unit|state [4] & (((\Memory|altsyncram_component|auto_generated|q_b [0])))) # (!\control_unit|state [4] & ((\control_unit|WideOr10~0_combout  & (\file_mux|Mux7~6_combout )) # (!\control_unit|WideOr10~0_combout  & 
// ((\Memory|altsyncram_component|auto_generated|q_b [0])))))

	.dataa(\control_unit|state [4]),
	.datab(\file_mux|Mux7~6_combout ),
	.datac(\Memory|altsyncram_component|auto_generated|q_b [0]),
	.datad(\control_unit|WideOr10~0_combout ),
	.cin(gnd),
	.combout(\file_mux|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \file_mux|Mux7~7 .lut_mask = 16'hE4F0;
defparam \file_mux|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y29_N19
cycloneii_lcell_ff \REG_file|file[3][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\file_mux|Mux7~7_combout ),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_file|file[3][0]~regout ));

// Location: LCFF_X45_Y30_N19
cycloneii_lcell_ff \REG_file|file[0][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\file_mux|Mux7~7_combout ),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_file|file[0][0]~regout ));

// Location: LCCOMB_X44_Y30_N2
cycloneii_lcell_comb \REG_file|Mux7~0 (
// Equation(s):
// \REG_file|Mux7~0_combout  = (\IR|Y [2] & (((\IR|Y [3]) # (\REG_file|file[1][0]~regout )))) # (!\IR|Y [2] & (\REG_file|file[0][0]~regout  & (!\IR|Y [3])))

	.dataa(\IR|Y [2]),
	.datab(\REG_file|file[0][0]~regout ),
	.datac(\IR|Y [3]),
	.datad(\REG_file|file[1][0]~regout ),
	.cin(gnd),
	.combout(\REG_file|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_file|Mux7~0 .lut_mask = 16'hAEA4;
defparam \REG_file|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N0
cycloneii_lcell_comb \REG_file|Mux7~1 (
// Equation(s):
// \REG_file|Mux7~1_combout  = (\IR|Y [3] & ((\REG_file|Mux7~0_combout  & ((\REG_file|file[3][0]~regout ))) # (!\REG_file|Mux7~0_combout  & (\REG_file|file[2][0]~regout )))) # (!\IR|Y [3] & (((\REG_file|Mux7~0_combout ))))

	.dataa(\REG_file|file[2][0]~regout ),
	.datab(\REG_file|file[3][0]~regout ),
	.datac(\IR|Y [3]),
	.datad(\REG_file|Mux7~0_combout ),
	.cin(gnd),
	.combout(\REG_file|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_file|Mux7~1 .lut_mask = 16'hCFA0;
defparam \REG_file|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y30_N1
cycloneii_lcell_ff \REG_file|A[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\REG_file|Mux7~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_file|B[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_file|A [0]));

// Location: LCFF_X44_Y30_N23
cycloneii_lcell_ff \IR|Y[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Memory|altsyncram_component|auto_generated|q_b [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_unit|Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|Y [7]));

// Location: LCCOMB_X44_Y30_N16
cycloneii_lcell_comb \control_unit|WideOr0~0 (
// Equation(s):
// \control_unit|WideOr0~0_combout  = (\IR|Y [6] & ((\IR|Y [7]) # ((\IR|Y [4]) # (\IR|Y [5]))))

	.dataa(\IR|Y [6]),
	.datab(\IR|Y [7]),
	.datac(\IR|Y [4]),
	.datad(\IR|Y [5]),
	.cin(gnd),
	.combout(\control_unit|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|WideOr0~0 .lut_mask = 16'hAAA8;
defparam \control_unit|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N6
cycloneii_lcell_comb \control_unit|inst_err~1 (
// Equation(s):
// \control_unit|inst_err~1_combout  = (\control_unit|WideOr0~0_combout  & (\control_unit|state [2] & \control_unit|inst_err~0_combout ))

	.dataa(\control_unit|WideOr0~0_combout ),
	.datab(\control_unit|state [2]),
	.datac(vcc),
	.datad(\control_unit|inst_err~0_combout ),
	.cin(gnd),
	.combout(\control_unit|inst_err~1_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|inst_err~1 .lut_mask = 16'h8800;
defparam \control_unit|inst_err~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N16
cycloneii_lcell_comb \control_unit|WideOr5~0 (
// Equation(s):
// \control_unit|WideOr5~0_combout  = (\control_unit|state [3] & (\control_unit|state [2] & (\control_unit|state [1] & \control_unit|state [4])))

	.dataa(\control_unit|state [3]),
	.datab(\control_unit|state [2]),
	.datac(\control_unit|state [1]),
	.datad(\control_unit|state [4]),
	.cin(gnd),
	.combout(\control_unit|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|WideOr5~0 .lut_mask = 16'h8000;
defparam \control_unit|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N18
cycloneii_lcell_comb \control_unit|WideOr5~1 (
// Equation(s):
// \control_unit|WideOr5~1_combout  = (\control_unit|state [0] & ((\control_unit|WideOr5~0_combout ) # ((!\control_unit|state [2] & \control_unit|inst_err~0_combout )))) # (!\control_unit|state [0] & (!\control_unit|state [2] & 
// ((\control_unit|inst_err~0_combout ))))

	.dataa(\control_unit|state [0]),
	.datab(\control_unit|state [2]),
	.datac(\control_unit|WideOr5~0_combout ),
	.datad(\control_unit|inst_err~0_combout ),
	.cin(gnd),
	.combout(\control_unit|WideOr5~1_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|WideOr5~1 .lut_mask = 16'hB3A0;
defparam \control_unit|WideOr5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[0]));
// synopsys translate_off
defparam \IN[0]~I .input_async_reset = "none";
defparam \IN[0]~I .input_power_up = "low";
defparam \IN[0]~I .input_register_mode = "none";
defparam \IN[0]~I .input_sync_reset = "none";
defparam \IN[0]~I .oe_async_reset = "none";
defparam \IN[0]~I .oe_power_up = "low";
defparam \IN[0]~I .oe_register_mode = "none";
defparam \IN[0]~I .oe_sync_reset = "none";
defparam \IN[0]~I .operation_mode = "input";
defparam \IN[0]~I .output_async_reset = "none";
defparam \IN[0]~I .output_power_up = "low";
defparam \IN[0]~I .output_register_mode = "none";
defparam \IN[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[1]));
// synopsys translate_off
defparam \IN[1]~I .input_async_reset = "none";
defparam \IN[1]~I .input_power_up = "low";
defparam \IN[1]~I .input_register_mode = "none";
defparam \IN[1]~I .input_sync_reset = "none";
defparam \IN[1]~I .oe_async_reset = "none";
defparam \IN[1]~I .oe_power_up = "low";
defparam \IN[1]~I .oe_register_mode = "none";
defparam \IN[1]~I .oe_sync_reset = "none";
defparam \IN[1]~I .operation_mode = "input";
defparam \IN[1]~I .output_async_reset = "none";
defparam \IN[1]~I .output_power_up = "low";
defparam \IN[1]~I .output_register_mode = "none";
defparam \IN[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[2]));
// synopsys translate_off
defparam \IN[2]~I .input_async_reset = "none";
defparam \IN[2]~I .input_power_up = "low";
defparam \IN[2]~I .input_register_mode = "none";
defparam \IN[2]~I .input_sync_reset = "none";
defparam \IN[2]~I .oe_async_reset = "none";
defparam \IN[2]~I .oe_power_up = "low";
defparam \IN[2]~I .oe_register_mode = "none";
defparam \IN[2]~I .oe_sync_reset = "none";
defparam \IN[2]~I .operation_mode = "input";
defparam \IN[2]~I .output_async_reset = "none";
defparam \IN[2]~I .output_power_up = "low";
defparam \IN[2]~I .output_register_mode = "none";
defparam \IN[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[3]));
// synopsys translate_off
defparam \IN[3]~I .input_async_reset = "none";
defparam \IN[3]~I .input_power_up = "low";
defparam \IN[3]~I .input_register_mode = "none";
defparam \IN[3]~I .input_sync_reset = "none";
defparam \IN[3]~I .oe_async_reset = "none";
defparam \IN[3]~I .oe_power_up = "low";
defparam \IN[3]~I .oe_register_mode = "none";
defparam \IN[3]~I .oe_sync_reset = "none";
defparam \IN[3]~I .operation_mode = "input";
defparam \IN[3]~I .output_async_reset = "none";
defparam \IN[3]~I .output_power_up = "low";
defparam \IN[3]~I .output_register_mode = "none";
defparam \IN[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[4]));
// synopsys translate_off
defparam \IN[4]~I .input_async_reset = "none";
defparam \IN[4]~I .input_power_up = "low";
defparam \IN[4]~I .input_register_mode = "none";
defparam \IN[4]~I .input_sync_reset = "none";
defparam \IN[4]~I .oe_async_reset = "none";
defparam \IN[4]~I .oe_power_up = "low";
defparam \IN[4]~I .oe_register_mode = "none";
defparam \IN[4]~I .oe_sync_reset = "none";
defparam \IN[4]~I .operation_mode = "input";
defparam \IN[4]~I .output_async_reset = "none";
defparam \IN[4]~I .output_power_up = "low";
defparam \IN[4]~I .output_register_mode = "none";
defparam \IN[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[5]));
// synopsys translate_off
defparam \IN[5]~I .input_async_reset = "none";
defparam \IN[5]~I .input_power_up = "low";
defparam \IN[5]~I .input_register_mode = "none";
defparam \IN[5]~I .input_sync_reset = "none";
defparam \IN[5]~I .oe_async_reset = "none";
defparam \IN[5]~I .oe_power_up = "low";
defparam \IN[5]~I .oe_register_mode = "none";
defparam \IN[5]~I .oe_sync_reset = "none";
defparam \IN[5]~I .operation_mode = "input";
defparam \IN[5]~I .output_async_reset = "none";
defparam \IN[5]~I .output_power_up = "low";
defparam \IN[5]~I .output_register_mode = "none";
defparam \IN[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[6]));
// synopsys translate_off
defparam \IN[6]~I .input_async_reset = "none";
defparam \IN[6]~I .input_power_up = "low";
defparam \IN[6]~I .input_register_mode = "none";
defparam \IN[6]~I .input_sync_reset = "none";
defparam \IN[6]~I .oe_async_reset = "none";
defparam \IN[6]~I .oe_power_up = "low";
defparam \IN[6]~I .oe_register_mode = "none";
defparam \IN[6]~I .oe_sync_reset = "none";
defparam \IN[6]~I .operation_mode = "input";
defparam \IN[6]~I .output_async_reset = "none";
defparam \IN[6]~I .output_power_up = "low";
defparam \IN[6]~I .output_register_mode = "none";
defparam \IN[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[7]));
// synopsys translate_off
defparam \IN[7]~I .input_async_reset = "none";
defparam \IN[7]~I .input_power_up = "low";
defparam \IN[7]~I .input_register_mode = "none";
defparam \IN[7]~I .input_sync_reset = "none";
defparam \IN[7]~I .oe_async_reset = "none";
defparam \IN[7]~I .oe_power_up = "low";
defparam \IN[7]~I .oe_register_mode = "none";
defparam \IN[7]~I .oe_sync_reset = "none";
defparam \IN[7]~I .operation_mode = "input";
defparam \IN[7]~I .output_async_reset = "none";
defparam \IN[7]~I .output_power_up = "low";
defparam \IN[7]~I .output_register_mode = "none";
defparam \IN[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[0]));
// synopsys translate_off
defparam \OUT[0]~I .input_async_reset = "none";
defparam \OUT[0]~I .input_power_up = "low";
defparam \OUT[0]~I .input_register_mode = "none";
defparam \OUT[0]~I .input_sync_reset = "none";
defparam \OUT[0]~I .oe_async_reset = "none";
defparam \OUT[0]~I .oe_power_up = "low";
defparam \OUT[0]~I .oe_register_mode = "none";
defparam \OUT[0]~I .oe_sync_reset = "none";
defparam \OUT[0]~I .operation_mode = "output";
defparam \OUT[0]~I .output_async_reset = "none";
defparam \OUT[0]~I .output_power_up = "low";
defparam \OUT[0]~I .output_register_mode = "none";
defparam \OUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[1]));
// synopsys translate_off
defparam \OUT[1]~I .input_async_reset = "none";
defparam \OUT[1]~I .input_power_up = "low";
defparam \OUT[1]~I .input_register_mode = "none";
defparam \OUT[1]~I .input_sync_reset = "none";
defparam \OUT[1]~I .oe_async_reset = "none";
defparam \OUT[1]~I .oe_power_up = "low";
defparam \OUT[1]~I .oe_register_mode = "none";
defparam \OUT[1]~I .oe_sync_reset = "none";
defparam \OUT[1]~I .operation_mode = "output";
defparam \OUT[1]~I .output_async_reset = "none";
defparam \OUT[1]~I .output_power_up = "low";
defparam \OUT[1]~I .output_register_mode = "none";
defparam \OUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[2]));
// synopsys translate_off
defparam \OUT[2]~I .input_async_reset = "none";
defparam \OUT[2]~I .input_power_up = "low";
defparam \OUT[2]~I .input_register_mode = "none";
defparam \OUT[2]~I .input_sync_reset = "none";
defparam \OUT[2]~I .oe_async_reset = "none";
defparam \OUT[2]~I .oe_power_up = "low";
defparam \OUT[2]~I .oe_register_mode = "none";
defparam \OUT[2]~I .oe_sync_reset = "none";
defparam \OUT[2]~I .operation_mode = "output";
defparam \OUT[2]~I .output_async_reset = "none";
defparam \OUT[2]~I .output_power_up = "low";
defparam \OUT[2]~I .output_register_mode = "none";
defparam \OUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[3]));
// synopsys translate_off
defparam \OUT[3]~I .input_async_reset = "none";
defparam \OUT[3]~I .input_power_up = "low";
defparam \OUT[3]~I .input_register_mode = "none";
defparam \OUT[3]~I .input_sync_reset = "none";
defparam \OUT[3]~I .oe_async_reset = "none";
defparam \OUT[3]~I .oe_power_up = "low";
defparam \OUT[3]~I .oe_register_mode = "none";
defparam \OUT[3]~I .oe_sync_reset = "none";
defparam \OUT[3]~I .operation_mode = "output";
defparam \OUT[3]~I .output_async_reset = "none";
defparam \OUT[3]~I .output_power_up = "low";
defparam \OUT[3]~I .output_register_mode = "none";
defparam \OUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[4]));
// synopsys translate_off
defparam \OUT[4]~I .input_async_reset = "none";
defparam \OUT[4]~I .input_power_up = "low";
defparam \OUT[4]~I .input_register_mode = "none";
defparam \OUT[4]~I .input_sync_reset = "none";
defparam \OUT[4]~I .oe_async_reset = "none";
defparam \OUT[4]~I .oe_power_up = "low";
defparam \OUT[4]~I .oe_register_mode = "none";
defparam \OUT[4]~I .oe_sync_reset = "none";
defparam \OUT[4]~I .operation_mode = "output";
defparam \OUT[4]~I .output_async_reset = "none";
defparam \OUT[4]~I .output_power_up = "low";
defparam \OUT[4]~I .output_register_mode = "none";
defparam \OUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[5]));
// synopsys translate_off
defparam \OUT[5]~I .input_async_reset = "none";
defparam \OUT[5]~I .input_power_up = "low";
defparam \OUT[5]~I .input_register_mode = "none";
defparam \OUT[5]~I .input_sync_reset = "none";
defparam \OUT[5]~I .oe_async_reset = "none";
defparam \OUT[5]~I .oe_power_up = "low";
defparam \OUT[5]~I .oe_register_mode = "none";
defparam \OUT[5]~I .oe_sync_reset = "none";
defparam \OUT[5]~I .operation_mode = "output";
defparam \OUT[5]~I .output_async_reset = "none";
defparam \OUT[5]~I .output_power_up = "low";
defparam \OUT[5]~I .output_register_mode = "none";
defparam \OUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[6]));
// synopsys translate_off
defparam \OUT[6]~I .input_async_reset = "none";
defparam \OUT[6]~I .input_power_up = "low";
defparam \OUT[6]~I .input_register_mode = "none";
defparam \OUT[6]~I .input_sync_reset = "none";
defparam \OUT[6]~I .oe_async_reset = "none";
defparam \OUT[6]~I .oe_power_up = "low";
defparam \OUT[6]~I .oe_register_mode = "none";
defparam \OUT[6]~I .oe_sync_reset = "none";
defparam \OUT[6]~I .operation_mode = "output";
defparam \OUT[6]~I .output_async_reset = "none";
defparam \OUT[6]~I .output_power_up = "low";
defparam \OUT[6]~I .output_register_mode = "none";
defparam \OUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[7]));
// synopsys translate_off
defparam \OUT[7]~I .input_async_reset = "none";
defparam \OUT[7]~I .input_power_up = "low";
defparam \OUT[7]~I .input_register_mode = "none";
defparam \OUT[7]~I .input_sync_reset = "none";
defparam \OUT[7]~I .oe_async_reset = "none";
defparam \OUT[7]~I .oe_power_up = "low";
defparam \OUT[7]~I .oe_register_mode = "none";
defparam \OUT[7]~I .oe_sync_reset = "none";
defparam \OUT[7]~I .operation_mode = "output";
defparam \OUT[7]~I .output_async_reset = "none";
defparam \OUT[7]~I .output_power_up = "low";
defparam \OUT[7]~I .output_register_mode = "none";
defparam \OUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \inst_err~I (
	.datain(\control_unit|inst_err~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inst_err));
// synopsys translate_off
defparam \inst_err~I .input_async_reset = "none";
defparam \inst_err~I .input_power_up = "low";
defparam \inst_err~I .input_register_mode = "none";
defparam \inst_err~I .input_sync_reset = "none";
defparam \inst_err~I .oe_async_reset = "none";
defparam \inst_err~I .oe_power_up = "low";
defparam \inst_err~I .oe_register_mode = "none";
defparam \inst_err~I .oe_sync_reset = "none";
defparam \inst_err~I .operation_mode = "output";
defparam \inst_err~I .output_async_reset = "none";
defparam \inst_err~I .output_power_up = "low";
defparam \inst_err~I .output_register_mode = "none";
defparam \inst_err~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \state_err~I (
	.datain(\control_unit|WideOr5~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(state_err));
// synopsys translate_off
defparam \state_err~I .input_async_reset = "none";
defparam \state_err~I .input_power_up = "low";
defparam \state_err~I .input_register_mode = "none";
defparam \state_err~I .input_sync_reset = "none";
defparam \state_err~I .oe_async_reset = "none";
defparam \state_err~I .oe_power_up = "low";
defparam \state_err~I .oe_register_mode = "none";
defparam \state_err~I .oe_sync_reset = "none";
defparam \state_err~I .operation_mode = "output";
defparam \state_err~I .output_async_reset = "none";
defparam \state_err~I .output_power_up = "low";
defparam \state_err~I .output_register_mode = "none";
defparam \state_err~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \state[0]~I (
	.datain(\control_unit|state [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(state[0]));
// synopsys translate_off
defparam \state[0]~I .input_async_reset = "none";
defparam \state[0]~I .input_power_up = "low";
defparam \state[0]~I .input_register_mode = "none";
defparam \state[0]~I .input_sync_reset = "none";
defparam \state[0]~I .oe_async_reset = "none";
defparam \state[0]~I .oe_power_up = "low";
defparam \state[0]~I .oe_register_mode = "none";
defparam \state[0]~I .oe_sync_reset = "none";
defparam \state[0]~I .operation_mode = "output";
defparam \state[0]~I .output_async_reset = "none";
defparam \state[0]~I .output_power_up = "low";
defparam \state[0]~I .output_register_mode = "none";
defparam \state[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \state[1]~I (
	.datain(\control_unit|state [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(state[1]));
// synopsys translate_off
defparam \state[1]~I .input_async_reset = "none";
defparam \state[1]~I .input_power_up = "low";
defparam \state[1]~I .input_register_mode = "none";
defparam \state[1]~I .input_sync_reset = "none";
defparam \state[1]~I .oe_async_reset = "none";
defparam \state[1]~I .oe_power_up = "low";
defparam \state[1]~I .oe_register_mode = "none";
defparam \state[1]~I .oe_sync_reset = "none";
defparam \state[1]~I .operation_mode = "output";
defparam \state[1]~I .output_async_reset = "none";
defparam \state[1]~I .output_power_up = "low";
defparam \state[1]~I .output_register_mode = "none";
defparam \state[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \state[2]~I (
	.datain(\control_unit|state [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(state[2]));
// synopsys translate_off
defparam \state[2]~I .input_async_reset = "none";
defparam \state[2]~I .input_power_up = "low";
defparam \state[2]~I .input_register_mode = "none";
defparam \state[2]~I .input_sync_reset = "none";
defparam \state[2]~I .oe_async_reset = "none";
defparam \state[2]~I .oe_power_up = "low";
defparam \state[2]~I .oe_register_mode = "none";
defparam \state[2]~I .oe_sync_reset = "none";
defparam \state[2]~I .operation_mode = "output";
defparam \state[2]~I .output_async_reset = "none";
defparam \state[2]~I .output_power_up = "low";
defparam \state[2]~I .output_register_mode = "none";
defparam \state[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \state[3]~I (
	.datain(\control_unit|state [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(state[3]));
// synopsys translate_off
defparam \state[3]~I .input_async_reset = "none";
defparam \state[3]~I .input_power_up = "low";
defparam \state[3]~I .input_register_mode = "none";
defparam \state[3]~I .input_sync_reset = "none";
defparam \state[3]~I .oe_async_reset = "none";
defparam \state[3]~I .oe_power_up = "low";
defparam \state[3]~I .oe_register_mode = "none";
defparam \state[3]~I .oe_sync_reset = "none";
defparam \state[3]~I .operation_mode = "output";
defparam \state[3]~I .output_async_reset = "none";
defparam \state[3]~I .output_power_up = "low";
defparam \state[3]~I .output_register_mode = "none";
defparam \state[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \state[4]~I (
	.datain(\control_unit|state [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(state[4]));
// synopsys translate_off
defparam \state[4]~I .input_async_reset = "none";
defparam \state[4]~I .input_power_up = "low";
defparam \state[4]~I .input_register_mode = "none";
defparam \state[4]~I .input_sync_reset = "none";
defparam \state[4]~I .oe_async_reset = "none";
defparam \state[4]~I .oe_power_up = "low";
defparam \state[4]~I .oe_register_mode = "none";
defparam \state[4]~I .oe_sync_reset = "none";
defparam \state[4]~I .operation_mode = "output";
defparam \state[4]~I .output_async_reset = "none";
defparam \state[4]~I .output_power_up = "low";
defparam \state[4]~I .output_register_mode = "none";
defparam \state[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \state[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(state[5]));
// synopsys translate_off
defparam \state[5]~I .input_async_reset = "none";
defparam \state[5]~I .input_power_up = "low";
defparam \state[5]~I .input_register_mode = "none";
defparam \state[5]~I .input_sync_reset = "none";
defparam \state[5]~I .oe_async_reset = "none";
defparam \state[5]~I .oe_power_up = "low";
defparam \state[5]~I .oe_register_mode = "none";
defparam \state[5]~I .oe_sync_reset = "none";
defparam \state[5]~I .operation_mode = "output";
defparam \state[5]~I .output_async_reset = "none";
defparam \state[5]~I .output_power_up = "low";
defparam \state[5]~I .output_register_mode = "none";
defparam \state[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_out[0]~I (
	.datain(\PC|OUT [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[0]));
// synopsys translate_off
defparam \PC_out[0]~I .input_async_reset = "none";
defparam \PC_out[0]~I .input_power_up = "low";
defparam \PC_out[0]~I .input_register_mode = "none";
defparam \PC_out[0]~I .input_sync_reset = "none";
defparam \PC_out[0]~I .oe_async_reset = "none";
defparam \PC_out[0]~I .oe_power_up = "low";
defparam \PC_out[0]~I .oe_register_mode = "none";
defparam \PC_out[0]~I .oe_sync_reset = "none";
defparam \PC_out[0]~I .operation_mode = "output";
defparam \PC_out[0]~I .output_async_reset = "none";
defparam \PC_out[0]~I .output_power_up = "low";
defparam \PC_out[0]~I .output_register_mode = "none";
defparam \PC_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_out[1]~I (
	.datain(\PC|OUT [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[1]));
// synopsys translate_off
defparam \PC_out[1]~I .input_async_reset = "none";
defparam \PC_out[1]~I .input_power_up = "low";
defparam \PC_out[1]~I .input_register_mode = "none";
defparam \PC_out[1]~I .input_sync_reset = "none";
defparam \PC_out[1]~I .oe_async_reset = "none";
defparam \PC_out[1]~I .oe_power_up = "low";
defparam \PC_out[1]~I .oe_register_mode = "none";
defparam \PC_out[1]~I .oe_sync_reset = "none";
defparam \PC_out[1]~I .operation_mode = "output";
defparam \PC_out[1]~I .output_async_reset = "none";
defparam \PC_out[1]~I .output_power_up = "low";
defparam \PC_out[1]~I .output_register_mode = "none";
defparam \PC_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_out[2]~I (
	.datain(\PC|OUT [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[2]));
// synopsys translate_off
defparam \PC_out[2]~I .input_async_reset = "none";
defparam \PC_out[2]~I .input_power_up = "low";
defparam \PC_out[2]~I .input_register_mode = "none";
defparam \PC_out[2]~I .input_sync_reset = "none";
defparam \PC_out[2]~I .oe_async_reset = "none";
defparam \PC_out[2]~I .oe_power_up = "low";
defparam \PC_out[2]~I .oe_register_mode = "none";
defparam \PC_out[2]~I .oe_sync_reset = "none";
defparam \PC_out[2]~I .operation_mode = "output";
defparam \PC_out[2]~I .output_async_reset = "none";
defparam \PC_out[2]~I .output_power_up = "low";
defparam \PC_out[2]~I .output_register_mode = "none";
defparam \PC_out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_out[3]~I (
	.datain(\PC|OUT [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[3]));
// synopsys translate_off
defparam \PC_out[3]~I .input_async_reset = "none";
defparam \PC_out[3]~I .input_power_up = "low";
defparam \PC_out[3]~I .input_register_mode = "none";
defparam \PC_out[3]~I .input_sync_reset = "none";
defparam \PC_out[3]~I .oe_async_reset = "none";
defparam \PC_out[3]~I .oe_power_up = "low";
defparam \PC_out[3]~I .oe_register_mode = "none";
defparam \PC_out[3]~I .oe_sync_reset = "none";
defparam \PC_out[3]~I .operation_mode = "output";
defparam \PC_out[3]~I .output_async_reset = "none";
defparam \PC_out[3]~I .output_power_up = "low";
defparam \PC_out[3]~I .output_register_mode = "none";
defparam \PC_out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_out[4]~I (
	.datain(\PC|OUT [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[4]));
// synopsys translate_off
defparam \PC_out[4]~I .input_async_reset = "none";
defparam \PC_out[4]~I .input_power_up = "low";
defparam \PC_out[4]~I .input_register_mode = "none";
defparam \PC_out[4]~I .input_sync_reset = "none";
defparam \PC_out[4]~I .oe_async_reset = "none";
defparam \PC_out[4]~I .oe_power_up = "low";
defparam \PC_out[4]~I .oe_register_mode = "none";
defparam \PC_out[4]~I .oe_sync_reset = "none";
defparam \PC_out[4]~I .operation_mode = "output";
defparam \PC_out[4]~I .output_async_reset = "none";
defparam \PC_out[4]~I .output_power_up = "low";
defparam \PC_out[4]~I .output_register_mode = "none";
defparam \PC_out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_out[5]~I (
	.datain(\PC|OUT [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[5]));
// synopsys translate_off
defparam \PC_out[5]~I .input_async_reset = "none";
defparam \PC_out[5]~I .input_power_up = "low";
defparam \PC_out[5]~I .input_register_mode = "none";
defparam \PC_out[5]~I .input_sync_reset = "none";
defparam \PC_out[5]~I .oe_async_reset = "none";
defparam \PC_out[5]~I .oe_power_up = "low";
defparam \PC_out[5]~I .oe_register_mode = "none";
defparam \PC_out[5]~I .oe_sync_reset = "none";
defparam \PC_out[5]~I .operation_mode = "output";
defparam \PC_out[5]~I .output_async_reset = "none";
defparam \PC_out[5]~I .output_power_up = "low";
defparam \PC_out[5]~I .output_register_mode = "none";
defparam \PC_out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_out[6]~I (
	.datain(\PC|OUT [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[6]));
// synopsys translate_off
defparam \PC_out[6]~I .input_async_reset = "none";
defparam \PC_out[6]~I .input_power_up = "low";
defparam \PC_out[6]~I .input_register_mode = "none";
defparam \PC_out[6]~I .input_sync_reset = "none";
defparam \PC_out[6]~I .oe_async_reset = "none";
defparam \PC_out[6]~I .oe_power_up = "low";
defparam \PC_out[6]~I .oe_register_mode = "none";
defparam \PC_out[6]~I .oe_sync_reset = "none";
defparam \PC_out[6]~I .operation_mode = "output";
defparam \PC_out[6]~I .output_async_reset = "none";
defparam \PC_out[6]~I .output_power_up = "low";
defparam \PC_out[6]~I .output_register_mode = "none";
defparam \PC_out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_out[7]~I (
	.datain(\PC|OUT [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[7]));
// synopsys translate_off
defparam \PC_out[7]~I .input_async_reset = "none";
defparam \PC_out[7]~I .input_power_up = "low";
defparam \PC_out[7]~I .input_register_mode = "none";
defparam \PC_out[7]~I .input_sync_reset = "none";
defparam \PC_out[7]~I .oe_async_reset = "none";
defparam \PC_out[7]~I .oe_power_up = "low";
defparam \PC_out[7]~I .oe_register_mode = "none";
defparam \PC_out[7]~I .oe_sync_reset = "none";
defparam \PC_out[7]~I .operation_mode = "output";
defparam \PC_out[7]~I .output_async_reset = "none";
defparam \PC_out[7]~I .output_power_up = "low";
defparam \PC_out[7]~I .output_register_mode = "none";
defparam \PC_out[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_out[0]~I (
	.datain(\IR|Y [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_out[0]));
// synopsys translate_off
defparam \IR_out[0]~I .input_async_reset = "none";
defparam \IR_out[0]~I .input_power_up = "low";
defparam \IR_out[0]~I .input_register_mode = "none";
defparam \IR_out[0]~I .input_sync_reset = "none";
defparam \IR_out[0]~I .oe_async_reset = "none";
defparam \IR_out[0]~I .oe_power_up = "low";
defparam \IR_out[0]~I .oe_register_mode = "none";
defparam \IR_out[0]~I .oe_sync_reset = "none";
defparam \IR_out[0]~I .operation_mode = "output";
defparam \IR_out[0]~I .output_async_reset = "none";
defparam \IR_out[0]~I .output_power_up = "low";
defparam \IR_out[0]~I .output_register_mode = "none";
defparam \IR_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_out[1]~I (
	.datain(\IR|Y [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_out[1]));
// synopsys translate_off
defparam \IR_out[1]~I .input_async_reset = "none";
defparam \IR_out[1]~I .input_power_up = "low";
defparam \IR_out[1]~I .input_register_mode = "none";
defparam \IR_out[1]~I .input_sync_reset = "none";
defparam \IR_out[1]~I .oe_async_reset = "none";
defparam \IR_out[1]~I .oe_power_up = "low";
defparam \IR_out[1]~I .oe_register_mode = "none";
defparam \IR_out[1]~I .oe_sync_reset = "none";
defparam \IR_out[1]~I .operation_mode = "output";
defparam \IR_out[1]~I .output_async_reset = "none";
defparam \IR_out[1]~I .output_power_up = "low";
defparam \IR_out[1]~I .output_register_mode = "none";
defparam \IR_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_out[2]~I (
	.datain(\IR|Y [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_out[2]));
// synopsys translate_off
defparam \IR_out[2]~I .input_async_reset = "none";
defparam \IR_out[2]~I .input_power_up = "low";
defparam \IR_out[2]~I .input_register_mode = "none";
defparam \IR_out[2]~I .input_sync_reset = "none";
defparam \IR_out[2]~I .oe_async_reset = "none";
defparam \IR_out[2]~I .oe_power_up = "low";
defparam \IR_out[2]~I .oe_register_mode = "none";
defparam \IR_out[2]~I .oe_sync_reset = "none";
defparam \IR_out[2]~I .operation_mode = "output";
defparam \IR_out[2]~I .output_async_reset = "none";
defparam \IR_out[2]~I .output_power_up = "low";
defparam \IR_out[2]~I .output_register_mode = "none";
defparam \IR_out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_out[3]~I (
	.datain(\IR|Y [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_out[3]));
// synopsys translate_off
defparam \IR_out[3]~I .input_async_reset = "none";
defparam \IR_out[3]~I .input_power_up = "low";
defparam \IR_out[3]~I .input_register_mode = "none";
defparam \IR_out[3]~I .input_sync_reset = "none";
defparam \IR_out[3]~I .oe_async_reset = "none";
defparam \IR_out[3]~I .oe_power_up = "low";
defparam \IR_out[3]~I .oe_register_mode = "none";
defparam \IR_out[3]~I .oe_sync_reset = "none";
defparam \IR_out[3]~I .operation_mode = "output";
defparam \IR_out[3]~I .output_async_reset = "none";
defparam \IR_out[3]~I .output_power_up = "low";
defparam \IR_out[3]~I .output_register_mode = "none";
defparam \IR_out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_out[4]~I (
	.datain(\IR|Y [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_out[4]));
// synopsys translate_off
defparam \IR_out[4]~I .input_async_reset = "none";
defparam \IR_out[4]~I .input_power_up = "low";
defparam \IR_out[4]~I .input_register_mode = "none";
defparam \IR_out[4]~I .input_sync_reset = "none";
defparam \IR_out[4]~I .oe_async_reset = "none";
defparam \IR_out[4]~I .oe_power_up = "low";
defparam \IR_out[4]~I .oe_register_mode = "none";
defparam \IR_out[4]~I .oe_sync_reset = "none";
defparam \IR_out[4]~I .operation_mode = "output";
defparam \IR_out[4]~I .output_async_reset = "none";
defparam \IR_out[4]~I .output_power_up = "low";
defparam \IR_out[4]~I .output_register_mode = "none";
defparam \IR_out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_out[5]~I (
	.datain(\IR|Y [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_out[5]));
// synopsys translate_off
defparam \IR_out[5]~I .input_async_reset = "none";
defparam \IR_out[5]~I .input_power_up = "low";
defparam \IR_out[5]~I .input_register_mode = "none";
defparam \IR_out[5]~I .input_sync_reset = "none";
defparam \IR_out[5]~I .oe_async_reset = "none";
defparam \IR_out[5]~I .oe_power_up = "low";
defparam \IR_out[5]~I .oe_register_mode = "none";
defparam \IR_out[5]~I .oe_sync_reset = "none";
defparam \IR_out[5]~I .operation_mode = "output";
defparam \IR_out[5]~I .output_async_reset = "none";
defparam \IR_out[5]~I .output_power_up = "low";
defparam \IR_out[5]~I .output_register_mode = "none";
defparam \IR_out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_out[6]~I (
	.datain(\IR|Y [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_out[6]));
// synopsys translate_off
defparam \IR_out[6]~I .input_async_reset = "none";
defparam \IR_out[6]~I .input_power_up = "low";
defparam \IR_out[6]~I .input_register_mode = "none";
defparam \IR_out[6]~I .input_sync_reset = "none";
defparam \IR_out[6]~I .oe_async_reset = "none";
defparam \IR_out[6]~I .oe_power_up = "low";
defparam \IR_out[6]~I .oe_register_mode = "none";
defparam \IR_out[6]~I .oe_sync_reset = "none";
defparam \IR_out[6]~I .operation_mode = "output";
defparam \IR_out[6]~I .output_async_reset = "none";
defparam \IR_out[6]~I .output_power_up = "low";
defparam \IR_out[6]~I .output_register_mode = "none";
defparam \IR_out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_out[7]~I (
	.datain(\IR|Y [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_out[7]));
// synopsys translate_off
defparam \IR_out[7]~I .input_async_reset = "none";
defparam \IR_out[7]~I .input_power_up = "low";
defparam \IR_out[7]~I .input_register_mode = "none";
defparam \IR_out[7]~I .input_sync_reset = "none";
defparam \IR_out[7]~I .oe_async_reset = "none";
defparam \IR_out[7]~I .oe_power_up = "low";
defparam \IR_out[7]~I .oe_register_mode = "none";
defparam \IR_out[7]~I .oe_sync_reset = "none";
defparam \IR_out[7]~I .operation_mode = "output";
defparam \IR_out[7]~I .output_async_reset = "none";
defparam \IR_out[7]~I .output_power_up = "low";
defparam \IR_out[7]~I .output_register_mode = "none";
defparam \IR_out[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MD_out[0]~I (
	.datain(\MD|Y [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MD_out[0]));
// synopsys translate_off
defparam \MD_out[0]~I .input_async_reset = "none";
defparam \MD_out[0]~I .input_power_up = "low";
defparam \MD_out[0]~I .input_register_mode = "none";
defparam \MD_out[0]~I .input_sync_reset = "none";
defparam \MD_out[0]~I .oe_async_reset = "none";
defparam \MD_out[0]~I .oe_power_up = "low";
defparam \MD_out[0]~I .oe_register_mode = "none";
defparam \MD_out[0]~I .oe_sync_reset = "none";
defparam \MD_out[0]~I .operation_mode = "output";
defparam \MD_out[0]~I .output_async_reset = "none";
defparam \MD_out[0]~I .output_power_up = "low";
defparam \MD_out[0]~I .output_register_mode = "none";
defparam \MD_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MD_out[1]~I (
	.datain(\MD|Y [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MD_out[1]));
// synopsys translate_off
defparam \MD_out[1]~I .input_async_reset = "none";
defparam \MD_out[1]~I .input_power_up = "low";
defparam \MD_out[1]~I .input_register_mode = "none";
defparam \MD_out[1]~I .input_sync_reset = "none";
defparam \MD_out[1]~I .oe_async_reset = "none";
defparam \MD_out[1]~I .oe_power_up = "low";
defparam \MD_out[1]~I .oe_register_mode = "none";
defparam \MD_out[1]~I .oe_sync_reset = "none";
defparam \MD_out[1]~I .operation_mode = "output";
defparam \MD_out[1]~I .output_async_reset = "none";
defparam \MD_out[1]~I .output_power_up = "low";
defparam \MD_out[1]~I .output_register_mode = "none";
defparam \MD_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MD_out[2]~I (
	.datain(\MD|Y [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MD_out[2]));
// synopsys translate_off
defparam \MD_out[2]~I .input_async_reset = "none";
defparam \MD_out[2]~I .input_power_up = "low";
defparam \MD_out[2]~I .input_register_mode = "none";
defparam \MD_out[2]~I .input_sync_reset = "none";
defparam \MD_out[2]~I .oe_async_reset = "none";
defparam \MD_out[2]~I .oe_power_up = "low";
defparam \MD_out[2]~I .oe_register_mode = "none";
defparam \MD_out[2]~I .oe_sync_reset = "none";
defparam \MD_out[2]~I .operation_mode = "output";
defparam \MD_out[2]~I .output_async_reset = "none";
defparam \MD_out[2]~I .output_power_up = "low";
defparam \MD_out[2]~I .output_register_mode = "none";
defparam \MD_out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MD_out[3]~I (
	.datain(\MD|Y [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MD_out[3]));
// synopsys translate_off
defparam \MD_out[3]~I .input_async_reset = "none";
defparam \MD_out[3]~I .input_power_up = "low";
defparam \MD_out[3]~I .input_register_mode = "none";
defparam \MD_out[3]~I .input_sync_reset = "none";
defparam \MD_out[3]~I .oe_async_reset = "none";
defparam \MD_out[3]~I .oe_power_up = "low";
defparam \MD_out[3]~I .oe_register_mode = "none";
defparam \MD_out[3]~I .oe_sync_reset = "none";
defparam \MD_out[3]~I .operation_mode = "output";
defparam \MD_out[3]~I .output_async_reset = "none";
defparam \MD_out[3]~I .output_power_up = "low";
defparam \MD_out[3]~I .output_register_mode = "none";
defparam \MD_out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MD_out[4]~I (
	.datain(\MD|Y [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MD_out[4]));
// synopsys translate_off
defparam \MD_out[4]~I .input_async_reset = "none";
defparam \MD_out[4]~I .input_power_up = "low";
defparam \MD_out[4]~I .input_register_mode = "none";
defparam \MD_out[4]~I .input_sync_reset = "none";
defparam \MD_out[4]~I .oe_async_reset = "none";
defparam \MD_out[4]~I .oe_power_up = "low";
defparam \MD_out[4]~I .oe_register_mode = "none";
defparam \MD_out[4]~I .oe_sync_reset = "none";
defparam \MD_out[4]~I .operation_mode = "output";
defparam \MD_out[4]~I .output_async_reset = "none";
defparam \MD_out[4]~I .output_power_up = "low";
defparam \MD_out[4]~I .output_register_mode = "none";
defparam \MD_out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MD_out[5]~I (
	.datain(\MD|Y [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MD_out[5]));
// synopsys translate_off
defparam \MD_out[5]~I .input_async_reset = "none";
defparam \MD_out[5]~I .input_power_up = "low";
defparam \MD_out[5]~I .input_register_mode = "none";
defparam \MD_out[5]~I .input_sync_reset = "none";
defparam \MD_out[5]~I .oe_async_reset = "none";
defparam \MD_out[5]~I .oe_power_up = "low";
defparam \MD_out[5]~I .oe_register_mode = "none";
defparam \MD_out[5]~I .oe_sync_reset = "none";
defparam \MD_out[5]~I .operation_mode = "output";
defparam \MD_out[5]~I .output_async_reset = "none";
defparam \MD_out[5]~I .output_power_up = "low";
defparam \MD_out[5]~I .output_register_mode = "none";
defparam \MD_out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MD_out[6]~I (
	.datain(\MD|Y [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MD_out[6]));
// synopsys translate_off
defparam \MD_out[6]~I .input_async_reset = "none";
defparam \MD_out[6]~I .input_power_up = "low";
defparam \MD_out[6]~I .input_register_mode = "none";
defparam \MD_out[6]~I .input_sync_reset = "none";
defparam \MD_out[6]~I .oe_async_reset = "none";
defparam \MD_out[6]~I .oe_power_up = "low";
defparam \MD_out[6]~I .oe_register_mode = "none";
defparam \MD_out[6]~I .oe_sync_reset = "none";
defparam \MD_out[6]~I .operation_mode = "output";
defparam \MD_out[6]~I .output_async_reset = "none";
defparam \MD_out[6]~I .output_power_up = "low";
defparam \MD_out[6]~I .output_register_mode = "none";
defparam \MD_out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MD_out[7]~I (
	.datain(\MD|Y [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MD_out[7]));
// synopsys translate_off
defparam \MD_out[7]~I .input_async_reset = "none";
defparam \MD_out[7]~I .input_power_up = "low";
defparam \MD_out[7]~I .input_register_mode = "none";
defparam \MD_out[7]~I .input_sync_reset = "none";
defparam \MD_out[7]~I .oe_async_reset = "none";
defparam \MD_out[7]~I .oe_power_up = "low";
defparam \MD_out[7]~I .oe_register_mode = "none";
defparam \MD_out[7]~I .oe_sync_reset = "none";
defparam \MD_out[7]~I .operation_mode = "output";
defparam \MD_out[7]~I .output_async_reset = "none";
defparam \MD_out[7]~I .output_power_up = "low";
defparam \MD_out[7]~I .output_register_mode = "none";
defparam \MD_out[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MEM_out[0]~I (
	.datain(\Memory|altsyncram_component|auto_generated|q_b [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEM_out[0]));
// synopsys translate_off
defparam \MEM_out[0]~I .input_async_reset = "none";
defparam \MEM_out[0]~I .input_power_up = "low";
defparam \MEM_out[0]~I .input_register_mode = "none";
defparam \MEM_out[0]~I .input_sync_reset = "none";
defparam \MEM_out[0]~I .oe_async_reset = "none";
defparam \MEM_out[0]~I .oe_power_up = "low";
defparam \MEM_out[0]~I .oe_register_mode = "none";
defparam \MEM_out[0]~I .oe_sync_reset = "none";
defparam \MEM_out[0]~I .operation_mode = "output";
defparam \MEM_out[0]~I .output_async_reset = "none";
defparam \MEM_out[0]~I .output_power_up = "low";
defparam \MEM_out[0]~I .output_register_mode = "none";
defparam \MEM_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MEM_out[1]~I (
	.datain(\Memory|altsyncram_component|auto_generated|q_b [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEM_out[1]));
// synopsys translate_off
defparam \MEM_out[1]~I .input_async_reset = "none";
defparam \MEM_out[1]~I .input_power_up = "low";
defparam \MEM_out[1]~I .input_register_mode = "none";
defparam \MEM_out[1]~I .input_sync_reset = "none";
defparam \MEM_out[1]~I .oe_async_reset = "none";
defparam \MEM_out[1]~I .oe_power_up = "low";
defparam \MEM_out[1]~I .oe_register_mode = "none";
defparam \MEM_out[1]~I .oe_sync_reset = "none";
defparam \MEM_out[1]~I .operation_mode = "output";
defparam \MEM_out[1]~I .output_async_reset = "none";
defparam \MEM_out[1]~I .output_power_up = "low";
defparam \MEM_out[1]~I .output_register_mode = "none";
defparam \MEM_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MEM_out[2]~I (
	.datain(\Memory|altsyncram_component|auto_generated|q_b [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEM_out[2]));
// synopsys translate_off
defparam \MEM_out[2]~I .input_async_reset = "none";
defparam \MEM_out[2]~I .input_power_up = "low";
defparam \MEM_out[2]~I .input_register_mode = "none";
defparam \MEM_out[2]~I .input_sync_reset = "none";
defparam \MEM_out[2]~I .oe_async_reset = "none";
defparam \MEM_out[2]~I .oe_power_up = "low";
defparam \MEM_out[2]~I .oe_register_mode = "none";
defparam \MEM_out[2]~I .oe_sync_reset = "none";
defparam \MEM_out[2]~I .operation_mode = "output";
defparam \MEM_out[2]~I .output_async_reset = "none";
defparam \MEM_out[2]~I .output_power_up = "low";
defparam \MEM_out[2]~I .output_register_mode = "none";
defparam \MEM_out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MEM_out[3]~I (
	.datain(\Memory|altsyncram_component|auto_generated|q_b [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEM_out[3]));
// synopsys translate_off
defparam \MEM_out[3]~I .input_async_reset = "none";
defparam \MEM_out[3]~I .input_power_up = "low";
defparam \MEM_out[3]~I .input_register_mode = "none";
defparam \MEM_out[3]~I .input_sync_reset = "none";
defparam \MEM_out[3]~I .oe_async_reset = "none";
defparam \MEM_out[3]~I .oe_power_up = "low";
defparam \MEM_out[3]~I .oe_register_mode = "none";
defparam \MEM_out[3]~I .oe_sync_reset = "none";
defparam \MEM_out[3]~I .operation_mode = "output";
defparam \MEM_out[3]~I .output_async_reset = "none";
defparam \MEM_out[3]~I .output_power_up = "low";
defparam \MEM_out[3]~I .output_register_mode = "none";
defparam \MEM_out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MEM_out[4]~I (
	.datain(\Memory|altsyncram_component|auto_generated|q_b [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEM_out[4]));
// synopsys translate_off
defparam \MEM_out[4]~I .input_async_reset = "none";
defparam \MEM_out[4]~I .input_power_up = "low";
defparam \MEM_out[4]~I .input_register_mode = "none";
defparam \MEM_out[4]~I .input_sync_reset = "none";
defparam \MEM_out[4]~I .oe_async_reset = "none";
defparam \MEM_out[4]~I .oe_power_up = "low";
defparam \MEM_out[4]~I .oe_register_mode = "none";
defparam \MEM_out[4]~I .oe_sync_reset = "none";
defparam \MEM_out[4]~I .operation_mode = "output";
defparam \MEM_out[4]~I .output_async_reset = "none";
defparam \MEM_out[4]~I .output_power_up = "low";
defparam \MEM_out[4]~I .output_register_mode = "none";
defparam \MEM_out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MEM_out[5]~I (
	.datain(\Memory|altsyncram_component|auto_generated|q_b [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEM_out[5]));
// synopsys translate_off
defparam \MEM_out[5]~I .input_async_reset = "none";
defparam \MEM_out[5]~I .input_power_up = "low";
defparam \MEM_out[5]~I .input_register_mode = "none";
defparam \MEM_out[5]~I .input_sync_reset = "none";
defparam \MEM_out[5]~I .oe_async_reset = "none";
defparam \MEM_out[5]~I .oe_power_up = "low";
defparam \MEM_out[5]~I .oe_register_mode = "none";
defparam \MEM_out[5]~I .oe_sync_reset = "none";
defparam \MEM_out[5]~I .operation_mode = "output";
defparam \MEM_out[5]~I .output_async_reset = "none";
defparam \MEM_out[5]~I .output_power_up = "low";
defparam \MEM_out[5]~I .output_register_mode = "none";
defparam \MEM_out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MEM_out[6]~I (
	.datain(\Memory|altsyncram_component|auto_generated|q_b [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEM_out[6]));
// synopsys translate_off
defparam \MEM_out[6]~I .input_async_reset = "none";
defparam \MEM_out[6]~I .input_power_up = "low";
defparam \MEM_out[6]~I .input_register_mode = "none";
defparam \MEM_out[6]~I .input_sync_reset = "none";
defparam \MEM_out[6]~I .oe_async_reset = "none";
defparam \MEM_out[6]~I .oe_power_up = "low";
defparam \MEM_out[6]~I .oe_register_mode = "none";
defparam \MEM_out[6]~I .oe_sync_reset = "none";
defparam \MEM_out[6]~I .operation_mode = "output";
defparam \MEM_out[6]~I .output_async_reset = "none";
defparam \MEM_out[6]~I .output_power_up = "low";
defparam \MEM_out[6]~I .output_register_mode = "none";
defparam \MEM_out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MEM_out[7]~I (
	.datain(\Memory|altsyncram_component|auto_generated|q_b [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEM_out[7]));
// synopsys translate_off
defparam \MEM_out[7]~I .input_async_reset = "none";
defparam \MEM_out[7]~I .input_power_up = "low";
defparam \MEM_out[7]~I .input_register_mode = "none";
defparam \MEM_out[7]~I .input_sync_reset = "none";
defparam \MEM_out[7]~I .oe_async_reset = "none";
defparam \MEM_out[7]~I .oe_power_up = "low";
defparam \MEM_out[7]~I .oe_register_mode = "none";
defparam \MEM_out[7]~I .oe_sync_reset = "none";
defparam \MEM_out[7]~I .operation_mode = "output";
defparam \MEM_out[7]~I .output_async_reset = "none";
defparam \MEM_out[7]~I .output_power_up = "low";
defparam \MEM_out[7]~I .output_register_mode = "none";
defparam \MEM_out[7]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
