# Design a FSM for 2 by 4 Decoder .
![CamScanner 02-20-2024 19 23_1](https://github.com/AmanKafle/VHDL-hw/assets/85100268/b083e91b-4c2a-4a6e-aff2-200876058528)

# Output screenshot:
![decoder](https://github.com/AmanKafle/VHDL-hw/assets/85100268/715ffd13-9991-4d6d-bf8f-37ffc8f6d00c)
