# ELBREAD: Elaboration process.
# ELBREAD: Warning: The contents of module 'pll_0002' instantiated in architecture 'rtl' differ from the contents available during the compilation of this architecture.
# ELBREAD: Elaboration time 0.2 [s].
acom -O3 -e 100 -work network -2019  $dsn/src/final_proj_package.vhd $dsn/src/network.vhd $dsn/src/mux.vhd $dsn/src/fpga.vhd $dsn/src/TestBench/fpga_TB.vhd $dsn/MEGA/pll.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Steph/Documents/GitHub/ece441final/final/network/src/final_proj_package.vhd
# Compile Package "project_package"
# File: C:/Users/Steph/Documents/GitHub/ece441final/final/network/src/network.vhd
# Compile Entity "network"
# Compile Architecture "network" of Entity "network"
# File: C:/Users/Steph/Documents/GitHub/ece441final/final/network/src/mux.vhd
# Compile Entity "mux"
# Compile Architecture "behavior" of Entity "mux"
# File: C:/Users/Steph/Documents/GitHub/ece441final/final/network/src/fpga.vhd
# Compile Entity "fpga"
# Compile Architecture "fpga" of Entity "fpga"
# File: C:/Users/Steph/Documents/GitHub/ece441final/final/network/src/TestBench/fpga_TB.vhd
# Compile Entity "fpga_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "fpga_tb"
# Compile Configuration "TESTBENCH_FOR_fpga"
# File: C:/Users/Steph/Documents/GitHub/ece441final/final/network/MEGA/pll.vhd
# Compile Entity "pll"
# Compile Architecture "rtl" of Entity "pll"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
alog -O2 -sve -msg 5 -sv2k12 -work network $dsn/MEGA/pll/pll_0002.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Warning: VCP2515 ../MEGA/pll/pll_0002.v : (85, 7): Undefined module: altera_pll was used. Port connection rules will not be checked at such instantiations.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: pll_0002.
# $root top modules: pll_0002.
# Compile success 0 Errors 1 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
acom -O3 -e 100 -work network -2019  $dsn/src/final_proj_package.vhd $dsn/src/network.vhd $dsn/src/mux.vhd $dsn/src/fpga.vhd $dsn/src/TestBench/fpga_TB.vhd $dsn/MEGA/pll.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Steph/Documents/GitHub/ece441final/final/network/src/final_proj_package.vhd
# Compile Package "project_package"
# File: C:/Users/Steph/Documents/GitHub/ece441final/final/network/src/network.vhd
# Compile Entity "network"
# Compile Architecture "network" of Entity "network"
# File: C:/Users/Steph/Documents/GitHub/ece441final/final/network/src/mux.vhd
# Compile Entity "mux"
# Compile Architecture "behavior" of Entity "mux"
# File: C:/Users/Steph/Documents/GitHub/ece441final/final/network/src/fpga.vhd
# Compile Entity "fpga"
# Compile Architecture "fpga" of Entity "fpga"
# File: C:/Users/Steph/Documents/GitHub/ece441final/final/network/src/TestBench/fpga_TB.vhd
# Compile Entity "fpga_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "fpga_tb"
# Compile Configuration "TESTBENCH_FOR_fpga"
# File: C:/Users/Steph/Documents/GitHub/ece441final/final/network/MEGA/pll.vhd
# Compile Entity "pll"
# Compile Architecture "rtl" of Entity "pll"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
alog -O2 -sve -msg 5 -sv2k12 -work network $dsn/MEGA/pll/pll_0002.v
asim -O5 -PL altera -PL altera_lnsim -PL altera_lnsim_ver -PL altera_mf -PL altera_mf_ver -PL altera_ver -PL arriaii -PL arriaii_hssi -PL arriaii_hssi_ver -PL arriaii_pcie_hip -PL arriaii_pcie_hip_ver -PL arriaii_ver -PL arriaiigz -PL arriaiigz_hssi -PL arriaiigz_hssi_ver -PL arriaiigz_pcie_hip -PL arriaiigz_pcie_hip_ver -PL arriaiigz_ver -PL arriav -PL arriav_hssi_ver -PL arriav_pcie_hip_ver -PL arriav_ver -PL arriavgz -PL arriavgz_hssi -PL arriavgz_hssi_ver -PL arriavgz_pcie_hip -PL arriavgz_pcie_hip_ver -PL arriavgz_ver -PL cyclone10lp -PL cyclone10lp_ver -PL cycloneiv -PL cycloneiv_hssi -PL cycloneiv_hssi_ver -PL cycloneiv_pcie_hip -PL cycloneiv_pcie_hip_ver -PL cycloneiv_ver -PL cycloneive -PL cycloneive_ver -PL cyclonev -PL cyclonev_hssi_ver -PL cyclonev_pcie_hip_ver -PL cyclonev_ver -PL fiftyfivenm -PL fiftyfivenm_ver -PL lpm -PL lpm_ver -PL maxii -PL maxii_ver -PL maxv -PL maxv_ver -PL sgate -PL sgate_ver -PL stratixiv -PL stratixiv_hssi -PL stratixiv_hssi_ver -PL stratixiv_pcie_hip -PL stratixiv_pcie_hip_ver -PL stratixiv_ver -PL stratixv -PL stratixv_hssi -PL stratixv_hssi_ver -PL stratixv_pcie_hip -PL stratixv_pcie_hip_ver -PL stratixv_ver -PL twentynm -PL twentynm_hip -PL twentynm_hip_ver -PL twentynm_hssi -PL twentynm_hssi_ver -PL twentynm_ver +access +r +m+testbench_for_fpga testbench_for_fpga
# ELBREAD: Elaboration process.
# ELBREAD: Warning: The contents of module 'pll_0002' instantiated in architecture 'rtl' differ from the contents available during the compilation of this architecture.
# ELBREAD: Elaboration time 0.3 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELBREAD: Warning: ELBREAD_0054 pll_0002.v (17): Too few port connections. Region: /fpga_tb/UUT/thepll/pll_inst/altera_pll_i
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: altera_lnsim.sv (28454): Index [1] is out of range [0:0] of 'output_clock_frequency_parameter'.
# SLP: Warning: altera_lnsim.sv (28455): Index [2] is out of range [0:0] of 'output_clock_frequency_parameter'.
# SLP: Warning: altera_lnsim.sv (28456): Index [3] is out of range [0:0] of 'output_clock_frequency_parameter'.
# SLP: Warning: altera_lnsim.sv (28457): Index [4] is out of range [0:0] of 'output_clock_frequency_parameter'.
# SLP: Warning: altera_lnsim.sv (28458): Index [5] is out of range [0:0] of 'output_clock_frequency_parameter'.
# SLP: Warning: altera_lnsim.sv (28459): Index [6] is out of range [0:0] of 'output_clock_frequency_parameter'.
# SLP: Warning: altera_lnsim.sv (28460): Index [7] is out of range [0:0] of 'output_clock_frequency_parameter'.
# SLP: Warning: altera_lnsim.sv (28461): Index [8] is out of range [0:0] of 'output_clock_frequency_parameter'.
# SLP: Warning: altera_lnsim.sv (28462): Index [9] is out of range [0:0] of 'output_clock_frequency_parameter'.
# SLP: Warning: altera_lnsim.sv (28463): Index [10] is out of range [0:0] of 'output_clock_frequency_parameter'.
# SLP: Warning: altera_lnsim.sv (28464): Index [11] is out of range [0:0] of 'output_clock_frequency_parameter'.
# SLP: Warning: altera_lnsim.sv (28465): Index [12] is out of range [0:0] of 'output_clock_frequency_parameter'.
# SLP: Warning: altera_lnsim.sv (28466): Index [13] is out of range [0:0] of 'output_clock_frequency_parameter'.
# SLP: Warning: altera_lnsim.sv (28467): Index [14] is out of range [0:0] of 'output_clock_frequency_parameter'.
# SLP: Warning: altera_lnsim.sv (28468): Index [15] is out of range [0:0] of 'output_clock_frequency_parameter'.
# SLP: Warning: altera_lnsim.sv (28469): Index [16] is out of range [0:0] of 'output_clock_frequency_parameter'.
# SLP: Warning: altera_lnsim.sv (28470): Index [17] is out of range [0:0] of 'output_clock_frequency_parameter'.
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 42 (76.36%) other processes in SLP
# SLP: 427 (99.07%) signals in SLP and 4 (0.93%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 19752 kB (elbread=256 elab2=19271 kernel=224 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Steph\Documents\GitHub\ece441final\final\network\src\wave.asdb
#  7:35 PM, Saturday, April 30, 2022
#  Simulation has been initialized
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Warning: VCP2515 ../MEGA/pll/pll_0002.v : (85, 7): Undefined module: altera_pll was used. Port connection rules will not be checked at such instantiations.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: pll_0002.
# $root top modules: pll_0002.
# Compile success 0 Errors 1 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Steph/Documents/GitHub/ece441final/final/network/src/wave.asdb'.
run @10us
# KERNEL: Info: hierarchical_name = fpga_tb.UUT.thepll.pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen
# KERNEL: Adjusting output period from 853970.964987 to 892000.000000
# KERNEL: Info: =================================================
# KERNEL: Info:           Generic PLL Summary
# KERNEL: Info: =================================================
# KERNEL: Time scale of (fpga_tb.UUT.thepll.pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen) is 1ps / 1ps
# KERNEL: Info: hierarchical_name = fpga_tb.UUT.thepll.pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen
# KERNEL: Info: reference_clock_frequency = 50.0 MHz
# KERNEL: Info: output_clock_frequency = 1.171 MHZ
# KERNEL: Info: phase_shift = 0 ps
# KERNEL: Info: duty_cycle = 50
# KERNEL: Info: sim_additional_refclk_cycles_to_lock = 0
# KERNEL: Info: output_clock_high_period = 446000.000000
# KERNEL: Info: output_clock_low_period = 446000.000000
# EXECUTION:: NOTE   : State 0
# EXECUTION:: Time: 10 ns,  Iteration: 7,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 1
# EXECUTION:: Time: 902 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 2
# EXECUTION:: Time: 1794 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 3
# EXECUTION:: Time: 2686 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 4
# EXECUTION:: Time: 3578 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 5
# EXECUTION:: Time: 4470 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 6
# EXECUTION:: Time: 5362 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 0
# EXECUTION:: Time: 6254 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 1
# EXECUTION:: Time: 7146 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 2
# EXECUTION:: Time: 8038 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 3
# EXECUTION:: Time: 8930 ns,  Iteration: 4,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 4
# EXECUTION:: Time: 9822 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# KERNEL: stopped at time: 10 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: The contents of module 'pll_0002' instantiated in architecture 'rtl' differ from the contents available during the compilation of this architecture.
# ELBREAD: Elaboration time 0.2 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELBREAD: Warning: ELBREAD_0054 pll_0002.v (17): Too few port connections. Region: /fpga_tb/UUT/thepll/pll_inst/altera_pll_i
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 42 (76.36%) other processes in SLP
# SLP: 427 (99.07%) signals in SLP and 4 (0.93%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 19752 kB (elbread=256 elab2=19271 kernel=224 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Steph\Documents\GitHub\ece441final\final\network\src\wave.asdb
#  7:36 PM, Saturday, April 30, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Steph/Documents/GitHub/ece441final/final/network/src/wave.asdb'.
# 4 object(s) traced.
run @10us
# KERNEL: Info: hierarchical_name = fpga_tb.UUT.thepll.pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen
# KERNEL: Adjusting output period from 853970.964987 to 892000.000000
# KERNEL: Info: =================================================
# KERNEL: Info:           Generic PLL Summary
# KERNEL: Info: =================================================
# KERNEL: Time scale of (fpga_tb.UUT.thepll.pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen) is 1ps / 1ps
# KERNEL: Info: hierarchical_name = fpga_tb.UUT.thepll.pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen
# KERNEL: Info: reference_clock_frequency = 50.0 MHz
# KERNEL: Info: output_clock_frequency = 1.171 MHZ
# KERNEL: Info: phase_shift = 0 ps
# KERNEL: Info: duty_cycle = 50
# KERNEL: Info: sim_additional_refclk_cycles_to_lock = 0
# KERNEL: Info: output_clock_high_period = 446000.000000
# KERNEL: Info: output_clock_low_period = 446000.000000
# EXECUTION:: NOTE   : State 0
# EXECUTION:: Time: 10 ns,  Iteration: 7,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 1
# EXECUTION:: Time: 902 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 2
# EXECUTION:: Time: 1794 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 3
# EXECUTION:: Time: 2686 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 4
# EXECUTION:: Time: 3578 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 5
# EXECUTION:: Time: 4470 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 6
# EXECUTION:: Time: 5362 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 0
# EXECUTION:: Time: 6254 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 1
# EXECUTION:: Time: 7146 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 2
# EXECUTION:: Time: 8038 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 3
# EXECUTION:: Time: 8930 ns,  Iteration: 4,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 4
# EXECUTION:: Time: 9822 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# KERNEL: stopped at time: 10 us
run @20us
# EXECUTION:: NOTE   : State 5
# EXECUTION:: Time: 10714 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 6
# EXECUTION:: Time: 11606 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 0
# EXECUTION:: Time: 12498 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 1
# EXECUTION:: Time: 13390 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 2
# EXECUTION:: Time: 14282 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 3
# EXECUTION:: Time: 15174 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 4
# EXECUTION:: Time: 16066 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 5
# EXECUTION:: Time: 16958 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 6
# EXECUTION:: Time: 17850 ns,  Iteration: 4,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 0
# EXECUTION:: Time: 18742 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 1
# EXECUTION:: Time: 19634 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# KERNEL: stopped at time: 20 us
run @30us
# EXECUTION:: NOTE   : State 2
# EXECUTION:: Time: 20526 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 3
# EXECUTION:: Time: 21418 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 4
# EXECUTION:: Time: 22310 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 5
# EXECUTION:: Time: 23202 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 6
# EXECUTION:: Time: 24094 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 0
# EXECUTION:: Time: 24986 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 1
# EXECUTION:: Time: 25878 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 2
# EXECUTION:: Time: 26770 ns,  Iteration: 4,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 3
# EXECUTION:: Time: 27662 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 4
# EXECUTION:: Time: 28554 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 5
# EXECUTION:: Time: 29446 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# KERNEL: stopped at time: 30 us
run @40us
# EXECUTION:: NOTE   : State 6
# EXECUTION:: Time: 30338 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 0
# EXECUTION:: Time: 31230 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 1
# EXECUTION:: Time: 32122 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 2
# EXECUTION:: Time: 33014 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 3
# EXECUTION:: Time: 33906 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 4
# EXECUTION:: Time: 34798 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 5
# EXECUTION:: Time: 35690 ns,  Iteration: 4,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 6
# EXECUTION:: Time: 36582 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 0
# EXECUTION:: Time: 37474 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 1
# EXECUTION:: Time: 38366 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 2
# EXECUTION:: Time: 39258 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# KERNEL: stopped at time: 40 us
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work network -2019  $dsn/src/final_proj_package.vhd $dsn/src/network.vhd $dsn/src/mux.vhd $dsn/src/fpga.vhd $dsn/src/TestBench/fpga_TB.vhd $dsn/MEGA/pll.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Steph/Documents/GitHub/ece441final/final/network/src/final_proj_package.vhd
# Compile Package "project_package"
# File: C:/Users/Steph/Documents/GitHub/ece441final/final/network/src/network.vhd
# Compile Entity "network"
# Compile Architecture "network" of Entity "network"
# File: C:/Users/Steph/Documents/GitHub/ece441final/final/network/src/mux.vhd
# Compile Entity "mux"
# Compile Architecture "behavior" of Entity "mux"
# File: C:/Users/Steph/Documents/GitHub/ece441final/final/network/src/fpga.vhd
# Compile Entity "fpga"
# Compile Architecture "fpga" of Entity "fpga"
# File: C:/Users/Steph/Documents/GitHub/ece441final/final/network/src/TestBench/fpga_TB.vhd
# Compile Entity "fpga_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "fpga_tb"
# Compile Configuration "TESTBENCH_FOR_fpga"
# File: C:/Users/Steph/Documents/GitHub/ece441final/final/network/MEGA/pll.vhd
# Compile Entity "pll"
# Compile Architecture "rtl" of Entity "pll"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
alog -O2 -sve -msg 5 -sv2k12 -work network $dsn/MEGA/pll/pll_0002.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Warning: VCP2515 ../MEGA/pll/pll_0002.v : (85, 7): Undefined module: altera_pll was used. Port connection rules will not be checked at such instantiations.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: pll_0002.
# $root top modules: pll_0002.
# Compile success 0 Errors 1 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 -PL altera -PL altera_lnsim -PL altera_lnsim_ver -PL altera_mf -PL altera_mf_ver -PL altera_ver -PL arriaii -PL arriaii_hssi -PL arriaii_hssi_ver -PL arriaii_pcie_hip -PL arriaii_pcie_hip_ver -PL arriaii_ver -PL arriaiigz -PL arriaiigz_hssi -PL arriaiigz_hssi_ver -PL arriaiigz_pcie_hip -PL arriaiigz_pcie_hip_ver -PL arriaiigz_ver -PL arriav -PL arriav_hssi_ver -PL arriav_pcie_hip_ver -PL arriav_ver -PL arriavgz -PL arriavgz_hssi -PL arriavgz_hssi_ver -PL arriavgz_pcie_hip -PL arriavgz_pcie_hip_ver -PL arriavgz_ver -PL cyclone10lp -PL cyclone10lp_ver -PL cycloneiv -PL cycloneiv_hssi -PL cycloneiv_hssi_ver -PL cycloneiv_pcie_hip -PL cycloneiv_pcie_hip_ver -PL cycloneiv_ver -PL cycloneive -PL cycloneive_ver -PL cyclonev -PL cyclonev_hssi_ver -PL cyclonev_pcie_hip_ver -PL cyclonev_ver -PL fiftyfivenm -PL fiftyfivenm_ver -PL lpm -PL lpm_ver -PL maxii -PL maxii_ver -PL maxv -PL maxv_ver -PL sgate -PL sgate_ver -PL stratixiv -PL stratixiv_hssi -PL stratixiv_hssi_ver -PL stratixiv_pcie_hip -PL stratixiv_pcie_hip_ver -PL stratixiv_ver -PL stratixv -PL stratixv_hssi -PL stratixv_hssi_ver -PL stratixv_pcie_hip -PL stratixv_pcie_hip_ver -PL stratixv_ver -PL twentynm -PL twentynm_hip -PL twentynm_hip_ver -PL twentynm_hssi -PL twentynm_hssi_ver -PL twentynm_ver +access +r +m+testbench_for_fpga testbench_for_fpga
# ELBREAD: Elaboration process.
# ELBREAD: Warning: The contents of module 'pll_0002' instantiated in architecture 'rtl' differ from the contents available during the compilation of this architecture.
# ELBREAD: Elaboration time 0.2 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELBREAD: Warning: ELBREAD_0054 pll_0002.v (17): Too few port connections. Region: /fpga_tb/UUT/thepll/pll_inst/altera_pll_i
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: altera_lnsim.sv (28454): Index [1] is out of range [0:0] of 'output_clock_frequency_parameter'.
# SLP: Warning: altera_lnsim.sv (28455): Index [2] is out of range [0:0] of 'output_clock_frequency_parameter'.
# SLP: Warning: altera_lnsim.sv (28456): Index [3] is out of range [0:0] of 'output_clock_frequency_parameter'.
# SLP: Warning: altera_lnsim.sv (28457): Index [4] is out of range [0:0] of 'output_clock_frequency_parameter'.
# SLP: Warning: altera_lnsim.sv (28458): Index [5] is out of range [0:0] of 'output_clock_frequency_parameter'.
# SLP: Warning: altera_lnsim.sv (28459): Index [6] is out of range [0:0] of 'output_clock_frequency_parameter'.
# SLP: Warning: altera_lnsim.sv (28460): Index [7] is out of range [0:0] of 'output_clock_frequency_parameter'.
# SLP: Warning: altera_lnsim.sv (28461): Index [8] is out of range [0:0] of 'output_clock_frequency_parameter'.
# SLP: Warning: altera_lnsim.sv (28462): Index [9] is out of range [0:0] of 'output_clock_frequency_parameter'.
# SLP: Warning: altera_lnsim.sv (28463): Index [10] is out of range [0:0] of 'output_clock_frequency_parameter'.
# SLP: Warning: altera_lnsim.sv (28464): Index [11] is out of range [0:0] of 'output_clock_frequency_parameter'.
# SLP: Warning: altera_lnsim.sv (28465): Index [12] is out of range [0:0] of 'output_clock_frequency_parameter'.
# SLP: Warning: altera_lnsim.sv (28466): Index [13] is out of range [0:0] of 'output_clock_frequency_parameter'.
# SLP: Warning: altera_lnsim.sv (28467): Index [14] is out of range [0:0] of 'output_clock_frequency_parameter'.
# SLP: Warning: altera_lnsim.sv (28468): Index [15] is out of range [0:0] of 'output_clock_frequency_parameter'.
# SLP: Warning: altera_lnsim.sv (28469): Index [16] is out of range [0:0] of 'output_clock_frequency_parameter'.
# SLP: Warning: altera_lnsim.sv (28470): Index [17] is out of range [0:0] of 'output_clock_frequency_parameter'.
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 42 (76.36%) other processes in SLP
# SLP: 427 (99.07%) signals in SLP and 4 (0.93%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 19746 kB (elbread=256 elab2=19265 kernel=224 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Steph\Documents\GitHub\ece441final\final\network\src\wave.asdb
#  7:38 PM, Saturday, April 30, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Steph/Documents/GitHub/ece441final/final/network/src/wave.asdb'.
# 4 object(s) traced.
run @10us
# KERNEL: Info: hierarchical_name = fpga_tb.UUT.thepll.pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen
# KERNEL: Adjusting output period from 853970.964987 to 892000.000000
# KERNEL: Info: =================================================
# KERNEL: Info:           Generic PLL Summary
# KERNEL: Info: =================================================
# KERNEL: Time scale of (fpga_tb.UUT.thepll.pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen) is 1ps / 1ps
# KERNEL: Info: hierarchical_name = fpga_tb.UUT.thepll.pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen
# KERNEL: Info: reference_clock_frequency = 50.0 MHz
# KERNEL: Info: output_clock_frequency = 1.171 MHZ
# KERNEL: Info: phase_shift = 0 ps
# KERNEL: Info: duty_cycle = 50
# KERNEL: Info: sim_additional_refclk_cycles_to_lock = 0
# KERNEL: Info: output_clock_high_period = 446000.000000
# KERNEL: Info: output_clock_low_period = 446000.000000
# EXECUTION:: NOTE   : State 0
# EXECUTION:: Time: 10 ns,  Iteration: 7,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 1
# EXECUTION:: Time: 902 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 2
# EXECUTION:: Time: 1794 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 3
# EXECUTION:: Time: 2686 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 4
# EXECUTION:: Time: 3578 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 5
# EXECUTION:: Time: 4470 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 6
# EXECUTION:: Time: 5362 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 0
# EXECUTION:: Time: 6254 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 1
# EXECUTION:: Time: 7146 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 2
# EXECUTION:: Time: 8038 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 3
# EXECUTION:: Time: 8930 ns,  Iteration: 4,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# EXECUTION:: NOTE   : State 4
# EXECUTION:: Time: 9822 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__53.
# KERNEL: stopped at time: 10 us
endsim
# VSIM: Simulation has finished.
