git clone --depth 1 --no-tags https://github.com/MayurKumar-git/Ahbtoapb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676621873
git clone --depth 1 --no-tags https://github.com/STARS-Design-Track-2023/Caravel_STARS_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671535375
git clone --depth 1 --no-tags https://github.com/OmarMongy/Moore_Seq_Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675281549
git clone --depth 1 --no-tags https://github.com/VishwajithVPai/VishwajithVPai-A-_-_User_Interface_for_Yosys_and_OpenTimer_A_TCL_Automation_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672773159
git clone --depth 1 --no-tags https://github.com/walker99999/fpga_video_pcie_ethernet_soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672969640
git clone --depth 1 --no-tags https://github.com/Shahriar-0/Computer-Architecture-Lab-Experiments-F2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676616392
git clone --depth 1 --no-tags https://github.com/lutayyy/openplush.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677794651
git clone --depth 1 --no-tags https://github.com/OmarMongy/Mealy_Seq_Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675280192
git clone --depth 1 --no-tags https://github.com/wickerwaka/MiSTerLaggy_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673392540
git clone --depth 1 --no-tags https://github.com/OmarMongy/Dice_Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674009930
git clone --depth 1 --no-tags https://github.com/OmarMongy/Traffic_Light_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674182127
git clone --depth 1 --no-tags https://github.com/lnis-uofu/ECE_5710_6710_F23.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676219337
git clone --depth 1 --no-tags https://github.com/AKhaled47/MIPS-SingleCycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672341317
git clone --depth 1 --no-tags https://github.com/Divya-i/100daysofRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674161748
git clone --depth 1 --no-tags https://github.com/irajPatel/NIOS_II_SoftCoreProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676985602
git clone --depth 1 --no-tags https://github.com/SantaCRC/verilog-template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674908416
git clone --depth 1 --no-tags https://github.com/saikumargadde2807/AES_encrption_and_decrption_using_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676088912
git clone --depth 1 --no-tags https://github.com/NCUST-IC/Drivers-for-some-modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676569138
git clone --depth 1 --no-tags https://github.com/mohamedyakoub/RSA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676605097
git clone --depth 1 --no-tags https://github.com/mhamdy2712/Traffic-Light-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676710138
git clone --depth 1 --no-tags https://github.com/DOUGIE2111/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676903801
git clone --depth 1 --no-tags https://github.com/GeetikaTP/100DaysofRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675751217
git clone --depth 1 --no-tags https://github.com/snehith-namgiri/FPGA-Controlled-Robotic-Arm-with-Six-Degree-of-Freedom.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674897232
git clone --depth 1 --no-tags https://github.com/Prajna-Ramamurthy/Pseudo-Random-Binary-Sequence-Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675637588
git clone --depth 1 --no-tags https://github.com/mohos455/Single-Cycle-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671726193
git clone --depth 1 --no-tags https://github.com/YoussefAyman11/AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677717140
git clone --depth 1 --no-tags https://github.com/androny1012/axi_stream_insert_header.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676475264
git clone --depth 1 --no-tags https://github.com/Damilola-Yinusa/Controller-FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671704617
git clone --depth 1 --no-tags https://github.com/mohamedyakoub/smart_tfl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672357693
git clone --depth 1 --no-tags https://github.com/yasin-peker/Verilog-Implementation-of-D-Flip-Flops.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676170144
git clone --depth 1 --no-tags https://github.com/Vanderleicio/ProjetoSD01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676327155
git clone --depth 1 --no-tags https://github.com/mhamdy2712/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676706922
git clone --depth 1 --no-tags https://github.com/mhamdy2712/AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677726187
git clone --depth 1 --no-tags https://github.com/tonyalfred/Synchronous-FIFO-Design-and-Verification-using-Verilog-and-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674692326
git clone --depth 1 --no-tags https://github.com/arRISCado/arRISCado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674770152
git clone --depth 1 --no-tags https://github.com/weiliang822/MIPS-multicycle-54-instruction-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676018761
git clone --depth 1 --no-tags https://github.com/ronaldofreitas41/Trabalho_OAC_II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671666626
git clone --depth 1 --no-tags https://github.com/Mowent85/BUCT2023-ProductionPractice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672219499
git clone --depth 1 --no-tags https://github.com/zulisses/processador-uniciclo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674974633
git clone --depth 1 --no-tags https://github.com/3820bilal/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674896904
git clone --depth 1 --no-tags https://github.com/vaishnavi-parihar/100-days-of-rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672292087
git clone --depth 1 --no-tags https://github.com/chiwei0828/2023_ICCAD_contest_problemA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671820866
git clone --depth 1 --no-tags https://github.com/mcleod-ideafix/mmu_z80.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672669454
git clone --depth 1 --no-tags https://github.com/Damilola-Yinusa/Synchronous-Logic-Implementation-using-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671709564
git clone --depth 1 --no-tags https://github.com/MayurKumar-git/Pulse-Width-Modulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676652725
git clone --depth 1 --no-tags https://github.com/Rodyker/MEH16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675445698
git clone --depth 1 --no-tags https://github.com/SonYujeong0327/8-Bits-CISC-MCU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674774305
git clone --depth 1 --no-tags https://github.com/calebeden/CS429H-Verilog-notes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673612604
git clone --depth 1 --no-tags https://github.com/samsam779/5G_MIMO_Demodulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673391243
git clone --depth 1 --no-tags https://github.com/YoussefAyman11/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673930558
git clone --depth 1 --no-tags https://github.com/mhamdy2712/UART-Communication-Link.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676698326
git clone --depth 1 --no-tags https://github.com/mhamdy2712/RSA-Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676702965
git clone --depth 1 --no-tags https://github.com/darshan-kr/Day-016-8bit-async_d_flip_flop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675016426
git clone --depth 1 --no-tags https://github.com/Aziz-Ru/Digital-System-Design-verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677684837
git clone --depth 1 --no-tags https://github.com/laksh-ms/PhysicalDesign_using_OpenLane_Sky130.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676960002
git clone --depth 1 --no-tags https://github.com/PJDissanayake/Debouncing_push_buttons.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677807582
git clone --depth 1 --no-tags https://github.com/kylekim00/DE1_Verilog_Demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677193984
git clone --depth 1 --no-tags https://github.com/arhamhashmi01/verilog_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677096510
git clone --depth 1 --no-tags https://github.com/purveshthummar/RAM_and_ROM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676382331
git clone --depth 1 --no-tags https://github.com/Shahiraosama/CRC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675251082
git clone --depth 1 --no-tags https://github.com/Utkarsh-S-1110/behavioral_lvl_design_chess_clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672645742
git clone --depth 1 --no-tags https://github.com/pesadaum/cademics-digital-ic-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676267368
git clone --depth 1 --no-tags https://github.com/Ibrahim131313/ALU_16bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676155191
git clone --depth 1 --no-tags https://github.com/Ragineeiitb/4-bit-signed-number-multiplication-using-Booth-Multiplier-Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676575610
git clone --depth 1 --no-tags https://github.com/Ragineeiitb/8-bit-Wallace-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676572843
git clone --depth 1 --no-tags https://github.com/Yunshui-Bai/RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677746250
git clone --depth 1 --no-tags https://github.com/linux1299/oscpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674857929
git clone --depth 1 --no-tags https://github.com/saiprasanna12345/Digital_PID_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672566540
git clone --depth 1 --no-tags https://github.com/Nbddyy/FPGA-ChineseMedicine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676553714
git clone --depth 1 --no-tags https://github.com/YoussefAyman11/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672923757
git clone --depth 1 --no-tags https://github.com/mohamedyakoub/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675114193
git clone --depth 1 --no-tags https://github.com/wabc943143699/Rotary-Encoder-MK991-Driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675629329
git clone --depth 1 --no-tags https://github.com/MohabAmged/Mips_MultiCycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673032952
git clone --depth 1 --no-tags https://github.com/eong0/neuromorphic_system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676861642
git clone --depth 1 --no-tags https://github.com/atfox272/RF_Transceiver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671870390
git clone --depth 1 --no-tags https://github.com/AnkithaTalagapu/Router_1X3_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674959324
git clone --depth 1 --no-tags https://github.com/amrkhalid-star902/FPGA_based_AES_Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676984975
git clone --depth 1 --no-tags https://github.com/Chengwu0203/ICDC_LASER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675323583
git clone --depth 1 --no-tags https://github.com/YoussefAyman11/sequence_detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672512732
git clone --depth 1 --no-tags https://github.com/yuuuuuuan/trafficlight.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672556997
git clone --depth 1 --no-tags https://github.com/Hoai-Baoo/CNC_pulse_gen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674201794
git clone --depth 1 --no-tags https://github.com/MikukuOvO/PipelineCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677053974
git clone --depth 1 --no-tags https://github.com/NMeghaShree/Verilog-Modeling-of-MIPS-32-bit-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674760677
git clone --depth 1 --no-tags https://github.com/jemo07/MyFPGA_FORTH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672660624
git clone --depth 1 --no-tags https://github.com/weizema/vcu_verify.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672137932
git clone --depth 1 --no-tags https://github.com/mhamdy2712/Washing-Machine-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677726839
git clone --depth 1 --no-tags https://github.com/PebPeb/BEAN-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677533880
git clone --depth 1 --no-tags https://github.com/greatxrider/fpga-vhdl-verilog-programming-lab-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675547695
git clone --depth 1 --no-tags https://github.com/walker99999/CMSDK-CM0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673289874
git clone --depth 1 --no-tags https://github.com/yuuuuuuan/FPGA_VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673803301
git clone --depth 1 --no-tags https://github.com/carson-m/PipelineCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677475415
git clone --depth 1 --no-tags https://github.com/abrarzuhaer/VERILOG_VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673525427
