# STREAM FUB Line Coverage Summary

**Generated:** 2026-01-24 10:30:06

**Source:** `/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/macro/coverage_summary/annotate`


## Overall Summary

| Metric | Value |
|--------|-------|
| **Total Lines** | 605 |
| **Covered Lines** | 605 |
| **Line Coverage** | 100.0% |

## Coverage by Category

| Category | Covered | Total | Coverage |
|----------|---------|-------|----------|
| FUB | 235 | 235 | 100.0% |
| MACRO | 148 | 148 | 100.0% |
| common | 61 | 61 | 100.0% |
| package | 4 | 4 | 100.0% |
| other | 157 | 157 | 100.0% |

## Coverage by Module

| Module | Covered | Total | Coverage | Category |
|--------|---------|-------|----------|----------|
| arbiter_priority_encoder.sv | 7 | 7 | 100.0% | common |
| arbiter_round_robin.sv | 17 | 17 | 100.0% | common |
| axi4_master_rd.sv | 2 | 2 | 100.0% | other |
| axi4_master_rd_mon.sv | 10 | 10 | 100.0% | other |
| axi4_master_wr.sv | 20 | 20 | 100.0% | other |
| axi_monitor_base.sv | 6 | 6 | 100.0% | other |
| axi_monitor_filtered.sv | 4 | 4 | 100.0% | other |
| axi_monitor_reporter.sv | 49 | 49 | 100.0% | other |
| axi_monitor_timeout.sv | 2 | 2 | 100.0% | other |
| axi_monitor_timer.sv | 4 | 4 | 100.0% | other |
| axi_monitor_trans_mgr.sv | 33 | 33 | 100.0% | other |
| axi_read_engine.sv | 17 | 17 | 100.0% | FUB |
| axi_write_engine.sv | 80 | 80 | 100.0% | FUB |
| axil4_master_wr.sv | 1 | 1 | 100.0% | other |
| axil4_slave_rd.sv | 10 | 10 | 100.0% | other |
| counter_bin.sv | 5 | 5 | 100.0% | common |
| counter_freq_invariant.sv | 5 | 5 | 100.0% | common |
| counter_load_clear.sv | 3 | 3 | 100.0% | common |
| datapath_rd_test.sv | 43 | 43 | 100.0% | MACRO |
| datapath_wr_test.sv | 32 | 32 | 100.0% | MACRO |
| descriptor_engine.sv | 8 | 8 | 100.0% | FUB |
| fifo_control.sv | 19 | 19 | 100.0% | common |
| gaxi_fifo_sync.sv | 4 | 4 | 100.0% | common |
| gaxi_skid_buffer.sv | 1 | 1 | 100.0% | common |
| monbus_arbiter.sv | 16 | 16 | 100.0% | other |
| monbus_axil_group.sv | 39 | 39 | 100.0% | MACRO |
| monitor_common_pkg.sv | 4 | 4 | 100.0% | package |
| perf_profiler.sv | 10 | 10 | 100.0% | FUB |
| scheduler.sv | 9 | 9 | 100.0% | FUB |
| scheduler_group.sv | 3 | 3 | 100.0% | FUB |
| scheduler_group_array.sv | 51 | 51 | 100.0% | FUB |
| sram_controller.sv | 9 | 9 | 100.0% | FUB |
| sram_controller_unit.sv | 18 | 18 | 100.0% | FUB |
| stream_alloc_ctrl.sv | 6 | 6 | 100.0% | FUB |
| stream_core.sv | 34 | 34 | 100.0% | MACRO |
| stream_drain_ctrl.sv | 9 | 9 | 100.0% | FUB |
| stream_latency_bridge.sv | 15 | 15 | 100.0% | FUB |

## FUB Module Details

### axi_read_engine.sv

- **Coverage:** 17/17 lines (100.0%)
- **Uncovered:** 0 lines

### axi_write_engine.sv

- **Coverage:** 80/80 lines (100.0%)
- **Uncovered:** 0 lines

### descriptor_engine.sv

- **Coverage:** 8/8 lines (100.0%)
- **Uncovered:** 0 lines

### perf_profiler.sv

- **Coverage:** 10/10 lines (100.0%)
- **Uncovered:** 0 lines

### scheduler.sv

- **Coverage:** 9/9 lines (100.0%)
- **Uncovered:** 0 lines

### scheduler_group.sv

- **Coverage:** 3/3 lines (100.0%)
- **Uncovered:** 0 lines

### scheduler_group_array.sv

- **Coverage:** 51/51 lines (100.0%)
- **Uncovered:** 0 lines

### sram_controller.sv

- **Coverage:** 9/9 lines (100.0%)
- **Uncovered:** 0 lines

### sram_controller_unit.sv

- **Coverage:** 18/18 lines (100.0%)
- **Uncovered:** 0 lines

### stream_alloc_ctrl.sv

- **Coverage:** 6/6 lines (100.0%)
- **Uncovered:** 0 lines

### stream_drain_ctrl.sv

- **Coverage:** 9/9 lines (100.0%)
- **Uncovered:** 0 lines

### stream_latency_bridge.sv

- **Coverage:** 15/15 lines (100.0%)
- **Uncovered:** 0 lines
