#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ef1070 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ef1200 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1ee22d0 .functor NOT 1, L_0x1f4e220, C4<0>, C4<0>, C4<0>;
L_0x1f4e050 .functor XOR 2, L_0x1f4def0, L_0x1f4dfb0, C4<00>, C4<00>;
L_0x1f4e160 .functor XOR 2, L_0x1f4e050, L_0x1f4e0c0, C4<00>, C4<00>;
v0x1f45c30_0 .net *"_ivl_10", 1 0, L_0x1f4e0c0;  1 drivers
v0x1f45d30_0 .net *"_ivl_12", 1 0, L_0x1f4e160;  1 drivers
v0x1f45e10_0 .net *"_ivl_2", 1 0, L_0x1f48fa0;  1 drivers
v0x1f45ed0_0 .net *"_ivl_4", 1 0, L_0x1f4def0;  1 drivers
v0x1f45fb0_0 .net *"_ivl_6", 1 0, L_0x1f4dfb0;  1 drivers
v0x1f460e0_0 .net *"_ivl_8", 1 0, L_0x1f4e050;  1 drivers
v0x1f461c0_0 .net "a", 0 0, v0x1f40810_0;  1 drivers
v0x1f46260_0 .net "b", 0 0, v0x1f408b0_0;  1 drivers
v0x1f46300_0 .net "c", 0 0, v0x1f40950_0;  1 drivers
v0x1f463a0_0 .var "clk", 0 0;
v0x1f46440_0 .net "d", 0 0, v0x1f40a90_0;  1 drivers
v0x1f464e0_0 .net "out_pos_dut", 0 0, L_0x1f4dd70;  1 drivers
v0x1f46580_0 .net "out_pos_ref", 0 0, L_0x1f47ab0;  1 drivers
v0x1f46620_0 .net "out_sop_dut", 0 0, L_0x1f48a10;  1 drivers
v0x1f466c0_0 .net "out_sop_ref", 0 0, L_0x1f1afc0;  1 drivers
v0x1f46760_0 .var/2u "stats1", 223 0;
v0x1f46800_0 .var/2u "strobe", 0 0;
v0x1f468a0_0 .net "tb_match", 0 0, L_0x1f4e220;  1 drivers
v0x1f46970_0 .net "tb_mismatch", 0 0, L_0x1ee22d0;  1 drivers
v0x1f46a10_0 .net "wavedrom_enable", 0 0, v0x1f40d60_0;  1 drivers
v0x1f46ae0_0 .net "wavedrom_title", 511 0, v0x1f40e00_0;  1 drivers
L_0x1f48fa0 .concat [ 1 1 0 0], L_0x1f47ab0, L_0x1f1afc0;
L_0x1f4def0 .concat [ 1 1 0 0], L_0x1f47ab0, L_0x1f1afc0;
L_0x1f4dfb0 .concat [ 1 1 0 0], L_0x1f4dd70, L_0x1f48a10;
L_0x1f4e0c0 .concat [ 1 1 0 0], L_0x1f47ab0, L_0x1f1afc0;
L_0x1f4e220 .cmp/eeq 2, L_0x1f48fa0, L_0x1f4e160;
S_0x1ef1390 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1ef1200;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1ee26b0 .functor AND 1, v0x1f40950_0, v0x1f40a90_0, C4<1>, C4<1>;
L_0x1ee2a90 .functor NOT 1, v0x1f40810_0, C4<0>, C4<0>, C4<0>;
L_0x1ee2e70 .functor NOT 1, v0x1f408b0_0, C4<0>, C4<0>, C4<0>;
L_0x1ee30f0 .functor AND 1, L_0x1ee2a90, L_0x1ee2e70, C4<1>, C4<1>;
L_0x1efbc00 .functor AND 1, L_0x1ee30f0, v0x1f40950_0, C4<1>, C4<1>;
L_0x1f1afc0 .functor OR 1, L_0x1ee26b0, L_0x1efbc00, C4<0>, C4<0>;
L_0x1f46f30 .functor NOT 1, v0x1f408b0_0, C4<0>, C4<0>, C4<0>;
L_0x1f46fa0 .functor OR 1, L_0x1f46f30, v0x1f40a90_0, C4<0>, C4<0>;
L_0x1f470b0 .functor AND 1, v0x1f40950_0, L_0x1f46fa0, C4<1>, C4<1>;
L_0x1f47170 .functor NOT 1, v0x1f40810_0, C4<0>, C4<0>, C4<0>;
L_0x1f47240 .functor OR 1, L_0x1f47170, v0x1f408b0_0, C4<0>, C4<0>;
L_0x1f472b0 .functor AND 1, L_0x1f470b0, L_0x1f47240, C4<1>, C4<1>;
L_0x1f47430 .functor NOT 1, v0x1f408b0_0, C4<0>, C4<0>, C4<0>;
L_0x1f474a0 .functor OR 1, L_0x1f47430, v0x1f40a90_0, C4<0>, C4<0>;
L_0x1f473c0 .functor AND 1, v0x1f40950_0, L_0x1f474a0, C4<1>, C4<1>;
L_0x1f47630 .functor NOT 1, v0x1f40810_0, C4<0>, C4<0>, C4<0>;
L_0x1f47730 .functor OR 1, L_0x1f47630, v0x1f40a90_0, C4<0>, C4<0>;
L_0x1f477f0 .functor AND 1, L_0x1f473c0, L_0x1f47730, C4<1>, C4<1>;
L_0x1f479a0 .functor XNOR 1, L_0x1f472b0, L_0x1f477f0, C4<0>, C4<0>;
v0x1ee1c00_0 .net *"_ivl_0", 0 0, L_0x1ee26b0;  1 drivers
v0x1ee2000_0 .net *"_ivl_12", 0 0, L_0x1f46f30;  1 drivers
v0x1ee23e0_0 .net *"_ivl_14", 0 0, L_0x1f46fa0;  1 drivers
v0x1ee27c0_0 .net *"_ivl_16", 0 0, L_0x1f470b0;  1 drivers
v0x1ee2ba0_0 .net *"_ivl_18", 0 0, L_0x1f47170;  1 drivers
v0x1ee2f80_0 .net *"_ivl_2", 0 0, L_0x1ee2a90;  1 drivers
v0x1ee3200_0 .net *"_ivl_20", 0 0, L_0x1f47240;  1 drivers
v0x1f3ed80_0 .net *"_ivl_24", 0 0, L_0x1f47430;  1 drivers
v0x1f3ee60_0 .net *"_ivl_26", 0 0, L_0x1f474a0;  1 drivers
v0x1f3ef40_0 .net *"_ivl_28", 0 0, L_0x1f473c0;  1 drivers
v0x1f3f020_0 .net *"_ivl_30", 0 0, L_0x1f47630;  1 drivers
v0x1f3f100_0 .net *"_ivl_32", 0 0, L_0x1f47730;  1 drivers
v0x1f3f1e0_0 .net *"_ivl_36", 0 0, L_0x1f479a0;  1 drivers
L_0x7f44f6a9f018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1f3f2a0_0 .net *"_ivl_38", 0 0, L_0x7f44f6a9f018;  1 drivers
v0x1f3f380_0 .net *"_ivl_4", 0 0, L_0x1ee2e70;  1 drivers
v0x1f3f460_0 .net *"_ivl_6", 0 0, L_0x1ee30f0;  1 drivers
v0x1f3f540_0 .net *"_ivl_8", 0 0, L_0x1efbc00;  1 drivers
v0x1f3f620_0 .net "a", 0 0, v0x1f40810_0;  alias, 1 drivers
v0x1f3f6e0_0 .net "b", 0 0, v0x1f408b0_0;  alias, 1 drivers
v0x1f3f7a0_0 .net "c", 0 0, v0x1f40950_0;  alias, 1 drivers
v0x1f3f860_0 .net "d", 0 0, v0x1f40a90_0;  alias, 1 drivers
v0x1f3f920_0 .net "out_pos", 0 0, L_0x1f47ab0;  alias, 1 drivers
v0x1f3f9e0_0 .net "out_sop", 0 0, L_0x1f1afc0;  alias, 1 drivers
v0x1f3faa0_0 .net "pos0", 0 0, L_0x1f472b0;  1 drivers
v0x1f3fb60_0 .net "pos1", 0 0, L_0x1f477f0;  1 drivers
L_0x1f47ab0 .functor MUXZ 1, L_0x7f44f6a9f018, L_0x1f472b0, L_0x1f479a0, C4<>;
S_0x1f3fce0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1ef1200;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1f40810_0 .var "a", 0 0;
v0x1f408b0_0 .var "b", 0 0;
v0x1f40950_0 .var "c", 0 0;
v0x1f409f0_0 .net "clk", 0 0, v0x1f463a0_0;  1 drivers
v0x1f40a90_0 .var "d", 0 0;
v0x1f40b80_0 .var/2u "fail", 0 0;
v0x1f40c20_0 .var/2u "fail1", 0 0;
v0x1f40cc0_0 .net "tb_match", 0 0, L_0x1f4e220;  alias, 1 drivers
v0x1f40d60_0 .var "wavedrom_enable", 0 0;
v0x1f40e00_0 .var "wavedrom_title", 511 0;
E_0x1eef9e0/0 .event negedge, v0x1f409f0_0;
E_0x1eef9e0/1 .event posedge, v0x1f409f0_0;
E_0x1eef9e0 .event/or E_0x1eef9e0/0, E_0x1eef9e0/1;
S_0x1f40010 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1f3fce0;
 .timescale -12 -12;
v0x1f40250_0 .var/2s "i", 31 0;
E_0x1eef880 .event posedge, v0x1f409f0_0;
S_0x1f40350 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1f3fce0;
 .timescale -12 -12;
v0x1f40550_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1f40630 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1f3fce0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1f40fe0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1ef1200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1f47c60 .functor NOT 1, v0x1f40810_0, C4<0>, C4<0>, C4<0>;
L_0x1f47cf0 .functor NOT 1, v0x1f408b0_0, C4<0>, C4<0>, C4<0>;
L_0x1f47e90 .functor AND 1, L_0x1f47c60, L_0x1f47cf0, C4<1>, C4<1>;
L_0x1f47fa0 .functor AND 1, L_0x1f47e90, v0x1f40950_0, C4<1>, C4<1>;
L_0x1f481a0 .functor NOT 1, v0x1f40a90_0, C4<0>, C4<0>, C4<0>;
L_0x1f48320 .functor AND 1, L_0x1f47fa0, L_0x1f481a0, C4<1>, C4<1>;
L_0x1f48470 .functor NOT 1, v0x1f40810_0, C4<0>, C4<0>, C4<0>;
L_0x1f485f0 .functor AND 1, L_0x1f48470, v0x1f408b0_0, C4<1>, C4<1>;
L_0x1f48700 .functor AND 1, L_0x1f485f0, v0x1f40950_0, C4<1>, C4<1>;
L_0x1f487c0 .functor AND 1, L_0x1f48700, v0x1f40a90_0, C4<1>, C4<1>;
L_0x1f488e0 .functor OR 1, L_0x1f48320, L_0x1f487c0, C4<0>, C4<0>;
L_0x1f489a0 .functor AND 1, v0x1f40810_0, v0x1f408b0_0, C4<1>, C4<1>;
L_0x1f48a80 .functor AND 1, L_0x1f489a0, v0x1f40950_0, C4<1>, C4<1>;
L_0x1f48b40 .functor AND 1, L_0x1f48a80, v0x1f40a90_0, C4<1>, C4<1>;
L_0x1f48a10 .functor OR 1, L_0x1f488e0, L_0x1f48b40, C4<0>, C4<0>;
L_0x1f48d70 .functor NOT 1, v0x1f408b0_0, C4<0>, C4<0>, C4<0>;
L_0x1f48e70 .functor OR 1, v0x1f40810_0, L_0x1f48d70, C4<0>, C4<0>;
L_0x1f48f30 .functor NOT 1, v0x1f40950_0, C4<0>, C4<0>, C4<0>;
L_0x1f49040 .functor OR 1, L_0x1f48e70, L_0x1f48f30, C4<0>, C4<0>;
L_0x1f49150 .functor OR 1, L_0x1f49040, v0x1f40a90_0, C4<0>, C4<0>;
L_0x1f492c0 .functor OR 1, v0x1f40810_0, v0x1f408b0_0, C4<0>, C4<0>;
L_0x1f49330 .functor NOT 1, v0x1f40950_0, C4<0>, C4<0>, C4<0>;
L_0x1f49460 .functor OR 1, L_0x1f492c0, L_0x1f49330, C4<0>, C4<0>;
L_0x1f49570 .functor NOT 1, v0x1f40a90_0, C4<0>, C4<0>, C4<0>;
L_0x1f496b0 .functor OR 1, L_0x1f49460, L_0x1f49570, C4<0>, C4<0>;
L_0x1f497c0 .functor AND 1, L_0x1f49150, L_0x1f496b0, C4<1>, C4<1>;
L_0x1f499b0 .functor OR 1, v0x1f40810_0, v0x1f408b0_0, C4<0>, C4<0>;
L_0x1f49a20 .functor OR 1, L_0x1f499b0, v0x1f40950_0, C4<0>, C4<0>;
L_0x1f49bd0 .functor NOT 1, v0x1f40a90_0, C4<0>, C4<0>, C4<0>;
L_0x1f49c40 .functor OR 1, L_0x1f49a20, L_0x1f49bd0, C4<0>, C4<0>;
L_0x1f49e50 .functor AND 1, L_0x1f497c0, L_0x1f49c40, C4<1>, C4<1>;
L_0x1f49f60 .functor NOT 1, v0x1f40810_0, C4<0>, C4<0>, C4<0>;
L_0x1f4a0e0 .functor NOT 1, v0x1f408b0_0, C4<0>, C4<0>, C4<0>;
L_0x1f4a150 .functor OR 1, L_0x1f49f60, L_0x1f4a0e0, C4<0>, C4<0>;
L_0x1f4a380 .functor OR 1, L_0x1f4a150, v0x1f40950_0, C4<0>, C4<0>;
L_0x1f4a440 .functor NOT 1, v0x1f40a90_0, C4<0>, C4<0>, C4<0>;
L_0x1f4a5e0 .functor OR 1, L_0x1f4a380, L_0x1f4a440, C4<0>, C4<0>;
L_0x1f4a6f0 .functor AND 1, L_0x1f49e50, L_0x1f4a5e0, C4<1>, C4<1>;
L_0x1f4a4b0 .functor NOT 1, v0x1f40810_0, C4<0>, C4<0>, C4<0>;
L_0x1f4a520 .functor OR 1, L_0x1f4a4b0, v0x1f408b0_0, C4<0>, C4<0>;
L_0x1f4a950 .functor NOT 1, v0x1f40950_0, C4<0>, C4<0>, C4<0>;
L_0x1f4a9c0 .functor OR 1, L_0x1f4a520, L_0x1f4a950, C4<0>, C4<0>;
L_0x1f4ac30 .functor NOT 1, v0x1f40a90_0, C4<0>, C4<0>, C4<0>;
L_0x1f4aca0 .functor OR 1, L_0x1f4a9c0, L_0x1f4ac30, C4<0>, C4<0>;
L_0x1f4af20 .functor AND 1, L_0x1f4a6f0, L_0x1f4aca0, C4<1>, C4<1>;
L_0x1f4b030 .functor NOT 1, v0x1f40810_0, C4<0>, C4<0>, C4<0>;
L_0x1f4b220 .functor OR 1, L_0x1f4b030, v0x1f408b0_0, C4<0>, C4<0>;
L_0x1f4b2e0 .functor OR 1, L_0x1f4b220, v0x1f40950_0, C4<0>, C4<0>;
L_0x1f4b740 .functor NOT 1, v0x1f40a90_0, C4<0>, C4<0>, C4<0>;
L_0x1f4b9c0 .functor OR 1, L_0x1f4b2e0, L_0x1f4b740, C4<0>, C4<0>;
L_0x1f4bc70 .functor AND 1, L_0x1f4af20, L_0x1f4b9c0, C4<1>, C4<1>;
L_0x1f4bd80 .functor NOT 1, v0x1f40810_0, C4<0>, C4<0>, C4<0>;
L_0x1f4c1b0 .functor OR 1, L_0x1f4bd80, v0x1f408b0_0, C4<0>, C4<0>;
L_0x1f4c270 .functor OR 1, L_0x1f4c1b0, v0x1f40950_0, C4<0>, C4<0>;
L_0x1f4c4f0 .functor OR 1, L_0x1f4c270, v0x1f40a90_0, C4<0>, C4<0>;
L_0x1f4c5b0 .functor AND 1, L_0x1f4bc70, L_0x1f4c4f0, C4<1>, C4<1>;
L_0x1f4c890 .functor NOT 1, v0x1f40810_0, C4<0>, C4<0>, C4<0>;
L_0x1f4c900 .functor NOT 1, v0x1f408b0_0, C4<0>, C4<0>, C4<0>;
L_0x1f4cb50 .functor OR 1, L_0x1f4c890, L_0x1f4c900, C4<0>, C4<0>;
L_0x1f4cc60 .functor NOT 1, v0x1f40950_0, C4<0>, C4<0>, C4<0>;
L_0x1f4cec0 .functor OR 1, L_0x1f4cb50, L_0x1f4cc60, C4<0>, C4<0>;
L_0x1f4cfd0 .functor OR 1, L_0x1f4cec0, v0x1f40a90_0, C4<0>, C4<0>;
L_0x1f4d290 .functor AND 1, L_0x1f4c5b0, L_0x1f4cfd0, C4<1>, C4<1>;
L_0x1f4d3a0 .functor NOT 1, v0x1f40810_0, C4<0>, C4<0>, C4<0>;
L_0x1f4d620 .functor OR 1, L_0x1f4d3a0, v0x1f408b0_0, C4<0>, C4<0>;
L_0x1f4d6e0 .functor NOT 1, v0x1f40950_0, C4<0>, C4<0>, C4<0>;
L_0x1f4d970 .functor OR 1, L_0x1f4d620, L_0x1f4d6e0, C4<0>, C4<0>;
L_0x1f4da80 .functor OR 1, L_0x1f4d970, v0x1f40a90_0, C4<0>, C4<0>;
L_0x1f4dd70 .functor AND 1, L_0x1f4d290, L_0x1f4da80, C4<1>, C4<1>;
v0x1f411a0_0 .net *"_ivl_0", 0 0, L_0x1f47c60;  1 drivers
v0x1f41280_0 .net *"_ivl_10", 0 0, L_0x1f48320;  1 drivers
v0x1f41360_0 .net *"_ivl_100", 0 0, L_0x1f4bc70;  1 drivers
v0x1f41450_0 .net *"_ivl_102", 0 0, L_0x1f4bd80;  1 drivers
v0x1f41530_0 .net *"_ivl_104", 0 0, L_0x1f4c1b0;  1 drivers
v0x1f41660_0 .net *"_ivl_106", 0 0, L_0x1f4c270;  1 drivers
v0x1f41740_0 .net *"_ivl_108", 0 0, L_0x1f4c4f0;  1 drivers
v0x1f41820_0 .net *"_ivl_110", 0 0, L_0x1f4c5b0;  1 drivers
v0x1f41900_0 .net *"_ivl_112", 0 0, L_0x1f4c890;  1 drivers
v0x1f41a70_0 .net *"_ivl_114", 0 0, L_0x1f4c900;  1 drivers
v0x1f41b50_0 .net *"_ivl_116", 0 0, L_0x1f4cb50;  1 drivers
v0x1f41c30_0 .net *"_ivl_118", 0 0, L_0x1f4cc60;  1 drivers
v0x1f41d10_0 .net *"_ivl_12", 0 0, L_0x1f48470;  1 drivers
v0x1f41df0_0 .net *"_ivl_120", 0 0, L_0x1f4cec0;  1 drivers
v0x1f41ed0_0 .net *"_ivl_122", 0 0, L_0x1f4cfd0;  1 drivers
v0x1f41fb0_0 .net *"_ivl_124", 0 0, L_0x1f4d290;  1 drivers
v0x1f42090_0 .net *"_ivl_126", 0 0, L_0x1f4d3a0;  1 drivers
v0x1f42280_0 .net *"_ivl_128", 0 0, L_0x1f4d620;  1 drivers
v0x1f42360_0 .net *"_ivl_130", 0 0, L_0x1f4d6e0;  1 drivers
v0x1f42440_0 .net *"_ivl_132", 0 0, L_0x1f4d970;  1 drivers
v0x1f42520_0 .net *"_ivl_134", 0 0, L_0x1f4da80;  1 drivers
v0x1f42600_0 .net *"_ivl_14", 0 0, L_0x1f485f0;  1 drivers
v0x1f426e0_0 .net *"_ivl_16", 0 0, L_0x1f48700;  1 drivers
v0x1f427c0_0 .net *"_ivl_18", 0 0, L_0x1f487c0;  1 drivers
v0x1f428a0_0 .net *"_ivl_2", 0 0, L_0x1f47cf0;  1 drivers
v0x1f42980_0 .net *"_ivl_20", 0 0, L_0x1f488e0;  1 drivers
v0x1f42a60_0 .net *"_ivl_22", 0 0, L_0x1f489a0;  1 drivers
v0x1f42b40_0 .net *"_ivl_24", 0 0, L_0x1f48a80;  1 drivers
v0x1f42c20_0 .net *"_ivl_26", 0 0, L_0x1f48b40;  1 drivers
v0x1f42d00_0 .net *"_ivl_30", 0 0, L_0x1f48d70;  1 drivers
v0x1f42de0_0 .net *"_ivl_32", 0 0, L_0x1f48e70;  1 drivers
v0x1f42ec0_0 .net *"_ivl_34", 0 0, L_0x1f48f30;  1 drivers
v0x1f42fa0_0 .net *"_ivl_36", 0 0, L_0x1f49040;  1 drivers
v0x1f43290_0 .net *"_ivl_38", 0 0, L_0x1f49150;  1 drivers
v0x1f43370_0 .net *"_ivl_4", 0 0, L_0x1f47e90;  1 drivers
v0x1f43450_0 .net *"_ivl_40", 0 0, L_0x1f492c0;  1 drivers
v0x1f43530_0 .net *"_ivl_42", 0 0, L_0x1f49330;  1 drivers
v0x1f43610_0 .net *"_ivl_44", 0 0, L_0x1f49460;  1 drivers
v0x1f436f0_0 .net *"_ivl_46", 0 0, L_0x1f49570;  1 drivers
v0x1f437d0_0 .net *"_ivl_48", 0 0, L_0x1f496b0;  1 drivers
v0x1f438b0_0 .net *"_ivl_50", 0 0, L_0x1f497c0;  1 drivers
v0x1f43990_0 .net *"_ivl_52", 0 0, L_0x1f499b0;  1 drivers
v0x1f43a70_0 .net *"_ivl_54", 0 0, L_0x1f49a20;  1 drivers
v0x1f43b50_0 .net *"_ivl_56", 0 0, L_0x1f49bd0;  1 drivers
v0x1f43c30_0 .net *"_ivl_58", 0 0, L_0x1f49c40;  1 drivers
v0x1f43d10_0 .net *"_ivl_6", 0 0, L_0x1f47fa0;  1 drivers
v0x1f43df0_0 .net *"_ivl_60", 0 0, L_0x1f49e50;  1 drivers
v0x1f43ed0_0 .net *"_ivl_62", 0 0, L_0x1f49f60;  1 drivers
v0x1f43fb0_0 .net *"_ivl_64", 0 0, L_0x1f4a0e0;  1 drivers
v0x1f44090_0 .net *"_ivl_66", 0 0, L_0x1f4a150;  1 drivers
v0x1f44170_0 .net *"_ivl_68", 0 0, L_0x1f4a380;  1 drivers
v0x1f44250_0 .net *"_ivl_70", 0 0, L_0x1f4a440;  1 drivers
v0x1f44330_0 .net *"_ivl_72", 0 0, L_0x1f4a5e0;  1 drivers
v0x1f44410_0 .net *"_ivl_74", 0 0, L_0x1f4a6f0;  1 drivers
v0x1f444f0_0 .net *"_ivl_76", 0 0, L_0x1f4a4b0;  1 drivers
v0x1f445d0_0 .net *"_ivl_78", 0 0, L_0x1f4a520;  1 drivers
v0x1f446b0_0 .net *"_ivl_8", 0 0, L_0x1f481a0;  1 drivers
v0x1f44790_0 .net *"_ivl_80", 0 0, L_0x1f4a950;  1 drivers
v0x1f44870_0 .net *"_ivl_82", 0 0, L_0x1f4a9c0;  1 drivers
v0x1f44950_0 .net *"_ivl_84", 0 0, L_0x1f4ac30;  1 drivers
v0x1f44a30_0 .net *"_ivl_86", 0 0, L_0x1f4aca0;  1 drivers
v0x1f44b10_0 .net *"_ivl_88", 0 0, L_0x1f4af20;  1 drivers
v0x1f44bf0_0 .net *"_ivl_90", 0 0, L_0x1f4b030;  1 drivers
v0x1f44cd0_0 .net *"_ivl_92", 0 0, L_0x1f4b220;  1 drivers
v0x1f44db0_0 .net *"_ivl_94", 0 0, L_0x1f4b2e0;  1 drivers
v0x1f452a0_0 .net *"_ivl_96", 0 0, L_0x1f4b740;  1 drivers
v0x1f45380_0 .net *"_ivl_98", 0 0, L_0x1f4b9c0;  1 drivers
v0x1f45460_0 .net "a", 0 0, v0x1f40810_0;  alias, 1 drivers
v0x1f45500_0 .net "b", 0 0, v0x1f408b0_0;  alias, 1 drivers
v0x1f455f0_0 .net "c", 0 0, v0x1f40950_0;  alias, 1 drivers
v0x1f456e0_0 .net "d", 0 0, v0x1f40a90_0;  alias, 1 drivers
v0x1f457d0_0 .net "out_pos", 0 0, L_0x1f4dd70;  alias, 1 drivers
v0x1f45890_0 .net "out_sop", 0 0, L_0x1f48a10;  alias, 1 drivers
S_0x1f45a10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1ef1200;
 .timescale -12 -12;
E_0x1ed79f0 .event anyedge, v0x1f46800_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f46800_0;
    %nor/r;
    %assign/vec4 v0x1f46800_0, 0;
    %wait E_0x1ed79f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f3fce0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f40b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f40c20_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1f3fce0;
T_4 ;
    %wait E_0x1eef9e0;
    %load/vec4 v0x1f40cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f40b80_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1f3fce0;
T_5 ;
    %wait E_0x1eef880;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f40a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f40950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f408b0_0, 0;
    %assign/vec4 v0x1f40810_0, 0;
    %wait E_0x1eef880;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f40a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f40950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f408b0_0, 0;
    %assign/vec4 v0x1f40810_0, 0;
    %wait E_0x1eef880;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f40a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f40950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f408b0_0, 0;
    %assign/vec4 v0x1f40810_0, 0;
    %wait E_0x1eef880;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f40a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f40950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f408b0_0, 0;
    %assign/vec4 v0x1f40810_0, 0;
    %wait E_0x1eef880;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f40a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f40950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f408b0_0, 0;
    %assign/vec4 v0x1f40810_0, 0;
    %wait E_0x1eef880;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f40a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f40950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f408b0_0, 0;
    %assign/vec4 v0x1f40810_0, 0;
    %wait E_0x1eef880;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f40a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f40950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f408b0_0, 0;
    %assign/vec4 v0x1f40810_0, 0;
    %wait E_0x1eef880;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f40a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f40950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f408b0_0, 0;
    %assign/vec4 v0x1f40810_0, 0;
    %wait E_0x1eef880;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f40a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f40950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f408b0_0, 0;
    %assign/vec4 v0x1f40810_0, 0;
    %wait E_0x1eef880;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f40a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f40950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f408b0_0, 0;
    %assign/vec4 v0x1f40810_0, 0;
    %wait E_0x1eef880;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f40a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f40950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f408b0_0, 0;
    %assign/vec4 v0x1f40810_0, 0;
    %wait E_0x1eef880;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f40a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f40950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f408b0_0, 0;
    %assign/vec4 v0x1f40810_0, 0;
    %wait E_0x1eef880;
    %load/vec4 v0x1f40b80_0;
    %store/vec4 v0x1f40c20_0, 0, 1;
    %fork t_1, S_0x1f40010;
    %jmp t_0;
    .scope S_0x1f40010;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f40250_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1f40250_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1eef880;
    %load/vec4 v0x1f40250_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1f40a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f40950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f408b0_0, 0;
    %assign/vec4 v0x1f40810_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f40250_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1f40250_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1f3fce0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1eef9e0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1f40a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f40950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f408b0_0, 0;
    %assign/vec4 v0x1f40810_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1f40b80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1f40c20_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1ef1200;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f463a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f46800_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1ef1200;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f463a0_0;
    %inv;
    %store/vec4 v0x1f463a0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1ef1200;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f409f0_0, v0x1f46970_0, v0x1f461c0_0, v0x1f46260_0, v0x1f46300_0, v0x1f46440_0, v0x1f466c0_0, v0x1f46620_0, v0x1f46580_0, v0x1f464e0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1ef1200;
T_9 ;
    %load/vec4 v0x1f46760_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1f46760_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f46760_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1f46760_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1f46760_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f46760_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1f46760_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1f46760_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f46760_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1f46760_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1ef1200;
T_10 ;
    %wait E_0x1eef9e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f46760_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f46760_0, 4, 32;
    %load/vec4 v0x1f468a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1f46760_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f46760_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f46760_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f46760_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1f466c0_0;
    %load/vec4 v0x1f466c0_0;
    %load/vec4 v0x1f46620_0;
    %xor;
    %load/vec4 v0x1f466c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1f46760_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f46760_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1f46760_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f46760_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1f46580_0;
    %load/vec4 v0x1f46580_0;
    %load/vec4 v0x1f464e0_0;
    %xor;
    %load/vec4 v0x1f46580_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1f46760_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f46760_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1f46760_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f46760_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth5/human/ece241_2013_q2/iter3/response4/top_module.sv";
