Analysis & Synthesis report for ULA
Fri Sep 27 10:01:05 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                             ;
+-----------------------------+--------------------------------------------+
; Analysis & Synthesis Status ; Failed - Fri Sep 27 10:01:05 2019          ;
; Quartus II 64-Bit Version   ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name               ; ULA                                        ;
; Top-level Entity Name       ; ULA                                        ;
; Family                      ; MAX V                                      ;
+-----------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; ULA                ; ULA                ;
; Family name                                                                ; MAX V              ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Fri Sep 27 10:01:04 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (12018): Entity "XOR" will be ignored because it conflicts with Quartus II primitive name
Info (12021): Found 1 design units, including 1 entities, in source file XOR.bdf
Info (12021): Found 1 design units, including 1 entities, in source file Somador_subtrador.bdf
    Info (12023): Found entity 1: Somador_subtrador
Error (10500): VHDL syntax error at Multiplexador_4bits.vhd(33) near text "AND";  expecting an identifier ("and" is a reserved keyword), or "constant", or "file", or "signal", or "variable" File: /home/pet/Documents/wrs/SD/Multiplexador_4bits.vhd Line: 33
Error (10500): VHDL syntax error at Multiplexador_4bits.vhd(34) near text "XOR";  expecting an identifier ("xor" is a reserved keyword), or "constant", or "file", or "signal", or "variable" File: /home/pet/Documents/wrs/SD/Multiplexador_4bits.vhd Line: 34
Error (10523): Ignored construct Multiplexador_4bits at Multiplexador_4bits.vhd(24) due to previous errors File: /home/pet/Documents/wrs/SD/Multiplexador_4bits.vhd Line: 24
Error (10500): VHDL syntax error at Multiplexador_4bits.vhd(50) near text "OUT";  expecting an identifier ("out" is a reserved keyword), or "constant", or "file", or "signal", or "variable" File: /home/pet/Documents/wrs/SD/Multiplexador_4bits.vhd Line: 50
Warning (10335): Unrecognized synthesis attribute "noopt" at Multiplexador_4bits.vhd(53)
Error (10500): VHDL syntax error at Multiplexador_4bits.vhd(79) near text "OUT";  expecting "(", or an identifier ("out" is a reserved keyword), or  unary operator File: /home/pet/Documents/wrs/SD/Multiplexador_4bits.vhd Line: 79
Error (10500): VHDL syntax error at Multiplexador_4bits.vhd(99) near text "AND";  expecting "(", or an identifier ("and" is a reserved keyword), or  unary operator File: /home/pet/Documents/wrs/SD/Multiplexador_4bits.vhd Line: 99
Error (10500): VHDL syntax error at Multiplexador_4bits.vhd(102) near text "XOR";  expecting "(", or an identifier ("xor" is a reserved keyword), or  unary operator File: /home/pet/Documents/wrs/SD/Multiplexador_4bits.vhd Line: 102
Info (12021): Found 0 design units, including 0 entities, in source file Multiplexador_4bits.vhd
Info (12021): Found 1 design units, including 1 entities, in source file Multiplexador_4bits.bdf
    Info (12023): Found entity 1: Multiplexador_4bits
Info (12021): Found 1 design units, including 1 entities, in source file Multiplexador_1bit.bdf
    Info (12023): Found entity 1: Multiplexador_1bit
Info (12021): Found 1 design units, including 1 entities, in source file Menorque_bitabit.bdf
    Info (12023): Found entity 1: Menorque_bitabit
Info (12021): Found 1 design units, including 1 entities, in source file Menorque4bits.bdf
    Info (12023): Found entity 1: Menorque4bits
Info (12021): Found 1 design units, including 1 entities, in source file MaiorqueSignificativo_bitabit.bdf
    Info (12023): Found entity 1: MaiorqueSignificativo_bitabit
Info (12021): Found 1 design units, including 1 entities, in source file Maiorque_bitabit.bdf
    Info (12023): Found entity 1: Maiorque_bitabit
Info (12021): Found 1 design units, including 1 entities, in source file Maiorque4bits.bdf
    Info (12023): Found entity 1: Maiorque4bits
Info (12021): Found 1 design units, including 1 entities, in source file Igual.bdf
    Info (12023): Found entity 1: Igual
Info (12021): Found 1 design units, including 1 entities, in source file Complemento2.bdf
    Info (12023): Found entity 1: Complemento2
Error (10500): VHDL syntax error at and5_0.vhd(35) near text "OUT";  expecting an identifier ("out" is a reserved keyword), or "constant", or "file", or "signal", or "variable" File: /home/pet/Documents/wrs/SD/and5_0.vhd Line: 35
Error (10523): Ignored construct and5_0 at and5_0.vhd(27) due to previous errors File: /home/pet/Documents/wrs/SD/and5_0.vhd Line: 27
Error (10500): VHDL syntax error at and5_0.vhd(50) near text "OUT";  expecting "(", or an identifier ("out" is a reserved keyword), or  unary operator File: /home/pet/Documents/wrs/SD/and5_0.vhd Line: 50
Info (12021): Found 0 design units, including 0 entities, in source file and5_0.vhd
Warning (12018): Entity "And" will be ignored because it conflicts with Quartus II primitive name
Info (12021): Found 1 design units, including 1 entities, in source file And.bdf
Info (12021): Found 1 design units, including 1 entities, in source file somadorBit-a-Bit.bdf
    Info (12023): Found entity 1: somadorBit-a-Bit
Info (12021): Found 1 design units, including 1 entities, in source file Multiplexador_4bits_completo.bdf
    Info (12023): Found entity 1: Multiplexador_4bits_completo
Info (12021): Found 1 design units, including 1 entities, in source file Multiplexador_overflow.bdf
    Info (12023): Found entity 1: Multiplexador_overflow
Info (12021): Found 1 design units, including 1 entities, in source file ULA.bdf
    Info (12023): Found entity 1: ULA
Info (12021): Found 1 design units, including 1 entities, in source file BCDSomador.bdf
    Info (12023): Found entity 1: BCDSomador
Info (12021): Found 1 design units, including 1 entities, in source file bloquinho.bdf
    Info (12023): Found entity 1: bloquinho
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 10 errors, 3 warnings
    Error: Peak virtual memory: 647 megabytes
    Error: Processing ended: Fri Sep 27 10:01:06 2019
    Error: Elapsed time: 00:00:02
    Error: Total CPU time (on all processors): 00:00:02


