// Seed: 3034152649
module module_0 ();
  wire id_1;
  id_4(
      id_1
  );
  assign id_3 = 1'b0;
endmodule
module module_1 (
    output tri1 id_0,
    input wire id_1,
    input supply1 id_2,
    output tri1 id_3,
    input tri id_4,
    output wand id_5,
    output supply0 id_6
);
  wire id_8;
  assign id_6 = "" && id_2 ? 1 != id_2 : ~1;
  wire id_9;
  string id_10, id_11 = "";
  assign id_10 = id_11;
  xor (id_0, id_1, id_10, id_11, id_12, id_13, id_2, id_4, id_8, id_9);
  wire id_12;
  rpmos #id_13 (1);
  module_0();
endmodule
