
DiscoveryTB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b52c  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000140  0800b6b8  0800b6b8  0001b6b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800b7f8  0800b7f8  0001b7f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800b7fc  0800b7fc  0001b7fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000000b8  20000000  0800b800  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  000200b8  2**0
                  CONTENTS
  7 .bss          00000334  200000b8  200000b8  000200b8  2**2
                  ALLOC
  8 ._user_heap_stack 00000200  200003ec  200003ec  000200b8  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002493f  00000000  00000000  000200e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000401c  00000000  00000000  00044a27  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000015c8  00000000  00000000  00048a48  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001420  00000000  00000000  0004a010  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000b97e  00000000  00000000  0004b430  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00006773  00000000  00000000  00056dae  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0005d521  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00005fc8  00000000  00000000  0005d5a0  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stab         00000024  00000000  00000000  00063568  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stabstr      0000003f  00000000  00000000  0006358c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000b8 	.word	0x200000b8
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800b69c 	.word	0x0800b69c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000bc 	.word	0x200000bc
 80001c4:	0800b69c 	.word	0x0800b69c

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f092 0f00 	teq	r2, #0
 80004c2:	bf14      	ite	ne
 80004c4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e720      	b.n	800031c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aedc 	beq.w	80002ca <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6c1      	b.n	80002ca <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__aeabi_dmul>:
 8000548:	b570      	push	{r4, r5, r6, lr}
 800054a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800054e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000552:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000556:	bf1d      	ittte	ne
 8000558:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800055c:	ea94 0f0c 	teqne	r4, ip
 8000560:	ea95 0f0c 	teqne	r5, ip
 8000564:	f000 f8de 	bleq	8000724 <__aeabi_dmul+0x1dc>
 8000568:	442c      	add	r4, r5
 800056a:	ea81 0603 	eor.w	r6, r1, r3
 800056e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000572:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000576:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800057a:	bf18      	it	ne
 800057c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000580:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000584:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000588:	d038      	beq.n	80005fc <__aeabi_dmul+0xb4>
 800058a:	fba0 ce02 	umull	ip, lr, r0, r2
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000596:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800059a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800059e:	f04f 0600 	mov.w	r6, #0
 80005a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005a6:	f09c 0f00 	teq	ip, #0
 80005aa:	bf18      	it	ne
 80005ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005bc:	d204      	bcs.n	80005c8 <__aeabi_dmul+0x80>
 80005be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005c2:	416d      	adcs	r5, r5
 80005c4:	eb46 0606 	adc.w	r6, r6, r6
 80005c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e0:	bf88      	it	hi
 80005e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005e6:	d81e      	bhi.n	8000626 <__aeabi_dmul+0xde>
 80005e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ec:	bf08      	it	eq
 80005ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005f2:	f150 0000 	adcs.w	r0, r0, #0
 80005f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000600:	ea46 0101 	orr.w	r1, r6, r1
 8000604:	ea40 0002 	orr.w	r0, r0, r2
 8000608:	ea81 0103 	eor.w	r1, r1, r3
 800060c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000610:	bfc2      	ittt	gt
 8000612:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000616:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800061a:	bd70      	popgt	{r4, r5, r6, pc}
 800061c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000620:	f04f 0e00 	mov.w	lr, #0
 8000624:	3c01      	subs	r4, #1
 8000626:	f300 80ab 	bgt.w	8000780 <__aeabi_dmul+0x238>
 800062a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800062e:	bfde      	ittt	le
 8000630:	2000      	movle	r0, #0
 8000632:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000636:	bd70      	pople	{r4, r5, r6, pc}
 8000638:	f1c4 0400 	rsb	r4, r4, #0
 800063c:	3c20      	subs	r4, #32
 800063e:	da35      	bge.n	80006ac <__aeabi_dmul+0x164>
 8000640:	340c      	adds	r4, #12
 8000642:	dc1b      	bgt.n	800067c <__aeabi_dmul+0x134>
 8000644:	f104 0414 	add.w	r4, r4, #20
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f305 	lsl.w	r3, r0, r5
 8000650:	fa20 f004 	lsr.w	r0, r0, r4
 8000654:	fa01 f205 	lsl.w	r2, r1, r5
 8000658:	ea40 0002 	orr.w	r0, r0, r2
 800065c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000660:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000664:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000668:	fa21 f604 	lsr.w	r6, r1, r4
 800066c:	eb42 0106 	adc.w	r1, r2, r6
 8000670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000674:	bf08      	it	eq
 8000676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f1c4 040c 	rsb	r4, r4, #12
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f304 	lsl.w	r3, r0, r4
 8000688:	fa20 f005 	lsr.w	r0, r0, r5
 800068c:	fa01 f204 	lsl.w	r2, r1, r4
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000698:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800069c:	f141 0100 	adc.w	r1, r1, #0
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f205 	lsl.w	r2, r0, r5
 80006b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b8:	fa20 f304 	lsr.w	r3, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea43 0302 	orr.w	r3, r3, r2
 80006c4:	fa21 f004 	lsr.w	r0, r1, r4
 80006c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	fa21 f204 	lsr.w	r2, r1, r4
 80006d0:	ea20 0002 	bic.w	r0, r0, r2
 80006d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f094 0f00 	teq	r4, #0
 80006e8:	d10f      	bne.n	800070a <__aeabi_dmul+0x1c2>
 80006ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ee:	0040      	lsls	r0, r0, #1
 80006f0:	eb41 0101 	adc.w	r1, r1, r1
 80006f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f8:	bf08      	it	eq
 80006fa:	3c01      	subeq	r4, #1
 80006fc:	d0f7      	beq.n	80006ee <__aeabi_dmul+0x1a6>
 80006fe:	ea41 0106 	orr.w	r1, r1, r6
 8000702:	f095 0f00 	teq	r5, #0
 8000706:	bf18      	it	ne
 8000708:	4770      	bxne	lr
 800070a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800070e:	0052      	lsls	r2, r2, #1
 8000710:	eb43 0303 	adc.w	r3, r3, r3
 8000714:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3d01      	subeq	r5, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1c6>
 800071e:	ea43 0306 	orr.w	r3, r3, r6
 8000722:	4770      	bx	lr
 8000724:	ea94 0f0c 	teq	r4, ip
 8000728:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800072c:	bf18      	it	ne
 800072e:	ea95 0f0c 	teqne	r5, ip
 8000732:	d00c      	beq.n	800074e <__aeabi_dmul+0x206>
 8000734:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000738:	bf18      	it	ne
 800073a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800073e:	d1d1      	bne.n	80006e4 <__aeabi_dmul+0x19c>
 8000740:	ea81 0103 	eor.w	r1, r1, r3
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd70      	pop	{r4, r5, r6, pc}
 800074e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000752:	bf06      	itte	eq
 8000754:	4610      	moveq	r0, r2
 8000756:	4619      	moveq	r1, r3
 8000758:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075c:	d019      	beq.n	8000792 <__aeabi_dmul+0x24a>
 800075e:	ea94 0f0c 	teq	r4, ip
 8000762:	d102      	bne.n	800076a <__aeabi_dmul+0x222>
 8000764:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000768:	d113      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800076a:	ea95 0f0c 	teq	r5, ip
 800076e:	d105      	bne.n	800077c <__aeabi_dmul+0x234>
 8000770:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000774:	bf1c      	itt	ne
 8000776:	4610      	movne	r0, r2
 8000778:	4619      	movne	r1, r3
 800077a:	d10a      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800077c:	ea81 0103 	eor.w	r1, r1, r3
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000788:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800078c:	f04f 0000 	mov.w	r0, #0
 8000790:	bd70      	pop	{r4, r5, r6, pc}
 8000792:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000796:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800079a:	bd70      	pop	{r4, r5, r6, pc}

0800079c <__aeabi_ddiv>:
 800079c:	b570      	push	{r4, r5, r6, lr}
 800079e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007aa:	bf1d      	ittte	ne
 80007ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b0:	ea94 0f0c 	teqne	r4, ip
 80007b4:	ea95 0f0c 	teqne	r5, ip
 80007b8:	f000 f8a7 	bleq	800090a <__aeabi_ddiv+0x16e>
 80007bc:	eba4 0405 	sub.w	r4, r4, r5
 80007c0:	ea81 0e03 	eor.w	lr, r1, r3
 80007c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007cc:	f000 8088 	beq.w	80008e0 <__aeabi_ddiv+0x144>
 80007d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007f4:	429d      	cmp	r5, r3
 80007f6:	bf08      	it	eq
 80007f8:	4296      	cmpeq	r6, r2
 80007fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000802:	d202      	bcs.n	800080a <__aeabi_ddiv+0x6e>
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	1ab6      	subs	r6, r6, r2
 800080c:	eb65 0503 	sbc.w	r5, r5, r3
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800081a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000878:	ea55 0e06 	orrs.w	lr, r5, r6
 800087c:	d018      	beq.n	80008b0 <__aeabi_ddiv+0x114>
 800087e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000882:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000886:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800088a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800088e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000892:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000896:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800089a:	d1c0      	bne.n	800081e <__aeabi_ddiv+0x82>
 800089c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a0:	d10b      	bne.n	80008ba <__aeabi_ddiv+0x11e>
 80008a2:	ea41 0100 	orr.w	r1, r1, r0
 80008a6:	f04f 0000 	mov.w	r0, #0
 80008aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ae:	e7b6      	b.n	800081e <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b4:	bf04      	itt	eq
 80008b6:	4301      	orreq	r1, r0
 80008b8:	2000      	moveq	r0, #0
 80008ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008be:	bf88      	it	hi
 80008c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008c4:	f63f aeaf 	bhi.w	8000626 <__aeabi_dmul+0xde>
 80008c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008cc:	bf04      	itt	eq
 80008ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008d6:	f150 0000 	adcs.w	r0, r0, #0
 80008da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008de:	bd70      	pop	{r4, r5, r6, pc}
 80008e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ec:	bfc2      	ittt	gt
 80008ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	popgt	{r4, r5, r6, pc}
 80008f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008fc:	f04f 0e00 	mov.w	lr, #0
 8000900:	3c01      	subs	r4, #1
 8000902:	e690      	b.n	8000626 <__aeabi_dmul+0xde>
 8000904:	ea45 0e06 	orr.w	lr, r5, r6
 8000908:	e68d      	b.n	8000626 <__aeabi_dmul+0xde>
 800090a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	bf08      	it	eq
 8000914:	ea95 0f0c 	teqeq	r5, ip
 8000918:	f43f af3b 	beq.w	8000792 <__aeabi_dmul+0x24a>
 800091c:	ea94 0f0c 	teq	r4, ip
 8000920:	d10a      	bne.n	8000938 <__aeabi_ddiv+0x19c>
 8000922:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000926:	f47f af34 	bne.w	8000792 <__aeabi_dmul+0x24a>
 800092a:	ea95 0f0c 	teq	r5, ip
 800092e:	f47f af25 	bne.w	800077c <__aeabi_dmul+0x234>
 8000932:	4610      	mov	r0, r2
 8000934:	4619      	mov	r1, r3
 8000936:	e72c      	b.n	8000792 <__aeabi_dmul+0x24a>
 8000938:	ea95 0f0c 	teq	r5, ip
 800093c:	d106      	bne.n	800094c <__aeabi_ddiv+0x1b0>
 800093e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000942:	f43f aefd 	beq.w	8000740 <__aeabi_dmul+0x1f8>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e722      	b.n	8000792 <__aeabi_dmul+0x24a>
 800094c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000956:	f47f aec5 	bne.w	80006e4 <__aeabi_dmul+0x19c>
 800095a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800095e:	f47f af0d 	bne.w	800077c <__aeabi_dmul+0x234>
 8000962:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000966:	f47f aeeb 	bne.w	8000740 <__aeabi_dmul+0x1f8>
 800096a:	e712      	b.n	8000792 <__aeabi_dmul+0x24a>

0800096c <__gedf2>:
 800096c:	f04f 3cff 	mov.w	ip, #4294967295
 8000970:	e006      	b.n	8000980 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__ledf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	e002      	b.n	8000980 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__cmpdf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000984:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000990:	bf18      	it	ne
 8000992:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000996:	d01b      	beq.n	80009d0 <__cmpdf2+0x54>
 8000998:	b001      	add	sp, #4
 800099a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800099e:	bf0c      	ite	eq
 80009a0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009a4:	ea91 0f03 	teqne	r1, r3
 80009a8:	bf02      	ittt	eq
 80009aa:	ea90 0f02 	teqeq	r0, r2
 80009ae:	2000      	moveq	r0, #0
 80009b0:	4770      	bxeq	lr
 80009b2:	f110 0f00 	cmn.w	r0, #0
 80009b6:	ea91 0f03 	teq	r1, r3
 80009ba:	bf58      	it	pl
 80009bc:	4299      	cmppl	r1, r3
 80009be:	bf08      	it	eq
 80009c0:	4290      	cmpeq	r0, r2
 80009c2:	bf2c      	ite	cs
 80009c4:	17d8      	asrcs	r0, r3, #31
 80009c6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ca:	f040 0001 	orr.w	r0, r0, #1
 80009ce:	4770      	bx	lr
 80009d0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d8:	d102      	bne.n	80009e0 <__cmpdf2+0x64>
 80009da:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009de:	d107      	bne.n	80009f0 <__cmpdf2+0x74>
 80009e0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e8:	d1d6      	bne.n	8000998 <__cmpdf2+0x1c>
 80009ea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ee:	d0d3      	beq.n	8000998 <__cmpdf2+0x1c>
 80009f0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop

080009f8 <__aeabi_cdrcmple>:
 80009f8:	4684      	mov	ip, r0
 80009fa:	4610      	mov	r0, r2
 80009fc:	4662      	mov	r2, ip
 80009fe:	468c      	mov	ip, r1
 8000a00:	4619      	mov	r1, r3
 8000a02:	4663      	mov	r3, ip
 8000a04:	e000      	b.n	8000a08 <__aeabi_cdcmpeq>
 8000a06:	bf00      	nop

08000a08 <__aeabi_cdcmpeq>:
 8000a08:	b501      	push	{r0, lr}
 8000a0a:	f7ff ffb7 	bl	800097c <__cmpdf2>
 8000a0e:	2800      	cmp	r0, #0
 8000a10:	bf48      	it	mi
 8000a12:	f110 0f00 	cmnmi.w	r0, #0
 8000a16:	bd01      	pop	{r0, pc}

08000a18 <__aeabi_dcmpeq>:
 8000a18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a1c:	f7ff fff4 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a20:	bf0c      	ite	eq
 8000a22:	2001      	moveq	r0, #1
 8000a24:	2000      	movne	r0, #0
 8000a26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2a:	bf00      	nop

08000a2c <__aeabi_dcmplt>:
 8000a2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a30:	f7ff ffea 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a34:	bf34      	ite	cc
 8000a36:	2001      	movcc	r0, #1
 8000a38:	2000      	movcs	r0, #0
 8000a3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3e:	bf00      	nop

08000a40 <__aeabi_dcmple>:
 8000a40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a44:	f7ff ffe0 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a48:	bf94      	ite	ls
 8000a4a:	2001      	movls	r0, #1
 8000a4c:	2000      	movhi	r0, #0
 8000a4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a52:	bf00      	nop

08000a54 <__aeabi_dcmpge>:
 8000a54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a58:	f7ff ffce 	bl	80009f8 <__aeabi_cdrcmple>
 8000a5c:	bf94      	ite	ls
 8000a5e:	2001      	movls	r0, #1
 8000a60:	2000      	movhi	r0, #0
 8000a62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a66:	bf00      	nop

08000a68 <__aeabi_dcmpgt>:
 8000a68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a6c:	f7ff ffc4 	bl	80009f8 <__aeabi_cdrcmple>
 8000a70:	bf34      	ite	cc
 8000a72:	2001      	movcc	r0, #1
 8000a74:	2000      	movcs	r0, #0
 8000a76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7a:	bf00      	nop

08000a7c <__aeabi_dcmpun>:
 8000a7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a84:	d102      	bne.n	8000a8c <__aeabi_dcmpun+0x10>
 8000a86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8a:	d10a      	bne.n	8000aa2 <__aeabi_dcmpun+0x26>
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a94:	d102      	bne.n	8000a9c <__aeabi_dcmpun+0x20>
 8000a96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9a:	d102      	bne.n	8000aa2 <__aeabi_dcmpun+0x26>
 8000a9c:	f04f 0000 	mov.w	r0, #0
 8000aa0:	4770      	bx	lr
 8000aa2:	f04f 0001 	mov.w	r0, #1
 8000aa6:	4770      	bx	lr

08000aa8 <__aeabi_d2f>:
 8000aa8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ab0:	bf24      	itt	cs
 8000ab2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ab6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000aba:	d90d      	bls.n	8000ad8 <__aeabi_d2f+0x30>
 8000abc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ac0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ac4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ac8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000acc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ad0:	bf08      	it	eq
 8000ad2:	f020 0001 	biceq.w	r0, r0, #1
 8000ad6:	4770      	bx	lr
 8000ad8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000adc:	d121      	bne.n	8000b22 <__aeabi_d2f+0x7a>
 8000ade:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ae2:	bfbc      	itt	lt
 8000ae4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ae8:	4770      	bxlt	lr
 8000aea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000aee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000af2:	f1c2 0218 	rsb	r2, r2, #24
 8000af6:	f1c2 0c20 	rsb	ip, r2, #32
 8000afa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000afe:	fa20 f002 	lsr.w	r0, r0, r2
 8000b02:	bf18      	it	ne
 8000b04:	f040 0001 	orrne.w	r0, r0, #1
 8000b08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b14:	ea40 000c 	orr.w	r0, r0, ip
 8000b18:	fa23 f302 	lsr.w	r3, r3, r2
 8000b1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b20:	e7cc      	b.n	8000abc <__aeabi_d2f+0x14>
 8000b22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b26:	d107      	bne.n	8000b38 <__aeabi_d2f+0x90>
 8000b28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b2c:	bf1e      	ittt	ne
 8000b2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b36:	4770      	bxne	lr
 8000b38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b44:	4770      	bx	lr
 8000b46:	bf00      	nop

08000b48 <MadgwickAHRSupdate>:
// Functions

//---------------------------------------------------------------------------------------------------
// AHRS algorithm update

void MadgwickAHRSupdate(float gx, float gy, float gz, float ax, float ay, float az, float mx, float my, float mz) {
 8000b48:	b590      	push	{r4, r7, lr}
 8000b4a:	b0af      	sub	sp, #188	; 0xbc
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
 8000b52:	edc7 0a08 	vstr	s1, [r7, #32]
 8000b56:	ed87 1a07 	vstr	s2, [r7, #28]
 8000b5a:	edc7 1a06 	vstr	s3, [r7, #24]
 8000b5e:	ed87 2a05 	vstr	s4, [r7, #20]
 8000b62:	edc7 2a04 	vstr	s5, [r7, #16]
 8000b66:	ed87 3a03 	vstr	s6, [r7, #12]
 8000b6a:	edc7 3a02 	vstr	s7, [r7, #8]
 8000b6e:	ed87 4a01 	vstr	s8, [r7, #4]
	float qDot1, qDot2, qDot3, qDot4;
	float hx, hy;
	float _2q0mx, _2q0my, _2q0mz, _2q1mx, _2bx, _2bz, _4bx, _4bz, _2q0, _2q1, _2q2, _2q3, _2q0q2, _2q2q3, q0q0, q0q1, q0q2, q0q3, q1q1, q1q2, q1q3, q2q2, q2q3, q3q3;

	// Use IMU algorithm if magnetometer measurement invalid (avoids NaN in magnetometer normalisation)
	if((mx == 0.0f) && (my == 0.0f) && (mz == 0.0f)) {
 8000b72:	edd7 7a03 	vldr	s15, [r7, #12]
 8000b76:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000b7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b7e:	d11d      	bne.n	8000bbc <MadgwickAHRSupdate+0x74>
 8000b80:	edd7 7a02 	vldr	s15, [r7, #8]
 8000b84:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000b88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b8c:	d116      	bne.n	8000bbc <MadgwickAHRSupdate+0x74>
 8000b8e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000b92:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000b96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b9a:	d10f      	bne.n	8000bbc <MadgwickAHRSupdate+0x74>
		MadgwickAHRSupdateIMU(gx, gy, gz, ax, ay, az);
 8000b9c:	edd7 2a04 	vldr	s5, [r7, #16]
 8000ba0:	ed97 2a05 	vldr	s4, [r7, #20]
 8000ba4:	edd7 1a06 	vldr	s3, [r7, #24]
 8000ba8:	ed97 1a07 	vldr	s2, [r7, #28]
 8000bac:	edd7 0a08 	vldr	s1, [r7, #32]
 8000bb0:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 8000bb4:	f000 fef4 	bl	80019a0 <MadgwickAHRSupdateIMU>
		return;
 8000bb8:	f000 bee2 	b.w	8001980 <MadgwickAHRSupdate+0xe38>
	}

	// Rate of change of quaternion from gyroscope
	qDot1 = 0.5f * ((-q1 * gx) - (q2 * gy) - (q3 * gz));
 8000bbc:	4be6      	ldr	r3, [pc, #920]	; (8000f58 <MadgwickAHRSupdate+0x410>)
 8000bbe:	edd3 7a00 	vldr	s15, [r3]
 8000bc2:	eeb1 7a67 	vneg.f32	s14, s15
 8000bc6:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8000bca:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000bce:	4be3      	ldr	r3, [pc, #908]	; (8000f5c <MadgwickAHRSupdate+0x414>)
 8000bd0:	edd3 6a00 	vldr	s13, [r3]
 8000bd4:	edd7 7a08 	vldr	s15, [r7, #32]
 8000bd8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000bdc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000be0:	4bdf      	ldr	r3, [pc, #892]	; (8000f60 <MadgwickAHRSupdate+0x418>)
 8000be2:	edd3 6a00 	vldr	s13, [r3]
 8000be6:	edd7 7a07 	vldr	s15, [r7, #28]
 8000bea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000bee:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000bf2:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8000bf6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000bfa:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 8000bfe:	4bd9      	ldr	r3, [pc, #868]	; (8000f64 <MadgwickAHRSupdate+0x41c>)
 8000c00:	ed93 7a00 	vldr	s14, [r3]
 8000c04:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8000c08:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000c0c:	4bd3      	ldr	r3, [pc, #844]	; (8000f5c <MadgwickAHRSupdate+0x414>)
 8000c0e:	edd3 6a00 	vldr	s13, [r3]
 8000c12:	edd7 7a07 	vldr	s15, [r7, #28]
 8000c16:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000c1a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000c1e:	4bd0      	ldr	r3, [pc, #832]	; (8000f60 <MadgwickAHRSupdate+0x418>)
 8000c20:	edd3 6a00 	vldr	s13, [r3]
 8000c24:	edd7 7a08 	vldr	s15, [r7, #32]
 8000c28:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000c2c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000c30:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8000c34:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000c38:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 8000c3c:	4bc9      	ldr	r3, [pc, #804]	; (8000f64 <MadgwickAHRSupdate+0x41c>)
 8000c3e:	ed93 7a00 	vldr	s14, [r3]
 8000c42:	edd7 7a08 	vldr	s15, [r7, #32]
 8000c46:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000c4a:	4bc3      	ldr	r3, [pc, #780]	; (8000f58 <MadgwickAHRSupdate+0x410>)
 8000c4c:	edd3 6a00 	vldr	s13, [r3]
 8000c50:	edd7 7a07 	vldr	s15, [r7, #28]
 8000c54:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000c58:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000c5c:	4bc0      	ldr	r3, [pc, #768]	; (8000f60 <MadgwickAHRSupdate+0x418>)
 8000c5e:	edd3 6a00 	vldr	s13, [r3]
 8000c62:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8000c66:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000c6a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c6e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8000c72:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000c76:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 8000c7a:	4bba      	ldr	r3, [pc, #744]	; (8000f64 <MadgwickAHRSupdate+0x41c>)
 8000c7c:	ed93 7a00 	vldr	s14, [r3]
 8000c80:	edd7 7a07 	vldr	s15, [r7, #28]
 8000c84:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000c88:	4bb3      	ldr	r3, [pc, #716]	; (8000f58 <MadgwickAHRSupdate+0x410>)
 8000c8a:	edd3 6a00 	vldr	s13, [r3]
 8000c8e:	edd7 7a08 	vldr	s15, [r7, #32]
 8000c92:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000c96:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000c9a:	4bb0      	ldr	r3, [pc, #704]	; (8000f5c <MadgwickAHRSupdate+0x414>)
 8000c9c:	edd3 6a00 	vldr	s13, [r3]
 8000ca0:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8000ca4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000ca8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000cac:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8000cb0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000cb4:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8

	// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 8000cb8:	edd7 7a06 	vldr	s15, [r7, #24]
 8000cbc:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000cc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000cc4:	d10e      	bne.n	8000ce4 <MadgwickAHRSupdate+0x19c>
 8000cc6:	edd7 7a05 	vldr	s15, [r7, #20]
 8000cca:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000cce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000cd2:	d107      	bne.n	8000ce4 <MadgwickAHRSupdate+0x19c>
 8000cd4:	edd7 7a04 	vldr	s15, [r7, #16]
 8000cd8:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000cdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ce0:	f000 85c2 	beq.w	8001868 <MadgwickAHRSupdate+0xd20>

		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 8000ce4:	ed97 7a06 	vldr	s14, [r7, #24]
 8000ce8:	edd7 7a06 	vldr	s15, [r7, #24]
 8000cec:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000cf0:	edd7 6a05 	vldr	s13, [r7, #20]
 8000cf4:	edd7 7a05 	vldr	s15, [r7, #20]
 8000cf8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000cfc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000d00:	edd7 6a04 	vldr	s13, [r7, #16]
 8000d04:	edd7 7a04 	vldr	s15, [r7, #16]
 8000d08:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000d0c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d10:	eeb0 0a67 	vmov.f32	s0, s15
 8000d14:	f001 f976 	bl	8002004 <invSqrt>
 8000d18:	ed87 0a29 	vstr	s0, [r7, #164]	; 0xa4
		ax *= recipNorm;
 8000d1c:	ed97 7a06 	vldr	s14, [r7, #24]
 8000d20:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8000d24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d28:	edc7 7a06 	vstr	s15, [r7, #24]
		ay *= recipNorm;
 8000d2c:	ed97 7a05 	vldr	s14, [r7, #20]
 8000d30:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8000d34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d38:	edc7 7a05 	vstr	s15, [r7, #20]
		az *= recipNorm;
 8000d3c:	ed97 7a04 	vldr	s14, [r7, #16]
 8000d40:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8000d44:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d48:	edc7 7a04 	vstr	s15, [r7, #16]

		// Normalise magnetometer measurement
		recipNorm = invSqrt(mx * mx + my * my + mz * mz);
 8000d4c:	ed97 7a03 	vldr	s14, [r7, #12]
 8000d50:	edd7 7a03 	vldr	s15, [r7, #12]
 8000d54:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000d58:	edd7 6a02 	vldr	s13, [r7, #8]
 8000d5c:	edd7 7a02 	vldr	s15, [r7, #8]
 8000d60:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000d64:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000d68:	edd7 6a01 	vldr	s13, [r7, #4]
 8000d6c:	edd7 7a01 	vldr	s15, [r7, #4]
 8000d70:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000d74:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d78:	eeb0 0a67 	vmov.f32	s0, s15
 8000d7c:	f001 f942 	bl	8002004 <invSqrt>
 8000d80:	ed87 0a29 	vstr	s0, [r7, #164]	; 0xa4
		mx *= recipNorm;
 8000d84:	ed97 7a03 	vldr	s14, [r7, #12]
 8000d88:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8000d8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d90:	edc7 7a03 	vstr	s15, [r7, #12]
		my *= recipNorm;
 8000d94:	ed97 7a02 	vldr	s14, [r7, #8]
 8000d98:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8000d9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000da0:	edc7 7a02 	vstr	s15, [r7, #8]
		mz *= recipNorm;
 8000da4:	ed97 7a01 	vldr	s14, [r7, #4]
 8000da8:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8000dac:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000db0:	edc7 7a01 	vstr	s15, [r7, #4]

		// Auxiliary variables to avoid repeated arithmetic
		_2q0mx = 2.0f * q0 * mx;
 8000db4:	4b6b      	ldr	r3, [pc, #428]	; (8000f64 <MadgwickAHRSupdate+0x41c>)
 8000db6:	edd3 7a00 	vldr	s15, [r3]
 8000dba:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8000dbe:	edd7 7a03 	vldr	s15, [r7, #12]
 8000dc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000dc6:	edc7 7a28 	vstr	s15, [r7, #160]	; 0xa0
		_2q0my = 2.0f * q0 * my;
 8000dca:	4b66      	ldr	r3, [pc, #408]	; (8000f64 <MadgwickAHRSupdate+0x41c>)
 8000dcc:	edd3 7a00 	vldr	s15, [r3]
 8000dd0:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8000dd4:	edd7 7a02 	vldr	s15, [r7, #8]
 8000dd8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ddc:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
		_2q0mz = 2.0f * q0 * mz;
 8000de0:	4b60      	ldr	r3, [pc, #384]	; (8000f64 <MadgwickAHRSupdate+0x41c>)
 8000de2:	edd3 7a00 	vldr	s15, [r3]
 8000de6:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8000dea:	edd7 7a01 	vldr	s15, [r7, #4]
 8000dee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000df2:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
		_2q1mx = 2.0f * q1 * mx;
 8000df6:	4b58      	ldr	r3, [pc, #352]	; (8000f58 <MadgwickAHRSupdate+0x410>)
 8000df8:	edd3 7a00 	vldr	s15, [r3]
 8000dfc:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8000e00:	edd7 7a03 	vldr	s15, [r7, #12]
 8000e04:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e08:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
		_2q0 = 2.0f * q0;
 8000e0c:	4b55      	ldr	r3, [pc, #340]	; (8000f64 <MadgwickAHRSupdate+0x41c>)
 8000e0e:	edd3 7a00 	vldr	s15, [r3]
 8000e12:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000e16:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
		_2q1 = 2.0f * q1;
 8000e1a:	4b4f      	ldr	r3, [pc, #316]	; (8000f58 <MadgwickAHRSupdate+0x410>)
 8000e1c:	edd3 7a00 	vldr	s15, [r3]
 8000e20:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000e24:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
		_2q2 = 2.0f * q2;
 8000e28:	4b4c      	ldr	r3, [pc, #304]	; (8000f5c <MadgwickAHRSupdate+0x414>)
 8000e2a:	edd3 7a00 	vldr	s15, [r3]
 8000e2e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000e32:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
		_2q3 = 2.0f * q3;
 8000e36:	4b4a      	ldr	r3, [pc, #296]	; (8000f60 <MadgwickAHRSupdate+0x418>)
 8000e38:	edd3 7a00 	vldr	s15, [r3]
 8000e3c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000e40:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
		_2q0q2 = 2.0f * q0 * q2;
 8000e44:	4b47      	ldr	r3, [pc, #284]	; (8000f64 <MadgwickAHRSupdate+0x41c>)
 8000e46:	edd3 7a00 	vldr	s15, [r3]
 8000e4a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8000e4e:	4b43      	ldr	r3, [pc, #268]	; (8000f5c <MadgwickAHRSupdate+0x414>)
 8000e50:	edd3 7a00 	vldr	s15, [r3]
 8000e54:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e58:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
		_2q2q3 = 2.0f * q2 * q3;
 8000e5c:	4b3f      	ldr	r3, [pc, #252]	; (8000f5c <MadgwickAHRSupdate+0x414>)
 8000e5e:	edd3 7a00 	vldr	s15, [r3]
 8000e62:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8000e66:	4b3e      	ldr	r3, [pc, #248]	; (8000f60 <MadgwickAHRSupdate+0x418>)
 8000e68:	edd3 7a00 	vldr	s15, [r3]
 8000e6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e70:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
		q0q0 = q0 * q0;
 8000e74:	4b3b      	ldr	r3, [pc, #236]	; (8000f64 <MadgwickAHRSupdate+0x41c>)
 8000e76:	ed93 7a00 	vldr	s14, [r3]
 8000e7a:	4b3a      	ldr	r3, [pc, #232]	; (8000f64 <MadgwickAHRSupdate+0x41c>)
 8000e7c:	edd3 7a00 	vldr	s15, [r3]
 8000e80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e84:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
		q0q1 = q0 * q1;
 8000e88:	4b36      	ldr	r3, [pc, #216]	; (8000f64 <MadgwickAHRSupdate+0x41c>)
 8000e8a:	ed93 7a00 	vldr	s14, [r3]
 8000e8e:	4b32      	ldr	r3, [pc, #200]	; (8000f58 <MadgwickAHRSupdate+0x410>)
 8000e90:	edd3 7a00 	vldr	s15, [r3]
 8000e94:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e98:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
		q0q2 = q0 * q2;
 8000e9c:	4b31      	ldr	r3, [pc, #196]	; (8000f64 <MadgwickAHRSupdate+0x41c>)
 8000e9e:	ed93 7a00 	vldr	s14, [r3]
 8000ea2:	4b2e      	ldr	r3, [pc, #184]	; (8000f5c <MadgwickAHRSupdate+0x414>)
 8000ea4:	edd3 7a00 	vldr	s15, [r3]
 8000ea8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000eac:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
		q0q3 = q0 * q3;
 8000eb0:	4b2c      	ldr	r3, [pc, #176]	; (8000f64 <MadgwickAHRSupdate+0x41c>)
 8000eb2:	ed93 7a00 	vldr	s14, [r3]
 8000eb6:	4b2a      	ldr	r3, [pc, #168]	; (8000f60 <MadgwickAHRSupdate+0x418>)
 8000eb8:	edd3 7a00 	vldr	s15, [r3]
 8000ebc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ec0:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
		q1q1 = q1 * q1;
 8000ec4:	4b24      	ldr	r3, [pc, #144]	; (8000f58 <MadgwickAHRSupdate+0x410>)
 8000ec6:	ed93 7a00 	vldr	s14, [r3]
 8000eca:	4b23      	ldr	r3, [pc, #140]	; (8000f58 <MadgwickAHRSupdate+0x410>)
 8000ecc:	edd3 7a00 	vldr	s15, [r3]
 8000ed0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ed4:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
		q1q2 = q1 * q2;
 8000ed8:	4b1f      	ldr	r3, [pc, #124]	; (8000f58 <MadgwickAHRSupdate+0x410>)
 8000eda:	ed93 7a00 	vldr	s14, [r3]
 8000ede:	4b1f      	ldr	r3, [pc, #124]	; (8000f5c <MadgwickAHRSupdate+0x414>)
 8000ee0:	edd3 7a00 	vldr	s15, [r3]
 8000ee4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ee8:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
		q1q3 = q1 * q3;
 8000eec:	4b1a      	ldr	r3, [pc, #104]	; (8000f58 <MadgwickAHRSupdate+0x410>)
 8000eee:	ed93 7a00 	vldr	s14, [r3]
 8000ef2:	4b1b      	ldr	r3, [pc, #108]	; (8000f60 <MadgwickAHRSupdate+0x418>)
 8000ef4:	edd3 7a00 	vldr	s15, [r3]
 8000ef8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000efc:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
		q2q2 = q2 * q2;
 8000f00:	4b16      	ldr	r3, [pc, #88]	; (8000f5c <MadgwickAHRSupdate+0x414>)
 8000f02:	ed93 7a00 	vldr	s14, [r3]
 8000f06:	4b15      	ldr	r3, [pc, #84]	; (8000f5c <MadgwickAHRSupdate+0x414>)
 8000f08:	edd3 7a00 	vldr	s15, [r3]
 8000f0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f10:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
		q2q3 = q2 * q3;
 8000f14:	4b11      	ldr	r3, [pc, #68]	; (8000f5c <MadgwickAHRSupdate+0x414>)
 8000f16:	ed93 7a00 	vldr	s14, [r3]
 8000f1a:	4b11      	ldr	r3, [pc, #68]	; (8000f60 <MadgwickAHRSupdate+0x418>)
 8000f1c:	edd3 7a00 	vldr	s15, [r3]
 8000f20:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f24:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
		q3q3 = q3 * q3;
 8000f28:	4b0d      	ldr	r3, [pc, #52]	; (8000f60 <MadgwickAHRSupdate+0x418>)
 8000f2a:	ed93 7a00 	vldr	s14, [r3]
 8000f2e:	4b0c      	ldr	r3, [pc, #48]	; (8000f60 <MadgwickAHRSupdate+0x418>)
 8000f30:	edd3 7a00 	vldr	s15, [r3]
 8000f34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f38:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54

		// Reference direction of Earth's magnetic field
		hx = mx * q0q0 - _2q0my * q3 + _2q0mz * q2 + mx * q1q1 + _2q1 * my * q2 + _2q1 * mz * q3 - mx * q2q2 - mx * q3q3;
 8000f3c:	ed97 7a03 	vldr	s14, [r7, #12]
 8000f40:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8000f44:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000f48:	4b05      	ldr	r3, [pc, #20]	; (8000f60 <MadgwickAHRSupdate+0x418>)
 8000f4a:	edd3 6a00 	vldr	s13, [r3]
 8000f4e:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8000f52:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000f56:	e007      	b.n	8000f68 <MadgwickAHRSupdate+0x420>
 8000f58:	200000d4 	.word	0x200000d4
 8000f5c:	200000d8 	.word	0x200000d8
 8000f60:	200000dc 	.word	0x200000dc
 8000f64:	20000004 	.word	0x20000004
 8000f68:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000f6c:	4bf4      	ldr	r3, [pc, #976]	; (8001340 <MadgwickAHRSupdate+0x7f8>)
 8000f6e:	edd3 6a00 	vldr	s13, [r3]
 8000f72:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8000f76:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000f7a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000f7e:	edd7 6a03 	vldr	s13, [r7, #12]
 8000f82:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8000f86:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000f8a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000f8e:	edd7 6a23 	vldr	s13, [r7, #140]	; 0x8c
 8000f92:	edd7 7a02 	vldr	s15, [r7, #8]
 8000f96:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000f9a:	4be9      	ldr	r3, [pc, #932]	; (8001340 <MadgwickAHRSupdate+0x7f8>)
 8000f9c:	edd3 7a00 	vldr	s15, [r3]
 8000fa0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000fa4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000fa8:	edd7 6a23 	vldr	s13, [r7, #140]	; 0x8c
 8000fac:	edd7 7a01 	vldr	s15, [r7, #4]
 8000fb0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000fb4:	4be3      	ldr	r3, [pc, #908]	; (8001344 <MadgwickAHRSupdate+0x7fc>)
 8000fb6:	edd3 7a00 	vldr	s15, [r3]
 8000fba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000fbe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000fc2:	edd7 6a03 	vldr	s13, [r7, #12]
 8000fc6:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8000fca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000fce:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000fd2:	edd7 6a03 	vldr	s13, [r7, #12]
 8000fd6:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8000fda:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000fde:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000fe2:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
		hy = _2q0mx * q3 + my * q0q0 - _2q0mz * q1 + _2q1mx * q2 - my * q1q1 + my * q2q2 + _2q2 * mz * q3 - my * q3q3;
 8000fe6:	4bd7      	ldr	r3, [pc, #860]	; (8001344 <MadgwickAHRSupdate+0x7fc>)
 8000fe8:	ed93 7a00 	vldr	s14, [r3]
 8000fec:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8000ff0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000ff4:	edd7 6a02 	vldr	s13, [r7, #8]
 8000ff8:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8000ffc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001000:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001004:	4bd0      	ldr	r3, [pc, #832]	; (8001348 <MadgwickAHRSupdate+0x800>)
 8001006:	edd3 6a00 	vldr	s13, [r3]
 800100a:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 800100e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001012:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001016:	4bca      	ldr	r3, [pc, #808]	; (8001340 <MadgwickAHRSupdate+0x7f8>)
 8001018:	edd3 6a00 	vldr	s13, [r3]
 800101c:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8001020:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001024:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001028:	edd7 6a02 	vldr	s13, [r7, #8]
 800102c:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001030:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001034:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001038:	edd7 6a02 	vldr	s13, [r7, #8]
 800103c:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001040:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001044:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001048:	edd7 6a22 	vldr	s13, [r7, #136]	; 0x88
 800104c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001050:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001054:	4bbb      	ldr	r3, [pc, #748]	; (8001344 <MadgwickAHRSupdate+0x7fc>)
 8001056:	edd3 7a00 	vldr	s15, [r3]
 800105a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800105e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001062:	edd7 6a02 	vldr	s13, [r7, #8]
 8001066:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 800106a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800106e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001072:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
		_2bx = sqrt(hx * hx + hy * hy);
 8001076:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 800107a:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 800107e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001082:	edd7 6a13 	vldr	s13, [r7, #76]	; 0x4c
 8001086:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800108a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800108e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001092:	ee17 0a90 	vmov	r0, s15
 8001096:	f7ff fa03 	bl	80004a0 <__aeabi_f2d>
 800109a:	4603      	mov	r3, r0
 800109c:	460c      	mov	r4, r1
 800109e:	ec44 3b10 	vmov	d0, r3, r4
 80010a2:	f009 fd3f 	bl	800ab24 <sqrt>
 80010a6:	ec54 3b10 	vmov	r3, r4, d0
 80010aa:	4618      	mov	r0, r3
 80010ac:	4621      	mov	r1, r4
 80010ae:	f7ff fcfb 	bl	8000aa8 <__aeabi_d2f>
 80010b2:	4603      	mov	r3, r0
 80010b4:	64bb      	str	r3, [r7, #72]	; 0x48
		_2bz = -_2q0mx * q2 + _2q0my * q1 + mz * q0q0 + _2q1mx * q3 - mz * q1q1 + _2q2 * my * q3 - mz * q2q2 + mz * q3q3;
 80010b6:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 80010ba:	eeb1 7a67 	vneg.f32	s14, s15
 80010be:	4ba0      	ldr	r3, [pc, #640]	; (8001340 <MadgwickAHRSupdate+0x7f8>)
 80010c0:	edd3 7a00 	vldr	s15, [r3]
 80010c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010c8:	4b9f      	ldr	r3, [pc, #636]	; (8001348 <MadgwickAHRSupdate+0x800>)
 80010ca:	edd3 6a00 	vldr	s13, [r3]
 80010ce:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 80010d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010d6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80010da:	edd7 6a01 	vldr	s13, [r7, #4]
 80010de:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 80010e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010e6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80010ea:	4b96      	ldr	r3, [pc, #600]	; (8001344 <MadgwickAHRSupdate+0x7fc>)
 80010ec:	edd3 6a00 	vldr	s13, [r3]
 80010f0:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 80010f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010f8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80010fc:	edd7 6a01 	vldr	s13, [r7, #4]
 8001100:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001104:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001108:	ee37 7a67 	vsub.f32	s14, s14, s15
 800110c:	edd7 6a22 	vldr	s13, [r7, #136]	; 0x88
 8001110:	edd7 7a02 	vldr	s15, [r7, #8]
 8001114:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001118:	4b8a      	ldr	r3, [pc, #552]	; (8001344 <MadgwickAHRSupdate+0x7fc>)
 800111a:	edd3 7a00 	vldr	s15, [r3]
 800111e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001122:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001126:	edd7 6a01 	vldr	s13, [r7, #4]
 800112a:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800112e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001132:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001136:	edd7 6a01 	vldr	s13, [r7, #4]
 800113a:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 800113e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001142:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001146:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
		_4bx = 2.0f * _2bx;
 800114a:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800114e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001152:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
		_4bz = 2.0f * _2bz;
 8001156:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800115a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800115e:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

		// Gradient decent algorithm corrective step
		s0 = -_2q2 * (2.0f * q1q3 - _2q0q2 - ax) + _2q1 * (2.0f * q0q1 + _2q2q3 - ay) - _2bz * q2 * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (-_2bx * q3 + _2bz * q1) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + _2bx * q2 * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8001162:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8001166:	eeb1 7a67 	vneg.f32	s14, s15
 800116a:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 800116e:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001172:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8001176:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800117a:	edd7 7a06 	vldr	s15, [r7, #24]
 800117e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001182:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001186:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 800118a:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800118e:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8001192:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001196:	edd7 7a05 	vldr	s15, [r7, #20]
 800119a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800119e:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 80011a2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011a6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80011aa:	4b65      	ldr	r3, [pc, #404]	; (8001340 <MadgwickAHRSupdate+0x7f8>)
 80011ac:	edd3 6a00 	vldr	s13, [r3]
 80011b0:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80011b4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80011b8:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 80011bc:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80011c0:	ee36 6a67 	vsub.f32	s12, s12, s15
 80011c4:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80011c8:	ee36 6a67 	vsub.f32	s12, s12, s15
 80011cc:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80011d0:	ee26 6a27 	vmul.f32	s12, s12, s15
 80011d4:	edd7 5a18 	vldr	s11, [r7, #96]	; 0x60
 80011d8:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 80011dc:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80011e0:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80011e4:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80011e8:	ee36 6a27 	vadd.f32	s12, s12, s15
 80011ec:	edd7 7a03 	vldr	s15, [r7, #12]
 80011f0:	ee76 7a67 	vsub.f32	s15, s12, s15
 80011f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011f8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80011fc:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001200:	eef1 6a67 	vneg.f32	s13, s15
 8001204:	4b4f      	ldr	r3, [pc, #316]	; (8001344 <MadgwickAHRSupdate+0x7fc>)
 8001206:	edd3 7a00 	vldr	s15, [r3]
 800120a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800120e:	4b4e      	ldr	r3, [pc, #312]	; (8001348 <MadgwickAHRSupdate+0x800>)
 8001210:	ed93 6a00 	vldr	s12, [r3]
 8001214:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001218:	ee66 7a27 	vmul.f32	s15, s12, s15
 800121c:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001220:	ed97 6a19 	vldr	s12, [r7, #100]	; 0x64
 8001224:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8001228:	ee36 6a67 	vsub.f32	s12, s12, s15
 800122c:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001230:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001234:	edd7 5a1d 	vldr	s11, [r7, #116]	; 0x74
 8001238:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 800123c:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8001240:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001244:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001248:	ee36 6a27 	vadd.f32	s12, s12, s15
 800124c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001250:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001254:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001258:	ee37 7a27 	vadd.f32	s14, s14, s15
 800125c:	4b38      	ldr	r3, [pc, #224]	; (8001340 <MadgwickAHRSupdate+0x7f8>)
 800125e:	edd3 6a00 	vldr	s13, [r3]
 8001262:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001266:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800126a:	ed97 6a1c 	vldr	s12, [r7, #112]	; 0x70
 800126e:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8001272:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001276:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800127a:	ee26 6a27 	vmul.f32	s12, s12, s15
 800127e:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8001282:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001286:	ee75 5ae7 	vsub.f32	s11, s11, s15
 800128a:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800128e:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001292:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001296:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800129a:	ee36 6a27 	vadd.f32	s12, s12, s15
 800129e:	edd7 7a01 	vldr	s15, [r7, #4]
 80012a2:	ee76 7a67 	vsub.f32	s15, s12, s15
 80012a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012ae:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
		s1 = _2q3 * (2.0f * q1q3 - _2q0q2 - ax) + _2q0 * (2.0f * q0q1 + _2q2q3 - ay) - 4.0f * q1 * (1 - 2.0f * q1q1 - 2.0f * q2q2 - az) + _2bz * q3 * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (_2bx * q2 + _2bz * q0) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + (_2bx * q3 - _4bz * q1) * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 80012b2:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 80012b6:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80012ba:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 80012be:	ee37 7a67 	vsub.f32	s14, s14, s15
 80012c2:	edd7 7a06 	vldr	s15, [r7, #24]
 80012c6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80012ca:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 80012ce:	ee27 7a27 	vmul.f32	s14, s14, s15
 80012d2:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 80012d6:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80012da:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 80012de:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80012e2:	edd7 7a05 	vldr	s15, [r7, #20]
 80012e6:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80012ea:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 80012ee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012f2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80012f6:	4b14      	ldr	r3, [pc, #80]	; (8001348 <MadgwickAHRSupdate+0x800>)
 80012f8:	edd3 7a00 	vldr	s15, [r3]
 80012fc:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8001300:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001304:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001308:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800130c:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8001310:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001314:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001318:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800131c:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001320:	edd7 7a04 	vldr	s15, [r7, #16]
 8001324:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001328:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800132c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001330:	4b04      	ldr	r3, [pc, #16]	; (8001344 <MadgwickAHRSupdate+0x7fc>)
 8001332:	edd3 6a00 	vldr	s13, [r3]
 8001336:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800133a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800133e:	e005      	b.n	800134c <MadgwickAHRSupdate+0x804>
 8001340:	200000d8 	.word	0x200000d8
 8001344:	200000dc 	.word	0x200000dc
 8001348:	200000d4 	.word	0x200000d4
 800134c:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8001350:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001354:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001358:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 800135c:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001360:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001364:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001368:	edd7 5a18 	vldr	s11, [r7, #96]	; 0x60
 800136c:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8001370:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001374:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001378:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800137c:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001380:	edd7 7a03 	vldr	s15, [r7, #12]
 8001384:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001388:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800138c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001390:	4bf6      	ldr	r3, [pc, #984]	; (800176c <MadgwickAHRSupdate+0xc24>)
 8001392:	edd3 6a00 	vldr	s13, [r3]
 8001396:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800139a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800139e:	4bf4      	ldr	r3, [pc, #976]	; (8001770 <MadgwickAHRSupdate+0xc28>)
 80013a0:	ed93 6a00 	vldr	s12, [r3]
 80013a4:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80013a8:	ee66 7a27 	vmul.f32	s15, s12, s15
 80013ac:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80013b0:	ed97 6a19 	vldr	s12, [r7, #100]	; 0x64
 80013b4:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 80013b8:	ee36 6a67 	vsub.f32	s12, s12, s15
 80013bc:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80013c0:	ee26 6a27 	vmul.f32	s12, s12, s15
 80013c4:	edd7 5a1d 	vldr	s11, [r7, #116]	; 0x74
 80013c8:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80013cc:	ee75 5aa7 	vadd.f32	s11, s11, s15
 80013d0:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80013d4:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80013d8:	ee36 6a27 	vadd.f32	s12, s12, s15
 80013dc:	edd7 7a02 	vldr	s15, [r7, #8]
 80013e0:	ee76 7a67 	vsub.f32	s15, s12, s15
 80013e4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013e8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80013ec:	4be1      	ldr	r3, [pc, #900]	; (8001774 <MadgwickAHRSupdate+0xc2c>)
 80013ee:	edd3 6a00 	vldr	s13, [r3]
 80013f2:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80013f6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80013fa:	4bdf      	ldr	r3, [pc, #892]	; (8001778 <MadgwickAHRSupdate+0xc30>)
 80013fc:	ed93 6a00 	vldr	s12, [r3]
 8001400:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001404:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001408:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800140c:	ed97 6a1c 	vldr	s12, [r7, #112]	; 0x70
 8001410:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8001414:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001418:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800141c:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001420:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8001424:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001428:	ee75 5ae7 	vsub.f32	s11, s11, s15
 800142c:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001430:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001434:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001438:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800143c:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001440:	edd7 7a01 	vldr	s15, [r7, #4]
 8001444:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001448:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800144c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001450:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
		s2 = -_2q0 * (2.0f * q1q3 - _2q0q2 - ax) + _2q3 * (2.0f * q0q1 + _2q2q3 - ay) - 4.0f * q2 * (1 - 2.0f * q1q1 - 2.0f * q2q2 - az) + (-_4bx * q2 - _2bz * q0) * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (_2bx * q1 + _2bz * q3) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + (_2bx * q0 - _4bz * q2) * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8001454:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 8001458:	eeb1 7a67 	vneg.f32	s14, s15
 800145c:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8001460:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001464:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8001468:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800146c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001470:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001474:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001478:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 800147c:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001480:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8001484:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001488:	edd7 7a05 	vldr	s15, [r7, #20]
 800148c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001490:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8001494:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001498:	ee37 7a27 	vadd.f32	s14, s14, s15
 800149c:	4bb3      	ldr	r3, [pc, #716]	; (800176c <MadgwickAHRSupdate+0xc24>)
 800149e:	edd3 7a00 	vldr	s15, [r3]
 80014a2:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 80014a6:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80014aa:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 80014ae:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80014b2:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 80014b6:	ee36 6a67 	vsub.f32	s12, s12, s15
 80014ba:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80014be:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80014c2:	ee36 6a67 	vsub.f32	s12, s12, s15
 80014c6:	edd7 7a04 	vldr	s15, [r7, #16]
 80014ca:	ee76 7a67 	vsub.f32	s15, s12, s15
 80014ce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014d2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80014d6:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 80014da:	eef1 6a67 	vneg.f32	s13, s15
 80014de:	4ba3      	ldr	r3, [pc, #652]	; (800176c <MadgwickAHRSupdate+0xc24>)
 80014e0:	edd3 7a00 	vldr	s15, [r3]
 80014e4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80014e8:	4ba1      	ldr	r3, [pc, #644]	; (8001770 <MadgwickAHRSupdate+0xc28>)
 80014ea:	ed93 6a00 	vldr	s12, [r3]
 80014ee:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80014f2:	ee66 7a27 	vmul.f32	s15, s12, s15
 80014f6:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80014fa:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 80014fe:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001502:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001506:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 800150a:	ee36 6a67 	vsub.f32	s12, s12, s15
 800150e:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001512:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001516:	edd7 5a18 	vldr	s11, [r7, #96]	; 0x60
 800151a:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 800151e:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001522:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001526:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800152a:	ee36 6a27 	vadd.f32	s12, s12, s15
 800152e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001532:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001536:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800153a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800153e:	4b8e      	ldr	r3, [pc, #568]	; (8001778 <MadgwickAHRSupdate+0xc30>)
 8001540:	edd3 6a00 	vldr	s13, [r3]
 8001544:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001548:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800154c:	4b89      	ldr	r3, [pc, #548]	; (8001774 <MadgwickAHRSupdate+0xc2c>)
 800154e:	ed93 6a00 	vldr	s12, [r3]
 8001552:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001556:	ee66 7a27 	vmul.f32	s15, s12, s15
 800155a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800155e:	ed97 6a19 	vldr	s12, [r7, #100]	; 0x64
 8001562:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8001566:	ee36 6a67 	vsub.f32	s12, s12, s15
 800156a:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800156e:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001572:	edd7 5a1d 	vldr	s11, [r7, #116]	; 0x74
 8001576:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 800157a:	ee75 5aa7 	vadd.f32	s11, s11, s15
 800157e:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001582:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001586:	ee36 6a27 	vadd.f32	s12, s12, s15
 800158a:	edd7 7a02 	vldr	s15, [r7, #8]
 800158e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001592:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001596:	ee37 7a27 	vadd.f32	s14, s14, s15
 800159a:	4b75      	ldr	r3, [pc, #468]	; (8001770 <MadgwickAHRSupdate+0xc28>)
 800159c:	edd3 6a00 	vldr	s13, [r3]
 80015a0:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80015a4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80015a8:	4b70      	ldr	r3, [pc, #448]	; (800176c <MadgwickAHRSupdate+0xc24>)
 80015aa:	ed93 6a00 	vldr	s12, [r3]
 80015ae:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80015b2:	ee66 7a27 	vmul.f32	s15, s12, s15
 80015b6:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80015ba:	ed97 6a1c 	vldr	s12, [r7, #112]	; 0x70
 80015be:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 80015c2:	ee36 6a27 	vadd.f32	s12, s12, s15
 80015c6:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80015ca:	ee26 6a27 	vmul.f32	s12, s12, s15
 80015ce:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 80015d2:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 80015d6:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80015da:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80015de:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80015e2:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80015e6:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80015ea:	ee36 6a27 	vadd.f32	s12, s12, s15
 80015ee:	edd7 7a01 	vldr	s15, [r7, #4]
 80015f2:	ee76 7a67 	vsub.f32	s15, s12, s15
 80015f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015fe:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
		s3 = _2q1 * (2.0f * q1q3 - _2q0q2 - ax) + _2q2 * (2.0f * q0q1 + _2q2q3 - ay) + (-_4bx * q3 + _2bz * q1) * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (-_2bx * q0 + _2bz * q2) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + _2bx * q1 * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8001602:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8001606:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800160a:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 800160e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001612:	edd7 7a06 	vldr	s15, [r7, #24]
 8001616:	ee37 7a67 	vsub.f32	s14, s14, s15
 800161a:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 800161e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001622:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8001626:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800162a:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 800162e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001632:	edd7 7a05 	vldr	s15, [r7, #20]
 8001636:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800163a:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 800163e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001642:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001646:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 800164a:	eef1 6a67 	vneg.f32	s13, s15
 800164e:	4b49      	ldr	r3, [pc, #292]	; (8001774 <MadgwickAHRSupdate+0xc2c>)
 8001650:	edd3 7a00 	vldr	s15, [r3]
 8001654:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001658:	4b47      	ldr	r3, [pc, #284]	; (8001778 <MadgwickAHRSupdate+0xc30>)
 800165a:	ed93 6a00 	vldr	s12, [r3]
 800165e:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001662:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001666:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800166a:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800166e:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001672:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001676:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 800167a:	ee36 6a67 	vsub.f32	s12, s12, s15
 800167e:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001682:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001686:	edd7 5a18 	vldr	s11, [r7, #96]	; 0x60
 800168a:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 800168e:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001692:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001696:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800169a:	ee36 6a27 	vadd.f32	s12, s12, s15
 800169e:	edd7 7a03 	vldr	s15, [r7, #12]
 80016a2:	ee76 7a67 	vsub.f32	s15, s12, s15
 80016a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016aa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80016ae:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80016b2:	eef1 6a67 	vneg.f32	s13, s15
 80016b6:	4b2e      	ldr	r3, [pc, #184]	; (8001770 <MadgwickAHRSupdate+0xc28>)
 80016b8:	edd3 7a00 	vldr	s15, [r3]
 80016bc:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80016c0:	4b2a      	ldr	r3, [pc, #168]	; (800176c <MadgwickAHRSupdate+0xc24>)
 80016c2:	ed93 6a00 	vldr	s12, [r3]
 80016c6:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80016ca:	ee66 7a27 	vmul.f32	s15, s12, s15
 80016ce:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80016d2:	ed97 6a19 	vldr	s12, [r7, #100]	; 0x64
 80016d6:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 80016da:	ee36 6a67 	vsub.f32	s12, s12, s15
 80016de:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80016e2:	ee26 6a27 	vmul.f32	s12, s12, s15
 80016e6:	edd7 5a1d 	vldr	s11, [r7, #116]	; 0x74
 80016ea:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80016ee:	ee75 5aa7 	vadd.f32	s11, s11, s15
 80016f2:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80016f6:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80016fa:	ee36 6a27 	vadd.f32	s12, s12, s15
 80016fe:	edd7 7a02 	vldr	s15, [r7, #8]
 8001702:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001706:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800170a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800170e:	4b1a      	ldr	r3, [pc, #104]	; (8001778 <MadgwickAHRSupdate+0xc30>)
 8001710:	edd3 6a00 	vldr	s13, [r3]
 8001714:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001718:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800171c:	ed97 6a1c 	vldr	s12, [r7, #112]	; 0x70
 8001720:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8001724:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001728:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800172c:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001730:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8001734:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001738:	ee75 5ae7 	vsub.f32	s11, s11, s15
 800173c:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001740:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001744:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001748:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800174c:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001750:	edd7 7a01 	vldr	s15, [r7, #4]
 8001754:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001758:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800175c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001760:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 8001764:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8001768:	e008      	b.n	800177c <MadgwickAHRSupdate+0xc34>
 800176a:	bf00      	nop
 800176c:	200000d8 	.word	0x200000d8
 8001770:	20000004 	.word	0x20000004
 8001774:	200000dc 	.word	0x200000dc
 8001778:	200000d4 	.word	0x200000d4
 800177c:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001780:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001784:	edd7 6a0d 	vldr	s13, [r7, #52]	; 0x34
 8001788:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800178c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001790:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001794:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8001798:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800179c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017a0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80017a4:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 80017a8:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80017ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017b4:	eeb0 0a67 	vmov.f32	s0, s15
 80017b8:	f000 fc24 	bl	8002004 <invSqrt>
 80017bc:	ed87 0a29 	vstr	s0, [r7, #164]	; 0xa4
		s0 *= recipNorm;
 80017c0:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 80017c4:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80017c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017cc:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
		s1 *= recipNorm;
 80017d0:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 80017d4:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80017d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017dc:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
		s2 *= recipNorm;
 80017e0:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 80017e4:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80017e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017ec:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
		s3 *= recipNorm;
 80017f0:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80017f4:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80017f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017fc:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c

		// Apply feedback step
		qDot1 -= beta * s0;
 8001800:	4b61      	ldr	r3, [pc, #388]	; (8001988 <MadgwickAHRSupdate+0xe40>)
 8001802:	ed93 7a00 	vldr	s14, [r3]
 8001806:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800180a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800180e:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 8001812:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001816:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
		qDot2 -= beta * s1;
 800181a:	4b5b      	ldr	r3, [pc, #364]	; (8001988 <MadgwickAHRSupdate+0xe40>)
 800181c:	ed93 7a00 	vldr	s14, [r3]
 8001820:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001824:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001828:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 800182c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001830:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
		qDot3 -= beta * s2;
 8001834:	4b54      	ldr	r3, [pc, #336]	; (8001988 <MadgwickAHRSupdate+0xe40>)
 8001836:	ed93 7a00 	vldr	s14, [r3]
 800183a:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800183e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001842:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 8001846:	ee77 7a67 	vsub.f32	s15, s14, s15
 800184a:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
		qDot4 -= beta * s3;
 800184e:	4b4e      	ldr	r3, [pc, #312]	; (8001988 <MadgwickAHRSupdate+0xe40>)
 8001850:	ed93 7a00 	vldr	s14, [r3]
 8001854:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001858:	ee67 7a27 	vmul.f32	s15, s14, s15
 800185c:	ed97 7a2a 	vldr	s14, [r7, #168]	; 0xa8
 8001860:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001864:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
	}

	// Integrate rate of change of quaternion to yield quaternion
	q0 += qDot1 * (1.0f / sampleFreq);
 8001868:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 800186c:	ed9f 7a47 	vldr	s14, [pc, #284]	; 800198c <MadgwickAHRSupdate+0xe44>
 8001870:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001874:	4b46      	ldr	r3, [pc, #280]	; (8001990 <MadgwickAHRSupdate+0xe48>)
 8001876:	edd3 7a00 	vldr	s15, [r3]
 800187a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800187e:	4b44      	ldr	r3, [pc, #272]	; (8001990 <MadgwickAHRSupdate+0xe48>)
 8001880:	edc3 7a00 	vstr	s15, [r3]
	q1 += qDot2 * (1.0f / sampleFreq);
 8001884:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8001888:	ed9f 7a40 	vldr	s14, [pc, #256]	; 800198c <MadgwickAHRSupdate+0xe44>
 800188c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001890:	4b40      	ldr	r3, [pc, #256]	; (8001994 <MadgwickAHRSupdate+0xe4c>)
 8001892:	edd3 7a00 	vldr	s15, [r3]
 8001896:	ee77 7a27 	vadd.f32	s15, s14, s15
 800189a:	4b3e      	ldr	r3, [pc, #248]	; (8001994 <MadgwickAHRSupdate+0xe4c>)
 800189c:	edc3 7a00 	vstr	s15, [r3]
	q2 += qDot3 * (1.0f / sampleFreq);
 80018a0:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 80018a4:	ed9f 7a39 	vldr	s14, [pc, #228]	; 800198c <MadgwickAHRSupdate+0xe44>
 80018a8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80018ac:	4b3a      	ldr	r3, [pc, #232]	; (8001998 <MadgwickAHRSupdate+0xe50>)
 80018ae:	edd3 7a00 	vldr	s15, [r3]
 80018b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018b6:	4b38      	ldr	r3, [pc, #224]	; (8001998 <MadgwickAHRSupdate+0xe50>)
 80018b8:	edc3 7a00 	vstr	s15, [r3]
	q3 += qDot4 * (1.0f / sampleFreq);
 80018bc:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 80018c0:	ed9f 7a32 	vldr	s14, [pc, #200]	; 800198c <MadgwickAHRSupdate+0xe44>
 80018c4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80018c8:	4b34      	ldr	r3, [pc, #208]	; (800199c <MadgwickAHRSupdate+0xe54>)
 80018ca:	edd3 7a00 	vldr	s15, [r3]
 80018ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018d2:	4b32      	ldr	r3, [pc, #200]	; (800199c <MadgwickAHRSupdate+0xe54>)
 80018d4:	edc3 7a00 	vstr	s15, [r3]

	// Normalise quaternion
	recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 80018d8:	4b2d      	ldr	r3, [pc, #180]	; (8001990 <MadgwickAHRSupdate+0xe48>)
 80018da:	ed93 7a00 	vldr	s14, [r3]
 80018de:	4b2c      	ldr	r3, [pc, #176]	; (8001990 <MadgwickAHRSupdate+0xe48>)
 80018e0:	edd3 7a00 	vldr	s15, [r3]
 80018e4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80018e8:	4b2a      	ldr	r3, [pc, #168]	; (8001994 <MadgwickAHRSupdate+0xe4c>)
 80018ea:	edd3 6a00 	vldr	s13, [r3]
 80018ee:	4b29      	ldr	r3, [pc, #164]	; (8001994 <MadgwickAHRSupdate+0xe4c>)
 80018f0:	edd3 7a00 	vldr	s15, [r3]
 80018f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018f8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80018fc:	4b26      	ldr	r3, [pc, #152]	; (8001998 <MadgwickAHRSupdate+0xe50>)
 80018fe:	edd3 6a00 	vldr	s13, [r3]
 8001902:	4b25      	ldr	r3, [pc, #148]	; (8001998 <MadgwickAHRSupdate+0xe50>)
 8001904:	edd3 7a00 	vldr	s15, [r3]
 8001908:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800190c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001910:	4b22      	ldr	r3, [pc, #136]	; (800199c <MadgwickAHRSupdate+0xe54>)
 8001912:	edd3 6a00 	vldr	s13, [r3]
 8001916:	4b21      	ldr	r3, [pc, #132]	; (800199c <MadgwickAHRSupdate+0xe54>)
 8001918:	edd3 7a00 	vldr	s15, [r3]
 800191c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001920:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001924:	eeb0 0a67 	vmov.f32	s0, s15
 8001928:	f000 fb6c 	bl	8002004 <invSqrt>
 800192c:	ed87 0a29 	vstr	s0, [r7, #164]	; 0xa4
	q0 *= recipNorm;
 8001930:	4b17      	ldr	r3, [pc, #92]	; (8001990 <MadgwickAHRSupdate+0xe48>)
 8001932:	ed93 7a00 	vldr	s14, [r3]
 8001936:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 800193a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800193e:	4b14      	ldr	r3, [pc, #80]	; (8001990 <MadgwickAHRSupdate+0xe48>)
 8001940:	edc3 7a00 	vstr	s15, [r3]
	q1 *= recipNorm;
 8001944:	4b13      	ldr	r3, [pc, #76]	; (8001994 <MadgwickAHRSupdate+0xe4c>)
 8001946:	ed93 7a00 	vldr	s14, [r3]
 800194a:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 800194e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001952:	4b10      	ldr	r3, [pc, #64]	; (8001994 <MadgwickAHRSupdate+0xe4c>)
 8001954:	edc3 7a00 	vstr	s15, [r3]
	q2 *= recipNorm;
 8001958:	4b0f      	ldr	r3, [pc, #60]	; (8001998 <MadgwickAHRSupdate+0xe50>)
 800195a:	ed93 7a00 	vldr	s14, [r3]
 800195e:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8001962:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001966:	4b0c      	ldr	r3, [pc, #48]	; (8001998 <MadgwickAHRSupdate+0xe50>)
 8001968:	edc3 7a00 	vstr	s15, [r3]
	q3 *= recipNorm;
 800196c:	4b0b      	ldr	r3, [pc, #44]	; (800199c <MadgwickAHRSupdate+0xe54>)
 800196e:	ed93 7a00 	vldr	s14, [r3]
 8001972:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8001976:	ee67 7a27 	vmul.f32	s15, s14, s15
 800197a:	4b08      	ldr	r3, [pc, #32]	; (800199c <MadgwickAHRSupdate+0xe54>)
 800197c:	edc3 7a00 	vstr	s15, [r3]
}
 8001980:	37bc      	adds	r7, #188	; 0xbc
 8001982:	46bd      	mov	sp, r7
 8001984:	bd90      	pop	{r4, r7, pc}
 8001986:	bf00      	nop
 8001988:	20000000 	.word	0x20000000
 800198c:	3b2c7692 	.word	0x3b2c7692
 8001990:	20000004 	.word	0x20000004
 8001994:	200000d4 	.word	0x200000d4
 8001998:	200000d8 	.word	0x200000d8
 800199c:	200000dc 	.word	0x200000dc

080019a0 <MadgwickAHRSupdateIMU>:

//---------------------------------------------------------------------------------------------------
// IMU algorithm update

void MadgwickAHRSupdateIMU(float gx, float gy, float gz, float ax, float ay, float az) {
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b09c      	sub	sp, #112	; 0x70
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	ed87 0a05 	vstr	s0, [r7, #20]
 80019aa:	edc7 0a04 	vstr	s1, [r7, #16]
 80019ae:	ed87 1a03 	vstr	s2, [r7, #12]
 80019b2:	edc7 1a02 	vstr	s3, [r7, #8]
 80019b6:	ed87 2a01 	vstr	s4, [r7, #4]
 80019ba:	edc7 2a00 	vstr	s5, [r7]
	float s0, s1, s2, s3;
	float qDot1, qDot2, qDot3, qDot4;
	float _2q0, _2q1, _2q2, _2q3, _4q0, _4q1, _4q2 ,_8q1, _8q2, q0q0, q1q1, q2q2, q3q3;

	// Rate of change of quaternion from gyroscope
	qDot1 = 0.5f * ((-q1 * gx) - (q2 * gy) - (q3 * gz));
 80019be:	4bee      	ldr	r3, [pc, #952]	; (8001d78 <MadgwickAHRSupdateIMU+0x3d8>)
 80019c0:	edd3 7a00 	vldr	s15, [r3]
 80019c4:	eeb1 7a67 	vneg.f32	s14, s15
 80019c8:	edd7 7a05 	vldr	s15, [r7, #20]
 80019cc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019d0:	4bea      	ldr	r3, [pc, #936]	; (8001d7c <MadgwickAHRSupdateIMU+0x3dc>)
 80019d2:	edd3 6a00 	vldr	s13, [r3]
 80019d6:	edd7 7a04 	vldr	s15, [r7, #16]
 80019da:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019de:	ee37 7a67 	vsub.f32	s14, s14, s15
 80019e2:	4be7      	ldr	r3, [pc, #924]	; (8001d80 <MadgwickAHRSupdateIMU+0x3e0>)
 80019e4:	edd3 6a00 	vldr	s13, [r3]
 80019e8:	edd7 7a03 	vldr	s15, [r7, #12]
 80019ec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019f4:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80019f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019fc:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
	qDot2 = 0.5f * ((q0 * gx) + (q2 * gz) - (q3 * gy));
 8001a00:	4be0      	ldr	r3, [pc, #896]	; (8001d84 <MadgwickAHRSupdateIMU+0x3e4>)
 8001a02:	ed93 7a00 	vldr	s14, [r3]
 8001a06:	edd7 7a05 	vldr	s15, [r7, #20]
 8001a0a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a0e:	4bdb      	ldr	r3, [pc, #876]	; (8001d7c <MadgwickAHRSupdateIMU+0x3dc>)
 8001a10:	edd3 6a00 	vldr	s13, [r3]
 8001a14:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a18:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a1c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a20:	4bd7      	ldr	r3, [pc, #860]	; (8001d80 <MadgwickAHRSupdateIMU+0x3e0>)
 8001a22:	edd3 6a00 	vldr	s13, [r3]
 8001a26:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a2a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a2e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a32:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001a36:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a3a:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
	qDot3 = 0.5f * ((q0 * gy) - (q1 * gz) + (q3 * gx));
 8001a3e:	4bd1      	ldr	r3, [pc, #836]	; (8001d84 <MadgwickAHRSupdateIMU+0x3e4>)
 8001a40:	ed93 7a00 	vldr	s14, [r3]
 8001a44:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a48:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a4c:	4bca      	ldr	r3, [pc, #808]	; (8001d78 <MadgwickAHRSupdateIMU+0x3d8>)
 8001a4e:	edd3 6a00 	vldr	s13, [r3]
 8001a52:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a56:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a5a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001a5e:	4bc8      	ldr	r3, [pc, #800]	; (8001d80 <MadgwickAHRSupdateIMU+0x3e0>)
 8001a60:	edd3 6a00 	vldr	s13, [r3]
 8001a64:	edd7 7a05 	vldr	s15, [r7, #20]
 8001a68:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a6c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a70:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001a74:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a78:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
	qDot4 = 0.5f * ((q0 * gz) + (q1 * gy) - (q2 * gx));
 8001a7c:	4bc1      	ldr	r3, [pc, #772]	; (8001d84 <MadgwickAHRSupdateIMU+0x3e4>)
 8001a7e:	ed93 7a00 	vldr	s14, [r3]
 8001a82:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a86:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a8a:	4bbb      	ldr	r3, [pc, #748]	; (8001d78 <MadgwickAHRSupdateIMU+0x3d8>)
 8001a8c:	edd3 6a00 	vldr	s13, [r3]
 8001a90:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a94:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a98:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a9c:	4bb7      	ldr	r3, [pc, #732]	; (8001d7c <MadgwickAHRSupdateIMU+0x3dc>)
 8001a9e:	edd3 6a00 	vldr	s13, [r3]
 8001aa2:	edd7 7a05 	vldr	s15, [r7, #20]
 8001aa6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001aaa:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001aae:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001ab2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ab6:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60

	// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 8001aba:	edd7 7a02 	vldr	s15, [r7, #8]
 8001abe:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001ac2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ac6:	d10e      	bne.n	8001ae6 <MadgwickAHRSupdateIMU+0x146>
 8001ac8:	edd7 7a01 	vldr	s15, [r7, #4]
 8001acc:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001ad0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ad4:	d107      	bne.n	8001ae6 <MadgwickAHRSupdateIMU+0x146>
 8001ad6:	edd7 7a00 	vldr	s15, [r7]
 8001ada:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001ade:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ae2:	f000 81f3 	beq.w	8001ecc <MadgwickAHRSupdateIMU+0x52c>

		// Normalise accelerometer measurement
		recipNorm = invSqrt((ax * ax) + (ay * ay) + (az * az));
 8001ae6:	ed97 7a02 	vldr	s14, [r7, #8]
 8001aea:	edd7 7a02 	vldr	s15, [r7, #8]
 8001aee:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001af2:	edd7 6a01 	vldr	s13, [r7, #4]
 8001af6:	edd7 7a01 	vldr	s15, [r7, #4]
 8001afa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001afe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b02:	edd7 6a00 	vldr	s13, [r7]
 8001b06:	edd7 7a00 	vldr	s15, [r7]
 8001b0a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b0e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b12:	eeb0 0a67 	vmov.f32	s0, s15
 8001b16:	f000 fa75 	bl	8002004 <invSqrt>
 8001b1a:	ed87 0a17 	vstr	s0, [r7, #92]	; 0x5c
		ax *= recipNorm;
 8001b1e:	ed97 7a02 	vldr	s14, [r7, #8]
 8001b22:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001b26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b2a:	edc7 7a02 	vstr	s15, [r7, #8]
		ay *= recipNorm;
 8001b2e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001b32:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001b36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b3a:	edc7 7a01 	vstr	s15, [r7, #4]
		az *= recipNorm;
 8001b3e:	ed97 7a00 	vldr	s14, [r7]
 8001b42:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001b46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b4a:	edc7 7a00 	vstr	s15, [r7]

		// Auxiliary variables to avoid repeated arithmetic
		_2q0 = 2.0f * q0;
 8001b4e:	4b8d      	ldr	r3, [pc, #564]	; (8001d84 <MadgwickAHRSupdateIMU+0x3e4>)
 8001b50:	edd3 7a00 	vldr	s15, [r3]
 8001b54:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001b58:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
		_2q1 = 2.0f * q1;
 8001b5c:	4b86      	ldr	r3, [pc, #536]	; (8001d78 <MadgwickAHRSupdateIMU+0x3d8>)
 8001b5e:	edd3 7a00 	vldr	s15, [r3]
 8001b62:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001b66:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
		_2q2 = 2.0f * q2;
 8001b6a:	4b84      	ldr	r3, [pc, #528]	; (8001d7c <MadgwickAHRSupdateIMU+0x3dc>)
 8001b6c:	edd3 7a00 	vldr	s15, [r3]
 8001b70:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001b74:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
		_2q3 = 2.0f * q3;
 8001b78:	4b81      	ldr	r3, [pc, #516]	; (8001d80 <MadgwickAHRSupdateIMU+0x3e0>)
 8001b7a:	edd3 7a00 	vldr	s15, [r3]
 8001b7e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001b82:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
		_4q0 = 4.0f * q0;
 8001b86:	4b7f      	ldr	r3, [pc, #508]	; (8001d84 <MadgwickAHRSupdateIMU+0x3e4>)
 8001b88:	edd3 7a00 	vldr	s15, [r3]
 8001b8c:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8001b90:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b94:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
		_4q1 = 4.0f * q1;
 8001b98:	4b77      	ldr	r3, [pc, #476]	; (8001d78 <MadgwickAHRSupdateIMU+0x3d8>)
 8001b9a:	edd3 7a00 	vldr	s15, [r3]
 8001b9e:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8001ba2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ba6:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
		_4q2 = 4.0f * q2;
 8001baa:	4b74      	ldr	r3, [pc, #464]	; (8001d7c <MadgwickAHRSupdateIMU+0x3dc>)
 8001bac:	edd3 7a00 	vldr	s15, [r3]
 8001bb0:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8001bb4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bb8:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
		_8q1 = 8.0f * q1;
 8001bbc:	4b6e      	ldr	r3, [pc, #440]	; (8001d78 <MadgwickAHRSupdateIMU+0x3d8>)
 8001bbe:	edd3 7a00 	vldr	s15, [r3]
 8001bc2:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 8001bc6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bca:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
		_8q2 = 8.0f * q2;
 8001bce:	4b6b      	ldr	r3, [pc, #428]	; (8001d7c <MadgwickAHRSupdateIMU+0x3dc>)
 8001bd0:	edd3 7a00 	vldr	s15, [r3]
 8001bd4:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 8001bd8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bdc:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
		q0q0 = q0 * q0;
 8001be0:	4b68      	ldr	r3, [pc, #416]	; (8001d84 <MadgwickAHRSupdateIMU+0x3e4>)
 8001be2:	ed93 7a00 	vldr	s14, [r3]
 8001be6:	4b67      	ldr	r3, [pc, #412]	; (8001d84 <MadgwickAHRSupdateIMU+0x3e4>)
 8001be8:	edd3 7a00 	vldr	s15, [r3]
 8001bec:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bf0:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
		q1q1 = q1 * q1;
 8001bf4:	4b60      	ldr	r3, [pc, #384]	; (8001d78 <MadgwickAHRSupdateIMU+0x3d8>)
 8001bf6:	ed93 7a00 	vldr	s14, [r3]
 8001bfa:	4b5f      	ldr	r3, [pc, #380]	; (8001d78 <MadgwickAHRSupdateIMU+0x3d8>)
 8001bfc:	edd3 7a00 	vldr	s15, [r3]
 8001c00:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c04:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
		q2q2 = q2 * q2;
 8001c08:	4b5c      	ldr	r3, [pc, #368]	; (8001d7c <MadgwickAHRSupdateIMU+0x3dc>)
 8001c0a:	ed93 7a00 	vldr	s14, [r3]
 8001c0e:	4b5b      	ldr	r3, [pc, #364]	; (8001d7c <MadgwickAHRSupdateIMU+0x3dc>)
 8001c10:	edd3 7a00 	vldr	s15, [r3]
 8001c14:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c18:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
		q3q3 = q3 * q3;
 8001c1c:	4b58      	ldr	r3, [pc, #352]	; (8001d80 <MadgwickAHRSupdateIMU+0x3e0>)
 8001c1e:	ed93 7a00 	vldr	s14, [r3]
 8001c22:	4b57      	ldr	r3, [pc, #348]	; (8001d80 <MadgwickAHRSupdateIMU+0x3e0>)
 8001c24:	edd3 7a00 	vldr	s15, [r3]
 8001c28:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c2c:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

		// Gradient decent algorithm corrective step
		s0 = (_4q0 * q2q2) + (_2q2 * ax) + (_4q0 * q1q1) - (_2q1 * ay);
 8001c30:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8001c34:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001c38:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c3c:	edd7 6a14 	vldr	s13, [r7, #80]	; 0x50
 8001c40:	edd7 7a02 	vldr	s15, [r7, #8]
 8001c44:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c48:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001c4c:	edd7 6a12 	vldr	s13, [r7, #72]	; 0x48
 8001c50:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001c54:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c58:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001c5c:	edd7 6a15 	vldr	s13, [r7, #84]	; 0x54
 8001c60:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c64:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c68:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c6c:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
		s1 = (_4q1 * q3q3) - (_2q3 * ax) + (4.0f * q0q0 * q1) - (_2q0 * ay) - _4q1 + (_8q1 * q1q1) + (_8q1 * q2q2) + (_4q1 * az);
 8001c70:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8001c74:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001c78:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c7c:	edd7 6a13 	vldr	s13, [r7, #76]	; 0x4c
 8001c80:	edd7 7a02 	vldr	s15, [r7, #8]
 8001c84:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c88:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001c8c:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001c90:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8001c94:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001c98:	4b37      	ldr	r3, [pc, #220]	; (8001d78 <MadgwickAHRSupdateIMU+0x3d8>)
 8001c9a:	edd3 7a00 	vldr	s15, [r3]
 8001c9e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ca2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001ca6:	edd7 6a16 	vldr	s13, [r7, #88]	; 0x58
 8001caa:	edd7 7a01 	vldr	s15, [r7, #4]
 8001cae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001cb2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001cb6:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001cba:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001cbe:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 8001cc2:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001cc6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001cca:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001cce:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 8001cd2:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001cd6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001cda:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001cde:	edd7 6a11 	vldr	s13, [r7, #68]	; 0x44
 8001ce2:	edd7 7a00 	vldr	s15, [r7]
 8001ce6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001cea:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cee:	edc7 7a08 	vstr	s15, [r7, #32]
		s2 = (4.0f * q0q0 * q2) + (_2q0 * ax) + (_4q2 * q3q3) - (_2q3 * ay) - _4q2 + (_8q2 * q1q1) + (_8q2 * q2q2) + (_4q2 * az);
 8001cf2:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001cf6:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8001cfa:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001cfe:	4b1f      	ldr	r3, [pc, #124]	; (8001d7c <MadgwickAHRSupdateIMU+0x3dc>)
 8001d00:	edd3 7a00 	vldr	s15, [r3]
 8001d04:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d08:	edd7 6a16 	vldr	s13, [r7, #88]	; 0x58
 8001d0c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001d10:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d14:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d18:	edd7 6a10 	vldr	s13, [r7, #64]	; 0x40
 8001d1c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001d20:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d24:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d28:	edd7 6a13 	vldr	s13, [r7, #76]	; 0x4c
 8001d2c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001d30:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d34:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001d38:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001d3c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001d40:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 8001d44:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001d48:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d4c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d50:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 8001d54:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001d58:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d5c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d60:	edd7 6a10 	vldr	s13, [r7, #64]	; 0x40
 8001d64:	edd7 7a00 	vldr	s15, [r7]
 8001d68:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d6c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d70:	edc7 7a07 	vstr	s15, [r7, #28]
 8001d74:	e008      	b.n	8001d88 <MadgwickAHRSupdateIMU+0x3e8>
 8001d76:	bf00      	nop
 8001d78:	200000d4 	.word	0x200000d4
 8001d7c:	200000d8 	.word	0x200000d8
 8001d80:	200000dc 	.word	0x200000dc
 8001d84:	20000004 	.word	0x20000004
		s3 = (4.0f * q1q1 * q3) - (_2q1 * ax) + (4.0f * q2q2 * q3) - (_2q2 * ay);
 8001d88:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001d8c:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8001d90:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001d94:	4b95      	ldr	r3, [pc, #596]	; (8001fec <MadgwickAHRSupdateIMU+0x64c>)
 8001d96:	edd3 7a00 	vldr	s15, [r3]
 8001d9a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d9e:	edd7 6a15 	vldr	s13, [r7, #84]	; 0x54
 8001da2:	edd7 7a02 	vldr	s15, [r7, #8]
 8001da6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001daa:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001dae:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001db2:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8001db6:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001dba:	4b8c      	ldr	r3, [pc, #560]	; (8001fec <MadgwickAHRSupdateIMU+0x64c>)
 8001dbc:	edd3 7a00 	vldr	s15, [r3]
 8001dc0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001dc4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001dc8:	edd7 6a14 	vldr	s13, [r7, #80]	; 0x50
 8001dcc:	edd7 7a01 	vldr	s15, [r7, #4]
 8001dd0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001dd4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001dd8:	edc7 7a06 	vstr	s15, [r7, #24]
		recipNorm = invSqrt((s0 * s0) + (s1 * s1) + (s2 * s2) + (s3 * s3)); // normalise step magnitude
 8001ddc:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8001de0:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001de4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001de8:	edd7 6a08 	vldr	s13, [r7, #32]
 8001dec:	edd7 7a08 	vldr	s15, [r7, #32]
 8001df0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001df4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001df8:	edd7 6a07 	vldr	s13, [r7, #28]
 8001dfc:	edd7 7a07 	vldr	s15, [r7, #28]
 8001e00:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e04:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e08:	edd7 6a06 	vldr	s13, [r7, #24]
 8001e0c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001e10:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e14:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e18:	eeb0 0a67 	vmov.f32	s0, s15
 8001e1c:	f000 f8f2 	bl	8002004 <invSqrt>
 8001e20:	ed87 0a17 	vstr	s0, [r7, #92]	; 0x5c
		s0 *= recipNorm;
 8001e24:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8001e28:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001e2c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e30:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
		s1 *= recipNorm;
 8001e34:	ed97 7a08 	vldr	s14, [r7, #32]
 8001e38:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001e3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e40:	edc7 7a08 	vstr	s15, [r7, #32]
		s2 *= recipNorm;
 8001e44:	ed97 7a07 	vldr	s14, [r7, #28]
 8001e48:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001e4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e50:	edc7 7a07 	vstr	s15, [r7, #28]
		s3 *= recipNorm;
 8001e54:	ed97 7a06 	vldr	s14, [r7, #24]
 8001e58:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001e5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e60:	edc7 7a06 	vstr	s15, [r7, #24]

		// Apply feedback step
		qDot1 -= (beta * s0);
 8001e64:	4b62      	ldr	r3, [pc, #392]	; (8001ff0 <MadgwickAHRSupdateIMU+0x650>)
 8001e66:	ed93 7a00 	vldr	s14, [r3]
 8001e6a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001e6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e72:	ed97 7a1b 	vldr	s14, [r7, #108]	; 0x6c
 8001e76:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e7a:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
		qDot2 -= (beta * s1);
 8001e7e:	4b5c      	ldr	r3, [pc, #368]	; (8001ff0 <MadgwickAHRSupdateIMU+0x650>)
 8001e80:	ed93 7a00 	vldr	s14, [r3]
 8001e84:	edd7 7a08 	vldr	s15, [r7, #32]
 8001e88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e8c:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 8001e90:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e94:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
		qDot3 -= (beta * s2);
 8001e98:	4b55      	ldr	r3, [pc, #340]	; (8001ff0 <MadgwickAHRSupdateIMU+0x650>)
 8001e9a:	ed93 7a00 	vldr	s14, [r3]
 8001e9e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001ea2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ea6:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 8001eaa:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001eae:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
		qDot4 -= (beta * s3);
 8001eb2:	4b4f      	ldr	r3, [pc, #316]	; (8001ff0 <MadgwickAHRSupdateIMU+0x650>)
 8001eb4:	ed93 7a00 	vldr	s14, [r3]
 8001eb8:	edd7 7a06 	vldr	s15, [r7, #24]
 8001ebc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ec0:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8001ec4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ec8:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
	}

	// Integrate rate of change of quaternion to yield quaternion
	q0 += qDot1 * (1.0f / sampleFreq);
 8001ecc:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8001ed0:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8001ff4 <MadgwickAHRSupdateIMU+0x654>
 8001ed4:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001ed8:	4b47      	ldr	r3, [pc, #284]	; (8001ff8 <MadgwickAHRSupdateIMU+0x658>)
 8001eda:	edd3 7a00 	vldr	s15, [r3]
 8001ede:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ee2:	4b45      	ldr	r3, [pc, #276]	; (8001ff8 <MadgwickAHRSupdateIMU+0x658>)
 8001ee4:	edc3 7a00 	vstr	s15, [r3]
	q1 += qDot2 * (1.0f / sampleFreq);
 8001ee8:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001eec:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8001ff4 <MadgwickAHRSupdateIMU+0x654>
 8001ef0:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001ef4:	4b41      	ldr	r3, [pc, #260]	; (8001ffc <MadgwickAHRSupdateIMU+0x65c>)
 8001ef6:	edd3 7a00 	vldr	s15, [r3]
 8001efa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001efe:	4b3f      	ldr	r3, [pc, #252]	; (8001ffc <MadgwickAHRSupdateIMU+0x65c>)
 8001f00:	edc3 7a00 	vstr	s15, [r3]
	q2 += qDot3 * (1.0f / sampleFreq);
 8001f04:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8001f08:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 8001ff4 <MadgwickAHRSupdateIMU+0x654>
 8001f0c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001f10:	4b3b      	ldr	r3, [pc, #236]	; (8002000 <MadgwickAHRSupdateIMU+0x660>)
 8001f12:	edd3 7a00 	vldr	s15, [r3]
 8001f16:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f1a:	4b39      	ldr	r3, [pc, #228]	; (8002000 <MadgwickAHRSupdateIMU+0x660>)
 8001f1c:	edc3 7a00 	vstr	s15, [r3]
	q3 += qDot4 * (1.0f / sampleFreq);
 8001f20:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8001f24:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8001ff4 <MadgwickAHRSupdateIMU+0x654>
 8001f28:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001f2c:	4b2f      	ldr	r3, [pc, #188]	; (8001fec <MadgwickAHRSupdateIMU+0x64c>)
 8001f2e:	edd3 7a00 	vldr	s15, [r3]
 8001f32:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f36:	4b2d      	ldr	r3, [pc, #180]	; (8001fec <MadgwickAHRSupdateIMU+0x64c>)
 8001f38:	edc3 7a00 	vstr	s15, [r3]

	// Normalise quaternion
	recipNorm = invSqrt((q0 * q0) + (q1 * q1) + (q2 * q2) + (q3 * q3));
 8001f3c:	4b2e      	ldr	r3, [pc, #184]	; (8001ff8 <MadgwickAHRSupdateIMU+0x658>)
 8001f3e:	ed93 7a00 	vldr	s14, [r3]
 8001f42:	4b2d      	ldr	r3, [pc, #180]	; (8001ff8 <MadgwickAHRSupdateIMU+0x658>)
 8001f44:	edd3 7a00 	vldr	s15, [r3]
 8001f48:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f4c:	4b2b      	ldr	r3, [pc, #172]	; (8001ffc <MadgwickAHRSupdateIMU+0x65c>)
 8001f4e:	edd3 6a00 	vldr	s13, [r3]
 8001f52:	4b2a      	ldr	r3, [pc, #168]	; (8001ffc <MadgwickAHRSupdateIMU+0x65c>)
 8001f54:	edd3 7a00 	vldr	s15, [r3]
 8001f58:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f5c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001f60:	4b27      	ldr	r3, [pc, #156]	; (8002000 <MadgwickAHRSupdateIMU+0x660>)
 8001f62:	edd3 6a00 	vldr	s13, [r3]
 8001f66:	4b26      	ldr	r3, [pc, #152]	; (8002000 <MadgwickAHRSupdateIMU+0x660>)
 8001f68:	edd3 7a00 	vldr	s15, [r3]
 8001f6c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f70:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001f74:	4b1d      	ldr	r3, [pc, #116]	; (8001fec <MadgwickAHRSupdateIMU+0x64c>)
 8001f76:	edd3 6a00 	vldr	s13, [r3]
 8001f7a:	4b1c      	ldr	r3, [pc, #112]	; (8001fec <MadgwickAHRSupdateIMU+0x64c>)
 8001f7c:	edd3 7a00 	vldr	s15, [r3]
 8001f80:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f84:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f88:	eeb0 0a67 	vmov.f32	s0, s15
 8001f8c:	f000 f83a 	bl	8002004 <invSqrt>
 8001f90:	ed87 0a17 	vstr	s0, [r7, #92]	; 0x5c
	q0 *= recipNorm;
 8001f94:	4b18      	ldr	r3, [pc, #96]	; (8001ff8 <MadgwickAHRSupdateIMU+0x658>)
 8001f96:	ed93 7a00 	vldr	s14, [r3]
 8001f9a:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001f9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fa2:	4b15      	ldr	r3, [pc, #84]	; (8001ff8 <MadgwickAHRSupdateIMU+0x658>)
 8001fa4:	edc3 7a00 	vstr	s15, [r3]
	q1 *= recipNorm;
 8001fa8:	4b14      	ldr	r3, [pc, #80]	; (8001ffc <MadgwickAHRSupdateIMU+0x65c>)
 8001faa:	ed93 7a00 	vldr	s14, [r3]
 8001fae:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001fb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fb6:	4b11      	ldr	r3, [pc, #68]	; (8001ffc <MadgwickAHRSupdateIMU+0x65c>)
 8001fb8:	edc3 7a00 	vstr	s15, [r3]
	q2 *= recipNorm;
 8001fbc:	4b10      	ldr	r3, [pc, #64]	; (8002000 <MadgwickAHRSupdateIMU+0x660>)
 8001fbe:	ed93 7a00 	vldr	s14, [r3]
 8001fc2:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001fc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fca:	4b0d      	ldr	r3, [pc, #52]	; (8002000 <MadgwickAHRSupdateIMU+0x660>)
 8001fcc:	edc3 7a00 	vstr	s15, [r3]
	q3 *= recipNorm;
 8001fd0:	4b06      	ldr	r3, [pc, #24]	; (8001fec <MadgwickAHRSupdateIMU+0x64c>)
 8001fd2:	ed93 7a00 	vldr	s14, [r3]
 8001fd6:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001fda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fde:	4b03      	ldr	r3, [pc, #12]	; (8001fec <MadgwickAHRSupdateIMU+0x64c>)
 8001fe0:	edc3 7a00 	vstr	s15, [r3]
}
 8001fe4:	bf00      	nop
 8001fe6:	3770      	adds	r7, #112	; 0x70
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}
 8001fec:	200000dc 	.word	0x200000dc
 8001ff0:	20000000 	.word	0x20000000
 8001ff4:	3b2c7692 	.word	0x3b2c7692
 8001ff8:	20000004 	.word	0x20000004
 8001ffc:	200000d4 	.word	0x200000d4
 8002000:	200000d8 	.word	0x200000d8

08002004 <invSqrt>:

//---------------------------------------------------------------------------------------------------
// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float invSqrt(float x) {
 8002004:	b480      	push	{r7}
 8002006:	b087      	sub	sp, #28
 8002008:	af00      	add	r7, sp, #0
 800200a:	ed87 0a01 	vstr	s0, [r7, #4]
	long i = *(long*)&y;
	i = 0x5f3759df - (i>>1);
	y = *(float*)&i;
	y = y * (1.5f - (halfx * y * y));*/

	unsigned int i = 0x5F1F1412 - (*(unsigned int*)&x >> 1);
 800200e:	1d3b      	adds	r3, r7, #4
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	085a      	lsrs	r2, r3, #1
 8002014:	4b14      	ldr	r3, [pc, #80]	; (8002068 <invSqrt+0x64>)
 8002016:	1a9b      	subs	r3, r3, r2
 8002018:	60fb      	str	r3, [r7, #12]
	float tmp = *(float*)&i;
 800201a:	f107 030c 	add.w	r3, r7, #12
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	617b      	str	r3, [r7, #20]
	float y = tmp * (1.69000231f - 0.714158168f * x * tmp * tmp);
 8002022:	edd7 7a01 	vldr	s15, [r7, #4]
 8002026:	ed9f 7a11 	vldr	s14, [pc, #68]	; 800206c <invSqrt+0x68>
 800202a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800202e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002032:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002036:	edd7 7a05 	vldr	s15, [r7, #20]
 800203a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800203e:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8002070 <invSqrt+0x6c>
 8002042:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002046:	edd7 7a05 	vldr	s15, [r7, #20]
 800204a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800204e:	edc7 7a04 	vstr	s15, [r7, #16]
	return y;
 8002052:	693b      	ldr	r3, [r7, #16]
 8002054:	ee07 3a90 	vmov	s15, r3
	//return 1/sqrt(x);
}
 8002058:	eeb0 0a67 	vmov.f32	s0, s15
 800205c:	371c      	adds	r7, #28
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr
 8002066:	bf00      	nop
 8002068:	5f1f1412 	.word	0x5f1f1412
 800206c:	3f36d312 	.word	0x3f36d312
 8002070:	3fd851ff 	.word	0x3fd851ff

08002074 <updateQuaternions>:
    q2 *= recipNorm;
    q3 *= recipNorm;
}


void updateQuaternions(float * quatBuf) {
 8002074:	b580      	push	{r7, lr}
 8002076:	b08c      	sub	sp, #48	; 0x30
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
    float val[9] = {0.0f};
 800207c:	f107 030c 	add.w	r3, r7, #12
 8002080:	2224      	movs	r2, #36	; 0x24
 8002082:	2100      	movs	r1, #0
 8002084:	4618      	mov	r0, r3
 8002086:	f008 fceb 	bl	800aa60 <memset>
    AHRS_GetValues(val);
 800208a:	f107 030c 	add.w	r3, r7, #12
 800208e:	4618      	mov	r0, r3
 8002090:	f000 f886 	bl	80021a0 <AHRS_GetValues>

#ifdef USE_MADGWICK_AHRS
#ifdef USE_MAG
    MadgwickAHRSupdate(val[0]*PI/180.0, val[1]*PI/180.0, val[2]*PI/180.0, val[3], val[4], val[5], val[6], val[7], val[8]);
 8002094:	edd7 7a03 	vldr	s15, [r7, #12]
 8002098:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8002138 <updateQuaternions+0xc4>
 800209c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020a0:	ed9f 7a26 	vldr	s14, [pc, #152]	; 800213c <updateQuaternions+0xc8>
 80020a4:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80020a8:	edd7 7a04 	vldr	s15, [r7, #16]
 80020ac:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8002138 <updateQuaternions+0xc4>
 80020b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020b4:	ed9f 7a21 	vldr	s14, [pc, #132]	; 800213c <updateQuaternions+0xc8>
 80020b8:	ee87 6a87 	vdiv.f32	s12, s15, s14
 80020bc:	edd7 7a05 	vldr	s15, [r7, #20]
 80020c0:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8002138 <updateQuaternions+0xc4>
 80020c4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020c8:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 800213c <updateQuaternions+0xc8>
 80020cc:	eec7 5a87 	vdiv.f32	s11, s15, s14
 80020d0:	edd7 7a06 	vldr	s15, [r7, #24]
 80020d4:	ed97 7a07 	vldr	s14, [r7, #28]
 80020d8:	ed97 5a08 	vldr	s10, [r7, #32]
 80020dc:	edd7 4a09 	vldr	s9, [r7, #36]	; 0x24
 80020e0:	edd7 3a0a 	vldr	s7, [r7, #40]	; 0x28
 80020e4:	ed97 4a0b 	vldr	s8, [r7, #44]	; 0x2c
 80020e8:	eeb0 3a64 	vmov.f32	s6, s9
 80020ec:	eef0 2a45 	vmov.f32	s5, s10
 80020f0:	eeb0 2a47 	vmov.f32	s4, s14
 80020f4:	eef0 1a67 	vmov.f32	s3, s15
 80020f8:	eeb0 1a65 	vmov.f32	s2, s11
 80020fc:	eef0 0a46 	vmov.f32	s1, s12
 8002100:	eeb0 0a66 	vmov.f32	s0, s13
 8002104:	f7fe fd20 	bl	8000b48 <MadgwickAHRSupdate>
#else
    myFusion(val[0]*PI/180.0, val[1]*PI/180.0, val[2]*PI/180.0, val[3], val[4], val[5], val[6], val[7], val[8]);
#endif


    quatBuf[0] = q0;
 8002108:	4b0d      	ldr	r3, [pc, #52]	; (8002140 <updateQuaternions+0xcc>)
 800210a:	681a      	ldr	r2, [r3, #0]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	601a      	str	r2, [r3, #0]
    quatBuf[1] = q1;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	3304      	adds	r3, #4
 8002114:	4a0b      	ldr	r2, [pc, #44]	; (8002144 <updateQuaternions+0xd0>)
 8002116:	6812      	ldr	r2, [r2, #0]
 8002118:	601a      	str	r2, [r3, #0]
    quatBuf[2] = q2;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	3308      	adds	r3, #8
 800211e:	4a0a      	ldr	r2, [pc, #40]	; (8002148 <updateQuaternions+0xd4>)
 8002120:	6812      	ldr	r2, [r2, #0]
 8002122:	601a      	str	r2, [r3, #0]
    quatBuf[3] = q3;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	330c      	adds	r3, #12
 8002128:	4a08      	ldr	r2, [pc, #32]	; (800214c <updateQuaternions+0xd8>)
 800212a:	6812      	ldr	r2, [r2, #0]
 800212c:	601a      	str	r2, [r3, #0]
}
 800212e:	bf00      	nop
 8002130:	3730      	adds	r7, #48	; 0x30
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}
 8002136:	bf00      	nop
 8002138:	40490fdb 	.word	0x40490fdb
 800213c:	43340000 	.word	0x43340000
 8002140:	20000004 	.word	0x20000004
 8002144:	200000d4 	.word	0x200000d4
 8002148:	200000d8 	.word	0x200000d8
 800214c:	200000dc 	.word	0x200000dc

08002150 <readAllSensors>:

void readAllSensors(uint8_t *GyroTempBuf, uint8_t *AccTempBuf, uint8_t *MagTempBuf) {
 8002150:	b580      	push	{r7, lr}
 8002152:	b084      	sub	sp, #16
 8002154:	af00      	add	r7, sp, #0
 8002156:	60f8      	str	r0, [r7, #12]
 8002158:	60b9      	str	r1, [r7, #8]
 800215a:	607a      	str	r2, [r7, #4]
    L3GD20_Read(GyroTempBuf, L3GD20_OUT_X_L_ADDR, 6);
 800215c:	2206      	movs	r2, #6
 800215e:	2128      	movs	r1, #40	; 0x28
 8002160:	68f8      	ldr	r0, [r7, #12]
 8002162:	f000 fe91 	bl	8002e88 <L3GD20_Read>
    LSM303DLHC_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_L_A, AccTempBuf, 6);
 8002166:	2306      	movs	r3, #6
 8002168:	68ba      	ldr	r2, [r7, #8]
 800216a:	2128      	movs	r1, #40	; 0x28
 800216c:	2032      	movs	r0, #50	; 0x32
 800216e:	f001 f887 	bl	8003280 <LSM303DLHC_Read>
    LSM303DLHC_Read(MAG_I2C_ADDRESS, LSM303DLHC_OUT_X_H_M, MagTempBuf, 6);
 8002172:	2306      	movs	r3, #6
 8002174:	687a      	ldr	r2, [r7, #4]
 8002176:	2103      	movs	r1, #3
 8002178:	203c      	movs	r0, #60	; 0x3c
 800217a:	f001 f881 	bl	8003280 <LSM303DLHC_Read>
}
 800217e:	bf00      	nop
 8002180:	3710      	adds	r7, #16
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}

08002186 <readRawGyro>:

void readRawGyro(uint8_t *GyroTempBuf) {
 8002186:	b580      	push	{r7, lr}
 8002188:	b082      	sub	sp, #8
 800218a:	af00      	add	r7, sp, #0
 800218c:	6078      	str	r0, [r7, #4]
    L3GD20_Read(GyroTempBuf, L3GD20_OUT_X_L_ADDR, 6);
 800218e:	2206      	movs	r2, #6
 8002190:	2128      	movs	r1, #40	; 0x28
 8002192:	6878      	ldr	r0, [r7, #4]
 8002194:	f000 fe78 	bl	8002e88 <L3GD20_Read>
}
 8002198:	bf00      	nop
 800219a:	3708      	adds	r7, #8
 800219c:	46bd      	mov	sp, r7
 800219e:	bd80      	pop	{r7, pc}

080021a0 <AHRS_GetValues>:

void AHRS_GetValues(float * val) {
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b082      	sub	sp, #8
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
    STM_EVAL_LEDOn(LED8);
 80021a8:	2005      	movs	r0, #5
 80021aa:	f007 ff45 	bl	800a038 <BSP_LED_On>
    uint8_t USART_TempBuf[100];
    uint8_t byteCounter = 0;
#endif //#if defined OUT_GYRO || defined OUT_ACCEL || defined OUT_MAG


    processGyroData(GyroBuffer, GyroTempBuffer);
 80021ae:	492b      	ldr	r1, [pc, #172]	; (800225c <AHRS_GetValues+0xbc>)
 80021b0:	482b      	ldr	r0, [pc, #172]	; (8002260 <AHRS_GetValues+0xc0>)
 80021b2:	f000 fa05 	bl	80025c0 <processGyroData>
    processAccelData(AccBuffer, AccTempBuffer);
 80021b6:	492b      	ldr	r1, [pc, #172]	; (8002264 <AHRS_GetValues+0xc4>)
 80021b8:	482b      	ldr	r0, [pc, #172]	; (8002268 <AHRS_GetValues+0xc8>)
 80021ba:	f000 fa87 	bl	80026cc <processAccelData>
    processMagnetoData(MagBuffer, MagTempBuffer);
 80021be:	492b      	ldr	r1, [pc, #172]	; (800226c <AHRS_GetValues+0xcc>)
 80021c0:	482b      	ldr	r0, [pc, #172]	; (8002270 <AHRS_GetValues+0xd0>)
 80021c2:	f000 fb03 	bl	80027cc <processMagnetoData>

    val[0] = - (GyroBuffer[1] - GyroCorrectionCoeffs[1]);
 80021c6:	4b26      	ldr	r3, [pc, #152]	; (8002260 <AHRS_GetValues+0xc0>)
 80021c8:	ed93 7a01 	vldr	s14, [r3, #4]
 80021cc:	4b29      	ldr	r3, [pc, #164]	; (8002274 <AHRS_GetValues+0xd4>)
 80021ce:	edd3 7a01 	vldr	s15, [r3, #4]
 80021d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021d6:	eef1 7a67 	vneg.f32	s15, s15
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	edc3 7a00 	vstr	s15, [r3]
    val[1] = GyroBuffer[0] - GyroCorrectionCoeffs[0];
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	3304      	adds	r3, #4
 80021e4:	4a1e      	ldr	r2, [pc, #120]	; (8002260 <AHRS_GetValues+0xc0>)
 80021e6:	ed92 7a00 	vldr	s14, [r2]
 80021ea:	4a22      	ldr	r2, [pc, #136]	; (8002274 <AHRS_GetValues+0xd4>)
 80021ec:	edd2 7a00 	vldr	s15, [r2]
 80021f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021f4:	edc3 7a00 	vstr	s15, [r3]
    val[2] = GyroBuffer[2] - GyroCorrectionCoeffs[2];
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	3308      	adds	r3, #8
 80021fc:	4a18      	ldr	r2, [pc, #96]	; (8002260 <AHRS_GetValues+0xc0>)
 80021fe:	ed92 7a02 	vldr	s14, [r2, #8]
 8002202:	4a1c      	ldr	r2, [pc, #112]	; (8002274 <AHRS_GetValues+0xd4>)
 8002204:	edd2 7a02 	vldr	s15, [r2, #8]
 8002208:	ee77 7a67 	vsub.f32	s15, s14, s15
 800220c:	edc3 7a00 	vstr	s15, [r3]
#ifdef OUT_GYRO
    byteCounter += sprintf((char*)(USART_TempBuf + byteCounter), "%f,%f,%f,", val[0], val[1], val[2]);
    //USART_printfWithDMA("%f,%f,%f,", val[0], val[1], val[2]);
#endif //#ifdef OUT_GYRO

    val[3] = AccBuffer[0];
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	330c      	adds	r3, #12
 8002214:	4a14      	ldr	r2, [pc, #80]	; (8002268 <AHRS_GetValues+0xc8>)
 8002216:	6812      	ldr	r2, [r2, #0]
 8002218:	601a      	str	r2, [r3, #0]
    val[4] = AccBuffer[1];
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	3310      	adds	r3, #16
 800221e:	4a12      	ldr	r2, [pc, #72]	; (8002268 <AHRS_GetValues+0xc8>)
 8002220:	6852      	ldr	r2, [r2, #4]
 8002222:	601a      	str	r2, [r3, #0]
    val[5] = AccBuffer[2];
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	3314      	adds	r3, #20
 8002228:	4a0f      	ldr	r2, [pc, #60]	; (8002268 <AHRS_GetValues+0xc8>)
 800222a:	6892      	ldr	r2, [r2, #8]
 800222c:	601a      	str	r2, [r3, #0]
#ifdef OUT_ACCEL
    byteCounter += sprintf((char*)(USART_TempBuf + byteCounter), "%f,%f,%f,", val[3], val[4], val[5]);
    //USART_printfWithDMA("%f,%f,%f,", val[3], val[4], val[5]);
#endif //#ifdef OUT_ACCEL

    val[6] = MagBuffer[0];
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	3318      	adds	r3, #24
 8002232:	4a0f      	ldr	r2, [pc, #60]	; (8002270 <AHRS_GetValues+0xd0>)
 8002234:	6812      	ldr	r2, [r2, #0]
 8002236:	601a      	str	r2, [r3, #0]
    val[7] = MagBuffer[1];
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	331c      	adds	r3, #28
 800223c:	4a0c      	ldr	r2, [pc, #48]	; (8002270 <AHRS_GetValues+0xd0>)
 800223e:	6852      	ldr	r2, [r2, #4]
 8002240:	601a      	str	r2, [r3, #0]
    val[8] = MagBuffer[2];
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	3320      	adds	r3, #32
 8002246:	4a0a      	ldr	r2, [pc, #40]	; (8002270 <AHRS_GetValues+0xd0>)
 8002248:	6892      	ldr	r2, [r2, #8]
 800224a:	601a      	str	r2, [r3, #0]
#if defined OUT_GYRO || defined OUT_ACCEL || defined OUT_MAG
    sprintf((char*)(USART_TempBuf + byteCounter), "\r\n");
    USART_printfWithDMA("%s", USART_TempBuf);
    //USART_printfWithDMA("\r\n");
#endif
    STM_EVAL_LEDOff(LED8);
 800224c:	2005      	movs	r0, #5
 800224e:	f007 ff0d 	bl	800a06c <BSP_LED_Off>

}
 8002252:	bf00      	nop
 8002254:	3708      	adds	r7, #8
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}
 800225a:	bf00      	nop
 800225c:	20000120 	.word	0x20000120
 8002260:	20000104 	.word	0x20000104
 8002264:	20000118 	.word	0x20000118
 8002268:	200000f8 	.word	0x200000f8
 800226c:	20000110 	.word	0x20000110
 8002270:	200000ec 	.word	0x200000ec
 8002274:	20000128 	.word	0x20000128

08002278 <UpdateGyroBias>:

void UpdateGyroBias() {
 8002278:	b580      	push	{r7, lr}
 800227a:	b082      	sub	sp, #8
 800227c:	af00      	add	r7, sp, #0

    int i = 0;
 800227e:	2300      	movs	r3, #0
 8002280:	607b      	str	r3, [r7, #4]

    HAL_Delay(1000);
 8002282:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002286:	f001 f941 	bl	800350c <HAL_Delay>

    for (i = 0; i < 100; i++) {
 800228a:	2300      	movs	r3, #0
 800228c:	607b      	str	r3, [r7, #4]
 800228e:	e02d      	b.n	80022ec <UpdateGyroBias+0x74>
        readRawGyro(GyroTempBuffer);
 8002290:	4829      	ldr	r0, [pc, #164]	; (8002338 <UpdateGyroBias+0xc0>)
 8002292:	f7ff ff78 	bl	8002186 <readRawGyro>
        processGyroData(GyroBuffer, GyroTempBuffer);
 8002296:	4928      	ldr	r1, [pc, #160]	; (8002338 <UpdateGyroBias+0xc0>)
 8002298:	4828      	ldr	r0, [pc, #160]	; (800233c <UpdateGyroBias+0xc4>)
 800229a:	f000 f991 	bl	80025c0 <processGyroData>
        GyroCorrectionCoeffs[0] += GyroBuffer[0];
 800229e:	4b28      	ldr	r3, [pc, #160]	; (8002340 <UpdateGyroBias+0xc8>)
 80022a0:	ed93 7a00 	vldr	s14, [r3]
 80022a4:	4b25      	ldr	r3, [pc, #148]	; (800233c <UpdateGyroBias+0xc4>)
 80022a6:	edd3 7a00 	vldr	s15, [r3]
 80022aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022ae:	4b24      	ldr	r3, [pc, #144]	; (8002340 <UpdateGyroBias+0xc8>)
 80022b0:	edc3 7a00 	vstr	s15, [r3]
        GyroCorrectionCoeffs[1] += GyroBuffer[1];
 80022b4:	4b22      	ldr	r3, [pc, #136]	; (8002340 <UpdateGyroBias+0xc8>)
 80022b6:	ed93 7a01 	vldr	s14, [r3, #4]
 80022ba:	4b20      	ldr	r3, [pc, #128]	; (800233c <UpdateGyroBias+0xc4>)
 80022bc:	edd3 7a01 	vldr	s15, [r3, #4]
 80022c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022c4:	4b1e      	ldr	r3, [pc, #120]	; (8002340 <UpdateGyroBias+0xc8>)
 80022c6:	edc3 7a01 	vstr	s15, [r3, #4]
        GyroCorrectionCoeffs[2] += GyroBuffer[2];
 80022ca:	4b1d      	ldr	r3, [pc, #116]	; (8002340 <UpdateGyroBias+0xc8>)
 80022cc:	ed93 7a02 	vldr	s14, [r3, #8]
 80022d0:	4b1a      	ldr	r3, [pc, #104]	; (800233c <UpdateGyroBias+0xc4>)
 80022d2:	edd3 7a02 	vldr	s15, [r3, #8]
 80022d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022da:	4b19      	ldr	r3, [pc, #100]	; (8002340 <UpdateGyroBias+0xc8>)
 80022dc:	edc3 7a02 	vstr	s15, [r3, #8]
        HAL_Delay(10);
 80022e0:	200a      	movs	r0, #10
 80022e2:	f001 f913 	bl	800350c <HAL_Delay>
    for (i = 0; i < 100; i++) {
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	3301      	adds	r3, #1
 80022ea:	607b      	str	r3, [r7, #4]
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2b63      	cmp	r3, #99	; 0x63
 80022f0:	ddce      	ble.n	8002290 <UpdateGyroBias+0x18>
    }
    GyroCorrectionCoeffs[0] /= 100.0f;
 80022f2:	4b13      	ldr	r3, [pc, #76]	; (8002340 <UpdateGyroBias+0xc8>)
 80022f4:	ed93 7a00 	vldr	s14, [r3]
 80022f8:	eddf 6a12 	vldr	s13, [pc, #72]	; 8002344 <UpdateGyroBias+0xcc>
 80022fc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002300:	4b0f      	ldr	r3, [pc, #60]	; (8002340 <UpdateGyroBias+0xc8>)
 8002302:	edc3 7a00 	vstr	s15, [r3]
    GyroCorrectionCoeffs[1] /= 100.0f;
 8002306:	4b0e      	ldr	r3, [pc, #56]	; (8002340 <UpdateGyroBias+0xc8>)
 8002308:	ed93 7a01 	vldr	s14, [r3, #4]
 800230c:	eddf 6a0d 	vldr	s13, [pc, #52]	; 8002344 <UpdateGyroBias+0xcc>
 8002310:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002314:	4b0a      	ldr	r3, [pc, #40]	; (8002340 <UpdateGyroBias+0xc8>)
 8002316:	edc3 7a01 	vstr	s15, [r3, #4]
    GyroCorrectionCoeffs[2] /= 100.0f;
 800231a:	4b09      	ldr	r3, [pc, #36]	; (8002340 <UpdateGyroBias+0xc8>)
 800231c:	ed93 7a02 	vldr	s14, [r3, #8]
 8002320:	eddf 6a08 	vldr	s13, [pc, #32]	; 8002344 <UpdateGyroBias+0xcc>
 8002324:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002328:	4b05      	ldr	r3, [pc, #20]	; (8002340 <UpdateGyroBias+0xc8>)
 800232a:	edc3 7a02 	vstr	s15, [r3, #8]
}
 800232e:	bf00      	nop
 8002330:	3708      	adds	r7, #8
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}
 8002336:	bf00      	nop
 8002338:	20000120 	.word	0x20000120
 800233c:	20000104 	.word	0x20000104
 8002340:	20000128 	.word	0x20000128
 8002344:	42c80000 	.word	0x42c80000

08002348 <Demo_GyroConfig>:
 * @brief  Configure the Mems to gyroscope application.
 * @param  None
 * @retval None
 */
void Demo_GyroConfig(void)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b084      	sub	sp, #16
 800234c:	af00      	add	r7, sp, #0
    L3GD20_InitTypeDef L3GD20_InitStructure;
    L3GD20_FilterConfigTypeDef L3GD20_FilterStructure;

    /* Configure Mems L3GD20 */
    L3GD20_InitStructure.Power_Mode = L3GD20_MODE_ACTIVE;
 800234e:	2308      	movs	r3, #8
 8002350:	723b      	strb	r3, [r7, #8]
    L3GD20_InitStructure.Output_DataRate = L3GD20_OUTPUT_DATARATE_3;
 8002352:	2380      	movs	r3, #128	; 0x80
 8002354:	727b      	strb	r3, [r7, #9]
    L3GD20_InitStructure.Axes_Enable = L3GD20_AXES_ENABLE;
 8002356:	2307      	movs	r3, #7
 8002358:	72bb      	strb	r3, [r7, #10]
    L3GD20_InitStructure.Band_Width = L3GD20_BANDWIDTH_4;
 800235a:	2330      	movs	r3, #48	; 0x30
 800235c:	72fb      	strb	r3, [r7, #11]
    L3GD20_InitStructure.BlockData_Update = L3GD20_BlockDataUpdate_Single;
 800235e:	2380      	movs	r3, #128	; 0x80
 8002360:	733b      	strb	r3, [r7, #12]
    L3GD20_InitStructure.Endianness = L3GD20_BLE_LSB;
 8002362:	2300      	movs	r3, #0
 8002364:	737b      	strb	r3, [r7, #13]
    L3GD20_InitStructure.Full_Scale = L3GD20_FULLSCALE_250;
 8002366:	2300      	movs	r3, #0
 8002368:	73bb      	strb	r3, [r7, #14]
    L3GD20_Init(&L3GD20_InitStructure);
 800236a:	f107 0308 	add.w	r3, r7, #8
 800236e:	4618      	mov	r0, r3
 8002370:	f000 fcb0 	bl	8002cd4 <L3GD20_Init>

    L3GD20_FilterStructure.HighPassFilter_Mode_Selection =L3GD20_HPM_REF_SIGNAL;
 8002374:	2310      	movs	r3, #16
 8002376:	713b      	strb	r3, [r7, #4]
    L3GD20_FilterStructure.HighPassFilter_CutOff_Frequency = L3GD20_HPFCF_5;
 8002378:	2305      	movs	r3, #5
 800237a:	717b      	strb	r3, [r7, #5]
    L3GD20_FilterConfig(&L3GD20_FilterStructure) ;
 800237c:	1d3b      	adds	r3, r7, #4
 800237e:	4618      	mov	r0, r3
 8002380:	f000 fd05 	bl	8002d8e <L3GD20_FilterConfig>

    L3GD20_FilterCmd(L3GD20_HIGHPASSFILTER_DISABLE);
 8002384:	2000      	movs	r0, #0
 8002386:	f000 fd27 	bl	8002dd8 <L3GD20_FilterCmd>

    L3GD20_INT2InterruptCmd(L3GD20_INT2INTERRUPT_ENABLE);
 800238a:	2008      	movs	r0, #8
 800238c:	f000 fcde 	bl	8002d4c <L3GD20_INT2InterruptCmd>

    uint8_t tmpreg = 0;
 8002390:	2300      	movs	r3, #0
 8002392:	70fb      	strb	r3, [r7, #3]
    L3GD20_Read(&tmpreg, L3GD20_CTRL_REG4_ADDR, 1);
 8002394:	1cfb      	adds	r3, r7, #3
 8002396:	2201      	movs	r2, #1
 8002398:	2123      	movs	r1, #35	; 0x23
 800239a:	4618      	mov	r0, r3
 800239c:	f000 fd74 	bl	8002e88 <L3GD20_Read>
    /* Switch the sensitivity value set in the CRTL4 */
    switch(tmpreg & 0x30)
 80023a0:	78fb      	ldrb	r3, [r7, #3]
 80023a2:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80023a6:	2b10      	cmp	r3, #16
 80023a8:	d007      	beq.n	80023ba <Demo_GyroConfig+0x72>
 80023aa:	2b20      	cmp	r3, #32
 80023ac:	d009      	beq.n	80023c2 <Demo_GyroConfig+0x7a>
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d10b      	bne.n	80023ca <Demo_GyroConfig+0x82>
    {
        case 0x00:
            GyroSensitivity=L3G_Sensitivity_250dps;
 80023b2:	4b0b      	ldr	r3, [pc, #44]	; (80023e0 <Demo_GyroConfig+0x98>)
 80023b4:	4a0b      	ldr	r2, [pc, #44]	; (80023e4 <Demo_GyroConfig+0x9c>)
 80023b6:	601a      	str	r2, [r3, #0]
            break;
 80023b8:	e007      	b.n	80023ca <Demo_GyroConfig+0x82>

        case 0x10:
            GyroSensitivity=L3G_Sensitivity_500dps;
 80023ba:	4b09      	ldr	r3, [pc, #36]	; (80023e0 <Demo_GyroConfig+0x98>)
 80023bc:	4a0a      	ldr	r2, [pc, #40]	; (80023e8 <Demo_GyroConfig+0xa0>)
 80023be:	601a      	str	r2, [r3, #0]
            break;
 80023c0:	e003      	b.n	80023ca <Demo_GyroConfig+0x82>

        case 0x20:
            GyroSensitivity=L3G_Sensitivity_2000dps;
 80023c2:	4b07      	ldr	r3, [pc, #28]	; (80023e0 <Demo_GyroConfig+0x98>)
 80023c4:	4a09      	ldr	r2, [pc, #36]	; (80023ec <Demo_GyroConfig+0xa4>)
 80023c6:	601a      	str	r2, [r3, #0]
            break;
 80023c8:	bf00      	nop
    }
    Gyro_LBEFlag = tmpreg & 0x40;
 80023ca:	78fb      	ldrb	r3, [r7, #3]
 80023cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023d0:	b2da      	uxtb	r2, r3
 80023d2:	4b07      	ldr	r3, [pc, #28]	; (80023f0 <Demo_GyroConfig+0xa8>)
 80023d4:	701a      	strb	r2, [r3, #0]
}
 80023d6:	bf00      	nop
 80023d8:	3710      	adds	r7, #16
 80023da:	46bd      	mov	sp, r7
 80023dc:	bd80      	pop	{r7, pc}
 80023de:	bf00      	nop
 80023e0:	200000e4 	.word	0x200000e4
 80023e4:	42e491ec 	.word	0x42e491ec
 80023e8:	42649254 	.word	0x42649254
 80023ec:	41648f5c 	.word	0x41648f5c
 80023f0:	200000e8 	.word	0x200000e8

080023f4 <Demo_CompassConfig>:
 * @brief  Configure the Mems to compass application.
 * @param  None
 * @retval None
 */
void Demo_CompassConfig(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b086      	sub	sp, #24
 80023f8:	af00      	add	r7, sp, #0
    LSM303DLHCMag_InitTypeDef LSM303DLHC_InitStructure;
    LSM303DLHCAcc_InitTypeDef LSM303DLHCAcc_InitStructure;
    LSM303DLHCAcc_FilterConfigTypeDef LSM303DLHCFilter_InitStructure;

    /* Configure MEMS magnetometer main parameters: temp, working mode, full Scale and Data rate */
    LSM303DLHC_InitStructure.Temperature_Sensor = LSM303DLHC_TEMPSENSOR_DISABLE;
 80023fa:	2300      	movs	r3, #0
 80023fc:	753b      	strb	r3, [r7, #20]
    LSM303DLHC_InitStructure.MagOutput_DataRate =LSM303DLHC_ODR_220_HZ ;
 80023fe:	231c      	movs	r3, #28
 8002400:	757b      	strb	r3, [r7, #21]
    LSM303DLHC_InitStructure.MagFull_Scale = LSM303DLHC_FS_1_3_GA;
 8002402:	2320      	movs	r3, #32
 8002404:	75fb      	strb	r3, [r7, #23]
    LSM303DLHC_InitStructure.Working_Mode = LSM303DLHC_CONTINUOS_CONVERSION; //DO NOT CHANGE - IT DOES ONLY ONE CONVERSIO AND STOPS
 8002406:	2300      	movs	r3, #0
 8002408:	75bb      	strb	r3, [r7, #22]
    LSM303DLHC_MagInit(&LSM303DLHC_InitStructure);
 800240a:	f107 0314 	add.w	r3, r7, #20
 800240e:	4618      	mov	r0, r3
 8002410:	f000 fec4 	bl	800319c <LSM303DLHC_MagInit>

    /* Fill the accelerometer structure */
    LSM303DLHCAcc_InitStructure.Power_Mode = LSM303DLHC_NORMAL_MODE; // normal or low power mode
 8002414:	2300      	movs	r3, #0
 8002416:	733b      	strb	r3, [r7, #12]
    LSM303DLHCAcc_InitStructure.AccOutput_DataRate = LSM303DLHC_ODR_1344_HZ;
 8002418:	2390      	movs	r3, #144	; 0x90
 800241a:	737b      	strb	r3, [r7, #13]
    LSM303DLHCAcc_InitStructure.Axes_Enable= LSM303DLHC_AXES_ENABLE; // all axes are enabled
 800241c:	2307      	movs	r3, #7
 800241e:	73bb      	strb	r3, [r7, #14]
    LSM303DLHCAcc_InitStructure.AccFull_Scale = LSM303DLHC_FULLSCALE_2G; //2G, 4G, 8G, 16G
 8002420:	2300      	movs	r3, #0
 8002422:	74bb      	strb	r3, [r7, #18]
    LSM303DLHCAcc_InitStructure.BlockData_Update = LSM303DLHC_BlockUpdate_Continous; // Single or Continous
 8002424:	2300      	movs	r3, #0
 8002426:	743b      	strb	r3, [r7, #16]
    LSM303DLHCAcc_InitStructure.Endianness=LSM303DLHC_BLE_LSB;
 8002428:	2300      	movs	r3, #0
 800242a:	747b      	strb	r3, [r7, #17]
    LSM303DLHCAcc_InitStructure.High_Resolution=LSM303DLHC_HR_ENABLE; // High resolution enable
 800242c:	2308      	movs	r3, #8
 800242e:	73fb      	strb	r3, [r7, #15]
    /* Configure the accelerometer main parameters */
    LSM303DLHC_AccInit(&LSM303DLHCAcc_InitStructure);
 8002430:	f107 030c 	add.w	r3, r7, #12
 8002434:	4618      	mov	r0, r3
 8002436:	f000 fe27 	bl	8003088 <LSM303DLHC_AccInit>

    /* Fill the accelerometer LPF structure */
    LSM303DLHCFilter_InitStructure.HighPassFilter_Mode_Selection = LSM303DLHC_HPM_NORMAL_MODE;
 800243a:	2380      	movs	r3, #128	; 0x80
 800243c:	723b      	strb	r3, [r7, #8]
    LSM303DLHCFilter_InitStructure.HighPassFilter_CutOff_Frequency = LSM303DLHC_HPFCF_64; // 8, 16, 32, 64
 800243e:	2330      	movs	r3, #48	; 0x30
 8002440:	727b      	strb	r3, [r7, #9]
    LSM303DLHCFilter_InitStructure.HighPassFilter_AOI1 = LSM303DLHC_HPF_AOI1_DISABLE;
 8002442:	2300      	movs	r3, #0
 8002444:	72bb      	strb	r3, [r7, #10]
    LSM303DLHCFilter_InitStructure.HighPassFilter_AOI2 = LSM303DLHC_HPF_AOI2_DISABLE;
 8002446:	2300      	movs	r3, #0
 8002448:	72fb      	strb	r3, [r7, #11]

    /* Configure the accelerometer LPF main parameters */
    LSM303DLHC_AccFilterConfig(&LSM303DLHCFilter_InitStructure);
 800244a:	f107 0308 	add.w	r3, r7, #8
 800244e:	4618      	mov	r0, r3
 8002450:	f000 fe56 	bl	8003100 <LSM303DLHC_AccFilterConfig>

    LSM303DLHC_AccFilterCmd(LSM303DLHC_HIGHPASSFILTER_DISABLE);
 8002454:	2000      	movs	r0, #0
 8002456:	f000 fe80 	bl	800315a <LSM303DLHC_AccFilterCmd>

    uint8_t CTRLB = 0;
 800245a:	2300      	movs	r3, #0
 800245c:	71fb      	strb	r3, [r7, #7]
    LSM303DLHC_Read(MAG_I2C_ADDRESS, LSM303DLHC_CRB_REG_M, &CTRLB, 1);
 800245e:	1dfa      	adds	r2, r7, #7
 8002460:	2301      	movs	r3, #1
 8002462:	2101      	movs	r1, #1
 8002464:	203c      	movs	r0, #60	; 0x3c
 8002466:	f000 ff0b 	bl	8003280 <LSM303DLHC_Read>

    /* Switch the sensitivity set in the CRTLB*/
    switch(CTRLB & 0xE0)
 800246a:	79fb      	ldrb	r3, [r7, #7]
 800246c:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 8002470:	2b80      	cmp	r3, #128	; 0x80
 8002472:	d02a      	beq.n	80024ca <Demo_CompassConfig+0xd6>
 8002474:	2b80      	cmp	r3, #128	; 0x80
 8002476:	dc06      	bgt.n	8002486 <Demo_CompassConfig+0x92>
 8002478:	2b40      	cmp	r3, #64	; 0x40
 800247a:	d014      	beq.n	80024a6 <Demo_CompassConfig+0xb2>
 800247c:	2b60      	cmp	r3, #96	; 0x60
 800247e:	d01b      	beq.n	80024b8 <Demo_CompassConfig+0xc4>
 8002480:	2b20      	cmp	r3, #32
 8002482:	d007      	beq.n	8002494 <Demo_CompassConfig+0xa0>
 8002484:	e043      	b.n	800250e <Demo_CompassConfig+0x11a>
 8002486:	2bc0      	cmp	r3, #192	; 0xc0
 8002488:	d031      	beq.n	80024ee <Demo_CompassConfig+0xfa>
 800248a:	2be0      	cmp	r3, #224	; 0xe0
 800248c:	d038      	beq.n	8002500 <Demo_CompassConfig+0x10c>
 800248e:	2ba0      	cmp	r3, #160	; 0xa0
 8002490:	d024      	beq.n	80024dc <Demo_CompassConfig+0xe8>
 8002492:	e03c      	b.n	800250e <Demo_CompassConfig+0x11a>
    {
        case LSM303DLHC_FS_1_3_GA:
            Magn_Sensitivity_XY = LSM303DLHC_M_SENSITIVITY_XY_1_3Ga;
 8002494:	4b44      	ldr	r3, [pc, #272]	; (80025a8 <Demo_CompassConfig+0x1b4>)
 8002496:	f240 424c 	movw	r2, #1100	; 0x44c
 800249a:	801a      	strh	r2, [r3, #0]
            Magn_Sensitivity_Z = LSM303DLHC_M_SENSITIVITY_Z_1_3Ga;
 800249c:	4b43      	ldr	r3, [pc, #268]	; (80025ac <Demo_CompassConfig+0x1b8>)
 800249e:	f44f 7275 	mov.w	r2, #980	; 0x3d4
 80024a2:	801a      	strh	r2, [r3, #0]
            break;
 80024a4:	e033      	b.n	800250e <Demo_CompassConfig+0x11a>
        case LSM303DLHC_FS_1_9_GA:
            Magn_Sensitivity_XY = LSM303DLHC_M_SENSITIVITY_XY_1_9Ga;
 80024a6:	4b40      	ldr	r3, [pc, #256]	; (80025a8 <Demo_CompassConfig+0x1b4>)
 80024a8:	f240 3257 	movw	r2, #855	; 0x357
 80024ac:	801a      	strh	r2, [r3, #0]
            Magn_Sensitivity_Z = LSM303DLHC_M_SENSITIVITY_Z_1_9Ga;
 80024ae:	4b3f      	ldr	r3, [pc, #252]	; (80025ac <Demo_CompassConfig+0x1b8>)
 80024b0:	f44f 723e 	mov.w	r2, #760	; 0x2f8
 80024b4:	801a      	strh	r2, [r3, #0]
            break;
 80024b6:	e02a      	b.n	800250e <Demo_CompassConfig+0x11a>
        case LSM303DLHC_FS_2_5_GA:
            Magn_Sensitivity_XY = LSM303DLHC_M_SENSITIVITY_XY_2_5Ga;
 80024b8:	4b3b      	ldr	r3, [pc, #236]	; (80025a8 <Demo_CompassConfig+0x1b4>)
 80024ba:	f240 229e 	movw	r2, #670	; 0x29e
 80024be:	801a      	strh	r2, [r3, #0]
            Magn_Sensitivity_Z = LSM303DLHC_M_SENSITIVITY_Z_2_5Ga;
 80024c0:	4b3a      	ldr	r3, [pc, #232]	; (80025ac <Demo_CompassConfig+0x1b8>)
 80024c2:	f44f 7216 	mov.w	r2, #600	; 0x258
 80024c6:	801a      	strh	r2, [r3, #0]
            break;
 80024c8:	e021      	b.n	800250e <Demo_CompassConfig+0x11a>
        case LSM303DLHC_FS_4_0_GA:
            Magn_Sensitivity_XY = LSM303DLHC_M_SENSITIVITY_XY_4Ga;
 80024ca:	4b37      	ldr	r3, [pc, #220]	; (80025a8 <Demo_CompassConfig+0x1b4>)
 80024cc:	f44f 72e1 	mov.w	r2, #450	; 0x1c2
 80024d0:	801a      	strh	r2, [r3, #0]
            Magn_Sensitivity_Z = LSM303DLHC_M_SENSITIVITY_Z_4Ga;
 80024d2:	4b36      	ldr	r3, [pc, #216]	; (80025ac <Demo_CompassConfig+0x1b8>)
 80024d4:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80024d8:	801a      	strh	r2, [r3, #0]
            break;
 80024da:	e018      	b.n	800250e <Demo_CompassConfig+0x11a>
        case LSM303DLHC_FS_4_7_GA:
            Magn_Sensitivity_XY = LSM303DLHC_M_SENSITIVITY_XY_4_7Ga;
 80024dc:	4b32      	ldr	r3, [pc, #200]	; (80025a8 <Demo_CompassConfig+0x1b4>)
 80024de:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80024e2:	801a      	strh	r2, [r3, #0]
            Magn_Sensitivity_Z = LSM303DLHC_M_SENSITIVITY_Z_4_7Ga;
 80024e4:	4b31      	ldr	r3, [pc, #196]	; (80025ac <Demo_CompassConfig+0x1b8>)
 80024e6:	f240 1263 	movw	r2, #355	; 0x163
 80024ea:	801a      	strh	r2, [r3, #0]
            break;
 80024ec:	e00f      	b.n	800250e <Demo_CompassConfig+0x11a>
        case LSM303DLHC_FS_5_6_GA:
            Magn_Sensitivity_XY = LSM303DLHC_M_SENSITIVITY_XY_5_6Ga;
 80024ee:	4b2e      	ldr	r3, [pc, #184]	; (80025a8 <Demo_CompassConfig+0x1b4>)
 80024f0:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 80024f4:	801a      	strh	r2, [r3, #0]
            Magn_Sensitivity_Z = LSM303DLHC_M_SENSITIVITY_Z_5_6Ga;
 80024f6:	4b2d      	ldr	r3, [pc, #180]	; (80025ac <Demo_CompassConfig+0x1b8>)
 80024f8:	f240 1227 	movw	r2, #295	; 0x127
 80024fc:	801a      	strh	r2, [r3, #0]
            break;
 80024fe:	e006      	b.n	800250e <Demo_CompassConfig+0x11a>
        case LSM303DLHC_FS_8_1_GA:
            Magn_Sensitivity_XY = LSM303DLHC_M_SENSITIVITY_XY_8_1Ga;
 8002500:	4b29      	ldr	r3, [pc, #164]	; (80025a8 <Demo_CompassConfig+0x1b4>)
 8002502:	22e6      	movs	r2, #230	; 0xe6
 8002504:	801a      	strh	r2, [r3, #0]
            Magn_Sensitivity_Z = LSM303DLHC_M_SENSITIVITY_Z_8_1Ga;
 8002506:	4b29      	ldr	r3, [pc, #164]	; (80025ac <Demo_CompassConfig+0x1b8>)
 8002508:	22cd      	movs	r2, #205	; 0xcd
 800250a:	801a      	strh	r2, [r3, #0]
            break;
 800250c:	bf00      	nop
    }

    uint8_t ctrlx[2];
    /* Read the register content */
    LSM303DLHC_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A, ctrlx, 2);
 800250e:	1d3a      	adds	r2, r7, #4
 8002510:	2302      	movs	r3, #2
 8002512:	2123      	movs	r1, #35	; 0x23
 8002514:	2032      	movs	r0, #50	; 0x32
 8002516:	f000 feb3 	bl	8003280 <LSM303DLHC_Read>

    if(ctrlx[1]&0x40)
 800251a:	797b      	ldrb	r3, [r7, #5]
 800251c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002520:	2b00      	cmp	r3, #0
 8002522:	d007      	beq.n	8002534 <Demo_CompassConfig+0x140>
    {
        Accel_cDivider=64;
 8002524:	4b22      	ldr	r3, [pc, #136]	; (80025b0 <Demo_CompassConfig+0x1bc>)
 8002526:	2240      	movs	r2, #64	; 0x40
 8002528:	701a      	strb	r2, [r3, #0]
        LSM_Acc_Sensitivity = 0.25;
 800252a:	4b22      	ldr	r3, [pc, #136]	; (80025b4 <Demo_CompassConfig+0x1c0>)
 800252c:	f04f 527a 	mov.w	r2, #1048576000	; 0x3e800000
 8002530:	601a      	str	r2, [r3, #0]
 8002532:	e024      	b.n	800257e <Demo_CompassConfig+0x18a>
    }
    else
    {
        Accel_cDivider=16;
 8002534:	4b1e      	ldr	r3, [pc, #120]	; (80025b0 <Demo_CompassConfig+0x1bc>)
 8002536:	2210      	movs	r2, #16
 8002538:	701a      	strb	r2, [r3, #0]
        /* normal mode */
        /* switch the sensitivity value set in the CRTL4*/
        switch(ctrlx[0] & 0x30)
 800253a:	793b      	ldrb	r3, [r7, #4]
 800253c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002540:	2b10      	cmp	r3, #16
 8002542:	d00e      	beq.n	8002562 <Demo_CompassConfig+0x16e>
 8002544:	2b10      	cmp	r3, #16
 8002546:	dc02      	bgt.n	800254e <Demo_CompassConfig+0x15a>
 8002548:	2b00      	cmp	r3, #0
 800254a:	d005      	beq.n	8002558 <Demo_CompassConfig+0x164>
 800254c:	e017      	b.n	800257e <Demo_CompassConfig+0x18a>
 800254e:	2b20      	cmp	r3, #32
 8002550:	d00c      	beq.n	800256c <Demo_CompassConfig+0x178>
 8002552:	2b30      	cmp	r3, #48	; 0x30
 8002554:	d00f      	beq.n	8002576 <Demo_CompassConfig+0x182>
 8002556:	e012      	b.n	800257e <Demo_CompassConfig+0x18a>
        {
            case LSM303DLHC_FULLSCALE_2G:
                LSM_Acc_Sensitivity = LSM_Acc_Sensitivity_2g;
 8002558:	4b16      	ldr	r3, [pc, #88]	; (80025b4 <Demo_CompassConfig+0x1c0>)
 800255a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800255e:	601a      	str	r2, [r3, #0]
                break;
 8002560:	e00d      	b.n	800257e <Demo_CompassConfig+0x18a>
            case LSM303DLHC_FULLSCALE_4G:
                LSM_Acc_Sensitivity = LSM_Acc_Sensitivity_4g;
 8002562:	4b14      	ldr	r3, [pc, #80]	; (80025b4 <Demo_CompassConfig+0x1c0>)
 8002564:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8002568:	601a      	str	r2, [r3, #0]
                break;
 800256a:	e008      	b.n	800257e <Demo_CompassConfig+0x18a>
            case LSM303DLHC_FULLSCALE_8G:
                LSM_Acc_Sensitivity = LSM_Acc_Sensitivity_8g;
 800256c:	4b11      	ldr	r3, [pc, #68]	; (80025b4 <Demo_CompassConfig+0x1c0>)
 800256e:	f04f 527a 	mov.w	r2, #1048576000	; 0x3e800000
 8002572:	601a      	str	r2, [r3, #0]
                break;
 8002574:	e003      	b.n	800257e <Demo_CompassConfig+0x18a>
            case LSM303DLHC_FULLSCALE_16G:
                LSM_Acc_Sensitivity = LSM_Acc_Sensitivity_16g;
 8002576:	4b0f      	ldr	r3, [pc, #60]	; (80025b4 <Demo_CompassConfig+0x1c0>)
 8002578:	4a0f      	ldr	r2, [pc, #60]	; (80025b8 <Demo_CompassConfig+0x1c4>)
 800257a:	601a      	str	r2, [r3, #0]
                break;
 800257c:	bf00      	nop
        }
    }
    Accel_LBEorFIFOFlag = (ctrlx[0] & 0x40) || (ctrlx[1] & 0x40);
 800257e:	793b      	ldrb	r3, [r7, #4]
 8002580:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002584:	2b00      	cmp	r3, #0
 8002586:	d104      	bne.n	8002592 <Demo_CompassConfig+0x19e>
 8002588:	797b      	ldrb	r3, [r7, #5]
 800258a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800258e:	2b00      	cmp	r3, #0
 8002590:	d001      	beq.n	8002596 <Demo_CompassConfig+0x1a2>
 8002592:	2301      	movs	r3, #1
 8002594:	e000      	b.n	8002598 <Demo_CompassConfig+0x1a4>
 8002596:	2300      	movs	r3, #0
 8002598:	b2da      	uxtb	r2, r3
 800259a:	4b08      	ldr	r3, [pc, #32]	; (80025bc <Demo_CompassConfig+0x1c8>)
 800259c:	701a      	strb	r2, [r3, #0]
}
 800259e:	bf00      	nop
 80025a0:	3718      	adds	r7, #24
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	200000e0 	.word	0x200000e0
 80025ac:	200000e2 	.word	0x200000e2
 80025b0:	20000170 	.word	0x20000170
 80025b4:	20000008 	.word	0x20000008
 80025b8:	3daacd9f 	.word	0x3daacd9f
 80025bc:	200000ea 	.word	0x200000ea

080025c0 <processGyroData>:



void processGyroData(float *GyroBuf, uint8_t *GyroTempBuf) {
 80025c0:	b480      	push	{r7}
 80025c2:	b087      	sub	sp, #28
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
 80025c8:	6039      	str	r1, [r7, #0]
    int16_t RawData[3] = {0};
 80025ca:	f107 030c 	add.w	r3, r7, #12
 80025ce:	2200      	movs	r2, #0
 80025d0:	601a      	str	r2, [r3, #0]
 80025d2:	809a      	strh	r2, [r3, #4]
    int i = 0;
 80025d4:	2300      	movs	r3, #0
 80025d6:	617b      	str	r3, [r7, #20]

    /* check in the control register 4 the data alignment (Big Endian or Little Endian)*/
    if(!(Gyro_LBEFlag))
 80025d8:	4b37      	ldr	r3, [pc, #220]	; (80026b8 <processGyroData+0xf8>)
 80025da:	781b      	ldrb	r3, [r3, #0]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d123      	bne.n	8002628 <processGyroData+0x68>
    {
        for(i=0; i<3; i++)
 80025e0:	2300      	movs	r3, #0
 80025e2:	617b      	str	r3, [r7, #20]
 80025e4:	e01c      	b.n	8002620 <processGyroData+0x60>
        {
            RawData[i]=(int16_t)(((uint16_t)GyroTempBuf[2*i+1] << 8) + GyroTempBuf[2*i]);
 80025e6:	697b      	ldr	r3, [r7, #20]
 80025e8:	005b      	lsls	r3, r3, #1
 80025ea:	3301      	adds	r3, #1
 80025ec:	683a      	ldr	r2, [r7, #0]
 80025ee:	4413      	add	r3, r2
 80025f0:	781b      	ldrb	r3, [r3, #0]
 80025f2:	b29b      	uxth	r3, r3
 80025f4:	021b      	lsls	r3, r3, #8
 80025f6:	b29a      	uxth	r2, r3
 80025f8:	697b      	ldr	r3, [r7, #20]
 80025fa:	005b      	lsls	r3, r3, #1
 80025fc:	4619      	mov	r1, r3
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	440b      	add	r3, r1
 8002602:	781b      	ldrb	r3, [r3, #0]
 8002604:	b29b      	uxth	r3, r3
 8002606:	4413      	add	r3, r2
 8002608:	b29b      	uxth	r3, r3
 800260a:	b21a      	sxth	r2, r3
 800260c:	697b      	ldr	r3, [r7, #20]
 800260e:	005b      	lsls	r3, r3, #1
 8002610:	f107 0118 	add.w	r1, r7, #24
 8002614:	440b      	add	r3, r1
 8002616:	f823 2c0c 	strh.w	r2, [r3, #-12]
        for(i=0; i<3; i++)
 800261a:	697b      	ldr	r3, [r7, #20]
 800261c:	3301      	adds	r3, #1
 800261e:	617b      	str	r3, [r7, #20]
 8002620:	697b      	ldr	r3, [r7, #20]
 8002622:	2b02      	cmp	r3, #2
 8002624:	dddf      	ble.n	80025e6 <processGyroData+0x26>
 8002626:	e022      	b.n	800266e <processGyroData+0xae>
        }
    }
    else
    {
        for(i=0; i<3; i++)
 8002628:	2300      	movs	r3, #0
 800262a:	617b      	str	r3, [r7, #20]
 800262c:	e01c      	b.n	8002668 <processGyroData+0xa8>
        {
            RawData[i]=(int16_t)(((uint16_t)GyroTempBuf[2*i] << 8) + GyroTempBuf[2*i+1]);
 800262e:	697b      	ldr	r3, [r7, #20]
 8002630:	005b      	lsls	r3, r3, #1
 8002632:	461a      	mov	r2, r3
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	4413      	add	r3, r2
 8002638:	781b      	ldrb	r3, [r3, #0]
 800263a:	b29b      	uxth	r3, r3
 800263c:	021b      	lsls	r3, r3, #8
 800263e:	b29a      	uxth	r2, r3
 8002640:	697b      	ldr	r3, [r7, #20]
 8002642:	005b      	lsls	r3, r3, #1
 8002644:	3301      	adds	r3, #1
 8002646:	6839      	ldr	r1, [r7, #0]
 8002648:	440b      	add	r3, r1
 800264a:	781b      	ldrb	r3, [r3, #0]
 800264c:	b29b      	uxth	r3, r3
 800264e:	4413      	add	r3, r2
 8002650:	b29b      	uxth	r3, r3
 8002652:	b21a      	sxth	r2, r3
 8002654:	697b      	ldr	r3, [r7, #20]
 8002656:	005b      	lsls	r3, r3, #1
 8002658:	f107 0118 	add.w	r1, r7, #24
 800265c:	440b      	add	r3, r1
 800265e:	f823 2c0c 	strh.w	r2, [r3, #-12]
        for(i=0; i<3; i++)
 8002662:	697b      	ldr	r3, [r7, #20]
 8002664:	3301      	adds	r3, #1
 8002666:	617b      	str	r3, [r7, #20]
 8002668:	697b      	ldr	r3, [r7, #20]
 800266a:	2b02      	cmp	r3, #2
 800266c:	dddf      	ble.n	800262e <processGyroData+0x6e>
        }
    }


    /* divide by sensitivity */
    for(i=0; i<3; i++)
 800266e:	2300      	movs	r3, #0
 8002670:	617b      	str	r3, [r7, #20]
 8002672:	e018      	b.n	80026a6 <processGyroData+0xe6>
    {
        GyroBuf[i]=(float)RawData[i]/GyroSensitivity;
 8002674:	697b      	ldr	r3, [r7, #20]
 8002676:	009b      	lsls	r3, r3, #2
 8002678:	687a      	ldr	r2, [r7, #4]
 800267a:	441a      	add	r2, r3
 800267c:	697b      	ldr	r3, [r7, #20]
 800267e:	005b      	lsls	r3, r3, #1
 8002680:	f107 0118 	add.w	r1, r7, #24
 8002684:	440b      	add	r3, r1
 8002686:	f933 3c0c 	ldrsh.w	r3, [r3, #-12]
 800268a:	ee07 3a90 	vmov	s15, r3
 800268e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002692:	4b0a      	ldr	r3, [pc, #40]	; (80026bc <processGyroData+0xfc>)
 8002694:	ed93 7a00 	vldr	s14, [r3]
 8002698:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800269c:	edc2 7a00 	vstr	s15, [r2]
    for(i=0; i<3; i++)
 80026a0:	697b      	ldr	r3, [r7, #20]
 80026a2:	3301      	adds	r3, #1
 80026a4:	617b      	str	r3, [r7, #20]
 80026a6:	697b      	ldr	r3, [r7, #20]
 80026a8:	2b02      	cmp	r3, #2
 80026aa:	dde3      	ble.n	8002674 <processGyroData+0xb4>
    }
}
 80026ac:	bf00      	nop
 80026ae:	371c      	adds	r7, #28
 80026b0:	46bd      	mov	sp, r7
 80026b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b6:	4770      	bx	lr
 80026b8:	200000e8 	.word	0x200000e8
 80026bc:	200000e4 	.word	0x200000e4

080026c0 <GyroExtiConfig>:

void GyroExtiConfig(void){
 80026c0:	b580      	push	{r7, lr}
 80026c2:	af00      	add	r7, sp, #0
    L3GD20_ExtiConfig();
 80026c4:	f000 fcb2 	bl	800302c <L3GD20_ExtiConfig>
}
 80026c8:	bf00      	nop
 80026ca:	bd80      	pop	{r7, pc}

080026cc <processAccelData>:

void processAccelData(float *AccBuf, uint8_t *AccelTempBuf) {
 80026cc:	b480      	push	{r7}
 80026ce:	b085      	sub	sp, #20
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
 80026d4:	6039      	str	r1, [r7, #0]
    int16_t pnRawData[3];
    uint8_t i;


    /* check in the control register4 the data alignment*/
    if(!Accel_LBEorFIFOFlag) /* Little Endian Mode or FIFO mode */
 80026d6:	4b3a      	ldr	r3, [pc, #232]	; (80027c0 <processAccelData+0xf4>)
 80026d8:	781b      	ldrb	r3, [r3, #0]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d125      	bne.n	800272a <processAccelData+0x5e>
    {
        for(i=0; i<3; i++)
 80026de:	2300      	movs	r3, #0
 80026e0:	73fb      	strb	r3, [r7, #15]
 80026e2:	e01e      	b.n	8002722 <processAccelData+0x56>
        {
            pnRawData[i]=((int16_t)((uint16_t)AccelTempBuf[2*i+1] << 8) + AccelTempBuf[2*i])/Accel_cDivider;
 80026e4:	7bfb      	ldrb	r3, [r7, #15]
 80026e6:	7bfa      	ldrb	r2, [r7, #15]
 80026e8:	0052      	lsls	r2, r2, #1
 80026ea:	3201      	adds	r2, #1
 80026ec:	6839      	ldr	r1, [r7, #0]
 80026ee:	440a      	add	r2, r1
 80026f0:	7812      	ldrb	r2, [r2, #0]
 80026f2:	0212      	lsls	r2, r2, #8
 80026f4:	b212      	sxth	r2, r2
 80026f6:	4611      	mov	r1, r2
 80026f8:	7bfa      	ldrb	r2, [r7, #15]
 80026fa:	0052      	lsls	r2, r2, #1
 80026fc:	4610      	mov	r0, r2
 80026fe:	683a      	ldr	r2, [r7, #0]
 8002700:	4402      	add	r2, r0
 8002702:	7812      	ldrb	r2, [r2, #0]
 8002704:	440a      	add	r2, r1
 8002706:	492f      	ldr	r1, [pc, #188]	; (80027c4 <processAccelData+0xf8>)
 8002708:	7809      	ldrb	r1, [r1, #0]
 800270a:	fb92 f2f1 	sdiv	r2, r2, r1
 800270e:	b212      	sxth	r2, r2
 8002710:	005b      	lsls	r3, r3, #1
 8002712:	f107 0110 	add.w	r1, r7, #16
 8002716:	440b      	add	r3, r1
 8002718:	f823 2c08 	strh.w	r2, [r3, #-8]
        for(i=0; i<3; i++)
 800271c:	7bfb      	ldrb	r3, [r7, #15]
 800271e:	3301      	adds	r3, #1
 8002720:	73fb      	strb	r3, [r7, #15]
 8002722:	7bfb      	ldrb	r3, [r7, #15]
 8002724:	2b02      	cmp	r3, #2
 8002726:	d9dd      	bls.n	80026e4 <processAccelData+0x18>
 8002728:	e024      	b.n	8002774 <processAccelData+0xa8>
        }
    }
    else /* Big Endian Mode */
    {
        for(i=0; i<3; i++)
 800272a:	2300      	movs	r3, #0
 800272c:	73fb      	strb	r3, [r7, #15]
 800272e:	e01e      	b.n	800276e <processAccelData+0xa2>
            pnRawData[i]=((int16_t)((uint16_t)AccelTempBuf[2*i] << 8) + AccelTempBuf[2*i+1])/Accel_cDivider;
 8002730:	7bfb      	ldrb	r3, [r7, #15]
 8002732:	7bfa      	ldrb	r2, [r7, #15]
 8002734:	0052      	lsls	r2, r2, #1
 8002736:	4611      	mov	r1, r2
 8002738:	683a      	ldr	r2, [r7, #0]
 800273a:	440a      	add	r2, r1
 800273c:	7812      	ldrb	r2, [r2, #0]
 800273e:	0212      	lsls	r2, r2, #8
 8002740:	b212      	sxth	r2, r2
 8002742:	4610      	mov	r0, r2
 8002744:	7bfa      	ldrb	r2, [r7, #15]
 8002746:	0052      	lsls	r2, r2, #1
 8002748:	3201      	adds	r2, #1
 800274a:	6839      	ldr	r1, [r7, #0]
 800274c:	440a      	add	r2, r1
 800274e:	7812      	ldrb	r2, [r2, #0]
 8002750:	4402      	add	r2, r0
 8002752:	491c      	ldr	r1, [pc, #112]	; (80027c4 <processAccelData+0xf8>)
 8002754:	7809      	ldrb	r1, [r1, #0]
 8002756:	fb92 f2f1 	sdiv	r2, r2, r1
 800275a:	b212      	sxth	r2, r2
 800275c:	005b      	lsls	r3, r3, #1
 800275e:	f107 0110 	add.w	r1, r7, #16
 8002762:	440b      	add	r3, r1
 8002764:	f823 2c08 	strh.w	r2, [r3, #-8]
        for(i=0; i<3; i++)
 8002768:	7bfb      	ldrb	r3, [r7, #15]
 800276a:	3301      	adds	r3, #1
 800276c:	73fb      	strb	r3, [r7, #15]
 800276e:	7bfb      	ldrb	r3, [r7, #15]
 8002770:	2b02      	cmp	r3, #2
 8002772:	d9dd      	bls.n	8002730 <processAccelData+0x64>
    }

    /* Obtain the mg value for the three axis */
    for(i=0; i<3; i++)
 8002774:	2300      	movs	r3, #0
 8002776:	73fb      	strb	r3, [r7, #15]
 8002778:	e018      	b.n	80027ac <processAccelData+0xe0>
    {
        AccBuf[i]=(float)pnRawData[i]/LSM_Acc_Sensitivity;
 800277a:	7bfb      	ldrb	r3, [r7, #15]
 800277c:	009b      	lsls	r3, r3, #2
 800277e:	687a      	ldr	r2, [r7, #4]
 8002780:	441a      	add	r2, r3
 8002782:	7bfb      	ldrb	r3, [r7, #15]
 8002784:	005b      	lsls	r3, r3, #1
 8002786:	f107 0110 	add.w	r1, r7, #16
 800278a:	440b      	add	r3, r1
 800278c:	f933 3c08 	ldrsh.w	r3, [r3, #-8]
 8002790:	ee07 3a90 	vmov	s15, r3
 8002794:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002798:	4b0b      	ldr	r3, [pc, #44]	; (80027c8 <processAccelData+0xfc>)
 800279a:	ed93 7a00 	vldr	s14, [r3]
 800279e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80027a2:	edc2 7a00 	vstr	s15, [r2]
    for(i=0; i<3; i++)
 80027a6:	7bfb      	ldrb	r3, [r7, #15]
 80027a8:	3301      	adds	r3, #1
 80027aa:	73fb      	strb	r3, [r7, #15]
 80027ac:	7bfb      	ldrb	r3, [r7, #15]
 80027ae:	2b02      	cmp	r3, #2
 80027b0:	d9e3      	bls.n	800277a <processAccelData+0xae>
    }
}
 80027b2:	bf00      	nop
 80027b4:	3714      	adds	r7, #20
 80027b6:	46bd      	mov	sp, r7
 80027b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027bc:	4770      	bx	lr
 80027be:	bf00      	nop
 80027c0:	200000ea 	.word	0x200000ea
 80027c4:	20000170 	.word	0x20000170
 80027c8:	20000008 	.word	0x20000008

080027cc <processMagnetoData>:

void processMagnetoData(float *MagBuf, uint8_t *MagnTempBuf) {
 80027cc:	b480      	push	{r7}
 80027ce:	b083      	sub	sp, #12
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
 80027d4:	6039      	str	r1, [r7, #0]
    MagBuf[0]=(float)((int16_t)(((uint16_t)MagnTempBuf[0] << 8) + MagnTempBuf[1]))/Magn_Sensitivity_XY;
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	781b      	ldrb	r3, [r3, #0]
 80027da:	b29b      	uxth	r3, r3
 80027dc:	021b      	lsls	r3, r3, #8
 80027de:	b29a      	uxth	r2, r3
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	3301      	adds	r3, #1
 80027e4:	781b      	ldrb	r3, [r3, #0]
 80027e6:	b29b      	uxth	r3, r3
 80027e8:	4413      	add	r3, r2
 80027ea:	b29b      	uxth	r3, r3
 80027ec:	b21b      	sxth	r3, r3
 80027ee:	ee07 3a90 	vmov	s15, r3
 80027f2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80027f6:	4b25      	ldr	r3, [pc, #148]	; (800288c <processMagnetoData+0xc0>)
 80027f8:	881b      	ldrh	r3, [r3, #0]
 80027fa:	ee07 3a90 	vmov	s15, r3
 80027fe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002802:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	edc3 7a00 	vstr	s15, [r3]
    MagBuf[2]=(float)((int16_t)(((uint16_t)MagnTempBuf[2] << 8) + MagnTempBuf[3]))/Magn_Sensitivity_Z; // THIS IS Z! Check datasheet!
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	3308      	adds	r3, #8
 8002810:	683a      	ldr	r2, [r7, #0]
 8002812:	3202      	adds	r2, #2
 8002814:	7812      	ldrb	r2, [r2, #0]
 8002816:	b292      	uxth	r2, r2
 8002818:	0212      	lsls	r2, r2, #8
 800281a:	b291      	uxth	r1, r2
 800281c:	683a      	ldr	r2, [r7, #0]
 800281e:	3203      	adds	r2, #3
 8002820:	7812      	ldrb	r2, [r2, #0]
 8002822:	b292      	uxth	r2, r2
 8002824:	440a      	add	r2, r1
 8002826:	b292      	uxth	r2, r2
 8002828:	b212      	sxth	r2, r2
 800282a:	ee07 2a90 	vmov	s15, r2
 800282e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002832:	4a17      	ldr	r2, [pc, #92]	; (8002890 <processMagnetoData+0xc4>)
 8002834:	8812      	ldrh	r2, [r2, #0]
 8002836:	ee07 2a90 	vmov	s15, r2
 800283a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800283e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002842:	edc3 7a00 	vstr	s15, [r3]
    MagBuf[1]=(float)((int16_t)(((uint16_t)MagnTempBuf[4] << 8) + MagnTempBuf[5]))/Magn_Sensitivity_XY; // THIS IS Y! Check datasheet!
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	3304      	adds	r3, #4
 800284a:	683a      	ldr	r2, [r7, #0]
 800284c:	3204      	adds	r2, #4
 800284e:	7812      	ldrb	r2, [r2, #0]
 8002850:	b292      	uxth	r2, r2
 8002852:	0212      	lsls	r2, r2, #8
 8002854:	b291      	uxth	r1, r2
 8002856:	683a      	ldr	r2, [r7, #0]
 8002858:	3205      	adds	r2, #5
 800285a:	7812      	ldrb	r2, [r2, #0]
 800285c:	b292      	uxth	r2, r2
 800285e:	440a      	add	r2, r1
 8002860:	b292      	uxth	r2, r2
 8002862:	b212      	sxth	r2, r2
 8002864:	ee07 2a90 	vmov	s15, r2
 8002868:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800286c:	4a07      	ldr	r2, [pc, #28]	; (800288c <processMagnetoData+0xc0>)
 800286e:	8812      	ldrh	r2, [r2, #0]
 8002870:	ee07 2a90 	vmov	s15, r2
 8002874:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002878:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800287c:	edc3 7a00 	vstr	s15, [r3]
}
 8002880:	bf00      	nop
 8002882:	370c      	adds	r7, #12
 8002884:	46bd      	mov	sp, r7
 8002886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288a:	4770      	bx	lr
 800288c:	200000e0 	.word	0x200000e0
 8002890:	200000e2 	.word	0x200000e2
 8002894:	00000000 	.word	0x00000000

08002898 <getEulerAngles>:

void getEulerAngles(float *euler) {
 8002898:	b5f0      	push	{r4, r5, r6, r7, lr}
 800289a:	b085      	sub	sp, #20
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
    float *q = QuaternionsBuffer;
 80028a0:	4b5f      	ldr	r3, [pc, #380]	; (8002a20 <getEulerAngles+0x188>)
 80028a2:	60fb      	str	r3, [r7, #12]

    /*euler[0] = atan2(2*q[1]*q[2]-2*q[0]*q[3], 2*q[0]*q[0]+2*q[1]*q[1]-1)*180/PI; // heading, yaw, phi
  euler[1] = -asin(2*q[1]*q[3]+2*q[0]*q[2])*180/PI; // attitude, elevation, pitch, theta
  euler[2] = atan2(2*q[2]*q[3]-2*q[0]*q[1], 2*q[0]*q[0]+2*q[3]*q[3]-1)*180/PI; // bank, roll, psi*/
    float test = QX*QY+QZ*QW;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	3304      	adds	r3, #4
 80028a8:	ed93 7a00 	vldr	s14, [r3]
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	3308      	adds	r3, #8
 80028b0:	edd3 7a00 	vldr	s15, [r3]
 80028b4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	330c      	adds	r3, #12
 80028bc:	edd3 6a00 	vldr	s13, [r3]
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	edd3 7a00 	vldr	s15, [r3]
 80028c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028ce:	edc7 7a02 	vstr	s15, [r7, #8]
    if (test > 0.499) {
 80028d2:	68b8      	ldr	r0, [r7, #8]
 80028d4:	f7fd fde4 	bl	80004a0 <__aeabi_f2d>
 80028d8:	a34b      	add	r3, pc, #300	; (adr r3, 8002a08 <getEulerAngles+0x170>)
 80028da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028de:	f7fe f8c3 	bl	8000a68 <__aeabi_dcmpgt>
 80028e2:	4603      	mov	r3, r0
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d03f      	beq.n	8002968 <getEulerAngles+0xd0>
        euler[0] = 2*atan2(QX, QW)*180/PI;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	3304      	adds	r3, #4
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4618      	mov	r0, r3
 80028f0:	f7fd fdd6 	bl	80004a0 <__aeabi_f2d>
 80028f4:	4604      	mov	r4, r0
 80028f6:	460d      	mov	r5, r1
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	4618      	mov	r0, r3
 80028fe:	f7fd fdcf 	bl	80004a0 <__aeabi_f2d>
 8002902:	4602      	mov	r2, r0
 8002904:	460b      	mov	r3, r1
 8002906:	ec43 2b11 	vmov	d1, r2, r3
 800290a:	ec45 4b10 	vmov	d0, r4, r5
 800290e:	f008 f907 	bl	800ab20 <atan2>
 8002912:	ec51 0b10 	vmov	r0, r1, d0
 8002916:	4602      	mov	r2, r0
 8002918:	460b      	mov	r3, r1
 800291a:	f7fd fc63 	bl	80001e4 <__adddf3>
 800291e:	4603      	mov	r3, r0
 8002920:	460c      	mov	r4, r1
 8002922:	4618      	mov	r0, r3
 8002924:	4621      	mov	r1, r4
 8002926:	f04f 0200 	mov.w	r2, #0
 800292a:	4b3e      	ldr	r3, [pc, #248]	; (8002a24 <getEulerAngles+0x18c>)
 800292c:	f7fd fe0c 	bl	8000548 <__aeabi_dmul>
 8002930:	4603      	mov	r3, r0
 8002932:	460c      	mov	r4, r1
 8002934:	4618      	mov	r0, r3
 8002936:	4621      	mov	r1, r4
 8002938:	a335      	add	r3, pc, #212	; (adr r3, 8002a10 <getEulerAngles+0x178>)
 800293a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800293e:	f7fd ff2d 	bl	800079c <__aeabi_ddiv>
 8002942:	4603      	mov	r3, r0
 8002944:	460c      	mov	r4, r1
 8002946:	4618      	mov	r0, r3
 8002948:	4621      	mov	r1, r4
 800294a:	f7fe f8ad 	bl	8000aa8 <__aeabi_d2f>
 800294e:	4602      	mov	r2, r0
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	601a      	str	r2, [r3, #0]
        euler[1] = PI*180/(2*PI);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	3304      	adds	r3, #4
 8002958:	4a33      	ldr	r2, [pc, #204]	; (8002a28 <getEulerAngles+0x190>)
 800295a:	601a      	str	r2, [r3, #0]
        euler[2] = 0;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	3308      	adds	r3, #8
 8002960:	f04f 0200 	mov.w	r2, #0
 8002964:	601a      	str	r2, [r3, #0]
    } else {
        euler[0] = atan2(2*QY*QW - 2*QX*QZ, 1 - 2*QY*QY - 2*QZ*QZ)*180/PI;
        euler[1] = asin(2*QX*QY + 2*QZ*QW)*180/PI;
        euler[2] = atan2(2*QX*QW - 2*QY*QZ, 1 - 2*QX*QX - 2*QZ*QZ)*180/PI;
    }
}
 8002966:	e166      	b.n	8002c36 <getEulerAngles+0x39e>
    } else if (test< -0.499) {
 8002968:	68b8      	ldr	r0, [r7, #8]
 800296a:	f7fd fd99 	bl	80004a0 <__aeabi_f2d>
 800296e:	a32a      	add	r3, pc, #168	; (adr r3, 8002a18 <getEulerAngles+0x180>)
 8002970:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002974:	f7fe f85a 	bl	8000a2c <__aeabi_dcmplt>
 8002978:	4603      	mov	r3, r0
 800297a:	2b00      	cmp	r3, #0
 800297c:	d058      	beq.n	8002a30 <getEulerAngles+0x198>
        euler[0] = -2*atan2(QX, QW)*180/PI;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	3304      	adds	r3, #4
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	4618      	mov	r0, r3
 8002986:	f7fd fd8b 	bl	80004a0 <__aeabi_f2d>
 800298a:	4604      	mov	r4, r0
 800298c:	460d      	mov	r5, r1
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4618      	mov	r0, r3
 8002994:	f7fd fd84 	bl	80004a0 <__aeabi_f2d>
 8002998:	4602      	mov	r2, r0
 800299a:	460b      	mov	r3, r1
 800299c:	ec43 2b11 	vmov	d1, r2, r3
 80029a0:	ec45 4b10 	vmov	d0, r4, r5
 80029a4:	f008 f8bc 	bl	800ab20 <atan2>
 80029a8:	ec51 0b10 	vmov	r0, r1, d0
 80029ac:	f04f 0200 	mov.w	r2, #0
 80029b0:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
 80029b4:	f7fd fdc8 	bl	8000548 <__aeabi_dmul>
 80029b8:	4603      	mov	r3, r0
 80029ba:	460c      	mov	r4, r1
 80029bc:	4618      	mov	r0, r3
 80029be:	4621      	mov	r1, r4
 80029c0:	f04f 0200 	mov.w	r2, #0
 80029c4:	4b17      	ldr	r3, [pc, #92]	; (8002a24 <getEulerAngles+0x18c>)
 80029c6:	f7fd fdbf 	bl	8000548 <__aeabi_dmul>
 80029ca:	4603      	mov	r3, r0
 80029cc:	460c      	mov	r4, r1
 80029ce:	4618      	mov	r0, r3
 80029d0:	4621      	mov	r1, r4
 80029d2:	a30f      	add	r3, pc, #60	; (adr r3, 8002a10 <getEulerAngles+0x178>)
 80029d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029d8:	f7fd fee0 	bl	800079c <__aeabi_ddiv>
 80029dc:	4603      	mov	r3, r0
 80029de:	460c      	mov	r4, r1
 80029e0:	4618      	mov	r0, r3
 80029e2:	4621      	mov	r1, r4
 80029e4:	f7fe f860 	bl	8000aa8 <__aeabi_d2f>
 80029e8:	4602      	mov	r2, r0
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	601a      	str	r2, [r3, #0]
        euler[1] = -PI*180/(2*PI);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	3304      	adds	r3, #4
 80029f2:	4a0e      	ldr	r2, [pc, #56]	; (8002a2c <getEulerAngles+0x194>)
 80029f4:	601a      	str	r2, [r3, #0]
        euler[2] = 0;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	3308      	adds	r3, #8
 80029fa:	f04f 0200 	mov.w	r2, #0
 80029fe:	601a      	str	r2, [r3, #0]
}
 8002a00:	e119      	b.n	8002c36 <getEulerAngles+0x39e>
 8002a02:	bf00      	nop
 8002a04:	f3af 8000 	nop.w
 8002a08:	b22d0e56 	.word	0xb22d0e56
 8002a0c:	3fdfef9d 	.word	0x3fdfef9d
 8002a10:	60000000 	.word	0x60000000
 8002a14:	400921fb 	.word	0x400921fb
 8002a18:	b22d0e56 	.word	0xb22d0e56
 8002a1c:	bfdfef9d 	.word	0xbfdfef9d
 8002a20:	2000000c 	.word	0x2000000c
 8002a24:	40668000 	.word	0x40668000
 8002a28:	42b40000 	.word	0x42b40000
 8002a2c:	c2b40000 	.word	0xc2b40000
        euler[0] = atan2(2*QY*QW - 2*QX*QZ, 1 - 2*QY*QY - 2*QZ*QZ)*180/PI;
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	3308      	adds	r3, #8
 8002a34:	edd3 7a00 	vldr	s15, [r3]
 8002a38:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	edd3 7a00 	vldr	s15, [r3]
 8002a42:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	3304      	adds	r3, #4
 8002a4a:	edd3 7a00 	vldr	s15, [r3]
 8002a4e:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	330c      	adds	r3, #12
 8002a56:	edd3 7a00 	vldr	s15, [r3]
 8002a5a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a5e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a62:	ee17 0a90 	vmov	r0, s15
 8002a66:	f7fd fd1b 	bl	80004a0 <__aeabi_f2d>
 8002a6a:	4604      	mov	r4, r0
 8002a6c:	460d      	mov	r5, r1
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	3308      	adds	r3, #8
 8002a72:	edd3 7a00 	vldr	s15, [r3]
 8002a76:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	3308      	adds	r3, #8
 8002a7e:	edd3 7a00 	vldr	s15, [r3]
 8002a82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a86:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002a8a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	330c      	adds	r3, #12
 8002a92:	edd3 7a00 	vldr	s15, [r3]
 8002a96:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	330c      	adds	r3, #12
 8002a9e:	edd3 7a00 	vldr	s15, [r3]
 8002aa2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002aa6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002aaa:	ee17 0a90 	vmov	r0, s15
 8002aae:	f7fd fcf7 	bl	80004a0 <__aeabi_f2d>
 8002ab2:	4602      	mov	r2, r0
 8002ab4:	460b      	mov	r3, r1
 8002ab6:	ec43 2b11 	vmov	d1, r2, r3
 8002aba:	ec45 4b10 	vmov	d0, r4, r5
 8002abe:	f008 f82f 	bl	800ab20 <atan2>
 8002ac2:	ec51 0b10 	vmov	r0, r1, d0
 8002ac6:	f04f 0200 	mov.w	r2, #0
 8002aca:	4b5f      	ldr	r3, [pc, #380]	; (8002c48 <getEulerAngles+0x3b0>)
 8002acc:	f7fd fd3c 	bl	8000548 <__aeabi_dmul>
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	460c      	mov	r4, r1
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	4621      	mov	r1, r4
 8002ad8:	a359      	add	r3, pc, #356	; (adr r3, 8002c40 <getEulerAngles+0x3a8>)
 8002ada:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ade:	f7fd fe5d 	bl	800079c <__aeabi_ddiv>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	460c      	mov	r4, r1
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	4621      	mov	r1, r4
 8002aea:	f7fd ffdd 	bl	8000aa8 <__aeabi_d2f>
 8002aee:	4602      	mov	r2, r0
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	601a      	str	r2, [r3, #0]
        euler[1] = asin(2*QX*QY + 2*QZ*QW)*180/PI;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	1d1c      	adds	r4, r3, #4
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	3304      	adds	r3, #4
 8002afc:	edd3 7a00 	vldr	s15, [r3]
 8002b00:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	3308      	adds	r3, #8
 8002b08:	edd3 7a00 	vldr	s15, [r3]
 8002b0c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	330c      	adds	r3, #12
 8002b14:	edd3 7a00 	vldr	s15, [r3]
 8002b18:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	edd3 7a00 	vldr	s15, [r3]
 8002b22:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b26:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b2a:	ee17 0a90 	vmov	r0, s15
 8002b2e:	f7fd fcb7 	bl	80004a0 <__aeabi_f2d>
 8002b32:	4602      	mov	r2, r0
 8002b34:	460b      	mov	r3, r1
 8002b36:	ec43 2b10 	vmov	d0, r2, r3
 8002b3a:	f007 ff99 	bl	800aa70 <asin>
 8002b3e:	ec51 0b10 	vmov	r0, r1, d0
 8002b42:	f04f 0200 	mov.w	r2, #0
 8002b46:	4b40      	ldr	r3, [pc, #256]	; (8002c48 <getEulerAngles+0x3b0>)
 8002b48:	f7fd fcfe 	bl	8000548 <__aeabi_dmul>
 8002b4c:	4602      	mov	r2, r0
 8002b4e:	460b      	mov	r3, r1
 8002b50:	4610      	mov	r0, r2
 8002b52:	4619      	mov	r1, r3
 8002b54:	a33a      	add	r3, pc, #232	; (adr r3, 8002c40 <getEulerAngles+0x3a8>)
 8002b56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b5a:	f7fd fe1f 	bl	800079c <__aeabi_ddiv>
 8002b5e:	4602      	mov	r2, r0
 8002b60:	460b      	mov	r3, r1
 8002b62:	4610      	mov	r0, r2
 8002b64:	4619      	mov	r1, r3
 8002b66:	f7fd ff9f 	bl	8000aa8 <__aeabi_d2f>
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	6023      	str	r3, [r4, #0]
        euler[2] = atan2(2*QX*QW - 2*QY*QZ, 1 - 2*QX*QX - 2*QZ*QZ)*180/PI;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	f103 0408 	add.w	r4, r3, #8
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	3304      	adds	r3, #4
 8002b78:	edd3 7a00 	vldr	s15, [r3]
 8002b7c:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	edd3 7a00 	vldr	s15, [r3]
 8002b86:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	3308      	adds	r3, #8
 8002b8e:	edd3 7a00 	vldr	s15, [r3]
 8002b92:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	330c      	adds	r3, #12
 8002b9a:	edd3 7a00 	vldr	s15, [r3]
 8002b9e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ba2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ba6:	ee17 0a90 	vmov	r0, s15
 8002baa:	f7fd fc79 	bl	80004a0 <__aeabi_f2d>
 8002bae:	4605      	mov	r5, r0
 8002bb0:	460e      	mov	r6, r1
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	3304      	adds	r3, #4
 8002bb6:	edd3 7a00 	vldr	s15, [r3]
 8002bba:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	3304      	adds	r3, #4
 8002bc2:	edd3 7a00 	vldr	s15, [r3]
 8002bc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bca:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002bce:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	330c      	adds	r3, #12
 8002bd6:	edd3 7a00 	vldr	s15, [r3]
 8002bda:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	330c      	adds	r3, #12
 8002be2:	edd3 7a00 	vldr	s15, [r3]
 8002be6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002bea:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002bee:	ee17 0a90 	vmov	r0, s15
 8002bf2:	f7fd fc55 	bl	80004a0 <__aeabi_f2d>
 8002bf6:	4602      	mov	r2, r0
 8002bf8:	460b      	mov	r3, r1
 8002bfa:	ec43 2b11 	vmov	d1, r2, r3
 8002bfe:	ec46 5b10 	vmov	d0, r5, r6
 8002c02:	f007 ff8d 	bl	800ab20 <atan2>
 8002c06:	ec51 0b10 	vmov	r0, r1, d0
 8002c0a:	f04f 0200 	mov.w	r2, #0
 8002c0e:	4b0e      	ldr	r3, [pc, #56]	; (8002c48 <getEulerAngles+0x3b0>)
 8002c10:	f7fd fc9a 	bl	8000548 <__aeabi_dmul>
 8002c14:	4602      	mov	r2, r0
 8002c16:	460b      	mov	r3, r1
 8002c18:	4610      	mov	r0, r2
 8002c1a:	4619      	mov	r1, r3
 8002c1c:	a308      	add	r3, pc, #32	; (adr r3, 8002c40 <getEulerAngles+0x3a8>)
 8002c1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c22:	f7fd fdbb 	bl	800079c <__aeabi_ddiv>
 8002c26:	4602      	mov	r2, r0
 8002c28:	460b      	mov	r3, r1
 8002c2a:	4610      	mov	r0, r2
 8002c2c:	4619      	mov	r1, r3
 8002c2e:	f7fd ff3b 	bl	8000aa8 <__aeabi_d2f>
 8002c32:	4603      	mov	r3, r0
 8002c34:	6023      	str	r3, [r4, #0]
}
 8002c36:	bf00      	nop
 8002c38:	3714      	adds	r7, #20
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c3e:	bf00      	nop
 8002c40:	60000000 	.word	0x60000000
 8002c44:	400921fb 	.word	0x400921fb
 8002c48:	40668000 	.word	0x40668000

08002c4c <Sensors_GPIO_EXTI_Callback>:
{
    return 0;
}

void Sensors_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b082      	sub	sp, #8
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	4603      	mov	r3, r0
 8002c54:	80fb      	strh	r3, [r7, #6]
    STM_EVAL_LEDToggle(LED3);
 8002c56:	2000      	movs	r0, #0
 8002c58:	f007 fa22 	bl	800a0a0 <BSP_LED_Toggle>
    STM_EVAL_LEDOn(LED4);
 8002c5c:	2001      	movs	r0, #1
 8002c5e:	f007 f9eb 	bl	800a038 <BSP_LED_On>
    readAllSensors(GyroTempBuffer, AccTempBuffer, MagTempBuffer);
 8002c62:	4a09      	ldr	r2, [pc, #36]	; (8002c88 <Sensors_GPIO_EXTI_Callback+0x3c>)
 8002c64:	4909      	ldr	r1, [pc, #36]	; (8002c8c <Sensors_GPIO_EXTI_Callback+0x40>)
 8002c66:	480a      	ldr	r0, [pc, #40]	; (8002c90 <Sensors_GPIO_EXTI_Callback+0x44>)
 8002c68:	f7ff fa72 	bl	8002150 <readAllSensors>
    updateQuaternions(QuaternionsBuffer);
 8002c6c:	4809      	ldr	r0, [pc, #36]	; (8002c94 <Sensors_GPIO_EXTI_Callback+0x48>)
 8002c6e:	f7ff fa01 	bl	8002074 <updateQuaternions>

    GyroDRDFlag=1;
 8002c72:	4b09      	ldr	r3, [pc, #36]	; (8002c98 <Sensors_GPIO_EXTI_Callback+0x4c>)
 8002c74:	2201      	movs	r2, #1
 8002c76:	701a      	strb	r2, [r3, #0]
    STM_EVAL_LEDOff(LED4);
 8002c78:	2001      	movs	r0, #1
 8002c7a:	f007 f9f7 	bl	800a06c <BSP_LED_Off>
}
 8002c7e:	bf00      	nop
 8002c80:	3708      	adds	r7, #8
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	bf00      	nop
 8002c88:	20000110 	.word	0x20000110
 8002c8c:	20000118 	.word	0x20000118
 8002c90:	20000120 	.word	0x20000120
 8002c94:	2000000c 	.word	0x2000000c
 8002c98:	200000e9 	.word	0x200000e9

08002c9c <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	b083      	sub	sp, #12
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
 8002ca4:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	683a      	ldr	r2, [r7, #0]
 8002caa:	619a      	str	r2, [r3, #24]
}
 8002cac:	bf00      	nop
 8002cae:	370c      	adds	r7, #12
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb6:	4770      	bx	lr

08002cb8 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	b083      	sub	sp, #12
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
 8002cc0:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	683a      	ldr	r2, [r7, #0]
 8002cc6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002cc8:	bf00      	nop
 8002cca:	370c      	adds	r7, #12
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd2:	4770      	bx	lr

08002cd4 <L3GD20_Init>:
 * @param  L3GD20_InitStruct: pointer to a L3GD20_InitTypeDef structure
 *         that contains the configuration setting for the L3GD20.
 * @retval None
 */
void L3GD20_Init(L3GD20_InitTypeDef *L3GD20_InitStruct)
{  
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b084      	sub	sp, #16
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
    uint8_t ctrl1 = 0x00, ctrl4 = 0x00;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	73fb      	strb	r3, [r7, #15]
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	73bb      	strb	r3, [r7, #14]

    /* Configure the low level interface ---------------------------------------*/
    L3GD20_LowLevel_Init();
 8002ce4:	f000 f90c 	bl	8002f00 <L3GD20_LowLevel_Init>

    /* Configure MEMS: data rate, power mode, full scale and axes */
    ctrl1 |= (uint8_t) (L3GD20_InitStruct->Power_Mode | L3GD20_InitStruct->Output_DataRate | \
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	781a      	ldrb	r2, [r3, #0]
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	785b      	ldrb	r3, [r3, #1]
 8002cf0:	4313      	orrs	r3, r2
 8002cf2:	b2da      	uxtb	r2, r3
            L3GD20_InitStruct->Axes_Enable | L3GD20_InitStruct->Band_Width);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	789b      	ldrb	r3, [r3, #2]
    ctrl1 |= (uint8_t) (L3GD20_InitStruct->Power_Mode | L3GD20_InitStruct->Output_DataRate | \
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	b2da      	uxtb	r2, r3
            L3GD20_InitStruct->Axes_Enable | L3GD20_InitStruct->Band_Width);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	78db      	ldrb	r3, [r3, #3]
    ctrl1 |= (uint8_t) (L3GD20_InitStruct->Power_Mode | L3GD20_InitStruct->Output_DataRate | \
 8002d00:	4313      	orrs	r3, r2
 8002d02:	b2da      	uxtb	r2, r3
 8002d04:	7bfb      	ldrb	r3, [r7, #15]
 8002d06:	4313      	orrs	r3, r2
 8002d08:	b2db      	uxtb	r3, r3
 8002d0a:	73fb      	strb	r3, [r7, #15]

    ctrl4 |= (uint8_t) (L3GD20_InitStruct->BlockData_Update | L3GD20_InitStruct->Endianness | \
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	791a      	ldrb	r2, [r3, #4]
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	795b      	ldrb	r3, [r3, #5]
 8002d14:	4313      	orrs	r3, r2
 8002d16:	b2da      	uxtb	r2, r3
            L3GD20_InitStruct->Full_Scale);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	799b      	ldrb	r3, [r3, #6]
    ctrl4 |= (uint8_t) (L3GD20_InitStruct->BlockData_Update | L3GD20_InitStruct->Endianness | \
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	b2da      	uxtb	r2, r3
 8002d20:	7bbb      	ldrb	r3, [r7, #14]
 8002d22:	4313      	orrs	r3, r2
 8002d24:	b2db      	uxtb	r3, r3
 8002d26:	73bb      	strb	r3, [r7, #14]

    /* Write value to MEMS CTRL_REG1 regsister */
    L3GD20_Write(&ctrl1, L3GD20_CTRL_REG1_ADDR, 1);
 8002d28:	f107 030f 	add.w	r3, r7, #15
 8002d2c:	2201      	movs	r2, #1
 8002d2e:	2120      	movs	r1, #32
 8002d30:	4618      	mov	r0, r3
 8002d32:	f000 f873 	bl	8002e1c <L3GD20_Write>

    /* Write value to MEMS CTRL_REG4 regsister */
    L3GD20_Write(&ctrl4, L3GD20_CTRL_REG4_ADDR, 1);
 8002d36:	f107 030e 	add.w	r3, r7, #14
 8002d3a:	2201      	movs	r2, #1
 8002d3c:	2123      	movs	r1, #35	; 0x23
 8002d3e:	4618      	mov	r0, r3
 8002d40:	f000 f86c 	bl	8002e1c <L3GD20_Write>
}
 8002d44:	bf00      	nop
 8002d46:	3710      	adds	r7, #16
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bd80      	pop	{r7, pc}

08002d4c <L3GD20_INT2InterruptCmd>:
 *        @arg L3GD20_INT2INTERRUPT_DISABLE
 *        @arg L3GD20_INT2INTERRUPT_ENABLE
 * @retval None
 */
void L3GD20_INT2InterruptCmd(uint8_t InterruptState)
{  
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b084      	sub	sp, #16
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	4603      	mov	r3, r0
 8002d54:	71fb      	strb	r3, [r7, #7]
    uint8_t tmpreg;

    /* Read CTRL_REG3 register */
    L3GD20_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8002d56:	f107 030f 	add.w	r3, r7, #15
 8002d5a:	2201      	movs	r2, #1
 8002d5c:	2122      	movs	r1, #34	; 0x22
 8002d5e:	4618      	mov	r0, r3
 8002d60:	f000 f892 	bl	8002e88 <L3GD20_Read>

    tmpreg &= 0xF7;
 8002d64:	7bfb      	ldrb	r3, [r7, #15]
 8002d66:	f023 0308 	bic.w	r3, r3, #8
 8002d6a:	b2db      	uxtb	r3, r3
 8002d6c:	73fb      	strb	r3, [r7, #15]
    tmpreg |= InterruptState;
 8002d6e:	7bfa      	ldrb	r2, [r7, #15]
 8002d70:	79fb      	ldrb	r3, [r7, #7]
 8002d72:	4313      	orrs	r3, r2
 8002d74:	b2db      	uxtb	r3, r3
 8002d76:	73fb      	strb	r3, [r7, #15]

    /* Write value to MEMS CTRL_REG3 regsister */
    L3GD20_Write(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8002d78:	f107 030f 	add.w	r3, r7, #15
 8002d7c:	2201      	movs	r2, #1
 8002d7e:	2122      	movs	r1, #34	; 0x22
 8002d80:	4618      	mov	r0, r3
 8002d82:	f000 f84b 	bl	8002e1c <L3GD20_Write>
}
 8002d86:	bf00      	nop
 8002d88:	3710      	adds	r7, #16
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}

08002d8e <L3GD20_FilterConfig>:
 * @param  L3GD20_FilterStruct: pointer to a L3GD20_FilterConfigTypeDef structure
 *         that contains the configuration setting for the L3GD20.
 * @retval None
 */
void L3GD20_FilterConfig(L3GD20_FilterConfigTypeDef *L3GD20_FilterStruct) 
{
 8002d8e:	b580      	push	{r7, lr}
 8002d90:	b084      	sub	sp, #16
 8002d92:	af00      	add	r7, sp, #0
 8002d94:	6078      	str	r0, [r7, #4]
    uint8_t tmpreg;

    /* Read CTRL_REG2 register */
    L3GD20_Read(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 8002d96:	f107 030f 	add.w	r3, r7, #15
 8002d9a:	2201      	movs	r2, #1
 8002d9c:	2121      	movs	r1, #33	; 0x21
 8002d9e:	4618      	mov	r0, r3
 8002da0:	f000 f872 	bl	8002e88 <L3GD20_Read>

    tmpreg &= 0xC0;
 8002da4:	7bfb      	ldrb	r3, [r7, #15]
 8002da6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002daa:	b2db      	uxtb	r3, r3
 8002dac:	73fb      	strb	r3, [r7, #15]

    /* Configure MEMS: mode and cutoff frquency */
    tmpreg |= (uint8_t) (L3GD20_FilterStruct->HighPassFilter_Mode_Selection |\
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	781a      	ldrb	r2, [r3, #0]
            L3GD20_FilterStruct->HighPassFilter_CutOff_Frequency);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	785b      	ldrb	r3, [r3, #1]
    tmpreg |= (uint8_t) (L3GD20_FilterStruct->HighPassFilter_Mode_Selection |\
 8002db6:	4313      	orrs	r3, r2
 8002db8:	b2da      	uxtb	r2, r3
 8002dba:	7bfb      	ldrb	r3, [r7, #15]
 8002dbc:	4313      	orrs	r3, r2
 8002dbe:	b2db      	uxtb	r3, r3
 8002dc0:	73fb      	strb	r3, [r7, #15]

    /* Write value to MEMS CTRL_REG2 regsister */
    L3GD20_Write(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 8002dc2:	f107 030f 	add.w	r3, r7, #15
 8002dc6:	2201      	movs	r2, #1
 8002dc8:	2121      	movs	r1, #33	; 0x21
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f000 f826 	bl	8002e1c <L3GD20_Write>
}
 8002dd0:	bf00      	nop
 8002dd2:	3710      	adds	r7, #16
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}

08002dd8 <L3GD20_FilterCmd>:
 *         @arg: L3GD20_HIGHPASSFILTER_DISABLE
 *         @arg: L3GD20_HIGHPASSFILTER_ENABLE
 * @retval None
 */
void L3GD20_FilterCmd(uint8_t HighPassFilterState)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b084      	sub	sp, #16
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	4603      	mov	r3, r0
 8002de0:	71fb      	strb	r3, [r7, #7]
    uint8_t tmpreg;

    /* Read CTRL_REG5 register */
    L3GD20_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8002de2:	f107 030f 	add.w	r3, r7, #15
 8002de6:	2201      	movs	r2, #1
 8002de8:	2124      	movs	r1, #36	; 0x24
 8002dea:	4618      	mov	r0, r3
 8002dec:	f000 f84c 	bl	8002e88 <L3GD20_Read>

    tmpreg &= 0xEF;
 8002df0:	7bfb      	ldrb	r3, [r7, #15]
 8002df2:	f023 0310 	bic.w	r3, r3, #16
 8002df6:	b2db      	uxtb	r3, r3
 8002df8:	73fb      	strb	r3, [r7, #15]

    tmpreg |= HighPassFilterState;
 8002dfa:	7bfa      	ldrb	r2, [r7, #15]
 8002dfc:	79fb      	ldrb	r3, [r7, #7]
 8002dfe:	4313      	orrs	r3, r2
 8002e00:	b2db      	uxtb	r3, r3
 8002e02:	73fb      	strb	r3, [r7, #15]

    /* Write value to MEMS CTRL_REG5 regsister */
    L3GD20_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8002e04:	f107 030f 	add.w	r3, r7, #15
 8002e08:	2201      	movs	r2, #1
 8002e0a:	2124      	movs	r1, #36	; 0x24
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	f000 f805 	bl	8002e1c <L3GD20_Write>
}
 8002e12:	bf00      	nop
 8002e14:	3710      	adds	r7, #16
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bd80      	pop	{r7, pc}
	...

08002e1c <L3GD20_Write>:
 * @param  WriteAddr : L3GD20's internal address to write to.
 * @param  NumByteToWrite: Number of bytes to write.
 * @retval None
 */
void L3GD20_Write(uint8_t* pBuffer, uint8_t WriteAddr, uint16_t NumByteToWrite)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b084      	sub	sp, #16
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
 8002e24:	460b      	mov	r3, r1
 8002e26:	70fb      	strb	r3, [r7, #3]
 8002e28:	4613      	mov	r3, r2
 8002e2a:	803b      	strh	r3, [r7, #0]
    HAL_StatusTypeDef ret;

    /* Set chip select Low at the start of the transmission */
    L3GD20_CS_LOW();
 8002e2c:	2108      	movs	r1, #8
 8002e2e:	4814      	ldr	r0, [pc, #80]	; (8002e80 <L3GD20_Write+0x64>)
 8002e30:	f7ff ff42 	bl	8002cb8 <LL_GPIO_ResetOutputPin>

    /* Configure the MS bit:
	       - When 0, the address will remain unchanged in multiple read/write commands.
	       - When 1, the address will be auto incremented in multiple read/write commands.
     */
    if(NumByteToWrite > 0x01)
 8002e34:	883b      	ldrh	r3, [r7, #0]
 8002e36:	2b01      	cmp	r3, #1
 8002e38:	d904      	bls.n	8002e44 <L3GD20_Write+0x28>
    {
        WriteAddr |= (uint8_t)MULTIPLEBYTE_CMD;
 8002e3a:	78fb      	ldrb	r3, [r7, #3]
 8002e3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e40:	b2db      	uxtb	r3, r3
 8002e42:	70fb      	strb	r3, [r7, #3]
    }

    ret = HAL_SPI_Transmit(&hspi1, &WriteAddr, 1, 1000);
 8002e44:	1cf9      	adds	r1, r7, #3
 8002e46:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	480d      	ldr	r0, [pc, #52]	; (8002e84 <L3GD20_Write+0x68>)
 8002e4e:	f003 fc1f 	bl	8006690 <HAL_SPI_Transmit>
 8002e52:	4603      	mov	r3, r0
 8002e54:	73fb      	strb	r3, [r7, #15]

    if (ret == HAL_OK) {
 8002e56:	7bfb      	ldrb	r3, [r7, #15]
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d108      	bne.n	8002e6e <L3GD20_Write+0x52>
        ret = HAL_SPI_Transmit(&hspi1, pBuffer, NumByteToWrite, 1000);
 8002e5c:	883a      	ldrh	r2, [r7, #0]
 8002e5e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002e62:	6879      	ldr	r1, [r7, #4]
 8002e64:	4807      	ldr	r0, [pc, #28]	; (8002e84 <L3GD20_Write+0x68>)
 8002e66:	f003 fc13 	bl	8006690 <HAL_SPI_Transmit>
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	73fb      	strb	r3, [r7, #15]
    }

    /* Set chip select High at the end of the transmission */
    L3GD20_CS_HIGH();
 8002e6e:	2108      	movs	r1, #8
 8002e70:	4803      	ldr	r0, [pc, #12]	; (8002e80 <L3GD20_Write+0x64>)
 8002e72:	f7ff ff13 	bl	8002c9c <LL_GPIO_SetOutputPin>
    //	  pBuffer++;
    //  }
    //
    //  /* Set chip select High at the end of the transmission */
    //  L3GD20_CS_HIGH();
}
 8002e76:	bf00      	nop
 8002e78:	3710      	adds	r7, #16
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd80      	pop	{r7, pc}
 8002e7e:	bf00      	nop
 8002e80:	48001000 	.word	0x48001000
 8002e84:	20000294 	.word	0x20000294

08002e88 <L3GD20_Read>:
 * @param  ReadAddr : L3GD20's internal address to read from.
 * @param  NumByteToRead : number of bytes to read from the L3GD20.
 * @retval None
 */
void L3GD20_Read(uint8_t* pBuffer, uint8_t ReadAddr, uint16_t NumByteToRead)
{  
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b084      	sub	sp, #16
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
 8002e90:	460b      	mov	r3, r1
 8002e92:	70fb      	strb	r3, [r7, #3]
 8002e94:	4613      	mov	r3, r2
 8002e96:	803b      	strh	r3, [r7, #0]
    HAL_StatusTypeDef ret;

    /* Set chip select Low at the start of the transmission */
    L3GD20_CS_LOW();
 8002e98:	2108      	movs	r1, #8
 8002e9a:	4817      	ldr	r0, [pc, #92]	; (8002ef8 <L3GD20_Read+0x70>)
 8002e9c:	f7ff ff0c 	bl	8002cb8 <LL_GPIO_ResetOutputPin>

    if(NumByteToRead > 0x01)
 8002ea0:	883b      	ldrh	r3, [r7, #0]
 8002ea2:	2b01      	cmp	r3, #1
 8002ea4:	d905      	bls.n	8002eb2 <L3GD20_Read+0x2a>
    {
        ReadAddr |= (uint8_t)(READWRITE_CMD | MULTIPLEBYTE_CMD);
 8002ea6:	78fb      	ldrb	r3, [r7, #3]
 8002ea8:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8002eac:	b2db      	uxtb	r3, r3
 8002eae:	70fb      	strb	r3, [r7, #3]
 8002eb0:	e004      	b.n	8002ebc <L3GD20_Read+0x34>
    }
    else
    {
        ReadAddr |= (uint8_t)READWRITE_CMD;
 8002eb2:	78fb      	ldrb	r3, [r7, #3]
 8002eb4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002eb8:	b2db      	uxtb	r3, r3
 8002eba:	70fb      	strb	r3, [r7, #3]
    }

    ret = HAL_SPI_Transmit(&hspi1,&ReadAddr, 1, 1000);
 8002ebc:	1cf9      	adds	r1, r7, #3
 8002ebe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ec2:	2201      	movs	r2, #1
 8002ec4:	480d      	ldr	r0, [pc, #52]	; (8002efc <L3GD20_Read+0x74>)
 8002ec6:	f003 fbe3 	bl	8006690 <HAL_SPI_Transmit>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	73fb      	strb	r3, [r7, #15]

    if (ret == HAL_OK) {
 8002ece:	7bfb      	ldrb	r3, [r7, #15]
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d108      	bne.n	8002ee6 <L3GD20_Read+0x5e>
        ret = HAL_SPI_Receive(&hspi1, pBuffer, NumByteToRead, 1000);
 8002ed4:	883a      	ldrh	r2, [r7, #0]
 8002ed6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002eda:	6879      	ldr	r1, [r7, #4]
 8002edc:	4807      	ldr	r0, [pc, #28]	; (8002efc <L3GD20_Read+0x74>)
 8002ede:	f003 fd2d 	bl	800693c <HAL_SPI_Receive>
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	73fb      	strb	r3, [r7, #15]
    }

    /* Set chip select High at the end of the transmission */
    L3GD20_CS_HIGH();
 8002ee6:	2108      	movs	r1, #8
 8002ee8:	4803      	ldr	r0, [pc, #12]	; (8002ef8 <L3GD20_Read+0x70>)
 8002eea:	f7ff fed7 	bl	8002c9c <LL_GPIO_SetOutputPin>
    //		pBuffer++;
    //	}
    //
    //	/* Set chip select High at the end of the transmission */
    //	L3GD20_CS_HIGH();
}  
 8002eee:	bf00      	nop
 8002ef0:	3710      	adds	r7, #16
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd80      	pop	{r7, pc}
 8002ef6:	bf00      	nop
 8002ef8:	48001000 	.word	0x48001000
 8002efc:	20000294 	.word	0x20000294

08002f00 <L3GD20_LowLevel_Init>:
 * @brief  Initializes the low level interface used to drive the L3GD20
 * @param  None
 * @retval None
 */
static void L3GD20_LowLevel_Init(void)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b088      	sub	sp, #32
 8002f04:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStructure;

    L3GD20_SPI_INT1_GPIO_CLK();
 8002f06:	4a44      	ldr	r2, [pc, #272]	; (8003018 <L3GD20_LowLevel_Init+0x118>)
 8002f08:	4b43      	ldr	r3, [pc, #268]	; (8003018 <L3GD20_LowLevel_Init+0x118>)
 8002f0a:	695b      	ldr	r3, [r3, #20]
 8002f0c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002f10:	6153      	str	r3, [r2, #20]
 8002f12:	4b41      	ldr	r3, [pc, #260]	; (8003018 <L3GD20_LowLevel_Init+0x118>)
 8002f14:	695b      	ldr	r3, [r3, #20]
 8002f16:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f1a:	60bb      	str	r3, [r7, #8]
 8002f1c:	68bb      	ldr	r3, [r7, #8]
    L3GD20_SPI_INT2_GPIO_CLK();
 8002f1e:	4a3e      	ldr	r2, [pc, #248]	; (8003018 <L3GD20_LowLevel_Init+0x118>)
 8002f20:	4b3d      	ldr	r3, [pc, #244]	; (8003018 <L3GD20_LowLevel_Init+0x118>)
 8002f22:	695b      	ldr	r3, [r3, #20]
 8002f24:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002f28:	6153      	str	r3, [r2, #20]
 8002f2a:	4b3b      	ldr	r3, [pc, #236]	; (8003018 <L3GD20_LowLevel_Init+0x118>)
 8002f2c:	695b      	ldr	r3, [r3, #20]
 8002f2e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f32:	607b      	str	r3, [r7, #4]
 8002f34:	687b      	ldr	r3, [r7, #4]
    L3GD20_SPI_CS_GPIO_CLK();
 8002f36:	4a38      	ldr	r2, [pc, #224]	; (8003018 <L3GD20_LowLevel_Init+0x118>)
 8002f38:	4b37      	ldr	r3, [pc, #220]	; (8003018 <L3GD20_LowLevel_Init+0x118>)
 8002f3a:	695b      	ldr	r3, [r3, #20]
 8002f3c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002f40:	6153      	str	r3, [r2, #20]
 8002f42:	4b35      	ldr	r3, [pc, #212]	; (8003018 <L3GD20_LowLevel_Init+0x118>)
 8002f44:	695b      	ldr	r3, [r3, #20]
 8002f46:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f4a:	603b      	str	r3, [r7, #0]
 8002f4c:	683b      	ldr	r3, [r7, #0]

    /* Configure CS */
    GPIO_InitStructure.Pin = L3GD20_SPI_CS_PIN;
 8002f4e:	2308      	movs	r3, #8
 8002f50:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8002f52:	2301      	movs	r3, #1
 8002f54:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f56:	2303      	movs	r3, #3
 8002f58:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(L3GD20_SPI_CS_GPIO_PORT, &GPIO_InitStructure);
 8002f5a:	f107 030c 	add.w	r3, r7, #12
 8002f5e:	4619      	mov	r1, r3
 8002f60:	482e      	ldr	r0, [pc, #184]	; (800301c <L3GD20_LowLevel_Init+0x11c>)
 8002f62:	f001 f809 	bl	8003f78 <HAL_GPIO_Init>

    /* Deselect : Chip Select high */
    L3GD20_CS_HIGH();
 8002f66:	2108      	movs	r1, #8
 8002f68:	482c      	ldr	r0, [pc, #176]	; (800301c <L3GD20_LowLevel_Init+0x11c>)
 8002f6a:	f7ff fe97 	bl	8002c9c <LL_GPIO_SetOutputPin>

    GPIO_InitStructure.Pin = L3GD20_SPI_INT1_PIN;
 8002f6e:	2301      	movs	r3, #1
 8002f70:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 8002f72:	2300      	movs	r3, #0
 8002f74:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f76:	2303      	movs	r3, #3
 8002f78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(L3GD20_SPI_INT1_GPIO_PORT, &GPIO_InitStructure);
 8002f7e:	f107 030c 	add.w	r3, r7, #12
 8002f82:	4619      	mov	r1, r3
 8002f84:	4825      	ldr	r0, [pc, #148]	; (800301c <L3GD20_LowLevel_Init+0x11c>)
 8002f86:	f000 fff7 	bl	8003f78 <HAL_GPIO_Init>

    GPIO_InitStructure.Pin = L3GD20_SPI_INT2_PIN;
 8002f8a:	2302      	movs	r3, #2
 8002f8c:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(L3GD20_SPI_INT2_GPIO_PORT, &GPIO_InitStructure);
 8002f8e:	f107 030c 	add.w	r3, r7, #12
 8002f92:	4619      	mov	r1, r3
 8002f94:	4821      	ldr	r0, [pc, #132]	; (800301c <L3GD20_LowLevel_Init+0x11c>)
 8002f96:	f000 ffef 	bl	8003f78 <HAL_GPIO_Init>

    /* Reset SPI configuration */
    HAL_SPI_DeInit(&hspi1);
 8002f9a:	4821      	ldr	r0, [pc, #132]	; (8003020 <L3GD20_LowLevel_Init+0x120>)
 8002f9c:	f003 fb50 	bl	8006640 <HAL_SPI_DeInit>

    /* SPI1 parameter configuration*/
    hspi1.Instance = SPI1;
 8002fa0:	4b1f      	ldr	r3, [pc, #124]	; (8003020 <L3GD20_LowLevel_Init+0x120>)
 8002fa2:	4a20      	ldr	r2, [pc, #128]	; (8003024 <L3GD20_LowLevel_Init+0x124>)
 8002fa4:	601a      	str	r2, [r3, #0]
    hspi1.Init.Mode = SPI_MODE_MASTER;
 8002fa6:	4b1e      	ldr	r3, [pc, #120]	; (8003020 <L3GD20_LowLevel_Init+0x120>)
 8002fa8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002fac:	605a      	str	r2, [r3, #4]
    hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002fae:	4b1c      	ldr	r3, [pc, #112]	; (8003020 <L3GD20_LowLevel_Init+0x120>)
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	609a      	str	r2, [r3, #8]
    hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002fb4:	4b1a      	ldr	r3, [pc, #104]	; (8003020 <L3GD20_LowLevel_Init+0x120>)
 8002fb6:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002fba:	60da      	str	r2, [r3, #12]
    hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002fbc:	4b18      	ldr	r3, [pc, #96]	; (8003020 <L3GD20_LowLevel_Init+0x120>)
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	611a      	str	r2, [r3, #16]
    hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002fc2:	4b17      	ldr	r3, [pc, #92]	; (8003020 <L3GD20_LowLevel_Init+0x120>)
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	615a      	str	r2, [r3, #20]
    hspi1.Init.NSS = SPI_NSS_SOFT;
 8002fc8:	4b15      	ldr	r3, [pc, #84]	; (8003020 <L3GD20_LowLevel_Init+0x120>)
 8002fca:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002fce:	619a      	str	r2, [r3, #24]
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002fd0:	4b13      	ldr	r3, [pc, #76]	; (8003020 <L3GD20_LowLevel_Init+0x120>)
 8002fd2:	2218      	movs	r2, #24
 8002fd4:	61da      	str	r2, [r3, #28]
    hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002fd6:	4b12      	ldr	r3, [pc, #72]	; (8003020 <L3GD20_LowLevel_Init+0x120>)
 8002fd8:	2200      	movs	r2, #0
 8002fda:	621a      	str	r2, [r3, #32]
    hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002fdc:	4b10      	ldr	r3, [pc, #64]	; (8003020 <L3GD20_LowLevel_Init+0x120>)
 8002fde:	2200      	movs	r2, #0
 8002fe0:	625a      	str	r2, [r3, #36]	; 0x24
    hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002fe2:	4b0f      	ldr	r3, [pc, #60]	; (8003020 <L3GD20_LowLevel_Init+0x120>)
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	629a      	str	r2, [r3, #40]	; 0x28
    hspi1.Init.CRCPolynomial = 7;
 8002fe8:	4b0d      	ldr	r3, [pc, #52]	; (8003020 <L3GD20_LowLevel_Init+0x120>)
 8002fea:	2207      	movs	r2, #7
 8002fec:	62da      	str	r2, [r3, #44]	; 0x2c
    hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002fee:	4b0c      	ldr	r3, [pc, #48]	; (8003020 <L3GD20_LowLevel_Init+0x120>)
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	631a      	str	r2, [r3, #48]	; 0x30
    hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002ff4:	4b0a      	ldr	r3, [pc, #40]	; (8003020 <L3GD20_LowLevel_Init+0x120>)
 8002ff6:	2208      	movs	r2, #8
 8002ff8:	635a      	str	r2, [r3, #52]	; 0x34

    if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002ffa:	4809      	ldr	r0, [pc, #36]	; (8003020 <L3GD20_LowLevel_Init+0x120>)
 8002ffc:	f003 fa90 	bl	8006520 <HAL_SPI_Init>
 8003000:	4603      	mov	r3, r0
 8003002:	2b00      	cmp	r3, #0
 8003004:	d004      	beq.n	8003010 <L3GD20_LowLevel_Init+0x110>
    {
        _Error_Handler(__FILE__, __LINE__);
 8003006:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800300a:	4807      	ldr	r0, [pc, #28]	; (8003028 <L3GD20_LowLevel_Init+0x128>)
 800300c:	f006 ff26 	bl	8009e5c <_Error_Handler>
    //	GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_NOPULL;
    //	GPIO_Init(L3GD20_SPI_INT1_GPIO_PORT, &GPIO_InitStructure);
    //
    //	GPIO_InitStructure.GPIO_Pin = L3GD20_SPI_INT2_PIN;
    //	GPIO_Init(L3GD20_SPI_INT2_GPIO_PORT, &GPIO_InitStructure);
}  
 8003010:	bf00      	nop
 8003012:	3720      	adds	r7, #32
 8003014:	46bd      	mov	sp, r7
 8003016:	bd80      	pop	{r7, pc}
 8003018:	40021000 	.word	0x40021000
 800301c:	48001000 	.word	0x48001000
 8003020:	20000294 	.word	0x20000294
 8003024:	40013000 	.word	0x40013000
 8003028:	0800b6b8 	.word	0x0800b6b8

0800302c <L3GD20_ExtiConfig>:

void L3GD20_ExtiConfig(void) {
 800302c:	b580      	push	{r7, lr}
 800302e:	b086      	sub	sp, #24
 8003030:	af00      	add	r7, sp, #0
    //
    //    NVIC_Init(&NVIC_InitStructure);

    GPIO_InitTypeDef   GPIO_InitStructure;
    /* Enable GPIOE clock */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003032:	4a12      	ldr	r2, [pc, #72]	; (800307c <L3GD20_ExtiConfig+0x50>)
 8003034:	4b11      	ldr	r3, [pc, #68]	; (800307c <L3GD20_ExtiConfig+0x50>)
 8003036:	695b      	ldr	r3, [r3, #20]
 8003038:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800303c:	6153      	str	r3, [r2, #20]
 800303e:	4b0f      	ldr	r3, [pc, #60]	; (800307c <L3GD20_ExtiConfig+0x50>)
 8003040:	695b      	ldr	r3, [r3, #20]
 8003042:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003046:	603b      	str	r3, [r7, #0]
 8003048:	683b      	ldr	r3, [r7, #0]
    /* Configure Accelero IRQ (DRDY), connected to PE6 IOs in External Interrupt Mode with Rising edge trigger detection. */
    GPIO_InitStructure.Pin = L3GD20_SPI_INT2_PIN;
 800304a:	2302      	movs	r3, #2
 800304c:	607b      	str	r3, [r7, #4]
    GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
 800304e:	4b0c      	ldr	r3, [pc, #48]	; (8003080 <L3GD20_ExtiConfig+0x54>)
 8003050:	60bb      	str	r3, [r7, #8]
    GPIO_InitStructure.Pull = GPIO_PULLDOWN;
 8003052:	2302      	movs	r3, #2
 8003054:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 8003056:	2303      	movs	r3, #3
 8003058:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(L3GD20_SPI_INT2_GPIO_PORT, &GPIO_InitStructure);
 800305a:	1d3b      	adds	r3, r7, #4
 800305c:	4619      	mov	r1, r3
 800305e:	4809      	ldr	r0, [pc, #36]	; (8003084 <L3GD20_ExtiConfig+0x58>)
 8003060:	f000 ff8a 	bl	8003f78 <HAL_GPIO_Init>

    /* Enable and set EXTI2 Interrupt to the lowest priority */

    HAL_NVIC_SetPriority(EXTI1_IRQn, 2, 0);
 8003064:	2200      	movs	r2, #0
 8003066:	2102      	movs	r1, #2
 8003068:	2007      	movs	r0, #7
 800306a:	f000 feee 	bl	8003e4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800306e:	2007      	movs	r0, #7
 8003070:	f000 ff07 	bl	8003e82 <HAL_NVIC_EnableIRQ>
}
 8003074:	bf00      	nop
 8003076:	3718      	adds	r7, #24
 8003078:	46bd      	mov	sp, r7
 800307a:	bd80      	pop	{r7, pc}
 800307c:	40021000 	.word	0x40021000
 8003080:	10110000 	.word	0x10110000
 8003084:	48001000 	.word	0x48001000

08003088 <LSM303DLHC_AccInit>:
 * @param  LSM303DLHC_InitStruct: pointer to a LSM303DLHC_InitTypeDef structure
 *         that contains the configuration setting for the LSM303DLHC.
 * @retval None
 */
void LSM303DLHC_AccInit(LSM303DLHCAcc_InitTypeDef *LSM303DLHC_InitStruct)
{  
 8003088:	b580      	push	{r7, lr}
 800308a:	b084      	sub	sp, #16
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
	uint8_t ctrl1 = 0x00, ctrl4 = 0x00;
 8003090:	2300      	movs	r3, #0
 8003092:	73fb      	strb	r3, [r7, #15]
 8003094:	2300      	movs	r3, #0
 8003096:	73bb      	strb	r3, [r7, #14]

	/* Configure the low level interface ---------------------------------------*/
	LSM303DLHC_LowLevel_Init();
 8003098:	f000 f934 	bl	8003304 <LSM303DLHC_LowLevel_Init>

	/* Configure MEMS: data rate, power mode, full scale and axes */
	ctrl1 |= (uint8_t) (LSM303DLHC_InitStruct->Power_Mode | LSM303DLHC_InitStruct->AccOutput_DataRate | \
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	781a      	ldrb	r2, [r3, #0]
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	785b      	ldrb	r3, [r3, #1]
 80030a4:	4313      	orrs	r3, r2
 80030a6:	b2da      	uxtb	r2, r3
			LSM303DLHC_InitStruct->Axes_Enable);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	789b      	ldrb	r3, [r3, #2]
	ctrl1 |= (uint8_t) (LSM303DLHC_InitStruct->Power_Mode | LSM303DLHC_InitStruct->AccOutput_DataRate | \
 80030ac:	4313      	orrs	r3, r2
 80030ae:	b2da      	uxtb	r2, r3
 80030b0:	7bfb      	ldrb	r3, [r7, #15]
 80030b2:	4313      	orrs	r3, r2
 80030b4:	b2db      	uxtb	r3, r3
 80030b6:	73fb      	strb	r3, [r7, #15]

	ctrl4 |= (uint8_t) (LSM303DLHC_InitStruct->BlockData_Update | LSM303DLHC_InitStruct->Endianness | \
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	791a      	ldrb	r2, [r3, #4]
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	795b      	ldrb	r3, [r3, #5]
 80030c0:	4313      	orrs	r3, r2
 80030c2:	b2da      	uxtb	r2, r3
			LSM303DLHC_InitStruct->AccFull_Scale|LSM303DLHC_InitStruct->High_Resolution);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	799b      	ldrb	r3, [r3, #6]
	ctrl4 |= (uint8_t) (LSM303DLHC_InitStruct->BlockData_Update | LSM303DLHC_InitStruct->Endianness | \
 80030c8:	4313      	orrs	r3, r2
 80030ca:	b2da      	uxtb	r2, r3
			LSM303DLHC_InitStruct->AccFull_Scale|LSM303DLHC_InitStruct->High_Resolution);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	78db      	ldrb	r3, [r3, #3]
	ctrl4 |= (uint8_t) (LSM303DLHC_InitStruct->BlockData_Update | LSM303DLHC_InitStruct->Endianness | \
 80030d0:	4313      	orrs	r3, r2
 80030d2:	b2da      	uxtb	r2, r3
 80030d4:	7bbb      	ldrb	r3, [r7, #14]
 80030d6:	4313      	orrs	r3, r2
 80030d8:	b2db      	uxtb	r3, r3
 80030da:	73bb      	strb	r3, [r7, #14]

	/* Write value to ACC MEMS CTRL_REG1 regsister */
	LSM303DLHC_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG1_A, &ctrl1);
 80030dc:	f107 030f 	add.w	r3, r7, #15
 80030e0:	461a      	mov	r2, r3
 80030e2:	2120      	movs	r1, #32
 80030e4:	2032      	movs	r0, #50	; 0x32
 80030e6:	f000 f895 	bl	8003214 <LSM303DLHC_Write>

	/* Write value to ACC MEMS CTRL_REG4 regsister */
	LSM303DLHC_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A, &ctrl4);
 80030ea:	f107 030e 	add.w	r3, r7, #14
 80030ee:	461a      	mov	r2, r3
 80030f0:	2123      	movs	r1, #35	; 0x23
 80030f2:	2032      	movs	r0, #50	; 0x32
 80030f4:	f000 f88e 	bl	8003214 <LSM303DLHC_Write>
}
 80030f8:	bf00      	nop
 80030fa:	3710      	adds	r7, #16
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bd80      	pop	{r7, pc}

08003100 <LSM303DLHC_AccFilterConfig>:
 * @param  LSM303DLHC_FilterStruct: pointer to a LSM303DLHC_FilterConfigTypeDef structure
 *         that contains the configuration setting for the LSM303DLHC.
 * @retval None
 */
void LSM303DLHC_AccFilterConfig(LSM303DLHCAcc_FilterConfigTypeDef *LSM303DLHC_FilterStruct) 
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b084      	sub	sp, #16
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
	uint8_t tmpreg;

	/* Read CTRL_REG2 register */
	LSM303DLHC_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, &tmpreg, 1);
 8003108:	f107 020f 	add.w	r2, r7, #15
 800310c:	2301      	movs	r3, #1
 800310e:	2121      	movs	r1, #33	; 0x21
 8003110:	2032      	movs	r0, #50	; 0x32
 8003112:	f000 f8b5 	bl	8003280 <LSM303DLHC_Read>

	tmpreg &= 0x0C;
 8003116:	7bfb      	ldrb	r3, [r7, #15]
 8003118:	f003 030c 	and.w	r3, r3, #12
 800311c:	b2db      	uxtb	r3, r3
 800311e:	73fb      	strb	r3, [r7, #15]

	/* Configure MEMS: mode, cutoff frquency, Filter status, Click, AOI1 and AOI2 */
	tmpreg |= (uint8_t) (LSM303DLHC_FilterStruct->HighPassFilter_Mode_Selection |\
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	781a      	ldrb	r2, [r3, #0]
			LSM303DLHC_FilterStruct->HighPassFilter_CutOff_Frequency|\
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	785b      	ldrb	r3, [r3, #1]
	tmpreg |= (uint8_t) (LSM303DLHC_FilterStruct->HighPassFilter_Mode_Selection |\
 8003128:	4313      	orrs	r3, r2
 800312a:	b2da      	uxtb	r2, r3
			LSM303DLHC_FilterStruct->HighPassFilter_AOI1|\
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	789b      	ldrb	r3, [r3, #2]
	tmpreg |= (uint8_t) (LSM303DLHC_FilterStruct->HighPassFilter_Mode_Selection |\
 8003130:	4313      	orrs	r3, r2
 8003132:	b2da      	uxtb	r2, r3
			LSM303DLHC_FilterStruct->HighPassFilter_AOI2);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	78db      	ldrb	r3, [r3, #3]
	tmpreg |= (uint8_t) (LSM303DLHC_FilterStruct->HighPassFilter_Mode_Selection |\
 8003138:	4313      	orrs	r3, r2
 800313a:	b2da      	uxtb	r2, r3
 800313c:	7bfb      	ldrb	r3, [r7, #15]
 800313e:	4313      	orrs	r3, r2
 8003140:	b2db      	uxtb	r3, r3
 8003142:	73fb      	strb	r3, [r7, #15]

	/* Write value to ACC MEMS CTRL_REG2 regsister */
	LSM303DLHC_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, &tmpreg);
 8003144:	f107 030f 	add.w	r3, r7, #15
 8003148:	461a      	mov	r2, r3
 800314a:	2121      	movs	r1, #33	; 0x21
 800314c:	2032      	movs	r0, #50	; 0x32
 800314e:	f000 f861 	bl	8003214 <LSM303DLHC_Write>
}
 8003152:	bf00      	nop
 8003154:	3710      	adds	r7, #16
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}

0800315a <LSM303DLHC_AccFilterCmd>:
 *         @arg: LSM303DLHC_HighPassFilter_DISABLE
 *         @arg: LSM303DLHC_HighPassFilter_ENABLE
 * @retval None
 */
void LSM303DLHC_AccFilterCmd(uint8_t HighPassFilterState)
{
 800315a:	b580      	push	{r7, lr}
 800315c:	b084      	sub	sp, #16
 800315e:	af00      	add	r7, sp, #0
 8003160:	4603      	mov	r3, r0
 8003162:	71fb      	strb	r3, [r7, #7]
	uint8_t tmpreg;

	/* Read CTRL_REG2 register */
	LSM303DLHC_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, &tmpreg, 1);
 8003164:	f107 020f 	add.w	r2, r7, #15
 8003168:	2301      	movs	r3, #1
 800316a:	2121      	movs	r1, #33	; 0x21
 800316c:	2032      	movs	r0, #50	; 0x32
 800316e:	f000 f887 	bl	8003280 <LSM303DLHC_Read>

	tmpreg &= 0xF7;
 8003172:	7bfb      	ldrb	r3, [r7, #15]
 8003174:	f023 0308 	bic.w	r3, r3, #8
 8003178:	b2db      	uxtb	r3, r3
 800317a:	73fb      	strb	r3, [r7, #15]

	tmpreg |= HighPassFilterState;
 800317c:	7bfa      	ldrb	r2, [r7, #15]
 800317e:	79fb      	ldrb	r3, [r7, #7]
 8003180:	4313      	orrs	r3, r2
 8003182:	b2db      	uxtb	r3, r3
 8003184:	73fb      	strb	r3, [r7, #15]

	/* Write value to ACC MEMS CTRL_REG2 regsister */
	LSM303DLHC_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, &tmpreg);
 8003186:	f107 030f 	add.w	r3, r7, #15
 800318a:	461a      	mov	r2, r3
 800318c:	2121      	movs	r1, #33	; 0x21
 800318e:	2032      	movs	r0, #50	; 0x32
 8003190:	f000 f840 	bl	8003214 <LSM303DLHC_Write>
}
 8003194:	bf00      	nop
 8003196:	3710      	adds	r7, #16
 8003198:	46bd      	mov	sp, r7
 800319a:	bd80      	pop	{r7, pc}

0800319c <LSM303DLHC_MagInit>:
 * @param  LSM303DLHC_InitStruct: pointer to a LSM303DLHC_MagInitTypeDef structure
 *         that contains the configuration setting for the LSM303DLHC.
 * @retval None
 */
void LSM303DLHC_MagInit(LSM303DLHCMag_InitTypeDef *LSM303DLHC_InitStruct)
{  
 800319c:	b580      	push	{r7, lr}
 800319e:	b084      	sub	sp, #16
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
	uint8_t cra_regm = 0x00, crb_regm = 0x00, mr_regm = 0x00;
 80031a4:	2300      	movs	r3, #0
 80031a6:	73fb      	strb	r3, [r7, #15]
 80031a8:	2300      	movs	r3, #0
 80031aa:	73bb      	strb	r3, [r7, #14]
 80031ac:	2300      	movs	r3, #0
 80031ae:	737b      	strb	r3, [r7, #13]

	/* Configure the low level interface ---------------------------------------*/
	LSM303DLHC_LowLevel_Init();
 80031b0:	f000 f8a8 	bl	8003304 <LSM303DLHC_LowLevel_Init>

	/* Configure MEMS: temp and Data rate */
	cra_regm |= (uint8_t) (LSM303DLHC_InitStruct->Temperature_Sensor | LSM303DLHC_InitStruct->MagOutput_DataRate);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	781a      	ldrb	r2, [r3, #0]
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	785b      	ldrb	r3, [r3, #1]
 80031bc:	4313      	orrs	r3, r2
 80031be:	b2da      	uxtb	r2, r3
 80031c0:	7bfb      	ldrb	r3, [r7, #15]
 80031c2:	4313      	orrs	r3, r2
 80031c4:	b2db      	uxtb	r3, r3
 80031c6:	73fb      	strb	r3, [r7, #15]

	/* Configure MEMS: full Scale */
	crb_regm |= (uint8_t) (LSM303DLHC_InitStruct->MagFull_Scale);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	78da      	ldrb	r2, [r3, #3]
 80031cc:	7bbb      	ldrb	r3, [r7, #14]
 80031ce:	4313      	orrs	r3, r2
 80031d0:	b2db      	uxtb	r3, r3
 80031d2:	73bb      	strb	r3, [r7, #14]

	/* Configure MEMS: working mode */
	mr_regm |= (uint8_t) (LSM303DLHC_InitStruct->Working_Mode);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	789a      	ldrb	r2, [r3, #2]
 80031d8:	7b7b      	ldrb	r3, [r7, #13]
 80031da:	4313      	orrs	r3, r2
 80031dc:	b2db      	uxtb	r3, r3
 80031de:	737b      	strb	r3, [r7, #13]

	/* Write value to Mag MEMS CRA_REG regsister */
	LSM303DLHC_Write(MAG_I2C_ADDRESS, LSM303DLHC_CRA_REG_M, &cra_regm);
 80031e0:	f107 030f 	add.w	r3, r7, #15
 80031e4:	461a      	mov	r2, r3
 80031e6:	2100      	movs	r1, #0
 80031e8:	203c      	movs	r0, #60	; 0x3c
 80031ea:	f000 f813 	bl	8003214 <LSM303DLHC_Write>

	/* Write value to Mag MEMS CRB_REG regsister */
	LSM303DLHC_Write(MAG_I2C_ADDRESS, LSM303DLHC_CRB_REG_M, &crb_regm);
 80031ee:	f107 030e 	add.w	r3, r7, #14
 80031f2:	461a      	mov	r2, r3
 80031f4:	2101      	movs	r1, #1
 80031f6:	203c      	movs	r0, #60	; 0x3c
 80031f8:	f000 f80c 	bl	8003214 <LSM303DLHC_Write>

	/* Write value to Mag MEMS MR_REG regsister */
	LSM303DLHC_Write(MAG_I2C_ADDRESS, LSM303DLHC_MR_REG_M, &mr_regm);
 80031fc:	f107 030d 	add.w	r3, r7, #13
 8003200:	461a      	mov	r2, r3
 8003202:	2102      	movs	r1, #2
 8003204:	203c      	movs	r0, #60	; 0x3c
 8003206:	f000 f805 	bl	8003214 <LSM303DLHC_Write>
}
 800320a:	bf00      	nop
 800320c:	3710      	adds	r7, #16
 800320e:	46bd      	mov	sp, r7
 8003210:	bd80      	pop	{r7, pc}
	...

08003214 <LSM303DLHC_Write>:
 * @param  RegAddr : specifies the LSM303DLHC register to be written.
 * @param  pBuffer : pointer to the buffer  containing the data to be written to the LSM303DLH.
 * @retval LSM303DLHC Status
 */
uint16_t LSM303DLHC_Write(uint8_t DeviceAddr, uint8_t RegAddr, uint8_t* pBuffer)
{  
 8003214:	b580      	push	{r7, lr}
 8003216:	b086      	sub	sp, #24
 8003218:	af02      	add	r7, sp, #8
 800321a:	4603      	mov	r3, r0
 800321c:	603a      	str	r2, [r7, #0]
 800321e:	71fb      	strb	r3, [r7, #7]
 8003220:	460b      	mov	r3, r1
 8003222:	71bb      	strb	r3, [r7, #6]
	/* Test on BUSY Flag */
	HAL_StatusTypeDef ret;
	LSM303DLHC_Timeout = LSM303DLHC_LONG_TIMEOUT;
 8003224:	4b14      	ldr	r3, [pc, #80]	; (8003278 <LSM303DLHC_Write+0x64>)
 8003226:	f44f 4220 	mov.w	r2, #40960	; 0xa000
 800322a:	601a      	str	r2, [r3, #0]

	ret = HAL_I2C_Master_Transmit(&hi2c1, DeviceAddr, &RegAddr, 1, LSM303DLHC_Timeout);
 800322c:	79fb      	ldrb	r3, [r7, #7]
 800322e:	b299      	uxth	r1, r3
 8003230:	4b11      	ldr	r3, [pc, #68]	; (8003278 <LSM303DLHC_Write+0x64>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	1dba      	adds	r2, r7, #6
 8003236:	9300      	str	r3, [sp, #0]
 8003238:	2301      	movs	r3, #1
 800323a:	4810      	ldr	r0, [pc, #64]	; (800327c <LSM303DLHC_Write+0x68>)
 800323c:	f001 fa10 	bl	8004660 <HAL_I2C_Master_Transmit>
 8003240:	4603      	mov	r3, r0
 8003242:	73fb      	strb	r3, [r7, #15]

	if (ret == HAL_OK )
 8003244:	7bfb      	ldrb	r3, [r7, #15]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d10b      	bne.n	8003262 <LSM303DLHC_Write+0x4e>
	{
		ret = HAL_I2C_Master_Transmit(&hi2c1, DeviceAddr,pBuffer, 1, LSM303DLHC_Timeout);
 800324a:	79fb      	ldrb	r3, [r7, #7]
 800324c:	b299      	uxth	r1, r3
 800324e:	4b0a      	ldr	r3, [pc, #40]	; (8003278 <LSM303DLHC_Write+0x64>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	9300      	str	r3, [sp, #0]
 8003254:	2301      	movs	r3, #1
 8003256:	683a      	ldr	r2, [r7, #0]
 8003258:	4808      	ldr	r0, [pc, #32]	; (800327c <LSM303DLHC_Write+0x68>)
 800325a:	f001 fa01 	bl	8004660 <HAL_I2C_Master_Transmit>
 800325e:	4603      	mov	r3, r0
 8003260:	73fb      	strb	r3, [r7, #15]
	//  }
	//
	//  /* Clear STOPF flag */
	//  I2C_ClearFlag(LSM303DLHC_I2C, I2C_ICR_STOPCF);

	if (ret == HAL_OK) return LSM303DLHC_OK;
 8003262:	7bfb      	ldrb	r3, [r7, #15]
 8003264:	2b00      	cmp	r3, #0
 8003266:	d101      	bne.n	800326c <LSM303DLHC_Write+0x58>
 8003268:	2300      	movs	r3, #0
 800326a:	e000      	b.n	800326e <LSM303DLHC_Write+0x5a>
	else return LSM303DLHC_FAIL;
 800326c:	2300      	movs	r3, #0
}
 800326e:	4618      	mov	r0, r3
 8003270:	3710      	adds	r7, #16
 8003272:	46bd      	mov	sp, r7
 8003274:	bd80      	pop	{r7, pc}
 8003276:	bf00      	nop
 8003278:	2000001c 	.word	0x2000001c
 800327c:	20000178 	.word	0x20000178

08003280 <LSM303DLHC_Read>:
 * @param  pBuffer : pointer to the buffer that receives the data read from the LSM303DLH.
 * @param  NumByteToRead : number of bytes to read from the LSM303DLH ( NumByteToRead >1  only for the Mgnetometer readinf).
 * @retval LSM303DLHC register value
 */
uint16_t LSM303DLHC_Read(uint8_t DeviceAddr, uint8_t RegAddr, uint8_t* pBuffer, uint16_t NumByteToRead)
{    
 8003280:	b580      	push	{r7, lr}
 8003282:	b086      	sub	sp, #24
 8003284:	af02      	add	r7, sp, #8
 8003286:	603a      	str	r2, [r7, #0]
 8003288:	461a      	mov	r2, r3
 800328a:	4603      	mov	r3, r0
 800328c:	71fb      	strb	r3, [r7, #7]
 800328e:	460b      	mov	r3, r1
 8003290:	71bb      	strb	r3, [r7, #6]
 8003292:	4613      	mov	r3, r2
 8003294:	80bb      	strh	r3, [r7, #4]
	/* Test on BUSY Flag */
	HAL_StatusTypeDef ret;
	LSM303DLHC_Timeout = LSM303DLHC_LONG_TIMEOUT;
 8003296:	4b19      	ldr	r3, [pc, #100]	; (80032fc <LSM303DLHC_Read+0x7c>)
 8003298:	f44f 4220 	mov.w	r2, #40960	; 0xa000
 800329c:	601a      	str	r2, [r3, #0]
	//	/* Clear STOPF flag */
	//	I2C_ClearFlag(LSM303DLHC_I2C, I2C_ICR_STOPCF);
	//
	//	/* If all operations OK */

	if(NumByteToRead>1)
 800329e:	88bb      	ldrh	r3, [r7, #4]
 80032a0:	2b01      	cmp	r3, #1
 80032a2:	d904      	bls.n	80032ae <LSM303DLHC_Read+0x2e>
		RegAddr |= 0x80;
 80032a4:	79bb      	ldrb	r3, [r7, #6]
 80032a6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80032aa:	b2db      	uxtb	r3, r3
 80032ac:	71bb      	strb	r3, [r7, #6]

	ret = HAL_I2C_Master_Transmit(&hi2c1, DeviceAddr, &RegAddr, 1, LSM303DLHC_Timeout);
 80032ae:	79fb      	ldrb	r3, [r7, #7]
 80032b0:	b299      	uxth	r1, r3
 80032b2:	4b12      	ldr	r3, [pc, #72]	; (80032fc <LSM303DLHC_Read+0x7c>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	1dba      	adds	r2, r7, #6
 80032b8:	9300      	str	r3, [sp, #0]
 80032ba:	2301      	movs	r3, #1
 80032bc:	4810      	ldr	r0, [pc, #64]	; (8003300 <LSM303DLHC_Read+0x80>)
 80032be:	f001 f9cf 	bl	8004660 <HAL_I2C_Master_Transmit>
 80032c2:	4603      	mov	r3, r0
 80032c4:	73fb      	strb	r3, [r7, #15]

	if (ret == HAL_OK )
 80032c6:	7bfb      	ldrb	r3, [r7, #15]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d10c      	bne.n	80032e6 <LSM303DLHC_Read+0x66>
	{
		ret = HAL_I2C_Master_Receive(&hi2c1, DeviceAddr,pBuffer, NumByteToRead, LSM303DLHC_Timeout);
 80032cc:	79fb      	ldrb	r3, [r7, #7]
 80032ce:	b299      	uxth	r1, r3
 80032d0:	4b0a      	ldr	r3, [pc, #40]	; (80032fc <LSM303DLHC_Read+0x7c>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	88ba      	ldrh	r2, [r7, #4]
 80032d6:	9300      	str	r3, [sp, #0]
 80032d8:	4613      	mov	r3, r2
 80032da:	683a      	ldr	r2, [r7, #0]
 80032dc:	4808      	ldr	r0, [pc, #32]	; (8003300 <LSM303DLHC_Read+0x80>)
 80032de:	f001 fabf 	bl	8004860 <HAL_I2C_Master_Receive>
 80032e2:	4603      	mov	r3, r0
 80032e4:	73fb      	strb	r3, [r7, #15]
	}

	if (ret == HAL_OK) return LSM303DLHC_OK;
 80032e6:	7bfb      	ldrb	r3, [r7, #15]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d101      	bne.n	80032f0 <LSM303DLHC_Read+0x70>
 80032ec:	2300      	movs	r3, #0
 80032ee:	e000      	b.n	80032f2 <LSM303DLHC_Read+0x72>
	else return LSM303DLHC_FAIL;
 80032f0:	2300      	movs	r3, #0
}  
 80032f2:	4618      	mov	r0, r3
 80032f4:	3710      	adds	r7, #16
 80032f6:	46bd      	mov	sp, r7
 80032f8:	bd80      	pop	{r7, pc}
 80032fa:	bf00      	nop
 80032fc:	2000001c 	.word	0x2000001c
 8003300:	20000178 	.word	0x20000178

08003304 <LSM303DLHC_LowLevel_Init>:
 * @brief  Initializes the low level interface used to drive the LSM303DLHC
 * @param  None
 * @retval None
 */
static void LSM303DLHC_LowLevel_Init(void)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b086      	sub	sp, #24
 8003308:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef   GPIO_InitStructure;
	/* Enable GPIOE clock */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800330a:	4a39      	ldr	r2, [pc, #228]	; (80033f0 <LSM303DLHC_LowLevel_Init+0xec>)
 800330c:	4b38      	ldr	r3, [pc, #224]	; (80033f0 <LSM303DLHC_LowLevel_Init+0xec>)
 800330e:	695b      	ldr	r3, [r3, #20]
 8003310:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003314:	6153      	str	r3, [r2, #20]
 8003316:	4b36      	ldr	r3, [pc, #216]	; (80033f0 <LSM303DLHC_LowLevel_Init+0xec>)
 8003318:	695b      	ldr	r3, [r3, #20]
 800331a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800331e:	603b      	str	r3, [r7, #0]
 8003320:	683b      	ldr	r3, [r7, #0]

	/* Configure Accelero IRQ (DRDY), connected to PE6 IOs in External Interrupt Mode with Rising edge trigger detection. */
	GPIO_InitStructure.Pin = LSM303DLHC_DRDY_PIN;
 8003322:	2304      	movs	r3, #4
 8003324:	607b      	str	r3, [r7, #4]
	GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
 8003326:	4b33      	ldr	r3, [pc, #204]	; (80033f4 <LSM303DLHC_LowLevel_Init+0xf0>)
 8003328:	60bb      	str	r3, [r7, #8]
	GPIO_InitStructure.Pull = GPIO_PULLUP;
 800332a:	2301      	movs	r3, #1
 800332c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 800332e:	2303      	movs	r3, #3
 8003330:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(LSM303DLHC_DRDY_GPIO_PORT, &GPIO_InitStructure);
 8003332:	1d3b      	adds	r3, r7, #4
 8003334:	4619      	mov	r1, r3
 8003336:	4830      	ldr	r0, [pc, #192]	; (80033f8 <LSM303DLHC_LowLevel_Init+0xf4>)
 8003338:	f000 fe1e 	bl	8003f78 <HAL_GPIO_Init>
//
//	LSM303DLHC_I2C_INT1_GPIO_CLK();
//	LSM303DLHC_I2C_INT2_GPIO_CLK();

	/* Configure GPIO PINs to detect Interrupts */
	GPIO_InitStructure.Pin = LSM303DLHC_I2C_INT1_PIN;
 800333c:	2310      	movs	r3, #16
 800333e:	607b      	str	r3, [r7, #4]
	GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 8003340:	2300      	movs	r3, #0
 8003342:	60bb      	str	r3, [r7, #8]
	GPIO_InitStructure.Pull = GPIO_NOPULL;
 8003344:	2300      	movs	r3, #0
 8003346:	60fb      	str	r3, [r7, #12]
	GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 8003348:	2303      	movs	r3, #3
 800334a:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(LSM303DLHC_I2C_INT1_GPIO_PORT, &GPIO_InitStructure);
 800334c:	1d3b      	adds	r3, r7, #4
 800334e:	4619      	mov	r1, r3
 8003350:	4829      	ldr	r0, [pc, #164]	; (80033f8 <LSM303DLHC_LowLevel_Init+0xf4>)
 8003352:	f000 fe11 	bl	8003f78 <HAL_GPIO_Init>

	GPIO_InitStructure.Pin = LSM303DLHC_I2C_INT2_PIN;
 8003356:	2320      	movs	r3, #32
 8003358:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(LSM303DLHC_I2C_INT2_GPIO_PORT, &GPIO_InitStructure);
 800335a:	1d3b      	adds	r3, r7, #4
 800335c:	4619      	mov	r1, r3
 800335e:	4826      	ldr	r0, [pc, #152]	; (80033f8 <LSM303DLHC_LowLevel_Init+0xf4>)
 8003360:	f000 fe0a 	bl	8003f78 <HAL_GPIO_Init>

	HAL_I2C_DeInit(&hi2c1);
 8003364:	4825      	ldr	r0, [pc, #148]	; (80033fc <LSM303DLHC_LowLevel_Init+0xf8>)
 8003366:	f001 f94b 	bl	8004600 <HAL_I2C_DeInit>

	hi2c1.Instance = I2C1;
 800336a:	4b24      	ldr	r3, [pc, #144]	; (80033fc <LSM303DLHC_LowLevel_Init+0xf8>)
 800336c:	4a24      	ldr	r2, [pc, #144]	; (8003400 <LSM303DLHC_LowLevel_Init+0xfc>)
 800336e:	601a      	str	r2, [r3, #0]
	//hi2c1.Init.Timing = 0x2000090E;
	hi2c1.Init.Timing = 0x00000404;
 8003370:	4b22      	ldr	r3, [pc, #136]	; (80033fc <LSM303DLHC_LowLevel_Init+0xf8>)
 8003372:	f240 4204 	movw	r2, #1028	; 0x404
 8003376:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 8003378:	4b20      	ldr	r3, [pc, #128]	; (80033fc <LSM303DLHC_LowLevel_Init+0xf8>)
 800337a:	2200      	movs	r2, #0
 800337c:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800337e:	4b1f      	ldr	r3, [pc, #124]	; (80033fc <LSM303DLHC_LowLevel_Init+0xf8>)
 8003380:	2201      	movs	r2, #1
 8003382:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003384:	4b1d      	ldr	r3, [pc, #116]	; (80033fc <LSM303DLHC_LowLevel_Init+0xf8>)
 8003386:	2200      	movs	r2, #0
 8003388:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 800338a:	4b1c      	ldr	r3, [pc, #112]	; (80033fc <LSM303DLHC_LowLevel_Init+0xf8>)
 800338c:	2200      	movs	r2, #0
 800338e:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003390:	4b1a      	ldr	r3, [pc, #104]	; (80033fc <LSM303DLHC_LowLevel_Init+0xf8>)
 8003392:	2200      	movs	r2, #0
 8003394:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003396:	4b19      	ldr	r3, [pc, #100]	; (80033fc <LSM303DLHC_LowLevel_Init+0xf8>)
 8003398:	2200      	movs	r2, #0
 800339a:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800339c:	4b17      	ldr	r3, [pc, #92]	; (80033fc <LSM303DLHC_LowLevel_Init+0xf8>)
 800339e:	2200      	movs	r2, #0
 80033a0:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80033a2:	4816      	ldr	r0, [pc, #88]	; (80033fc <LSM303DLHC_LowLevel_Init+0xf8>)
 80033a4:	f001 f89e 	bl	80044e4 <HAL_I2C_Init>
 80033a8:	4603      	mov	r3, r0
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d004      	beq.n	80033b8 <LSM303DLHC_LowLevel_Init+0xb4>
	{
		_Error_Handler(__FILE__, __LINE__);
 80033ae:	f240 217f 	movw	r1, #639	; 0x27f
 80033b2:	4814      	ldr	r0, [pc, #80]	; (8003404 <LSM303DLHC_LowLevel_Init+0x100>)
 80033b4:	f006 fd52 	bl	8009e5c <_Error_Handler>
	}

	/**Configure Analog filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80033b8:	2100      	movs	r1, #0
 80033ba:	4810      	ldr	r0, [pc, #64]	; (80033fc <LSM303DLHC_LowLevel_Init+0xf8>)
 80033bc:	f001 fd22 	bl	8004e04 <HAL_I2CEx_ConfigAnalogFilter>
 80033c0:	4603      	mov	r3, r0
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d004      	beq.n	80033d0 <LSM303DLHC_LowLevel_Init+0xcc>
	{
		_Error_Handler(__FILE__, __LINE__);
 80033c6:	f240 2186 	movw	r1, #646	; 0x286
 80033ca:	480e      	ldr	r0, [pc, #56]	; (8003404 <LSM303DLHC_LowLevel_Init+0x100>)
 80033cc:	f006 fd46 	bl	8009e5c <_Error_Handler>
	}

	/**Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80033d0:	2100      	movs	r1, #0
 80033d2:	480a      	ldr	r0, [pc, #40]	; (80033fc <LSM303DLHC_LowLevel_Init+0xf8>)
 80033d4:	f001 fd61 	bl	8004e9a <HAL_I2CEx_ConfigDigitalFilter>
 80033d8:	4603      	mov	r3, r0
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d004      	beq.n	80033e8 <LSM303DLHC_LowLevel_Init+0xe4>
	{
		_Error_Handler(__FILE__, __LINE__);
 80033de:	f240 218d 	movw	r1, #653	; 0x28d
 80033e2:	4808      	ldr	r0, [pc, #32]	; (8003404 <LSM303DLHC_LowLevel_Init+0x100>)
 80033e4:	f006 fd3a 	bl	8009e5c <_Error_Handler>
	//	GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_NOPULL;
	//	GPIO_Init(LSM303DLHC_I2C_INT1_GPIO_PORT, &GPIO_InitStructure);
	//
	//	GPIO_InitStructure.GPIO_Pin = LSM303DLHC_I2C_INT2_PIN;
	//	GPIO_Init(LSM303DLHC_I2C_INT2_GPIO_PORT, &GPIO_InitStructure);
}  
 80033e8:	bf00      	nop
 80033ea:	3718      	adds	r7, #24
 80033ec:	46bd      	mov	sp, r7
 80033ee:	bd80      	pop	{r7, pc}
 80033f0:	40021000 	.word	0x40021000
 80033f4:	10110000 	.word	0x10110000
 80033f8:	48001000 	.word	0x48001000
 80033fc:	20000178 	.word	0x20000178
 8003400:	40005400 	.word	0x40005400
 8003404:	0800b6dc 	.word	0x0800b6dc

08003408 <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 8003408:	b480      	push	{r7}
 800340a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800340c:	bf00      	nop
 800340e:	46bd      	mov	sp, r7
 8003410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003414:	4770      	bx	lr

08003416 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8003416:	b480      	push	{r7}
 8003418:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800341a:	bf00      	nop
 800341c:	46bd      	mov	sp, r7
 800341e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003422:	4770      	bx	lr

08003424 <EXTI2_TSC_IRQHandler>:
  * @brief  This function handles External line 2 interrupt request.
  * @param  None
  * @retval None
  */
void EXTI2_TSC_IRQHandler(void)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8003428:	2004      	movs	r0, #4
 800342a:	f001 f843 	bl	80044b4 <HAL_GPIO_EXTI_IRQHandler>
}
 800342e:	bf00      	nop
 8003430:	bd80      	pop	{r7, pc}

08003432 <EXTI1_IRQHandler>:
  * @brief  RFU - This function handles External line 1 interrupt request.
  * @param  None
  * @retval None
  */
void EXTI1_IRQHandler(void)
{
 8003432:	b580      	push	{r7, lr}
 8003434:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8003436:	2002      	movs	r0, #2
 8003438:	f001 f83c 	bl	80044b4 <HAL_GPIO_EXTI_IRQHandler>
}
 800343c:	bf00      	nop
 800343e:	bd80      	pop	{r7, pc}

08003440 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003444:	4a08      	ldr	r2, [pc, #32]	; (8003468 <HAL_Init+0x28>)
 8003446:	4b08      	ldr	r3, [pc, #32]	; (8003468 <HAL_Init+0x28>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f043 0310 	orr.w	r3, r3, #16
 800344e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003450:	2003      	movs	r0, #3
 8003452:	f000 fcef 	bl	8003e34 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003456:	2000      	movs	r0, #0
 8003458:	f000 f808 	bl	800346c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800345c:	f006 feb2 	bl	800a1c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003460:	2300      	movs	r3, #0
}
 8003462:	4618      	mov	r0, r3
 8003464:	bd80      	pop	{r7, pc}
 8003466:	bf00      	nop
 8003468:	40022000 	.word	0x40022000

0800346c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b082      	sub	sp, #8
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003474:	4b12      	ldr	r3, [pc, #72]	; (80034c0 <HAL_InitTick+0x54>)
 8003476:	681a      	ldr	r2, [r3, #0]
 8003478:	4b12      	ldr	r3, [pc, #72]	; (80034c4 <HAL_InitTick+0x58>)
 800347a:	781b      	ldrb	r3, [r3, #0]
 800347c:	4619      	mov	r1, r3
 800347e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003482:	fbb3 f3f1 	udiv	r3, r3, r1
 8003486:	fbb2 f3f3 	udiv	r3, r2, r3
 800348a:	4618      	mov	r0, r3
 800348c:	f000 fd07 	bl	8003e9e <HAL_SYSTICK_Config>
 8003490:	4603      	mov	r3, r0
 8003492:	2b00      	cmp	r3, #0
 8003494:	d001      	beq.n	800349a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003496:	2301      	movs	r3, #1
 8003498:	e00e      	b.n	80034b8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2b0f      	cmp	r3, #15
 800349e:	d80a      	bhi.n	80034b6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80034a0:	2200      	movs	r2, #0
 80034a2:	6879      	ldr	r1, [r7, #4]
 80034a4:	f04f 30ff 	mov.w	r0, #4294967295
 80034a8:	f000 fccf 	bl	8003e4a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80034ac:	4a06      	ldr	r2, [pc, #24]	; (80034c8 <HAL_InitTick+0x5c>)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80034b2:	2300      	movs	r3, #0
 80034b4:	e000      	b.n	80034b8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80034b6:	2301      	movs	r3, #1
}
 80034b8:	4618      	mov	r0, r3
 80034ba:	3708      	adds	r7, #8
 80034bc:	46bd      	mov	sp, r7
 80034be:	bd80      	pop	{r7, pc}
 80034c0:	2000004c 	.word	0x2000004c
 80034c4:	20000024 	.word	0x20000024
 80034c8:	20000020 	.word	0x20000020

080034cc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80034cc:	b480      	push	{r7}
 80034ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80034d0:	4b06      	ldr	r3, [pc, #24]	; (80034ec <HAL_IncTick+0x20>)
 80034d2:	781b      	ldrb	r3, [r3, #0]
 80034d4:	461a      	mov	r2, r3
 80034d6:	4b06      	ldr	r3, [pc, #24]	; (80034f0 <HAL_IncTick+0x24>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4413      	add	r3, r2
 80034dc:	4a04      	ldr	r2, [pc, #16]	; (80034f0 <HAL_IncTick+0x24>)
 80034de:	6013      	str	r3, [r2, #0]
}
 80034e0:	bf00      	nop
 80034e2:	46bd      	mov	sp, r7
 80034e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e8:	4770      	bx	lr
 80034ea:	bf00      	nop
 80034ec:	20000024 	.word	0x20000024
 80034f0:	20000174 	.word	0x20000174

080034f4 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80034f4:	b480      	push	{r7}
 80034f6:	af00      	add	r7, sp, #0
  return uwTick;  
 80034f8:	4b03      	ldr	r3, [pc, #12]	; (8003508 <HAL_GetTick+0x14>)
 80034fa:	681b      	ldr	r3, [r3, #0]
}
 80034fc:	4618      	mov	r0, r3
 80034fe:	46bd      	mov	sp, r7
 8003500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003504:	4770      	bx	lr
 8003506:	bf00      	nop
 8003508:	20000174 	.word	0x20000174

0800350c <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b084      	sub	sp, #16
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003514:	f7ff ffee 	bl	80034f4 <HAL_GetTick>
 8003518:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003524:	d005      	beq.n	8003532 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003526:	4b09      	ldr	r3, [pc, #36]	; (800354c <HAL_Delay+0x40>)
 8003528:	781b      	ldrb	r3, [r3, #0]
 800352a:	461a      	mov	r2, r3
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	4413      	add	r3, r2
 8003530:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8003532:	bf00      	nop
 8003534:	f7ff ffde 	bl	80034f4 <HAL_GetTick>
 8003538:	4602      	mov	r2, r0
 800353a:	68bb      	ldr	r3, [r7, #8]
 800353c:	1ad2      	subs	r2, r2, r3
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	429a      	cmp	r2, r3
 8003542:	d3f7      	bcc.n	8003534 <HAL_Delay+0x28>
  {
  }
}
 8003544:	bf00      	nop
 8003546:	3710      	adds	r7, #16
 8003548:	46bd      	mov	sp, r7
 800354a:	bd80      	pop	{r7, pc}
 800354c:	20000024 	.word	0x20000024

08003550 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *             the configuration information for the specified CAN.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef* hcan)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b084      	sub	sp, #16
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
  uint32_t status = CAN_INITSTATUS_FAILED;  /* Default init status */
 8003558:	2300      	movs	r3, #0
 800355a:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart = 0U;
 800355c:	2300      	movs	r3, #0
 800355e:	60bb      	str	r3, [r7, #8]
  
  /* Check CAN handle */
  if(hcan == NULL)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d101      	bne.n	800356a <HAL_CAN_Init+0x1a>
  {
     return HAL_ERROR;
 8003566:	2301      	movs	r3, #1
 8003568:	e112      	b.n	8003790 <HAL_CAN_Init+0x240>
  assert_param(IS_CAN_SJW(hcan->Init.SJW));
  assert_param(IS_CAN_BS1(hcan->Init.BS1));
  assert_param(IS_CAN_BS2(hcan->Init.BS2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));
  
  if(hcan->State == HAL_CAN_STATE_RESET)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003570:	b2db      	uxtb	r3, r3
 8003572:	2b00      	cmp	r3, #0
 8003574:	d106      	bne.n	8003584 <HAL_CAN_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hcan->Lock = HAL_UNLOCKED;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2200      	movs	r2, #0
 800357a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Init the low level hardware */
    HAL_CAN_MspInit(hcan);
 800357e:	6878      	ldr	r0, [r7, #4]
 8003580:	f006 fe62 	bl	800a248 <HAL_CAN_MspInit>
  }
  
  /* Initialize the CAN state*/
  hcan->State = HAL_CAN_STATE_BUSY;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2202      	movs	r2, #2
 8003588:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	687a      	ldr	r2, [r7, #4]
 8003592:	6812      	ldr	r2, [r2, #0]
 8003594:	6812      	ldr	r2, [r2, #0]
 8003596:	f022 0202 	bic.w	r2, r2, #2
 800359a:	601a      	str	r2, [r3, #0]

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	687a      	ldr	r2, [r7, #4]
 80035a2:	6812      	ldr	r2, [r2, #0]
 80035a4:	6812      	ldr	r2, [r2, #0]
 80035a6:	f042 0201 	orr.w	r2, r2, #1
 80035aa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();   
 80035ac:	f7ff ffa2 	bl	80034f4 <HAL_GetTick>
 80035b0:	60b8      	str	r0, [r7, #8]
  
  /* Wait the acknowledge */
  while(HAL_IS_BIT_CLR(hcan->Instance->MSR, CAN_MSR_INAK))
 80035b2:	e010      	b.n	80035d6 <HAL_CAN_Init+0x86>
  {
    if((HAL_GetTick()-tickstart) > CAN_TIMEOUT_VALUE)
 80035b4:	f7ff ff9e 	bl	80034f4 <HAL_GetTick>
 80035b8:	4602      	mov	r2, r0
 80035ba:	68bb      	ldr	r3, [r7, #8]
 80035bc:	1ad3      	subs	r3, r2, r3
 80035be:	2b0a      	cmp	r3, #10
 80035c0:	d909      	bls.n	80035d6 <HAL_CAN_Init+0x86>
    {
      hcan->State= HAL_CAN_STATE_TIMEOUT;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2203      	movs	r2, #3
 80035c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      /* Process unlocked */
      __HAL_UNLOCK(hcan);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2200      	movs	r2, #0
 80035ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      return HAL_TIMEOUT;
 80035d2:	2303      	movs	r3, #3
 80035d4:	e0dc      	b.n	8003790 <HAL_CAN_Init+0x240>
  while(HAL_IS_BIT_CLR(hcan->Instance->MSR, CAN_MSR_INAK))
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	685b      	ldr	r3, [r3, #4]
 80035dc:	f003 0301 	and.w	r3, r3, #1
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d0e7      	beq.n	80035b4 <HAL_CAN_Init+0x64>
    }
  }

  /* Check acknowledge */
  if (HAL_IS_BIT_SET(hcan->Instance->MSR, CAN_MSR_INAK))
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	f003 0301 	and.w	r3, r3, #1
 80035ee:	2b01      	cmp	r3, #1
 80035f0:	f040 80bd 	bne.w	800376e <HAL_CAN_Init+0x21e>
  {
    /* Set the time triggered communication mode */
    if (hcan->Init.TTCM == ENABLE)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	699b      	ldr	r3, [r3, #24]
 80035f8:	2b01      	cmp	r3, #1
 80035fa:	d108      	bne.n	800360e <HAL_CAN_Init+0xbe>
    {
      SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	687a      	ldr	r2, [r7, #4]
 8003602:	6812      	ldr	r2, [r2, #0]
 8003604:	6812      	ldr	r2, [r2, #0]
 8003606:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800360a:	601a      	str	r2, [r3, #0]
 800360c:	e007      	b.n	800361e <HAL_CAN_Init+0xce>
    }
    else
    {
      CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	687a      	ldr	r2, [r7, #4]
 8003614:	6812      	ldr	r2, [r2, #0]
 8003616:	6812      	ldr	r2, [r2, #0]
 8003618:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800361c:	601a      	str	r2, [r3, #0]
    }

    /* Set the automatic bus-off management */
    if (hcan->Init.ABOM == ENABLE)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	69db      	ldr	r3, [r3, #28]
 8003622:	2b01      	cmp	r3, #1
 8003624:	d108      	bne.n	8003638 <HAL_CAN_Init+0xe8>
    {
      SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	687a      	ldr	r2, [r7, #4]
 800362c:	6812      	ldr	r2, [r2, #0]
 800362e:	6812      	ldr	r2, [r2, #0]
 8003630:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003634:	601a      	str	r2, [r3, #0]
 8003636:	e007      	b.n	8003648 <HAL_CAN_Init+0xf8>
    }
    else
    {
      CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	687a      	ldr	r2, [r7, #4]
 800363e:	6812      	ldr	r2, [r2, #0]
 8003640:	6812      	ldr	r2, [r2, #0]
 8003642:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003646:	601a      	str	r2, [r3, #0]
    }

    /* Set the automatic wake-up mode */
    if (hcan->Init.AWUM == ENABLE)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6a1b      	ldr	r3, [r3, #32]
 800364c:	2b01      	cmp	r3, #1
 800364e:	d108      	bne.n	8003662 <HAL_CAN_Init+0x112>
    {
      SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	687a      	ldr	r2, [r7, #4]
 8003656:	6812      	ldr	r2, [r2, #0]
 8003658:	6812      	ldr	r2, [r2, #0]
 800365a:	f042 0220 	orr.w	r2, r2, #32
 800365e:	601a      	str	r2, [r3, #0]
 8003660:	e007      	b.n	8003672 <HAL_CAN_Init+0x122>
    }
    else
    {
      CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	687a      	ldr	r2, [r7, #4]
 8003668:	6812      	ldr	r2, [r2, #0]
 800366a:	6812      	ldr	r2, [r2, #0]
 800366c:	f022 0220 	bic.w	r2, r2, #32
 8003670:	601a      	str	r2, [r3, #0]
    }

    /* Set the no automatic retransmission */
    if (hcan->Init.NART == ENABLE)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003676:	2b01      	cmp	r3, #1
 8003678:	d108      	bne.n	800368c <HAL_CAN_Init+0x13c>
    {
      SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	687a      	ldr	r2, [r7, #4]
 8003680:	6812      	ldr	r2, [r2, #0]
 8003682:	6812      	ldr	r2, [r2, #0]
 8003684:	f042 0210 	orr.w	r2, r2, #16
 8003688:	601a      	str	r2, [r3, #0]
 800368a:	e007      	b.n	800369c <HAL_CAN_Init+0x14c>
    }
    else
    {
      CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	687a      	ldr	r2, [r7, #4]
 8003692:	6812      	ldr	r2, [r2, #0]
 8003694:	6812      	ldr	r2, [r2, #0]
 8003696:	f022 0210 	bic.w	r2, r2, #16
 800369a:	601a      	str	r2, [r3, #0]
    }

    /* Set the receive FIFO locked mode */
    if (hcan->Init.RFLM == ENABLE)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036a0:	2b01      	cmp	r3, #1
 80036a2:	d108      	bne.n	80036b6 <HAL_CAN_Init+0x166>
    {
      SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	687a      	ldr	r2, [r7, #4]
 80036aa:	6812      	ldr	r2, [r2, #0]
 80036ac:	6812      	ldr	r2, [r2, #0]
 80036ae:	f042 0208 	orr.w	r2, r2, #8
 80036b2:	601a      	str	r2, [r3, #0]
 80036b4:	e007      	b.n	80036c6 <HAL_CAN_Init+0x176>
    }
    else
    {
      CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	687a      	ldr	r2, [r7, #4]
 80036bc:	6812      	ldr	r2, [r2, #0]
 80036be:	6812      	ldr	r2, [r2, #0]
 80036c0:	f022 0208 	bic.w	r2, r2, #8
 80036c4:	601a      	str	r2, [r3, #0]
    }

    /* Set the transmit FIFO priority */
    if (hcan->Init.TXFP == ENABLE)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036ca:	2b01      	cmp	r3, #1
 80036cc:	d108      	bne.n	80036e0 <HAL_CAN_Init+0x190>
    {
      SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	687a      	ldr	r2, [r7, #4]
 80036d4:	6812      	ldr	r2, [r2, #0]
 80036d6:	6812      	ldr	r2, [r2, #0]
 80036d8:	f042 0204 	orr.w	r2, r2, #4
 80036dc:	601a      	str	r2, [r3, #0]
 80036de:	e007      	b.n	80036f0 <HAL_CAN_Init+0x1a0>
    }
    else
    {
      CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	687a      	ldr	r2, [r7, #4]
 80036e6:	6812      	ldr	r2, [r2, #0]
 80036e8:	6812      	ldr	r2, [r2, #0]
 80036ea:	f022 0204 	bic.w	r2, r2, #4
 80036ee:	601a      	str	r2, [r3, #0]
    }

    /* Set the bit timing register */
    WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	687a      	ldr	r2, [r7, #4]
 80036f6:	6891      	ldr	r1, [r2, #8]
 80036f8:	687a      	ldr	r2, [r7, #4]
 80036fa:	68d2      	ldr	r2, [r2, #12]
 80036fc:	4311      	orrs	r1, r2
 80036fe:	687a      	ldr	r2, [r7, #4]
 8003700:	6912      	ldr	r2, [r2, #16]
 8003702:	4311      	orrs	r1, r2
 8003704:	687a      	ldr	r2, [r7, #4]
 8003706:	6952      	ldr	r2, [r2, #20]
 8003708:	4311      	orrs	r1, r2
 800370a:	687a      	ldr	r2, [r7, #4]
 800370c:	6852      	ldr	r2, [r2, #4]
 800370e:	3a01      	subs	r2, #1
 8003710:	430a      	orrs	r2, r1
 8003712:	61da      	str	r2, [r3, #28]
                                              hcan->Init.BS1            |
                                              hcan->Init.BS2            |
                                              (hcan->Init.Prescaler - 1U) ));

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	687a      	ldr	r2, [r7, #4]
 800371a:	6812      	ldr	r2, [r2, #0]
 800371c:	6812      	ldr	r2, [r2, #0]
 800371e:	f022 0201 	bic.w	r2, r2, #1
 8003722:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();   
 8003724:	f7ff fee6 	bl	80034f4 <HAL_GetTick>
 8003728:	60b8      	str	r0, [r7, #8]
   
    /* Wait the acknowledge */
    while(HAL_IS_BIT_SET(hcan->Instance->MSR, CAN_MSR_INAK))
 800372a:	e010      	b.n	800374e <HAL_CAN_Init+0x1fe>
    {
      if((HAL_GetTick()-tickstart) > CAN_TIMEOUT_VALUE)
 800372c:	f7ff fee2 	bl	80034f4 <HAL_GetTick>
 8003730:	4602      	mov	r2, r0
 8003732:	68bb      	ldr	r3, [r7, #8]
 8003734:	1ad3      	subs	r3, r2, r3
 8003736:	2b0a      	cmp	r3, #10
 8003738:	d909      	bls.n	800374e <HAL_CAN_Init+0x1fe>
      {
         hcan->State= HAL_CAN_STATE_TIMEOUT;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2203      	movs	r2, #3
 800373e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

       /* Process unlocked */
       __HAL_UNLOCK(hcan);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2200      	movs	r2, #0
 8003746:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

       return HAL_TIMEOUT;
 800374a:	2303      	movs	r3, #3
 800374c:	e020      	b.n	8003790 <HAL_CAN_Init+0x240>
    while(HAL_IS_BIT_SET(hcan->Instance->MSR, CAN_MSR_INAK))
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	f003 0301 	and.w	r3, r3, #1
 8003758:	2b01      	cmp	r3, #1
 800375a:	d0e7      	beq.n	800372c <HAL_CAN_Init+0x1dc>
      }
    }

    /* Check acknowledged */
    if(HAL_IS_BIT_CLR(hcan->Instance->MSR, CAN_MSR_INAK))
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	685b      	ldr	r3, [r3, #4]
 8003762:	f003 0301 	and.w	r3, r3, #1
 8003766:	2b00      	cmp	r3, #0
 8003768:	d101      	bne.n	800376e <HAL_CAN_Init+0x21e>
    {
      status = CAN_INITSTATUS_SUCCESS;
 800376a:	2301      	movs	r3, #1
 800376c:	60fb      	str	r3, [r7, #12]
    }
  }
 
  if(status == CAN_INITSTATUS_SUCCESS)
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	2b01      	cmp	r3, #1
 8003772:	d108      	bne.n	8003786 <HAL_CAN_Init+0x236>
  {
    /* Set CAN error code to none */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2200      	movs	r2, #0
 8003778:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Initialize the CAN state */
    hcan->State = HAL_CAN_STATE_READY;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2201      	movs	r2, #1
 800377e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
    /* Return function status */
    return HAL_OK;
 8003782:	2300      	movs	r3, #0
 8003784:	e004      	b.n	8003790 <HAL_CAN_Init+0x240>
  }
  else
  {
    /* Initialize the CAN state */
    hcan->State = HAL_CAN_STATE_ERROR;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2204      	movs	r2, #4
 800378a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Return function status */
    return HAL_ERROR;
 800378e:	2301      	movs	r3, #1
  }
}
 8003790:	4618      	mov	r0, r3
 8003792:	3710      	adds	r7, #16
 8003794:	46bd      	mov	sp, r7
 8003796:	bd80      	pop	{r7, pc}

08003798 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterConfTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef* hcan, CAN_FilterConfTypeDef* sFilterConfig)
{
 8003798:	b480      	push	{r7}
 800379a:	b085      	sub	sp, #20
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
 80037a0:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos = 0U;
 80037a2:	2300      	movs	r3, #0
 80037a4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_CAN_FILTER_MODE(sFilterConfig->FilterMode));
  assert_param(IS_CAN_FILTER_SCALE(sFilterConfig->FilterScale));
  assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
  assert_param(IS_FUNCTIONAL_STATE(sFilterConfig->FilterActivation));

  filternbrbitpos = (1U) << sFilterConfig->FilterNumber;
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	695b      	ldr	r3, [r3, #20]
 80037aa:	2201      	movs	r2, #1
 80037ac:	fa02 f303 	lsl.w	r3, r2, r3
 80037b0:	60fb      	str	r3, [r7, #12]

  /* Initialisation mode for the filter */
  SET_BIT(hcan->Instance->FMR, CAN_FMR_FINIT);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	687a      	ldr	r2, [r7, #4]
 80037b8:	6812      	ldr	r2, [r2, #0]
 80037ba:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 80037be:	f042 0201 	orr.w	r2, r2, #1
 80037c2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

  /* Filter Deactivation */
  CLEAR_BIT(hcan->Instance->FA1R, filternbrbitpos);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	687a      	ldr	r2, [r7, #4]
 80037cc:	6812      	ldr	r2, [r2, #0]
 80037ce:	f8d2 121c 	ldr.w	r1, [r2, #540]	; 0x21c
 80037d2:	68fa      	ldr	r2, [r7, #12]
 80037d4:	43d2      	mvns	r2, r2
 80037d6:	400a      	ands	r2, r1
 80037d8:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

  /* Filter Scale */
  if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	69db      	ldr	r3, [r3, #28]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d127      	bne.n	8003834 <HAL_CAN_ConfigFilter+0x9c>
  {
    /* 16-bit scale for the filter */
    CLEAR_BIT(hcan->Instance->FS1R, filternbrbitpos);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	687a      	ldr	r2, [r7, #4]
 80037ea:	6812      	ldr	r2, [r2, #0]
 80037ec:	f8d2 120c 	ldr.w	r1, [r2, #524]	; 0x20c
 80037f0:	68fa      	ldr	r2, [r7, #12]
 80037f2:	43d2      	mvns	r2, r2
 80037f4:	400a      	ands	r2, r1
 80037f6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 = 
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	683a      	ldr	r2, [r7, #0]
 8003800:	6952      	ldr	r2, [r2, #20]
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003802:	6839      	ldr	r1, [r7, #0]
 8003804:	68c9      	ldr	r1, [r1, #12]
 8003806:	0408      	lsls	r0, r1, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003808:	6839      	ldr	r1, [r7, #0]
 800380a:	6849      	ldr	r1, [r1, #4]
 800380c:	b289      	uxth	r1, r1
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800380e:	4301      	orrs	r1, r0
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 = 
 8003810:	3248      	adds	r2, #72	; 0x48
 8003812:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 = 
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6819      	ldr	r1, [r3, #0]
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	695b      	ldr	r3, [r3, #20]
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800381e:	683a      	ldr	r2, [r7, #0]
 8003820:	6892      	ldr	r2, [r2, #8]
 8003822:	0410      	lsls	r0, r2, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8003824:	683a      	ldr	r2, [r7, #0]
 8003826:	6812      	ldr	r2, [r2, #0]
 8003828:	b292      	uxth	r2, r2
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800382a:	4302      	orrs	r2, r0
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 = 
 800382c:	3348      	adds	r3, #72	; 0x48
 800382e:	00db      	lsls	r3, r3, #3
 8003830:	440b      	add	r3, r1
 8003832:	605a      	str	r2, [r3, #4]
  }

  if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	69db      	ldr	r3, [r3, #28]
 8003838:	2b01      	cmp	r3, #1
 800383a:	d126      	bne.n	800388a <HAL_CAN_ConfigFilter+0xf2>
  {
    /* 32-bit scale for the filter */
    SET_BIT(hcan->Instance->FS1R, filternbrbitpos);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	687a      	ldr	r2, [r7, #4]
 8003842:	6812      	ldr	r2, [r2, #0]
 8003844:	f8d2 120c 	ldr.w	r1, [r2, #524]	; 0x20c
 8003848:	68fa      	ldr	r2, [r7, #12]
 800384a:	430a      	orrs	r2, r1
 800384c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

    /* 32-bit identifier or First 32-bit identifier */
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 = 
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	683a      	ldr	r2, [r7, #0]
 8003856:	6952      	ldr	r2, [r2, #20]
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003858:	6839      	ldr	r1, [r7, #0]
 800385a:	6809      	ldr	r1, [r1, #0]
 800385c:	0408      	lsls	r0, r1, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800385e:	6839      	ldr	r1, [r7, #0]
 8003860:	6849      	ldr	r1, [r1, #4]
 8003862:	b289      	uxth	r1, r1
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003864:	4301      	orrs	r1, r0
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 = 
 8003866:	3248      	adds	r2, #72	; 0x48
 8003868:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

    /* 32-bit mask or Second 32-bit identifier */
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 = 
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6819      	ldr	r1, [r3, #0]
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	695b      	ldr	r3, [r3, #20]
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003874:	683a      	ldr	r2, [r7, #0]
 8003876:	6892      	ldr	r2, [r2, #8]
 8003878:	0410      	lsls	r0, r2, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800387a:	683a      	ldr	r2, [r7, #0]
 800387c:	68d2      	ldr	r2, [r2, #12]
 800387e:	b292      	uxth	r2, r2
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003880:	4302      	orrs	r2, r0
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 = 
 8003882:	3348      	adds	r3, #72	; 0x48
 8003884:	00db      	lsls	r3, r3, #3
 8003886:	440b      	add	r3, r1
 8003888:	605a      	str	r2, [r3, #4]
  }

  /* Filter Mode */
  if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	699b      	ldr	r3, [r3, #24]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d10b      	bne.n	80038aa <HAL_CAN_ConfigFilter+0x112>
  {
    /*Id/Mask mode for the filter*/
    CLEAR_BIT(hcan->Instance->FM1R, filternbrbitpos);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	687a      	ldr	r2, [r7, #4]
 8003898:	6812      	ldr	r2, [r2, #0]
 800389a:	f8d2 1204 	ldr.w	r1, [r2, #516]	; 0x204
 800389e:	68fa      	ldr	r2, [r7, #12]
 80038a0:	43d2      	mvns	r2, r2
 80038a2:	400a      	ands	r2, r1
 80038a4:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80038a8:	e009      	b.n	80038be <HAL_CAN_ConfigFilter+0x126>
  }
  else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
  {
    /*Identifier list mode for the filter*/
    SET_BIT(hcan->Instance->FM1R, filternbrbitpos);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	687a      	ldr	r2, [r7, #4]
 80038b0:	6812      	ldr	r2, [r2, #0]
 80038b2:	f8d2 1204 	ldr.w	r1, [r2, #516]	; 0x204
 80038b6:	68fa      	ldr	r2, [r7, #12]
 80038b8:	430a      	orrs	r2, r1
 80038ba:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
  }

  /* Filter FIFO assignment */
  if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80038be:	683b      	ldr	r3, [r7, #0]
 80038c0:	691b      	ldr	r3, [r3, #16]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d10b      	bne.n	80038de <HAL_CAN_ConfigFilter+0x146>
  {
    /* FIFO 0 assignation for the filter */
    CLEAR_BIT(hcan->Instance->FFA1R, filternbrbitpos);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	687a      	ldr	r2, [r7, #4]
 80038cc:	6812      	ldr	r2, [r2, #0]
 80038ce:	f8d2 1214 	ldr.w	r1, [r2, #532]	; 0x214
 80038d2:	68fa      	ldr	r2, [r7, #12]
 80038d4:	43d2      	mvns	r2, r2
 80038d6:	400a      	ands	r2, r1
 80038d8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80038dc:	e009      	b.n	80038f2 <HAL_CAN_ConfigFilter+0x15a>
  }
  else
  {
    /* FIFO 1 assignation for the filter */
    SET_BIT(hcan->Instance->FFA1R, filternbrbitpos);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	687a      	ldr	r2, [r7, #4]
 80038e4:	6812      	ldr	r2, [r2, #0]
 80038e6:	f8d2 1214 	ldr.w	r1, [r2, #532]	; 0x214
 80038ea:	68fa      	ldr	r2, [r7, #12]
 80038ec:	430a      	orrs	r2, r1
 80038ee:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  }
  
  /* Filter activation */
  if (sFilterConfig->FilterActivation == ENABLE)
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	6a1b      	ldr	r3, [r3, #32]
 80038f6:	2b01      	cmp	r3, #1
 80038f8:	d109      	bne.n	800390e <HAL_CAN_ConfigFilter+0x176>
  {
    SET_BIT(hcan->Instance->FA1R, filternbrbitpos);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	687a      	ldr	r2, [r7, #4]
 8003900:	6812      	ldr	r2, [r2, #0]
 8003902:	f8d2 121c 	ldr.w	r1, [r2, #540]	; 0x21c
 8003906:	68fa      	ldr	r2, [r7, #12]
 8003908:	430a      	orrs	r2, r1
 800390a:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
  }

  /* Leave the initialisation mode for the filter */
  CLEAR_BIT(hcan->Instance->FMR, ((uint32_t)CAN_FMR_FINIT));
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	687a      	ldr	r2, [r7, #4]
 8003914:	6812      	ldr	r2, [r2, #0]
 8003916:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 800391a:	f022 0201 	bic.w	r2, r2, #1
 800391e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
  
  /* Return function status */
  return HAL_OK;
 8003922:	2300      	movs	r3, #0
}
 8003924:	4618      	mov	r0, r3
 8003926:	3714      	adds	r7, #20
 8003928:	46bd      	mov	sp, r7
 800392a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392e:	4770      	bx	lr

08003930 <HAL_CAN_Transmit>:
  *         the configuration information for the specified CAN.  
  * @param  Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Transmit(CAN_HandleTypeDef* hcan, uint32_t Timeout)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b084      	sub	sp, #16
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
 8003938:	6039      	str	r1, [r7, #0]
  uint32_t transmitmailbox = CAN_TXSTATUS_NOMAILBOX;
 800393a:	2304      	movs	r3, #4
 800393c:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart = 0U;
 800393e:	2300      	movs	r3, #0
 8003940:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_CAN_IDTYPE(hcan->pTxMsg->IDE));
  assert_param(IS_CAN_RTR(hcan->pTxMsg->RTR));
  assert_param(IS_CAN_DLC(hcan->pTxMsg->DLC));

  if(((hcan->Instance->TSR&CAN_TSR_TME0) == CAN_TSR_TME0) || \
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	689b      	ldr	r3, [r3, #8]
 8003948:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800394c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003950:	d010      	beq.n	8003974 <HAL_CAN_Transmit+0x44>
     ((hcan->Instance->TSR&CAN_TSR_TME1) == CAN_TSR_TME1) || \
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	689b      	ldr	r3, [r3, #8]
 8003958:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
  if(((hcan->Instance->TSR&CAN_TSR_TME0) == CAN_TSR_TME0) || \
 800395c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003960:	d008      	beq.n	8003974 <HAL_CAN_Transmit+0x44>
     ((hcan->Instance->TSR&CAN_TSR_TME2) == CAN_TSR_TME2))
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	689b      	ldr	r3, [r3, #8]
 8003968:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
     ((hcan->Instance->TSR&CAN_TSR_TME1) == CAN_TSR_TME1) || \
 800396c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003970:	f040 8187 	bne.w	8003c82 <HAL_CAN_Transmit+0x352>
  {
    /* Process locked */
    __HAL_LOCK(hcan);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800397a:	2b01      	cmp	r3, #1
 800397c:	d101      	bne.n	8003982 <HAL_CAN_Transmit+0x52>
 800397e:	2302      	movs	r3, #2
 8003980:	e184      	b.n	8003c8c <HAL_CAN_Transmit+0x35c>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2201      	movs	r2, #1
 8003986:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Change CAN state */
    switch(hcan->State)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003990:	b2db      	uxtb	r3, r3
 8003992:	2b32      	cmp	r3, #50	; 0x32
 8003994:	d008      	beq.n	80039a8 <HAL_CAN_Transmit+0x78>
 8003996:	2b62      	cmp	r3, #98	; 0x62
 8003998:	d00b      	beq.n	80039b2 <HAL_CAN_Transmit+0x82>
 800399a:	2b22      	cmp	r3, #34	; 0x22
 800399c:	d10e      	bne.n	80039bc <HAL_CAN_Transmit+0x8c>
    {
      case(HAL_CAN_STATE_BUSY_RX0):
          hcan->State = HAL_CAN_STATE_BUSY_TX_RX0;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2242      	movs	r2, #66	; 0x42
 80039a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          break;
 80039a6:	e00e      	b.n	80039c6 <HAL_CAN_Transmit+0x96>
      case(HAL_CAN_STATE_BUSY_RX1):
          hcan->State = HAL_CAN_STATE_BUSY_TX_RX1;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2252      	movs	r2, #82	; 0x52
 80039ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          break;
 80039b0:	e009      	b.n	80039c6 <HAL_CAN_Transmit+0x96>
      case(HAL_CAN_STATE_BUSY_RX0_RX1):
          hcan->State = HAL_CAN_STATE_BUSY_TX_RX0_RX1;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2272      	movs	r2, #114	; 0x72
 80039b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          break;
 80039ba:	e004      	b.n	80039c6 <HAL_CAN_Transmit+0x96>
      default: /* HAL_CAN_STATE_READY */
          hcan->State = HAL_CAN_STATE_BUSY_TX;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2212      	movs	r2, #18
 80039c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          break;
 80039c4:	bf00      	nop
    }

    /* Select one empty transmit mailbox */
    if (HAL_IS_BIT_SET(hcan->Instance->TSR, CAN_TSR_TME0))
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	689b      	ldr	r3, [r3, #8]
 80039cc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80039d0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80039d4:	d102      	bne.n	80039dc <HAL_CAN_Transmit+0xac>
    {
      transmitmailbox = CAN_TXMAILBOX_0;
 80039d6:	2300      	movs	r3, #0
 80039d8:	60fb      	str	r3, [r7, #12]
 80039da:	e00c      	b.n	80039f6 <HAL_CAN_Transmit+0xc6>
    }
    else if (HAL_IS_BIT_SET(hcan->Instance->TSR, CAN_TSR_TME1))
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	689b      	ldr	r3, [r3, #8]
 80039e2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80039e6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80039ea:	d102      	bne.n	80039f2 <HAL_CAN_Transmit+0xc2>
    {
      transmitmailbox = CAN_TXMAILBOX_1;
 80039ec:	2301      	movs	r3, #1
 80039ee:	60fb      	str	r3, [r7, #12]
 80039f0:	e001      	b.n	80039f6 <HAL_CAN_Transmit+0xc6>
    }
    else
    {
      transmitmailbox = CAN_TXMAILBOX_2;
 80039f2:	2302      	movs	r3, #2
 80039f4:	60fb      	str	r3, [r7, #12]
    }

    /* Set up the Id */
    hcan->Instance->sTxMailBox[transmitmailbox].TIR &= CAN_TI0R_TXRQ;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6819      	ldr	r1, [r3, #0]
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681a      	ldr	r2, [r3, #0]
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	3318      	adds	r3, #24
 8003a02:	011b      	lsls	r3, r3, #4
 8003a04:	4413      	add	r3, r2
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f003 0201 	and.w	r2, r3, #1
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	3318      	adds	r3, #24
 8003a10:	011b      	lsls	r3, r3, #4
 8003a12:	440b      	add	r3, r1
 8003a14:	601a      	str	r2, [r3, #0]
    if (hcan->pTxMsg->IDE == CAN_ID_STD)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a1a:	689b      	ldr	r3, [r3, #8]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d117      	bne.n	8003a50 <HAL_CAN_Transmit+0x120>
    {
      assert_param(IS_CAN_STDID(hcan->pTxMsg->StdId));  
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->StdId << CAN_TI0R_STID_Pos) | \
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6819      	ldr	r1, [r3, #0]
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681a      	ldr	r2, [r3, #0]
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	3318      	adds	r3, #24
 8003a2c:	011b      	lsls	r3, r3, #4
 8003a2e:	4413      	add	r3, r2
 8003a30:	681a      	ldr	r2, [r3, #0]
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	0558      	lsls	r0, r3, #21
                                                           hcan->pTxMsg->RTR);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a3e:	68db      	ldr	r3, [r3, #12]
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->StdId << CAN_TI0R_STID_Pos) | \
 8003a40:	4303      	orrs	r3, r0
 8003a42:	431a      	orrs	r2, r3
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	3318      	adds	r3, #24
 8003a48:	011b      	lsls	r3, r3, #4
 8003a4a:	440b      	add	r3, r1
 8003a4c:	601a      	str	r2, [r3, #0]
 8003a4e:	e01a      	b.n	8003a86 <HAL_CAN_Transmit+0x156>
    }
    else
    {
      assert_param(IS_CAN_EXTID(hcan->pTxMsg->ExtId));
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->ExtId << CAN_TI0R_EXID_Pos) | \
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6819      	ldr	r1, [r3, #0]
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681a      	ldr	r2, [r3, #0]
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	3318      	adds	r3, #24
 8003a5c:	011b      	lsls	r3, r3, #4
 8003a5e:	4413      	add	r3, r2
 8003a60:	681a      	ldr	r2, [r3, #0]
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	00d8      	lsls	r0, r3, #3
                                                           hcan->pTxMsg->IDE | \
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a6e:	689b      	ldr	r3, [r3, #8]
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->ExtId << CAN_TI0R_EXID_Pos) | \
 8003a70:	4318      	orrs	r0, r3
                                                           hcan->pTxMsg->RTR);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a76:	68db      	ldr	r3, [r3, #12]
                                                           hcan->pTxMsg->IDE | \
 8003a78:	4303      	orrs	r3, r0
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->ExtId << CAN_TI0R_EXID_Pos) | \
 8003a7a:	431a      	orrs	r2, r3
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	3318      	adds	r3, #24
 8003a80:	011b      	lsls	r3, r3, #4
 8003a82:	440b      	add	r3, r1
 8003a84:	601a      	str	r2, [r3, #0]
    }
    
    /* Set up the DLC */
    hcan->pTxMsg->DLC &= (uint8_t)0x0000000FU;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a8a:	687a      	ldr	r2, [r7, #4]
 8003a8c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003a8e:	6912      	ldr	r2, [r2, #16]
 8003a90:	f002 020f 	and.w	r2, r2, #15
 8003a94:	611a      	str	r2, [r3, #16]
    hcan->Instance->sTxMailBox[transmitmailbox].TDTR &= 0xFFFFFFF0U;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6819      	ldr	r1, [r3, #0]
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681a      	ldr	r2, [r3, #0]
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	3318      	adds	r3, #24
 8003aa2:	011b      	lsls	r3, r3, #4
 8003aa4:	4413      	add	r3, r2
 8003aa6:	3304      	adds	r3, #4
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f023 020f 	bic.w	r2, r3, #15
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	3318      	adds	r3, #24
 8003ab2:	011b      	lsls	r3, r3, #4
 8003ab4:	440b      	add	r3, r1
 8003ab6:	3304      	adds	r3, #4
 8003ab8:	601a      	str	r2, [r3, #0]
    hcan->Instance->sTxMailBox[transmitmailbox].TDTR |= hcan->pTxMsg->DLC;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6819      	ldr	r1, [r3, #0]
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681a      	ldr	r2, [r3, #0]
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	3318      	adds	r3, #24
 8003ac6:	011b      	lsls	r3, r3, #4
 8003ac8:	4413      	add	r3, r2
 8003aca:	3304      	adds	r3, #4
 8003acc:	681a      	ldr	r2, [r3, #0]
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ad2:	691b      	ldr	r3, [r3, #16]
 8003ad4:	431a      	orrs	r2, r3
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	3318      	adds	r3, #24
 8003ada:	011b      	lsls	r3, r3, #4
 8003adc:	440b      	add	r3, r1
 8003ade:	3304      	adds	r3, #4
 8003ae0:	601a      	str	r2, [r3, #0]

    /* Set up the data field */
    WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR, ((uint32_t)hcan->pTxMsg->Data[3] << CAN_TDL0R_DATA3_Pos) |
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6819      	ldr	r1, [r3, #0]
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aea:	7ddb      	ldrb	r3, [r3, #23]
 8003aec:	061a      	lsls	r2, r3, #24
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003af2:	7d9b      	ldrb	r3, [r3, #22]
 8003af4:	041b      	lsls	r3, r3, #16
 8003af6:	431a      	orrs	r2, r3
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003afc:	7d5b      	ldrb	r3, [r3, #21]
 8003afe:	021b      	lsls	r3, r3, #8
 8003b00:	4313      	orrs	r3, r2
 8003b02:	687a      	ldr	r2, [r7, #4]
 8003b04:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003b06:	7d12      	ldrb	r2, [r2, #20]
 8003b08:	431a      	orrs	r2, r3
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	011b      	lsls	r3, r3, #4
 8003b0e:	440b      	add	r3, r1
 8003b10:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8003b14:	601a      	str	r2, [r3, #0]
                                                                ((uint32_t)hcan->pTxMsg->Data[2] << CAN_TDL0R_DATA2_Pos) |
                                                                ((uint32_t)hcan->pTxMsg->Data[1] << CAN_TDL0R_DATA1_Pos) |
                                                                ((uint32_t)hcan->pTxMsg->Data[0] << CAN_TDL0R_DATA0_Pos));
    WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR, ((uint32_t)hcan->pTxMsg->Data[7] << CAN_TDL0R_DATA3_Pos) |
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6819      	ldr	r1, [r3, #0]
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b1e:	7edb      	ldrb	r3, [r3, #27]
 8003b20:	061a      	lsls	r2, r3, #24
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b26:	7e9b      	ldrb	r3, [r3, #26]
 8003b28:	041b      	lsls	r3, r3, #16
 8003b2a:	431a      	orrs	r2, r3
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b30:	7e5b      	ldrb	r3, [r3, #25]
 8003b32:	021b      	lsls	r3, r3, #8
 8003b34:	4313      	orrs	r3, r2
 8003b36:	687a      	ldr	r2, [r7, #4]
 8003b38:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003b3a:	7e12      	ldrb	r2, [r2, #24]
 8003b3c:	431a      	orrs	r2, r3
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	011b      	lsls	r3, r3, #4
 8003b42:	440b      	add	r3, r1
 8003b44:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8003b48:	601a      	str	r2, [r3, #0]
                                                                ((uint32_t)hcan->pTxMsg->Data[6] << CAN_TDL0R_DATA2_Pos) |
                                                                ((uint32_t)hcan->pTxMsg->Data[5] << CAN_TDL0R_DATA1_Pos) |
                                                                ((uint32_t)hcan->pTxMsg->Data[4] << CAN_TDL0R_DATA0_Pos));

    /* Request transmission */
    SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6819      	ldr	r1, [r3, #0]
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681a      	ldr	r2, [r3, #0]
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	3318      	adds	r3, #24
 8003b56:	011b      	lsls	r3, r3, #4
 8003b58:	4413      	add	r3, r2
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f043 0201 	orr.w	r2, r3, #1
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	3318      	adds	r3, #24
 8003b64:	011b      	lsls	r3, r3, #4
 8003b66:	440b      	add	r3, r1
 8003b68:	601a      	str	r2, [r3, #0]
  
    /* Get tick */
    tickstart = HAL_GetTick();   
 8003b6a:	f7ff fcc3 	bl	80034f4 <HAL_GetTick>
 8003b6e:	60b8      	str	r0, [r7, #8]
  
    /* Check End of transmission flag */
    while(!(__HAL_CAN_TRANSMIT_STATUS(hcan, transmitmailbox)))
 8003b70:	e038      	b.n	8003be4 <HAL_CAN_Transmit+0x2b4>
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b78:	d034      	beq.n	8003be4 <HAL_CAN_Transmit+0x2b4>
      {
        if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d007      	beq.n	8003b90 <HAL_CAN_Transmit+0x260>
 8003b80:	f7ff fcb8 	bl	80034f4 <HAL_GetTick>
 8003b84:	4602      	mov	r2, r0
 8003b86:	68bb      	ldr	r3, [r7, #8]
 8003b88:	1ad2      	subs	r2, r2, r3
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	429a      	cmp	r2, r3
 8003b8e:	d929      	bls.n	8003be4 <HAL_CAN_Transmit+0x2b4>
        {
          hcan->State = HAL_CAN_STATE_TIMEOUT;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2203      	movs	r2, #3
 8003b94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

          /* Cancel transmission */
          __HAL_CAN_CANCEL_TRANSMIT(hcan, transmitmailbox);
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d108      	bne.n	8003bb0 <HAL_CAN_Transmit+0x280>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	687a      	ldr	r2, [r7, #4]
 8003ba4:	6812      	ldr	r2, [r2, #0]
 8003ba6:	6892      	ldr	r2, [r2, #8]
 8003ba8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003bac:	609a      	str	r2, [r3, #8]
 8003bae:	e013      	b.n	8003bd8 <HAL_CAN_Transmit+0x2a8>
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	2b01      	cmp	r3, #1
 8003bb4:	d108      	bne.n	8003bc8 <HAL_CAN_Transmit+0x298>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	687a      	ldr	r2, [r7, #4]
 8003bbc:	6812      	ldr	r2, [r2, #0]
 8003bbe:	6892      	ldr	r2, [r2, #8]
 8003bc0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003bc4:	609a      	str	r2, [r3, #8]
 8003bc6:	e007      	b.n	8003bd8 <HAL_CAN_Transmit+0x2a8>
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	687a      	ldr	r2, [r7, #4]
 8003bce:	6812      	ldr	r2, [r2, #0]
 8003bd0:	6892      	ldr	r2, [r2, #8]
 8003bd2:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003bd6:	609a      	str	r2, [r3, #8]

          /* Process unlocked */
          __HAL_UNLOCK(hcan);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2200      	movs	r2, #0
 8003bdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          return HAL_TIMEOUT;
 8003be0:	2303      	movs	r3, #3
 8003be2:	e053      	b.n	8003c8c <HAL_CAN_Transmit+0x35c>
    while(!(__HAL_CAN_TRANSMIT_STATUS(hcan, transmitmailbox)))
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d10b      	bne.n	8003c02 <HAL_CAN_Transmit+0x2d2>
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	689a      	ldr	r2, [r3, #8]
 8003bf0:	4b28      	ldr	r3, [pc, #160]	; (8003c94 <HAL_CAN_Transmit+0x364>)
 8003bf2:	4013      	ands	r3, r2
 8003bf4:	4a27      	ldr	r2, [pc, #156]	; (8003c94 <HAL_CAN_Transmit+0x364>)
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	bf14      	ite	ne
 8003bfa:	2301      	movne	r3, #1
 8003bfc:	2300      	moveq	r3, #0
 8003bfe:	b2db      	uxtb	r3, r3
 8003c00:	e019      	b.n	8003c36 <HAL_CAN_Transmit+0x306>
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	2b01      	cmp	r3, #1
 8003c06:	d10b      	bne.n	8003c20 <HAL_CAN_Transmit+0x2f0>
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	689a      	ldr	r2, [r3, #8]
 8003c0e:	4b22      	ldr	r3, [pc, #136]	; (8003c98 <HAL_CAN_Transmit+0x368>)
 8003c10:	4013      	ands	r3, r2
 8003c12:	4a21      	ldr	r2, [pc, #132]	; (8003c98 <HAL_CAN_Transmit+0x368>)
 8003c14:	4293      	cmp	r3, r2
 8003c16:	bf14      	ite	ne
 8003c18:	2301      	movne	r3, #1
 8003c1a:	2300      	moveq	r3, #0
 8003c1c:	b2db      	uxtb	r3, r3
 8003c1e:	e00a      	b.n	8003c36 <HAL_CAN_Transmit+0x306>
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	689a      	ldr	r2, [r3, #8]
 8003c26:	4b1d      	ldr	r3, [pc, #116]	; (8003c9c <HAL_CAN_Transmit+0x36c>)
 8003c28:	4013      	ands	r3, r2
 8003c2a:	4a1c      	ldr	r2, [pc, #112]	; (8003c9c <HAL_CAN_Transmit+0x36c>)
 8003c2c:	4293      	cmp	r3, r2
 8003c2e:	bf14      	ite	ne
 8003c30:	2301      	movne	r3, #1
 8003c32:	2300      	moveq	r3, #0
 8003c34:	b2db      	uxtb	r3, r3
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d19b      	bne.n	8003b72 <HAL_CAN_Transmit+0x242>
        }
      }
    }

    /* Change CAN state */
    switch(hcan->State)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c40:	b2db      	uxtb	r3, r3
 8003c42:	2b52      	cmp	r3, #82	; 0x52
 8003c44:	d008      	beq.n	8003c58 <HAL_CAN_Transmit+0x328>
 8003c46:	2b72      	cmp	r3, #114	; 0x72
 8003c48:	d00b      	beq.n	8003c62 <HAL_CAN_Transmit+0x332>
 8003c4a:	2b42      	cmp	r3, #66	; 0x42
 8003c4c:	d10e      	bne.n	8003c6c <HAL_CAN_Transmit+0x33c>
    {
      case(HAL_CAN_STATE_BUSY_TX_RX0):
          hcan->State = HAL_CAN_STATE_BUSY_RX0;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2222      	movs	r2, #34	; 0x22
 8003c52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          break;
 8003c56:	e00e      	b.n	8003c76 <HAL_CAN_Transmit+0x346>
      case(HAL_CAN_STATE_BUSY_TX_RX1):
          hcan->State = HAL_CAN_STATE_BUSY_RX1;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2232      	movs	r2, #50	; 0x32
 8003c5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          break;
 8003c60:	e009      	b.n	8003c76 <HAL_CAN_Transmit+0x346>
      case(HAL_CAN_STATE_BUSY_TX_RX0_RX1):
          hcan->State = HAL_CAN_STATE_BUSY_RX0_RX1;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2262      	movs	r2, #98	; 0x62
 8003c66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          break;
 8003c6a:	e004      	b.n	8003c76 <HAL_CAN_Transmit+0x346>
      default: /* HAL_CAN_STATE_BUSY_TX */
          hcan->State = HAL_CAN_STATE_READY;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2201      	movs	r2, #1
 8003c70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          break;
 8003c74:	bf00      	nop
    }

    /* Process unlocked */
    __HAL_UNLOCK(hcan);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2200      	movs	r2, #0
 8003c7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Return function status */
    return HAL_OK;
 8003c7e:	2300      	movs	r3, #0
 8003c80:	e004      	b.n	8003c8c <HAL_CAN_Transmit+0x35c>
  }
  else
  {
    /* Change CAN state */
    hcan->State = HAL_CAN_STATE_ERROR; 
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2204      	movs	r2, #4
 8003c86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Return function status */
    return HAL_ERROR;
 8003c8a:	2301      	movs	r3, #1
  }
}
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	3710      	adds	r7, #16
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bd80      	pop	{r7, pc}
 8003c94:	04000001 	.word	0x04000001
 8003c98:	08000100 	.word	0x08000100
 8003c9c:	10010000 	.word	0x10010000

08003ca0 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	b085      	sub	sp, #20
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	f003 0307 	and.w	r3, r3, #7
 8003cae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003cb0:	4b0c      	ldr	r3, [pc, #48]	; (8003ce4 <NVIC_SetPriorityGrouping+0x44>)
 8003cb2:	68db      	ldr	r3, [r3, #12]
 8003cb4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003cb6:	68ba      	ldr	r2, [r7, #8]
 8003cb8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003cbc:	4013      	ands	r3, r2
 8003cbe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003cc4:	68bb      	ldr	r3, [r7, #8]
 8003cc6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003cc8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003ccc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003cd0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003cd2:	4a04      	ldr	r2, [pc, #16]	; (8003ce4 <NVIC_SetPriorityGrouping+0x44>)
 8003cd4:	68bb      	ldr	r3, [r7, #8]
 8003cd6:	60d3      	str	r3, [r2, #12]
}
 8003cd8:	bf00      	nop
 8003cda:	3714      	adds	r7, #20
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce2:	4770      	bx	lr
 8003ce4:	e000ed00 	.word	0xe000ed00

08003ce8 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003cec:	4b04      	ldr	r3, [pc, #16]	; (8003d00 <NVIC_GetPriorityGrouping+0x18>)
 8003cee:	68db      	ldr	r3, [r3, #12]
 8003cf0:	0a1b      	lsrs	r3, r3, #8
 8003cf2:	f003 0307 	and.w	r3, r3, #7
}
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfe:	4770      	bx	lr
 8003d00:	e000ed00 	.word	0xe000ed00

08003d04 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d04:	b480      	push	{r7}
 8003d06:	b083      	sub	sp, #12
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	4603      	mov	r3, r0
 8003d0c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8003d0e:	4909      	ldr	r1, [pc, #36]	; (8003d34 <NVIC_EnableIRQ+0x30>)
 8003d10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d14:	095b      	lsrs	r3, r3, #5
 8003d16:	79fa      	ldrb	r2, [r7, #7]
 8003d18:	f002 021f 	and.w	r2, r2, #31
 8003d1c:	2001      	movs	r0, #1
 8003d1e:	fa00 f202 	lsl.w	r2, r0, r2
 8003d22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003d26:	bf00      	nop
 8003d28:	370c      	adds	r7, #12
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d30:	4770      	bx	lr
 8003d32:	bf00      	nop
 8003d34:	e000e100 	.word	0xe000e100

08003d38 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	b083      	sub	sp, #12
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	4603      	mov	r3, r0
 8003d40:	6039      	str	r1, [r7, #0]
 8003d42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8003d44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	da0b      	bge.n	8003d64 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d4c:	490d      	ldr	r1, [pc, #52]	; (8003d84 <NVIC_SetPriority+0x4c>)
 8003d4e:	79fb      	ldrb	r3, [r7, #7]
 8003d50:	f003 030f 	and.w	r3, r3, #15
 8003d54:	3b04      	subs	r3, #4
 8003d56:	683a      	ldr	r2, [r7, #0]
 8003d58:	b2d2      	uxtb	r2, r2
 8003d5a:	0112      	lsls	r2, r2, #4
 8003d5c:	b2d2      	uxtb	r2, r2
 8003d5e:	440b      	add	r3, r1
 8003d60:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003d62:	e009      	b.n	8003d78 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d64:	4908      	ldr	r1, [pc, #32]	; (8003d88 <NVIC_SetPriority+0x50>)
 8003d66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d6a:	683a      	ldr	r2, [r7, #0]
 8003d6c:	b2d2      	uxtb	r2, r2
 8003d6e:	0112      	lsls	r2, r2, #4
 8003d70:	b2d2      	uxtb	r2, r2
 8003d72:	440b      	add	r3, r1
 8003d74:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003d78:	bf00      	nop
 8003d7a:	370c      	adds	r7, #12
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d82:	4770      	bx	lr
 8003d84:	e000ed00 	.word	0xe000ed00
 8003d88:	e000e100 	.word	0xe000e100

08003d8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	b089      	sub	sp, #36	; 0x24
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	60f8      	str	r0, [r7, #12]
 8003d94:	60b9      	str	r1, [r7, #8]
 8003d96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	f003 0307 	and.w	r3, r3, #7
 8003d9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003da0:	69fb      	ldr	r3, [r7, #28]
 8003da2:	f1c3 0307 	rsb	r3, r3, #7
 8003da6:	2b04      	cmp	r3, #4
 8003da8:	bf28      	it	cs
 8003daa:	2304      	movcs	r3, #4
 8003dac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003dae:	69fb      	ldr	r3, [r7, #28]
 8003db0:	3304      	adds	r3, #4
 8003db2:	2b06      	cmp	r3, #6
 8003db4:	d902      	bls.n	8003dbc <NVIC_EncodePriority+0x30>
 8003db6:	69fb      	ldr	r3, [r7, #28]
 8003db8:	3b03      	subs	r3, #3
 8003dba:	e000      	b.n	8003dbe <NVIC_EncodePriority+0x32>
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003dc0:	2201      	movs	r2, #1
 8003dc2:	69bb      	ldr	r3, [r7, #24]
 8003dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8003dc8:	1e5a      	subs	r2, r3, #1
 8003dca:	68bb      	ldr	r3, [r7, #8]
 8003dcc:	401a      	ands	r2, r3
 8003dce:	697b      	ldr	r3, [r7, #20]
 8003dd0:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003dd2:	2101      	movs	r1, #1
 8003dd4:	697b      	ldr	r3, [r7, #20]
 8003dd6:	fa01 f303 	lsl.w	r3, r1, r3
 8003dda:	1e59      	subs	r1, r3, #1
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003de0:	4313      	orrs	r3, r2
         );
}
 8003de2:	4618      	mov	r0, r3
 8003de4:	3724      	adds	r7, #36	; 0x24
 8003de6:	46bd      	mov	sp, r7
 8003de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dec:	4770      	bx	lr
	...

08003df0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b082      	sub	sp, #8
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	3b01      	subs	r3, #1
 8003dfc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003e00:	d301      	bcc.n	8003e06 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003e02:	2301      	movs	r3, #1
 8003e04:	e00f      	b.n	8003e26 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003e06:	4a0a      	ldr	r2, [pc, #40]	; (8003e30 <SysTick_Config+0x40>)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	3b01      	subs	r3, #1
 8003e0c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003e0e:	210f      	movs	r1, #15
 8003e10:	f04f 30ff 	mov.w	r0, #4294967295
 8003e14:	f7ff ff90 	bl	8003d38 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003e18:	4b05      	ldr	r3, [pc, #20]	; (8003e30 <SysTick_Config+0x40>)
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003e1e:	4b04      	ldr	r3, [pc, #16]	; (8003e30 <SysTick_Config+0x40>)
 8003e20:	2207      	movs	r2, #7
 8003e22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003e24:	2300      	movs	r3, #0
}
 8003e26:	4618      	mov	r0, r3
 8003e28:	3708      	adds	r7, #8
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	bd80      	pop	{r7, pc}
 8003e2e:	bf00      	nop
 8003e30:	e000e010 	.word	0xe000e010

08003e34 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b082      	sub	sp, #8
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003e3c:	6878      	ldr	r0, [r7, #4]
 8003e3e:	f7ff ff2f 	bl	8003ca0 <NVIC_SetPriorityGrouping>
}
 8003e42:	bf00      	nop
 8003e44:	3708      	adds	r7, #8
 8003e46:	46bd      	mov	sp, r7
 8003e48:	bd80      	pop	{r7, pc}

08003e4a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e4a:	b580      	push	{r7, lr}
 8003e4c:	b086      	sub	sp, #24
 8003e4e:	af00      	add	r7, sp, #0
 8003e50:	4603      	mov	r3, r0
 8003e52:	60b9      	str	r1, [r7, #8]
 8003e54:	607a      	str	r2, [r7, #4]
 8003e56:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003e58:	2300      	movs	r3, #0
 8003e5a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003e5c:	f7ff ff44 	bl	8003ce8 <NVIC_GetPriorityGrouping>
 8003e60:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003e62:	687a      	ldr	r2, [r7, #4]
 8003e64:	68b9      	ldr	r1, [r7, #8]
 8003e66:	6978      	ldr	r0, [r7, #20]
 8003e68:	f7ff ff90 	bl	8003d8c <NVIC_EncodePriority>
 8003e6c:	4602      	mov	r2, r0
 8003e6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e72:	4611      	mov	r1, r2
 8003e74:	4618      	mov	r0, r3
 8003e76:	f7ff ff5f 	bl	8003d38 <NVIC_SetPriority>
}
 8003e7a:	bf00      	nop
 8003e7c:	3718      	adds	r7, #24
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bd80      	pop	{r7, pc}

08003e82 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e82:	b580      	push	{r7, lr}
 8003e84:	b082      	sub	sp, #8
 8003e86:	af00      	add	r7, sp, #0
 8003e88:	4603      	mov	r3, r0
 8003e8a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003e8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e90:	4618      	mov	r0, r3
 8003e92:	f7ff ff37 	bl	8003d04 <NVIC_EnableIRQ>
}
 8003e96:	bf00      	nop
 8003e98:	3708      	adds	r7, #8
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	bd80      	pop	{r7, pc}

08003e9e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003e9e:	b580      	push	{r7, lr}
 8003ea0:	b082      	sub	sp, #8
 8003ea2:	af00      	add	r7, sp, #0
 8003ea4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003ea6:	6878      	ldr	r0, [r7, #4]
 8003ea8:	f7ff ffa2 	bl	8003df0 <SysTick_Config>
 8003eac:	4603      	mov	r3, r0
}
 8003eae:	4618      	mov	r0, r3
 8003eb0:	3708      	adds	r7, #8
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	bd80      	pop	{r7, pc}
	...

08003eb8 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	b083      	sub	sp, #12
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2b04      	cmp	r3, #4
 8003ec4:	d106      	bne.n	8003ed4 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8003ec6:	4a09      	ldr	r2, [pc, #36]	; (8003eec <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8003ec8:	4b08      	ldr	r3, [pc, #32]	; (8003eec <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f043 0304 	orr.w	r3, r3, #4
 8003ed0:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8003ed2:	e005      	b.n	8003ee0 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8003ed4:	4a05      	ldr	r2, [pc, #20]	; (8003eec <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8003ed6:	4b05      	ldr	r3, [pc, #20]	; (8003eec <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f023 0304 	bic.w	r3, r3, #4
 8003ede:	6013      	str	r3, [r2, #0]
}
 8003ee0:	bf00      	nop
 8003ee2:	370c      	adds	r7, #12
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eea:	4770      	bx	lr
 8003eec:	e000e010 	.word	0xe000e010

08003ef0 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8003ef4:	f005 faa4 	bl	8009440 <HAL_SYSTICK_Callback>
}
 8003ef8:	bf00      	nop
 8003efa:	bd80      	pop	{r7, pc}

08003efc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b084      	sub	sp, #16
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f04:	2300      	movs	r3, #0
 8003f06:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003f0e:	2b02      	cmp	r3, #2
 8003f10:	d005      	beq.n	8003f1e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	2204      	movs	r2, #4
 8003f16:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003f18:	2301      	movs	r3, #1
 8003f1a:	73fb      	strb	r3, [r7, #15]
 8003f1c:	e027      	b.n	8003f6e <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	687a      	ldr	r2, [r7, #4]
 8003f24:	6812      	ldr	r2, [r2, #0]
 8003f26:	6812      	ldr	r2, [r2, #0]
 8003f28:	f022 020e 	bic.w	r2, r2, #14
 8003f2c:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	687a      	ldr	r2, [r7, #4]
 8003f34:	6812      	ldr	r2, [r2, #0]
 8003f36:	6812      	ldr	r2, [r2, #0]
 8003f38:	f022 0201 	bic.w	r2, r2, #1
 8003f3c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f42:	687a      	ldr	r2, [r7, #4]
 8003f44:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003f46:	2101      	movs	r1, #1
 8003f48:	fa01 f202 	lsl.w	r2, r1, r2
 8003f4c:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	2201      	movs	r2, #1
 8003f52:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2200      	movs	r2, #0
 8003f5a:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d003      	beq.n	8003f6e <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f6a:	6878      	ldr	r0, [r7, #4]
 8003f6c:	4798      	blx	r3
    } 
  }
  return status;
 8003f6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f70:	4618      	mov	r0, r3
 8003f72:	3710      	adds	r7, #16
 8003f74:	46bd      	mov	sp, r7
 8003f76:	bd80      	pop	{r7, pc}

08003f78 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003f78:	b480      	push	{r7}
 8003f7a:	b087      	sub	sp, #28
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
 8003f80:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003f82:	2300      	movs	r3, #0
 8003f84:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003f86:	2300      	movs	r3, #0
 8003f88:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8003f8e:	e154      	b.n	800423a <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	681a      	ldr	r2, [r3, #0]
 8003f94:	2101      	movs	r1, #1
 8003f96:	697b      	ldr	r3, [r7, #20]
 8003f98:	fa01 f303 	lsl.w	r3, r1, r3
 8003f9c:	4013      	ands	r3, r2
 8003f9e:	60fb      	str	r3, [r7, #12]

    if(iocurrent)
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	f000 8146 	beq.w	8004234 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	2b02      	cmp	r3, #2
 8003fae:	d003      	beq.n	8003fb8 <HAL_GPIO_Init+0x40>
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	2b12      	cmp	r3, #18
 8003fb6:	d123      	bne.n	8004000 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003fb8:	697b      	ldr	r3, [r7, #20]
 8003fba:	08da      	lsrs	r2, r3, #3
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	3208      	adds	r2, #8
 8003fc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003fc4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003fc6:	697b      	ldr	r3, [r7, #20]
 8003fc8:	f003 0307 	and.w	r3, r3, #7
 8003fcc:	009b      	lsls	r3, r3, #2
 8003fce:	220f      	movs	r2, #15
 8003fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8003fd4:	43db      	mvns	r3, r3
 8003fd6:	693a      	ldr	r2, [r7, #16]
 8003fd8:	4013      	ands	r3, r2
 8003fda:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	691a      	ldr	r2, [r3, #16]
 8003fe0:	697b      	ldr	r3, [r7, #20]
 8003fe2:	f003 0307 	and.w	r3, r3, #7
 8003fe6:	009b      	lsls	r3, r3, #2
 8003fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fec:	693a      	ldr	r2, [r7, #16]
 8003fee:	4313      	orrs	r3, r2
 8003ff0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8003ff2:	697b      	ldr	r3, [r7, #20]
 8003ff4:	08da      	lsrs	r2, r3, #3
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	3208      	adds	r2, #8
 8003ffa:	6939      	ldr	r1, [r7, #16]
 8003ffc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004006:	697b      	ldr	r3, [r7, #20]
 8004008:	005b      	lsls	r3, r3, #1
 800400a:	2203      	movs	r2, #3
 800400c:	fa02 f303 	lsl.w	r3, r2, r3
 8004010:	43db      	mvns	r3, r3
 8004012:	693a      	ldr	r2, [r7, #16]
 8004014:	4013      	ands	r3, r2
 8004016:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	685b      	ldr	r3, [r3, #4]
 800401c:	f003 0203 	and.w	r2, r3, #3
 8004020:	697b      	ldr	r3, [r7, #20]
 8004022:	005b      	lsls	r3, r3, #1
 8004024:	fa02 f303 	lsl.w	r3, r2, r3
 8004028:	693a      	ldr	r2, [r7, #16]
 800402a:	4313      	orrs	r3, r2
 800402c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	693a      	ldr	r2, [r7, #16]
 8004032:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	685b      	ldr	r3, [r3, #4]
 8004038:	2b01      	cmp	r3, #1
 800403a:	d00b      	beq.n	8004054 <HAL_GPIO_Init+0xdc>
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	2b02      	cmp	r3, #2
 8004042:	d007      	beq.n	8004054 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004048:	2b11      	cmp	r3, #17
 800404a:	d003      	beq.n	8004054 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	685b      	ldr	r3, [r3, #4]
 8004050:	2b12      	cmp	r3, #18
 8004052:	d130      	bne.n	80040b6 <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	689b      	ldr	r3, [r3, #8]
 8004058:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800405a:	697b      	ldr	r3, [r7, #20]
 800405c:	005b      	lsls	r3, r3, #1
 800405e:	2203      	movs	r2, #3
 8004060:	fa02 f303 	lsl.w	r3, r2, r3
 8004064:	43db      	mvns	r3, r3
 8004066:	693a      	ldr	r2, [r7, #16]
 8004068:	4013      	ands	r3, r2
 800406a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	68da      	ldr	r2, [r3, #12]
 8004070:	697b      	ldr	r3, [r7, #20]
 8004072:	005b      	lsls	r3, r3, #1
 8004074:	fa02 f303 	lsl.w	r3, r2, r3
 8004078:	693a      	ldr	r2, [r7, #16]
 800407a:	4313      	orrs	r3, r2
 800407c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	693a      	ldr	r2, [r7, #16]
 8004082:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	685b      	ldr	r3, [r3, #4]
 8004088:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800408a:	2201      	movs	r2, #1
 800408c:	697b      	ldr	r3, [r7, #20]
 800408e:	fa02 f303 	lsl.w	r3, r2, r3
 8004092:	43db      	mvns	r3, r3
 8004094:	693a      	ldr	r2, [r7, #16]
 8004096:	4013      	ands	r3, r2
 8004098:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	685b      	ldr	r3, [r3, #4]
 800409e:	091b      	lsrs	r3, r3, #4
 80040a0:	f003 0201 	and.w	r2, r3, #1
 80040a4:	697b      	ldr	r3, [r7, #20]
 80040a6:	fa02 f303 	lsl.w	r3, r2, r3
 80040aa:	693a      	ldr	r2, [r7, #16]
 80040ac:	4313      	orrs	r3, r2
 80040ae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	693a      	ldr	r2, [r7, #16]
 80040b4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	68db      	ldr	r3, [r3, #12]
 80040ba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80040bc:	697b      	ldr	r3, [r7, #20]
 80040be:	005b      	lsls	r3, r3, #1
 80040c0:	2203      	movs	r2, #3
 80040c2:	fa02 f303 	lsl.w	r3, r2, r3
 80040c6:	43db      	mvns	r3, r3
 80040c8:	693a      	ldr	r2, [r7, #16]
 80040ca:	4013      	ands	r3, r2
 80040cc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80040ce:	683b      	ldr	r3, [r7, #0]
 80040d0:	689a      	ldr	r2, [r3, #8]
 80040d2:	697b      	ldr	r3, [r7, #20]
 80040d4:	005b      	lsls	r3, r3, #1
 80040d6:	fa02 f303 	lsl.w	r3, r2, r3
 80040da:	693a      	ldr	r2, [r7, #16]
 80040dc:	4313      	orrs	r3, r2
 80040de:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	693a      	ldr	r2, [r7, #16]
 80040e4:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	685b      	ldr	r3, [r3, #4]
 80040ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	f000 80a0 	beq.w	8004234 <HAL_GPIO_Init+0x2bc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80040f4:	4a58      	ldr	r2, [pc, #352]	; (8004258 <HAL_GPIO_Init+0x2e0>)
 80040f6:	4b58      	ldr	r3, [pc, #352]	; (8004258 <HAL_GPIO_Init+0x2e0>)
 80040f8:	699b      	ldr	r3, [r3, #24]
 80040fa:	f043 0301 	orr.w	r3, r3, #1
 80040fe:	6193      	str	r3, [r2, #24]
 8004100:	4b55      	ldr	r3, [pc, #340]	; (8004258 <HAL_GPIO_Init+0x2e0>)
 8004102:	699b      	ldr	r3, [r3, #24]
 8004104:	f003 0301 	and.w	r3, r3, #1
 8004108:	60bb      	str	r3, [r7, #8]
 800410a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 800410c:	4a53      	ldr	r2, [pc, #332]	; (800425c <HAL_GPIO_Init+0x2e4>)
 800410e:	697b      	ldr	r3, [r7, #20]
 8004110:	089b      	lsrs	r3, r3, #2
 8004112:	3302      	adds	r3, #2
 8004114:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004118:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 800411a:	697b      	ldr	r3, [r7, #20]
 800411c:	f003 0303 	and.w	r3, r3, #3
 8004120:	009b      	lsls	r3, r3, #2
 8004122:	220f      	movs	r2, #15
 8004124:	fa02 f303 	lsl.w	r3, r2, r3
 8004128:	43db      	mvns	r3, r3
 800412a:	693a      	ldr	r2, [r7, #16]
 800412c:	4013      	ands	r3, r2
 800412e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004136:	d019      	beq.n	800416c <HAL_GPIO_Init+0x1f4>
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	4a49      	ldr	r2, [pc, #292]	; (8004260 <HAL_GPIO_Init+0x2e8>)
 800413c:	4293      	cmp	r3, r2
 800413e:	d013      	beq.n	8004168 <HAL_GPIO_Init+0x1f0>
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	4a48      	ldr	r2, [pc, #288]	; (8004264 <HAL_GPIO_Init+0x2ec>)
 8004144:	4293      	cmp	r3, r2
 8004146:	d00d      	beq.n	8004164 <HAL_GPIO_Init+0x1ec>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	4a47      	ldr	r2, [pc, #284]	; (8004268 <HAL_GPIO_Init+0x2f0>)
 800414c:	4293      	cmp	r3, r2
 800414e:	d007      	beq.n	8004160 <HAL_GPIO_Init+0x1e8>
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	4a46      	ldr	r2, [pc, #280]	; (800426c <HAL_GPIO_Init+0x2f4>)
 8004154:	4293      	cmp	r3, r2
 8004156:	d101      	bne.n	800415c <HAL_GPIO_Init+0x1e4>
 8004158:	2304      	movs	r3, #4
 800415a:	e008      	b.n	800416e <HAL_GPIO_Init+0x1f6>
 800415c:	2305      	movs	r3, #5
 800415e:	e006      	b.n	800416e <HAL_GPIO_Init+0x1f6>
 8004160:	2303      	movs	r3, #3
 8004162:	e004      	b.n	800416e <HAL_GPIO_Init+0x1f6>
 8004164:	2302      	movs	r3, #2
 8004166:	e002      	b.n	800416e <HAL_GPIO_Init+0x1f6>
 8004168:	2301      	movs	r3, #1
 800416a:	e000      	b.n	800416e <HAL_GPIO_Init+0x1f6>
 800416c:	2300      	movs	r3, #0
 800416e:	697a      	ldr	r2, [r7, #20]
 8004170:	f002 0203 	and.w	r2, r2, #3
 8004174:	0092      	lsls	r2, r2, #2
 8004176:	4093      	lsls	r3, r2
 8004178:	693a      	ldr	r2, [r7, #16]
 800417a:	4313      	orrs	r3, r2
 800417c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 800417e:	4937      	ldr	r1, [pc, #220]	; (800425c <HAL_GPIO_Init+0x2e4>)
 8004180:	697b      	ldr	r3, [r7, #20]
 8004182:	089b      	lsrs	r3, r3, #2
 8004184:	3302      	adds	r3, #2
 8004186:	693a      	ldr	r2, [r7, #16]
 8004188:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800418c:	4b38      	ldr	r3, [pc, #224]	; (8004270 <HAL_GPIO_Init+0x2f8>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	43db      	mvns	r3, r3
 8004196:	693a      	ldr	r2, [r7, #16]
 8004198:	4013      	ands	r3, r2
 800419a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800419c:	683b      	ldr	r3, [r7, #0]
 800419e:	685b      	ldr	r3, [r3, #4]
 80041a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d003      	beq.n	80041b0 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80041a8:	693a      	ldr	r2, [r7, #16]
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	4313      	orrs	r3, r2
 80041ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80041b0:	4a2f      	ldr	r2, [pc, #188]	; (8004270 <HAL_GPIO_Init+0x2f8>)
 80041b2:	693b      	ldr	r3, [r7, #16]
 80041b4:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80041b6:	4b2e      	ldr	r3, [pc, #184]	; (8004270 <HAL_GPIO_Init+0x2f8>)
 80041b8:	685b      	ldr	r3, [r3, #4]
 80041ba:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	43db      	mvns	r3, r3
 80041c0:	693a      	ldr	r2, [r7, #16]
 80041c2:	4013      	ands	r3, r2
 80041c4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	685b      	ldr	r3, [r3, #4]
 80041ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d003      	beq.n	80041da <HAL_GPIO_Init+0x262>
        {
          temp |= iocurrent;
 80041d2:	693a      	ldr	r2, [r7, #16]
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	4313      	orrs	r3, r2
 80041d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80041da:	4a25      	ldr	r2, [pc, #148]	; (8004270 <HAL_GPIO_Init+0x2f8>)
 80041dc:	693b      	ldr	r3, [r7, #16]
 80041de:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80041e0:	4b23      	ldr	r3, [pc, #140]	; (8004270 <HAL_GPIO_Init+0x2f8>)
 80041e2:	689b      	ldr	r3, [r3, #8]
 80041e4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	43db      	mvns	r3, r3
 80041ea:	693a      	ldr	r2, [r7, #16]
 80041ec:	4013      	ands	r3, r2
 80041ee:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	685b      	ldr	r3, [r3, #4]
 80041f4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d003      	beq.n	8004204 <HAL_GPIO_Init+0x28c>
        {
          temp |= iocurrent;
 80041fc:	693a      	ldr	r2, [r7, #16]
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	4313      	orrs	r3, r2
 8004202:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004204:	4a1a      	ldr	r2, [pc, #104]	; (8004270 <HAL_GPIO_Init+0x2f8>)
 8004206:	693b      	ldr	r3, [r7, #16]
 8004208:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800420a:	4b19      	ldr	r3, [pc, #100]	; (8004270 <HAL_GPIO_Init+0x2f8>)
 800420c:	68db      	ldr	r3, [r3, #12]
 800420e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	43db      	mvns	r3, r3
 8004214:	693a      	ldr	r2, [r7, #16]
 8004216:	4013      	ands	r3, r2
 8004218:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800421a:	683b      	ldr	r3, [r7, #0]
 800421c:	685b      	ldr	r3, [r3, #4]
 800421e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004222:	2b00      	cmp	r3, #0
 8004224:	d003      	beq.n	800422e <HAL_GPIO_Init+0x2b6>
        {
          temp |= iocurrent;
 8004226:	693a      	ldr	r2, [r7, #16]
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	4313      	orrs	r3, r2
 800422c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800422e:	4a10      	ldr	r2, [pc, #64]	; (8004270 <HAL_GPIO_Init+0x2f8>)
 8004230:	693b      	ldr	r3, [r7, #16]
 8004232:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 8004234:	697b      	ldr	r3, [r7, #20]
 8004236:	3301      	adds	r3, #1
 8004238:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	681a      	ldr	r2, [r3, #0]
 800423e:	697b      	ldr	r3, [r7, #20]
 8004240:	fa22 f303 	lsr.w	r3, r2, r3
 8004244:	2b00      	cmp	r3, #0
 8004246:	f47f aea3 	bne.w	8003f90 <HAL_GPIO_Init+0x18>
  }
}
 800424a:	bf00      	nop
 800424c:	371c      	adds	r7, #28
 800424e:	46bd      	mov	sp, r7
 8004250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004254:	4770      	bx	lr
 8004256:	bf00      	nop
 8004258:	40021000 	.word	0x40021000
 800425c:	40010000 	.word	0x40010000
 8004260:	48000400 	.word	0x48000400
 8004264:	48000800 	.word	0x48000800
 8004268:	48000c00 	.word	0x48000c00
 800426c:	48001000 	.word	0x48001000
 8004270:	40010400 	.word	0x40010400

08004274 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004274:	b480      	push	{r7}
 8004276:	b087      	sub	sp, #28
 8004278:	af00      	add	r7, sp, #0
 800427a:	6078      	str	r0, [r7, #4]
 800427c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800427e:	2300      	movs	r3, #0
 8004280:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004282:	2300      	movs	r3, #0
 8004284:	613b      	str	r3, [r7, #16]
  uint32_t tmp = 0x00U;
 8004286:	2300      	movs	r3, #0
 8004288:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != RESET)
 800428a:	e0b8      	b.n	80043fe <HAL_GPIO_DeInit+0x18a>
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1U << position);
 800428c:	2201      	movs	r2, #1
 800428e:	697b      	ldr	r3, [r7, #20]
 8004290:	409a      	lsls	r2, r3
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	4013      	ands	r3, r2
 8004296:	613b      	str	r3, [r7, #16]

    if (iocurrent)
 8004298:	693b      	ldr	r3, [r7, #16]
 800429a:	2b00      	cmp	r3, #0
 800429c:	f000 80ac 	beq.w	80043f8 <HAL_GPIO_DeInit+0x184>
    {
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floting Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681a      	ldr	r2, [r3, #0]
 80042a4:	697b      	ldr	r3, [r7, #20]
 80042a6:	005b      	lsls	r3, r3, #1
 80042a8:	2103      	movs	r1, #3
 80042aa:	fa01 f303 	lsl.w	r3, r1, r3
 80042ae:	43db      	mvns	r3, r3
 80042b0:	401a      	ands	r2, r3
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80042b6:	697b      	ldr	r3, [r7, #20]
 80042b8:	08da      	lsrs	r2, r3, #3
 80042ba:	697b      	ldr	r3, [r7, #20]
 80042bc:	08d9      	lsrs	r1, r3, #3
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	3108      	adds	r1, #8
 80042c2:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 80042c6:	697b      	ldr	r3, [r7, #20]
 80042c8:	f003 0307 	and.w	r3, r3, #7
 80042cc:	009b      	lsls	r3, r3, #2
 80042ce:	200f      	movs	r0, #15
 80042d0:	fa00 f303 	lsl.w	r3, r0, r3
 80042d4:	43db      	mvns	r3, r3
 80042d6:	4019      	ands	r1, r3
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	3208      	adds	r2, #8
 80042dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	689a      	ldr	r2, [r3, #8]
 80042e4:	697b      	ldr	r3, [r7, #20]
 80042e6:	005b      	lsls	r3, r3, #1
 80042e8:	2103      	movs	r1, #3
 80042ea:	fa01 f303 	lsl.w	r3, r1, r3
 80042ee:	43db      	mvns	r3, r3
 80042f0:	401a      	ands	r2, r3
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	685a      	ldr	r2, [r3, #4]
 80042fa:	2101      	movs	r1, #1
 80042fc:	697b      	ldr	r3, [r7, #20]
 80042fe:	fa01 f303 	lsl.w	r3, r1, r3
 8004302:	43db      	mvns	r3, r3
 8004304:	401a      	ands	r2, r3
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	68da      	ldr	r2, [r3, #12]
 800430e:	697b      	ldr	r3, [r7, #20]
 8004310:	005b      	lsls	r3, r3, #1
 8004312:	2103      	movs	r1, #3
 8004314:	fa01 f303 	lsl.w	r3, r1, r3
 8004318:	43db      	mvns	r3, r3
 800431a:	401a      	ands	r2, r3
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	60da      	str	r2, [r3, #12]

  
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      
      tmp = SYSCFG->EXTICR[position >> 2];
 8004320:	4a3d      	ldr	r2, [pc, #244]	; (8004418 <HAL_GPIO_DeInit+0x1a4>)
 8004322:	697b      	ldr	r3, [r7, #20]
 8004324:	089b      	lsrs	r3, r3, #2
 8004326:	3302      	adds	r3, #2
 8004328:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800432c:	60fb      	str	r3, [r7, #12]
      tmp &= ((0x0FU) << (4U * (position & 0x03U)));
 800432e:	697b      	ldr	r3, [r7, #20]
 8004330:	f003 0303 	and.w	r3, r3, #3
 8004334:	009b      	lsls	r3, r3, #2
 8004336:	220f      	movs	r2, #15
 8004338:	fa02 f303 	lsl.w	r3, r2, r3
 800433c:	68fa      	ldr	r2, [r7, #12]
 800433e:	4013      	ands	r3, r2
 8004340:	60fb      	str	r3, [r7, #12]
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004348:	d019      	beq.n	800437e <HAL_GPIO_DeInit+0x10a>
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	4a33      	ldr	r2, [pc, #204]	; (800441c <HAL_GPIO_DeInit+0x1a8>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d013      	beq.n	800437a <HAL_GPIO_DeInit+0x106>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	4a32      	ldr	r2, [pc, #200]	; (8004420 <HAL_GPIO_DeInit+0x1ac>)
 8004356:	4293      	cmp	r3, r2
 8004358:	d00d      	beq.n	8004376 <HAL_GPIO_DeInit+0x102>
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	4a31      	ldr	r2, [pc, #196]	; (8004424 <HAL_GPIO_DeInit+0x1b0>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d007      	beq.n	8004372 <HAL_GPIO_DeInit+0xfe>
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	4a30      	ldr	r2, [pc, #192]	; (8004428 <HAL_GPIO_DeInit+0x1b4>)
 8004366:	4293      	cmp	r3, r2
 8004368:	d101      	bne.n	800436e <HAL_GPIO_DeInit+0xfa>
 800436a:	2304      	movs	r3, #4
 800436c:	e008      	b.n	8004380 <HAL_GPIO_DeInit+0x10c>
 800436e:	2305      	movs	r3, #5
 8004370:	e006      	b.n	8004380 <HAL_GPIO_DeInit+0x10c>
 8004372:	2303      	movs	r3, #3
 8004374:	e004      	b.n	8004380 <HAL_GPIO_DeInit+0x10c>
 8004376:	2302      	movs	r3, #2
 8004378:	e002      	b.n	8004380 <HAL_GPIO_DeInit+0x10c>
 800437a:	2301      	movs	r3, #1
 800437c:	e000      	b.n	8004380 <HAL_GPIO_DeInit+0x10c>
 800437e:	2300      	movs	r3, #0
 8004380:	697a      	ldr	r2, [r7, #20]
 8004382:	f002 0203 	and.w	r2, r2, #3
 8004386:	0092      	lsls	r2, r2, #2
 8004388:	fa03 f202 	lsl.w	r2, r3, r2
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	429a      	cmp	r2, r3
 8004390:	d132      	bne.n	80043f8 <HAL_GPIO_DeInit+0x184>
      {
        tmp = (0x0FU) << (4U * (position & 0x03U));
 8004392:	697b      	ldr	r3, [r7, #20]
 8004394:	f003 0303 	and.w	r3, r3, #3
 8004398:	009b      	lsls	r3, r3, #2
 800439a:	220f      	movs	r2, #15
 800439c:	fa02 f303 	lsl.w	r3, r2, r3
 80043a0:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 80043a2:	481d      	ldr	r0, [pc, #116]	; (8004418 <HAL_GPIO_DeInit+0x1a4>)
 80043a4:	697b      	ldr	r3, [r7, #20]
 80043a6:	089b      	lsrs	r3, r3, #2
 80043a8:	491b      	ldr	r1, [pc, #108]	; (8004418 <HAL_GPIO_DeInit+0x1a4>)
 80043aa:	697a      	ldr	r2, [r7, #20]
 80043ac:	0892      	lsrs	r2, r2, #2
 80043ae:	3202      	adds	r2, #2
 80043b0:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80043b4:	68fa      	ldr	r2, [r7, #12]
 80043b6:	43d2      	mvns	r2, r2
 80043b8:	400a      	ands	r2, r1
 80043ba:	3302      	adds	r3, #2
 80043bc:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80043c0:	491a      	ldr	r1, [pc, #104]	; (800442c <HAL_GPIO_DeInit+0x1b8>)
 80043c2:	4b1a      	ldr	r3, [pc, #104]	; (800442c <HAL_GPIO_DeInit+0x1b8>)
 80043c4:	681a      	ldr	r2, [r3, #0]
 80043c6:	693b      	ldr	r3, [r7, #16]
 80043c8:	43db      	mvns	r3, r3
 80043ca:	4013      	ands	r3, r2
 80043cc:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80043ce:	4917      	ldr	r1, [pc, #92]	; (800442c <HAL_GPIO_DeInit+0x1b8>)
 80043d0:	4b16      	ldr	r3, [pc, #88]	; (800442c <HAL_GPIO_DeInit+0x1b8>)
 80043d2:	685a      	ldr	r2, [r3, #4]
 80043d4:	693b      	ldr	r3, [r7, #16]
 80043d6:	43db      	mvns	r3, r3
 80043d8:	4013      	ands	r3, r2
 80043da:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80043dc:	4913      	ldr	r1, [pc, #76]	; (800442c <HAL_GPIO_DeInit+0x1b8>)
 80043de:	4b13      	ldr	r3, [pc, #76]	; (800442c <HAL_GPIO_DeInit+0x1b8>)
 80043e0:	689a      	ldr	r2, [r3, #8]
 80043e2:	693b      	ldr	r3, [r7, #16]
 80043e4:	43db      	mvns	r3, r3
 80043e6:	4013      	ands	r3, r2
 80043e8:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80043ea:	4910      	ldr	r1, [pc, #64]	; (800442c <HAL_GPIO_DeInit+0x1b8>)
 80043ec:	4b0f      	ldr	r3, [pc, #60]	; (800442c <HAL_GPIO_DeInit+0x1b8>)
 80043ee:	68da      	ldr	r2, [r3, #12]
 80043f0:	693b      	ldr	r3, [r7, #16]
 80043f2:	43db      	mvns	r3, r3
 80043f4:	4013      	ands	r3, r2
 80043f6:	60cb      	str	r3, [r1, #12]
      }
    }
    
    position++;
 80043f8:	697b      	ldr	r3, [r7, #20]
 80043fa:	3301      	adds	r3, #1
 80043fc:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != RESET)
 80043fe:	683a      	ldr	r2, [r7, #0]
 8004400:	697b      	ldr	r3, [r7, #20]
 8004402:	fa22 f303 	lsr.w	r3, r2, r3
 8004406:	2b00      	cmp	r3, #0
 8004408:	f47f af40 	bne.w	800428c <HAL_GPIO_DeInit+0x18>
  }
}
 800440c:	bf00      	nop
 800440e:	371c      	adds	r7, #28
 8004410:	46bd      	mov	sp, r7
 8004412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004416:	4770      	bx	lr
 8004418:	40010000 	.word	0x40010000
 800441c:	48000400 	.word	0x48000400
 8004420:	48000800 	.word	0x48000800
 8004424:	48000c00 	.word	0x48000c00
 8004428:	48001000 	.word	0x48001000
 800442c:	40010400 	.word	0x40010400

08004430 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004430:	b480      	push	{r7}
 8004432:	b085      	sub	sp, #20
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
 8004438:	460b      	mov	r3, r1
 800443a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	691a      	ldr	r2, [r3, #16]
 8004440:	887b      	ldrh	r3, [r7, #2]
 8004442:	4013      	ands	r3, r2
 8004444:	2b00      	cmp	r3, #0
 8004446:	d002      	beq.n	800444e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004448:	2301      	movs	r3, #1
 800444a:	73fb      	strb	r3, [r7, #15]
 800444c:	e001      	b.n	8004452 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800444e:	2300      	movs	r3, #0
 8004450:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004452:	7bfb      	ldrb	r3, [r7, #15]
}
 8004454:	4618      	mov	r0, r3
 8004456:	3714      	adds	r7, #20
 8004458:	46bd      	mov	sp, r7
 800445a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445e:	4770      	bx	lr

08004460 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004460:	b480      	push	{r7}
 8004462:	b083      	sub	sp, #12
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
 8004468:	460b      	mov	r3, r1
 800446a:	807b      	strh	r3, [r7, #2]
 800446c:	4613      	mov	r3, r2
 800446e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004470:	787b      	ldrb	r3, [r7, #1]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d003      	beq.n	800447e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004476:	887a      	ldrh	r2, [r7, #2]
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800447c:	e002      	b.n	8004484 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800447e:	887a      	ldrh	r2, [r7, #2]
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004484:	bf00      	nop
 8004486:	370c      	adds	r7, #12
 8004488:	46bd      	mov	sp, r7
 800448a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448e:	4770      	bx	lr

08004490 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004490:	b480      	push	{r7}
 8004492:	b083      	sub	sp, #12
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
 8004498:	460b      	mov	r3, r1
 800449a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	695a      	ldr	r2, [r3, #20]
 80044a0:	887b      	ldrh	r3, [r7, #2]
 80044a2:	405a      	eors	r2, r3
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	615a      	str	r2, [r3, #20]
}
 80044a8:	bf00      	nop
 80044aa:	370c      	adds	r7, #12
 80044ac:	46bd      	mov	sp, r7
 80044ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b2:	4770      	bx	lr

080044b4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b082      	sub	sp, #8
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	4603      	mov	r3, r0
 80044bc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80044be:	4b08      	ldr	r3, [pc, #32]	; (80044e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80044c0:	695a      	ldr	r2, [r3, #20]
 80044c2:	88fb      	ldrh	r3, [r7, #6]
 80044c4:	4013      	ands	r3, r2
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d006      	beq.n	80044d8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80044ca:	4a05      	ldr	r2, [pc, #20]	; (80044e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80044cc:	88fb      	ldrh	r3, [r7, #6]
 80044ce:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80044d0:	88fb      	ldrh	r3, [r7, #6]
 80044d2:	4618      	mov	r0, r3
 80044d4:	f005 fc2a 	bl	8009d2c <HAL_GPIO_EXTI_Callback>
  }
}
 80044d8:	bf00      	nop
 80044da:	3708      	adds	r7, #8
 80044dc:	46bd      	mov	sp, r7
 80044de:	bd80      	pop	{r7, pc}
 80044e0:	40010400 	.word	0x40010400

080044e4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b082      	sub	sp, #8
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d101      	bne.n	80044f6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80044f2:	2301      	movs	r3, #1
 80044f4:	e080      	b.n	80045f8 <HAL_I2C_Init+0x114>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80044fc:	b2db      	uxtb	r3, r3
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d106      	bne.n	8004510 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2200      	movs	r2, #0
 8004506:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800450a:	6878      	ldr	r0, [r7, #4]
 800450c:	f005 fecc 	bl	800a2a8 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2224      	movs	r2, #36	; 0x24
 8004514:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	687a      	ldr	r2, [r7, #4]
 800451e:	6812      	ldr	r2, [r2, #0]
 8004520:	6812      	ldr	r2, [r2, #0]
 8004522:	f022 0201 	bic.w	r2, r2, #1
 8004526:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	687a      	ldr	r2, [r7, #4]
 800452e:	6852      	ldr	r2, [r2, #4]
 8004530:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004534:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	687a      	ldr	r2, [r7, #4]
 800453c:	6812      	ldr	r2, [r2, #0]
 800453e:	6892      	ldr	r2, [r2, #8]
 8004540:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004544:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	68db      	ldr	r3, [r3, #12]
 800454a:	2b01      	cmp	r3, #1
 800454c:	d107      	bne.n	800455e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	687a      	ldr	r2, [r7, #4]
 8004554:	6892      	ldr	r2, [r2, #8]
 8004556:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800455a:	609a      	str	r2, [r3, #8]
 800455c:	e006      	b.n	800456c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	687a      	ldr	r2, [r7, #4]
 8004564:	6892      	ldr	r2, [r2, #8]
 8004566:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800456a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	68db      	ldr	r3, [r3, #12]
 8004570:	2b02      	cmp	r3, #2
 8004572:	d104      	bne.n	800457e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800457c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681a      	ldr	r2, [r3, #0]
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800458c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004590:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	687a      	ldr	r2, [r7, #4]
 8004598:	6812      	ldr	r2, [r2, #0]
 800459a:	68d2      	ldr	r2, [r2, #12]
 800459c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80045a0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	687a      	ldr	r2, [r7, #4]
 80045a8:	6911      	ldr	r1, [r2, #16]
 80045aa:	687a      	ldr	r2, [r7, #4]
 80045ac:	6952      	ldr	r2, [r2, #20]
 80045ae:	4311      	orrs	r1, r2
 80045b0:	687a      	ldr	r2, [r7, #4]
 80045b2:	6992      	ldr	r2, [r2, #24]
 80045b4:	0212      	lsls	r2, r2, #8
 80045b6:	430a      	orrs	r2, r1
 80045b8:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	687a      	ldr	r2, [r7, #4]
 80045c0:	69d1      	ldr	r1, [r2, #28]
 80045c2:	687a      	ldr	r2, [r7, #4]
 80045c4:	6a12      	ldr	r2, [r2, #32]
 80045c6:	430a      	orrs	r2, r1
 80045c8:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	687a      	ldr	r2, [r7, #4]
 80045d0:	6812      	ldr	r2, [r2, #0]
 80045d2:	6812      	ldr	r2, [r2, #0]
 80045d4:	f042 0201 	orr.w	r2, r2, #1
 80045d8:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2200      	movs	r2, #0
 80045de:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2220      	movs	r2, #32
 80045e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2200      	movs	r2, #0
 80045ec:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2200      	movs	r2, #0
 80045f2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80045f6:	2300      	movs	r3, #0
}
 80045f8:	4618      	mov	r0, r3
 80045fa:	3708      	adds	r7, #8
 80045fc:	46bd      	mov	sp, r7
 80045fe:	bd80      	pop	{r7, pc}

08004600 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	b082      	sub	sp, #8
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d101      	bne.n	8004612 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800460e:	2301      	movs	r3, #1
 8004610:	e021      	b.n	8004656 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2224      	movs	r2, #36	; 0x24
 8004616:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	687a      	ldr	r2, [r7, #4]
 8004620:	6812      	ldr	r2, [r2, #0]
 8004622:	6812      	ldr	r2, [r2, #0]
 8004624:	f022 0201 	bic.w	r2, r2, #1
 8004628:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800462a:	6878      	ldr	r0, [r7, #4]
 800462c:	f005 fe6c 	bl	800a308 <HAL_I2C_MspDeInit>

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2200      	movs	r2, #0
 8004634:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2200      	movs	r2, #0
 800463a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2200      	movs	r2, #0
 8004642:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2200      	movs	r2, #0
 8004648:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2200      	movs	r2, #0
 8004650:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004654:	2300      	movs	r3, #0
}
 8004656:	4618      	mov	r0, r3
 8004658:	3708      	adds	r7, #8
 800465a:	46bd      	mov	sp, r7
 800465c:	bd80      	pop	{r7, pc}
	...

08004660 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b088      	sub	sp, #32
 8004664:	af02      	add	r7, sp, #8
 8004666:	60f8      	str	r0, [r7, #12]
 8004668:	607a      	str	r2, [r7, #4]
 800466a:	461a      	mov	r2, r3
 800466c:	460b      	mov	r3, r1
 800466e:	817b      	strh	r3, [r7, #10]
 8004670:	4613      	mov	r3, r2
 8004672:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart = 0U;
 8004674:	2300      	movs	r3, #0
 8004676:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800467e:	b2db      	uxtb	r3, r3
 8004680:	2b20      	cmp	r3, #32
 8004682:	f040 80e4 	bne.w	800484e <HAL_I2C_Master_Transmit+0x1ee>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800468c:	2b01      	cmp	r3, #1
 800468e:	d101      	bne.n	8004694 <HAL_I2C_Master_Transmit+0x34>
 8004690:	2302      	movs	r3, #2
 8004692:	e0dd      	b.n	8004850 <HAL_I2C_Master_Transmit+0x1f0>
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	2201      	movs	r2, #1
 8004698:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800469c:	f7fe ff2a 	bl	80034f4 <HAL_GetTick>
 80046a0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80046a2:	697b      	ldr	r3, [r7, #20]
 80046a4:	9300      	str	r3, [sp, #0]
 80046a6:	2319      	movs	r3, #25
 80046a8:	2201      	movs	r2, #1
 80046aa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80046ae:	68f8      	ldr	r0, [r7, #12]
 80046b0:	f000 f9fc 	bl	8004aac <I2C_WaitOnFlagUntilTimeout>
 80046b4:	4603      	mov	r3, r0
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d001      	beq.n	80046be <HAL_I2C_Master_Transmit+0x5e>
    {
      return HAL_TIMEOUT;
 80046ba:	2303      	movs	r3, #3
 80046bc:	e0c8      	b.n	8004850 <HAL_I2C_Master_Transmit+0x1f0>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	2221      	movs	r2, #33	; 0x21
 80046c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	2210      	movs	r2, #16
 80046ca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	2200      	movs	r2, #0
 80046d2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	687a      	ldr	r2, [r7, #4]
 80046d8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	893a      	ldrh	r2, [r7, #8]
 80046de:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	2200      	movs	r2, #0
 80046e4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046ea:	b29b      	uxth	r3, r3
 80046ec:	2bff      	cmp	r3, #255	; 0xff
 80046ee:	d90e      	bls.n	800470e <HAL_I2C_Master_Transmit+0xae>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	22ff      	movs	r2, #255	; 0xff
 80046f4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046fa:	b2da      	uxtb	r2, r3
 80046fc:	8979      	ldrh	r1, [r7, #10]
 80046fe:	4b56      	ldr	r3, [pc, #344]	; (8004858 <HAL_I2C_Master_Transmit+0x1f8>)
 8004700:	9300      	str	r3, [sp, #0]
 8004702:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004706:	68f8      	ldr	r0, [r7, #12]
 8004708:	f000 fb50 	bl	8004dac <I2C_TransferConfig>
 800470c:	e070      	b.n	80047f0 <HAL_I2C_Master_Transmit+0x190>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004712:	b29a      	uxth	r2, r3
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800471c:	b2da      	uxtb	r2, r3
 800471e:	8979      	ldrh	r1, [r7, #10]
 8004720:	4b4d      	ldr	r3, [pc, #308]	; (8004858 <HAL_I2C_Master_Transmit+0x1f8>)
 8004722:	9300      	str	r3, [sp, #0]
 8004724:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004728:	68f8      	ldr	r0, [r7, #12]
 800472a:	f000 fb3f 	bl	8004dac <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 800472e:	e05f      	b.n	80047f0 <HAL_I2C_Master_Transmit+0x190>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004730:	697a      	ldr	r2, [r7, #20]
 8004732:	6a39      	ldr	r1, [r7, #32]
 8004734:	68f8      	ldr	r0, [r7, #12]
 8004736:	f000 f9f3 	bl	8004b20 <I2C_WaitOnTXISFlagUntilTimeout>
 800473a:	4603      	mov	r3, r0
 800473c:	2b00      	cmp	r3, #0
 800473e:	d007      	beq.n	8004750 <HAL_I2C_Master_Transmit+0xf0>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004744:	2b04      	cmp	r3, #4
 8004746:	d101      	bne.n	800474c <HAL_I2C_Master_Transmit+0xec>
        {
          return HAL_ERROR;
 8004748:	2301      	movs	r3, #1
 800474a:	e081      	b.n	8004850 <HAL_I2C_Master_Transmit+0x1f0>
        }
        else
        {
          return HAL_TIMEOUT;
 800474c:	2303      	movs	r3, #3
 800474e:	e07f      	b.n	8004850 <HAL_I2C_Master_Transmit+0x1f0>
        }
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681a      	ldr	r2, [r3, #0]
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004758:	1c58      	adds	r0, r3, #1
 800475a:	68f9      	ldr	r1, [r7, #12]
 800475c:	6248      	str	r0, [r1, #36]	; 0x24
 800475e:	781b      	ldrb	r3, [r3, #0]
 8004760:	6293      	str	r3, [r2, #40]	; 0x28
      hi2c->XferCount--;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004766:	b29b      	uxth	r3, r3
 8004768:	3b01      	subs	r3, #1
 800476a:	b29a      	uxth	r2, r3
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004774:	3b01      	subs	r3, #1
 8004776:	b29a      	uxth	r2, r3
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004780:	2b00      	cmp	r3, #0
 8004782:	d135      	bne.n	80047f0 <HAL_I2C_Master_Transmit+0x190>
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004788:	b29b      	uxth	r3, r3
 800478a:	2b00      	cmp	r3, #0
 800478c:	d030      	beq.n	80047f0 <HAL_I2C_Master_Transmit+0x190>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800478e:	697b      	ldr	r3, [r7, #20]
 8004790:	9300      	str	r3, [sp, #0]
 8004792:	6a3b      	ldr	r3, [r7, #32]
 8004794:	2200      	movs	r2, #0
 8004796:	2180      	movs	r1, #128	; 0x80
 8004798:	68f8      	ldr	r0, [r7, #12]
 800479a:	f000 f987 	bl	8004aac <I2C_WaitOnFlagUntilTimeout>
 800479e:	4603      	mov	r3, r0
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d001      	beq.n	80047a8 <HAL_I2C_Master_Transmit+0x148>
        {
          return HAL_TIMEOUT;
 80047a4:	2303      	movs	r3, #3
 80047a6:	e053      	b.n	8004850 <HAL_I2C_Master_Transmit+0x1f0>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047ac:	b29b      	uxth	r3, r3
 80047ae:	2bff      	cmp	r3, #255	; 0xff
 80047b0:	d90e      	bls.n	80047d0 <HAL_I2C_Master_Transmit+0x170>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	22ff      	movs	r2, #255	; 0xff
 80047b6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047bc:	b2da      	uxtb	r2, r3
 80047be:	8979      	ldrh	r1, [r7, #10]
 80047c0:	2300      	movs	r3, #0
 80047c2:	9300      	str	r3, [sp, #0]
 80047c4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80047c8:	68f8      	ldr	r0, [r7, #12]
 80047ca:	f000 faef 	bl	8004dac <I2C_TransferConfig>
 80047ce:	e00f      	b.n	80047f0 <HAL_I2C_Master_Transmit+0x190>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047d4:	b29a      	uxth	r2, r3
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047de:	b2da      	uxtb	r2, r3
 80047e0:	8979      	ldrh	r1, [r7, #10]
 80047e2:	2300      	movs	r3, #0
 80047e4:	9300      	str	r3, [sp, #0]
 80047e6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80047ea:	68f8      	ldr	r0, [r7, #12]
 80047ec:	f000 fade 	bl	8004dac <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047f4:	b29b      	uxth	r3, r3
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d19a      	bne.n	8004730 <HAL_I2C_Master_Transmit+0xd0>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80047fa:	697a      	ldr	r2, [r7, #20]
 80047fc:	6a39      	ldr	r1, [r7, #32]
 80047fe:	68f8      	ldr	r0, [r7, #12]
 8004800:	f000 f9ce 	bl	8004ba0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004804:	4603      	mov	r3, r0
 8004806:	2b00      	cmp	r3, #0
 8004808:	d007      	beq.n	800481a <HAL_I2C_Master_Transmit+0x1ba>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800480e:	2b04      	cmp	r3, #4
 8004810:	d101      	bne.n	8004816 <HAL_I2C_Master_Transmit+0x1b6>
      {
        return HAL_ERROR;
 8004812:	2301      	movs	r3, #1
 8004814:	e01c      	b.n	8004850 <HAL_I2C_Master_Transmit+0x1f0>
      }
      else
      {
        return HAL_TIMEOUT;
 8004816:	2303      	movs	r3, #3
 8004818:	e01a      	b.n	8004850 <HAL_I2C_Master_Transmit+0x1f0>
      }
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	2220      	movs	r2, #32
 8004820:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681a      	ldr	r2, [r3, #0]
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	6859      	ldr	r1, [r3, #4]
 800482c:	4b0b      	ldr	r3, [pc, #44]	; (800485c <HAL_I2C_Master_Transmit+0x1fc>)
 800482e:	400b      	ands	r3, r1
 8004830:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	2220      	movs	r2, #32
 8004836:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	2200      	movs	r2, #0
 800483e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	2200      	movs	r2, #0
 8004846:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800484a:	2300      	movs	r3, #0
 800484c:	e000      	b.n	8004850 <HAL_I2C_Master_Transmit+0x1f0>
  }
  else
  {
    return HAL_BUSY;
 800484e:	2302      	movs	r3, #2
  }
}
 8004850:	4618      	mov	r0, r3
 8004852:	3718      	adds	r7, #24
 8004854:	46bd      	mov	sp, r7
 8004856:	bd80      	pop	{r7, pc}
 8004858:	80002000 	.word	0x80002000
 800485c:	fe00e800 	.word	0xfe00e800

08004860 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b088      	sub	sp, #32
 8004864:	af02      	add	r7, sp, #8
 8004866:	60f8      	str	r0, [r7, #12]
 8004868:	607a      	str	r2, [r7, #4]
 800486a:	461a      	mov	r2, r3
 800486c:	460b      	mov	r3, r1
 800486e:	817b      	strh	r3, [r7, #10]
 8004870:	4613      	mov	r3, r2
 8004872:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart = 0U;
 8004874:	2300      	movs	r3, #0
 8004876:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800487e:	b2db      	uxtb	r3, r3
 8004880:	2b20      	cmp	r3, #32
 8004882:	f040 80e5 	bne.w	8004a50 <HAL_I2C_Master_Receive+0x1f0>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800488c:	2b01      	cmp	r3, #1
 800488e:	d101      	bne.n	8004894 <HAL_I2C_Master_Receive+0x34>
 8004890:	2302      	movs	r3, #2
 8004892:	e0de      	b.n	8004a52 <HAL_I2C_Master_Receive+0x1f2>
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	2201      	movs	r2, #1
 8004898:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800489c:	f7fe fe2a 	bl	80034f4 <HAL_GetTick>
 80048a0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80048a2:	697b      	ldr	r3, [r7, #20]
 80048a4:	9300      	str	r3, [sp, #0]
 80048a6:	2319      	movs	r3, #25
 80048a8:	2201      	movs	r2, #1
 80048aa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80048ae:	68f8      	ldr	r0, [r7, #12]
 80048b0:	f000 f8fc 	bl	8004aac <I2C_WaitOnFlagUntilTimeout>
 80048b4:	4603      	mov	r3, r0
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d001      	beq.n	80048be <HAL_I2C_Master_Receive+0x5e>
    {
      return HAL_TIMEOUT;
 80048ba:	2303      	movs	r3, #3
 80048bc:	e0c9      	b.n	8004a52 <HAL_I2C_Master_Receive+0x1f2>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	2222      	movs	r2, #34	; 0x22
 80048c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	2210      	movs	r2, #16
 80048ca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	2200      	movs	r2, #0
 80048d2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	687a      	ldr	r2, [r7, #4]
 80048d8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	893a      	ldrh	r2, [r7, #8]
 80048de:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	2200      	movs	r2, #0
 80048e4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048ea:	b29b      	uxth	r3, r3
 80048ec:	2bff      	cmp	r3, #255	; 0xff
 80048ee:	d90e      	bls.n	800490e <HAL_I2C_Master_Receive+0xae>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	22ff      	movs	r2, #255	; 0xff
 80048f4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048fa:	b2da      	uxtb	r2, r3
 80048fc:	8979      	ldrh	r1, [r7, #10]
 80048fe:	4b57      	ldr	r3, [pc, #348]	; (8004a5c <HAL_I2C_Master_Receive+0x1fc>)
 8004900:	9300      	str	r3, [sp, #0]
 8004902:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004906:	68f8      	ldr	r0, [r7, #12]
 8004908:	f000 fa50 	bl	8004dac <I2C_TransferConfig>
 800490c:	e071      	b.n	80049f2 <HAL_I2C_Master_Receive+0x192>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004912:	b29a      	uxth	r2, r3
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800491c:	b2da      	uxtb	r2, r3
 800491e:	8979      	ldrh	r1, [r7, #10]
 8004920:	4b4e      	ldr	r3, [pc, #312]	; (8004a5c <HAL_I2C_Master_Receive+0x1fc>)
 8004922:	9300      	str	r3, [sp, #0]
 8004924:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004928:	68f8      	ldr	r0, [r7, #12]
 800492a:	f000 fa3f 	bl	8004dac <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 800492e:	e060      	b.n	80049f2 <HAL_I2C_Master_Receive+0x192>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004930:	697a      	ldr	r2, [r7, #20]
 8004932:	6a39      	ldr	r1, [r7, #32]
 8004934:	68f8      	ldr	r0, [r7, #12]
 8004936:	f000 f96f 	bl	8004c18 <I2C_WaitOnRXNEFlagUntilTimeout>
 800493a:	4603      	mov	r3, r0
 800493c:	2b00      	cmp	r3, #0
 800493e:	d007      	beq.n	8004950 <HAL_I2C_Master_Receive+0xf0>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004944:	2b04      	cmp	r3, #4
 8004946:	d101      	bne.n	800494c <HAL_I2C_Master_Receive+0xec>
        {
          return HAL_ERROR;
 8004948:	2301      	movs	r3, #1
 800494a:	e082      	b.n	8004a52 <HAL_I2C_Master_Receive+0x1f2>
        }
        else
        {
          return HAL_TIMEOUT;
 800494c:	2303      	movs	r3, #3
 800494e:	e080      	b.n	8004a52 <HAL_I2C_Master_Receive+0x1f2>
        }
      }

      /* Read data from RXDR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004954:	1c59      	adds	r1, r3, #1
 8004956:	68fa      	ldr	r2, [r7, #12]
 8004958:	6251      	str	r1, [r2, #36]	; 0x24
 800495a:	68fa      	ldr	r2, [r7, #12]
 800495c:	6812      	ldr	r2, [r2, #0]
 800495e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004960:	b2d2      	uxtb	r2, r2
 8004962:	701a      	strb	r2, [r3, #0]
      hi2c->XferSize--;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004968:	3b01      	subs	r3, #1
 800496a:	b29a      	uxth	r2, r3
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004974:	b29b      	uxth	r3, r3
 8004976:	3b01      	subs	r3, #1
 8004978:	b29a      	uxth	r2, r3
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004982:	2b00      	cmp	r3, #0
 8004984:	d135      	bne.n	80049f2 <HAL_I2C_Master_Receive+0x192>
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800498a:	b29b      	uxth	r3, r3
 800498c:	2b00      	cmp	r3, #0
 800498e:	d030      	beq.n	80049f2 <HAL_I2C_Master_Receive+0x192>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004990:	697b      	ldr	r3, [r7, #20]
 8004992:	9300      	str	r3, [sp, #0]
 8004994:	6a3b      	ldr	r3, [r7, #32]
 8004996:	2200      	movs	r2, #0
 8004998:	2180      	movs	r1, #128	; 0x80
 800499a:	68f8      	ldr	r0, [r7, #12]
 800499c:	f000 f886 	bl	8004aac <I2C_WaitOnFlagUntilTimeout>
 80049a0:	4603      	mov	r3, r0
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d001      	beq.n	80049aa <HAL_I2C_Master_Receive+0x14a>
        {
          return HAL_TIMEOUT;
 80049a6:	2303      	movs	r3, #3
 80049a8:	e053      	b.n	8004a52 <HAL_I2C_Master_Receive+0x1f2>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049ae:	b29b      	uxth	r3, r3
 80049b0:	2bff      	cmp	r3, #255	; 0xff
 80049b2:	d90e      	bls.n	80049d2 <HAL_I2C_Master_Receive+0x172>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	22ff      	movs	r2, #255	; 0xff
 80049b8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049be:	b2da      	uxtb	r2, r3
 80049c0:	8979      	ldrh	r1, [r7, #10]
 80049c2:	2300      	movs	r3, #0
 80049c4:	9300      	str	r3, [sp, #0]
 80049c6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80049ca:	68f8      	ldr	r0, [r7, #12]
 80049cc:	f000 f9ee 	bl	8004dac <I2C_TransferConfig>
 80049d0:	e00f      	b.n	80049f2 <HAL_I2C_Master_Receive+0x192>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049d6:	b29a      	uxth	r2, r3
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049e0:	b2da      	uxtb	r2, r3
 80049e2:	8979      	ldrh	r1, [r7, #10]
 80049e4:	2300      	movs	r3, #0
 80049e6:	9300      	str	r3, [sp, #0]
 80049e8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80049ec:	68f8      	ldr	r0, [r7, #12]
 80049ee:	f000 f9dd 	bl	8004dac <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049f6:	b29b      	uxth	r3, r3
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d199      	bne.n	8004930 <HAL_I2C_Master_Receive+0xd0>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80049fc:	697a      	ldr	r2, [r7, #20]
 80049fe:	6a39      	ldr	r1, [r7, #32]
 8004a00:	68f8      	ldr	r0, [r7, #12]
 8004a02:	f000 f8cd 	bl	8004ba0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004a06:	4603      	mov	r3, r0
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d007      	beq.n	8004a1c <HAL_I2C_Master_Receive+0x1bc>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a10:	2b04      	cmp	r3, #4
 8004a12:	d101      	bne.n	8004a18 <HAL_I2C_Master_Receive+0x1b8>
      {
        return HAL_ERROR;
 8004a14:	2301      	movs	r3, #1
 8004a16:	e01c      	b.n	8004a52 <HAL_I2C_Master_Receive+0x1f2>
      }
      else
      {
        return HAL_TIMEOUT;
 8004a18:	2303      	movs	r3, #3
 8004a1a:	e01a      	b.n	8004a52 <HAL_I2C_Master_Receive+0x1f2>
      }
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	2220      	movs	r2, #32
 8004a22:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681a      	ldr	r2, [r3, #0]
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	6859      	ldr	r1, [r3, #4]
 8004a2e:	4b0c      	ldr	r3, [pc, #48]	; (8004a60 <HAL_I2C_Master_Receive+0x200>)
 8004a30:	400b      	ands	r3, r1
 8004a32:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	2220      	movs	r2, #32
 8004a38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	2200      	movs	r2, #0
 8004a40:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	2200      	movs	r2, #0
 8004a48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	e000      	b.n	8004a52 <HAL_I2C_Master_Receive+0x1f2>
  }
  else
  {
    return HAL_BUSY;
 8004a50:	2302      	movs	r3, #2
  }
}
 8004a52:	4618      	mov	r0, r3
 8004a54:	3718      	adds	r7, #24
 8004a56:	46bd      	mov	sp, r7
 8004a58:	bd80      	pop	{r7, pc}
 8004a5a:	bf00      	nop
 8004a5c:	80002400 	.word	0x80002400
 8004a60:	fe00e800 	.word	0xfe00e800

08004a64 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004a64:	b480      	push	{r7}
 8004a66:	b083      	sub	sp, #12
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	699b      	ldr	r3, [r3, #24]
 8004a72:	f003 0302 	and.w	r3, r3, #2
 8004a76:	2b02      	cmp	r3, #2
 8004a78:	d103      	bne.n	8004a82 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	2200      	movs	r2, #0
 8004a80:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	699b      	ldr	r3, [r3, #24]
 8004a88:	f003 0301 	and.w	r3, r3, #1
 8004a8c:	2b01      	cmp	r3, #1
 8004a8e:	d007      	beq.n	8004aa0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	687a      	ldr	r2, [r7, #4]
 8004a96:	6812      	ldr	r2, [r2, #0]
 8004a98:	6992      	ldr	r2, [r2, #24]
 8004a9a:	f042 0201 	orr.w	r2, r2, #1
 8004a9e:	619a      	str	r2, [r3, #24]
  }
}
 8004aa0:	bf00      	nop
 8004aa2:	370c      	adds	r7, #12
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aaa:	4770      	bx	lr

08004aac <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b084      	sub	sp, #16
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	60f8      	str	r0, [r7, #12]
 8004ab4:	60b9      	str	r1, [r7, #8]
 8004ab6:	603b      	str	r3, [r7, #0]
 8004ab8:	4613      	mov	r3, r2
 8004aba:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004abc:	e01c      	b.n	8004af8 <I2C_WaitOnFlagUntilTimeout+0x4c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ac4:	d018      	beq.n	8004af8 <I2C_WaitOnFlagUntilTimeout+0x4c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d007      	beq.n	8004adc <I2C_WaitOnFlagUntilTimeout+0x30>
 8004acc:	f7fe fd12 	bl	80034f4 <HAL_GetTick>
 8004ad0:	4602      	mov	r2, r0
 8004ad2:	69bb      	ldr	r3, [r7, #24]
 8004ad4:	1ad2      	subs	r2, r2, r3
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	429a      	cmp	r2, r3
 8004ada:	d90d      	bls.n	8004af8 <I2C_WaitOnFlagUntilTimeout+0x4c>
      {
        hi2c->State = HAL_I2C_STATE_READY;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	2220      	movs	r2, #32
 8004ae0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	2200      	movs	r2, #0
 8004af0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_TIMEOUT;
 8004af4:	2303      	movs	r3, #3
 8004af6:	e00f      	b.n	8004b18 <I2C_WaitOnFlagUntilTimeout+0x6c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	699a      	ldr	r2, [r3, #24]
 8004afe:	68bb      	ldr	r3, [r7, #8]
 8004b00:	401a      	ands	r2, r3
 8004b02:	68bb      	ldr	r3, [r7, #8]
 8004b04:	429a      	cmp	r2, r3
 8004b06:	bf0c      	ite	eq
 8004b08:	2301      	moveq	r3, #1
 8004b0a:	2300      	movne	r3, #0
 8004b0c:	b2db      	uxtb	r3, r3
 8004b0e:	461a      	mov	r2, r3
 8004b10:	79fb      	ldrb	r3, [r7, #7]
 8004b12:	429a      	cmp	r2, r3
 8004b14:	d0d3      	beq.n	8004abe <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004b16:	2300      	movs	r3, #0
}
 8004b18:	4618      	mov	r0, r3
 8004b1a:	3710      	adds	r7, #16
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	bd80      	pop	{r7, pc}

08004b20 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b084      	sub	sp, #16
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	60f8      	str	r0, [r7, #12]
 8004b28:	60b9      	str	r1, [r7, #8]
 8004b2a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004b2c:	e02c      	b.n	8004b88 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b2e:	687a      	ldr	r2, [r7, #4]
 8004b30:	68b9      	ldr	r1, [r7, #8]
 8004b32:	68f8      	ldr	r0, [r7, #12]
 8004b34:	f000 f8dc 	bl	8004cf0 <I2C_IsAcknowledgeFailed>
 8004b38:	4603      	mov	r3, r0
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d001      	beq.n	8004b42 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004b3e:	2301      	movs	r3, #1
 8004b40:	e02a      	b.n	8004b98 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b42:	68bb      	ldr	r3, [r7, #8]
 8004b44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b48:	d01e      	beq.n	8004b88 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004b4a:	68bb      	ldr	r3, [r7, #8]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d007      	beq.n	8004b60 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004b50:	f7fe fcd0 	bl	80034f4 <HAL_GetTick>
 8004b54:	4602      	mov	r2, r0
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	1ad2      	subs	r2, r2, r3
 8004b5a:	68bb      	ldr	r3, [r7, #8]
 8004b5c:	429a      	cmp	r2, r3
 8004b5e:	d913      	bls.n	8004b88 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b64:	f043 0220 	orr.w	r2, r3, #32
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	2220      	movs	r2, #32
 8004b70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	2200      	movs	r2, #0
 8004b78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	2200      	movs	r2, #0
 8004b80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8004b84:	2303      	movs	r3, #3
 8004b86:	e007      	b.n	8004b98 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	699b      	ldr	r3, [r3, #24]
 8004b8e:	f003 0302 	and.w	r3, r3, #2
 8004b92:	2b02      	cmp	r3, #2
 8004b94:	d1cb      	bne.n	8004b2e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004b96:	2300      	movs	r3, #0
}
 8004b98:	4618      	mov	r0, r3
 8004b9a:	3710      	adds	r7, #16
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	bd80      	pop	{r7, pc}

08004ba0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b084      	sub	sp, #16
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	60f8      	str	r0, [r7, #12]
 8004ba8:	60b9      	str	r1, [r7, #8]
 8004baa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004bac:	e028      	b.n	8004c00 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8004bae:	687a      	ldr	r2, [r7, #4]
 8004bb0:	68b9      	ldr	r1, [r7, #8]
 8004bb2:	68f8      	ldr	r0, [r7, #12]
 8004bb4:	f000 f89c 	bl	8004cf0 <I2C_IsAcknowledgeFailed>
 8004bb8:	4603      	mov	r3, r0
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d001      	beq.n	8004bc2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	e026      	b.n	8004c10 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004bc2:	68bb      	ldr	r3, [r7, #8]
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d007      	beq.n	8004bd8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004bc8:	f7fe fc94 	bl	80034f4 <HAL_GetTick>
 8004bcc:	4602      	mov	r2, r0
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	1ad2      	subs	r2, r2, r3
 8004bd2:	68bb      	ldr	r3, [r7, #8]
 8004bd4:	429a      	cmp	r2, r3
 8004bd6:	d913      	bls.n	8004c00 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bdc:	f043 0220 	orr.w	r2, r3, #32
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	2220      	movs	r2, #32
 8004be8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_TIMEOUT;
 8004bfc:	2303      	movs	r3, #3
 8004bfe:	e007      	b.n	8004c10 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	699b      	ldr	r3, [r3, #24]
 8004c06:	f003 0320 	and.w	r3, r3, #32
 8004c0a:	2b20      	cmp	r3, #32
 8004c0c:	d1cf      	bne.n	8004bae <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004c0e:	2300      	movs	r3, #0
}
 8004c10:	4618      	mov	r0, r3
 8004c12:	3710      	adds	r7, #16
 8004c14:	46bd      	mov	sp, r7
 8004c16:	bd80      	pop	{r7, pc}

08004c18 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b084      	sub	sp, #16
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	60f8      	str	r0, [r7, #12]
 8004c20:	60b9      	str	r1, [r7, #8]
 8004c22:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004c24:	e055      	b.n	8004cd2 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c26:	687a      	ldr	r2, [r7, #4]
 8004c28:	68b9      	ldr	r1, [r7, #8]
 8004c2a:	68f8      	ldr	r0, [r7, #12]
 8004c2c:	f000 f860 	bl	8004cf0 <I2C_IsAcknowledgeFailed>
 8004c30:	4603      	mov	r3, r0
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d001      	beq.n	8004c3a <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004c36:	2301      	movs	r3, #1
 8004c38:	e053      	b.n	8004ce2 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	699b      	ldr	r3, [r3, #24]
 8004c40:	f003 0320 	and.w	r3, r3, #32
 8004c44:	2b20      	cmp	r3, #32
 8004c46:	d129      	bne.n	8004c9c <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	699b      	ldr	r3, [r3, #24]
 8004c4e:	f003 0304 	and.w	r3, r3, #4
 8004c52:	2b04      	cmp	r3, #4
 8004c54:	d105      	bne.n	8004c62 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d001      	beq.n	8004c62 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8004c5e:	2300      	movs	r3, #0
 8004c60:	e03f      	b.n	8004ce2 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	2220      	movs	r2, #32
 8004c68:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681a      	ldr	r2, [r3, #0]
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	6859      	ldr	r1, [r3, #4]
 8004c74:	4b1d      	ldr	r3, [pc, #116]	; (8004cec <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 8004c76:	400b      	ands	r3, r1
 8004c78:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	2220      	movs	r2, #32
 8004c84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	2200      	movs	r2, #0
 8004c94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8004c98:	2301      	movs	r3, #1
 8004c9a:	e022      	b.n	8004ce2 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004c9c:	68bb      	ldr	r3, [r7, #8]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d007      	beq.n	8004cb2 <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8004ca2:	f7fe fc27 	bl	80034f4 <HAL_GetTick>
 8004ca6:	4602      	mov	r2, r0
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	1ad2      	subs	r2, r2, r3
 8004cac:	68bb      	ldr	r3, [r7, #8]
 8004cae:	429a      	cmp	r2, r3
 8004cb0:	d90f      	bls.n	8004cd2 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cb6:	f043 0220 	orr.w	r2, r3, #32
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	2220      	movs	r2, #32
 8004cc2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	2200      	movs	r2, #0
 8004cca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_TIMEOUT;
 8004cce:	2303      	movs	r3, #3
 8004cd0:	e007      	b.n	8004ce2 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	699b      	ldr	r3, [r3, #24]
 8004cd8:	f003 0304 	and.w	r3, r3, #4
 8004cdc:	2b04      	cmp	r3, #4
 8004cde:	d1a2      	bne.n	8004c26 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004ce0:	2300      	movs	r3, #0
}
 8004ce2:	4618      	mov	r0, r3
 8004ce4:	3710      	adds	r7, #16
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	bd80      	pop	{r7, pc}
 8004cea:	bf00      	nop
 8004cec:	fe00e800 	.word	0xfe00e800

08004cf0 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b084      	sub	sp, #16
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	60f8      	str	r0, [r7, #12]
 8004cf8:	60b9      	str	r1, [r7, #8]
 8004cfa:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	699b      	ldr	r3, [r3, #24]
 8004d02:	f003 0310 	and.w	r3, r3, #16
 8004d06:	2b10      	cmp	r3, #16
 8004d08:	d148      	bne.n	8004d9c <I2C_IsAcknowledgeFailed+0xac>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004d0a:	e01c      	b.n	8004d46 <I2C_IsAcknowledgeFailed+0x56>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004d0c:	68bb      	ldr	r3, [r7, #8]
 8004d0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d12:	d018      	beq.n	8004d46 <I2C_IsAcknowledgeFailed+0x56>
      {
        if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004d14:	68bb      	ldr	r3, [r7, #8]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d007      	beq.n	8004d2a <I2C_IsAcknowledgeFailed+0x3a>
 8004d1a:	f7fe fbeb 	bl	80034f4 <HAL_GetTick>
 8004d1e:	4602      	mov	r2, r0
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	1ad2      	subs	r2, r2, r3
 8004d24:	68bb      	ldr	r3, [r7, #8]
 8004d26:	429a      	cmp	r2, r3
 8004d28:	d90d      	bls.n	8004d46 <I2C_IsAcknowledgeFailed+0x56>
        {
          hi2c->State = HAL_I2C_STATE_READY;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	2220      	movs	r2, #32
 8004d2e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	2200      	movs	r2, #0
 8004d36:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_TIMEOUT;
 8004d42:	2303      	movs	r3, #3
 8004d44:	e02b      	b.n	8004d9e <I2C_IsAcknowledgeFailed+0xae>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	699b      	ldr	r3, [r3, #24]
 8004d4c:	f003 0320 	and.w	r3, r3, #32
 8004d50:	2b20      	cmp	r3, #32
 8004d52:	d1db      	bne.n	8004d0c <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	2210      	movs	r2, #16
 8004d5a:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	2220      	movs	r2, #32
 8004d62:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004d64:	68f8      	ldr	r0, [r7, #12]
 8004d66:	f7ff fe7d 	bl	8004a64 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681a      	ldr	r2, [r3, #0]
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	6859      	ldr	r1, [r3, #4]
 8004d74:	4b0c      	ldr	r3, [pc, #48]	; (8004da8 <I2C_IsAcknowledgeFailed+0xb8>)
 8004d76:	400b      	ands	r3, r1
 8004d78:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	2204      	movs	r2, #4
 8004d7e:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	2220      	movs	r2, #32
 8004d84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	2200      	movs	r2, #0
 8004d94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8004d98:	2301      	movs	r3, #1
 8004d9a:	e000      	b.n	8004d9e <I2C_IsAcknowledgeFailed+0xae>
  }
  return HAL_OK;
 8004d9c:	2300      	movs	r3, #0
}
 8004d9e:	4618      	mov	r0, r3
 8004da0:	3710      	adds	r7, #16
 8004da2:	46bd      	mov	sp, r7
 8004da4:	bd80      	pop	{r7, pc}
 8004da6:	bf00      	nop
 8004da8:	fe00e800 	.word	0xfe00e800

08004dac <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c,  uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8004dac:	b480      	push	{r7}
 8004dae:	b085      	sub	sp, #20
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	60f8      	str	r0, [r7, #12]
 8004db4:	607b      	str	r3, [r7, #4]
 8004db6:	460b      	mov	r3, r1
 8004db8:	817b      	strh	r3, [r7, #10]
 8004dba:	4613      	mov	r3, r2
 8004dbc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681a      	ldr	r2, [r3, #0]
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	6859      	ldr	r1, [r3, #4]
 8004dc8:	69bb      	ldr	r3, [r7, #24]
 8004dca:	0d5b      	lsrs	r3, r3, #21
 8004dcc:	f403 6080 	and.w	r0, r3, #1024	; 0x400
 8004dd0:	4b0b      	ldr	r3, [pc, #44]	; (8004e00 <I2C_TransferConfig+0x54>)
 8004dd2:	4303      	orrs	r3, r0
 8004dd4:	43db      	mvns	r3, r3
 8004dd6:	4019      	ands	r1, r3
 8004dd8:	897b      	ldrh	r3, [r7, #10]
 8004dda:	f3c3 0009 	ubfx	r0, r3, #0, #10
 8004dde:	7a7b      	ldrb	r3, [r7, #9]
 8004de0:	041b      	lsls	r3, r3, #16
 8004de2:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004de6:	4318      	orrs	r0, r3
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	4318      	orrs	r0, r3
 8004dec:	69bb      	ldr	r3, [r7, #24]
 8004dee:	4303      	orrs	r3, r0
 8004df0:	430b      	orrs	r3, r1
 8004df2:	6053      	str	r3, [r2, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8004df4:	bf00      	nop
 8004df6:	3714      	adds	r7, #20
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfe:	4770      	bx	lr
 8004e00:	03ff63ff 	.word	0x03ff63ff

08004e04 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004e04:	b480      	push	{r7}
 8004e06:	b083      	sub	sp, #12
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
 8004e0c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004e14:	b2db      	uxtb	r3, r3
 8004e16:	2b20      	cmp	r3, #32
 8004e18:	d138      	bne.n	8004e8c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004e20:	2b01      	cmp	r3, #1
 8004e22:	d101      	bne.n	8004e28 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004e24:	2302      	movs	r3, #2
 8004e26:	e032      	b.n	8004e8e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2201      	movs	r2, #1
 8004e2c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2224      	movs	r2, #36	; 0x24
 8004e34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	687a      	ldr	r2, [r7, #4]
 8004e3e:	6812      	ldr	r2, [r2, #0]
 8004e40:	6812      	ldr	r2, [r2, #0]
 8004e42:	f022 0201 	bic.w	r2, r2, #1
 8004e46:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	687a      	ldr	r2, [r7, #4]
 8004e4e:	6812      	ldr	r2, [r2, #0]
 8004e50:	6812      	ldr	r2, [r2, #0]
 8004e52:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004e56:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	687a      	ldr	r2, [r7, #4]
 8004e5e:	6812      	ldr	r2, [r2, #0]
 8004e60:	6811      	ldr	r1, [r2, #0]
 8004e62:	683a      	ldr	r2, [r7, #0]
 8004e64:	430a      	orrs	r2, r1
 8004e66:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	687a      	ldr	r2, [r7, #4]
 8004e6e:	6812      	ldr	r2, [r2, #0]
 8004e70:	6812      	ldr	r2, [r2, #0]
 8004e72:	f042 0201 	orr.w	r2, r2, #1
 8004e76:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2220      	movs	r2, #32
 8004e7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2200      	movs	r2, #0
 8004e84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004e88:	2300      	movs	r3, #0
 8004e8a:	e000      	b.n	8004e8e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004e8c:	2302      	movs	r3, #2
  }
}
 8004e8e:	4618      	mov	r0, r3
 8004e90:	370c      	adds	r7, #12
 8004e92:	46bd      	mov	sp, r7
 8004e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e98:	4770      	bx	lr

08004e9a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004e9a:	b480      	push	{r7}
 8004e9c:	b085      	sub	sp, #20
 8004e9e:	af00      	add	r7, sp, #0
 8004ea0:	6078      	str	r0, [r7, #4]
 8004ea2:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8004ea4:	2300      	movs	r3, #0
 8004ea6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004eae:	b2db      	uxtb	r3, r3
 8004eb0:	2b20      	cmp	r3, #32
 8004eb2:	d139      	bne.n	8004f28 <HAL_I2CEx_ConfigDigitalFilter+0x8e>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004eba:	2b01      	cmp	r3, #1
 8004ebc:	d101      	bne.n	8004ec2 <HAL_I2CEx_ConfigDigitalFilter+0x28>
 8004ebe:	2302      	movs	r3, #2
 8004ec0:	e033      	b.n	8004f2a <HAL_I2CEx_ConfigDigitalFilter+0x90>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2201      	movs	r2, #1
 8004ec6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2224      	movs	r2, #36	; 0x24
 8004ece:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	687a      	ldr	r2, [r7, #4]
 8004ed8:	6812      	ldr	r2, [r2, #0]
 8004eda:	6812      	ldr	r2, [r2, #0]
 8004edc:	f022 0201 	bic.w	r2, r2, #1
 8004ee0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004ef0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	021b      	lsls	r3, r3, #8
 8004ef6:	68fa      	ldr	r2, [r7, #12]
 8004ef8:	4313      	orrs	r3, r2
 8004efa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	68fa      	ldr	r2, [r7, #12]
 8004f02:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	687a      	ldr	r2, [r7, #4]
 8004f0a:	6812      	ldr	r2, [r2, #0]
 8004f0c:	6812      	ldr	r2, [r2, #0]
 8004f0e:	f042 0201 	orr.w	r2, r2, #1
 8004f12:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2220      	movs	r2, #32
 8004f18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2200      	movs	r2, #0
 8004f20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004f24:	2300      	movs	r3, #0
 8004f26:	e000      	b.n	8004f2a <HAL_I2CEx_ConfigDigitalFilter+0x90>
  }
  else
  {
    return HAL_BUSY;
 8004f28:	2302      	movs	r3, #2
  }
}
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	3714      	adds	r7, #20
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f34:	4770      	bx	lr
	...

08004f38 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8004f3e:	af00      	add	r7, sp, #0
 8004f40:	1d3b      	adds	r3, r7, #4
 8004f42:	6018      	str	r0, [r3, #0]
   uint32_t tickstart = 0U;
 8004f44:	2300      	movs	r3, #0
 8004f46:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f4a:	1d3b      	adds	r3, r7, #4
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f003 0301 	and.w	r3, r3, #1
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	f000 816e 	beq.w	8005236 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004f5a:	4bb5      	ldr	r3, [pc, #724]	; (8005230 <HAL_RCC_OscConfig+0x2f8>)
 8004f5c:	685b      	ldr	r3, [r3, #4]
 8004f5e:	f003 030c 	and.w	r3, r3, #12
 8004f62:	2b04      	cmp	r3, #4
 8004f64:	d00c      	beq.n	8004f80 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004f66:	4bb2      	ldr	r3, [pc, #712]	; (8005230 <HAL_RCC_OscConfig+0x2f8>)
 8004f68:	685b      	ldr	r3, [r3, #4]
 8004f6a:	f003 030c 	and.w	r3, r3, #12
 8004f6e:	2b08      	cmp	r3, #8
 8004f70:	d15a      	bne.n	8005028 <HAL_RCC_OscConfig+0xf0>
 8004f72:	4baf      	ldr	r3, [pc, #700]	; (8005230 <HAL_RCC_OscConfig+0x2f8>)
 8004f74:	685b      	ldr	r3, [r3, #4]
 8004f76:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f7a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f7e:	d153      	bne.n	8005028 <HAL_RCC_OscConfig+0xf0>
 8004f80:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004f84:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f88:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8004f8c:	fa93 f3a3 	rbit	r3, r3
 8004f90:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8004f94:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f98:	fab3 f383 	clz	r3, r3
 8004f9c:	b2db      	uxtb	r3, r3
 8004f9e:	095b      	lsrs	r3, r3, #5
 8004fa0:	b2db      	uxtb	r3, r3
 8004fa2:	f043 0301 	orr.w	r3, r3, #1
 8004fa6:	b2db      	uxtb	r3, r3
 8004fa8:	2b01      	cmp	r3, #1
 8004faa:	d102      	bne.n	8004fb2 <HAL_RCC_OscConfig+0x7a>
 8004fac:	4ba0      	ldr	r3, [pc, #640]	; (8005230 <HAL_RCC_OscConfig+0x2f8>)
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	e015      	b.n	8004fde <HAL_RCC_OscConfig+0xa6>
 8004fb2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004fb6:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fba:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8004fbe:	fa93 f3a3 	rbit	r3, r3
 8004fc2:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8004fc6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004fca:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8004fce:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8004fd2:	fa93 f3a3 	rbit	r3, r3
 8004fd6:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8004fda:	4b95      	ldr	r3, [pc, #596]	; (8005230 <HAL_RCC_OscConfig+0x2f8>)
 8004fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fde:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004fe2:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8004fe6:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8004fea:	fa92 f2a2 	rbit	r2, r2
 8004fee:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return(result);
 8004ff2:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8004ff6:	fab2 f282 	clz	r2, r2
 8004ffa:	b252      	sxtb	r2, r2
 8004ffc:	f042 0220 	orr.w	r2, r2, #32
 8005000:	b252      	sxtb	r2, r2
 8005002:	b2d2      	uxtb	r2, r2
 8005004:	f002 021f 	and.w	r2, r2, #31
 8005008:	2101      	movs	r1, #1
 800500a:	fa01 f202 	lsl.w	r2, r1, r2
 800500e:	4013      	ands	r3, r2
 8005010:	2b00      	cmp	r3, #0
 8005012:	f000 810f 	beq.w	8005234 <HAL_RCC_OscConfig+0x2fc>
 8005016:	1d3b      	adds	r3, r7, #4
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	685b      	ldr	r3, [r3, #4]
 800501c:	2b00      	cmp	r3, #0
 800501e:	f040 8109 	bne.w	8005234 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8005022:	2301      	movs	r3, #1
 8005024:	f000 be6b 	b.w	8005cfe <HAL_RCC_OscConfig+0xdc6>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005028:	1d3b      	adds	r3, r7, #4
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005032:	d106      	bne.n	8005042 <HAL_RCC_OscConfig+0x10a>
 8005034:	4a7e      	ldr	r2, [pc, #504]	; (8005230 <HAL_RCC_OscConfig+0x2f8>)
 8005036:	4b7e      	ldr	r3, [pc, #504]	; (8005230 <HAL_RCC_OscConfig+0x2f8>)
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800503e:	6013      	str	r3, [r2, #0]
 8005040:	e030      	b.n	80050a4 <HAL_RCC_OscConfig+0x16c>
 8005042:	1d3b      	adds	r3, r7, #4
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	685b      	ldr	r3, [r3, #4]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d10c      	bne.n	8005066 <HAL_RCC_OscConfig+0x12e>
 800504c:	4a78      	ldr	r2, [pc, #480]	; (8005230 <HAL_RCC_OscConfig+0x2f8>)
 800504e:	4b78      	ldr	r3, [pc, #480]	; (8005230 <HAL_RCC_OscConfig+0x2f8>)
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005056:	6013      	str	r3, [r2, #0]
 8005058:	4a75      	ldr	r2, [pc, #468]	; (8005230 <HAL_RCC_OscConfig+0x2f8>)
 800505a:	4b75      	ldr	r3, [pc, #468]	; (8005230 <HAL_RCC_OscConfig+0x2f8>)
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005062:	6013      	str	r3, [r2, #0]
 8005064:	e01e      	b.n	80050a4 <HAL_RCC_OscConfig+0x16c>
 8005066:	1d3b      	adds	r3, r7, #4
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	685b      	ldr	r3, [r3, #4]
 800506c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005070:	d10c      	bne.n	800508c <HAL_RCC_OscConfig+0x154>
 8005072:	4a6f      	ldr	r2, [pc, #444]	; (8005230 <HAL_RCC_OscConfig+0x2f8>)
 8005074:	4b6e      	ldr	r3, [pc, #440]	; (8005230 <HAL_RCC_OscConfig+0x2f8>)
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800507c:	6013      	str	r3, [r2, #0]
 800507e:	4a6c      	ldr	r2, [pc, #432]	; (8005230 <HAL_RCC_OscConfig+0x2f8>)
 8005080:	4b6b      	ldr	r3, [pc, #428]	; (8005230 <HAL_RCC_OscConfig+0x2f8>)
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005088:	6013      	str	r3, [r2, #0]
 800508a:	e00b      	b.n	80050a4 <HAL_RCC_OscConfig+0x16c>
 800508c:	4a68      	ldr	r2, [pc, #416]	; (8005230 <HAL_RCC_OscConfig+0x2f8>)
 800508e:	4b68      	ldr	r3, [pc, #416]	; (8005230 <HAL_RCC_OscConfig+0x2f8>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005096:	6013      	str	r3, [r2, #0]
 8005098:	4a65      	ldr	r2, [pc, #404]	; (8005230 <HAL_RCC_OscConfig+0x2f8>)
 800509a:	4b65      	ldr	r3, [pc, #404]	; (8005230 <HAL_RCC_OscConfig+0x2f8>)
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80050a2:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80050a4:	4962      	ldr	r1, [pc, #392]	; (8005230 <HAL_RCC_OscConfig+0x2f8>)
 80050a6:	4b62      	ldr	r3, [pc, #392]	; (8005230 <HAL_RCC_OscConfig+0x2f8>)
 80050a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050aa:	f023 020f 	bic.w	r2, r3, #15
 80050ae:	1d3b      	adds	r3, r7, #4
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	689b      	ldr	r3, [r3, #8]
 80050b4:	4313      	orrs	r3, r2
 80050b6:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80050b8:	1d3b      	adds	r3, r7, #4
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	685b      	ldr	r3, [r3, #4]
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d05a      	beq.n	8005178 <HAL_RCC_OscConfig+0x240>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050c2:	f7fe fa17 	bl	80034f4 <HAL_GetTick>
 80050c6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050ca:	e00a      	b.n	80050e2 <HAL_RCC_OscConfig+0x1aa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80050cc:	f7fe fa12 	bl	80034f4 <HAL_GetTick>
 80050d0:	4602      	mov	r2, r0
 80050d2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80050d6:	1ad3      	subs	r3, r2, r3
 80050d8:	2b64      	cmp	r3, #100	; 0x64
 80050da:	d902      	bls.n	80050e2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80050dc:	2303      	movs	r3, #3
 80050de:	f000 be0e 	b.w	8005cfe <HAL_RCC_OscConfig+0xdc6>
 80050e2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80050e6:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050ea:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 80050ee:	fa93 f3a3 	rbit	r3, r3
 80050f2:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return(result);
 80050f6:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050fa:	fab3 f383 	clz	r3, r3
 80050fe:	b2db      	uxtb	r3, r3
 8005100:	095b      	lsrs	r3, r3, #5
 8005102:	b2db      	uxtb	r3, r3
 8005104:	f043 0301 	orr.w	r3, r3, #1
 8005108:	b2db      	uxtb	r3, r3
 800510a:	2b01      	cmp	r3, #1
 800510c:	d102      	bne.n	8005114 <HAL_RCC_OscConfig+0x1dc>
 800510e:	4b48      	ldr	r3, [pc, #288]	; (8005230 <HAL_RCC_OscConfig+0x2f8>)
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	e015      	b.n	8005140 <HAL_RCC_OscConfig+0x208>
 8005114:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005118:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800511c:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8005120:	fa93 f3a3 	rbit	r3, r3
 8005124:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8005128:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800512c:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8005130:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8005134:	fa93 f3a3 	rbit	r3, r3
 8005138:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 800513c:	4b3c      	ldr	r3, [pc, #240]	; (8005230 <HAL_RCC_OscConfig+0x2f8>)
 800513e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005140:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005144:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8005148:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 800514c:	fa92 f2a2 	rbit	r2, r2
 8005150:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return(result);
 8005154:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8005158:	fab2 f282 	clz	r2, r2
 800515c:	b252      	sxtb	r2, r2
 800515e:	f042 0220 	orr.w	r2, r2, #32
 8005162:	b252      	sxtb	r2, r2
 8005164:	b2d2      	uxtb	r2, r2
 8005166:	f002 021f 	and.w	r2, r2, #31
 800516a:	2101      	movs	r1, #1
 800516c:	fa01 f202 	lsl.w	r2, r1, r2
 8005170:	4013      	ands	r3, r2
 8005172:	2b00      	cmp	r3, #0
 8005174:	d0aa      	beq.n	80050cc <HAL_RCC_OscConfig+0x194>
 8005176:	e05e      	b.n	8005236 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005178:	f7fe f9bc 	bl	80034f4 <HAL_GetTick>
 800517c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005180:	e00a      	b.n	8005198 <HAL_RCC_OscConfig+0x260>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005182:	f7fe f9b7 	bl	80034f4 <HAL_GetTick>
 8005186:	4602      	mov	r2, r0
 8005188:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800518c:	1ad3      	subs	r3, r2, r3
 800518e:	2b64      	cmp	r3, #100	; 0x64
 8005190:	d902      	bls.n	8005198 <HAL_RCC_OscConfig+0x260>
          {
            return HAL_TIMEOUT;
 8005192:	2303      	movs	r3, #3
 8005194:	f000 bdb3 	b.w	8005cfe <HAL_RCC_OscConfig+0xdc6>
 8005198:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800519c:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051a0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 80051a4:	fa93 f3a3 	rbit	r3, r3
 80051a8:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return(result);
 80051ac:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80051b0:	fab3 f383 	clz	r3, r3
 80051b4:	b2db      	uxtb	r3, r3
 80051b6:	095b      	lsrs	r3, r3, #5
 80051b8:	b2db      	uxtb	r3, r3
 80051ba:	f043 0301 	orr.w	r3, r3, #1
 80051be:	b2db      	uxtb	r3, r3
 80051c0:	2b01      	cmp	r3, #1
 80051c2:	d102      	bne.n	80051ca <HAL_RCC_OscConfig+0x292>
 80051c4:	4b1a      	ldr	r3, [pc, #104]	; (8005230 <HAL_RCC_OscConfig+0x2f8>)
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	e015      	b.n	80051f6 <HAL_RCC_OscConfig+0x2be>
 80051ca:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80051ce:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051d2:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80051d6:	fa93 f3a3 	rbit	r3, r3
 80051da:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 80051de:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80051e2:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80051e6:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80051ea:	fa93 f3a3 	rbit	r3, r3
 80051ee:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80051f2:	4b0f      	ldr	r3, [pc, #60]	; (8005230 <HAL_RCC_OscConfig+0x2f8>)
 80051f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051f6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80051fa:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 80051fe:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8005202:	fa92 f2a2 	rbit	r2, r2
 8005206:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return(result);
 800520a:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 800520e:	fab2 f282 	clz	r2, r2
 8005212:	b252      	sxtb	r2, r2
 8005214:	f042 0220 	orr.w	r2, r2, #32
 8005218:	b252      	sxtb	r2, r2
 800521a:	b2d2      	uxtb	r2, r2
 800521c:	f002 021f 	and.w	r2, r2, #31
 8005220:	2101      	movs	r1, #1
 8005222:	fa01 f202 	lsl.w	r2, r1, r2
 8005226:	4013      	ands	r3, r2
 8005228:	2b00      	cmp	r3, #0
 800522a:	d1aa      	bne.n	8005182 <HAL_RCC_OscConfig+0x24a>
 800522c:	e003      	b.n	8005236 <HAL_RCC_OscConfig+0x2fe>
 800522e:	bf00      	nop
 8005230:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005234:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005236:	1d3b      	adds	r3, r7, #4
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f003 0302 	and.w	r3, r3, #2
 8005240:	2b00      	cmp	r3, #0
 8005242:	f000 8170 	beq.w	8005526 <HAL_RCC_OscConfig+0x5ee>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8005246:	4bd0      	ldr	r3, [pc, #832]	; (8005588 <HAL_RCC_OscConfig+0x650>)
 8005248:	685b      	ldr	r3, [r3, #4]
 800524a:	f003 030c 	and.w	r3, r3, #12
 800524e:	2b00      	cmp	r3, #0
 8005250:	d00b      	beq.n	800526a <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8005252:	4bcd      	ldr	r3, [pc, #820]	; (8005588 <HAL_RCC_OscConfig+0x650>)
 8005254:	685b      	ldr	r3, [r3, #4]
 8005256:	f003 030c 	and.w	r3, r3, #12
 800525a:	2b08      	cmp	r3, #8
 800525c:	d16d      	bne.n	800533a <HAL_RCC_OscConfig+0x402>
 800525e:	4bca      	ldr	r3, [pc, #808]	; (8005588 <HAL_RCC_OscConfig+0x650>)
 8005260:	685b      	ldr	r3, [r3, #4]
 8005262:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005266:	2b00      	cmp	r3, #0
 8005268:	d167      	bne.n	800533a <HAL_RCC_OscConfig+0x402>
 800526a:	2302      	movs	r3, #2
 800526c:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005270:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8005274:	fa93 f3a3 	rbit	r3, r3
 8005278:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return(result);
 800527c:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005280:	fab3 f383 	clz	r3, r3
 8005284:	b2db      	uxtb	r3, r3
 8005286:	095b      	lsrs	r3, r3, #5
 8005288:	b2db      	uxtb	r3, r3
 800528a:	f043 0301 	orr.w	r3, r3, #1
 800528e:	b2db      	uxtb	r3, r3
 8005290:	2b01      	cmp	r3, #1
 8005292:	d102      	bne.n	800529a <HAL_RCC_OscConfig+0x362>
 8005294:	4bbc      	ldr	r3, [pc, #752]	; (8005588 <HAL_RCC_OscConfig+0x650>)
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	e013      	b.n	80052c2 <HAL_RCC_OscConfig+0x38a>
 800529a:	2302      	movs	r3, #2
 800529c:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052a0:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 80052a4:	fa93 f3a3 	rbit	r3, r3
 80052a8:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 80052ac:	2302      	movs	r3, #2
 80052ae:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80052b2:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 80052b6:	fa93 f3a3 	rbit	r3, r3
 80052ba:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80052be:	4bb2      	ldr	r3, [pc, #712]	; (8005588 <HAL_RCC_OscConfig+0x650>)
 80052c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052c2:	2202      	movs	r2, #2
 80052c4:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 80052c8:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 80052cc:	fa92 f2a2 	rbit	r2, r2
 80052d0:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return(result);
 80052d4:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80052d8:	fab2 f282 	clz	r2, r2
 80052dc:	b252      	sxtb	r2, r2
 80052de:	f042 0220 	orr.w	r2, r2, #32
 80052e2:	b252      	sxtb	r2, r2
 80052e4:	b2d2      	uxtb	r2, r2
 80052e6:	f002 021f 	and.w	r2, r2, #31
 80052ea:	2101      	movs	r1, #1
 80052ec:	fa01 f202 	lsl.w	r2, r1, r2
 80052f0:	4013      	ands	r3, r2
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d007      	beq.n	8005306 <HAL_RCC_OscConfig+0x3ce>
 80052f6:	1d3b      	adds	r3, r7, #4
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	691b      	ldr	r3, [r3, #16]
 80052fc:	2b01      	cmp	r3, #1
 80052fe:	d002      	beq.n	8005306 <HAL_RCC_OscConfig+0x3ce>
      {
        return HAL_ERROR;
 8005300:	2301      	movs	r3, #1
 8005302:	f000 bcfc 	b.w	8005cfe <HAL_RCC_OscConfig+0xdc6>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005306:	48a0      	ldr	r0, [pc, #640]	; (8005588 <HAL_RCC_OscConfig+0x650>)
 8005308:	4b9f      	ldr	r3, [pc, #636]	; (8005588 <HAL_RCC_OscConfig+0x650>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005310:	1d3b      	adds	r3, r7, #4
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	6959      	ldr	r1, [r3, #20]
 8005316:	23f8      	movs	r3, #248	; 0xf8
 8005318:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800531c:	f8d7 3174 	ldr.w	r3, [r7, #372]	; 0x174
 8005320:	fa93 f3a3 	rbit	r3, r3
 8005324:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
  return(result);
 8005328:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 800532c:	fab3 f383 	clz	r3, r3
 8005330:	fa01 f303 	lsl.w	r3, r1, r3
 8005334:	4313      	orrs	r3, r2
 8005336:	6003      	str	r3, [r0, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005338:	e0f5      	b.n	8005526 <HAL_RCC_OscConfig+0x5ee>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800533a:	1d3b      	adds	r3, r7, #4
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	691b      	ldr	r3, [r3, #16]
 8005340:	2b00      	cmp	r3, #0
 8005342:	f000 8085 	beq.w	8005450 <HAL_RCC_OscConfig+0x518>
 8005346:	2301      	movs	r3, #1
 8005348:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800534c:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8005350:	fa93 f3a3 	rbit	r3, r3
 8005354:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return(result);
 8005358:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800535c:	fab3 f383 	clz	r3, r3
 8005360:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005364:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005368:	009b      	lsls	r3, r3, #2
 800536a:	461a      	mov	r2, r3
 800536c:	2301      	movs	r3, #1
 800536e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005370:	f7fe f8c0 	bl	80034f4 <HAL_GetTick>
 8005374:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005378:	e00a      	b.n	8005390 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800537a:	f7fe f8bb 	bl	80034f4 <HAL_GetTick>
 800537e:	4602      	mov	r2, r0
 8005380:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005384:	1ad3      	subs	r3, r2, r3
 8005386:	2b02      	cmp	r3, #2
 8005388:	d902      	bls.n	8005390 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 800538a:	2303      	movs	r3, #3
 800538c:	f000 bcb7 	b.w	8005cfe <HAL_RCC_OscConfig+0xdc6>
 8005390:	2302      	movs	r3, #2
 8005392:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005396:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 800539a:	fa93 f3a3 	rbit	r3, r3
 800539e:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return(result);
 80053a2:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053a6:	fab3 f383 	clz	r3, r3
 80053aa:	b2db      	uxtb	r3, r3
 80053ac:	095b      	lsrs	r3, r3, #5
 80053ae:	b2db      	uxtb	r3, r3
 80053b0:	f043 0301 	orr.w	r3, r3, #1
 80053b4:	b2db      	uxtb	r3, r3
 80053b6:	2b01      	cmp	r3, #1
 80053b8:	d102      	bne.n	80053c0 <HAL_RCC_OscConfig+0x488>
 80053ba:	4b73      	ldr	r3, [pc, #460]	; (8005588 <HAL_RCC_OscConfig+0x650>)
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	e013      	b.n	80053e8 <HAL_RCC_OscConfig+0x4b0>
 80053c0:	2302      	movs	r3, #2
 80053c2:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053c6:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 80053ca:	fa93 f3a3 	rbit	r3, r3
 80053ce:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 80053d2:	2302      	movs	r3, #2
 80053d4:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80053d8:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 80053dc:	fa93 f3a3 	rbit	r3, r3
 80053e0:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80053e4:	4b68      	ldr	r3, [pc, #416]	; (8005588 <HAL_RCC_OscConfig+0x650>)
 80053e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053e8:	2202      	movs	r2, #2
 80053ea:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 80053ee:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 80053f2:	fa92 f2a2 	rbit	r2, r2
 80053f6:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return(result);
 80053fa:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80053fe:	fab2 f282 	clz	r2, r2
 8005402:	b252      	sxtb	r2, r2
 8005404:	f042 0220 	orr.w	r2, r2, #32
 8005408:	b252      	sxtb	r2, r2
 800540a:	b2d2      	uxtb	r2, r2
 800540c:	f002 021f 	and.w	r2, r2, #31
 8005410:	2101      	movs	r1, #1
 8005412:	fa01 f202 	lsl.w	r2, r1, r2
 8005416:	4013      	ands	r3, r2
 8005418:	2b00      	cmp	r3, #0
 800541a:	d0ae      	beq.n	800537a <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800541c:	485a      	ldr	r0, [pc, #360]	; (8005588 <HAL_RCC_OscConfig+0x650>)
 800541e:	4b5a      	ldr	r3, [pc, #360]	; (8005588 <HAL_RCC_OscConfig+0x650>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005426:	1d3b      	adds	r3, r7, #4
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	6959      	ldr	r1, [r3, #20]
 800542c:	23f8      	movs	r3, #248	; 0xf8
 800542e:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005432:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8005436:	fa93 f3a3 	rbit	r3, r3
 800543a:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
  return(result);
 800543e:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8005442:	fab3 f383 	clz	r3, r3
 8005446:	fa01 f303 	lsl.w	r3, r1, r3
 800544a:	4313      	orrs	r3, r2
 800544c:	6003      	str	r3, [r0, #0]
 800544e:	e06a      	b.n	8005526 <HAL_RCC_OscConfig+0x5ee>
 8005450:	2301      	movs	r3, #1
 8005452:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005456:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 800545a:	fa93 f3a3 	rbit	r3, r3
 800545e:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return(result);
 8005462:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005466:	fab3 f383 	clz	r3, r3
 800546a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800546e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005472:	009b      	lsls	r3, r3, #2
 8005474:	461a      	mov	r2, r3
 8005476:	2300      	movs	r3, #0
 8005478:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800547a:	f7fe f83b 	bl	80034f4 <HAL_GetTick>
 800547e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005482:	e00a      	b.n	800549a <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005484:	f7fe f836 	bl	80034f4 <HAL_GetTick>
 8005488:	4602      	mov	r2, r0
 800548a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800548e:	1ad3      	subs	r3, r2, r3
 8005490:	2b02      	cmp	r3, #2
 8005492:	d902      	bls.n	800549a <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 8005494:	2303      	movs	r3, #3
 8005496:	f000 bc32 	b.w	8005cfe <HAL_RCC_OscConfig+0xdc6>
 800549a:	2302      	movs	r3, #2
 800549c:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054a0:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80054a4:	fa93 f3a3 	rbit	r3, r3
 80054a8:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return(result);
 80054ac:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80054b0:	fab3 f383 	clz	r3, r3
 80054b4:	b2db      	uxtb	r3, r3
 80054b6:	095b      	lsrs	r3, r3, #5
 80054b8:	b2db      	uxtb	r3, r3
 80054ba:	f043 0301 	orr.w	r3, r3, #1
 80054be:	b2db      	uxtb	r3, r3
 80054c0:	2b01      	cmp	r3, #1
 80054c2:	d102      	bne.n	80054ca <HAL_RCC_OscConfig+0x592>
 80054c4:	4b30      	ldr	r3, [pc, #192]	; (8005588 <HAL_RCC_OscConfig+0x650>)
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	e013      	b.n	80054f2 <HAL_RCC_OscConfig+0x5ba>
 80054ca:	2302      	movs	r3, #2
 80054cc:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054d0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80054d4:	fa93 f3a3 	rbit	r3, r3
 80054d8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80054dc:	2302      	movs	r3, #2
 80054de:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80054e2:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80054e6:	fa93 f3a3 	rbit	r3, r3
 80054ea:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80054ee:	4b26      	ldr	r3, [pc, #152]	; (8005588 <HAL_RCC_OscConfig+0x650>)
 80054f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054f2:	2202      	movs	r2, #2
 80054f4:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 80054f8:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 80054fc:	fa92 f2a2 	rbit	r2, r2
 8005500:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return(result);
 8005504:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8005508:	fab2 f282 	clz	r2, r2
 800550c:	b252      	sxtb	r2, r2
 800550e:	f042 0220 	orr.w	r2, r2, #32
 8005512:	b252      	sxtb	r2, r2
 8005514:	b2d2      	uxtb	r2, r2
 8005516:	f002 021f 	and.w	r2, r2, #31
 800551a:	2101      	movs	r1, #1
 800551c:	fa01 f202 	lsl.w	r2, r1, r2
 8005520:	4013      	ands	r3, r2
 8005522:	2b00      	cmp	r3, #0
 8005524:	d1ae      	bne.n	8005484 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005526:	1d3b      	adds	r3, r7, #4
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f003 0308 	and.w	r3, r3, #8
 8005530:	2b00      	cmp	r3, #0
 8005532:	f000 80d8 	beq.w	80056e6 <HAL_RCC_OscConfig+0x7ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005536:	1d3b      	adds	r3, r7, #4
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	699b      	ldr	r3, [r3, #24]
 800553c:	2b00      	cmp	r3, #0
 800553e:	d067      	beq.n	8005610 <HAL_RCC_OscConfig+0x6d8>
 8005540:	2301      	movs	r3, #1
 8005542:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005546:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800554a:	fa93 f3a3 	rbit	r3, r3
 800554e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return(result);
 8005552:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005556:	fab3 f383 	clz	r3, r3
 800555a:	461a      	mov	r2, r3
 800555c:	4b0b      	ldr	r3, [pc, #44]	; (800558c <HAL_RCC_OscConfig+0x654>)
 800555e:	4413      	add	r3, r2
 8005560:	009b      	lsls	r3, r3, #2
 8005562:	461a      	mov	r2, r3
 8005564:	2301      	movs	r3, #1
 8005566:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005568:	f7fd ffc4 	bl	80034f4 <HAL_GetTick>
 800556c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005570:	e00e      	b.n	8005590 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005572:	f7fd ffbf 	bl	80034f4 <HAL_GetTick>
 8005576:	4602      	mov	r2, r0
 8005578:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800557c:	1ad3      	subs	r3, r2, r3
 800557e:	2b02      	cmp	r3, #2
 8005580:	d906      	bls.n	8005590 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 8005582:	2303      	movs	r3, #3
 8005584:	e3bb      	b.n	8005cfe <HAL_RCC_OscConfig+0xdc6>
 8005586:	bf00      	nop
 8005588:	40021000 	.word	0x40021000
 800558c:	10908120 	.word	0x10908120
 8005590:	2302      	movs	r3, #2
 8005592:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005596:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800559a:	fa93 f3a3 	rbit	r3, r3
 800559e:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80055a2:	2302      	movs	r3, #2
 80055a4:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80055a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80055ac:	fa93 f2a3 	rbit	r2, r3
 80055b0:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80055b4:	601a      	str	r2, [r3, #0]
 80055b6:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80055ba:	2202      	movs	r2, #2
 80055bc:	601a      	str	r2, [r3, #0]
 80055be:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	fa93 f2a3 	rbit	r2, r3
 80055c8:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80055cc:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80055ce:	4ba5      	ldr	r3, [pc, #660]	; (8005864 <HAL_RCC_OscConfig+0x92c>)
 80055d0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80055d2:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80055d6:	2102      	movs	r1, #2
 80055d8:	6019      	str	r1, [r3, #0]
 80055da:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	fa93 f1a3 	rbit	r1, r3
 80055e4:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80055e8:	6019      	str	r1, [r3, #0]
  return(result);
 80055ea:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	fab3 f383 	clz	r3, r3
 80055f4:	b25b      	sxtb	r3, r3
 80055f6:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80055fa:	b25b      	sxtb	r3, r3
 80055fc:	b2db      	uxtb	r3, r3
 80055fe:	f003 031f 	and.w	r3, r3, #31
 8005602:	2101      	movs	r1, #1
 8005604:	fa01 f303 	lsl.w	r3, r1, r3
 8005608:	4013      	ands	r3, r2
 800560a:	2b00      	cmp	r3, #0
 800560c:	d0b1      	beq.n	8005572 <HAL_RCC_OscConfig+0x63a>
 800560e:	e06a      	b.n	80056e6 <HAL_RCC_OscConfig+0x7ae>
 8005610:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8005614:	2201      	movs	r2, #1
 8005616:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005618:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	fa93 f2a3 	rbit	r2, r3
 8005622:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8005626:	601a      	str	r2, [r3, #0]
  return(result);
 8005628:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 800562c:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800562e:	fab3 f383 	clz	r3, r3
 8005632:	461a      	mov	r2, r3
 8005634:	4b8c      	ldr	r3, [pc, #560]	; (8005868 <HAL_RCC_OscConfig+0x930>)
 8005636:	4413      	add	r3, r2
 8005638:	009b      	lsls	r3, r3, #2
 800563a:	461a      	mov	r2, r3
 800563c:	2300      	movs	r3, #0
 800563e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005640:	f7fd ff58 	bl	80034f4 <HAL_GetTick>
 8005644:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005648:	e009      	b.n	800565e <HAL_RCC_OscConfig+0x726>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800564a:	f7fd ff53 	bl	80034f4 <HAL_GetTick>
 800564e:	4602      	mov	r2, r0
 8005650:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005654:	1ad3      	subs	r3, r2, r3
 8005656:	2b02      	cmp	r3, #2
 8005658:	d901      	bls.n	800565e <HAL_RCC_OscConfig+0x726>
        {
          return HAL_TIMEOUT;
 800565a:	2303      	movs	r3, #3
 800565c:	e34f      	b.n	8005cfe <HAL_RCC_OscConfig+0xdc6>
 800565e:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8005662:	2202      	movs	r2, #2
 8005664:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005666:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	fa93 f2a3 	rbit	r2, r3
 8005670:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8005674:	601a      	str	r2, [r3, #0]
 8005676:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800567a:	2202      	movs	r2, #2
 800567c:	601a      	str	r2, [r3, #0]
 800567e:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	fa93 f2a3 	rbit	r2, r3
 8005688:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 800568c:	601a      	str	r2, [r3, #0]
 800568e:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8005692:	2202      	movs	r2, #2
 8005694:	601a      	str	r2, [r3, #0]
 8005696:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	fa93 f2a3 	rbit	r2, r3
 80056a0:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80056a4:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80056a6:	4b6f      	ldr	r3, [pc, #444]	; (8005864 <HAL_RCC_OscConfig+0x92c>)
 80056a8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80056aa:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80056ae:	2102      	movs	r1, #2
 80056b0:	6019      	str	r1, [r3, #0]
 80056b2:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	fa93 f1a3 	rbit	r1, r3
 80056bc:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80056c0:	6019      	str	r1, [r3, #0]
  return(result);
 80056c2:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	fab3 f383 	clz	r3, r3
 80056cc:	b25b      	sxtb	r3, r3
 80056ce:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80056d2:	b25b      	sxtb	r3, r3
 80056d4:	b2db      	uxtb	r3, r3
 80056d6:	f003 031f 	and.w	r3, r3, #31
 80056da:	2101      	movs	r1, #1
 80056dc:	fa01 f303 	lsl.w	r3, r1, r3
 80056e0:	4013      	ands	r3, r2
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d1b1      	bne.n	800564a <HAL_RCC_OscConfig+0x712>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80056e6:	1d3b      	adds	r3, r7, #4
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f003 0304 	and.w	r3, r3, #4
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	f000 8159 	beq.w	80059a8 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 80056f6:	2300      	movs	r3, #0
 80056f8:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80056fc:	4b59      	ldr	r3, [pc, #356]	; (8005864 <HAL_RCC_OscConfig+0x92c>)
 80056fe:	69db      	ldr	r3, [r3, #28]
 8005700:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005704:	2b00      	cmp	r3, #0
 8005706:	d112      	bne.n	800572e <HAL_RCC_OscConfig+0x7f6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005708:	4a56      	ldr	r2, [pc, #344]	; (8005864 <HAL_RCC_OscConfig+0x92c>)
 800570a:	4b56      	ldr	r3, [pc, #344]	; (8005864 <HAL_RCC_OscConfig+0x92c>)
 800570c:	69db      	ldr	r3, [r3, #28]
 800570e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005712:	61d3      	str	r3, [r2, #28]
 8005714:	4b53      	ldr	r3, [pc, #332]	; (8005864 <HAL_RCC_OscConfig+0x92c>)
 8005716:	69db      	ldr	r3, [r3, #28]
 8005718:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 800571c:	f107 030c 	add.w	r3, r7, #12
 8005720:	601a      	str	r2, [r3, #0]
 8005722:	f107 030c 	add.w	r3, r7, #12
 8005726:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8005728:	2301      	movs	r3, #1
 800572a:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800572e:	4b4f      	ldr	r3, [pc, #316]	; (800586c <HAL_RCC_OscConfig+0x934>)
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005736:	2b00      	cmp	r3, #0
 8005738:	d11a      	bne.n	8005770 <HAL_RCC_OscConfig+0x838>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800573a:	4a4c      	ldr	r2, [pc, #304]	; (800586c <HAL_RCC_OscConfig+0x934>)
 800573c:	4b4b      	ldr	r3, [pc, #300]	; (800586c <HAL_RCC_OscConfig+0x934>)
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005744:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005746:	f7fd fed5 	bl	80034f4 <HAL_GetTick>
 800574a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800574e:	e009      	b.n	8005764 <HAL_RCC_OscConfig+0x82c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005750:	f7fd fed0 	bl	80034f4 <HAL_GetTick>
 8005754:	4602      	mov	r2, r0
 8005756:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800575a:	1ad3      	subs	r3, r2, r3
 800575c:	2b64      	cmp	r3, #100	; 0x64
 800575e:	d901      	bls.n	8005764 <HAL_RCC_OscConfig+0x82c>
        {
          return HAL_TIMEOUT;
 8005760:	2303      	movs	r3, #3
 8005762:	e2cc      	b.n	8005cfe <HAL_RCC_OscConfig+0xdc6>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005764:	4b41      	ldr	r3, [pc, #260]	; (800586c <HAL_RCC_OscConfig+0x934>)
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800576c:	2b00      	cmp	r3, #0
 800576e:	d0ef      	beq.n	8005750 <HAL_RCC_OscConfig+0x818>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005770:	1d3b      	adds	r3, r7, #4
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	68db      	ldr	r3, [r3, #12]
 8005776:	2b01      	cmp	r3, #1
 8005778:	d106      	bne.n	8005788 <HAL_RCC_OscConfig+0x850>
 800577a:	4a3a      	ldr	r2, [pc, #232]	; (8005864 <HAL_RCC_OscConfig+0x92c>)
 800577c:	4b39      	ldr	r3, [pc, #228]	; (8005864 <HAL_RCC_OscConfig+0x92c>)
 800577e:	6a1b      	ldr	r3, [r3, #32]
 8005780:	f043 0301 	orr.w	r3, r3, #1
 8005784:	6213      	str	r3, [r2, #32]
 8005786:	e02f      	b.n	80057e8 <HAL_RCC_OscConfig+0x8b0>
 8005788:	1d3b      	adds	r3, r7, #4
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	68db      	ldr	r3, [r3, #12]
 800578e:	2b00      	cmp	r3, #0
 8005790:	d10c      	bne.n	80057ac <HAL_RCC_OscConfig+0x874>
 8005792:	4a34      	ldr	r2, [pc, #208]	; (8005864 <HAL_RCC_OscConfig+0x92c>)
 8005794:	4b33      	ldr	r3, [pc, #204]	; (8005864 <HAL_RCC_OscConfig+0x92c>)
 8005796:	6a1b      	ldr	r3, [r3, #32]
 8005798:	f023 0301 	bic.w	r3, r3, #1
 800579c:	6213      	str	r3, [r2, #32]
 800579e:	4a31      	ldr	r2, [pc, #196]	; (8005864 <HAL_RCC_OscConfig+0x92c>)
 80057a0:	4b30      	ldr	r3, [pc, #192]	; (8005864 <HAL_RCC_OscConfig+0x92c>)
 80057a2:	6a1b      	ldr	r3, [r3, #32]
 80057a4:	f023 0304 	bic.w	r3, r3, #4
 80057a8:	6213      	str	r3, [r2, #32]
 80057aa:	e01d      	b.n	80057e8 <HAL_RCC_OscConfig+0x8b0>
 80057ac:	1d3b      	adds	r3, r7, #4
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	68db      	ldr	r3, [r3, #12]
 80057b2:	2b05      	cmp	r3, #5
 80057b4:	d10c      	bne.n	80057d0 <HAL_RCC_OscConfig+0x898>
 80057b6:	4a2b      	ldr	r2, [pc, #172]	; (8005864 <HAL_RCC_OscConfig+0x92c>)
 80057b8:	4b2a      	ldr	r3, [pc, #168]	; (8005864 <HAL_RCC_OscConfig+0x92c>)
 80057ba:	6a1b      	ldr	r3, [r3, #32]
 80057bc:	f043 0304 	orr.w	r3, r3, #4
 80057c0:	6213      	str	r3, [r2, #32]
 80057c2:	4a28      	ldr	r2, [pc, #160]	; (8005864 <HAL_RCC_OscConfig+0x92c>)
 80057c4:	4b27      	ldr	r3, [pc, #156]	; (8005864 <HAL_RCC_OscConfig+0x92c>)
 80057c6:	6a1b      	ldr	r3, [r3, #32]
 80057c8:	f043 0301 	orr.w	r3, r3, #1
 80057cc:	6213      	str	r3, [r2, #32]
 80057ce:	e00b      	b.n	80057e8 <HAL_RCC_OscConfig+0x8b0>
 80057d0:	4a24      	ldr	r2, [pc, #144]	; (8005864 <HAL_RCC_OscConfig+0x92c>)
 80057d2:	4b24      	ldr	r3, [pc, #144]	; (8005864 <HAL_RCC_OscConfig+0x92c>)
 80057d4:	6a1b      	ldr	r3, [r3, #32]
 80057d6:	f023 0301 	bic.w	r3, r3, #1
 80057da:	6213      	str	r3, [r2, #32]
 80057dc:	4a21      	ldr	r2, [pc, #132]	; (8005864 <HAL_RCC_OscConfig+0x92c>)
 80057de:	4b21      	ldr	r3, [pc, #132]	; (8005864 <HAL_RCC_OscConfig+0x92c>)
 80057e0:	6a1b      	ldr	r3, [r3, #32]
 80057e2:	f023 0304 	bic.w	r3, r3, #4
 80057e6:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80057e8:	1d3b      	adds	r3, r7, #4
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	68db      	ldr	r3, [r3, #12]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d06b      	beq.n	80058ca <HAL_RCC_OscConfig+0x992>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80057f2:	f7fd fe7f 	bl	80034f4 <HAL_GetTick>
 80057f6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80057fa:	e00b      	b.n	8005814 <HAL_RCC_OscConfig+0x8dc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80057fc:	f7fd fe7a 	bl	80034f4 <HAL_GetTick>
 8005800:	4602      	mov	r2, r0
 8005802:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005806:	1ad3      	subs	r3, r2, r3
 8005808:	f241 3288 	movw	r2, #5000	; 0x1388
 800580c:	4293      	cmp	r3, r2
 800580e:	d901      	bls.n	8005814 <HAL_RCC_OscConfig+0x8dc>
        {
          return HAL_TIMEOUT;
 8005810:	2303      	movs	r3, #3
 8005812:	e274      	b.n	8005cfe <HAL_RCC_OscConfig+0xdc6>
 8005814:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8005818:	2202      	movs	r2, #2
 800581a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800581c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	fa93 f2a3 	rbit	r2, r3
 8005826:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800582a:	601a      	str	r2, [r3, #0]
 800582c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8005830:	2202      	movs	r2, #2
 8005832:	601a      	str	r2, [r3, #0]
 8005834:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	fa93 f2a3 	rbit	r2, r3
 800583e:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8005842:	601a      	str	r2, [r3, #0]
  return(result);
 8005844:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8005848:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800584a:	fab3 f383 	clz	r3, r3
 800584e:	b2db      	uxtb	r3, r3
 8005850:	095b      	lsrs	r3, r3, #5
 8005852:	b2db      	uxtb	r3, r3
 8005854:	f043 0302 	orr.w	r3, r3, #2
 8005858:	b2db      	uxtb	r3, r3
 800585a:	2b02      	cmp	r3, #2
 800585c:	d108      	bne.n	8005870 <HAL_RCC_OscConfig+0x938>
 800585e:	4b01      	ldr	r3, [pc, #4]	; (8005864 <HAL_RCC_OscConfig+0x92c>)
 8005860:	6a1b      	ldr	r3, [r3, #32]
 8005862:	e013      	b.n	800588c <HAL_RCC_OscConfig+0x954>
 8005864:	40021000 	.word	0x40021000
 8005868:	10908120 	.word	0x10908120
 800586c:	40007000 	.word	0x40007000
 8005870:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8005874:	2202      	movs	r2, #2
 8005876:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005878:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	fa93 f2a3 	rbit	r2, r3
 8005882:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8005886:	601a      	str	r2, [r3, #0]
 8005888:	4bbb      	ldr	r3, [pc, #748]	; (8005b78 <HAL_RCC_OscConfig+0xc40>)
 800588a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800588c:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8005890:	2102      	movs	r1, #2
 8005892:	6011      	str	r1, [r2, #0]
 8005894:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8005898:	6812      	ldr	r2, [r2, #0]
 800589a:	fa92 f1a2 	rbit	r1, r2
 800589e:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80058a2:	6011      	str	r1, [r2, #0]
  return(result);
 80058a4:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80058a8:	6812      	ldr	r2, [r2, #0]
 80058aa:	fab2 f282 	clz	r2, r2
 80058ae:	b252      	sxtb	r2, r2
 80058b0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80058b4:	b252      	sxtb	r2, r2
 80058b6:	b2d2      	uxtb	r2, r2
 80058b8:	f002 021f 	and.w	r2, r2, #31
 80058bc:	2101      	movs	r1, #1
 80058be:	fa01 f202 	lsl.w	r2, r1, r2
 80058c2:	4013      	ands	r3, r2
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d099      	beq.n	80057fc <HAL_RCC_OscConfig+0x8c4>
 80058c8:	e064      	b.n	8005994 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80058ca:	f7fd fe13 	bl	80034f4 <HAL_GetTick>
 80058ce:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80058d2:	e00b      	b.n	80058ec <HAL_RCC_OscConfig+0x9b4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80058d4:	f7fd fe0e 	bl	80034f4 <HAL_GetTick>
 80058d8:	4602      	mov	r2, r0
 80058da:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80058de:	1ad3      	subs	r3, r2, r3
 80058e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80058e4:	4293      	cmp	r3, r2
 80058e6:	d901      	bls.n	80058ec <HAL_RCC_OscConfig+0x9b4>
        {
          return HAL_TIMEOUT;
 80058e8:	2303      	movs	r3, #3
 80058ea:	e208      	b.n	8005cfe <HAL_RCC_OscConfig+0xdc6>
 80058ec:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80058f0:	2202      	movs	r2, #2
 80058f2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058f4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	fa93 f2a3 	rbit	r2, r3
 80058fe:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8005902:	601a      	str	r2, [r3, #0]
 8005904:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8005908:	2202      	movs	r2, #2
 800590a:	601a      	str	r2, [r3, #0]
 800590c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	fa93 f2a3 	rbit	r2, r3
 8005916:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800591a:	601a      	str	r2, [r3, #0]
  return(result);
 800591c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8005920:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005922:	fab3 f383 	clz	r3, r3
 8005926:	b2db      	uxtb	r3, r3
 8005928:	095b      	lsrs	r3, r3, #5
 800592a:	b2db      	uxtb	r3, r3
 800592c:	f043 0302 	orr.w	r3, r3, #2
 8005930:	b2db      	uxtb	r3, r3
 8005932:	2b02      	cmp	r3, #2
 8005934:	d102      	bne.n	800593c <HAL_RCC_OscConfig+0xa04>
 8005936:	4b90      	ldr	r3, [pc, #576]	; (8005b78 <HAL_RCC_OscConfig+0xc40>)
 8005938:	6a1b      	ldr	r3, [r3, #32]
 800593a:	e00d      	b.n	8005958 <HAL_RCC_OscConfig+0xa20>
 800593c:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8005940:	2202      	movs	r2, #2
 8005942:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005944:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	fa93 f2a3 	rbit	r2, r3
 800594e:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8005952:	601a      	str	r2, [r3, #0]
 8005954:	4b88      	ldr	r3, [pc, #544]	; (8005b78 <HAL_RCC_OscConfig+0xc40>)
 8005956:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005958:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 800595c:	2102      	movs	r1, #2
 800595e:	6011      	str	r1, [r2, #0]
 8005960:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8005964:	6812      	ldr	r2, [r2, #0]
 8005966:	fa92 f1a2 	rbit	r1, r2
 800596a:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800596e:	6011      	str	r1, [r2, #0]
  return(result);
 8005970:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8005974:	6812      	ldr	r2, [r2, #0]
 8005976:	fab2 f282 	clz	r2, r2
 800597a:	b252      	sxtb	r2, r2
 800597c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005980:	b252      	sxtb	r2, r2
 8005982:	b2d2      	uxtb	r2, r2
 8005984:	f002 021f 	and.w	r2, r2, #31
 8005988:	2101      	movs	r1, #1
 800598a:	fa01 f202 	lsl.w	r2, r1, r2
 800598e:	4013      	ands	r3, r2
 8005990:	2b00      	cmp	r3, #0
 8005992:	d19f      	bne.n	80058d4 <HAL_RCC_OscConfig+0x99c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005994:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8005998:	2b01      	cmp	r3, #1
 800599a:	d105      	bne.n	80059a8 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800599c:	4a76      	ldr	r2, [pc, #472]	; (8005b78 <HAL_RCC_OscConfig+0xc40>)
 800599e:	4b76      	ldr	r3, [pc, #472]	; (8005b78 <HAL_RCC_OscConfig+0xc40>)
 80059a0:	69db      	ldr	r3, [r3, #28]
 80059a2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80059a6:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80059a8:	1d3b      	adds	r3, r7, #4
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	69db      	ldr	r3, [r3, #28]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	f000 81a4 	beq.w	8005cfc <HAL_RCC_OscConfig+0xdc4>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80059b4:	4b70      	ldr	r3, [pc, #448]	; (8005b78 <HAL_RCC_OscConfig+0xc40>)
 80059b6:	685b      	ldr	r3, [r3, #4]
 80059b8:	f003 030c 	and.w	r3, r3, #12
 80059bc:	2b08      	cmp	r3, #8
 80059be:	f000 819b 	beq.w	8005cf8 <HAL_RCC_OscConfig+0xdc0>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80059c2:	1d3b      	adds	r3, r7, #4
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	69db      	ldr	r3, [r3, #28]
 80059c8:	2b02      	cmp	r3, #2
 80059ca:	f040 8113 	bne.w	8005bf4 <HAL_RCC_OscConfig+0xcbc>
 80059ce:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80059d2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80059d6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059d8:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	fa93 f2a3 	rbit	r2, r3
 80059e2:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80059e6:	601a      	str	r2, [r3, #0]
  return(result);
 80059e8:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80059ec:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80059ee:	fab3 f383 	clz	r3, r3
 80059f2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80059f6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80059fa:	009b      	lsls	r3, r3, #2
 80059fc:	461a      	mov	r2, r3
 80059fe:	2300      	movs	r3, #0
 8005a00:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a02:	f7fd fd77 	bl	80034f4 <HAL_GetTick>
 8005a06:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005a0a:	e009      	b.n	8005a20 <HAL_RCC_OscConfig+0xae8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005a0c:	f7fd fd72 	bl	80034f4 <HAL_GetTick>
 8005a10:	4602      	mov	r2, r0
 8005a12:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005a16:	1ad3      	subs	r3, r2, r3
 8005a18:	2b02      	cmp	r3, #2
 8005a1a:	d901      	bls.n	8005a20 <HAL_RCC_OscConfig+0xae8>
          {
            return HAL_TIMEOUT;
 8005a1c:	2303      	movs	r3, #3
 8005a1e:	e16e      	b.n	8005cfe <HAL_RCC_OscConfig+0xdc6>
 8005a20:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8005a24:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005a28:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a2a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	fa93 f2a3 	rbit	r2, r3
 8005a34:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8005a38:	601a      	str	r2, [r3, #0]
  return(result);
 8005a3a:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8005a3e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005a40:	fab3 f383 	clz	r3, r3
 8005a44:	b2db      	uxtb	r3, r3
 8005a46:	095b      	lsrs	r3, r3, #5
 8005a48:	b2db      	uxtb	r3, r3
 8005a4a:	f043 0301 	orr.w	r3, r3, #1
 8005a4e:	b2db      	uxtb	r3, r3
 8005a50:	2b01      	cmp	r3, #1
 8005a52:	d102      	bne.n	8005a5a <HAL_RCC_OscConfig+0xb22>
 8005a54:	4b48      	ldr	r3, [pc, #288]	; (8005b78 <HAL_RCC_OscConfig+0xc40>)
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	e01b      	b.n	8005a92 <HAL_RCC_OscConfig+0xb5a>
 8005a5a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8005a5e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005a62:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a64:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	fa93 f2a3 	rbit	r2, r3
 8005a6e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8005a72:	601a      	str	r2, [r3, #0]
 8005a74:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8005a78:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005a7c:	601a      	str	r2, [r3, #0]
 8005a7e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	fa93 f2a3 	rbit	r2, r3
 8005a88:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8005a8c:	601a      	str	r2, [r3, #0]
 8005a8e:	4b3a      	ldr	r3, [pc, #232]	; (8005b78 <HAL_RCC_OscConfig+0xc40>)
 8005a90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a92:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8005a96:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005a9a:	6011      	str	r1, [r2, #0]
 8005a9c:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8005aa0:	6812      	ldr	r2, [r2, #0]
 8005aa2:	fa92 f1a2 	rbit	r1, r2
 8005aa6:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8005aaa:	6011      	str	r1, [r2, #0]
  return(result);
 8005aac:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8005ab0:	6812      	ldr	r2, [r2, #0]
 8005ab2:	fab2 f282 	clz	r2, r2
 8005ab6:	b252      	sxtb	r2, r2
 8005ab8:	f042 0220 	orr.w	r2, r2, #32
 8005abc:	b252      	sxtb	r2, r2
 8005abe:	b2d2      	uxtb	r2, r2
 8005ac0:	f002 021f 	and.w	r2, r2, #31
 8005ac4:	2101      	movs	r1, #1
 8005ac6:	fa01 f202 	lsl.w	r2, r1, r2
 8005aca:	4013      	ands	r3, r2
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d19d      	bne.n	8005a0c <HAL_RCC_OscConfig+0xad4>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005ad0:	4829      	ldr	r0, [pc, #164]	; (8005b78 <HAL_RCC_OscConfig+0xc40>)
 8005ad2:	4b29      	ldr	r3, [pc, #164]	; (8005b78 <HAL_RCC_OscConfig+0xc40>)
 8005ad4:	685b      	ldr	r3, [r3, #4]
 8005ad6:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005ada:	1d3b      	adds	r3, r7, #4
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005ae0:	1d3b      	adds	r3, r7, #4
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	6a1b      	ldr	r3, [r3, #32]
 8005ae6:	430b      	orrs	r3, r1
 8005ae8:	4313      	orrs	r3, r2
 8005aea:	6043      	str	r3, [r0, #4]
 8005aec:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8005af0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005af4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005af6:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	fa93 f2a3 	rbit	r2, r3
 8005b00:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8005b04:	601a      	str	r2, [r3, #0]
  return(result);
 8005b06:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8005b0a:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005b0c:	fab3 f383 	clz	r3, r3
 8005b10:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005b14:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005b18:	009b      	lsls	r3, r3, #2
 8005b1a:	461a      	mov	r2, r3
 8005b1c:	2301      	movs	r3, #1
 8005b1e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b20:	f7fd fce8 	bl	80034f4 <HAL_GetTick>
 8005b24:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005b28:	e009      	b.n	8005b3e <HAL_RCC_OscConfig+0xc06>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005b2a:	f7fd fce3 	bl	80034f4 <HAL_GetTick>
 8005b2e:	4602      	mov	r2, r0
 8005b30:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005b34:	1ad3      	subs	r3, r2, r3
 8005b36:	2b02      	cmp	r3, #2
 8005b38:	d901      	bls.n	8005b3e <HAL_RCC_OscConfig+0xc06>
          {
            return HAL_TIMEOUT;
 8005b3a:	2303      	movs	r3, #3
 8005b3c:	e0df      	b.n	8005cfe <HAL_RCC_OscConfig+0xdc6>
 8005b3e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005b42:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005b46:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b48:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	fa93 f2a3 	rbit	r2, r3
 8005b52:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8005b56:	601a      	str	r2, [r3, #0]
  return(result);
 8005b58:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8005b5c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005b5e:	fab3 f383 	clz	r3, r3
 8005b62:	b2db      	uxtb	r3, r3
 8005b64:	095b      	lsrs	r3, r3, #5
 8005b66:	b2db      	uxtb	r3, r3
 8005b68:	f043 0301 	orr.w	r3, r3, #1
 8005b6c:	b2db      	uxtb	r3, r3
 8005b6e:	2b01      	cmp	r3, #1
 8005b70:	d104      	bne.n	8005b7c <HAL_RCC_OscConfig+0xc44>
 8005b72:	4b01      	ldr	r3, [pc, #4]	; (8005b78 <HAL_RCC_OscConfig+0xc40>)
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	e01d      	b.n	8005bb4 <HAL_RCC_OscConfig+0xc7c>
 8005b78:	40021000 	.word	0x40021000
 8005b7c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8005b80:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005b84:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b86:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	fa93 f2a3 	rbit	r2, r3
 8005b90:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005b94:	601a      	str	r2, [r3, #0]
 8005b96:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8005b9a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005b9e:	601a      	str	r2, [r3, #0]
 8005ba0:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	fa93 f2a3 	rbit	r2, r3
 8005baa:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005bae:	601a      	str	r2, [r3, #0]
 8005bb0:	4b55      	ldr	r3, [pc, #340]	; (8005d08 <HAL_RCC_OscConfig+0xdd0>)
 8005bb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bb4:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8005bb8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005bbc:	6011      	str	r1, [r2, #0]
 8005bbe:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8005bc2:	6812      	ldr	r2, [r2, #0]
 8005bc4:	fa92 f1a2 	rbit	r1, r2
 8005bc8:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005bcc:	6011      	str	r1, [r2, #0]
  return(result);
 8005bce:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005bd2:	6812      	ldr	r2, [r2, #0]
 8005bd4:	fab2 f282 	clz	r2, r2
 8005bd8:	b252      	sxtb	r2, r2
 8005bda:	f042 0220 	orr.w	r2, r2, #32
 8005bde:	b252      	sxtb	r2, r2
 8005be0:	b2d2      	uxtb	r2, r2
 8005be2:	f002 021f 	and.w	r2, r2, #31
 8005be6:	2101      	movs	r1, #1
 8005be8:	fa01 f202 	lsl.w	r2, r1, r2
 8005bec:	4013      	ands	r3, r2
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d09b      	beq.n	8005b2a <HAL_RCC_OscConfig+0xbf2>
 8005bf2:	e083      	b.n	8005cfc <HAL_RCC_OscConfig+0xdc4>
 8005bf4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8005bf8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005bfc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bfe:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	fa93 f2a3 	rbit	r2, r3
 8005c08:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005c0c:	601a      	str	r2, [r3, #0]
  return(result);
 8005c0e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005c12:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c14:	fab3 f383 	clz	r3, r3
 8005c18:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005c1c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005c20:	009b      	lsls	r3, r3, #2
 8005c22:	461a      	mov	r2, r3
 8005c24:	2300      	movs	r3, #0
 8005c26:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c28:	f7fd fc64 	bl	80034f4 <HAL_GetTick>
 8005c2c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005c30:	e009      	b.n	8005c46 <HAL_RCC_OscConfig+0xd0e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005c32:	f7fd fc5f 	bl	80034f4 <HAL_GetTick>
 8005c36:	4602      	mov	r2, r0
 8005c38:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005c3c:	1ad3      	subs	r3, r2, r3
 8005c3e:	2b02      	cmp	r3, #2
 8005c40:	d901      	bls.n	8005c46 <HAL_RCC_OscConfig+0xd0e>
          {
            return HAL_TIMEOUT;
 8005c42:	2303      	movs	r3, #3
 8005c44:	e05b      	b.n	8005cfe <HAL_RCC_OscConfig+0xdc6>
 8005c46:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005c4a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005c4e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c50:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	fa93 f2a3 	rbit	r2, r3
 8005c5a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005c5e:	601a      	str	r2, [r3, #0]
  return(result);
 8005c60:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005c64:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005c66:	fab3 f383 	clz	r3, r3
 8005c6a:	b2db      	uxtb	r3, r3
 8005c6c:	095b      	lsrs	r3, r3, #5
 8005c6e:	b2db      	uxtb	r3, r3
 8005c70:	f043 0301 	orr.w	r3, r3, #1
 8005c74:	b2db      	uxtb	r3, r3
 8005c76:	2b01      	cmp	r3, #1
 8005c78:	d102      	bne.n	8005c80 <HAL_RCC_OscConfig+0xd48>
 8005c7a:	4b23      	ldr	r3, [pc, #140]	; (8005d08 <HAL_RCC_OscConfig+0xdd0>)
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	e01b      	b.n	8005cb8 <HAL_RCC_OscConfig+0xd80>
 8005c80:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005c84:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005c88:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c8a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	fa93 f2a3 	rbit	r2, r3
 8005c94:	f107 0320 	add.w	r3, r7, #32
 8005c98:	601a      	str	r2, [r3, #0]
 8005c9a:	f107 031c 	add.w	r3, r7, #28
 8005c9e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005ca2:	601a      	str	r2, [r3, #0]
 8005ca4:	f107 031c 	add.w	r3, r7, #28
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	fa93 f2a3 	rbit	r2, r3
 8005cae:	f107 0318 	add.w	r3, r7, #24
 8005cb2:	601a      	str	r2, [r3, #0]
 8005cb4:	4b14      	ldr	r3, [pc, #80]	; (8005d08 <HAL_RCC_OscConfig+0xdd0>)
 8005cb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cb8:	f107 0214 	add.w	r2, r7, #20
 8005cbc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005cc0:	6011      	str	r1, [r2, #0]
 8005cc2:	f107 0214 	add.w	r2, r7, #20
 8005cc6:	6812      	ldr	r2, [r2, #0]
 8005cc8:	fa92 f1a2 	rbit	r1, r2
 8005ccc:	f107 0210 	add.w	r2, r7, #16
 8005cd0:	6011      	str	r1, [r2, #0]
  return(result);
 8005cd2:	f107 0210 	add.w	r2, r7, #16
 8005cd6:	6812      	ldr	r2, [r2, #0]
 8005cd8:	fab2 f282 	clz	r2, r2
 8005cdc:	b252      	sxtb	r2, r2
 8005cde:	f042 0220 	orr.w	r2, r2, #32
 8005ce2:	b252      	sxtb	r2, r2
 8005ce4:	b2d2      	uxtb	r2, r2
 8005ce6:	f002 021f 	and.w	r2, r2, #31
 8005cea:	2101      	movs	r1, #1
 8005cec:	fa01 f202 	lsl.w	r2, r1, r2
 8005cf0:	4013      	ands	r3, r2
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d19d      	bne.n	8005c32 <HAL_RCC_OscConfig+0xcfa>
 8005cf6:	e001      	b.n	8005cfc <HAL_RCC_OscConfig+0xdc4>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8005cf8:	2301      	movs	r3, #1
 8005cfa:	e000      	b.n	8005cfe <HAL_RCC_OscConfig+0xdc6>
    }
  }
  
  return HAL_OK;
 8005cfc:	2300      	movs	r3, #0
}
 8005cfe:	4618      	mov	r0, r3
 8005d00:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8005d04:	46bd      	mov	sp, r7
 8005d06:	bd80      	pop	{r7, pc}
 8005d08:	40021000 	.word	0x40021000

08005d0c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b09e      	sub	sp, #120	; 0x78
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
 8005d14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005d16:	2300      	movs	r3, #0
 8005d18:	677b      	str	r3, [r7, #116]	; 0x74
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8005d1a:	4ba7      	ldr	r3, [pc, #668]	; (8005fb8 <HAL_RCC_ClockConfig+0x2ac>)
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f003 0207 	and.w	r2, r3, #7
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	429a      	cmp	r2, r3
 8005d26:	d210      	bcs.n	8005d4a <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d28:	49a3      	ldr	r1, [pc, #652]	; (8005fb8 <HAL_RCC_ClockConfig+0x2ac>)
 8005d2a:	4ba3      	ldr	r3, [pc, #652]	; (8005fb8 <HAL_RCC_ClockConfig+0x2ac>)
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f023 0207 	bic.w	r2, r3, #7
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	4313      	orrs	r3, r2
 8005d36:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005d38:	4b9f      	ldr	r3, [pc, #636]	; (8005fb8 <HAL_RCC_ClockConfig+0x2ac>)
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f003 0207 	and.w	r2, r3, #7
 8005d40:	683b      	ldr	r3, [r7, #0]
 8005d42:	429a      	cmp	r2, r3
 8005d44:	d001      	beq.n	8005d4a <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 8005d46:	2301      	movs	r3, #1
 8005d48:	e175      	b.n	8006036 <HAL_RCC_ClockConfig+0x32a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f003 0302 	and.w	r3, r3, #2
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d008      	beq.n	8005d68 <HAL_RCC_ClockConfig+0x5c>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005d56:	4999      	ldr	r1, [pc, #612]	; (8005fbc <HAL_RCC_ClockConfig+0x2b0>)
 8005d58:	4b98      	ldr	r3, [pc, #608]	; (8005fbc <HAL_RCC_ClockConfig+0x2b0>)
 8005d5a:	685b      	ldr	r3, [r3, #4]
 8005d5c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	689b      	ldr	r3, [r3, #8]
 8005d64:	4313      	orrs	r3, r2
 8005d66:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f003 0301 	and.w	r3, r3, #1
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	f000 8109 	beq.w	8005f88 <HAL_RCC_ClockConfig+0x27c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	685b      	ldr	r3, [r3, #4]
 8005d7a:	2b01      	cmp	r3, #1
 8005d7c:	d13d      	bne.n	8005dfa <HAL_RCC_ClockConfig+0xee>
 8005d7e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005d82:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d84:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005d86:	fa93 f3a3 	rbit	r3, r3
 8005d8a:	66fb      	str	r3, [r7, #108]	; 0x6c
  return(result);
 8005d8c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d8e:	fab3 f383 	clz	r3, r3
 8005d92:	b2db      	uxtb	r3, r3
 8005d94:	095b      	lsrs	r3, r3, #5
 8005d96:	b2db      	uxtb	r3, r3
 8005d98:	f043 0301 	orr.w	r3, r3, #1
 8005d9c:	b2db      	uxtb	r3, r3
 8005d9e:	2b01      	cmp	r3, #1
 8005da0:	d102      	bne.n	8005da8 <HAL_RCC_ClockConfig+0x9c>
 8005da2:	4b86      	ldr	r3, [pc, #536]	; (8005fbc <HAL_RCC_ClockConfig+0x2b0>)
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	e00f      	b.n	8005dc8 <HAL_RCC_ClockConfig+0xbc>
 8005da8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005dac:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005dae:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005db0:	fa93 f3a3 	rbit	r3, r3
 8005db4:	667b      	str	r3, [r7, #100]	; 0x64
 8005db6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005dba:	663b      	str	r3, [r7, #96]	; 0x60
 8005dbc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005dbe:	fa93 f3a3 	rbit	r3, r3
 8005dc2:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005dc4:	4b7d      	ldr	r3, [pc, #500]	; (8005fbc <HAL_RCC_ClockConfig+0x2b0>)
 8005dc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dc8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005dcc:	65ba      	str	r2, [r7, #88]	; 0x58
 8005dce:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005dd0:	fa92 f2a2 	rbit	r2, r2
 8005dd4:	657a      	str	r2, [r7, #84]	; 0x54
  return(result);
 8005dd6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005dd8:	fab2 f282 	clz	r2, r2
 8005ddc:	b252      	sxtb	r2, r2
 8005dde:	f042 0220 	orr.w	r2, r2, #32
 8005de2:	b252      	sxtb	r2, r2
 8005de4:	b2d2      	uxtb	r2, r2
 8005de6:	f002 021f 	and.w	r2, r2, #31
 8005dea:	2101      	movs	r1, #1
 8005dec:	fa01 f202 	lsl.w	r2, r1, r2
 8005df0:	4013      	ands	r3, r2
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d17d      	bne.n	8005ef2 <HAL_RCC_ClockConfig+0x1e6>
      {
        return HAL_ERROR;
 8005df6:	2301      	movs	r3, #1
 8005df8:	e11d      	b.n	8006036 <HAL_RCC_ClockConfig+0x32a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	685b      	ldr	r3, [r3, #4]
 8005dfe:	2b02      	cmp	r3, #2
 8005e00:	d13d      	bne.n	8005e7e <HAL_RCC_ClockConfig+0x172>
 8005e02:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005e06:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e08:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005e0a:	fa93 f3a3 	rbit	r3, r3
 8005e0e:	64fb      	str	r3, [r7, #76]	; 0x4c
  return(result);
 8005e10:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e12:	fab3 f383 	clz	r3, r3
 8005e16:	b2db      	uxtb	r3, r3
 8005e18:	095b      	lsrs	r3, r3, #5
 8005e1a:	b2db      	uxtb	r3, r3
 8005e1c:	f043 0301 	orr.w	r3, r3, #1
 8005e20:	b2db      	uxtb	r3, r3
 8005e22:	2b01      	cmp	r3, #1
 8005e24:	d102      	bne.n	8005e2c <HAL_RCC_ClockConfig+0x120>
 8005e26:	4b65      	ldr	r3, [pc, #404]	; (8005fbc <HAL_RCC_ClockConfig+0x2b0>)
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	e00f      	b.n	8005e4c <HAL_RCC_ClockConfig+0x140>
 8005e2c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005e30:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e32:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005e34:	fa93 f3a3 	rbit	r3, r3
 8005e38:	647b      	str	r3, [r7, #68]	; 0x44
 8005e3a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005e3e:	643b      	str	r3, [r7, #64]	; 0x40
 8005e40:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005e42:	fa93 f3a3 	rbit	r3, r3
 8005e46:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005e48:	4b5c      	ldr	r3, [pc, #368]	; (8005fbc <HAL_RCC_ClockConfig+0x2b0>)
 8005e4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e4c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005e50:	63ba      	str	r2, [r7, #56]	; 0x38
 8005e52:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005e54:	fa92 f2a2 	rbit	r2, r2
 8005e58:	637a      	str	r2, [r7, #52]	; 0x34
  return(result);
 8005e5a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005e5c:	fab2 f282 	clz	r2, r2
 8005e60:	b252      	sxtb	r2, r2
 8005e62:	f042 0220 	orr.w	r2, r2, #32
 8005e66:	b252      	sxtb	r2, r2
 8005e68:	b2d2      	uxtb	r2, r2
 8005e6a:	f002 021f 	and.w	r2, r2, #31
 8005e6e:	2101      	movs	r1, #1
 8005e70:	fa01 f202 	lsl.w	r2, r1, r2
 8005e74:	4013      	ands	r3, r2
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d13b      	bne.n	8005ef2 <HAL_RCC_ClockConfig+0x1e6>
      {
        return HAL_ERROR;
 8005e7a:	2301      	movs	r3, #1
 8005e7c:	e0db      	b.n	8006036 <HAL_RCC_ClockConfig+0x32a>
 8005e7e:	2302      	movs	r3, #2
 8005e80:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e84:	fa93 f3a3 	rbit	r3, r3
 8005e88:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8005e8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e8c:	fab3 f383 	clz	r3, r3
 8005e90:	b2db      	uxtb	r3, r3
 8005e92:	095b      	lsrs	r3, r3, #5
 8005e94:	b2db      	uxtb	r3, r3
 8005e96:	f043 0301 	orr.w	r3, r3, #1
 8005e9a:	b2db      	uxtb	r3, r3
 8005e9c:	2b01      	cmp	r3, #1
 8005e9e:	d102      	bne.n	8005ea6 <HAL_RCC_ClockConfig+0x19a>
 8005ea0:	4b46      	ldr	r3, [pc, #280]	; (8005fbc <HAL_RCC_ClockConfig+0x2b0>)
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	e00d      	b.n	8005ec2 <HAL_RCC_ClockConfig+0x1b6>
 8005ea6:	2302      	movs	r3, #2
 8005ea8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005eaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005eac:	fa93 f3a3 	rbit	r3, r3
 8005eb0:	627b      	str	r3, [r7, #36]	; 0x24
 8005eb2:	2302      	movs	r3, #2
 8005eb4:	623b      	str	r3, [r7, #32]
 8005eb6:	6a3b      	ldr	r3, [r7, #32]
 8005eb8:	fa93 f3a3 	rbit	r3, r3
 8005ebc:	61fb      	str	r3, [r7, #28]
 8005ebe:	4b3f      	ldr	r3, [pc, #252]	; (8005fbc <HAL_RCC_ClockConfig+0x2b0>)
 8005ec0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ec2:	2202      	movs	r2, #2
 8005ec4:	61ba      	str	r2, [r7, #24]
 8005ec6:	69ba      	ldr	r2, [r7, #24]
 8005ec8:	fa92 f2a2 	rbit	r2, r2
 8005ecc:	617a      	str	r2, [r7, #20]
  return(result);
 8005ece:	697a      	ldr	r2, [r7, #20]
 8005ed0:	fab2 f282 	clz	r2, r2
 8005ed4:	b252      	sxtb	r2, r2
 8005ed6:	f042 0220 	orr.w	r2, r2, #32
 8005eda:	b252      	sxtb	r2, r2
 8005edc:	b2d2      	uxtb	r2, r2
 8005ede:	f002 021f 	and.w	r2, r2, #31
 8005ee2:	2101      	movs	r1, #1
 8005ee4:	fa01 f202 	lsl.w	r2, r1, r2
 8005ee8:	4013      	ands	r3, r2
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d101      	bne.n	8005ef2 <HAL_RCC_ClockConfig+0x1e6>
      {
        return HAL_ERROR;
 8005eee:	2301      	movs	r3, #1
 8005ef0:	e0a1      	b.n	8006036 <HAL_RCC_ClockConfig+0x32a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005ef2:	4932      	ldr	r1, [pc, #200]	; (8005fbc <HAL_RCC_ClockConfig+0x2b0>)
 8005ef4:	4b31      	ldr	r3, [pc, #196]	; (8005fbc <HAL_RCC_ClockConfig+0x2b0>)
 8005ef6:	685b      	ldr	r3, [r3, #4]
 8005ef8:	f023 0203 	bic.w	r2, r3, #3
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	685b      	ldr	r3, [r3, #4]
 8005f00:	4313      	orrs	r3, r2
 8005f02:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005f04:	f7fd faf6 	bl	80034f4 <HAL_GetTick>
 8005f08:	6778      	str	r0, [r7, #116]	; 0x74
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	685b      	ldr	r3, [r3, #4]
 8005f0e:	2b01      	cmp	r3, #1
 8005f10:	d112      	bne.n	8005f38 <HAL_RCC_ClockConfig+0x22c>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005f12:	e00a      	b.n	8005f2a <HAL_RCC_ClockConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f14:	f7fd faee 	bl	80034f4 <HAL_GetTick>
 8005f18:	4602      	mov	r2, r0
 8005f1a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005f1c:	1ad3      	subs	r3, r2, r3
 8005f1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d901      	bls.n	8005f2a <HAL_RCC_ClockConfig+0x21e>
        {
          return HAL_TIMEOUT;
 8005f26:	2303      	movs	r3, #3
 8005f28:	e085      	b.n	8006036 <HAL_RCC_ClockConfig+0x32a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005f2a:	4b24      	ldr	r3, [pc, #144]	; (8005fbc <HAL_RCC_ClockConfig+0x2b0>)
 8005f2c:	685b      	ldr	r3, [r3, #4]
 8005f2e:	f003 030c 	and.w	r3, r3, #12
 8005f32:	2b04      	cmp	r3, #4
 8005f34:	d1ee      	bne.n	8005f14 <HAL_RCC_ClockConfig+0x208>
 8005f36:	e027      	b.n	8005f88 <HAL_RCC_ClockConfig+0x27c>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	685b      	ldr	r3, [r3, #4]
 8005f3c:	2b02      	cmp	r3, #2
 8005f3e:	d11d      	bne.n	8005f7c <HAL_RCC_ClockConfig+0x270>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005f40:	e00a      	b.n	8005f58 <HAL_RCC_ClockConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f42:	f7fd fad7 	bl	80034f4 <HAL_GetTick>
 8005f46:	4602      	mov	r2, r0
 8005f48:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005f4a:	1ad3      	subs	r3, r2, r3
 8005f4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f50:	4293      	cmp	r3, r2
 8005f52:	d901      	bls.n	8005f58 <HAL_RCC_ClockConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005f54:	2303      	movs	r3, #3
 8005f56:	e06e      	b.n	8006036 <HAL_RCC_ClockConfig+0x32a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005f58:	4b18      	ldr	r3, [pc, #96]	; (8005fbc <HAL_RCC_ClockConfig+0x2b0>)
 8005f5a:	685b      	ldr	r3, [r3, #4]
 8005f5c:	f003 030c 	and.w	r3, r3, #12
 8005f60:	2b08      	cmp	r3, #8
 8005f62:	d1ee      	bne.n	8005f42 <HAL_RCC_ClockConfig+0x236>
 8005f64:	e010      	b.n	8005f88 <HAL_RCC_ClockConfig+0x27c>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f66:	f7fd fac5 	bl	80034f4 <HAL_GetTick>
 8005f6a:	4602      	mov	r2, r0
 8005f6c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005f6e:	1ad3      	subs	r3, r2, r3
 8005f70:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f74:	4293      	cmp	r3, r2
 8005f76:	d901      	bls.n	8005f7c <HAL_RCC_ClockConfig+0x270>
        {
          return HAL_TIMEOUT;
 8005f78:	2303      	movs	r3, #3
 8005f7a:	e05c      	b.n	8006036 <HAL_RCC_ClockConfig+0x32a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8005f7c:	4b0f      	ldr	r3, [pc, #60]	; (8005fbc <HAL_RCC_ClockConfig+0x2b0>)
 8005f7e:	685b      	ldr	r3, [r3, #4]
 8005f80:	f003 030c 	and.w	r3, r3, #12
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d1ee      	bne.n	8005f66 <HAL_RCC_ClockConfig+0x25a>
        }
      }
    }      
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8005f88:	4b0b      	ldr	r3, [pc, #44]	; (8005fb8 <HAL_RCC_ClockConfig+0x2ac>)
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f003 0207 	and.w	r2, r3, #7
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	429a      	cmp	r2, r3
 8005f94:	d914      	bls.n	8005fc0 <HAL_RCC_ClockConfig+0x2b4>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f96:	4908      	ldr	r1, [pc, #32]	; (8005fb8 <HAL_RCC_ClockConfig+0x2ac>)
 8005f98:	4b07      	ldr	r3, [pc, #28]	; (8005fb8 <HAL_RCC_ClockConfig+0x2ac>)
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f023 0207 	bic.w	r2, r3, #7
 8005fa0:	683b      	ldr	r3, [r7, #0]
 8005fa2:	4313      	orrs	r3, r2
 8005fa4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005fa6:	4b04      	ldr	r3, [pc, #16]	; (8005fb8 <HAL_RCC_ClockConfig+0x2ac>)
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	f003 0207 	and.w	r2, r3, #7
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	429a      	cmp	r2, r3
 8005fb2:	d005      	beq.n	8005fc0 <HAL_RCC_ClockConfig+0x2b4>
    {
      return HAL_ERROR;
 8005fb4:	2301      	movs	r3, #1
 8005fb6:	e03e      	b.n	8006036 <HAL_RCC_ClockConfig+0x32a>
 8005fb8:	40022000 	.word	0x40022000
 8005fbc:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f003 0304 	and.w	r3, r3, #4
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d008      	beq.n	8005fde <HAL_RCC_ClockConfig+0x2d2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005fcc:	491c      	ldr	r1, [pc, #112]	; (8006040 <HAL_RCC_ClockConfig+0x334>)
 8005fce:	4b1c      	ldr	r3, [pc, #112]	; (8006040 <HAL_RCC_ClockConfig+0x334>)
 8005fd0:	685b      	ldr	r3, [r3, #4]
 8005fd2:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	68db      	ldr	r3, [r3, #12]
 8005fda:	4313      	orrs	r3, r2
 8005fdc:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f003 0308 	and.w	r3, r3, #8
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d009      	beq.n	8005ffe <HAL_RCC_ClockConfig+0x2f2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005fea:	4915      	ldr	r1, [pc, #84]	; (8006040 <HAL_RCC_ClockConfig+0x334>)
 8005fec:	4b14      	ldr	r3, [pc, #80]	; (8006040 <HAL_RCC_ClockConfig+0x334>)
 8005fee:	685b      	ldr	r3, [r3, #4]
 8005ff0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	691b      	ldr	r3, [r3, #16]
 8005ff8:	00db      	lsls	r3, r3, #3
 8005ffa:	4313      	orrs	r3, r2
 8005ffc:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005ffe:	f000 f825 	bl	800604c <HAL_RCC_GetSysClockFreq>
 8006002:	4601      	mov	r1, r0
 8006004:	4b0e      	ldr	r3, [pc, #56]	; (8006040 <HAL_RCC_ClockConfig+0x334>)
 8006006:	685b      	ldr	r3, [r3, #4]
 8006008:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800600c:	23f0      	movs	r3, #240	; 0xf0
 800600e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006010:	693b      	ldr	r3, [r7, #16]
 8006012:	fa93 f3a3 	rbit	r3, r3
 8006016:	60fb      	str	r3, [r7, #12]
  return(result);
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	fab3 f383 	clz	r3, r3
 800601e:	fa22 f303 	lsr.w	r3, r2, r3
 8006022:	4a08      	ldr	r2, [pc, #32]	; (8006044 <HAL_RCC_ClockConfig+0x338>)
 8006024:	5cd3      	ldrb	r3, [r2, r3]
 8006026:	fa21 f303 	lsr.w	r3, r1, r3
 800602a:	4a07      	ldr	r2, [pc, #28]	; (8006048 <HAL_RCC_ClockConfig+0x33c>)
 800602c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800602e:	2000      	movs	r0, #0
 8006030:	f7fd fa1c 	bl	800346c <HAL_InitTick>
  
  return HAL_OK;
 8006034:	2300      	movs	r3, #0
}
 8006036:	4618      	mov	r0, r3
 8006038:	3778      	adds	r7, #120	; 0x78
 800603a:	46bd      	mov	sp, r7
 800603c:	bd80      	pop	{r7, pc}
 800603e:	bf00      	nop
 8006040:	40021000 	.word	0x40021000
 8006044:	0800b790 	.word	0x0800b790
 8006048:	2000004c 	.word	0x2000004c

0800604c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800604c:	b480      	push	{r7}
 800604e:	b08b      	sub	sp, #44	; 0x2c
 8006050:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006052:	2300      	movs	r3, #0
 8006054:	61fb      	str	r3, [r7, #28]
 8006056:	2300      	movs	r3, #0
 8006058:	61bb      	str	r3, [r7, #24]
 800605a:	2300      	movs	r3, #0
 800605c:	627b      	str	r3, [r7, #36]	; 0x24
 800605e:	2300      	movs	r3, #0
 8006060:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8006062:	2300      	movs	r3, #0
 8006064:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8006066:	4b29      	ldr	r3, [pc, #164]	; (800610c <HAL_RCC_GetSysClockFreq+0xc0>)
 8006068:	685b      	ldr	r3, [r3, #4]
 800606a:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800606c:	69fb      	ldr	r3, [r7, #28]
 800606e:	f003 030c 	and.w	r3, r3, #12
 8006072:	2b04      	cmp	r3, #4
 8006074:	d002      	beq.n	800607c <HAL_RCC_GetSysClockFreq+0x30>
 8006076:	2b08      	cmp	r3, #8
 8006078:	d003      	beq.n	8006082 <HAL_RCC_GetSysClockFreq+0x36>
 800607a:	e03c      	b.n	80060f6 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800607c:	4b24      	ldr	r3, [pc, #144]	; (8006110 <HAL_RCC_GetSysClockFreq+0xc4>)
 800607e:	623b      	str	r3, [r7, #32]
      break;
 8006080:	e03c      	b.n	80060fc <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8006082:	69fb      	ldr	r3, [r7, #28]
 8006084:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8006088:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 800608c:	60bb      	str	r3, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800608e:	68bb      	ldr	r3, [r7, #8]
 8006090:	fa93 f3a3 	rbit	r3, r3
 8006094:	607b      	str	r3, [r7, #4]
  return(result);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	fab3 f383 	clz	r3, r3
 800609c:	fa22 f303 	lsr.w	r3, r2, r3
 80060a0:	4a1c      	ldr	r2, [pc, #112]	; (8006114 <HAL_RCC_GetSysClockFreq+0xc8>)
 80060a2:	5cd3      	ldrb	r3, [r2, r3]
 80060a4:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80060a6:	4b19      	ldr	r3, [pc, #100]	; (800610c <HAL_RCC_GetSysClockFreq+0xc0>)
 80060a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060aa:	f003 020f 	and.w	r2, r3, #15
 80060ae:	230f      	movs	r3, #15
 80060b0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060b2:	693b      	ldr	r3, [r7, #16]
 80060b4:	fa93 f3a3 	rbit	r3, r3
 80060b8:	60fb      	str	r3, [r7, #12]
  return(result);
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	fab3 f383 	clz	r3, r3
 80060c0:	fa22 f303 	lsr.w	r3, r2, r3
 80060c4:	4a14      	ldr	r2, [pc, #80]	; (8006118 <HAL_RCC_GetSysClockFreq+0xcc>)
 80060c6:	5cd3      	ldrb	r3, [r2, r3]
 80060c8:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80060ca:	69fb      	ldr	r3, [r7, #28]
 80060cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d008      	beq.n	80060e6 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 80060d4:	4a0e      	ldr	r2, [pc, #56]	; (8006110 <HAL_RCC_GetSysClockFreq+0xc4>)
 80060d6:	69bb      	ldr	r3, [r7, #24]
 80060d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80060dc:	697a      	ldr	r2, [r7, #20]
 80060de:	fb02 f303 	mul.w	r3, r2, r3
 80060e2:	627b      	str	r3, [r7, #36]	; 0x24
 80060e4:	e004      	b.n	80060f0 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 80060e6:	697b      	ldr	r3, [r7, #20]
 80060e8:	4a0c      	ldr	r2, [pc, #48]	; (800611c <HAL_RCC_GetSysClockFreq+0xd0>)
 80060ea:	fb02 f303 	mul.w	r3, r2, r3
 80060ee:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80060f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060f2:	623b      	str	r3, [r7, #32]
      break;
 80060f4:	e002      	b.n	80060fc <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80060f6:	4b06      	ldr	r3, [pc, #24]	; (8006110 <HAL_RCC_GetSysClockFreq+0xc4>)
 80060f8:	623b      	str	r3, [r7, #32]
      break;
 80060fa:	bf00      	nop
    }
  }
  return sysclockfreq;
 80060fc:	6a3b      	ldr	r3, [r7, #32]
}
 80060fe:	4618      	mov	r0, r3
 8006100:	372c      	adds	r7, #44	; 0x2c
 8006102:	46bd      	mov	sp, r7
 8006104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006108:	4770      	bx	lr
 800610a:	bf00      	nop
 800610c:	40021000 	.word	0x40021000
 8006110:	007a1200 	.word	0x007a1200
 8006114:	0800b760 	.word	0x0800b760
 8006118:	0800b770 	.word	0x0800b770
 800611c:	003d0900 	.word	0x003d0900

08006120 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006120:	b480      	push	{r7}
 8006122:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006124:	4b03      	ldr	r3, [pc, #12]	; (8006134 <HAL_RCC_GetHCLKFreq+0x14>)
 8006126:	681b      	ldr	r3, [r3, #0]
}
 8006128:	4618      	mov	r0, r3
 800612a:	46bd      	mov	sp, r7
 800612c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006130:	4770      	bx	lr
 8006132:	bf00      	nop
 8006134:	2000004c 	.word	0x2000004c

08006138 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006138:	b580      	push	{r7, lr}
 800613a:	b082      	sub	sp, #8
 800613c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800613e:	f7ff ffef 	bl	8006120 <HAL_RCC_GetHCLKFreq>
 8006142:	4601      	mov	r1, r0
 8006144:	4b0b      	ldr	r3, [pc, #44]	; (8006174 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8006146:	685b      	ldr	r3, [r3, #4]
 8006148:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800614c:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8006150:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	fa93 f3a3 	rbit	r3, r3
 8006158:	603b      	str	r3, [r7, #0]
  return(result);
 800615a:	683b      	ldr	r3, [r7, #0]
 800615c:	fab3 f383 	clz	r3, r3
 8006160:	fa22 f303 	lsr.w	r3, r2, r3
 8006164:	4a04      	ldr	r2, [pc, #16]	; (8006178 <HAL_RCC_GetPCLK1Freq+0x40>)
 8006166:	5cd3      	ldrb	r3, [r2, r3]
 8006168:	fa21 f303 	lsr.w	r3, r1, r3
}    
 800616c:	4618      	mov	r0, r3
 800616e:	3708      	adds	r7, #8
 8006170:	46bd      	mov	sp, r7
 8006172:	bd80      	pop	{r7, pc}
 8006174:	40021000 	.word	0x40021000
 8006178:	0800b7a0 	.word	0x0800b7a0

0800617c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800617c:	b580      	push	{r7, lr}
 800617e:	b082      	sub	sp, #8
 8006180:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8006182:	f7ff ffcd 	bl	8006120 <HAL_RCC_GetHCLKFreq>
 8006186:	4601      	mov	r1, r0
 8006188:	4b0b      	ldr	r3, [pc, #44]	; (80061b8 <HAL_RCC_GetPCLK2Freq+0x3c>)
 800618a:	685b      	ldr	r3, [r3, #4]
 800618c:	f403 5260 	and.w	r2, r3, #14336	; 0x3800
 8006190:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8006194:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	fa93 f3a3 	rbit	r3, r3
 800619c:	603b      	str	r3, [r7, #0]
  return(result);
 800619e:	683b      	ldr	r3, [r7, #0]
 80061a0:	fab3 f383 	clz	r3, r3
 80061a4:	fa22 f303 	lsr.w	r3, r2, r3
 80061a8:	4a04      	ldr	r2, [pc, #16]	; (80061bc <HAL_RCC_GetPCLK2Freq+0x40>)
 80061aa:	5cd3      	ldrb	r3, [r2, r3]
 80061ac:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80061b0:	4618      	mov	r0, r3
 80061b2:	3708      	adds	r7, #8
 80061b4:	46bd      	mov	sp, r7
 80061b6:	bd80      	pop	{r7, pc}
 80061b8:	40021000 	.word	0x40021000
 80061bc:	0800b7a0 	.word	0x0800b7a0

080061c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80061c0:	b580      	push	{r7, lr}
 80061c2:	b092      	sub	sp, #72	; 0x48
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80061c8:	2300      	movs	r3, #0
 80061ca:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80061cc:	2300      	movs	r3, #0
 80061ce:	63fb      	str	r3, [r7, #60]	; 0x3c
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80061d8:	2b00      	cmp	r3, #0
 80061da:	f000 80d6 	beq.w	800638a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 80061de:	2300      	movs	r3, #0
 80061e0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80061e4:	4b4d      	ldr	r3, [pc, #308]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80061e6:	69db      	ldr	r3, [r3, #28]
 80061e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d10e      	bne.n	800620e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80061f0:	4a4a      	ldr	r2, [pc, #296]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80061f2:	4b4a      	ldr	r3, [pc, #296]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80061f4:	69db      	ldr	r3, [r3, #28]
 80061f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80061fa:	61d3      	str	r3, [r2, #28]
 80061fc:	4b47      	ldr	r3, [pc, #284]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80061fe:	69db      	ldr	r3, [r3, #28]
 8006200:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006204:	60bb      	str	r3, [r7, #8]
 8006206:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006208:	2301      	movs	r3, #1
 800620a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800620e:	4b44      	ldr	r3, [pc, #272]	; (8006320 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006216:	2b00      	cmp	r3, #0
 8006218:	d118      	bne.n	800624c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800621a:	4a41      	ldr	r2, [pc, #260]	; (8006320 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800621c:	4b40      	ldr	r3, [pc, #256]	; (8006320 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006224:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006226:	f7fd f965 	bl	80034f4 <HAL_GetTick>
 800622a:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800622c:	e008      	b.n	8006240 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800622e:	f7fd f961 	bl	80034f4 <HAL_GetTick>
 8006232:	4602      	mov	r2, r0
 8006234:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006236:	1ad3      	subs	r3, r2, r3
 8006238:	2b64      	cmp	r3, #100	; 0x64
 800623a:	d901      	bls.n	8006240 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 800623c:	2303      	movs	r3, #3
 800623e:	e168      	b.n	8006512 <HAL_RCCEx_PeriphCLKConfig+0x352>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006240:	4b37      	ldr	r3, [pc, #220]	; (8006320 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006248:	2b00      	cmp	r3, #0
 800624a:	d0f0      	beq.n	800622e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800624c:	4b33      	ldr	r3, [pc, #204]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800624e:	6a1b      	ldr	r3, [r3, #32]
 8006250:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006254:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006256:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006258:	2b00      	cmp	r3, #0
 800625a:	f000 8083 	beq.w	8006364 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	685b      	ldr	r3, [r3, #4]
 8006262:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8006266:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006268:	429a      	cmp	r2, r3
 800626a:	d07b      	beq.n	8006364 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800626c:	4b2b      	ldr	r3, [pc, #172]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800626e:	6a1b      	ldr	r3, [r3, #32]
 8006270:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006274:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006276:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800627a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800627c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800627e:	fa93 f3a3 	rbit	r3, r3
 8006282:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8006284:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006286:	fab3 f383 	clz	r3, r3
 800628a:	461a      	mov	r2, r3
 800628c:	4b25      	ldr	r3, [pc, #148]	; (8006324 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800628e:	4413      	add	r3, r2
 8006290:	009b      	lsls	r3, r3, #2
 8006292:	461a      	mov	r2, r3
 8006294:	2301      	movs	r3, #1
 8006296:	6013      	str	r3, [r2, #0]
 8006298:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800629c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800629e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062a0:	fa93 f3a3 	rbit	r3, r3
 80062a4:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 80062a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80062a8:	fab3 f383 	clz	r3, r3
 80062ac:	461a      	mov	r2, r3
 80062ae:	4b1d      	ldr	r3, [pc, #116]	; (8006324 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80062b0:	4413      	add	r3, r2
 80062b2:	009b      	lsls	r3, r3, #2
 80062b4:	461a      	mov	r2, r3
 80062b6:	2300      	movs	r3, #0
 80062b8:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80062ba:	4a18      	ldr	r2, [pc, #96]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80062bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062be:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80062c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062c2:	f003 0301 	and.w	r3, r3, #1
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d04c      	beq.n	8006364 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062ca:	f7fd f913 	bl	80034f4 <HAL_GetTick>
 80062ce:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80062d0:	e00a      	b.n	80062e8 <HAL_RCCEx_PeriphCLKConfig+0x128>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062d2:	f7fd f90f 	bl	80034f4 <HAL_GetTick>
 80062d6:	4602      	mov	r2, r0
 80062d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80062da:	1ad3      	subs	r3, r2, r3
 80062dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80062e0:	4293      	cmp	r3, r2
 80062e2:	d901      	bls.n	80062e8 <HAL_RCCEx_PeriphCLKConfig+0x128>
          {
            return HAL_TIMEOUT;
 80062e4:	2303      	movs	r3, #3
 80062e6:	e114      	b.n	8006512 <HAL_RCCEx_PeriphCLKConfig+0x352>
 80062e8:	2302      	movs	r3, #2
 80062ea:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062ee:	fa93 f3a3 	rbit	r3, r3
 80062f2:	627b      	str	r3, [r7, #36]	; 0x24
 80062f4:	2302      	movs	r3, #2
 80062f6:	623b      	str	r3, [r7, #32]
 80062f8:	6a3b      	ldr	r3, [r7, #32]
 80062fa:	fa93 f3a3 	rbit	r3, r3
 80062fe:	61fb      	str	r3, [r7, #28]
  return(result);
 8006300:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006302:	fab3 f383 	clz	r3, r3
 8006306:	b2db      	uxtb	r3, r3
 8006308:	095b      	lsrs	r3, r3, #5
 800630a:	b2db      	uxtb	r3, r3
 800630c:	f043 0302 	orr.w	r3, r3, #2
 8006310:	b2db      	uxtb	r3, r3
 8006312:	2b02      	cmp	r3, #2
 8006314:	d108      	bne.n	8006328 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8006316:	4b01      	ldr	r3, [pc, #4]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8006318:	6a1b      	ldr	r3, [r3, #32]
 800631a:	e00d      	b.n	8006338 <HAL_RCCEx_PeriphCLKConfig+0x178>
 800631c:	40021000 	.word	0x40021000
 8006320:	40007000 	.word	0x40007000
 8006324:	10908100 	.word	0x10908100
 8006328:	2302      	movs	r3, #2
 800632a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800632c:	69bb      	ldr	r3, [r7, #24]
 800632e:	fa93 f3a3 	rbit	r3, r3
 8006332:	617b      	str	r3, [r7, #20]
 8006334:	4b79      	ldr	r3, [pc, #484]	; (800651c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006336:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006338:	2202      	movs	r2, #2
 800633a:	613a      	str	r2, [r7, #16]
 800633c:	693a      	ldr	r2, [r7, #16]
 800633e:	fa92 f2a2 	rbit	r2, r2
 8006342:	60fa      	str	r2, [r7, #12]
  return(result);
 8006344:	68fa      	ldr	r2, [r7, #12]
 8006346:	fab2 f282 	clz	r2, r2
 800634a:	b252      	sxtb	r2, r2
 800634c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006350:	b252      	sxtb	r2, r2
 8006352:	b2d2      	uxtb	r2, r2
 8006354:	f002 021f 	and.w	r2, r2, #31
 8006358:	2101      	movs	r1, #1
 800635a:	fa01 f202 	lsl.w	r2, r1, r2
 800635e:	4013      	ands	r3, r2
 8006360:	2b00      	cmp	r3, #0
 8006362:	d0b6      	beq.n	80062d2 <HAL_RCCEx_PeriphCLKConfig+0x112>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8006364:	496d      	ldr	r1, [pc, #436]	; (800651c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006366:	4b6d      	ldr	r3, [pc, #436]	; (800651c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006368:	6a1b      	ldr	r3, [r3, #32]
 800636a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	685b      	ldr	r3, [r3, #4]
 8006372:	4313      	orrs	r3, r2
 8006374:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006376:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800637a:	2b01      	cmp	r3, #1
 800637c:	d105      	bne.n	800638a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800637e:	4a67      	ldr	r2, [pc, #412]	; (800651c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006380:	4b66      	ldr	r3, [pc, #408]	; (800651c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006382:	69db      	ldr	r3, [r3, #28]
 8006384:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006388:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f003 0301 	and.w	r3, r3, #1
 8006392:	2b00      	cmp	r3, #0
 8006394:	d008      	beq.n	80063a8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006396:	4961      	ldr	r1, [pc, #388]	; (800651c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006398:	4b60      	ldr	r3, [pc, #384]	; (800651c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800639a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800639c:	f023 0203 	bic.w	r2, r3, #3
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	689b      	ldr	r3, [r3, #8]
 80063a4:	4313      	orrs	r3, r2
 80063a6:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f003 0302 	and.w	r3, r3, #2
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d008      	beq.n	80063c6 <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80063b4:	4959      	ldr	r1, [pc, #356]	; (800651c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80063b6:	4b59      	ldr	r3, [pc, #356]	; (800651c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80063b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063ba:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	68db      	ldr	r3, [r3, #12]
 80063c2:	4313      	orrs	r3, r2
 80063c4:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f003 0304 	and.w	r3, r3, #4
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d008      	beq.n	80063e4 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80063d2:	4952      	ldr	r1, [pc, #328]	; (800651c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80063d4:	4b51      	ldr	r3, [pc, #324]	; (800651c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80063d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063d8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	691b      	ldr	r3, [r3, #16]
 80063e0:	4313      	orrs	r3, r2
 80063e2:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	f003 0320 	and.w	r3, r3, #32
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d008      	beq.n	8006402 <HAL_RCCEx_PeriphCLKConfig+0x242>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80063f0:	494a      	ldr	r1, [pc, #296]	; (800651c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80063f2:	4b4a      	ldr	r3, [pc, #296]	; (800651c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80063f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063f6:	f023 0210 	bic.w	r2, r3, #16
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	69db      	ldr	r3, [r3, #28]
 80063fe:	4313      	orrs	r3, r2
 8006400:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800640a:	2b00      	cmp	r3, #0
 800640c:	d008      	beq.n	8006420 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 800640e:	4943      	ldr	r1, [pc, #268]	; (800651c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006410:	4b42      	ldr	r3, [pc, #264]	; (800651c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006412:	685b      	ldr	r3, [r3, #4]
 8006414:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800641c:	4313      	orrs	r3, r2
 800641e:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006428:	2b00      	cmp	r3, #0
 800642a:	d008      	beq.n	800643e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800642c:	493b      	ldr	r1, [pc, #236]	; (800651c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800642e:	4b3b      	ldr	r3, [pc, #236]	; (800651c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006432:	f023 0220 	bic.w	r2, r3, #32
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	6a1b      	ldr	r3, [r3, #32]
 800643a:	4313      	orrs	r3, r2
 800643c:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f003 0308 	and.w	r3, r3, #8
 8006446:	2b00      	cmp	r3, #0
 8006448:	d008      	beq.n	800645c <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800644a:	4934      	ldr	r1, [pc, #208]	; (800651c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800644c:	4b33      	ldr	r3, [pc, #204]	; (800651c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800644e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006450:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	695b      	ldr	r3, [r3, #20]
 8006458:	4313      	orrs	r3, r2
 800645a:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f003 0310 	and.w	r3, r3, #16
 8006464:	2b00      	cmp	r3, #0
 8006466:	d008      	beq.n	800647a <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006468:	492c      	ldr	r1, [pc, #176]	; (800651c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800646a:	4b2c      	ldr	r3, [pc, #176]	; (800651c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800646c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800646e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	699b      	ldr	r3, [r3, #24]
 8006476:	4313      	orrs	r3, r2
 8006478:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006482:	2b00      	cmp	r3, #0
 8006484:	d008      	beq.n	8006498 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006486:	4925      	ldr	r1, [pc, #148]	; (800651c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006488:	4b24      	ldr	r3, [pc, #144]	; (800651c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800648a:	685b      	ldr	r3, [r3, #4]
 800648c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006494:	4313      	orrs	r3, r2
 8006496:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d008      	beq.n	80064b6 <HAL_RCCEx_PeriphCLKConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80064a4:	491d      	ldr	r1, [pc, #116]	; (800651c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80064a6:	4b1d      	ldr	r3, [pc, #116]	; (800651c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80064a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064aa:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064b2:	4313      	orrs	r3, r2
 80064b4:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d008      	beq.n	80064d4 <HAL_RCCEx_PeriphCLKConfig+0x314>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80064c2:	4916      	ldr	r1, [pc, #88]	; (800651c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80064c4:	4b15      	ldr	r3, [pc, #84]	; (800651c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80064c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064c8:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064d0:	4313      	orrs	r3, r2
 80064d2:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d008      	beq.n	80064f2 <HAL_RCCEx_PeriphCLKConfig+0x332>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80064e0:	490e      	ldr	r1, [pc, #56]	; (800651c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80064e2:	4b0e      	ldr	r3, [pc, #56]	; (800651c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80064e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064e6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064ee:	4313      	orrs	r3, r2
 80064f0:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d008      	beq.n	8006510 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80064fe:	4907      	ldr	r1, [pc, #28]	; (800651c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006500:	4b06      	ldr	r3, [pc, #24]	; (800651c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006502:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006504:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800650c:	4313      	orrs	r3, r2
 800650e:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8006510:	2300      	movs	r3, #0
}
 8006512:	4618      	mov	r0, r3
 8006514:	3748      	adds	r7, #72	; 0x48
 8006516:	46bd      	mov	sp, r7
 8006518:	bd80      	pop	{r7, pc}
 800651a:	bf00      	nop
 800651c:	40021000 	.word	0x40021000

08006520 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006520:	b580      	push	{r7, lr}
 8006522:	b084      	sub	sp, #16
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2b00      	cmp	r3, #0
 800652c:	d101      	bne.n	8006532 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800652e:	2301      	movs	r3, #1
 8006530:	e082      	b.n	8006638 <HAL_SPI_Init+0x118>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	2200      	movs	r2, #0
 8006536:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800653e:	b2db      	uxtb	r3, r3
 8006540:	2b00      	cmp	r3, #0
 8006542:	d106      	bne.n	8006552 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	2200      	movs	r2, #0
 8006548:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800654c:	6878      	ldr	r0, [r7, #4]
 800654e:	f003 fef9 	bl	800a344 <HAL_SPI_MspInit>
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	2202      	movs	r2, #2
 8006556:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	687a      	ldr	r2, [r7, #4]
 8006560:	6812      	ldr	r2, [r2, #0]
 8006562:	6812      	ldr	r2, [r2, #0]
 8006564:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006568:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	68db      	ldr	r3, [r3, #12]
 800656e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006572:	d902      	bls.n	800657a <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006574:	2300      	movs	r3, #0
 8006576:	60fb      	str	r3, [r7, #12]
 8006578:	e002      	b.n	8006580 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800657a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800657e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	68db      	ldr	r3, [r3, #12]
 8006584:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8006588:	d007      	beq.n	800659a <HAL_SPI_Init+0x7a>
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	68db      	ldr	r3, [r3, #12]
 800658e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006592:	d002      	beq.n	800659a <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2200      	movs	r2, #0
 8006598:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d10b      	bne.n	80065ba <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	68db      	ldr	r3, [r3, #12]
 80065a6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80065aa:	d903      	bls.n	80065b4 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2202      	movs	r2, #2
 80065b0:	631a      	str	r2, [r3, #48]	; 0x30
 80065b2:	e002      	b.n	80065ba <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2201      	movs	r2, #1
 80065b8:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	687a      	ldr	r2, [r7, #4]
 80065c0:	6851      	ldr	r1, [r2, #4]
 80065c2:	687a      	ldr	r2, [r7, #4]
 80065c4:	6892      	ldr	r2, [r2, #8]
 80065c6:	4311      	orrs	r1, r2
 80065c8:	687a      	ldr	r2, [r7, #4]
 80065ca:	6912      	ldr	r2, [r2, #16]
 80065cc:	4311      	orrs	r1, r2
 80065ce:	687a      	ldr	r2, [r7, #4]
 80065d0:	6952      	ldr	r2, [r2, #20]
 80065d2:	4311      	orrs	r1, r2
 80065d4:	687a      	ldr	r2, [r7, #4]
 80065d6:	6992      	ldr	r2, [r2, #24]
 80065d8:	f402 7200 	and.w	r2, r2, #512	; 0x200
 80065dc:	4311      	orrs	r1, r2
 80065de:	687a      	ldr	r2, [r7, #4]
 80065e0:	69d2      	ldr	r2, [r2, #28]
 80065e2:	4311      	orrs	r1, r2
 80065e4:	687a      	ldr	r2, [r7, #4]
 80065e6:	6a12      	ldr	r2, [r2, #32]
 80065e8:	4311      	orrs	r1, r2
 80065ea:	687a      	ldr	r2, [r7, #4]
 80065ec:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80065ee:	430a      	orrs	r2, r1
 80065f0:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo Threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	687a      	ldr	r2, [r7, #4]
 80065f8:	6992      	ldr	r2, [r2, #24]
 80065fa:	0c12      	lsrs	r2, r2, #16
 80065fc:	f002 0104 	and.w	r1, r2, #4
 8006600:	687a      	ldr	r2, [r7, #4]
 8006602:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006604:	4311      	orrs	r1, r2
 8006606:	687a      	ldr	r2, [r7, #4]
 8006608:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800660a:	4311      	orrs	r1, r2
 800660c:	687a      	ldr	r2, [r7, #4]
 800660e:	68d2      	ldr	r2, [r2, #12]
 8006610:	4311      	orrs	r1, r2
 8006612:	68fa      	ldr	r2, [r7, #12]
 8006614:	430a      	orrs	r2, r1
 8006616:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	687a      	ldr	r2, [r7, #4]
 800661e:	6812      	ldr	r2, [r2, #0]
 8006620:	69d2      	ldr	r2, [r2, #28]
 8006622:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006626:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	2200      	movs	r2, #0
 800662c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	2201      	movs	r2, #1
 8006632:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8006636:	2300      	movs	r3, #0
}
 8006638:	4618      	mov	r0, r3
 800663a:	3710      	adds	r7, #16
 800663c:	46bd      	mov	sp, r7
 800663e:	bd80      	pop	{r7, pc}

08006640 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8006640:	b580      	push	{r7, lr}
 8006642:	b082      	sub	sp, #8
 8006644:	af00      	add	r7, sp, #0
 8006646:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2b00      	cmp	r3, #0
 800664c:	d101      	bne.n	8006652 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 800664e:	2301      	movs	r3, #1
 8006650:	e01a      	b.n	8006688 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	2202      	movs	r2, #2
 8006656:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	687a      	ldr	r2, [r7, #4]
 8006660:	6812      	ldr	r2, [r2, #0]
 8006662:	6812      	ldr	r2, [r2, #0]
 8006664:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006668:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 800666a:	6878      	ldr	r0, [r7, #4]
 800666c:	f003 fe98 	bl	800a3a0 <HAL_SPI_MspDeInit>

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2200      	movs	r2, #0
 8006674:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_RESET;
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	2200      	movs	r2, #0
 800667a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	2200      	movs	r2, #0
 8006682:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  return HAL_OK;
 8006686:	2300      	movs	r3, #0
}
 8006688:	4618      	mov	r0, r3
 800668a:	3708      	adds	r7, #8
 800668c:	46bd      	mov	sp, r7
 800668e:	bd80      	pop	{r7, pc}

08006690 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006690:	b580      	push	{r7, lr}
 8006692:	b088      	sub	sp, #32
 8006694:	af00      	add	r7, sp, #0
 8006696:	60f8      	str	r0, [r7, #12]
 8006698:	60b9      	str	r1, [r7, #8]
 800669a:	603b      	str	r3, [r7, #0]
 800669c:	4613      	mov	r3, r2
 800669e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 80066a0:	2300      	movs	r3, #0
 80066a2:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80066a4:	2300      	movs	r3, #0
 80066a6:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80066ae:	2b01      	cmp	r3, #1
 80066b0:	d101      	bne.n	80066b6 <HAL_SPI_Transmit+0x26>
 80066b2:	2302      	movs	r3, #2
 80066b4:	e13e      	b.n	8006934 <HAL_SPI_Transmit+0x2a4>
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	2201      	movs	r2, #1
 80066ba:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80066be:	f7fc ff19 	bl	80034f4 <HAL_GetTick>
 80066c2:	61b8      	str	r0, [r7, #24]

  if (hspi->State != HAL_SPI_STATE_READY)
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80066ca:	b2db      	uxtb	r3, r3
 80066cc:	2b01      	cmp	r3, #1
 80066ce:	d002      	beq.n	80066d6 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80066d0:	2302      	movs	r3, #2
 80066d2:	77fb      	strb	r3, [r7, #31]
    goto error;
 80066d4:	e125      	b.n	8006922 <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 80066d6:	68bb      	ldr	r3, [r7, #8]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d002      	beq.n	80066e2 <HAL_SPI_Transmit+0x52>
 80066dc:	88fb      	ldrh	r3, [r7, #6]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d102      	bne.n	80066e8 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80066e2:	2301      	movs	r3, #1
 80066e4:	77fb      	strb	r3, [r7, #31]
    goto error;
 80066e6:	e11c      	b.n	8006922 <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	2203      	movs	r2, #3
 80066ec:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	2200      	movs	r2, #0
 80066f4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	68ba      	ldr	r2, [r7, #8]
 80066fa:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	88fa      	ldrh	r2, [r7, #6]
 8006700:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	88fa      	ldrh	r2, [r7, #6]
 8006706:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	2200      	movs	r2, #0
 800670c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	2200      	movs	r2, #0
 8006712:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	2200      	movs	r2, #0
 800671a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	2200      	movs	r2, #0
 8006722:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	2200      	movs	r2, #0
 8006728:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	689b      	ldr	r3, [r3, #8]
 800672e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006732:	d107      	bne.n	8006744 <HAL_SPI_Transmit+0xb4>
  {
    SPI_1LINE_TX(hspi);
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	68fa      	ldr	r2, [r7, #12]
 800673a:	6812      	ldr	r2, [r2, #0]
 800673c:	6812      	ldr	r2, [r2, #0]
 800673e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006742:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800674e:	2b40      	cmp	r3, #64	; 0x40
 8006750:	d007      	beq.n	8006762 <HAL_SPI_Transmit+0xd2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	68fa      	ldr	r2, [r7, #12]
 8006758:	6812      	ldr	r2, [r2, #0]
 800675a:	6812      	ldr	r2, [r2, #0]
 800675c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006760:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	68db      	ldr	r3, [r3, #12]
 8006766:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800676a:	d947      	bls.n	80067fc <HAL_SPI_Transmit+0x16c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	685b      	ldr	r3, [r3, #4]
 8006770:	2b00      	cmp	r3, #0
 8006772:	d004      	beq.n	800677e <HAL_SPI_Transmit+0xee>
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006778:	b29b      	uxth	r3, r3
 800677a:	2b01      	cmp	r3, #1
 800677c:	d138      	bne.n	80067f0 <HAL_SPI_Transmit+0x160>
    {
      hspi->Instance->DR = *((uint16_t *)pData);
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	68ba      	ldr	r2, [r7, #8]
 8006784:	8812      	ldrh	r2, [r2, #0]
 8006786:	60da      	str	r2, [r3, #12]
      pData += sizeof(uint16_t);
 8006788:	68bb      	ldr	r3, [r7, #8]
 800678a:	3302      	adds	r3, #2
 800678c:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006792:	b29b      	uxth	r3, r3
 8006794:	3b01      	subs	r3, #1
 8006796:	b29a      	uxth	r2, r3
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800679c:	e028      	b.n	80067f0 <HAL_SPI_Transmit+0x160>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	689b      	ldr	r3, [r3, #8]
 80067a4:	f003 0302 	and.w	r3, r3, #2
 80067a8:	2b02      	cmp	r3, #2
 80067aa:	d10f      	bne.n	80067cc <HAL_SPI_Transmit+0x13c>
      {
        hspi->Instance->DR = *((uint16_t *)pData);
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	68ba      	ldr	r2, [r7, #8]
 80067b2:	8812      	ldrh	r2, [r2, #0]
 80067b4:	60da      	str	r2, [r3, #12]
        pData += sizeof(uint16_t);
 80067b6:	68bb      	ldr	r3, [r7, #8]
 80067b8:	3302      	adds	r3, #2
 80067ba:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80067c0:	b29b      	uxth	r3, r3
 80067c2:	3b01      	subs	r3, #1
 80067c4:	b29a      	uxth	r2, r3
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80067ca:	e011      	b.n	80067f0 <HAL_SPI_Transmit+0x160>
      }
      else
      {
        /* Timeout management */
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 80067cc:	683b      	ldr	r3, [r7, #0]
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d00b      	beq.n	80067ea <HAL_SPI_Transmit+0x15a>
 80067d2:	683b      	ldr	r3, [r7, #0]
 80067d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067d8:	d00a      	beq.n	80067f0 <HAL_SPI_Transmit+0x160>
 80067da:	f7fc fe8b 	bl	80034f4 <HAL_GetTick>
 80067de:	4602      	mov	r2, r0
 80067e0:	69bb      	ldr	r3, [r7, #24]
 80067e2:	1ad2      	subs	r2, r2, r3
 80067e4:	683b      	ldr	r3, [r7, #0]
 80067e6:	429a      	cmp	r2, r3
 80067e8:	d302      	bcc.n	80067f0 <HAL_SPI_Transmit+0x160>
        {
          errorcode = HAL_TIMEOUT;
 80067ea:	2303      	movs	r3, #3
 80067ec:	77fb      	strb	r3, [r7, #31]
          goto error;
 80067ee:	e098      	b.n	8006922 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80067f4:	b29b      	uxth	r3, r3
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d1d1      	bne.n	800679e <HAL_SPI_Transmit+0x10e>
 80067fa:	e072      	b.n	80068e2 <HAL_SPI_Transmit+0x252>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	685b      	ldr	r3, [r3, #4]
 8006800:	2b00      	cmp	r3, #0
 8006802:	d004      	beq.n	800680e <HAL_SPI_Transmit+0x17e>
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006808:	b29b      	uxth	r3, r3
 800680a:	2b01      	cmp	r3, #1
 800680c:	d164      	bne.n	80068d8 <HAL_SPI_Transmit+0x248>
    {
      if (hspi->TxXferCount > 1U)
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006812:	b29b      	uxth	r3, r3
 8006814:	2b01      	cmp	r3, #1
 8006816:	d90f      	bls.n	8006838 <HAL_SPI_Transmit+0x1a8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)pData);
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	68ba      	ldr	r2, [r7, #8]
 800681e:	8812      	ldrh	r2, [r2, #0]
 8006820:	60da      	str	r2, [r3, #12]
        pData += sizeof(uint16_t);
 8006822:	68bb      	ldr	r3, [r7, #8]
 8006824:	3302      	adds	r3, #2
 8006826:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount -= 2U;
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800682c:	b29b      	uxth	r3, r3
 800682e:	3b02      	subs	r3, #2
 8006830:	b29a      	uxth	r2, r3
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006836:	e04f      	b.n	80068d8 <HAL_SPI_Transmit+0x248>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*pData++);
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f103 020c 	add.w	r2, r3, #12
 8006840:	68bb      	ldr	r3, [r7, #8]
 8006842:	1c59      	adds	r1, r3, #1
 8006844:	60b9      	str	r1, [r7, #8]
 8006846:	781b      	ldrb	r3, [r3, #0]
 8006848:	7013      	strb	r3, [r2, #0]
        hspi->TxXferCount--;
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800684e:	b29b      	uxth	r3, r3
 8006850:	3b01      	subs	r3, #1
 8006852:	b29a      	uxth	r2, r3
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8006858:	e03e      	b.n	80068d8 <HAL_SPI_Transmit+0x248>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	689b      	ldr	r3, [r3, #8]
 8006860:	f003 0302 	and.w	r3, r3, #2
 8006864:	2b02      	cmp	r3, #2
 8006866:	d125      	bne.n	80068b4 <HAL_SPI_Transmit+0x224>
      {
        if (hspi->TxXferCount > 1U)
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800686c:	b29b      	uxth	r3, r3
 800686e:	2b01      	cmp	r3, #1
 8006870:	d90f      	bls.n	8006892 <HAL_SPI_Transmit+0x202>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)pData);
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	68ba      	ldr	r2, [r7, #8]
 8006878:	8812      	ldrh	r2, [r2, #0]
 800687a:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
 800687c:	68bb      	ldr	r3, [r7, #8]
 800687e:	3302      	adds	r3, #2
 8006880:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount -= 2U;
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006886:	b29b      	uxth	r3, r3
 8006888:	3b02      	subs	r3, #2
 800688a:	b29a      	uxth	r2, r3
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006890:	e022      	b.n	80068d8 <HAL_SPI_Transmit+0x248>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*pData++);
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	f103 020c 	add.w	r2, r3, #12
 800689a:	68bb      	ldr	r3, [r7, #8]
 800689c:	1c59      	adds	r1, r3, #1
 800689e:	60b9      	str	r1, [r7, #8]
 80068a0:	781b      	ldrb	r3, [r3, #0]
 80068a2:	7013      	strb	r3, [r2, #0]
          hspi->TxXferCount--;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80068a8:	b29b      	uxth	r3, r3
 80068aa:	3b01      	subs	r3, #1
 80068ac:	b29a      	uxth	r2, r3
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80068b2:	e011      	b.n	80068d8 <HAL_SPI_Transmit+0x248>
        }
      }
      else
      {
        /* Timeout management */
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 80068b4:	683b      	ldr	r3, [r7, #0]
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d00b      	beq.n	80068d2 <HAL_SPI_Transmit+0x242>
 80068ba:	683b      	ldr	r3, [r7, #0]
 80068bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068c0:	d00a      	beq.n	80068d8 <HAL_SPI_Transmit+0x248>
 80068c2:	f7fc fe17 	bl	80034f4 <HAL_GetTick>
 80068c6:	4602      	mov	r2, r0
 80068c8:	69bb      	ldr	r3, [r7, #24]
 80068ca:	1ad2      	subs	r2, r2, r3
 80068cc:	683b      	ldr	r3, [r7, #0]
 80068ce:	429a      	cmp	r2, r3
 80068d0:	d302      	bcc.n	80068d8 <HAL_SPI_Transmit+0x248>
        {
          errorcode = HAL_TIMEOUT;
 80068d2:	2303      	movs	r3, #3
 80068d4:	77fb      	strb	r3, [r7, #31]
          goto error;
 80068d6:	e024      	b.n	8006922 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80068dc:	b29b      	uxth	r3, r3
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d1bb      	bne.n	800685a <HAL_SPI_Transmit+0x1ca>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80068e2:	69ba      	ldr	r2, [r7, #24]
 80068e4:	6839      	ldr	r1, [r7, #0]
 80068e6:	68f8      	ldr	r0, [r7, #12]
 80068e8:	f000 fc78 	bl	80071dc <SPI_EndRxTxTransaction>
 80068ec:	4603      	mov	r3, r0
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d002      	beq.n	80068f8 <HAL_SPI_Transmit+0x268>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	2220      	movs	r2, #32
 80068f6:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	689b      	ldr	r3, [r3, #8]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d10a      	bne.n	8006916 <HAL_SPI_Transmit+0x286>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006900:	2300      	movs	r3, #0
 8006902:	617b      	str	r3, [r7, #20]
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	68db      	ldr	r3, [r3, #12]
 800690a:	617b      	str	r3, [r7, #20]
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	689b      	ldr	r3, [r3, #8]
 8006912:	617b      	str	r3, [r7, #20]
 8006914:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800691a:	2b00      	cmp	r3, #0
 800691c:	d001      	beq.n	8006922 <HAL_SPI_Transmit+0x292>
  {
    errorcode = HAL_ERROR;
 800691e:	2301      	movs	r3, #1
 8006920:	77fb      	strb	r3, [r7, #31]
  }

error:
  hspi->State = HAL_SPI_STATE_READY;
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	2201      	movs	r2, #1
 8006926:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	2200      	movs	r2, #0
 800692e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006932:	7ffb      	ldrb	r3, [r7, #31]
}
 8006934:	4618      	mov	r0, r3
 8006936:	3720      	adds	r7, #32
 8006938:	46bd      	mov	sp, r7
 800693a:	bd80      	pop	{r7, pc}

0800693c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800693c:	b580      	push	{r7, lr}
 800693e:	b088      	sub	sp, #32
 8006940:	af02      	add	r7, sp, #8
 8006942:	60f8      	str	r0, [r7, #12]
 8006944:	60b9      	str	r1, [r7, #8]
 8006946:	603b      	str	r3, [r7, #0]
 8006948:	4613      	mov	r3, r2
 800694a:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 800694c:	2300      	movs	r3, #0
 800694e:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006950:	2300      	movs	r3, #0
 8006952:	75fb      	strb	r3, [r7, #23]


  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	685b      	ldr	r3, [r3, #4]
 8006958:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800695c:	d112      	bne.n	8006984 <HAL_SPI_Receive+0x48>
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	689b      	ldr	r3, [r3, #8]
 8006962:	2b00      	cmp	r3, #0
 8006964:	d10e      	bne.n	8006984 <HAL_SPI_Receive+0x48>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	2204      	movs	r2, #4
 800696a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800696e:	88fa      	ldrh	r2, [r7, #6]
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	9300      	str	r3, [sp, #0]
 8006974:	4613      	mov	r3, r2
 8006976:	68ba      	ldr	r2, [r7, #8]
 8006978:	68b9      	ldr	r1, [r7, #8]
 800697a:	68f8      	ldr	r0, [r7, #12]
 800697c:	f000 f8ff 	bl	8006b7e <HAL_SPI_TransmitReceive>
 8006980:	4603      	mov	r3, r0
 8006982:	e0f8      	b.n	8006b76 <HAL_SPI_Receive+0x23a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800698a:	2b01      	cmp	r3, #1
 800698c:	d101      	bne.n	8006992 <HAL_SPI_Receive+0x56>
 800698e:	2302      	movs	r3, #2
 8006990:	e0f1      	b.n	8006b76 <HAL_SPI_Receive+0x23a>
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	2201      	movs	r2, #1
 8006996:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800699a:	f7fc fdab 	bl	80034f4 <HAL_GetTick>
 800699e:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80069a6:	b2db      	uxtb	r3, r3
 80069a8:	2b01      	cmp	r3, #1
 80069aa:	d002      	beq.n	80069b2 <HAL_SPI_Receive+0x76>
  {
    errorcode = HAL_BUSY;
 80069ac:	2302      	movs	r3, #2
 80069ae:	75fb      	strb	r3, [r7, #23]
    goto error;
 80069b0:	e0d8      	b.n	8006b64 <HAL_SPI_Receive+0x228>
  }

  if ((pData == NULL) || (Size == 0U))
 80069b2:	68bb      	ldr	r3, [r7, #8]
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d002      	beq.n	80069be <HAL_SPI_Receive+0x82>
 80069b8:	88fb      	ldrh	r3, [r7, #6]
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d102      	bne.n	80069c4 <HAL_SPI_Receive+0x88>
  {
    errorcode = HAL_ERROR;
 80069be:	2301      	movs	r3, #1
 80069c0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80069c2:	e0cf      	b.n	8006b64 <HAL_SPI_Receive+0x228>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	2204      	movs	r2, #4
 80069c8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	2200      	movs	r2, #0
 80069d0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	68ba      	ldr	r2, [r7, #8]
 80069d6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	88fa      	ldrh	r2, [r7, #6]
 80069dc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	88fa      	ldrh	r2, [r7, #6]
 80069e4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	2200      	movs	r2, #0
 80069ec:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	2200      	movs	r2, #0
 80069f2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	2200      	movs	r2, #0
 80069f8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	2200      	movs	r2, #0
 80069fe:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	2200      	movs	r2, #0
 8006a04:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx FiFo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	68db      	ldr	r3, [r3, #12]
 8006a0a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006a0e:	d908      	bls.n	8006a22 <HAL_SPI_Receive+0xe6>
  {
    /* set fiforxthresold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	68fa      	ldr	r2, [r7, #12]
 8006a16:	6812      	ldr	r2, [r2, #0]
 8006a18:	6852      	ldr	r2, [r2, #4]
 8006a1a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006a1e:	605a      	str	r2, [r3, #4]
 8006a20:	e007      	b.n	8006a32 <HAL_SPI_Receive+0xf6>
  }
  else
  {
    /* set fiforxthresold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	68fa      	ldr	r2, [r7, #12]
 8006a28:	6812      	ldr	r2, [r2, #0]
 8006a2a:	6852      	ldr	r2, [r2, #4]
 8006a2c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006a30:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	689b      	ldr	r3, [r3, #8]
 8006a36:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006a3a:	d107      	bne.n	8006a4c <HAL_SPI_Receive+0x110>
  {
    SPI_1LINE_RX(hspi);
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	68fa      	ldr	r2, [r7, #12]
 8006a42:	6812      	ldr	r2, [r2, #0]
 8006a44:	6812      	ldr	r2, [r2, #0]
 8006a46:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006a4a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a56:	2b40      	cmp	r3, #64	; 0x40
 8006a58:	d007      	beq.n	8006a6a <HAL_SPI_Receive+0x12e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	68fa      	ldr	r2, [r7, #12]
 8006a60:	6812      	ldr	r2, [r2, #0]
 8006a62:	6812      	ldr	r2, [r2, #0]
 8006a64:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006a68:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	68db      	ldr	r3, [r3, #12]
 8006a6e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006a72:	d860      	bhi.n	8006b36 <HAL_SPI_Receive+0x1fa>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006a74:	e02c      	b.n	8006ad0 <HAL_SPI_Receive+0x194>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	689b      	ldr	r3, [r3, #8]
 8006a7c:	f003 0301 	and.w	r3, r3, #1
 8006a80:	2b01      	cmp	r3, #1
 8006a82:	d113      	bne.n	8006aac <HAL_SPI_Receive+0x170>
      {
        /* read the received data */
        (* (uint8_t *)pData) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	330c      	adds	r3, #12
 8006a8a:	781b      	ldrb	r3, [r3, #0]
 8006a8c:	b2da      	uxtb	r2, r3
 8006a8e:	68bb      	ldr	r3, [r7, #8]
 8006a90:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 8006a92:	68bb      	ldr	r3, [r7, #8]
 8006a94:	3301      	adds	r3, #1
 8006a96:	60bb      	str	r3, [r7, #8]
        hspi->RxXferCount--;
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006a9e:	b29b      	uxth	r3, r3
 8006aa0:	3b01      	subs	r3, #1
 8006aa2:	b29a      	uxth	r2, r3
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8006aaa:	e011      	b.n	8006ad0 <HAL_SPI_Receive+0x194>
      }
      else
      {
        /* Timeout management */
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8006aac:	683b      	ldr	r3, [r7, #0]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d00b      	beq.n	8006aca <HAL_SPI_Receive+0x18e>
 8006ab2:	683b      	ldr	r3, [r7, #0]
 8006ab4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ab8:	d00a      	beq.n	8006ad0 <HAL_SPI_Receive+0x194>
 8006aba:	f7fc fd1b 	bl	80034f4 <HAL_GetTick>
 8006abe:	4602      	mov	r2, r0
 8006ac0:	693b      	ldr	r3, [r7, #16]
 8006ac2:	1ad2      	subs	r2, r2, r3
 8006ac4:	683b      	ldr	r3, [r7, #0]
 8006ac6:	429a      	cmp	r2, r3
 8006ac8:	d302      	bcc.n	8006ad0 <HAL_SPI_Receive+0x194>
        {
          errorcode = HAL_TIMEOUT;
 8006aca:	2303      	movs	r3, #3
 8006acc:	75fb      	strb	r3, [r7, #23]
          goto error;
 8006ace:	e049      	b.n	8006b64 <HAL_SPI_Receive+0x228>
    while (hspi->RxXferCount > 0U)
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006ad6:	b29b      	uxth	r3, r3
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d1cc      	bne.n	8006a76 <HAL_SPI_Receive+0x13a>
 8006adc:	e031      	b.n	8006b42 <HAL_SPI_Receive+0x206>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	689b      	ldr	r3, [r3, #8]
 8006ae4:	f003 0301 	and.w	r3, r3, #1
 8006ae8:	2b01      	cmp	r3, #1
 8006aea:	d112      	bne.n	8006b12 <HAL_SPI_Receive+0x1d6>
      {
        *((uint16_t *)pData) = hspi->Instance->DR;
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	68db      	ldr	r3, [r3, #12]
 8006af2:	b29a      	uxth	r2, r3
 8006af4:	68bb      	ldr	r3, [r7, #8]
 8006af6:	801a      	strh	r2, [r3, #0]
        pData += sizeof(uint16_t);
 8006af8:	68bb      	ldr	r3, [r7, #8]
 8006afa:	3302      	adds	r3, #2
 8006afc:	60bb      	str	r3, [r7, #8]
        hspi->RxXferCount--;
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006b04:	b29b      	uxth	r3, r3
 8006b06:	3b01      	subs	r3, #1
 8006b08:	b29a      	uxth	r2, r3
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8006b10:	e011      	b.n	8006b36 <HAL_SPI_Receive+0x1fa>
      }
      else
      {
        /* Timeout management */
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8006b12:	683b      	ldr	r3, [r7, #0]
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d00b      	beq.n	8006b30 <HAL_SPI_Receive+0x1f4>
 8006b18:	683b      	ldr	r3, [r7, #0]
 8006b1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b1e:	d00a      	beq.n	8006b36 <HAL_SPI_Receive+0x1fa>
 8006b20:	f7fc fce8 	bl	80034f4 <HAL_GetTick>
 8006b24:	4602      	mov	r2, r0
 8006b26:	693b      	ldr	r3, [r7, #16]
 8006b28:	1ad2      	subs	r2, r2, r3
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	429a      	cmp	r2, r3
 8006b2e:	d302      	bcc.n	8006b36 <HAL_SPI_Receive+0x1fa>
        {
          errorcode = HAL_TIMEOUT;
 8006b30:	2303      	movs	r3, #3
 8006b32:	75fb      	strb	r3, [r7, #23]
          goto error;
 8006b34:	e016      	b.n	8006b64 <HAL_SPI_Receive+0x228>
    while (hspi->RxXferCount > 0U)
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006b3c:	b29b      	uxth	r3, r3
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d1cd      	bne.n	8006ade <HAL_SPI_Receive+0x1a2>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006b42:	693a      	ldr	r2, [r7, #16]
 8006b44:	6839      	ldr	r1, [r7, #0]
 8006b46:	68f8      	ldr	r0, [r7, #12]
 8006b48:	f000 faf0 	bl	800712c <SPI_EndRxTransaction>
 8006b4c:	4603      	mov	r3, r0
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d002      	beq.n	8006b58 <HAL_SPI_Receive+0x21c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	2220      	movs	r2, #32
 8006b56:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d001      	beq.n	8006b64 <HAL_SPI_Receive+0x228>
  {
    errorcode = HAL_ERROR;
 8006b60:	2301      	movs	r3, #1
 8006b62:	75fb      	strb	r3, [r7, #23]
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	2201      	movs	r2, #1
 8006b68:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	2200      	movs	r2, #0
 8006b70:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006b74:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b76:	4618      	mov	r0, r3
 8006b78:	3718      	adds	r7, #24
 8006b7a:	46bd      	mov	sp, r7
 8006b7c:	bd80      	pop	{r7, pc}

08006b7e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006b7e:	b580      	push	{r7, lr}
 8006b80:	b08a      	sub	sp, #40	; 0x28
 8006b82:	af00      	add	r7, sp, #0
 8006b84:	60f8      	str	r0, [r7, #12]
 8006b86:	60b9      	str	r1, [r7, #8]
 8006b88:	607a      	str	r2, [r7, #4]
 8006b8a:	807b      	strh	r3, [r7, #2]
  uint32_t tmp = 0U, tmp1 = 0U;
 8006b8c:	2300      	movs	r3, #0
 8006b8e:	61fb      	str	r3, [r7, #28]
 8006b90:	2300      	movs	r3, #0
 8006b92:	61bb      	str	r3, [r7, #24]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 8006b94:	2300      	movs	r3, #0
 8006b96:	617b      	str	r3, [r7, #20]
  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t txallowed = 1U;
 8006b98:	2301      	movs	r3, #1
 8006b9a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006b9c:	2300      	movs	r3, #0
 8006b9e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006ba8:	2b01      	cmp	r3, #1
 8006baa:	d101      	bne.n	8006bb0 <HAL_SPI_TransmitReceive+0x32>
 8006bac:	2302      	movs	r3, #2
 8006bae:	e1e1      	b.n	8006f74 <HAL_SPI_TransmitReceive+0x3f6>
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	2201      	movs	r2, #1
 8006bb4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006bb8:	f7fc fc9c 	bl	80034f4 <HAL_GetTick>
 8006bbc:	6178      	str	r0, [r7, #20]

  tmp  = hspi->State;
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006bc4:	b2db      	uxtb	r3, r3
 8006bc6:	61fb      	str	r3, [r7, #28]
  tmp1 = hspi->Init.Mode;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	685b      	ldr	r3, [r3, #4]
 8006bcc:	61bb      	str	r3, [r7, #24]

  if (!((tmp == HAL_SPI_STATE_READY) || \
 8006bce:	69fb      	ldr	r3, [r7, #28]
 8006bd0:	2b01      	cmp	r3, #1
 8006bd2:	d00e      	beq.n	8006bf2 <HAL_SPI_TransmitReceive+0x74>
 8006bd4:	69bb      	ldr	r3, [r7, #24]
 8006bd6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006bda:	d106      	bne.n	8006bea <HAL_SPI_TransmitReceive+0x6c>
        ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	689b      	ldr	r3, [r3, #8]
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d102      	bne.n	8006bea <HAL_SPI_TransmitReceive+0x6c>
 8006be4:	69fb      	ldr	r3, [r7, #28]
 8006be6:	2b04      	cmp	r3, #4
 8006be8:	d003      	beq.n	8006bf2 <HAL_SPI_TransmitReceive+0x74>
  {
    errorcode = HAL_BUSY;
 8006bea:	2302      	movs	r3, #2
 8006bec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8006bf0:	e1b6      	b.n	8006f60 <HAL_SPI_TransmitReceive+0x3e2>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006bf2:	68bb      	ldr	r3, [r7, #8]
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d005      	beq.n	8006c04 <HAL_SPI_TransmitReceive+0x86>
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d002      	beq.n	8006c04 <HAL_SPI_TransmitReceive+0x86>
 8006bfe:	887b      	ldrh	r3, [r7, #2]
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d103      	bne.n	8006c0c <HAL_SPI_TransmitReceive+0x8e>
  {
    errorcode = HAL_ERROR;
 8006c04:	2301      	movs	r3, #1
 8006c06:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8006c0a:	e1a9      	b.n	8006f60 <HAL_SPI_TransmitReceive+0x3e2>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006c12:	b2db      	uxtb	r3, r3
 8006c14:	2b04      	cmp	r3, #4
 8006c16:	d003      	beq.n	8006c20 <HAL_SPI_TransmitReceive+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	2205      	movs	r2, #5
 8006c1c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	2200      	movs	r2, #0
 8006c24:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	687a      	ldr	r2, [r7, #4]
 8006c2a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	887a      	ldrh	r2, [r7, #2]
 8006c30:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	887a      	ldrh	r2, [r7, #2]
 8006c38:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	68ba      	ldr	r2, [r7, #8]
 8006c40:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	887a      	ldrh	r2, [r7, #2]
 8006c46:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	887a      	ldrh	r2, [r7, #2]
 8006c4c:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	2200      	movs	r2, #0
 8006c52:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	2200      	movs	r2, #0
 8006c58:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (hspi->RxXferCount > 1U))
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	68db      	ldr	r3, [r3, #12]
 8006c5e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006c62:	d805      	bhi.n	8006c70 <HAL_SPI_TransmitReceive+0xf2>
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006c6a:	b29b      	uxth	r3, r3
 8006c6c:	2b01      	cmp	r3, #1
 8006c6e:	d908      	bls.n	8006c82 <HAL_SPI_TransmitReceive+0x104>
  {
    /* set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	68fa      	ldr	r2, [r7, #12]
 8006c76:	6812      	ldr	r2, [r2, #0]
 8006c78:	6852      	ldr	r2, [r2, #4]
 8006c7a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006c7e:	605a      	str	r2, [r3, #4]
 8006c80:	e007      	b.n	8006c92 <HAL_SPI_TransmitReceive+0x114>
  }
  else
  {
    /* set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	68fa      	ldr	r2, [r7, #12]
 8006c88:	6812      	ldr	r2, [r2, #0]
 8006c8a:	6852      	ldr	r2, [r2, #4]
 8006c8c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006c90:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c9c:	2b40      	cmp	r3, #64	; 0x40
 8006c9e:	d007      	beq.n	8006cb0 <HAL_SPI_TransmitReceive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	68fa      	ldr	r2, [r7, #12]
 8006ca6:	6812      	ldr	r2, [r2, #0]
 8006ca8:	6812      	ldr	r2, [r2, #0]
 8006caa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006cae:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	68db      	ldr	r3, [r3, #12]
 8006cb4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006cb8:	d975      	bls.n	8006da6 <HAL_SPI_TransmitReceive+0x228>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	685b      	ldr	r3, [r3, #4]
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d004      	beq.n	8006ccc <HAL_SPI_TransmitReceive+0x14e>
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006cc6:	b29b      	uxth	r3, r3
 8006cc8:	2b01      	cmp	r3, #1
 8006cca:	d160      	bne.n	8006d8e <HAL_SPI_TransmitReceive+0x210>
    {
      hspi->Instance->DR = *((uint16_t *)pTxData);
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	68ba      	ldr	r2, [r7, #8]
 8006cd2:	8812      	ldrh	r2, [r2, #0]
 8006cd4:	60da      	str	r2, [r3, #12]
      pTxData += sizeof(uint16_t);
 8006cd6:	68bb      	ldr	r3, [r7, #8]
 8006cd8:	3302      	adds	r3, #2
 8006cda:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006ce0:	b29b      	uxth	r3, r3
 8006ce2:	3b01      	subs	r3, #1
 8006ce4:	b29a      	uxth	r2, r3
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006cea:	e050      	b.n	8006d8e <HAL_SPI_TransmitReceive+0x210>
    {
      /* Check TXE flag */
      if (txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8006cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d01c      	beq.n	8006d2c <HAL_SPI_TransmitReceive+0x1ae>
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006cf6:	b29b      	uxth	r3, r3
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d017      	beq.n	8006d2c <HAL_SPI_TransmitReceive+0x1ae>
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	689b      	ldr	r3, [r3, #8]
 8006d02:	f003 0302 	and.w	r3, r3, #2
 8006d06:	2b02      	cmp	r3, #2
 8006d08:	d110      	bne.n	8006d2c <HAL_SPI_TransmitReceive+0x1ae>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	68ba      	ldr	r2, [r7, #8]
 8006d10:	8812      	ldrh	r2, [r2, #0]
 8006d12:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
 8006d14:	68bb      	ldr	r3, [r7, #8]
 8006d16:	3302      	adds	r3, #2
 8006d18:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006d1e:	b29b      	uxth	r3, r3
 8006d20:	3b01      	subs	r3, #1
 8006d22:	b29a      	uxth	r2, r3
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006d28:	2300      	movs	r3, #0
 8006d2a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006d32:	b29b      	uxth	r3, r3
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d01a      	beq.n	8006d6e <HAL_SPI_TransmitReceive+0x1f0>
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	689b      	ldr	r3, [r3, #8]
 8006d3e:	f003 0301 	and.w	r3, r3, #1
 8006d42:	2b01      	cmp	r3, #1
 8006d44:	d113      	bne.n	8006d6e <HAL_SPI_TransmitReceive+0x1f0>
      {
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	68db      	ldr	r3, [r3, #12]
 8006d4c:	b29a      	uxth	r2, r3
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	801a      	strh	r2, [r3, #0]
        pRxData += sizeof(uint16_t);
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	3302      	adds	r3, #2
 8006d56:	607b      	str	r3, [r7, #4]
        hspi->RxXferCount--;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006d5e:	b29b      	uxth	r3, r3
 8006d60:	3b01      	subs	r3, #1
 8006d62:	b29a      	uxth	r2, r3
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006d6a:	2301      	movs	r3, #1
 8006d6c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout))
 8006d6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d74:	d00b      	beq.n	8006d8e <HAL_SPI_TransmitReceive+0x210>
 8006d76:	f7fc fbbd 	bl	80034f4 <HAL_GetTick>
 8006d7a:	4602      	mov	r2, r0
 8006d7c:	697b      	ldr	r3, [r7, #20]
 8006d7e:	1ad2      	subs	r2, r2, r3
 8006d80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d82:	429a      	cmp	r2, r3
 8006d84:	d303      	bcc.n	8006d8e <HAL_SPI_TransmitReceive+0x210>
      {
        errorcode = HAL_TIMEOUT;
 8006d86:	2303      	movs	r3, #3
 8006d88:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8006d8c:	e0e8      	b.n	8006f60 <HAL_SPI_TransmitReceive+0x3e2>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006d92:	b29b      	uxth	r3, r3
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d1a9      	bne.n	8006cec <HAL_SPI_TransmitReceive+0x16e>
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006d9e:	b29b      	uxth	r3, r3
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d1a3      	bne.n	8006cec <HAL_SPI_TransmitReceive+0x16e>
 8006da4:	e0ca      	b.n	8006f3c <HAL_SPI_TransmitReceive+0x3be>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	685b      	ldr	r3, [r3, #4]
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d005      	beq.n	8006dba <HAL_SPI_TransmitReceive+0x23c>
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006db2:	b29b      	uxth	r3, r3
 8006db4:	2b01      	cmp	r3, #1
 8006db6:	f040 80b4 	bne.w	8006f22 <HAL_SPI_TransmitReceive+0x3a4>
    {
      if (hspi->TxXferCount > 1U)
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006dbe:	b29b      	uxth	r3, r3
 8006dc0:	2b01      	cmp	r3, #1
 8006dc2:	d90f      	bls.n	8006de4 <HAL_SPI_TransmitReceive+0x266>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	68ba      	ldr	r2, [r7, #8]
 8006dca:	8812      	ldrh	r2, [r2, #0]
 8006dcc:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
 8006dce:	68bb      	ldr	r3, [r7, #8]
 8006dd0:	3302      	adds	r3, #2
 8006dd2:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount -= 2U;
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006dd8:	b29b      	uxth	r3, r3
 8006dda:	3b02      	subs	r3, #2
 8006ddc:	b29a      	uxth	r2, r3
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006de2:	e09e      	b.n	8006f22 <HAL_SPI_TransmitReceive+0x3a4>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	f103 020c 	add.w	r2, r3, #12
 8006dec:	68bb      	ldr	r3, [r7, #8]
 8006dee:	1c59      	adds	r1, r3, #1
 8006df0:	60b9      	str	r1, [r7, #8]
 8006df2:	781b      	ldrb	r3, [r3, #0]
 8006df4:	7013      	strb	r3, [r2, #0]
        hspi->TxXferCount--;
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006dfa:	b29b      	uxth	r3, r3
 8006dfc:	3b01      	subs	r3, #1
 8006dfe:	b29a      	uxth	r2, r3
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006e04:	e08d      	b.n	8006f22 <HAL_SPI_TransmitReceive+0x3a4>
    {
      /* check TXE flag */
      if (txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8006e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d032      	beq.n	8006e72 <HAL_SPI_TransmitReceive+0x2f4>
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006e10:	b29b      	uxth	r3, r3
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d02d      	beq.n	8006e72 <HAL_SPI_TransmitReceive+0x2f4>
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	689b      	ldr	r3, [r3, #8]
 8006e1c:	f003 0302 	and.w	r3, r3, #2
 8006e20:	2b02      	cmp	r3, #2
 8006e22:	d126      	bne.n	8006e72 <HAL_SPI_TransmitReceive+0x2f4>
      {
        if (hspi->TxXferCount > 1U)
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006e28:	b29b      	uxth	r3, r3
 8006e2a:	2b01      	cmp	r3, #1
 8006e2c:	d90f      	bls.n	8006e4e <HAL_SPI_TransmitReceive+0x2d0>
        {
          hspi->Instance->DR = *((uint16_t *)pTxData);
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	68ba      	ldr	r2, [r7, #8]
 8006e34:	8812      	ldrh	r2, [r2, #0]
 8006e36:	60da      	str	r2, [r3, #12]
          pTxData += sizeof(uint16_t);
 8006e38:	68bb      	ldr	r3, [r7, #8]
 8006e3a:	3302      	adds	r3, #2
 8006e3c:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount -= 2U;
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006e42:	b29b      	uxth	r3, r3
 8006e44:	3b02      	subs	r3, #2
 8006e46:	b29a      	uxth	r2, r3
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006e4c:	e00f      	b.n	8006e6e <HAL_SPI_TransmitReceive+0x2f0>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	f103 020c 	add.w	r2, r3, #12
 8006e56:	68bb      	ldr	r3, [r7, #8]
 8006e58:	1c59      	adds	r1, r3, #1
 8006e5a:	60b9      	str	r1, [r7, #8]
 8006e5c:	781b      	ldrb	r3, [r3, #0]
 8006e5e:	7013      	strb	r3, [r2, #0]
          hspi->TxXferCount--;
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006e64:	b29b      	uxth	r3, r3
 8006e66:	3b01      	subs	r3, #1
 8006e68:	b29a      	uxth	r2, r3
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006e6e:	2300      	movs	r3, #0
 8006e70:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006e78:	b29b      	uxth	r3, r3
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d041      	beq.n	8006f02 <HAL_SPI_TransmitReceive+0x384>
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	689b      	ldr	r3, [r3, #8]
 8006e84:	f003 0301 	and.w	r3, r3, #1
 8006e88:	2b01      	cmp	r3, #1
 8006e8a:	d13a      	bne.n	8006f02 <HAL_SPI_TransmitReceive+0x384>
      {
        if (hspi->RxXferCount > 1U)
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006e92:	b29b      	uxth	r3, r3
 8006e94:	2b01      	cmp	r3, #1
 8006e96:	d920      	bls.n	8006eda <HAL_SPI_TransmitReceive+0x35c>
        {
          *((uint16_t *)pRxData) = hspi->Instance->DR;
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	68db      	ldr	r3, [r3, #12]
 8006e9e:	b29a      	uxth	r2, r3
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	801a      	strh	r2, [r3, #0]
          pRxData += sizeof(uint16_t);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	3302      	adds	r3, #2
 8006ea8:	607b      	str	r3, [r7, #4]
          hspi->RxXferCount -= 2U;
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006eb0:	b29b      	uxth	r3, r3
 8006eb2:	3b02      	subs	r3, #2
 8006eb4:	b29a      	uxth	r2, r3
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006ec2:	b29b      	uxth	r3, r3
 8006ec4:	2b01      	cmp	r3, #1
 8006ec6:	d81a      	bhi.n	8006efe <HAL_SPI_TransmitReceive+0x380>
          {
            /* set fiforxthresold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	68fa      	ldr	r2, [r7, #12]
 8006ece:	6812      	ldr	r2, [r2, #0]
 8006ed0:	6852      	ldr	r2, [r2, #4]
 8006ed2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006ed6:	605a      	str	r2, [r3, #4]
 8006ed8:	e011      	b.n	8006efe <HAL_SPI_TransmitReceive+0x380>
          }
        }
        else
        {
          (*(uint8_t *)pRxData++) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	1c5a      	adds	r2, r3, #1
 8006ede:	607a      	str	r2, [r7, #4]
 8006ee0:	68fa      	ldr	r2, [r7, #12]
 8006ee2:	6812      	ldr	r2, [r2, #0]
 8006ee4:	320c      	adds	r2, #12
 8006ee6:	7812      	ldrb	r2, [r2, #0]
 8006ee8:	b2d2      	uxtb	r2, r2
 8006eea:	701a      	strb	r2, [r3, #0]
          hspi->RxXferCount--;
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006ef2:	b29b      	uxth	r3, r3
 8006ef4:	3b01      	subs	r3, #1
 8006ef6:	b29a      	uxth	r2, r3
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006efe:	2301      	movs	r3, #1
 8006f00:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout))
 8006f02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f08:	d00b      	beq.n	8006f22 <HAL_SPI_TransmitReceive+0x3a4>
 8006f0a:	f7fc faf3 	bl	80034f4 <HAL_GetTick>
 8006f0e:	4602      	mov	r2, r0
 8006f10:	697b      	ldr	r3, [r7, #20]
 8006f12:	1ad2      	subs	r2, r2, r3
 8006f14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f16:	429a      	cmp	r2, r3
 8006f18:	d303      	bcc.n	8006f22 <HAL_SPI_TransmitReceive+0x3a4>
      {
        errorcode = HAL_TIMEOUT;
 8006f1a:	2303      	movs	r3, #3
 8006f1c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8006f20:	e01e      	b.n	8006f60 <HAL_SPI_TransmitReceive+0x3e2>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006f26:	b29b      	uxth	r3, r3
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	f47f af6c 	bne.w	8006e06 <HAL_SPI_TransmitReceive+0x288>
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006f34:	b29b      	uxth	r3, r3
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	f47f af65 	bne.w	8006e06 <HAL_SPI_TransmitReceive+0x288>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006f3c:	697a      	ldr	r2, [r7, #20]
 8006f3e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006f40:	68f8      	ldr	r0, [r7, #12]
 8006f42:	f000 f94b 	bl	80071dc <SPI_EndRxTxTransaction>
 8006f46:	4603      	mov	r3, r0
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d002      	beq.n	8006f52 <HAL_SPI_TransmitReceive+0x3d4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	2220      	movs	r2, #32
 8006f50:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d002      	beq.n	8006f60 <HAL_SPI_TransmitReceive+0x3e2>
  {
    errorcode = HAL_ERROR;
 8006f5a:	2301      	movs	r3, #1
 8006f5c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	2201      	movs	r2, #1
 8006f64:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	2200      	movs	r2, #0
 8006f6c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006f70:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8006f74:	4618      	mov	r0, r3
 8006f76:	3728      	adds	r7, #40	; 0x28
 8006f78:	46bd      	mov	sp, r7
 8006f7a:	bd80      	pop	{r7, pc}

08006f7c <SPI_WaitFlagStateUntilTimeout>:
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	b084      	sub	sp, #16
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	60f8      	str	r0, [r7, #12]
 8006f84:	60b9      	str	r1, [r7, #8]
 8006f86:	607a      	str	r2, [r7, #4]
 8006f88:	603b      	str	r3, [r7, #0]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006f8a:	e04c      	b.n	8007026 <SPI_WaitFlagStateUntilTimeout+0xaa>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006f8c:	683b      	ldr	r3, [r7, #0]
 8006f8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f92:	d048      	beq.n	8007026 <SPI_WaitFlagStateUntilTimeout+0xaa>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 8006f94:	683b      	ldr	r3, [r7, #0]
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d007      	beq.n	8006faa <SPI_WaitFlagStateUntilTimeout+0x2e>
 8006f9a:	f7fc faab 	bl	80034f4 <HAL_GetTick>
 8006f9e:	4602      	mov	r2, r0
 8006fa0:	69bb      	ldr	r3, [r7, #24]
 8006fa2:	1ad2      	subs	r2, r2, r3
 8006fa4:	683b      	ldr	r3, [r7, #0]
 8006fa6:	429a      	cmp	r2, r3
 8006fa8:	d33d      	bcc.n	8007026 <SPI_WaitFlagStateUntilTimeout+0xaa>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	68fa      	ldr	r2, [r7, #12]
 8006fb0:	6812      	ldr	r2, [r2, #0]
 8006fb2:	6852      	ldr	r2, [r2, #4]
 8006fb4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006fb8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	685b      	ldr	r3, [r3, #4]
 8006fbe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006fc2:	d111      	bne.n	8006fe8 <SPI_WaitFlagStateUntilTimeout+0x6c>
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	689b      	ldr	r3, [r3, #8]
 8006fc8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006fcc:	d004      	beq.n	8006fd8 <SPI_WaitFlagStateUntilTimeout+0x5c>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	689b      	ldr	r3, [r3, #8]
 8006fd2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006fd6:	d107      	bne.n	8006fe8 <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	68fa      	ldr	r2, [r7, #12]
 8006fde:	6812      	ldr	r2, [r2, #0]
 8006fe0:	6812      	ldr	r2, [r2, #0]
 8006fe2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006fe6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006ff0:	d10f      	bne.n	8007012 <SPI_WaitFlagStateUntilTimeout+0x96>
        {
          SPI_RESET_CRC(hspi);
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	68fa      	ldr	r2, [r7, #12]
 8006ff8:	6812      	ldr	r2, [r2, #0]
 8006ffa:	6812      	ldr	r2, [r2, #0]
 8006ffc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007000:	601a      	str	r2, [r3, #0]
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	68fa      	ldr	r2, [r7, #12]
 8007008:	6812      	ldr	r2, [r2, #0]
 800700a:	6812      	ldr	r2, [r2, #0]
 800700c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007010:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	2201      	movs	r2, #1
 8007016:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	2200      	movs	r2, #0
 800701e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8007022:	2303      	movs	r3, #3
 8007024:	e00e      	b.n	8007044 <SPI_WaitFlagStateUntilTimeout+0xc8>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	689a      	ldr	r2, [r3, #8]
 800702c:	68bb      	ldr	r3, [r7, #8]
 800702e:	401a      	ands	r2, r3
 8007030:	68bb      	ldr	r3, [r7, #8]
 8007032:	429a      	cmp	r2, r3
 8007034:	d101      	bne.n	800703a <SPI_WaitFlagStateUntilTimeout+0xbe>
 8007036:	2201      	movs	r2, #1
 8007038:	e000      	b.n	800703c <SPI_WaitFlagStateUntilTimeout+0xc0>
 800703a:	2200      	movs	r2, #0
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	429a      	cmp	r2, r3
 8007040:	d1a4      	bne.n	8006f8c <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8007042:	2300      	movs	r3, #0
}
 8007044:	4618      	mov	r0, r3
 8007046:	3710      	adds	r7, #16
 8007048:	46bd      	mov	sp, r7
 800704a:	bd80      	pop	{r7, pc}

0800704c <SPI_WaitFifoStateUntilTimeout>:
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800704c:	b580      	push	{r7, lr}
 800704e:	b086      	sub	sp, #24
 8007050:	af00      	add	r7, sp, #0
 8007052:	60f8      	str	r0, [r7, #12]
 8007054:	60b9      	str	r1, [r7, #8]
 8007056:	607a      	str	r2, [r7, #4]
 8007058:	603b      	str	r3, [r7, #0]
  __IO uint8_t tmpreg;

  while ((hspi->Instance->SR & Fifo) != State)
 800705a:	e05a      	b.n	8007112 <SPI_WaitFifoStateUntilTimeout+0xc6>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800705c:	68bb      	ldr	r3, [r7, #8]
 800705e:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8007062:	d109      	bne.n	8007078 <SPI_WaitFifoStateUntilTimeout+0x2c>
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	2b00      	cmp	r3, #0
 8007068:	d106      	bne.n	8007078 <SPI_WaitFifoStateUntilTimeout+0x2c>
    {
      tmpreg = *((__IO uint8_t *)&hspi->Instance->DR);
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	330c      	adds	r3, #12
 8007070:	781b      	ldrb	r3, [r3, #0]
 8007072:	b2db      	uxtb	r3, r3
 8007074:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8007076:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800707e:	d048      	beq.n	8007112 <SPI_WaitFifoStateUntilTimeout+0xc6>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 8007080:	683b      	ldr	r3, [r7, #0]
 8007082:	2b00      	cmp	r3, #0
 8007084:	d007      	beq.n	8007096 <SPI_WaitFifoStateUntilTimeout+0x4a>
 8007086:	f7fc fa35 	bl	80034f4 <HAL_GetTick>
 800708a:	4602      	mov	r2, r0
 800708c:	6a3b      	ldr	r3, [r7, #32]
 800708e:	1ad2      	subs	r2, r2, r3
 8007090:	683b      	ldr	r3, [r7, #0]
 8007092:	429a      	cmp	r2, r3
 8007094:	d33d      	bcc.n	8007112 <SPI_WaitFifoStateUntilTimeout+0xc6>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	68fa      	ldr	r2, [r7, #12]
 800709c:	6812      	ldr	r2, [r2, #0]
 800709e:	6852      	ldr	r2, [r2, #4]
 80070a0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80070a4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	685b      	ldr	r3, [r3, #4]
 80070aa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80070ae:	d111      	bne.n	80070d4 <SPI_WaitFifoStateUntilTimeout+0x88>
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	689b      	ldr	r3, [r3, #8]
 80070b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80070b8:	d004      	beq.n	80070c4 <SPI_WaitFifoStateUntilTimeout+0x78>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	689b      	ldr	r3, [r3, #8]
 80070be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80070c2:	d107      	bne.n	80070d4 <SPI_WaitFifoStateUntilTimeout+0x88>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	68fa      	ldr	r2, [r7, #12]
 80070ca:	6812      	ldr	r2, [r2, #0]
 80070cc:	6812      	ldr	r2, [r2, #0]
 80070ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80070d2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80070dc:	d10f      	bne.n	80070fe <SPI_WaitFifoStateUntilTimeout+0xb2>
        {
          SPI_RESET_CRC(hspi);
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	68fa      	ldr	r2, [r7, #12]
 80070e4:	6812      	ldr	r2, [r2, #0]
 80070e6:	6812      	ldr	r2, [r2, #0]
 80070e8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80070ec:	601a      	str	r2, [r3, #0]
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	68fa      	ldr	r2, [r7, #12]
 80070f4:	6812      	ldr	r2, [r2, #0]
 80070f6:	6812      	ldr	r2, [r2, #0]
 80070f8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80070fc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	2201      	movs	r2, #1
 8007102:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	2200      	movs	r2, #0
 800710a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800710e:	2303      	movs	r3, #3
 8007110:	e008      	b.n	8007124 <SPI_WaitFifoStateUntilTimeout+0xd8>
  while ((hspi->Instance->SR & Fifo) != State)
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	689a      	ldr	r2, [r3, #8]
 8007118:	68bb      	ldr	r3, [r7, #8]
 800711a:	401a      	ands	r2, r3
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	429a      	cmp	r2, r3
 8007120:	d19c      	bne.n	800705c <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8007122:	2300      	movs	r3, #0
}
 8007124:	4618      	mov	r0, r3
 8007126:	3718      	adds	r7, #24
 8007128:	46bd      	mov	sp, r7
 800712a:	bd80      	pop	{r7, pc}

0800712c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800712c:	b580      	push	{r7, lr}
 800712e:	b086      	sub	sp, #24
 8007130:	af02      	add	r7, sp, #8
 8007132:	60f8      	str	r0, [r7, #12]
 8007134:	60b9      	str	r1, [r7, #8]
 8007136:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	685b      	ldr	r3, [r3, #4]
 800713c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007140:	d111      	bne.n	8007166 <SPI_EndRxTransaction+0x3a>
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	689b      	ldr	r3, [r3, #8]
 8007146:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800714a:	d004      	beq.n	8007156 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	689b      	ldr	r3, [r3, #8]
 8007150:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007154:	d107      	bne.n	8007166 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	68fa      	ldr	r2, [r7, #12]
 800715c:	6812      	ldr	r2, [r2, #0]
 800715e:	6812      	ldr	r2, [r2, #0]
 8007160:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007164:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	9300      	str	r3, [sp, #0]
 800716a:	68bb      	ldr	r3, [r7, #8]
 800716c:	2200      	movs	r2, #0
 800716e:	2180      	movs	r1, #128	; 0x80
 8007170:	68f8      	ldr	r0, [r7, #12]
 8007172:	f7ff ff03 	bl	8006f7c <SPI_WaitFlagStateUntilTimeout>
 8007176:	4603      	mov	r3, r0
 8007178:	2b00      	cmp	r3, #0
 800717a:	d007      	beq.n	800718c <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007180:	f043 0220 	orr.w	r2, r3, #32
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8007188:	2303      	movs	r3, #3
 800718a:	e023      	b.n	80071d4 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	685b      	ldr	r3, [r3, #4]
 8007190:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007194:	d11d      	bne.n	80071d2 <SPI_EndRxTransaction+0xa6>
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	689b      	ldr	r3, [r3, #8]
 800719a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800719e:	d004      	beq.n	80071aa <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	689b      	ldr	r3, [r3, #8]
 80071a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80071a8:	d113      	bne.n	80071d2 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	9300      	str	r3, [sp, #0]
 80071ae:	68bb      	ldr	r3, [r7, #8]
 80071b0:	2200      	movs	r2, #0
 80071b2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80071b6:	68f8      	ldr	r0, [r7, #12]
 80071b8:	f7ff ff48 	bl	800704c <SPI_WaitFifoStateUntilTimeout>
 80071bc:	4603      	mov	r3, r0
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d007      	beq.n	80071d2 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80071c6:	f043 0220 	orr.w	r2, r3, #32
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 80071ce:	2303      	movs	r3, #3
 80071d0:	e000      	b.n	80071d4 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80071d2:	2300      	movs	r3, #0
}
 80071d4:	4618      	mov	r0, r3
 80071d6:	3710      	adds	r7, #16
 80071d8:	46bd      	mov	sp, r7
 80071da:	bd80      	pop	{r7, pc}

080071dc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80071dc:	b580      	push	{r7, lr}
 80071de:	b086      	sub	sp, #24
 80071e0:	af02      	add	r7, sp, #8
 80071e2:	60f8      	str	r0, [r7, #12]
 80071e4:	60b9      	str	r1, [r7, #8]
 80071e6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	9300      	str	r3, [sp, #0]
 80071ec:	68bb      	ldr	r3, [r7, #8]
 80071ee:	2200      	movs	r2, #0
 80071f0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80071f4:	68f8      	ldr	r0, [r7, #12]
 80071f6:	f7ff ff29 	bl	800704c <SPI_WaitFifoStateUntilTimeout>
 80071fa:	4603      	mov	r3, r0
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d007      	beq.n	8007210 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007204:	f043 0220 	orr.w	r2, r3, #32
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800720c:	2303      	movs	r3, #3
 800720e:	e027      	b.n	8007260 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	9300      	str	r3, [sp, #0]
 8007214:	68bb      	ldr	r3, [r7, #8]
 8007216:	2200      	movs	r2, #0
 8007218:	2180      	movs	r1, #128	; 0x80
 800721a:	68f8      	ldr	r0, [r7, #12]
 800721c:	f7ff feae 	bl	8006f7c <SPI_WaitFlagStateUntilTimeout>
 8007220:	4603      	mov	r3, r0
 8007222:	2b00      	cmp	r3, #0
 8007224:	d007      	beq.n	8007236 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800722a:	f043 0220 	orr.w	r2, r3, #32
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8007232:	2303      	movs	r3, #3
 8007234:	e014      	b.n	8007260 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	9300      	str	r3, [sp, #0]
 800723a:	68bb      	ldr	r3, [r7, #8]
 800723c:	2200      	movs	r2, #0
 800723e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8007242:	68f8      	ldr	r0, [r7, #12]
 8007244:	f7ff ff02 	bl	800704c <SPI_WaitFifoStateUntilTimeout>
 8007248:	4603      	mov	r3, r0
 800724a:	2b00      	cmp	r3, #0
 800724c:	d007      	beq.n	800725e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007252:	f043 0220 	orr.w	r2, r3, #32
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800725a:	2303      	movs	r3, #3
 800725c:	e000      	b.n	8007260 <SPI_EndRxTxTransaction+0x84>
  }
  return HAL_OK;
 800725e:	2300      	movs	r3, #0
}
 8007260:	4618      	mov	r0, r3
 8007262:	3710      	adds	r7, #16
 8007264:	46bd      	mov	sp, r7
 8007266:	bd80      	pop	{r7, pc}

08007268 <HAL_TIM_IC_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8007268:	b580      	push	{r7, lr}
 800726a:	b082      	sub	sp, #8
 800726c:	af00      	add	r7, sp, #0
 800726e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	2b00      	cmp	r3, #0
 8007274:	d101      	bne.n	800727a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8007276:	2301      	movs	r3, #1
 8007278:	e01d      	b.n	80072b6 <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision)); 
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007280:	b2db      	uxtb	r3, r3
 8007282:	2b00      	cmp	r3, #0
 8007284:	d106      	bne.n	8007294 <HAL_TIM_IC_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	2200      	movs	r2, #0
 800728a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800728e:	6878      	ldr	r0, [r7, #4]
 8007290:	f003 f8a2 	bl	800a3d8 <HAL_TIM_IC_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY; 
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	2202      	movs	r2, #2
 8007298:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  /* Init the base time for the input capture */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681a      	ldr	r2, [r3, #0]
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	3304      	adds	r3, #4
 80072a4:	4619      	mov	r1, r3
 80072a6:	4610      	mov	r0, r2
 80072a8:	f000 faa0 	bl	80077ec <TIM_Base_SetConfig>
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	2201      	movs	r2, #1
 80072b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  return HAL_OK;
 80072b4:	2300      	movs	r3, #0
}
 80072b6:	4618      	mov	r0, r3
 80072b8:	3708      	adds	r7, #8
 80072ba:	46bd      	mov	sp, r7
 80072bc:	bd80      	pop	{r7, pc}
	...

080072c0 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_IC_Start_IT (TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80072c0:	b580      	push	{r7, lr}
 80072c2:	b082      	sub	sp, #8
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	6078      	str	r0, [r7, #4]
 80072c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  
  switch (Channel)
 80072ca:	683b      	ldr	r3, [r7, #0]
 80072cc:	2b0c      	cmp	r3, #12
 80072ce:	d841      	bhi.n	8007354 <HAL_TIM_IC_Start_IT+0x94>
 80072d0:	a201      	add	r2, pc, #4	; (adr r2, 80072d8 <HAL_TIM_IC_Start_IT+0x18>)
 80072d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072d6:	bf00      	nop
 80072d8:	0800730d 	.word	0x0800730d
 80072dc:	08007355 	.word	0x08007355
 80072e0:	08007355 	.word	0x08007355
 80072e4:	08007355 	.word	0x08007355
 80072e8:	0800731f 	.word	0x0800731f
 80072ec:	08007355 	.word	0x08007355
 80072f0:	08007355 	.word	0x08007355
 80072f4:	08007355 	.word	0x08007355
 80072f8:	08007331 	.word	0x08007331
 80072fc:	08007355 	.word	0x08007355
 8007300:	08007355 	.word	0x08007355
 8007304:	08007355 	.word	0x08007355
 8007308:	08007343 	.word	0x08007343
  {
    case TIM_CHANNEL_1:
    {       
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	687a      	ldr	r2, [r7, #4]
 8007312:	6812      	ldr	r2, [r2, #0]
 8007314:	68d2      	ldr	r2, [r2, #12]
 8007316:	f042 0202 	orr.w	r2, r2, #2
 800731a:	60da      	str	r2, [r3, #12]
    }
    break;
 800731c:	e01b      	b.n	8007356 <HAL_TIM_IC_Start_IT+0x96>
    
    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	687a      	ldr	r2, [r7, #4]
 8007324:	6812      	ldr	r2, [r2, #0]
 8007326:	68d2      	ldr	r2, [r2, #12]
 8007328:	f042 0204 	orr.w	r2, r2, #4
 800732c:	60da      	str	r2, [r3, #12]
    }
    break;
 800732e:	e012      	b.n	8007356 <HAL_TIM_IC_Start_IT+0x96>
    
    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	687a      	ldr	r2, [r7, #4]
 8007336:	6812      	ldr	r2, [r2, #0]
 8007338:	68d2      	ldr	r2, [r2, #12]
 800733a:	f042 0208 	orr.w	r2, r2, #8
 800733e:	60da      	str	r2, [r3, #12]
    }
    break;
 8007340:	e009      	b.n	8007356 <HAL_TIM_IC_Start_IT+0x96>
    
    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	687a      	ldr	r2, [r7, #4]
 8007348:	6812      	ldr	r2, [r2, #0]
 800734a:	68d2      	ldr	r2, [r2, #12]
 800734c:	f042 0210 	orr.w	r2, r2, #16
 8007350:	60da      	str	r2, [r3, #12]
    }
    break;
 8007352:	e000      	b.n	8007356 <HAL_TIM_IC_Start_IT+0x96>
    
    default:
    break;
 8007354:	bf00      	nop
  }  
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	2201      	movs	r2, #1
 800735c:	6839      	ldr	r1, [r7, #0]
 800735e:	4618      	mov	r0, r3
 8007360:	f000 fc04 	bl	8007b6c <TIM_CCxChannelCmd>
    
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);  
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	687a      	ldr	r2, [r7, #4]
 800736a:	6812      	ldr	r2, [r2, #0]
 800736c:	6812      	ldr	r2, [r2, #0]
 800736e:	f042 0201 	orr.w	r2, r2, #1
 8007372:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;  
 8007374:	2300      	movs	r3, #0
} 
 8007376:	4618      	mov	r0, r3
 8007378:	3708      	adds	r7, #8
 800737a:	46bd      	mov	sp, r7
 800737c:	bd80      	pop	{r7, pc}
 800737e:	bf00      	nop

08007380 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007380:	b580      	push	{r7, lr}
 8007382:	b082      	sub	sp, #8
 8007384:	af00      	add	r7, sp, #0
 8007386:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	691b      	ldr	r3, [r3, #16]
 800738e:	f003 0302 	and.w	r3, r3, #2
 8007392:	2b02      	cmp	r3, #2
 8007394:	d122      	bne.n	80073dc <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	68db      	ldr	r3, [r3, #12]
 800739c:	f003 0302 	and.w	r3, r3, #2
 80073a0:	2b02      	cmp	r3, #2
 80073a2:	d11b      	bne.n	80073dc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	f06f 0202 	mvn.w	r2, #2
 80073ac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	2201      	movs	r2, #1
 80073b2:	771a      	strb	r2, [r3, #28]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	699b      	ldr	r3, [r3, #24]
 80073ba:	f003 0303 	and.w	r3, r3, #3
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d003      	beq.n	80073ca <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 80073c2:	6878      	ldr	r0, [r7, #4]
 80073c4:	f001 fd6c 	bl	8008ea0 <HAL_TIM_IC_CaptureCallback>
 80073c8:	e005      	b.n	80073d6 <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80073ca:	6878      	ldr	r0, [r7, #4]
 80073cc:	f000 f9f0 	bl	80077b0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80073d0:	6878      	ldr	r0, [r7, #4]
 80073d2:	f000 f9f7 	bl	80077c4 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	2200      	movs	r2, #0
 80073da:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	691b      	ldr	r3, [r3, #16]
 80073e2:	f003 0304 	and.w	r3, r3, #4
 80073e6:	2b04      	cmp	r3, #4
 80073e8:	d122      	bne.n	8007430 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	68db      	ldr	r3, [r3, #12]
 80073f0:	f003 0304 	and.w	r3, r3, #4
 80073f4:	2b04      	cmp	r3, #4
 80073f6:	d11b      	bne.n	8007430 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	f06f 0204 	mvn.w	r2, #4
 8007400:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	2202      	movs	r2, #2
 8007406:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	699b      	ldr	r3, [r3, #24]
 800740e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007412:	2b00      	cmp	r3, #0
 8007414:	d003      	beq.n	800741e <HAL_TIM_IRQHandler+0x9e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8007416:	6878      	ldr	r0, [r7, #4]
 8007418:	f001 fd42 	bl	8008ea0 <HAL_TIM_IC_CaptureCallback>
 800741c:	e005      	b.n	800742a <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800741e:	6878      	ldr	r0, [r7, #4]
 8007420:	f000 f9c6 	bl	80077b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007424:	6878      	ldr	r0, [r7, #4]
 8007426:	f000 f9cd 	bl	80077c4 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	2200      	movs	r2, #0
 800742e:	771a      	strb	r2, [r3, #28]
    } 
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	691b      	ldr	r3, [r3, #16]
 8007436:	f003 0308 	and.w	r3, r3, #8
 800743a:	2b08      	cmp	r3, #8
 800743c:	d122      	bne.n	8007484 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	68db      	ldr	r3, [r3, #12]
 8007444:	f003 0308 	and.w	r3, r3, #8
 8007448:	2b08      	cmp	r3, #8
 800744a:	d11b      	bne.n	8007484 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	f06f 0208 	mvn.w	r2, #8
 8007454:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	2204      	movs	r2, #4
 800745a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	69db      	ldr	r3, [r3, #28]
 8007462:	f003 0303 	and.w	r3, r3, #3
 8007466:	2b00      	cmp	r3, #0
 8007468:	d003      	beq.n	8007472 <HAL_TIM_IRQHandler+0xf2>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800746a:	6878      	ldr	r0, [r7, #4]
 800746c:	f001 fd18 	bl	8008ea0 <HAL_TIM_IC_CaptureCallback>
 8007470:	e005      	b.n	800747e <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007472:	6878      	ldr	r0, [r7, #4]
 8007474:	f000 f99c 	bl	80077b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8007478:	6878      	ldr	r0, [r7, #4]
 800747a:	f000 f9a3 	bl	80077c4 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	2200      	movs	r2, #0
 8007482:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	691b      	ldr	r3, [r3, #16]
 800748a:	f003 0310 	and.w	r3, r3, #16
 800748e:	2b10      	cmp	r3, #16
 8007490:	d122      	bne.n	80074d8 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	68db      	ldr	r3, [r3, #12]
 8007498:	f003 0310 	and.w	r3, r3, #16
 800749c:	2b10      	cmp	r3, #16
 800749e:	d11b      	bne.n	80074d8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	f06f 0210 	mvn.w	r2, #16
 80074a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	2208      	movs	r2, #8
 80074ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	69db      	ldr	r3, [r3, #28]
 80074b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d003      	beq.n	80074c6 <HAL_TIM_IRQHandler+0x146>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80074be:	6878      	ldr	r0, [r7, #4]
 80074c0:	f001 fcee 	bl	8008ea0 <HAL_TIM_IC_CaptureCallback>
 80074c4:	e005      	b.n	80074d2 <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80074c6:	6878      	ldr	r0, [r7, #4]
 80074c8:	f000 f972 	bl	80077b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80074cc:	6878      	ldr	r0, [r7, #4]
 80074ce:	f000 f979 	bl	80077c4 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	2200      	movs	r2, #0
 80074d6:	771a      	strb	r2, [r3, #28]
    } 
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	691b      	ldr	r3, [r3, #16]
 80074de:	f003 0301 	and.w	r3, r3, #1
 80074e2:	2b01      	cmp	r3, #1
 80074e4:	d10e      	bne.n	8007504 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	68db      	ldr	r3, [r3, #12]
 80074ec:	f003 0301 	and.w	r3, r3, #1
 80074f0:	2b01      	cmp	r3, #1
 80074f2:	d107      	bne.n	8007504 <HAL_TIM_IRQHandler+0x184>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	f06f 0201 	mvn.w	r2, #1
 80074fc:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80074fe:	6878      	ldr	r0, [r7, #4]
 8007500:	f000 f94c 	bl	800779c <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	691b      	ldr	r3, [r3, #16]
 800750a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800750e:	2b80      	cmp	r3, #128	; 0x80
 8007510:	d10e      	bne.n	8007530 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	68db      	ldr	r3, [r3, #12]
 8007518:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800751c:	2b80      	cmp	r3, #128	; 0x80
 800751e:	d107      	bne.n	8007530 <HAL_TIM_IRQHandler+0x1b0>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007528:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800752a:	6878      	ldr	r0, [r7, #4]
 800752c:	f000 fba0 	bl	8007c70 <HAL_TIMEx_BreakCallback>
    }
  }

#if defined(TIM_FLAG_BREAK2)
  /* TIM Break input 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	691b      	ldr	r3, [r3, #16]
 8007536:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800753a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800753e:	d10e      	bne.n	800755e <HAL_TIM_IRQHandler+0x1de>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	68db      	ldr	r3, [r3, #12]
 8007546:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800754a:	2b80      	cmp	r3, #128	; 0x80
 800754c:	d107      	bne.n	800755e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8007556:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8007558:	6878      	ldr	r0, [r7, #4]
 800755a:	f000 fb93 	bl	8007c84 <HAL_TIMEx_Break2Callback>
    }
  }
#endif

  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	691b      	ldr	r3, [r3, #16]
 8007564:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007568:	2b40      	cmp	r3, #64	; 0x40
 800756a:	d10e      	bne.n	800758a <HAL_TIM_IRQHandler+0x20a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	68db      	ldr	r3, [r3, #12]
 8007572:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007576:	2b40      	cmp	r3, #64	; 0x40
 8007578:	d107      	bne.n	800758a <HAL_TIM_IRQHandler+0x20a>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007582:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8007584:	6878      	ldr	r0, [r7, #4]
 8007586:	f000 f927 	bl	80077d8 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	691b      	ldr	r3, [r3, #16]
 8007590:	f003 0320 	and.w	r3, r3, #32
 8007594:	2b20      	cmp	r3, #32
 8007596:	d10e      	bne.n	80075b6 <HAL_TIM_IRQHandler+0x236>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	68db      	ldr	r3, [r3, #12]
 800759e:	f003 0320 	and.w	r3, r3, #32
 80075a2:	2b20      	cmp	r3, #32
 80075a4:	d107      	bne.n	80075b6 <HAL_TIM_IRQHandler+0x236>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	f06f 0220 	mvn.w	r2, #32
 80075ae:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80075b0:	6878      	ldr	r0, [r7, #4]
 80075b2:	f000 fb53 	bl	8007c5c <HAL_TIMEx_CommutationCallback>
    }
  }
}
 80075b6:	bf00      	nop
 80075b8:	3708      	adds	r7, #8
 80075ba:	46bd      	mov	sp, r7
 80075bc:	bd80      	pop	{r7, pc}

080075be <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef* sConfig, uint32_t Channel)
{
 80075be:	b580      	push	{r7, lr}
 80075c0:	b084      	sub	sp, #16
 80075c2:	af00      	add	r7, sp, #0
 80075c4:	60f8      	str	r0, [r7, #12]
 80075c6:	60b9      	str	r1, [r7, #8]
 80075c8:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));
  
  __HAL_LOCK(htim);
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80075d0:	2b01      	cmp	r3, #1
 80075d2:	d101      	bne.n	80075d8 <HAL_TIM_IC_ConfigChannel+0x1a>
 80075d4:	2302      	movs	r3, #2
 80075d6:	e08a      	b.n	80076ee <HAL_TIM_IC_ConfigChannel+0x130>
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	2201      	movs	r2, #1
 80075dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  htim->State = HAL_TIM_STATE_BUSY;
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	2202      	movs	r2, #2
 80075e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  if (Channel == TIM_CHANNEL_1)
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d11b      	bne.n	8007626 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	6818      	ldr	r0, [r3, #0]
 80075f2:	68bb      	ldr	r3, [r7, #8]
 80075f4:	6819      	ldr	r1, [r3, #0]
 80075f6:	68bb      	ldr	r3, [r7, #8]
 80075f8:	685a      	ldr	r2, [r3, #4]
 80075fa:	68bb      	ldr	r3, [r7, #8]
 80075fc:	68db      	ldr	r3, [r3, #12]
 80075fe:	f000 f987 	bl	8007910 <TIM_TI1_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);
               
    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	68fa      	ldr	r2, [r7, #12]
 8007608:	6812      	ldr	r2, [r2, #0]
 800760a:	6992      	ldr	r2, [r2, #24]
 800760c:	f022 020c 	bic.w	r2, r2, #12
 8007610:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	68fa      	ldr	r2, [r7, #12]
 8007618:	6812      	ldr	r2, [r2, #0]
 800761a:	6991      	ldr	r1, [r2, #24]
 800761c:	68ba      	ldr	r2, [r7, #8]
 800761e:	6892      	ldr	r2, [r2, #8]
 8007620:	430a      	orrs	r2, r1
 8007622:	619a      	str	r2, [r3, #24]
 8007624:	e05a      	b.n	80076dc <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	2b04      	cmp	r3, #4
 800762a:	d11c      	bne.n	8007666 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
    
    TIM_TI2_SetConfig(htim->Instance, 
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	6818      	ldr	r0, [r3, #0]
 8007630:	68bb      	ldr	r3, [r7, #8]
 8007632:	6819      	ldr	r1, [r3, #0]
 8007634:	68bb      	ldr	r3, [r7, #8]
 8007636:	685a      	ldr	r2, [r3, #4]
 8007638:	68bb      	ldr	r3, [r7, #8]
 800763a:	68db      	ldr	r3, [r3, #12]
 800763c:	f000 f9d4 	bl	80079e8 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);
               
    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	68fa      	ldr	r2, [r7, #12]
 8007646:	6812      	ldr	r2, [r2, #0]
 8007648:	6992      	ldr	r2, [r2, #24]
 800764a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800764e:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	68fa      	ldr	r2, [r7, #12]
 8007656:	6812      	ldr	r2, [r2, #0]
 8007658:	6991      	ldr	r1, [r2, #24]
 800765a:	68ba      	ldr	r2, [r7, #8]
 800765c:	6892      	ldr	r2, [r2, #8]
 800765e:	0212      	lsls	r2, r2, #8
 8007660:	430a      	orrs	r2, r1
 8007662:	619a      	str	r2, [r3, #24]
 8007664:	e03a      	b.n	80076dc <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	2b08      	cmp	r3, #8
 800766a:	d11b      	bne.n	80076a4 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
    
    TIM_TI3_SetConfig(htim->Instance,  
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	6818      	ldr	r0, [r3, #0]
 8007670:	68bb      	ldr	r3, [r7, #8]
 8007672:	6819      	ldr	r1, [r3, #0]
 8007674:	68bb      	ldr	r3, [r7, #8]
 8007676:	685a      	ldr	r2, [r3, #4]
 8007678:	68bb      	ldr	r3, [r7, #8]
 800767a:	68db      	ldr	r3, [r3, #12]
 800767c:	f000 f9f5 	bl	8007a6a <TIM_TI3_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);
               
    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	68fa      	ldr	r2, [r7, #12]
 8007686:	6812      	ldr	r2, [r2, #0]
 8007688:	69d2      	ldr	r2, [r2, #28]
 800768a:	f022 020c 	bic.w	r2, r2, #12
 800768e:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	68fa      	ldr	r2, [r7, #12]
 8007696:	6812      	ldr	r2, [r2, #0]
 8007698:	69d1      	ldr	r1, [r2, #28]
 800769a:	68ba      	ldr	r2, [r7, #8]
 800769c:	6892      	ldr	r2, [r2, #8]
 800769e:	430a      	orrs	r2, r1
 80076a0:	61da      	str	r2, [r3, #28]
 80076a2:	e01b      	b.n	80076dc <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
    
    TIM_TI4_SetConfig(htim->Instance, 
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	6818      	ldr	r0, [r3, #0]
 80076a8:	68bb      	ldr	r3, [r7, #8]
 80076aa:	6819      	ldr	r1, [r3, #0]
 80076ac:	68bb      	ldr	r3, [r7, #8]
 80076ae:	685a      	ldr	r2, [r3, #4]
 80076b0:	68bb      	ldr	r3, [r7, #8]
 80076b2:	68db      	ldr	r3, [r3, #12]
 80076b4:	f000 fa19 	bl	8007aea <TIM_TI4_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);
               
    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	68fa      	ldr	r2, [r7, #12]
 80076be:	6812      	ldr	r2, [r2, #0]
 80076c0:	69d2      	ldr	r2, [r2, #28]
 80076c2:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80076c6:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	68fa      	ldr	r2, [r7, #12]
 80076ce:	6812      	ldr	r2, [r2, #0]
 80076d0:	69d1      	ldr	r1, [r2, #28]
 80076d2:	68ba      	ldr	r2, [r7, #8]
 80076d4:	6892      	ldr	r2, [r2, #8]
 80076d6:	0212      	lsls	r2, r2, #8
 80076d8:	430a      	orrs	r2, r1
 80076da:	61da      	str	r2, [r3, #28]
  }
  
  htim->State = HAL_TIM_STATE_READY;
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	2201      	movs	r2, #1
 80076e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    
  __HAL_UNLOCK(htim);
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	2200      	movs	r2, #0
 80076e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  return HAL_OK; 
 80076ec:	2300      	movs	r3, #0
}
 80076ee:	4618      	mov	r0, r3
 80076f0:	3710      	adds	r7, #16
 80076f2:	46bd      	mov	sp, r7
 80076f4:	bd80      	pop	{r7, pc}
	...

080076f8 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80076f8:	b480      	push	{r7}
 80076fa:	b085      	sub	sp, #20
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	6078      	str	r0, [r7, #4]
 8007700:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8007702:	2300      	movs	r3, #0
 8007704:	60fb      	str	r3, [r7, #12]
  
  __HAL_LOCK(htim);
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800770c:	2b01      	cmp	r3, #1
 800770e:	d101      	bne.n	8007714 <HAL_TIM_ReadCapturedValue+0x1c>
 8007710:	2302      	movs	r3, #2
 8007712:	e03d      	b.n	8007790 <HAL_TIM_ReadCapturedValue+0x98>
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	2201      	movs	r2, #1
 8007718:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  switch (Channel)
 800771c:	683b      	ldr	r3, [r7, #0]
 800771e:	2b0c      	cmp	r3, #12
 8007720:	d830      	bhi.n	8007784 <HAL_TIM_ReadCapturedValue+0x8c>
 8007722:	a201      	add	r2, pc, #4	; (adr r2, 8007728 <HAL_TIM_ReadCapturedValue+0x30>)
 8007724:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007728:	0800775d 	.word	0x0800775d
 800772c:	08007785 	.word	0x08007785
 8007730:	08007785 	.word	0x08007785
 8007734:	08007785 	.word	0x08007785
 8007738:	08007767 	.word	0x08007767
 800773c:	08007785 	.word	0x08007785
 8007740:	08007785 	.word	0x08007785
 8007744:	08007785 	.word	0x08007785
 8007748:	08007771 	.word	0x08007771
 800774c:	08007785 	.word	0x08007785
 8007750:	08007785 	.word	0x08007785
 8007754:	08007785 	.word	0x08007785
 8007758:	0800777b 	.word	0x0800777b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      
      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007762:	60fb      	str	r3, [r7, #12]
      
      break;
 8007764:	e00f      	b.n	8007786 <HAL_TIM_ReadCapturedValue+0x8e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      
      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800776c:	60fb      	str	r3, [r7, #12]
      
      break;
 800776e:	e00a      	b.n	8007786 <HAL_TIM_ReadCapturedValue+0x8e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      
      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007776:	60fb      	str	r3, [r7, #12]
      
      break;
 8007778:	e005      	b.n	8007786 <HAL_TIM_ReadCapturedValue+0x8e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      
      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007780:	60fb      	str	r3, [r7, #12]
      
      break;
 8007782:	e000      	b.n	8007786 <HAL_TIM_ReadCapturedValue+0x8e>
    }
    
  default:
    break;  
 8007784:	bf00      	nop
  }
     
  __HAL_UNLOCK(htim);  
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	2200      	movs	r2, #0
 800778a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  return tmpreg;
 800778e:	68fb      	ldr	r3, [r7, #12]
}
 8007790:	4618      	mov	r0, r3
 8007792:	3714      	adds	r7, #20
 8007794:	46bd      	mov	sp, r7
 8007796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800779a:	4770      	bx	lr

0800779c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800779c:	b480      	push	{r7}
 800779e:	b083      	sub	sp, #12
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
  
}
 80077a4:	bf00      	nop
 80077a6:	370c      	adds	r7, #12
 80077a8:	46bd      	mov	sp, r7
 80077aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ae:	4770      	bx	lr

080077b0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80077b0:	b480      	push	{r7}
 80077b2:	b083      	sub	sp, #12
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80077b8:	bf00      	nop
 80077ba:	370c      	adds	r7, #12
 80077bc:	46bd      	mov	sp, r7
 80077be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c2:	4770      	bx	lr

080077c4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80077c4:	b480      	push	{r7}
 80077c6:	b083      	sub	sp, #12
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80077cc:	bf00      	nop
 80077ce:	370c      	adds	r7, #12
 80077d0:	46bd      	mov	sp, r7
 80077d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d6:	4770      	bx	lr

080077d8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80077d8:	b480      	push	{r7}
 80077da:	b083      	sub	sp, #12
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80077e0:	bf00      	nop
 80077e2:	370c      	adds	r7, #12
 80077e4:	46bd      	mov	sp, r7
 80077e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ea:	4770      	bx	lr

080077ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM periheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80077ec:	b480      	push	{r7}
 80077ee:	b085      	sub	sp, #20
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	6078      	str	r0, [r7, #4]
 80077f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 80077f6:	2300      	movs	r3, #0
 80077f8:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	4a3c      	ldr	r2, [pc, #240]	; (80078f4 <TIM_Base_SetConfig+0x108>)
 8007804:	4293      	cmp	r3, r2
 8007806:	d00f      	beq.n	8007828 <TIM_Base_SetConfig+0x3c>
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800780e:	d00b      	beq.n	8007828 <TIM_Base_SetConfig+0x3c>
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	4a39      	ldr	r2, [pc, #228]	; (80078f8 <TIM_Base_SetConfig+0x10c>)
 8007814:	4293      	cmp	r3, r2
 8007816:	d007      	beq.n	8007828 <TIM_Base_SetConfig+0x3c>
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	4a38      	ldr	r2, [pc, #224]	; (80078fc <TIM_Base_SetConfig+0x110>)
 800781c:	4293      	cmp	r3, r2
 800781e:	d003      	beq.n	8007828 <TIM_Base_SetConfig+0x3c>
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	4a37      	ldr	r2, [pc, #220]	; (8007900 <TIM_Base_SetConfig+0x114>)
 8007824:	4293      	cmp	r3, r2
 8007826:	d108      	bne.n	800783a <TIM_Base_SetConfig+0x4e>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800782e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007830:	683b      	ldr	r3, [r7, #0]
 8007832:	685b      	ldr	r3, [r3, #4]
 8007834:	68fa      	ldr	r2, [r7, #12]
 8007836:	4313      	orrs	r3, r2
 8007838:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	4a2d      	ldr	r2, [pc, #180]	; (80078f4 <TIM_Base_SetConfig+0x108>)
 800783e:	4293      	cmp	r3, r2
 8007840:	d01b      	beq.n	800787a <TIM_Base_SetConfig+0x8e>
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007848:	d017      	beq.n	800787a <TIM_Base_SetConfig+0x8e>
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	4a2a      	ldr	r2, [pc, #168]	; (80078f8 <TIM_Base_SetConfig+0x10c>)
 800784e:	4293      	cmp	r3, r2
 8007850:	d013      	beq.n	800787a <TIM_Base_SetConfig+0x8e>
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	4a29      	ldr	r2, [pc, #164]	; (80078fc <TIM_Base_SetConfig+0x110>)
 8007856:	4293      	cmp	r3, r2
 8007858:	d00f      	beq.n	800787a <TIM_Base_SetConfig+0x8e>
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	4a28      	ldr	r2, [pc, #160]	; (8007900 <TIM_Base_SetConfig+0x114>)
 800785e:	4293      	cmp	r3, r2
 8007860:	d00b      	beq.n	800787a <TIM_Base_SetConfig+0x8e>
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	4a27      	ldr	r2, [pc, #156]	; (8007904 <TIM_Base_SetConfig+0x118>)
 8007866:	4293      	cmp	r3, r2
 8007868:	d007      	beq.n	800787a <TIM_Base_SetConfig+0x8e>
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	4a26      	ldr	r2, [pc, #152]	; (8007908 <TIM_Base_SetConfig+0x11c>)
 800786e:	4293      	cmp	r3, r2
 8007870:	d003      	beq.n	800787a <TIM_Base_SetConfig+0x8e>
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	4a25      	ldr	r2, [pc, #148]	; (800790c <TIM_Base_SetConfig+0x120>)
 8007876:	4293      	cmp	r3, r2
 8007878:	d108      	bne.n	800788c <TIM_Base_SetConfig+0xa0>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007880:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007882:	683b      	ldr	r3, [r7, #0]
 8007884:	68db      	ldr	r3, [r3, #12]
 8007886:	68fa      	ldr	r2, [r7, #12]
 8007888:	4313      	orrs	r3, r2
 800788a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007892:	683b      	ldr	r3, [r7, #0]
 8007894:	695b      	ldr	r3, [r3, #20]
 8007896:	4313      	orrs	r3, r2
 8007898:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	68fa      	ldr	r2, [r7, #12]
 800789e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80078a0:	683b      	ldr	r3, [r7, #0]
 80078a2:	689a      	ldr	r2, [r3, #8]
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	681a      	ldr	r2, [r3, #0]
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	629a      	str	r2, [r3, #40]	; 0x28
    
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	4a10      	ldr	r2, [pc, #64]	; (80078f4 <TIM_Base_SetConfig+0x108>)
 80078b4:	4293      	cmp	r3, r2
 80078b6:	d00f      	beq.n	80078d8 <TIM_Base_SetConfig+0xec>
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	4a11      	ldr	r2, [pc, #68]	; (8007900 <TIM_Base_SetConfig+0x114>)
 80078bc:	4293      	cmp	r3, r2
 80078be:	d00b      	beq.n	80078d8 <TIM_Base_SetConfig+0xec>
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	4a10      	ldr	r2, [pc, #64]	; (8007904 <TIM_Base_SetConfig+0x118>)
 80078c4:	4293      	cmp	r3, r2
 80078c6:	d007      	beq.n	80078d8 <TIM_Base_SetConfig+0xec>
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	4a0f      	ldr	r2, [pc, #60]	; (8007908 <TIM_Base_SetConfig+0x11c>)
 80078cc:	4293      	cmp	r3, r2
 80078ce:	d003      	beq.n	80078d8 <TIM_Base_SetConfig+0xec>
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	4a0e      	ldr	r2, [pc, #56]	; (800790c <TIM_Base_SetConfig+0x120>)
 80078d4:	4293      	cmp	r3, r2
 80078d6:	d103      	bne.n	80078e0 <TIM_Base_SetConfig+0xf4>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80078d8:	683b      	ldr	r3, [r7, #0]
 80078da:	691a      	ldr	r2, [r3, #16]
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	2201      	movs	r2, #1
 80078e4:	615a      	str	r2, [r3, #20]
}
 80078e6:	bf00      	nop
 80078e8:	3714      	adds	r7, #20
 80078ea:	46bd      	mov	sp, r7
 80078ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f0:	4770      	bx	lr
 80078f2:	bf00      	nop
 80078f4:	40012c00 	.word	0x40012c00
 80078f8:	40000400 	.word	0x40000400
 80078fc:	40000800 	.word	0x40000800
 8007900:	40013400 	.word	0x40013400
 8007904:	40014000 	.word	0x40014000
 8007908:	40014400 	.word	0x40014400
 800790c:	40014800 	.word	0x40014800

08007910 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be 
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007910:	b480      	push	{r7}
 8007912:	b087      	sub	sp, #28
 8007914:	af00      	add	r7, sp, #0
 8007916:	60f8      	str	r0, [r7, #12]
 8007918:	60b9      	str	r1, [r7, #8]
 800791a:	607a      	str	r2, [r7, #4]
 800791c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 800791e:	2300      	movs	r3, #0
 8007920:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8007922:	2300      	movs	r3, #0
 8007924:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	6a1b      	ldr	r3, [r3, #32]
 800792a:	f023 0201 	bic.w	r2, r3, #1
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	699b      	ldr	r3, [r3, #24]
 8007936:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	6a1b      	ldr	r3, [r3, #32]
 800793c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	4a24      	ldr	r2, [pc, #144]	; (80079d4 <TIM_TI1_SetConfig+0xc4>)
 8007942:	4293      	cmp	r3, r2
 8007944:	d013      	beq.n	800796e <TIM_TI1_SetConfig+0x5e>
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800794c:	d00f      	beq.n	800796e <TIM_TI1_SetConfig+0x5e>
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	4a21      	ldr	r2, [pc, #132]	; (80079d8 <TIM_TI1_SetConfig+0xc8>)
 8007952:	4293      	cmp	r3, r2
 8007954:	d00b      	beq.n	800796e <TIM_TI1_SetConfig+0x5e>
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	4a20      	ldr	r2, [pc, #128]	; (80079dc <TIM_TI1_SetConfig+0xcc>)
 800795a:	4293      	cmp	r3, r2
 800795c:	d007      	beq.n	800796e <TIM_TI1_SetConfig+0x5e>
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	4a1f      	ldr	r2, [pc, #124]	; (80079e0 <TIM_TI1_SetConfig+0xd0>)
 8007962:	4293      	cmp	r3, r2
 8007964:	d003      	beq.n	800796e <TIM_TI1_SetConfig+0x5e>
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	4a1e      	ldr	r2, [pc, #120]	; (80079e4 <TIM_TI1_SetConfig+0xd4>)
 800796a:	4293      	cmp	r3, r2
 800796c:	d101      	bne.n	8007972 <TIM_TI1_SetConfig+0x62>
 800796e:	2301      	movs	r3, #1
 8007970:	e000      	b.n	8007974 <TIM_TI1_SetConfig+0x64>
 8007972:	2300      	movs	r3, #0
 8007974:	2b00      	cmp	r3, #0
 8007976:	d008      	beq.n	800798a <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007978:	697b      	ldr	r3, [r7, #20]
 800797a:	f023 0303 	bic.w	r3, r3, #3
 800797e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007980:	697a      	ldr	r2, [r7, #20]
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	4313      	orrs	r3, r2
 8007986:	617b      	str	r3, [r7, #20]
 8007988:	e003      	b.n	8007992 <TIM_TI1_SetConfig+0x82>
  } 
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800798a:	697b      	ldr	r3, [r7, #20]
 800798c:	f043 0301 	orr.w	r3, r3, #1
 8007990:	617b      	str	r3, [r7, #20]
  }
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007992:	697b      	ldr	r3, [r7, #20]
 8007994:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007998:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800799a:	683b      	ldr	r3, [r7, #0]
 800799c:	011b      	lsls	r3, r3, #4
 800799e:	b2db      	uxtb	r3, r3
 80079a0:	697a      	ldr	r2, [r7, #20]
 80079a2:	4313      	orrs	r3, r2
 80079a4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80079a6:	693b      	ldr	r3, [r7, #16]
 80079a8:	f023 030a 	bic.w	r3, r3, #10
 80079ac:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80079ae:	68bb      	ldr	r3, [r7, #8]
 80079b0:	f003 030a 	and.w	r3, r3, #10
 80079b4:	693a      	ldr	r2, [r7, #16]
 80079b6:	4313      	orrs	r3, r2
 80079b8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	697a      	ldr	r2, [r7, #20]
 80079be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	693a      	ldr	r2, [r7, #16]
 80079c4:	621a      	str	r2, [r3, #32]
}
 80079c6:	bf00      	nop
 80079c8:	371c      	adds	r7, #28
 80079ca:	46bd      	mov	sp, r7
 80079cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d0:	4770      	bx	lr
 80079d2:	bf00      	nop
 80079d4:	40012c00 	.word	0x40012c00
 80079d8:	40000400 	.word	0x40000400
 80079dc:	40000800 	.word	0x40000800
 80079e0:	40013400 	.word	0x40013400
 80079e4:	40014000 	.word	0x40014000

080079e8 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be 
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80079e8:	b480      	push	{r7}
 80079ea:	b087      	sub	sp, #28
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	60f8      	str	r0, [r7, #12]
 80079f0:	60b9      	str	r1, [r7, #8]
 80079f2:	607a      	str	r2, [r7, #4]
 80079f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 80079f6:	2300      	movs	r3, #0
 80079f8:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 80079fa:	2300      	movs	r3, #0
 80079fc:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	6a1b      	ldr	r3, [r3, #32]
 8007a02:	f023 0210 	bic.w	r2, r3, #16
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	699b      	ldr	r3, [r3, #24]
 8007a0e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	6a1b      	ldr	r3, [r3, #32]
 8007a14:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007a16:	697b      	ldr	r3, [r7, #20]
 8007a18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a1c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	021b      	lsls	r3, r3, #8
 8007a22:	697a      	ldr	r2, [r7, #20]
 8007a24:	4313      	orrs	r3, r2
 8007a26:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007a28:	697b      	ldr	r3, [r7, #20]
 8007a2a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007a2e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007a30:	683b      	ldr	r3, [r7, #0]
 8007a32:	031b      	lsls	r3, r3, #12
 8007a34:	b29b      	uxth	r3, r3
 8007a36:	697a      	ldr	r2, [r7, #20]
 8007a38:	4313      	orrs	r3, r2
 8007a3a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007a3c:	693b      	ldr	r3, [r7, #16]
 8007a3e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007a42:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007a44:	68bb      	ldr	r3, [r7, #8]
 8007a46:	011b      	lsls	r3, r3, #4
 8007a48:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8007a4c:	693a      	ldr	r2, [r7, #16]
 8007a4e:	4313      	orrs	r3, r2
 8007a50:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	697a      	ldr	r2, [r7, #20]
 8007a56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	693a      	ldr	r2, [r7, #16]
 8007a5c:	621a      	str	r2, [r3, #32]
}
 8007a5e:	bf00      	nop
 8007a60:	371c      	adds	r7, #28
 8007a62:	46bd      	mov	sp, r7
 8007a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a68:	4770      	bx	lr

08007a6a <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be 
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007a6a:	b480      	push	{r7}
 8007a6c:	b087      	sub	sp, #28
 8007a6e:	af00      	add	r7, sp, #0
 8007a70:	60f8      	str	r0, [r7, #12]
 8007a72:	60b9      	str	r1, [r7, #8]
 8007a74:	607a      	str	r2, [r7, #4]
 8007a76:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 8007a78:	2300      	movs	r3, #0
 8007a7a:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8007a7c:	2300      	movs	r3, #0
 8007a7e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	6a1b      	ldr	r3, [r3, #32]
 8007a84:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	69db      	ldr	r3, [r3, #28]
 8007a90:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	6a1b      	ldr	r3, [r3, #32]
 8007a96:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007a98:	697b      	ldr	r3, [r7, #20]
 8007a9a:	f023 0303 	bic.w	r3, r3, #3
 8007a9e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8007aa0:	697a      	ldr	r2, [r7, #20]
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	4313      	orrs	r3, r2
 8007aa6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007aa8:	697b      	ldr	r3, [r7, #20]
 8007aaa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007aae:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007ab0:	683b      	ldr	r3, [r7, #0]
 8007ab2:	011b      	lsls	r3, r3, #4
 8007ab4:	b2db      	uxtb	r3, r3
 8007ab6:	697a      	ldr	r2, [r7, #20]
 8007ab8:	4313      	orrs	r3, r2
 8007aba:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007abc:	693b      	ldr	r3, [r7, #16]
 8007abe:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8007ac2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007ac4:	68bb      	ldr	r3, [r7, #8]
 8007ac6:	021b      	lsls	r3, r3, #8
 8007ac8:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8007acc:	693a      	ldr	r2, [r7, #16]
 8007ace:	4313      	orrs	r3, r2
 8007ad0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	697a      	ldr	r2, [r7, #20]
 8007ad6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	693a      	ldr	r2, [r7, #16]
 8007adc:	621a      	str	r2, [r3, #32]
}
 8007ade:	bf00      	nop
 8007ae0:	371c      	adds	r7, #28
 8007ae2:	46bd      	mov	sp, r7
 8007ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae8:	4770      	bx	lr

08007aea <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007aea:	b480      	push	{r7}
 8007aec:	b087      	sub	sp, #28
 8007aee:	af00      	add	r7, sp, #0
 8007af0:	60f8      	str	r0, [r7, #12]
 8007af2:	60b9      	str	r1, [r7, #8]
 8007af4:	607a      	str	r2, [r7, #4]
 8007af6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 8007af8:	2300      	movs	r3, #0
 8007afa:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8007afc:	2300      	movs	r3, #0
 8007afe:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	6a1b      	ldr	r3, [r3, #32]
 8007b04:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	69db      	ldr	r3, [r3, #28]
 8007b10:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	6a1b      	ldr	r3, [r3, #32]
 8007b16:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007b18:	697b      	ldr	r3, [r7, #20]
 8007b1a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007b1e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	021b      	lsls	r3, r3, #8
 8007b24:	697a      	ldr	r2, [r7, #20]
 8007b26:	4313      	orrs	r3, r2
 8007b28:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007b2a:	697b      	ldr	r3, [r7, #20]
 8007b2c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007b30:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007b32:	683b      	ldr	r3, [r7, #0]
 8007b34:	031b      	lsls	r3, r3, #12
 8007b36:	b29b      	uxth	r3, r3
 8007b38:	697a      	ldr	r2, [r7, #20]
 8007b3a:	4313      	orrs	r3, r2
 8007b3c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007b3e:	693b      	ldr	r3, [r7, #16]
 8007b40:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8007b44:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007b46:	68bb      	ldr	r3, [r7, #8]
 8007b48:	031b      	lsls	r3, r3, #12
 8007b4a:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8007b4e:	693a      	ldr	r2, [r7, #16]
 8007b50:	4313      	orrs	r3, r2
 8007b52:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	697a      	ldr	r2, [r7, #20]
 8007b58:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	693a      	ldr	r2, [r7, #16]
 8007b5e:	621a      	str	r2, [r3, #32]
}
 8007b60:	bf00      	nop
 8007b62:	371c      	adds	r7, #28
 8007b64:	46bd      	mov	sp, r7
 8007b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6a:	4770      	bx	lr

08007b6c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007b6c:	b480      	push	{r7}
 8007b6e:	b087      	sub	sp, #28
 8007b70:	af00      	add	r7, sp, #0
 8007b72:	60f8      	str	r0, [r7, #12]
 8007b74:	60b9      	str	r1, [r7, #8]
 8007b76:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8007b78:	2300      	movs	r3, #0
 8007b7a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8007b7c:	2201      	movs	r2, #1
 8007b7e:	68bb      	ldr	r3, [r7, #8]
 8007b80:	fa02 f303 	lsl.w	r3, r2, r3
 8007b84:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	6a1a      	ldr	r2, [r3, #32]
 8007b8a:	697b      	ldr	r3, [r7, #20]
 8007b8c:	43db      	mvns	r3, r3
 8007b8e:	401a      	ands	r2, r3
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	6a1a      	ldr	r2, [r3, #32]
 8007b98:	6879      	ldr	r1, [r7, #4]
 8007b9a:	68bb      	ldr	r3, [r7, #8]
 8007b9c:	fa01 f303 	lsl.w	r3, r1, r3
 8007ba0:	431a      	orrs	r2, r3
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	621a      	str	r2, [r3, #32]
}
 8007ba6:	bf00      	nop
 8007ba8:	371c      	adds	r7, #28
 8007baa:	46bd      	mov	sp, r7
 8007bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb0:	4770      	bx	lr
	...

08007bb4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, 
                                                      TIM_MasterConfigTypeDef * sMasterConfig)
{
 8007bb4:	b480      	push	{r7}
 8007bb6:	b085      	sub	sp, #20
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	6078      	str	r0, [r7, #4]
 8007bbc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007bc4:	2b01      	cmp	r3, #1
 8007bc6:	d101      	bne.n	8007bcc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007bc8:	2302      	movs	r3, #2
 8007bca:	e03d      	b.n	8007c48 <HAL_TIMEx_MasterConfigSynchronization+0x94>
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	2201      	movs	r2, #1
 8007bd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	685b      	ldr	r3, [r3, #4]
 8007bda:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	689b      	ldr	r3, [r3, #8]
 8007be2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2U */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	4a1a      	ldr	r2, [pc, #104]	; (8007c54 <HAL_TIMEx_MasterConfigSynchronization+0xa0>)
 8007bea:	4293      	cmp	r3, r2
 8007bec:	d004      	beq.n	8007bf8 <HAL_TIMEx_MasterConfigSynchronization+0x44>
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	4a19      	ldr	r2, [pc, #100]	; (8007c58 <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 8007bf4:	4293      	cmp	r3, r2
 8007bf6:	d108      	bne.n	8007c0a <HAL_TIMEx_MasterConfigSynchronization+0x56>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
    
    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007bfe:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007c00:	683b      	ldr	r3, [r7, #0]
 8007c02:	685b      	ldr	r3, [r3, #4]
 8007c04:	68fa      	ldr	r2, [r7, #12]
 8007c06:	4313      	orrs	r3, r2
 8007c08:	60fb      	str	r3, [r7, #12]
  }
  
  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c10:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007c12:	683b      	ldr	r3, [r7, #0]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	68fa      	ldr	r2, [r7, #12]
 8007c18:	4313      	orrs	r3, r2
 8007c1a:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8007c1c:	68bb      	ldr	r3, [r7, #8]
 8007c1e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007c22:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007c24:	683b      	ldr	r3, [r7, #0]
 8007c26:	689b      	ldr	r3, [r3, #8]
 8007c28:	68ba      	ldr	r2, [r7, #8]
 8007c2a:	4313      	orrs	r3, r2
 8007c2c:	60bb      	str	r3, [r7, #8]
  
  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	68fa      	ldr	r2, [r7, #12]
 8007c34:	605a      	str	r2, [r3, #4]
  
  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	68ba      	ldr	r2, [r7, #8]
 8007c3c:	609a      	str	r2, [r3, #8]

  __HAL_UNLOCK(htim);
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	2200      	movs	r2, #0
 8007c42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  return HAL_OK;
 8007c46:	2300      	movs	r3, #0
} 
 8007c48:	4618      	mov	r0, r3
 8007c4a:	3714      	adds	r7, #20
 8007c4c:	46bd      	mov	sp, r7
 8007c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c52:	4770      	bx	lr
 8007c54:	40012c00 	.word	0x40012c00
 8007c58:	40013400 	.word	0x40013400

08007c5c <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8007c5c:	b480      	push	{r7}
 8007c5e:	b083      	sub	sp, #12
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8007c64:	bf00      	nop
 8007c66:	370c      	adds	r7, #12
 8007c68:	46bd      	mov	sp, r7
 8007c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c6e:	4770      	bx	lr

08007c70 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007c70:	b480      	push	{r7}
 8007c72:	b083      	sub	sp, #12
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007c78:	bf00      	nop
 8007c7a:	370c      	adds	r7, #12
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c82:	4770      	bx	lr

08007c84 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007c84:	b480      	push	{r7}
 8007c86:	b083      	sub	sp, #12
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007c8c:	bf00      	nop
 8007c8e:	370c      	adds	r7, #12
 8007c90:	46bd      	mov	sp, r7
 8007c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c96:	4770      	bx	lr

08007c98 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007c98:	b580      	push	{r7, lr}
 8007c9a:	b082      	sub	sp, #8
 8007c9c:	af00      	add	r7, sp, #0
 8007c9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d101      	bne.n	8007caa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007ca6:	2301      	movs	r3, #1
 8007ca8:	e043      	b.n	8007d32 <HAL_UART_Init+0x9a>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 8007cb0:	b2db      	uxtb	r3, r3
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d106      	bne.n	8007cc4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	2200      	movs	r2, #0
 8007cba:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007cbe:	6878      	ldr	r0, [r7, #4]
 8007cc0:	f002 fc1c 	bl	800a4fc <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	2224      	movs	r2, #36	; 0x24
 8007cc8:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	687a      	ldr	r2, [r7, #4]
 8007cd2:	6812      	ldr	r2, [r2, #0]
 8007cd4:	6812      	ldr	r2, [r2, #0]
 8007cd6:	f022 0201 	bic.w	r2, r2, #1
 8007cda:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007cdc:	6878      	ldr	r0, [r7, #4]
 8007cde:	f000 f9f9 	bl	80080d4 <UART_SetConfig>
 8007ce2:	4603      	mov	r3, r0
 8007ce4:	2b01      	cmp	r3, #1
 8007ce6:	d101      	bne.n	8007cec <HAL_UART_Init+0x54>
  {
    return HAL_ERROR;
 8007ce8:	2301      	movs	r3, #1
 8007cea:	e022      	b.n	8007d32 <HAL_UART_Init+0x9a>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d002      	beq.n	8007cfa <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8007cf4:	6878      	ldr	r0, [r7, #4]
 8007cf6:	f000 fbeb 	bl	80084d0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	687a      	ldr	r2, [r7, #4]
 8007d00:	6812      	ldr	r2, [r2, #0]
 8007d02:	6852      	ldr	r2, [r2, #4]
 8007d04:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007d08:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	687a      	ldr	r2, [r7, #4]
 8007d10:	6812      	ldr	r2, [r2, #0]
 8007d12:	6892      	ldr	r2, [r2, #8]
 8007d14:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007d18:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	687a      	ldr	r2, [r7, #4]
 8007d20:	6812      	ldr	r2, [r2, #0]
 8007d22:	6812      	ldr	r2, [r2, #0]
 8007d24:	f042 0201 	orr.w	r2, r2, #1
 8007d28:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007d2a:	6878      	ldr	r0, [r7, #4]
 8007d2c:	f000 fc72 	bl	8008614 <UART_CheckIdleState>
 8007d30:	4603      	mov	r3, r0
}
 8007d32:	4618      	mov	r0, r3
 8007d34:	3708      	adds	r7, #8
 8007d36:	46bd      	mov	sp, r7
 8007d38:	bd80      	pop	{r7, pc}

08007d3a <HAL_UART_Transmit>:
  * @param Size Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007d3a:	b580      	push	{r7, lr}
 8007d3c:	b088      	sub	sp, #32
 8007d3e:	af02      	add	r7, sp, #8
 8007d40:	60f8      	str	r0, [r7, #12]
 8007d42:	60b9      	str	r1, [r7, #8]
 8007d44:	603b      	str	r3, [r7, #0]
 8007d46:	4613      	mov	r3, r2
 8007d48:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 8007d4a:	2300      	movs	r3, #0
 8007d4c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 8007d54:	b2db      	uxtb	r3, r3
 8007d56:	2b20      	cmp	r3, #32
 8007d58:	d177      	bne.n	8007e4a <HAL_UART_Transmit+0x110>
  {
    if((pData == NULL ) || (Size == 0U))
 8007d5a:	68bb      	ldr	r3, [r7, #8]
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d002      	beq.n	8007d66 <HAL_UART_Transmit+0x2c>
 8007d60:	88fb      	ldrh	r3, [r7, #6]
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d101      	bne.n	8007d6a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007d66:	2301      	movs	r3, #1
 8007d68:	e070      	b.n	8007e4c <HAL_UART_Transmit+0x112>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8007d70:	2b01      	cmp	r3, #1
 8007d72:	d101      	bne.n	8007d78 <HAL_UART_Transmit+0x3e>
 8007d74:	2302      	movs	r3, #2
 8007d76:	e069      	b.n	8007e4c <HAL_UART_Transmit+0x112>
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	2201      	movs	r2, #1
 8007d7c:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	2200      	movs	r2, #0
 8007d84:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	2221      	movs	r2, #33	; 0x21
 8007d8a:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8007d8e:	f7fb fbb1 	bl	80034f4 <HAL_GetTick>
 8007d92:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	88fa      	ldrh	r2, [r7, #6]
 8007d98:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	88fa      	ldrh	r2, [r7, #6]
 8007da0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 8007da4:	e034      	b.n	8007e10 <HAL_UART_Transmit+0xd6>
    {
      huart->TxXferCount--;
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007dac:	b29b      	uxth	r3, r3
 8007dae:	3b01      	subs	r3, #1
 8007db0:	b29a      	uxth	r2, r3
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007db8:	683b      	ldr	r3, [r7, #0]
 8007dba:	9300      	str	r3, [sp, #0]
 8007dbc:	697b      	ldr	r3, [r7, #20]
 8007dbe:	2200      	movs	r2, #0
 8007dc0:	2180      	movs	r1, #128	; 0x80
 8007dc2:	68f8      	ldr	r0, [r7, #12]
 8007dc4:	f000 fc6f 	bl	80086a6 <UART_WaitOnFlagUntilTimeout>
 8007dc8:	4603      	mov	r3, r0
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d001      	beq.n	8007dd2 <HAL_UART_Transmit+0x98>
      {
        return HAL_TIMEOUT;
 8007dce:	2303      	movs	r3, #3
 8007dd0:	e03c      	b.n	8007e4c <HAL_UART_Transmit+0x112>
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	689b      	ldr	r3, [r3, #8]
 8007dd6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007dda:	d111      	bne.n	8007e00 <HAL_UART_Transmit+0xc6>
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	691b      	ldr	r3, [r3, #16]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d10d      	bne.n	8007e00 <HAL_UART_Transmit+0xc6>
      {
        tmp = (uint16_t*) pData;
 8007de4:	68bb      	ldr	r3, [r7, #8]
 8007de6:	613b      	str	r3, [r7, #16]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	693a      	ldr	r2, [r7, #16]
 8007dee:	8812      	ldrh	r2, [r2, #0]
 8007df0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007df4:	b292      	uxth	r2, r2
 8007df6:	851a      	strh	r2, [r3, #40]	; 0x28
        pData += 2U;
 8007df8:	68bb      	ldr	r3, [r7, #8]
 8007dfa:	3302      	adds	r3, #2
 8007dfc:	60bb      	str	r3, [r7, #8]
 8007dfe:	e007      	b.n	8007e10 <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	681a      	ldr	r2, [r3, #0]
 8007e04:	68bb      	ldr	r3, [r7, #8]
 8007e06:	1c59      	adds	r1, r3, #1
 8007e08:	60b9      	str	r1, [r7, #8]
 8007e0a:	781b      	ldrb	r3, [r3, #0]
 8007e0c:	b29b      	uxth	r3, r3
 8007e0e:	8513      	strh	r3, [r2, #40]	; 0x28
    while(huart->TxXferCount > 0U)
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007e16:	b29b      	uxth	r3, r3
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d1c4      	bne.n	8007da6 <HAL_UART_Transmit+0x6c>
      }
    }
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007e1c:	683b      	ldr	r3, [r7, #0]
 8007e1e:	9300      	str	r3, [sp, #0]
 8007e20:	697b      	ldr	r3, [r7, #20]
 8007e22:	2200      	movs	r2, #0
 8007e24:	2140      	movs	r1, #64	; 0x40
 8007e26:	68f8      	ldr	r0, [r7, #12]
 8007e28:	f000 fc3d 	bl	80086a6 <UART_WaitOnFlagUntilTimeout>
 8007e2c:	4603      	mov	r3, r0
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d001      	beq.n	8007e36 <HAL_UART_Transmit+0xfc>
    {
      return HAL_TIMEOUT;
 8007e32:	2303      	movs	r3, #3
 8007e34:	e00a      	b.n	8007e4c <HAL_UART_Transmit+0x112>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	2220      	movs	r2, #32
 8007e3a:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	2200      	movs	r2, #0
 8007e42:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    return HAL_OK;
 8007e46:	2300      	movs	r3, #0
 8007e48:	e000      	b.n	8007e4c <HAL_UART_Transmit+0x112>
  }
  else
  {
    return HAL_BUSY;
 8007e4a:	2302      	movs	r3, #2
  }
}
 8007e4c:	4618      	mov	r0, r3
 8007e4e:	3718      	adds	r7, #24
 8007e50:	46bd      	mov	sp, r7
 8007e52:	bd80      	pop	{r7, pc}

08007e54 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007e54:	b580      	push	{r7, lr}
 8007e56:	b086      	sub	sp, #24
 8007e58:	af00      	add	r7, sp, #0
 8007e5a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	69db      	ldr	r3, [r3, #28]
 8007e62:	617b      	str	r3, [r7, #20]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	613b      	str	r3, [r7, #16]
  uint32_t cr3its;
  uint32_t errorflags;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8007e6c:	697b      	ldr	r3, [r7, #20]
 8007e6e:	f003 030f 	and.w	r3, r3, #15
 8007e72:	60fb      	str	r3, [r7, #12]
  if (errorflags == RESET)
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d10d      	bne.n	8007e96 <HAL_UART_IRQHandler+0x42>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007e7a:	697b      	ldr	r3, [r7, #20]
 8007e7c:	f003 0320 	and.w	r3, r3, #32
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d008      	beq.n	8007e96 <HAL_UART_IRQHandler+0x42>
 8007e84:	693b      	ldr	r3, [r7, #16]
 8007e86:	f003 0320 	and.w	r3, r3, #32
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d003      	beq.n	8007e96 <HAL_UART_IRQHandler+0x42>
    {
      UART_Receive_IT(huart);
 8007e8e:	6878      	ldr	r0, [r7, #4]
 8007e90:	f000 fcf7 	bl	8008882 <UART_Receive_IT>
      return;
 8007e94:	e0fa      	b.n	800808c <HAL_UART_IRQHandler+0x238>
    }
  }  

  /* If some errors occur */
  cr3its = READ_REG(huart->Instance->CR3);
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	689b      	ldr	r3, [r3, #8]
 8007e9c:	60bb      	str	r3, [r7, #8]
  if(   (errorflags != RESET)
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	f000 80ba 	beq.w	800801a <HAL_UART_IRQHandler+0x1c6>
     && (   ((cr3its & USART_CR3_EIE) != RESET)
 8007ea6:	68bb      	ldr	r3, [r7, #8]
 8007ea8:	f003 0301 	and.w	r3, r3, #1
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d105      	bne.n	8007ebc <HAL_UART_IRQHandler+0x68>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 8007eb0:	693b      	ldr	r3, [r7, #16]
 8007eb2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	f000 80af 	beq.w	800801a <HAL_UART_IRQHandler+0x1c6>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007ebc:	697b      	ldr	r3, [r7, #20]
 8007ebe:	f003 0301 	and.w	r3, r3, #1
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d00e      	beq.n	8007ee4 <HAL_UART_IRQHandler+0x90>
 8007ec6:	693b      	ldr	r3, [r7, #16]
 8007ec8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d009      	beq.n	8007ee4 <HAL_UART_IRQHandler+0x90>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_PEF);
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	2201      	movs	r2, #1
 8007ed6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007edc:	f043 0201 	orr.w	r2, r3, #1
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007ee4:	697b      	ldr	r3, [r7, #20]
 8007ee6:	f003 0302 	and.w	r3, r3, #2
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d00e      	beq.n	8007f0c <HAL_UART_IRQHandler+0xb8>
 8007eee:	68bb      	ldr	r3, [r7, #8]
 8007ef0:	f003 0301 	and.w	r3, r3, #1
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d009      	beq.n	8007f0c <HAL_UART_IRQHandler+0xb8>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	2202      	movs	r2, #2
 8007efe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007f04:	f043 0204 	orr.w	r2, r3, #4
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007f0c:	697b      	ldr	r3, [r7, #20]
 8007f0e:	f003 0304 	and.w	r3, r3, #4
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d00e      	beq.n	8007f34 <HAL_UART_IRQHandler+0xe0>
 8007f16:	68bb      	ldr	r3, [r7, #8]
 8007f18:	f003 0301 	and.w	r3, r3, #1
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d009      	beq.n	8007f34 <HAL_UART_IRQHandler+0xe0>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_NEF);
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	2204      	movs	r2, #4
 8007f26:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007f2c:	f043 0202 	orr.w	r2, r3, #2
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	66da      	str	r2, [r3, #108]	; 0x6c
    }
    
    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 8007f34:	697b      	ldr	r3, [r7, #20]
 8007f36:	f003 0308 	and.w	r3, r3, #8
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d013      	beq.n	8007f66 <HAL_UART_IRQHandler+0x112>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8007f3e:	693b      	ldr	r3, [r7, #16]
 8007f40:	f003 0320 	and.w	r3, r3, #32
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d104      	bne.n	8007f52 <HAL_UART_IRQHandler+0xfe>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8007f48:	68bb      	ldr	r3, [r7, #8]
 8007f4a:	f003 0301 	and.w	r3, r3, #1
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d009      	beq.n	8007f66 <HAL_UART_IRQHandler+0x112>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	2208      	movs	r2, #8
 8007f58:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007f5e:	f043 0208 	orr.w	r2, r3, #8
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	f000 808d 	beq.w	800808a <HAL_UART_IRQHandler+0x236>
    {
      /* UART in mode Receiver ---------------------------------------------------*/
      if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007f70:	697b      	ldr	r3, [r7, #20]
 8007f72:	f003 0320 	and.w	r3, r3, #32
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d007      	beq.n	8007f8a <HAL_UART_IRQHandler+0x136>
 8007f7a:	693b      	ldr	r3, [r7, #16]
 8007f7c:	f003 0320 	and.w	r3, r3, #32
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d002      	beq.n	8007f8a <HAL_UART_IRQHandler+0x136>
      {
        UART_Receive_IT(huart);
 8007f84:	6878      	ldr	r0, [r7, #4]
 8007f86:	f000 fc7c 	bl	8008882 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007f8e:	f003 0308 	and.w	r3, r3, #8
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d106      	bne.n	8007fa4 <HAL_UART_IRQHandler+0x150>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	689b      	ldr	r3, [r3, #8]
 8007f9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8007fa0:	2b40      	cmp	r3, #64	; 0x40
 8007fa2:	d131      	bne.n	8008008 <HAL_UART_IRQHandler+0x1b4>
      {  
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007fa4:	6878      	ldr	r0, [r7, #4]
 8007fa6:	f000 fbc8 	bl	800873a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	689b      	ldr	r3, [r3, #8]
 8007fb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007fb4:	2b40      	cmp	r3, #64	; 0x40
 8007fb6:	d123      	bne.n	8008000 <HAL_UART_IRQHandler+0x1ac>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	687a      	ldr	r2, [r7, #4]
 8007fbe:	6812      	ldr	r2, [r2, #0]
 8007fc0:	6892      	ldr	r2, [r2, #8]
 8007fc2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007fc6:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d013      	beq.n	8007ff8 <HAL_UART_IRQHandler+0x1a4>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007fd4:	4a2f      	ldr	r2, [pc, #188]	; (8008094 <HAL_UART_IRQHandler+0x240>)
 8007fd6:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007fdc:	4618      	mov	r0, r3
 8007fde:	f7fb ff8d 	bl	8003efc <HAL_DMA_Abort_IT>
 8007fe2:	4603      	mov	r3, r0
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d016      	beq.n	8008016 <HAL_UART_IRQHandler+0x1c2>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007fec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fee:	687a      	ldr	r2, [r7, #4]
 8007ff0:	6e52      	ldr	r2, [r2, #100]	; 0x64
 8007ff2:	4610      	mov	r0, r2
 8007ff4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ff6:	e00e      	b.n	8008016 <HAL_UART_IRQHandler+0x1c2>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8007ff8:	6878      	ldr	r0, [r7, #4]
 8007ffa:	f000 f861 	bl	80080c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ffe:	e00a      	b.n	8008016 <HAL_UART_IRQHandler+0x1c2>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8008000:	6878      	ldr	r0, [r7, #4]
 8008002:	f000 f85d 	bl	80080c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008006:	e006      	b.n	8008016 <HAL_UART_IRQHandler+0x1c2>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8008008:	6878      	ldr	r0, [r7, #4]
 800800a:	f000 f859 	bl	80080c0 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	2200      	movs	r2, #0
 8008012:	66da      	str	r2, [r3, #108]	; 0x6c
      }
    }
    return;
 8008014:	e039      	b.n	800808a <HAL_UART_IRQHandler+0x236>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008016:	bf00      	nop
    return;
 8008018:	e037      	b.n	800808a <HAL_UART_IRQHandler+0x236>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if(((isrflags & USART_ISR_WUF) != RESET) && ((cr3its & USART_CR3_WUFIE) != RESET))
 800801a:	697b      	ldr	r3, [r7, #20]
 800801c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008020:	2b00      	cmp	r3, #0
 8008022:	d015      	beq.n	8008050 <HAL_UART_IRQHandler+0x1fc>
 8008024:	68bb      	ldr	r3, [r7, #8]
 8008026:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800802a:	2b00      	cmp	r3, #0
 800802c:	d010      	beq.n	8008050 <HAL_UART_IRQHandler+0x1fc>
  {
    __HAL_UART_CLEAR_IT(huart, UART_CLEAR_WUF);
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8008036:	621a      	str	r2, [r3, #32]
    /* Set the UART state ready to be able to start again the process */
    huart->gState  = HAL_UART_STATE_READY;
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	2220      	movs	r2, #32
 800803c:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
    huart->RxState = HAL_UART_STATE_READY;
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	2220      	movs	r2, #32
 8008044:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
    HAL_UARTEx_WakeupCallback(huart);
 8008048:	6878      	ldr	r0, [r7, #4]
 800804a:	f000 fc84 	bl	8008956 <HAL_UARTEx_WakeupCallback>
    return;
 800804e:	e01d      	b.n	800808c <HAL_UART_IRQHandler+0x238>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_ISR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008050:	697b      	ldr	r3, [r7, #20]
 8008052:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008056:	2b00      	cmp	r3, #0
 8008058:	d008      	beq.n	800806c <HAL_UART_IRQHandler+0x218>
 800805a:	693b      	ldr	r3, [r7, #16]
 800805c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008060:	2b00      	cmp	r3, #0
 8008062:	d003      	beq.n	800806c <HAL_UART_IRQHandler+0x218>
  {
    UART_Transmit_IT(huart);
 8008064:	6878      	ldr	r0, [r7, #4]
 8008066:	f000 fb9c 	bl	80087a2 <UART_Transmit_IT>
    return;
 800806a:	e00f      	b.n	800808c <HAL_UART_IRQHandler+0x238>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800806c:	697b      	ldr	r3, [r7, #20]
 800806e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008072:	2b00      	cmp	r3, #0
 8008074:	d00a      	beq.n	800808c <HAL_UART_IRQHandler+0x238>
 8008076:	693b      	ldr	r3, [r7, #16]
 8008078:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800807c:	2b00      	cmp	r3, #0
 800807e:	d005      	beq.n	800808c <HAL_UART_IRQHandler+0x238>
  {
    UART_EndTransmit_IT(huart);
 8008080:	6878      	ldr	r0, [r7, #4]
 8008082:	f000 fbe6 	bl	8008852 <UART_EndTransmit_IT>
    return;
 8008086:	bf00      	nop
 8008088:	e000      	b.n	800808c <HAL_UART_IRQHandler+0x238>
    return;
 800808a:	bf00      	nop
  }

}
 800808c:	3718      	adds	r7, #24
 800808e:	46bd      	mov	sp, r7
 8008090:	bd80      	pop	{r7, pc}
 8008092:	bf00      	nop
 8008094:	08008777 	.word	0x08008777

08008098 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008098:	b480      	push	{r7}
 800809a:	b083      	sub	sp, #12
 800809c:	af00      	add	r7, sp, #0
 800809e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80080a0:	bf00      	nop
 80080a2:	370c      	adds	r7, #12
 80080a4:	46bd      	mov	sp, r7
 80080a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080aa:	4770      	bx	lr

080080ac <HAL_UART_RxCpltCallback>:
  * @brief Rx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80080ac:	b480      	push	{r7}
 80080ae:	b083      	sub	sp, #12
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 80080b4:	bf00      	nop
 80080b6:	370c      	adds	r7, #12
 80080b8:	46bd      	mov	sp, r7
 80080ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080be:	4770      	bx	lr

080080c0 <HAL_UART_ErrorCallback>:
  * @brief UART error callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80080c0:	b480      	push	{r7}
 80080c2:	b083      	sub	sp, #12
 80080c4:	af00      	add	r7, sp, #0
 80080c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80080c8:	bf00      	nop
 80080ca:	370c      	adds	r7, #12
 80080cc:	46bd      	mov	sp, r7
 80080ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d2:	4770      	bx	lr

080080d4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80080d4:	b590      	push	{r4, r7, lr}
 80080d6:	b087      	sub	sp, #28
 80080d8:	af00      	add	r7, sp, #0
 80080da:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg                     = 0x00000000U;
 80080dc:	2300      	movs	r3, #0
 80080de:	60fb      	str	r3, [r7, #12]
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 80080e0:	2310      	movs	r3, #16
 80080e2:	75fb      	strb	r3, [r7, #23]
  uint16_t brrtemp                    = 0x0000U;
 80080e4:	2300      	movs	r3, #0
 80080e6:	817b      	strh	r3, [r7, #10]
  uint16_t usartdiv                   = 0x0000U;
 80080e8:	2300      	movs	r3, #0
 80080ea:	82bb      	strh	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 80080ec:	2300      	movs	r3, #0
 80080ee:	74fb      	strb	r3, [r7, #19]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	689a      	ldr	r2, [r3, #8]
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	691b      	ldr	r3, [r3, #16]
 80080f8:	431a      	orrs	r2, r3
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	695b      	ldr	r3, [r3, #20]
 80080fe:	431a      	orrs	r2, r3
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	69db      	ldr	r3, [r3, #28]
 8008104:	4313      	orrs	r3, r2
 8008106:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681a      	ldr	r2, [r3, #0]
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8008116:	f023 030c 	bic.w	r3, r3, #12
 800811a:	68f9      	ldr	r1, [r7, #12]
 800811c:	430b      	orrs	r3, r1
 800811e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	687a      	ldr	r2, [r7, #4]
 8008126:	6812      	ldr	r2, [r2, #0]
 8008128:	6852      	ldr	r2, [r2, #4]
 800812a:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 800812e:	687a      	ldr	r2, [r7, #4]
 8008130:	68d2      	ldr	r2, [r2, #12]
 8008132:	430a      	orrs	r2, r1
 8008134:	605a      	str	r2, [r3, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	699a      	ldr	r2, [r3, #24]
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	6a1b      	ldr	r3, [r3, #32]
 800813e:	4313      	orrs	r3, r2
 8008140:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	687a      	ldr	r2, [r7, #4]
 8008148:	6812      	ldr	r2, [r2, #0]
 800814a:	6892      	ldr	r2, [r2, #8]
 800814c:	f422 6130 	bic.w	r1, r2, #2816	; 0xb00
 8008150:	68fa      	ldr	r2, [r7, #12]
 8008152:	430a      	orrs	r2, r1
 8008154:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	4ab4      	ldr	r2, [pc, #720]	; (800842c <UART_SetConfig+0x358>)
 800815c:	4293      	cmp	r3, r2
 800815e:	d121      	bne.n	80081a4 <UART_SetConfig+0xd0>
 8008160:	4bb3      	ldr	r3, [pc, #716]	; (8008430 <UART_SetConfig+0x35c>)
 8008162:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008164:	f003 0303 	and.w	r3, r3, #3
 8008168:	2b03      	cmp	r3, #3
 800816a:	d817      	bhi.n	800819c <UART_SetConfig+0xc8>
 800816c:	a201      	add	r2, pc, #4	; (adr r2, 8008174 <UART_SetConfig+0xa0>)
 800816e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008172:	bf00      	nop
 8008174:	08008185 	.word	0x08008185
 8008178:	08008191 	.word	0x08008191
 800817c:	08008197 	.word	0x08008197
 8008180:	0800818b 	.word	0x0800818b
 8008184:	2301      	movs	r3, #1
 8008186:	75fb      	strb	r3, [r7, #23]
 8008188:	e0b2      	b.n	80082f0 <UART_SetConfig+0x21c>
 800818a:	2302      	movs	r3, #2
 800818c:	75fb      	strb	r3, [r7, #23]
 800818e:	e0af      	b.n	80082f0 <UART_SetConfig+0x21c>
 8008190:	2304      	movs	r3, #4
 8008192:	75fb      	strb	r3, [r7, #23]
 8008194:	e0ac      	b.n	80082f0 <UART_SetConfig+0x21c>
 8008196:	2308      	movs	r3, #8
 8008198:	75fb      	strb	r3, [r7, #23]
 800819a:	e0a9      	b.n	80082f0 <UART_SetConfig+0x21c>
 800819c:	2310      	movs	r3, #16
 800819e:	75fb      	strb	r3, [r7, #23]
 80081a0:	bf00      	nop
 80081a2:	e0a5      	b.n	80082f0 <UART_SetConfig+0x21c>
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	4aa2      	ldr	r2, [pc, #648]	; (8008434 <UART_SetConfig+0x360>)
 80081aa:	4293      	cmp	r3, r2
 80081ac:	d123      	bne.n	80081f6 <UART_SetConfig+0x122>
 80081ae:	4ba0      	ldr	r3, [pc, #640]	; (8008430 <UART_SetConfig+0x35c>)
 80081b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081b2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80081b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80081ba:	d012      	beq.n	80081e2 <UART_SetConfig+0x10e>
 80081bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80081c0:	d802      	bhi.n	80081c8 <UART_SetConfig+0xf4>
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d007      	beq.n	80081d6 <UART_SetConfig+0x102>
 80081c6:	e012      	b.n	80081ee <UART_SetConfig+0x11a>
 80081c8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80081cc:	d00c      	beq.n	80081e8 <UART_SetConfig+0x114>
 80081ce:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80081d2:	d003      	beq.n	80081dc <UART_SetConfig+0x108>
 80081d4:	e00b      	b.n	80081ee <UART_SetConfig+0x11a>
 80081d6:	2300      	movs	r3, #0
 80081d8:	75fb      	strb	r3, [r7, #23]
 80081da:	e089      	b.n	80082f0 <UART_SetConfig+0x21c>
 80081dc:	2302      	movs	r3, #2
 80081de:	75fb      	strb	r3, [r7, #23]
 80081e0:	e086      	b.n	80082f0 <UART_SetConfig+0x21c>
 80081e2:	2304      	movs	r3, #4
 80081e4:	75fb      	strb	r3, [r7, #23]
 80081e6:	e083      	b.n	80082f0 <UART_SetConfig+0x21c>
 80081e8:	2308      	movs	r3, #8
 80081ea:	75fb      	strb	r3, [r7, #23]
 80081ec:	e080      	b.n	80082f0 <UART_SetConfig+0x21c>
 80081ee:	2310      	movs	r3, #16
 80081f0:	75fb      	strb	r3, [r7, #23]
 80081f2:	bf00      	nop
 80081f4:	e07c      	b.n	80082f0 <UART_SetConfig+0x21c>
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	4a8f      	ldr	r2, [pc, #572]	; (8008438 <UART_SetConfig+0x364>)
 80081fc:	4293      	cmp	r3, r2
 80081fe:	d123      	bne.n	8008248 <UART_SetConfig+0x174>
 8008200:	4b8b      	ldr	r3, [pc, #556]	; (8008430 <UART_SetConfig+0x35c>)
 8008202:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008204:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8008208:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800820c:	d012      	beq.n	8008234 <UART_SetConfig+0x160>
 800820e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008212:	d802      	bhi.n	800821a <UART_SetConfig+0x146>
 8008214:	2b00      	cmp	r3, #0
 8008216:	d007      	beq.n	8008228 <UART_SetConfig+0x154>
 8008218:	e012      	b.n	8008240 <UART_SetConfig+0x16c>
 800821a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800821e:	d00c      	beq.n	800823a <UART_SetConfig+0x166>
 8008220:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8008224:	d003      	beq.n	800822e <UART_SetConfig+0x15a>
 8008226:	e00b      	b.n	8008240 <UART_SetConfig+0x16c>
 8008228:	2300      	movs	r3, #0
 800822a:	75fb      	strb	r3, [r7, #23]
 800822c:	e060      	b.n	80082f0 <UART_SetConfig+0x21c>
 800822e:	2302      	movs	r3, #2
 8008230:	75fb      	strb	r3, [r7, #23]
 8008232:	e05d      	b.n	80082f0 <UART_SetConfig+0x21c>
 8008234:	2304      	movs	r3, #4
 8008236:	75fb      	strb	r3, [r7, #23]
 8008238:	e05a      	b.n	80082f0 <UART_SetConfig+0x21c>
 800823a:	2308      	movs	r3, #8
 800823c:	75fb      	strb	r3, [r7, #23]
 800823e:	e057      	b.n	80082f0 <UART_SetConfig+0x21c>
 8008240:	2310      	movs	r3, #16
 8008242:	75fb      	strb	r3, [r7, #23]
 8008244:	bf00      	nop
 8008246:	e053      	b.n	80082f0 <UART_SetConfig+0x21c>
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	4a7b      	ldr	r2, [pc, #492]	; (800843c <UART_SetConfig+0x368>)
 800824e:	4293      	cmp	r3, r2
 8008250:	d123      	bne.n	800829a <UART_SetConfig+0x1c6>
 8008252:	4b77      	ldr	r3, [pc, #476]	; (8008430 <UART_SetConfig+0x35c>)
 8008254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008256:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800825a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800825e:	d012      	beq.n	8008286 <UART_SetConfig+0x1b2>
 8008260:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008264:	d802      	bhi.n	800826c <UART_SetConfig+0x198>
 8008266:	2b00      	cmp	r3, #0
 8008268:	d007      	beq.n	800827a <UART_SetConfig+0x1a6>
 800826a:	e012      	b.n	8008292 <UART_SetConfig+0x1be>
 800826c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008270:	d00c      	beq.n	800828c <UART_SetConfig+0x1b8>
 8008272:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008276:	d003      	beq.n	8008280 <UART_SetConfig+0x1ac>
 8008278:	e00b      	b.n	8008292 <UART_SetConfig+0x1be>
 800827a:	2300      	movs	r3, #0
 800827c:	75fb      	strb	r3, [r7, #23]
 800827e:	e037      	b.n	80082f0 <UART_SetConfig+0x21c>
 8008280:	2302      	movs	r3, #2
 8008282:	75fb      	strb	r3, [r7, #23]
 8008284:	e034      	b.n	80082f0 <UART_SetConfig+0x21c>
 8008286:	2304      	movs	r3, #4
 8008288:	75fb      	strb	r3, [r7, #23]
 800828a:	e031      	b.n	80082f0 <UART_SetConfig+0x21c>
 800828c:	2308      	movs	r3, #8
 800828e:	75fb      	strb	r3, [r7, #23]
 8008290:	e02e      	b.n	80082f0 <UART_SetConfig+0x21c>
 8008292:	2310      	movs	r3, #16
 8008294:	75fb      	strb	r3, [r7, #23]
 8008296:	bf00      	nop
 8008298:	e02a      	b.n	80082f0 <UART_SetConfig+0x21c>
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	4a68      	ldr	r2, [pc, #416]	; (8008440 <UART_SetConfig+0x36c>)
 80082a0:	4293      	cmp	r3, r2
 80082a2:	d123      	bne.n	80082ec <UART_SetConfig+0x218>
 80082a4:	4b62      	ldr	r3, [pc, #392]	; (8008430 <UART_SetConfig+0x35c>)
 80082a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082a8:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80082ac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80082b0:	d012      	beq.n	80082d8 <UART_SetConfig+0x204>
 80082b2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80082b6:	d802      	bhi.n	80082be <UART_SetConfig+0x1ea>
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d007      	beq.n	80082cc <UART_SetConfig+0x1f8>
 80082bc:	e012      	b.n	80082e4 <UART_SetConfig+0x210>
 80082be:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80082c2:	d00c      	beq.n	80082de <UART_SetConfig+0x20a>
 80082c4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80082c8:	d003      	beq.n	80082d2 <UART_SetConfig+0x1fe>
 80082ca:	e00b      	b.n	80082e4 <UART_SetConfig+0x210>
 80082cc:	2300      	movs	r3, #0
 80082ce:	75fb      	strb	r3, [r7, #23]
 80082d0:	e00e      	b.n	80082f0 <UART_SetConfig+0x21c>
 80082d2:	2302      	movs	r3, #2
 80082d4:	75fb      	strb	r3, [r7, #23]
 80082d6:	e00b      	b.n	80082f0 <UART_SetConfig+0x21c>
 80082d8:	2304      	movs	r3, #4
 80082da:	75fb      	strb	r3, [r7, #23]
 80082dc:	e008      	b.n	80082f0 <UART_SetConfig+0x21c>
 80082de:	2308      	movs	r3, #8
 80082e0:	75fb      	strb	r3, [r7, #23]
 80082e2:	e005      	b.n	80082f0 <UART_SetConfig+0x21c>
 80082e4:	2310      	movs	r3, #16
 80082e6:	75fb      	strb	r3, [r7, #23]
 80082e8:	bf00      	nop
 80082ea:	e001      	b.n	80082f0 <UART_SetConfig+0x21c>
 80082ec:	2310      	movs	r3, #16
 80082ee:	75fb      	strb	r3, [r7, #23]

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	69db      	ldr	r3, [r3, #28]
 80082f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80082f8:	d16f      	bne.n	80083da <UART_SetConfig+0x306>
  {
    switch (clocksource)
 80082fa:	7dfb      	ldrb	r3, [r7, #23]
 80082fc:	2b08      	cmp	r3, #8
 80082fe:	d857      	bhi.n	80083b0 <UART_SetConfig+0x2dc>
 8008300:	a201      	add	r2, pc, #4	; (adr r2, 8008308 <UART_SetConfig+0x234>)
 8008302:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008306:	bf00      	nop
 8008308:	0800832d 	.word	0x0800832d
 800830c:	08008349 	.word	0x08008349
 8008310:	08008365 	.word	0x08008365
 8008314:	080083b1 	.word	0x080083b1
 8008318:	0800837f 	.word	0x0800837f
 800831c:	080083b1 	.word	0x080083b1
 8008320:	080083b1 	.word	0x080083b1
 8008324:	080083b1 	.word	0x080083b1
 8008328:	0800839b 	.word	0x0800839b
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800832c:	f7fd ff04 	bl	8006138 <HAL_RCC_GetPCLK1Freq>
 8008330:	4603      	mov	r3, r0
 8008332:	005a      	lsls	r2, r3, #1
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	685b      	ldr	r3, [r3, #4]
 8008338:	085b      	lsrs	r3, r3, #1
 800833a:	441a      	add	r2, r3
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	685b      	ldr	r3, [r3, #4]
 8008340:	fbb2 f3f3 	udiv	r3, r2, r3
 8008344:	82bb      	strh	r3, [r7, #20]
        break;
 8008346:	e036      	b.n	80083b6 <UART_SetConfig+0x2e2>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8008348:	f7fd ff18 	bl	800617c <HAL_RCC_GetPCLK2Freq>
 800834c:	4603      	mov	r3, r0
 800834e:	005a      	lsls	r2, r3, #1
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	685b      	ldr	r3, [r3, #4]
 8008354:	085b      	lsrs	r3, r3, #1
 8008356:	441a      	add	r2, r3
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	685b      	ldr	r3, [r3, #4]
 800835c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008360:	82bb      	strh	r3, [r7, #20]
        break;
 8008362:	e028      	b.n	80083b6 <UART_SetConfig+0x2e2>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	685b      	ldr	r3, [r3, #4]
 8008368:	085b      	lsrs	r3, r3, #1
 800836a:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 800836e:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8008372:	687a      	ldr	r2, [r7, #4]
 8008374:	6852      	ldr	r2, [r2, #4]
 8008376:	fbb3 f3f2 	udiv	r3, r3, r2
 800837a:	82bb      	strh	r3, [r7, #20]
        break;
 800837c:	e01b      	b.n	80083b6 <UART_SetConfig+0x2e2>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800837e:	f7fd fe65 	bl	800604c <HAL_RCC_GetSysClockFreq>
 8008382:	4603      	mov	r3, r0
 8008384:	005a      	lsls	r2, r3, #1
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	685b      	ldr	r3, [r3, #4]
 800838a:	085b      	lsrs	r3, r3, #1
 800838c:	441a      	add	r2, r3
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	685b      	ldr	r3, [r3, #4]
 8008392:	fbb2 f3f3 	udiv	r3, r2, r3
 8008396:	82bb      	strh	r3, [r7, #20]
        break;
 8008398:	e00d      	b.n	80083b6 <UART_SetConfig+0x2e2>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	685b      	ldr	r3, [r3, #4]
 800839e:	085b      	lsrs	r3, r3, #1
 80083a0:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	685b      	ldr	r3, [r3, #4]
 80083a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80083ac:	82bb      	strh	r3, [r7, #20]
        break;
 80083ae:	e002      	b.n	80083b6 <UART_SetConfig+0x2e2>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80083b0:	2301      	movs	r3, #1
 80083b2:	74fb      	strb	r3, [r7, #19]
        break;
 80083b4:	bf00      	nop
    }

    brrtemp = usartdiv & 0xFFF0U;
 80083b6:	8abb      	ldrh	r3, [r7, #20]
 80083b8:	f023 030f 	bic.w	r3, r3, #15
 80083bc:	817b      	strh	r3, [r7, #10]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80083be:	8abb      	ldrh	r3, [r7, #20]
 80083c0:	105b      	asrs	r3, r3, #1
 80083c2:	b29b      	uxth	r3, r3
 80083c4:	f003 0307 	and.w	r3, r3, #7
 80083c8:	b29a      	uxth	r2, r3
 80083ca:	897b      	ldrh	r3, [r7, #10]
 80083cc:	4313      	orrs	r3, r2
 80083ce:	817b      	strh	r3, [r7, #10]
    huart->Instance->BRR = brrtemp;
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	897a      	ldrh	r2, [r7, #10]
 80083d6:	60da      	str	r2, [r3, #12]
 80083d8:	e075      	b.n	80084c6 <UART_SetConfig+0x3f2>
  }
  else
  {
    switch (clocksource)
 80083da:	7dfb      	ldrb	r3, [r7, #23]
 80083dc:	2b08      	cmp	r3, #8
 80083de:	d86f      	bhi.n	80084c0 <UART_SetConfig+0x3ec>
 80083e0:	a201      	add	r2, pc, #4	; (adr r2, 80083e8 <UART_SetConfig+0x314>)
 80083e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083e6:	bf00      	nop
 80083e8:	0800840d 	.word	0x0800840d
 80083ec:	08008445 	.word	0x08008445
 80083f0:	08008465 	.word	0x08008465
 80083f4:	080084c1 	.word	0x080084c1
 80083f8:	08008485 	.word	0x08008485
 80083fc:	080084c1 	.word	0x080084c1
 8008400:	080084c1 	.word	0x080084c1
 8008404:	080084c1 	.word	0x080084c1
 8008408:	080084a5 	.word	0x080084a5
    {
      case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681c      	ldr	r4, [r3, #0]
 8008410:	f7fd fe92 	bl	8006138 <HAL_RCC_GetPCLK1Freq>
 8008414:	4602      	mov	r2, r0
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	685b      	ldr	r3, [r3, #4]
 800841a:	085b      	lsrs	r3, r3, #1
 800841c:	441a      	add	r2, r3
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	685b      	ldr	r3, [r3, #4]
 8008422:	fbb2 f3f3 	udiv	r3, r2, r3
 8008426:	b29b      	uxth	r3, r3
 8008428:	60e3      	str	r3, [r4, #12]
        break;
 800842a:	e04c      	b.n	80084c6 <UART_SetConfig+0x3f2>
 800842c:	40013800 	.word	0x40013800
 8008430:	40021000 	.word	0x40021000
 8008434:	40004400 	.word	0x40004400
 8008438:	40004800 	.word	0x40004800
 800843c:	40004c00 	.word	0x40004c00
 8008440:	40005000 	.word	0x40005000
      case UART_CLOCKSOURCE_PCLK2:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681c      	ldr	r4, [r3, #0]
 8008448:	f7fd fe98 	bl	800617c <HAL_RCC_GetPCLK2Freq>
 800844c:	4602      	mov	r2, r0
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	685b      	ldr	r3, [r3, #4]
 8008452:	085b      	lsrs	r3, r3, #1
 8008454:	441a      	add	r2, r3
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	685b      	ldr	r3, [r3, #4]
 800845a:	fbb2 f3f3 	udiv	r3, r2, r3
 800845e:	b29b      	uxth	r3, r3
 8008460:	60e3      	str	r3, [r4, #12]
        break;
 8008462:	e030      	b.n	80084c6 <UART_SetConfig+0x3f2>
      case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681a      	ldr	r2, [r3, #0]
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	685b      	ldr	r3, [r3, #4]
 800846c:	085b      	lsrs	r3, r3, #1
 800846e:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8008472:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 8008476:	6879      	ldr	r1, [r7, #4]
 8008478:	6849      	ldr	r1, [r1, #4]
 800847a:	fbb3 f3f1 	udiv	r3, r3, r1
 800847e:	b29b      	uxth	r3, r3
 8008480:	60d3      	str	r3, [r2, #12]
        break;
 8008482:	e020      	b.n	80084c6 <UART_SetConfig+0x3f2>
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681c      	ldr	r4, [r3, #0]
 8008488:	f7fd fde0 	bl	800604c <HAL_RCC_GetSysClockFreq>
 800848c:	4602      	mov	r2, r0
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	685b      	ldr	r3, [r3, #4]
 8008492:	085b      	lsrs	r3, r3, #1
 8008494:	441a      	add	r2, r3
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	685b      	ldr	r3, [r3, #4]
 800849a:	fbb2 f3f3 	udiv	r3, r2, r3
 800849e:	b29b      	uxth	r3, r3
 80084a0:	60e3      	str	r3, [r4, #12]
        break;
 80084a2:	e010      	b.n	80084c6 <UART_SetConfig+0x3f2>
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	687a      	ldr	r2, [r7, #4]
 80084aa:	6852      	ldr	r2, [r2, #4]
 80084ac:	0852      	lsrs	r2, r2, #1
 80084ae:	f502 4100 	add.w	r1, r2, #32768	; 0x8000
 80084b2:	687a      	ldr	r2, [r7, #4]
 80084b4:	6852      	ldr	r2, [r2, #4]
 80084b6:	fbb1 f2f2 	udiv	r2, r1, r2
 80084ba:	b292      	uxth	r2, r2
 80084bc:	60da      	str	r2, [r3, #12]
        break;
 80084be:	e002      	b.n	80084c6 <UART_SetConfig+0x3f2>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80084c0:	2301      	movs	r3, #1
 80084c2:	74fb      	strb	r3, [r7, #19]
        break;
 80084c4:	bf00      	nop
    }
  }

  return ret;
 80084c6:	7cfb      	ldrb	r3, [r7, #19]

}
 80084c8:	4618      	mov	r0, r3
 80084ca:	371c      	adds	r7, #28
 80084cc:	46bd      	mov	sp, r7
 80084ce:	bd90      	pop	{r4, r7, pc}

080084d0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80084d0:	b480      	push	{r7}
 80084d2:	b083      	sub	sp, #12
 80084d4:	af00      	add	r7, sp, #0
 80084d6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084dc:	f003 0301 	and.w	r3, r3, #1
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d00a      	beq.n	80084fa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	687a      	ldr	r2, [r7, #4]
 80084ea:	6812      	ldr	r2, [r2, #0]
 80084ec:	6852      	ldr	r2, [r2, #4]
 80084ee:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 80084f2:	687a      	ldr	r2, [r7, #4]
 80084f4:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80084f6:	430a      	orrs	r2, r1
 80084f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084fe:	f003 0302 	and.w	r3, r3, #2
 8008502:	2b00      	cmp	r3, #0
 8008504:	d00a      	beq.n	800851c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	687a      	ldr	r2, [r7, #4]
 800850c:	6812      	ldr	r2, [r2, #0]
 800850e:	6852      	ldr	r2, [r2, #4]
 8008510:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 8008514:	687a      	ldr	r2, [r7, #4]
 8008516:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8008518:	430a      	orrs	r2, r1
 800851a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008520:	f003 0304 	and.w	r3, r3, #4
 8008524:	2b00      	cmp	r3, #0
 8008526:	d00a      	beq.n	800853e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	687a      	ldr	r2, [r7, #4]
 800852e:	6812      	ldr	r2, [r2, #0]
 8008530:	6852      	ldr	r2, [r2, #4]
 8008532:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 8008536:	687a      	ldr	r2, [r7, #4]
 8008538:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800853a:	430a      	orrs	r2, r1
 800853c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008542:	f003 0308 	and.w	r3, r3, #8
 8008546:	2b00      	cmp	r3, #0
 8008548:	d00a      	beq.n	8008560 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	687a      	ldr	r2, [r7, #4]
 8008550:	6812      	ldr	r2, [r2, #0]
 8008552:	6852      	ldr	r2, [r2, #4]
 8008554:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 8008558:	687a      	ldr	r2, [r7, #4]
 800855a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800855c:	430a      	orrs	r2, r1
 800855e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008564:	f003 0310 	and.w	r3, r3, #16
 8008568:	2b00      	cmp	r3, #0
 800856a:	d00a      	beq.n	8008582 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	687a      	ldr	r2, [r7, #4]
 8008572:	6812      	ldr	r2, [r2, #0]
 8008574:	6892      	ldr	r2, [r2, #8]
 8008576:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 800857a:	687a      	ldr	r2, [r7, #4]
 800857c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800857e:	430a      	orrs	r2, r1
 8008580:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008586:	f003 0320 	and.w	r3, r3, #32
 800858a:	2b00      	cmp	r3, #0
 800858c:	d00a      	beq.n	80085a4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	687a      	ldr	r2, [r7, #4]
 8008594:	6812      	ldr	r2, [r2, #0]
 8008596:	6892      	ldr	r2, [r2, #8]
 8008598:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 800859c:	687a      	ldr	r2, [r7, #4]
 800859e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80085a0:	430a      	orrs	r2, r1
 80085a2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d01a      	beq.n	80085e6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	687a      	ldr	r2, [r7, #4]
 80085b6:	6812      	ldr	r2, [r2, #0]
 80085b8:	6852      	ldr	r2, [r2, #4]
 80085ba:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 80085be:	687a      	ldr	r2, [r7, #4]
 80085c0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80085c2:	430a      	orrs	r2, r1
 80085c4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085ca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80085ce:	d10a      	bne.n	80085e6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	687a      	ldr	r2, [r7, #4]
 80085d6:	6812      	ldr	r2, [r2, #0]
 80085d8:	6852      	ldr	r2, [r2, #4]
 80085da:	f422 01c0 	bic.w	r1, r2, #6291456	; 0x600000
 80085de:	687a      	ldr	r2, [r7, #4]
 80085e0:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80085e2:	430a      	orrs	r2, r1
 80085e4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d00a      	beq.n	8008608 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	687a      	ldr	r2, [r7, #4]
 80085f8:	6812      	ldr	r2, [r2, #0]
 80085fa:	6852      	ldr	r2, [r2, #4]
 80085fc:	f422 2100 	bic.w	r1, r2, #524288	; 0x80000
 8008600:	687a      	ldr	r2, [r7, #4]
 8008602:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8008604:	430a      	orrs	r2, r1
 8008606:	605a      	str	r2, [r3, #4]
  }
}
 8008608:	bf00      	nop
 800860a:	370c      	adds	r7, #12
 800860c:	46bd      	mov	sp, r7
 800860e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008612:	4770      	bx	lr

08008614 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008614:	b580      	push	{r7, lr}
 8008616:	b086      	sub	sp, #24
 8008618:	af02      	add	r7, sp, #8
 800861a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800861c:	2300      	movs	r3, #0
 800861e:	60fb      	str	r3, [r7, #12]

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	2200      	movs	r2, #0
 8008624:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8008626:	f7fa ff65 	bl	80034f4 <HAL_GetTick>
 800862a:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	f003 0308 	and.w	r3, r3, #8
 8008636:	2b08      	cmp	r3, #8
 8008638:	d10e      	bne.n	8008658 <UART_CheckIdleState+0x44>
  {
    /* Wait until TEACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800863a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800863e:	9300      	str	r3, [sp, #0]
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	2200      	movs	r2, #0
 8008644:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008648:	6878      	ldr	r0, [r7, #4]
 800864a:	f000 f82c 	bl	80086a6 <UART_WaitOnFlagUntilTimeout>
 800864e:	4603      	mov	r3, r0
 8008650:	2b00      	cmp	r3, #0
 8008652:	d001      	beq.n	8008658 <UART_CheckIdleState+0x44>
    {
      /* Timeout Occured */
      return HAL_TIMEOUT;
 8008654:	2303      	movs	r3, #3
 8008656:	e022      	b.n	800869e <UART_CheckIdleState+0x8a>
    }
  }
  /* Check if the Receiver is enabled */
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	f003 0304 	and.w	r3, r3, #4
 8008662:	2b04      	cmp	r3, #4
 8008664:	d10e      	bne.n	8008684 <UART_CheckIdleState+0x70>
  {
    /* Wait until REACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008666:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800866a:	9300      	str	r3, [sp, #0]
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	2200      	movs	r2, #0
 8008670:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008674:	6878      	ldr	r0, [r7, #4]
 8008676:	f000 f816 	bl	80086a6 <UART_WaitOnFlagUntilTimeout>
 800867a:	4603      	mov	r3, r0
 800867c:	2b00      	cmp	r3, #0
 800867e:	d001      	beq.n	8008684 <UART_CheckIdleState+0x70>
    {
      /* Timeout Occured */
      return HAL_TIMEOUT;
 8008680:	2303      	movs	r3, #3
 8008682:	e00c      	b.n	800869e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	2220      	movs	r2, #32
 8008688:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
  huart->RxState = HAL_UART_STATE_READY;
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	2220      	movs	r2, #32
 8008690:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	2200      	movs	r2, #0
 8008698:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

  return HAL_OK;
 800869c:	2300      	movs	r3, #0
}
 800869e:	4618      	mov	r0, r3
 80086a0:	3710      	adds	r7, #16
 80086a2:	46bd      	mov	sp, r7
 80086a4:	bd80      	pop	{r7, pc}

080086a6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80086a6:	b580      	push	{r7, lr}
 80086a8:	b084      	sub	sp, #16
 80086aa:	af00      	add	r7, sp, #0
 80086ac:	60f8      	str	r0, [r7, #12]
 80086ae:	60b9      	str	r1, [r7, #8]
 80086b0:	603b      	str	r3, [r7, #0]
 80086b2:	4613      	mov	r3, r2
 80086b4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80086b6:	e02c      	b.n	8008712 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80086b8:	69bb      	ldr	r3, [r7, #24]
 80086ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086be:	d028      	beq.n	8008712 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80086c0:	69bb      	ldr	r3, [r7, #24]
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d007      	beq.n	80086d6 <UART_WaitOnFlagUntilTimeout+0x30>
 80086c6:	f7fa ff15 	bl	80034f4 <HAL_GetTick>
 80086ca:	4602      	mov	r2, r0
 80086cc:	683b      	ldr	r3, [r7, #0]
 80086ce:	1ad2      	subs	r2, r2, r3
 80086d0:	69bb      	ldr	r3, [r7, #24]
 80086d2:	429a      	cmp	r2, r3
 80086d4:	d91d      	bls.n	8008712 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	68fa      	ldr	r2, [r7, #12]
 80086dc:	6812      	ldr	r2, [r2, #0]
 80086de:	6812      	ldr	r2, [r2, #0]
 80086e0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80086e4:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	68fa      	ldr	r2, [r7, #12]
 80086ec:	6812      	ldr	r2, [r2, #0]
 80086ee:	6892      	ldr	r2, [r2, #8]
 80086f0:	f022 0201 	bic.w	r2, r2, #1
 80086f4:	609a      	str	r2, [r3, #8]

        huart->gState  = HAL_UART_STATE_READY;
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	2220      	movs	r2, #32
 80086fa:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	2220      	movs	r2, #32
 8008702:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	2200      	movs	r2, #0
 800870a:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
        return HAL_TIMEOUT;
 800870e:	2303      	movs	r3, #3
 8008710:	e00f      	b.n	8008732 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	69da      	ldr	r2, [r3, #28]
 8008718:	68bb      	ldr	r3, [r7, #8]
 800871a:	401a      	ands	r2, r3
 800871c:	68bb      	ldr	r3, [r7, #8]
 800871e:	429a      	cmp	r2, r3
 8008720:	bf0c      	ite	eq
 8008722:	2301      	moveq	r3, #1
 8008724:	2300      	movne	r3, #0
 8008726:	b2db      	uxtb	r3, r3
 8008728:	461a      	mov	r2, r3
 800872a:	79fb      	ldrb	r3, [r7, #7]
 800872c:	429a      	cmp	r2, r3
 800872e:	d0c3      	beq.n	80086b8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008730:	2300      	movs	r3, #0
}
 8008732:	4618      	mov	r0, r3
 8008734:	3710      	adds	r7, #16
 8008736:	46bd      	mov	sp, r7
 8008738:	bd80      	pop	{r7, pc}

0800873a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800873a:	b480      	push	{r7}
 800873c:	b083      	sub	sp, #12
 800873e:	af00      	add	r7, sp, #0
 8008740:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	687a      	ldr	r2, [r7, #4]
 8008748:	6812      	ldr	r2, [r2, #0]
 800874a:	6812      	ldr	r2, [r2, #0]
 800874c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008750:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	687a      	ldr	r2, [r7, #4]
 8008758:	6812      	ldr	r2, [r2, #0]
 800875a:	6892      	ldr	r2, [r2, #8]
 800875c:	f022 0201 	bic.w	r2, r2, #1
 8008760:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	2220      	movs	r2, #32
 8008766:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
}
 800876a:	bf00      	nop
 800876c:	370c      	adds	r7, #12
 800876e:	46bd      	mov	sp, r7
 8008770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008774:	4770      	bx	lr

08008776 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008776:	b580      	push	{r7, lr}
 8008778:	b084      	sub	sp, #16
 800877a:	af00      	add	r7, sp, #0
 800877c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008782:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	2200      	movs	r2, #0
 8008788:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	2200      	movs	r2, #0
 8008790:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

  HAL_UART_ErrorCallback(huart);
 8008794:	68f8      	ldr	r0, [r7, #12]
 8008796:	f7ff fc93 	bl	80080c0 <HAL_UART_ErrorCallback>
}
 800879a:	bf00      	nop
 800879c:	3710      	adds	r7, #16
 800879e:	46bd      	mov	sp, r7
 80087a0:	bd80      	pop	{r7, pc}

080087a2 <UART_Transmit_IT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80087a2:	b480      	push	{r7}
 80087a4:	b085      	sub	sp, #20
 80087a6:	af00      	add	r7, sp, #0
 80087a8:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 80087b0:	b2db      	uxtb	r3, r3
 80087b2:	2b21      	cmp	r3, #33	; 0x21
 80087b4:	d146      	bne.n	8008844 <UART_Transmit_IT+0xa2>
  {
    if(huart->TxXferCount == 0U)
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80087bc:	b29b      	uxth	r3, r3
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d111      	bne.n	80087e6 <UART_Transmit_IT+0x44>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	687a      	ldr	r2, [r7, #4]
 80087c8:	6812      	ldr	r2, [r2, #0]
 80087ca:	6812      	ldr	r2, [r2, #0]
 80087cc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80087d0:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	687a      	ldr	r2, [r7, #4]
 80087d8:	6812      	ldr	r2, [r2, #0]
 80087da:	6812      	ldr	r2, [r2, #0]
 80087dc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80087e0:	601a      	str	r2, [r3, #0]

      return HAL_OK;
 80087e2:	2300      	movs	r3, #0
 80087e4:	e02f      	b.n	8008846 <UART_Transmit_IT+0xa4>
    }
    else
    {
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	689b      	ldr	r3, [r3, #8]
 80087ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80087ee:	d114      	bne.n	800881a <UART_Transmit_IT+0x78>
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	691b      	ldr	r3, [r3, #16]
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d110      	bne.n	800881a <UART_Transmit_IT+0x78>
      {
        tmp = (uint16_t*) huart->pTxBuffPtr;
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80087fc:	60fb      	str	r3, [r7, #12]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	68fa      	ldr	r2, [r7, #12]
 8008804:	8812      	ldrh	r2, [r2, #0]
 8008806:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800880a:	b292      	uxth	r2, r2
 800880c:	851a      	strh	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008812:	1c9a      	adds	r2, r3, #2
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	64da      	str	r2, [r3, #76]	; 0x4c
 8008818:	e009      	b.n	800882e <UART_Transmit_IT+0x8c>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681a      	ldr	r2, [r3, #0]
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008822:	1c58      	adds	r0, r3, #1
 8008824:	6879      	ldr	r1, [r7, #4]
 8008826:	64c8      	str	r0, [r1, #76]	; 0x4c
 8008828:	781b      	ldrb	r3, [r3, #0]
 800882a:	b29b      	uxth	r3, r3
 800882c:	8513      	strh	r3, [r2, #40]	; 0x28
      }
      huart->TxXferCount--;
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008834:	b29b      	uxth	r3, r3
 8008836:	3b01      	subs	r3, #1
 8008838:	b29a      	uxth	r2, r3
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

      return HAL_OK;
 8008840:	2300      	movs	r3, #0
 8008842:	e000      	b.n	8008846 <UART_Transmit_IT+0xa4>
    }
  }
  else
  {
    return HAL_BUSY;
 8008844:	2302      	movs	r3, #2
  }
}
 8008846:	4618      	mov	r0, r3
 8008848:	3714      	adds	r7, #20
 800884a:	46bd      	mov	sp, r7
 800884c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008850:	4770      	bx	lr

08008852 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008852:	b580      	push	{r7, lr}
 8008854:	b082      	sub	sp, #8
 8008856:	af00      	add	r7, sp, #0
 8008858:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	687a      	ldr	r2, [r7, #4]
 8008860:	6812      	ldr	r2, [r2, #0]
 8008862:	6812      	ldr	r2, [r2, #0]
 8008864:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008868:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	2220      	movs	r2, #32
 800886e:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

  HAL_UART_TxCpltCallback(huart);
 8008872:	6878      	ldr	r0, [r7, #4]
 8008874:	f7ff fc10 	bl	8008098 <HAL_UART_TxCpltCallback>

  return HAL_OK;
 8008878:	2300      	movs	r3, #0
}
 800887a:	4618      	mov	r0, r3
 800887c:	3708      	adds	r7, #8
 800887e:	46bd      	mov	sp, r7
 8008880:	bd80      	pop	{r7, pc}

08008882 <UART_Receive_IT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008882:	b580      	push	{r7, lr}
 8008884:	b084      	sub	sp, #16
 8008886:	af00      	add	r7, sp, #0
 8008888:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  uint16_t  uhMask = huart->Mask;
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008890:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 8008898:	b2db      	uxtb	r3, r3
 800889a:	2b22      	cmp	r3, #34	; 0x22
 800889c:	d14e      	bne.n	800893c <UART_Receive_IT+0xba>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80088a4:	81bb      	strh	r3, [r7, #12]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	689b      	ldr	r3, [r3, #8]
 80088aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80088ae:	d112      	bne.n	80088d6 <UART_Receive_IT+0x54>
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	691b      	ldr	r3, [r3, #16]
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d10e      	bne.n	80088d6 <UART_Receive_IT+0x54>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr ;
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80088bc:	60bb      	str	r3, [r7, #8]
      *tmp = (uint16_t)(uhdata & uhMask);
 80088be:	89ba      	ldrh	r2, [r7, #12]
 80088c0:	89fb      	ldrh	r3, [r7, #14]
 80088c2:	4013      	ands	r3, r2
 80088c4:	b29a      	uxth	r2, r3
 80088c6:	68bb      	ldr	r3, [r7, #8]
 80088c8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr +=2U;
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80088ce:	1c9a      	adds	r2, r3, #2
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	655a      	str	r2, [r3, #84]	; 0x54
 80088d4:	e00b      	b.n	80088ee <UART_Receive_IT+0x6c>
    }
    else
    {
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80088da:	1c59      	adds	r1, r3, #1
 80088dc:	687a      	ldr	r2, [r7, #4]
 80088de:	6551      	str	r1, [r2, #84]	; 0x54
 80088e0:	89ba      	ldrh	r2, [r7, #12]
 80088e2:	b2d1      	uxtb	r1, r2
 80088e4:	89fa      	ldrh	r2, [r7, #14]
 80088e6:	b2d2      	uxtb	r2, r2
 80088e8:	400a      	ands	r2, r1
 80088ea:	b2d2      	uxtb	r2, r2
 80088ec:	701a      	strb	r2, [r3, #0]
    }

    if(--huart->RxXferCount == 0U)
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80088f4:	b29b      	uxth	r3, r3
 80088f6:	3b01      	subs	r3, #1
 80088f8:	b29b      	uxth	r3, r3
 80088fa:	687a      	ldr	r2, [r7, #4]
 80088fc:	4619      	mov	r1, r3
 80088fe:	f8a2 105a 	strh.w	r1, [r2, #90]	; 0x5a
 8008902:	2b00      	cmp	r3, #0
 8008904:	d118      	bne.n	8008938 <UART_Receive_IT+0xb6>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	687a      	ldr	r2, [r7, #4]
 800890c:	6812      	ldr	r2, [r2, #0]
 800890e:	6812      	ldr	r2, [r2, #0]
 8008910:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008914:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	687a      	ldr	r2, [r7, #4]
 800891c:	6812      	ldr	r2, [r2, #0]
 800891e:	6892      	ldr	r2, [r2, #8]
 8008920:	f022 0201 	bic.w	r2, r2, #1
 8008924:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	2220      	movs	r2, #32
 800892a:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

      HAL_UART_RxCpltCallback(huart);
 800892e:	6878      	ldr	r0, [r7, #4]
 8008930:	f7ff fbbc 	bl	80080ac <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8008934:	2300      	movs	r3, #0
 8008936:	e00a      	b.n	800894e <UART_Receive_IT+0xcc>
    }

    return HAL_OK;
 8008938:	2300      	movs	r3, #0
 800893a:	e008      	b.n	800894e <UART_Receive_IT+0xcc>
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	687a      	ldr	r2, [r7, #4]
 8008942:	6812      	ldr	r2, [r2, #0]
 8008944:	6992      	ldr	r2, [r2, #24]
 8008946:	f042 0208 	orr.w	r2, r2, #8
 800894a:	619a      	str	r2, [r3, #24]

    return HAL_BUSY;
 800894c:	2302      	movs	r3, #2
  }
}
 800894e:	4618      	mov	r0, r3
 8008950:	3710      	adds	r7, #16
 8008952:	46bd      	mov	sp, r7
 8008954:	bd80      	pop	{r7, pc}

08008956 <HAL_UARTEx_WakeupCallback>:
  * @brief  UART wakeup from Stop mode callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008956:	b480      	push	{r7}
 8008958:	b083      	sub	sp, #12
 800895a:	af00      	add	r7, sp, #0
 800895c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800895e:	bf00      	nop
 8008960:	370c      	adds	r7, #12
 8008962:	46bd      	mov	sp, r7
 8008964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008968:	4770      	bx	lr
	...

0800896c <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 800896c:	b480      	push	{r7}
 800896e:	b083      	sub	sp, #12
 8008970:	af00      	add	r7, sp, #0
 8008972:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 8008974:	4905      	ldr	r1, [pc, #20]	; (800898c <LL_EXTI_EnableIT_0_31+0x20>)
 8008976:	4b05      	ldr	r3, [pc, #20]	; (800898c <LL_EXTI_EnableIT_0_31+0x20>)
 8008978:	681a      	ldr	r2, [r3, #0]
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	4313      	orrs	r3, r2
 800897e:	600b      	str	r3, [r1, #0]
}
 8008980:	bf00      	nop
 8008982:	370c      	adds	r7, #12
 8008984:	46bd      	mov	sp, r7
 8008986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800898a:	4770      	bx	lr
 800898c:	40010400 	.word	0x40010400

08008990 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_39
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8008990:	b480      	push	{r7}
 8008992:	b083      	sub	sp, #12
 8008994:	af00      	add	r7, sp, #0
 8008996:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8008998:	4905      	ldr	r1, [pc, #20]	; (80089b0 <LL_EXTI_EnableIT_32_63+0x20>)
 800899a:	4b05      	ldr	r3, [pc, #20]	; (80089b0 <LL_EXTI_EnableIT_32_63+0x20>)
 800899c:	6a1a      	ldr	r2, [r3, #32]
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	4313      	orrs	r3, r2
 80089a2:	620b      	str	r3, [r1, #32]
}
 80089a4:	bf00      	nop
 80089a6:	370c      	adds	r7, #12
 80089a8:	46bd      	mov	sp, r7
 80089aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ae:	4770      	bx	lr
 80089b0:	40010400 	.word	0x40010400

080089b4 <LL_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 80089b4:	b480      	push	{r7}
 80089b6:	b083      	sub	sp, #12
 80089b8:	af00      	add	r7, sp, #0
 80089ba:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 80089bc:	4906      	ldr	r1, [pc, #24]	; (80089d8 <LL_EXTI_DisableIT_0_31+0x24>)
 80089be:	4b06      	ldr	r3, [pc, #24]	; (80089d8 <LL_EXTI_DisableIT_0_31+0x24>)
 80089c0:	681a      	ldr	r2, [r3, #0]
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	43db      	mvns	r3, r3
 80089c6:	4013      	ands	r3, r2
 80089c8:	600b      	str	r3, [r1, #0]
}
 80089ca:	bf00      	nop
 80089cc:	370c      	adds	r7, #12
 80089ce:	46bd      	mov	sp, r7
 80089d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d4:	4770      	bx	lr
 80089d6:	bf00      	nop
 80089d8:	40010400 	.word	0x40010400

080089dc <LL_EXTI_DisableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_39
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_32_63(uint32_t ExtiLine)
{
 80089dc:	b480      	push	{r7}
 80089de:	b083      	sub	sp, #12
 80089e0:	af00      	add	r7, sp, #0
 80089e2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 80089e4:	4906      	ldr	r1, [pc, #24]	; (8008a00 <LL_EXTI_DisableIT_32_63+0x24>)
 80089e6:	4b06      	ldr	r3, [pc, #24]	; (8008a00 <LL_EXTI_DisableIT_32_63+0x24>)
 80089e8:	6a1a      	ldr	r2, [r3, #32]
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	43db      	mvns	r3, r3
 80089ee:	4013      	ands	r3, r2
 80089f0:	620b      	str	r3, [r1, #32]
}
 80089f2:	bf00      	nop
 80089f4:	370c      	adds	r7, #12
 80089f6:	46bd      	mov	sp, r7
 80089f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089fc:	4770      	bx	lr
 80089fe:	bf00      	nop
 8008a00:	40010400 	.word	0x40010400

08008a04 <LL_EXTI_EnableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8008a04:	b480      	push	{r7}
 8008a06:	b083      	sub	sp, #12
 8008a08:	af00      	add	r7, sp, #0
 8008a0a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 8008a0c:	4905      	ldr	r1, [pc, #20]	; (8008a24 <LL_EXTI_EnableEvent_0_31+0x20>)
 8008a0e:	4b05      	ldr	r3, [pc, #20]	; (8008a24 <LL_EXTI_EnableEvent_0_31+0x20>)
 8008a10:	685a      	ldr	r2, [r3, #4]
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	4313      	orrs	r3, r2
 8008a16:	604b      	str	r3, [r1, #4]

}
 8008a18:	bf00      	nop
 8008a1a:	370c      	adds	r7, #12
 8008a1c:	46bd      	mov	sp, r7
 8008a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a22:	4770      	bx	lr
 8008a24:	40010400 	.word	0x40010400

08008a28 <LL_EXTI_EnableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_39
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
{
 8008a28:	b480      	push	{r7}
 8008a2a:	b083      	sub	sp, #12
 8008a2c:	af00      	add	r7, sp, #0
 8008a2e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8008a30:	4905      	ldr	r1, [pc, #20]	; (8008a48 <LL_EXTI_EnableEvent_32_63+0x20>)
 8008a32:	4b05      	ldr	r3, [pc, #20]	; (8008a48 <LL_EXTI_EnableEvent_32_63+0x20>)
 8008a34:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	4313      	orrs	r3, r2
 8008a3a:	624b      	str	r3, [r1, #36]	; 0x24
}
 8008a3c:	bf00      	nop
 8008a3e:	370c      	adds	r7, #12
 8008a40:	46bd      	mov	sp, r7
 8008a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a46:	4770      	bx	lr
 8008a48:	40010400 	.word	0x40010400

08008a4c <LL_EXTI_DisableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8008a4c:	b480      	push	{r7}
 8008a4e:	b083      	sub	sp, #12
 8008a50:	af00      	add	r7, sp, #0
 8008a52:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 8008a54:	4906      	ldr	r1, [pc, #24]	; (8008a70 <LL_EXTI_DisableEvent_0_31+0x24>)
 8008a56:	4b06      	ldr	r3, [pc, #24]	; (8008a70 <LL_EXTI_DisableEvent_0_31+0x24>)
 8008a58:	685a      	ldr	r2, [r3, #4]
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	43db      	mvns	r3, r3
 8008a5e:	4013      	ands	r3, r2
 8008a60:	604b      	str	r3, [r1, #4]
}
 8008a62:	bf00      	nop
 8008a64:	370c      	adds	r7, #12
 8008a66:	46bd      	mov	sp, r7
 8008a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a6c:	4770      	bx	lr
 8008a6e:	bf00      	nop
 8008a70:	40010400 	.word	0x40010400

08008a74 <LL_EXTI_DisableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_39
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_32_63(uint32_t ExtiLine)
{
 8008a74:	b480      	push	{r7}
 8008a76:	b083      	sub	sp, #12
 8008a78:	af00      	add	r7, sp, #0
 8008a7a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8008a7c:	4906      	ldr	r1, [pc, #24]	; (8008a98 <LL_EXTI_DisableEvent_32_63+0x24>)
 8008a7e:	4b06      	ldr	r3, [pc, #24]	; (8008a98 <LL_EXTI_DisableEvent_32_63+0x24>)
 8008a80:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	43db      	mvns	r3, r3
 8008a86:	4013      	ands	r3, r2
 8008a88:	624b      	str	r3, [r1, #36]	; 0x24
}
 8008a8a:	bf00      	nop
 8008a8c:	370c      	adds	r7, #12
 8008a8e:	46bd      	mov	sp, r7
 8008a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a94:	4770      	bx	lr
 8008a96:	bf00      	nop
 8008a98:	40010400 	.word	0x40010400

08008a9c <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8008a9c:	b480      	push	{r7}
 8008a9e:	b083      	sub	sp, #12
 8008aa0:	af00      	add	r7, sp, #0
 8008aa2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 8008aa4:	4905      	ldr	r1, [pc, #20]	; (8008abc <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8008aa6:	4b05      	ldr	r3, [pc, #20]	; (8008abc <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8008aa8:	689a      	ldr	r2, [r3, #8]
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	4313      	orrs	r3, r2
 8008aae:	608b      	str	r3, [r1, #8]

}
 8008ab0:	bf00      	nop
 8008ab2:	370c      	adds	r7, #12
 8008ab4:	46bd      	mov	sp, r7
 8008ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aba:	4770      	bx	lr
 8008abc:	40010400 	.word	0x40010400

08008ac0 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 8008ac0:	b480      	push	{r7}
 8008ac2:	b083      	sub	sp, #12
 8008ac4:	af00      	add	r7, sp, #0
 8008ac6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8008ac8:	4905      	ldr	r1, [pc, #20]	; (8008ae0 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8008aca:	4b05      	ldr	r3, [pc, #20]	; (8008ae0 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8008acc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	4313      	orrs	r3, r2
 8008ad2:	628b      	str	r3, [r1, #40]	; 0x28
}
 8008ad4:	bf00      	nop
 8008ad6:	370c      	adds	r7, #12
 8008ad8:	46bd      	mov	sp, r7
 8008ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ade:	4770      	bx	lr
 8008ae0:	40010400 	.word	0x40010400

08008ae4 <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8008ae4:	b480      	push	{r7}
 8008ae6:	b083      	sub	sp, #12
 8008ae8:	af00      	add	r7, sp, #0
 8008aea:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 8008aec:	4906      	ldr	r1, [pc, #24]	; (8008b08 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8008aee:	4b06      	ldr	r3, [pc, #24]	; (8008b08 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8008af0:	689a      	ldr	r2, [r3, #8]
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	43db      	mvns	r3, r3
 8008af6:	4013      	ands	r3, r2
 8008af8:	608b      	str	r3, [r1, #8]

}
 8008afa:	bf00      	nop
 8008afc:	370c      	adds	r7, #12
 8008afe:	46bd      	mov	sp, r7
 8008b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b04:	4770      	bx	lr
 8008b06:	bf00      	nop
 8008b08:	40010400 	.word	0x40010400

08008b0c <LL_EXTI_DisableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_32_63(uint32_t ExtiLine)
{
 8008b0c:	b480      	push	{r7}
 8008b0e:	b083      	sub	sp, #12
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8008b14:	4906      	ldr	r1, [pc, #24]	; (8008b30 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8008b16:	4b06      	ldr	r3, [pc, #24]	; (8008b30 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8008b18:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	43db      	mvns	r3, r3
 8008b1e:	4013      	ands	r3, r2
 8008b20:	628b      	str	r3, [r1, #40]	; 0x28
}
 8008b22:	bf00      	nop
 8008b24:	370c      	adds	r7, #12
 8008b26:	46bd      	mov	sp, r7
 8008b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b2c:	4770      	bx	lr
 8008b2e:	bf00      	nop
 8008b30:	40010400 	.word	0x40010400

08008b34 <LL_EXTI_EnableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8008b34:	b480      	push	{r7}
 8008b36:	b083      	sub	sp, #12
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 8008b3c:	4905      	ldr	r1, [pc, #20]	; (8008b54 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8008b3e:	4b05      	ldr	r3, [pc, #20]	; (8008b54 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8008b40:	68da      	ldr	r2, [r3, #12]
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	4313      	orrs	r3, r2
 8008b46:	60cb      	str	r3, [r1, #12]
}
 8008b48:	bf00      	nop
 8008b4a:	370c      	adds	r7, #12
 8008b4c:	46bd      	mov	sp, r7
 8008b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b52:	4770      	bx	lr
 8008b54:	40010400 	.word	0x40010400

08008b58 <LL_EXTI_EnableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_32_63(uint32_t ExtiLine)
{
 8008b58:	b480      	push	{r7}
 8008b5a:	b083      	sub	sp, #12
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8008b60:	4905      	ldr	r1, [pc, #20]	; (8008b78 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8008b62:	4b05      	ldr	r3, [pc, #20]	; (8008b78 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8008b64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	4313      	orrs	r3, r2
 8008b6a:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8008b6c:	bf00      	nop
 8008b6e:	370c      	adds	r7, #12
 8008b70:	46bd      	mov	sp, r7
 8008b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b76:	4770      	bx	lr
 8008b78:	40010400 	.word	0x40010400

08008b7c <LL_EXTI_DisableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8008b7c:	b480      	push	{r7}
 8008b7e:	b083      	sub	sp, #12
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 8008b84:	4906      	ldr	r1, [pc, #24]	; (8008ba0 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8008b86:	4b06      	ldr	r3, [pc, #24]	; (8008ba0 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8008b88:	68da      	ldr	r2, [r3, #12]
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	43db      	mvns	r3, r3
 8008b8e:	4013      	ands	r3, r2
 8008b90:	60cb      	str	r3, [r1, #12]
}
 8008b92:	bf00      	nop
 8008b94:	370c      	adds	r7, #12
 8008b96:	46bd      	mov	sp, r7
 8008b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b9c:	4770      	bx	lr
 8008b9e:	bf00      	nop
 8008ba0:	40010400 	.word	0x40010400

08008ba4 <LL_EXTI_DisableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_32_63(uint32_t ExtiLine)
{
 8008ba4:	b480      	push	{r7}
 8008ba6:	b083      	sub	sp, #12
 8008ba8:	af00      	add	r7, sp, #0
 8008baa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8008bac:	4906      	ldr	r1, [pc, #24]	; (8008bc8 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8008bae:	4b06      	ldr	r3, [pc, #24]	; (8008bc8 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8008bb0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	43db      	mvns	r3, r3
 8008bb6:	4013      	ands	r3, r2
 8008bb8:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8008bba:	bf00      	nop
 8008bbc:	370c      	adds	r7, #12
 8008bbe:	46bd      	mov	sp, r7
 8008bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc4:	4770      	bx	lr
 8008bc6:	bf00      	nop
 8008bc8:	40010400 	.word	0x40010400

08008bcc <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8008bcc:	b580      	push	{r7, lr}
 8008bce:	b084      	sub	sp, #16
 8008bd0:	af00      	add	r7, sp, #0
 8008bd2:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 8008bd4:	2301      	movs	r3, #1
 8008bd6:	73fb      	strb	r3, [r7, #15]
#endif
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	7a1b      	ldrb	r3, [r3, #8]
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	f000 80c1 	beq.w	8008d64 <LL_EXTI_Init+0x198>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d05b      	beq.n	8008ca2 <LL_EXTI_Init+0xd6>
    {
      switch (EXTI_InitStruct->Mode)
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	7a5b      	ldrb	r3, [r3, #9]
 8008bee:	2b01      	cmp	r3, #1
 8008bf0:	d00e      	beq.n	8008c10 <LL_EXTI_Init+0x44>
 8008bf2:	2b02      	cmp	r3, #2
 8008bf4:	d017      	beq.n	8008c26 <LL_EXTI_Init+0x5a>
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d120      	bne.n	8008c3c <LL_EXTI_Init+0x70>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	4618      	mov	r0, r3
 8008c00:	f7ff ff24 	bl	8008a4c <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	4618      	mov	r0, r3
 8008c0a:	f7ff feaf 	bl	800896c <LL_EXTI_EnableIT_0_31>
          break;
 8008c0e:	e018      	b.n	8008c42 <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	4618      	mov	r0, r3
 8008c16:	f7ff fecd 	bl	80089b4 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	4618      	mov	r0, r3
 8008c20:	f7ff fef0 	bl	8008a04 <LL_EXTI_EnableEvent_0_31>
          break;
 8008c24:	e00d      	b.n	8008c42 <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	4618      	mov	r0, r3
 8008c2c:	f7ff fe9e 	bl	800896c <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	4618      	mov	r0, r3
 8008c36:	f7ff fee5 	bl	8008a04 <LL_EXTI_EnableEvent_0_31>
          break;
 8008c3a:	e002      	b.n	8008c42 <LL_EXTI_Init+0x76>
        default:
          status = ERROR;
 8008c3c:	2300      	movs	r3, #0
 8008c3e:	73fb      	strb	r3, [r7, #15]
          break;
 8008c40:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	7a9b      	ldrb	r3, [r3, #10]
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d02b      	beq.n	8008ca2 <LL_EXTI_Init+0xd6>
      {
        switch (EXTI_InitStruct->Trigger)
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	7a9b      	ldrb	r3, [r3, #10]
 8008c4e:	2b02      	cmp	r3, #2
 8008c50:	d00e      	beq.n	8008c70 <LL_EXTI_Init+0xa4>
 8008c52:	2b03      	cmp	r3, #3
 8008c54:	d017      	beq.n	8008c86 <LL_EXTI_Init+0xba>
 8008c56:	2b01      	cmp	r3, #1
 8008c58:	d120      	bne.n	8008c9c <LL_EXTI_Init+0xd0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	4618      	mov	r0, r3
 8008c60:	f7ff ff8c 	bl	8008b7c <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	4618      	mov	r0, r3
 8008c6a:	f7ff ff17 	bl	8008a9c <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8008c6e:	e018      	b.n	8008ca2 <LL_EXTI_Init+0xd6>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	4618      	mov	r0, r3
 8008c76:	f7ff ff35 	bl	8008ae4 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	4618      	mov	r0, r3
 8008c80:	f7ff ff58 	bl	8008b34 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8008c84:	e00d      	b.n	8008ca2 <LL_EXTI_Init+0xd6>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	4618      	mov	r0, r3
 8008c8c:	f7ff ff06 	bl	8008a9c <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	4618      	mov	r0, r3
 8008c96:	f7ff ff4d 	bl	8008b34 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8008c9a:	e002      	b.n	8008ca2 <LL_EXTI_Init+0xd6>
          default:
            status = ERROR;
 8008c9c:	2300      	movs	r3, #0
 8008c9e:	73fb      	strb	r3, [r7, #15]
            break;
 8008ca0:	bf00      	nop
        }
      }
    }
#if defined(EXTI_32_63_SUPPORT)
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	685b      	ldr	r3, [r3, #4]
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d070      	beq.n	8008d8c <LL_EXTI_Init+0x1c0>
    {
      switch (EXTI_InitStruct->Mode)
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	7a5b      	ldrb	r3, [r3, #9]
 8008cae:	2b01      	cmp	r3, #1
 8008cb0:	d00e      	beq.n	8008cd0 <LL_EXTI_Init+0x104>
 8008cb2:	2b02      	cmp	r3, #2
 8008cb4:	d017      	beq.n	8008ce6 <LL_EXTI_Init+0x11a>
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d120      	bne.n	8008cfc <LL_EXTI_Init+0x130>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	685b      	ldr	r3, [r3, #4]
 8008cbe:	4618      	mov	r0, r3
 8008cc0:	f7ff fed8 	bl	8008a74 <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	685b      	ldr	r3, [r3, #4]
 8008cc8:	4618      	mov	r0, r3
 8008cca:	f7ff fe61 	bl	8008990 <LL_EXTI_EnableIT_32_63>
          break;
 8008cce:	e018      	b.n	8008d02 <LL_EXTI_Init+0x136>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	685b      	ldr	r3, [r3, #4]
 8008cd4:	4618      	mov	r0, r3
 8008cd6:	f7ff fe81 	bl	80089dc <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	685b      	ldr	r3, [r3, #4]
 8008cde:	4618      	mov	r0, r3
 8008ce0:	f7ff fea2 	bl	8008a28 <LL_EXTI_EnableEvent_32_63>
          break;
 8008ce4:	e00d      	b.n	8008d02 <LL_EXTI_Init+0x136>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	685b      	ldr	r3, [r3, #4]
 8008cea:	4618      	mov	r0, r3
 8008cec:	f7ff fe50 	bl	8008990 <LL_EXTI_EnableIT_32_63>
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	685b      	ldr	r3, [r3, #4]
 8008cf4:	4618      	mov	r0, r3
 8008cf6:	f7ff fe97 	bl	8008a28 <LL_EXTI_EnableEvent_32_63>
          break;
 8008cfa:	e002      	b.n	8008d02 <LL_EXTI_Init+0x136>
        default:
          status = ERROR;
 8008cfc:	2300      	movs	r3, #0
 8008cfe:	73fb      	strb	r3, [r7, #15]
          break;
 8008d00:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	7a9b      	ldrb	r3, [r3, #10]
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d040      	beq.n	8008d8c <LL_EXTI_Init+0x1c0>
      {
        switch (EXTI_InitStruct->Trigger)
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	7a9b      	ldrb	r3, [r3, #10]
 8008d0e:	2b02      	cmp	r3, #2
 8008d10:	d00e      	beq.n	8008d30 <LL_EXTI_Init+0x164>
 8008d12:	2b03      	cmp	r3, #3
 8008d14:	d017      	beq.n	8008d46 <LL_EXTI_Init+0x17a>
 8008d16:	2b01      	cmp	r3, #1
 8008d18:	d120      	bne.n	8008d5c <LL_EXTI_Init+0x190>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	685b      	ldr	r3, [r3, #4]
 8008d1e:	4618      	mov	r0, r3
 8008d20:	f7ff ff40 	bl	8008ba4 <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	685b      	ldr	r3, [r3, #4]
 8008d28:	4618      	mov	r0, r3
 8008d2a:	f7ff fec9 	bl	8008ac0 <LL_EXTI_EnableRisingTrig_32_63>
            break;
 8008d2e:	e02d      	b.n	8008d8c <LL_EXTI_Init+0x1c0>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	685b      	ldr	r3, [r3, #4]
 8008d34:	4618      	mov	r0, r3
 8008d36:	f7ff fee9 	bl	8008b0c <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	685b      	ldr	r3, [r3, #4]
 8008d3e:	4618      	mov	r0, r3
 8008d40:	f7ff ff0a 	bl	8008b58 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8008d44:	e022      	b.n	8008d8c <LL_EXTI_Init+0x1c0>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	685b      	ldr	r3, [r3, #4]
 8008d4a:	4618      	mov	r0, r3
 8008d4c:	f7ff feb8 	bl	8008ac0 <LL_EXTI_EnableRisingTrig_32_63>
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	685b      	ldr	r3, [r3, #4]
 8008d54:	4618      	mov	r0, r3
 8008d56:	f7ff feff 	bl	8008b58 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8008d5a:	e017      	b.n	8008d8c <LL_EXTI_Init+0x1c0>
          default:
            status = ERROR;
 8008d5c:	2300      	movs	r3, #0
 8008d5e:	73fb      	strb	r3, [r7, #15]
            break;
 8008d60:	bf00      	nop
 8008d62:	e013      	b.n	8008d8c <LL_EXTI_Init+0x1c0>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	4618      	mov	r0, r3
 8008d6a:	f7ff fe23 	bl	80089b4 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	4618      	mov	r0, r3
 8008d74:	f7ff fe6a 	bl	8008a4c <LL_EXTI_DisableEvent_0_31>
#if defined(EXTI_32_63_SUPPORT)
    /* De-configure EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	685b      	ldr	r3, [r3, #4]
 8008d7c:	4618      	mov	r0, r3
 8008d7e:	f7ff fe2d 	bl	80089dc <LL_EXTI_DisableIT_32_63>
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	685b      	ldr	r3, [r3, #4]
 8008d86:	4618      	mov	r0, r3
 8008d88:	f7ff fe74 	bl	8008a74 <LL_EXTI_DisableEvent_32_63>
#endif
  }
  return status;
 8008d8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d8e:	4618      	mov	r0, r3
 8008d90:	3710      	adds	r7, #16
 8008d92:	46bd      	mov	sp, r7
 8008d94:	bd80      	pop	{r7, pc}

08008d96 <LL_GPIO_SetPinMode>:
{
 8008d96:	b480      	push	{r7}
 8008d98:	b089      	sub	sp, #36	; 0x24
 8008d9a:	af00      	add	r7, sp, #0
 8008d9c:	60f8      	str	r0, [r7, #12]
 8008d9e:	60b9      	str	r1, [r7, #8]
 8008da0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	681a      	ldr	r2, [r3, #0]
 8008da6:	68bb      	ldr	r3, [r7, #8]
 8008da8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008daa:	697b      	ldr	r3, [r7, #20]
 8008dac:	fa93 f3a3 	rbit	r3, r3
 8008db0:	613b      	str	r3, [r7, #16]
  return(result);
 8008db2:	693b      	ldr	r3, [r7, #16]
 8008db4:	fab3 f383 	clz	r3, r3
 8008db8:	005b      	lsls	r3, r3, #1
 8008dba:	2103      	movs	r1, #3
 8008dbc:	fa01 f303 	lsl.w	r3, r1, r3
 8008dc0:	43db      	mvns	r3, r3
 8008dc2:	401a      	ands	r2, r3
 8008dc4:	68bb      	ldr	r3, [r7, #8]
 8008dc6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008dc8:	69fb      	ldr	r3, [r7, #28]
 8008dca:	fa93 f3a3 	rbit	r3, r3
 8008dce:	61bb      	str	r3, [r7, #24]
  return(result);
 8008dd0:	69bb      	ldr	r3, [r7, #24]
 8008dd2:	fab3 f383 	clz	r3, r3
 8008dd6:	005b      	lsls	r3, r3, #1
 8008dd8:	6879      	ldr	r1, [r7, #4]
 8008dda:	fa01 f303 	lsl.w	r3, r1, r3
 8008dde:	431a      	orrs	r2, r3
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	601a      	str	r2, [r3, #0]
}
 8008de4:	bf00      	nop
 8008de6:	3724      	adds	r7, #36	; 0x24
 8008de8:	46bd      	mov	sp, r7
 8008dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dee:	4770      	bx	lr

08008df0 <LL_GPIO_SetPinPull>:
{
 8008df0:	b480      	push	{r7}
 8008df2:	b089      	sub	sp, #36	; 0x24
 8008df4:	af00      	add	r7, sp, #0
 8008df6:	60f8      	str	r0, [r7, #12]
 8008df8:	60b9      	str	r1, [r7, #8]
 8008dfa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	68da      	ldr	r2, [r3, #12]
 8008e00:	68bb      	ldr	r3, [r7, #8]
 8008e02:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008e04:	697b      	ldr	r3, [r7, #20]
 8008e06:	fa93 f3a3 	rbit	r3, r3
 8008e0a:	613b      	str	r3, [r7, #16]
  return(result);
 8008e0c:	693b      	ldr	r3, [r7, #16]
 8008e0e:	fab3 f383 	clz	r3, r3
 8008e12:	005b      	lsls	r3, r3, #1
 8008e14:	2103      	movs	r1, #3
 8008e16:	fa01 f303 	lsl.w	r3, r1, r3
 8008e1a:	43db      	mvns	r3, r3
 8008e1c:	401a      	ands	r2, r3
 8008e1e:	68bb      	ldr	r3, [r7, #8]
 8008e20:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008e22:	69fb      	ldr	r3, [r7, #28]
 8008e24:	fa93 f3a3 	rbit	r3, r3
 8008e28:	61bb      	str	r3, [r7, #24]
  return(result);
 8008e2a:	69bb      	ldr	r3, [r7, #24]
 8008e2c:	fab3 f383 	clz	r3, r3
 8008e30:	005b      	lsls	r3, r3, #1
 8008e32:	6879      	ldr	r1, [r7, #4]
 8008e34:	fa01 f303 	lsl.w	r3, r1, r3
 8008e38:	431a      	orrs	r2, r3
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	60da      	str	r2, [r3, #12]
}
 8008e3e:	bf00      	nop
 8008e40:	3724      	adds	r7, #36	; 0x24
 8008e42:	46bd      	mov	sp, r7
 8008e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e48:	4770      	bx	lr
	...

08008e4c <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8008e4c:	b490      	push	{r4, r7}
 8008e4e:	b084      	sub	sp, #16
 8008e50:	af00      	add	r7, sp, #0
 8008e52:	6078      	str	r0, [r7, #4]
 8008e54:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
 8008e56:	4c11      	ldr	r4, [pc, #68]	; (8008e9c <LL_SYSCFG_SetEXTISource+0x50>)
 8008e58:	683b      	ldr	r3, [r7, #0]
 8008e5a:	b2db      	uxtb	r3, r3
 8008e5c:	490f      	ldr	r1, [pc, #60]	; (8008e9c <LL_SYSCFG_SetEXTISource+0x50>)
 8008e5e:	683a      	ldr	r2, [r7, #0]
 8008e60:	b2d2      	uxtb	r2, r2
 8008e62:	3202      	adds	r2, #2
 8008e64:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8008e68:	683a      	ldr	r2, [r7, #0]
 8008e6a:	0c12      	lsrs	r2, r2, #16
 8008e6c:	43d2      	mvns	r2, r2
 8008e6e:	4011      	ands	r1, r2
 8008e70:	683a      	ldr	r2, [r7, #0]
 8008e72:	0c12      	lsrs	r2, r2, #16
 8008e74:	60fa      	str	r2, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008e76:	68fa      	ldr	r2, [r7, #12]
 8008e78:	fa92 f2a2 	rbit	r2, r2
 8008e7c:	60ba      	str	r2, [r7, #8]
  return(result);
 8008e7e:	68ba      	ldr	r2, [r7, #8]
 8008e80:	fab2 f282 	clz	r2, r2
 8008e84:	6878      	ldr	r0, [r7, #4]
 8008e86:	fa00 f202 	lsl.w	r2, r0, r2
 8008e8a:	430a      	orrs	r2, r1
 8008e8c:	3302      	adds	r3, #2
 8008e8e:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
}
 8008e92:	bf00      	nop
 8008e94:	3710      	adds	r7, #16
 8008e96:	46bd      	mov	sp, r7
 8008e98:	bc90      	pop	{r4, r7}
 8008e9a:	4770      	bx	lr
 8008e9c:	40010000 	.word	0x40010000

08008ea0 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE END PFP */

/* USER CODE BEGIN 0 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008ea0:	b580      	push	{r7, lr}
 8008ea2:	b082      	sub	sp, #8
 8008ea4:	af00      	add	r7, sp, #0
 8008ea6:	6078      	str	r0, [r7, #4]
    if (htim->Instance==TIM1)
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	4a22      	ldr	r2, [pc, #136]	; (8008f38 <HAL_TIM_IC_CaptureCallback+0x98>)
 8008eae:	4293      	cmp	r3, r2
 8008eb0:	d10b      	bne.n	8008eca <HAL_TIM_IC_CaptureCallback+0x2a>
    {
        //resulta en us prescaler 63 (clock 64 Mhz) Pulse positif
        US_G_Echo = HAL_TIM_ReadCapturedValue (&htim1,TIM_CHANNEL_2);//mesure capture Duree pulse
 8008eb2:	2104      	movs	r1, #4
 8008eb4:	4821      	ldr	r0, [pc, #132]	; (8008f3c <HAL_TIM_IC_CaptureCallback+0x9c>)
 8008eb6:	f7fe fc1f 	bl	80076f8 <HAL_TIM_ReadCapturedValue>
 8008eba:	4603      	mov	r3, r0
 8008ebc:	461a      	mov	r2, r3
 8008ebe:	4b20      	ldr	r3, [pc, #128]	; (8008f40 <HAL_TIM_IC_CaptureCallback+0xa0>)
 8008ec0:	601a      	str	r2, [r3, #0]
        __HAL_TIM_SET_COUNTER(&htim1,0);// mise a zero compteur apres capture
 8008ec2:	4b1e      	ldr	r3, [pc, #120]	; (8008f3c <HAL_TIM_IC_CaptureCallback+0x9c>)
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	2200      	movs	r2, #0
 8008ec8:	625a      	str	r2, [r3, #36]	; 0x24
    }
    if (htim->Instance==TIM2)
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008ed2:	d10b      	bne.n	8008eec <HAL_TIM_IC_CaptureCallback+0x4c>
    {
        US_C_Echo =	HAL_TIM_ReadCapturedValue (&htim2,TIM_CHANNEL_2);
 8008ed4:	2104      	movs	r1, #4
 8008ed6:	481b      	ldr	r0, [pc, #108]	; (8008f44 <HAL_TIM_IC_CaptureCallback+0xa4>)
 8008ed8:	f7fe fc0e 	bl	80076f8 <HAL_TIM_ReadCapturedValue>
 8008edc:	4603      	mov	r3, r0
 8008ede:	461a      	mov	r2, r3
 8008ee0:	4b19      	ldr	r3, [pc, #100]	; (8008f48 <HAL_TIM_IC_CaptureCallback+0xa8>)
 8008ee2:	601a      	str	r2, [r3, #0]
        __HAL_TIM_SET_COUNTER(&htim2,0);// mise a zero compteur apres capture
 8008ee4:	4b17      	ldr	r3, [pc, #92]	; (8008f44 <HAL_TIM_IC_CaptureCallback+0xa4>)
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	2200      	movs	r2, #0
 8008eea:	625a      	str	r2, [r3, #36]	; 0x24

    }
    if (htim->Instance==TIM3)
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	4a16      	ldr	r2, [pc, #88]	; (8008f4c <HAL_TIM_IC_CaptureCallback+0xac>)
 8008ef2:	4293      	cmp	r3, r2
 8008ef4:	d10b      	bne.n	8008f0e <HAL_TIM_IC_CaptureCallback+0x6e>
    {
        US_D_Echo =	HAL_TIM_ReadCapturedValue (&htim3,TIM_CHANNEL_2);
 8008ef6:	2104      	movs	r1, #4
 8008ef8:	4815      	ldr	r0, [pc, #84]	; (8008f50 <HAL_TIM_IC_CaptureCallback+0xb0>)
 8008efa:	f7fe fbfd 	bl	80076f8 <HAL_TIM_ReadCapturedValue>
 8008efe:	4603      	mov	r3, r0
 8008f00:	461a      	mov	r2, r3
 8008f02:	4b14      	ldr	r3, [pc, #80]	; (8008f54 <HAL_TIM_IC_CaptureCallback+0xb4>)
 8008f04:	601a      	str	r2, [r3, #0]
        __HAL_TIM_SET_COUNTER(&htim3,0);// mise a zero compteur apres capture
 8008f06:	4b12      	ldr	r3, [pc, #72]	; (8008f50 <HAL_TIM_IC_CaptureCallback+0xb0>)
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	2200      	movs	r2, #0
 8008f0c:	625a      	str	r2, [r3, #36]	; 0x24

    }

    //Hall
    if (htim->Instance==TIM1)
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	4a09      	ldr	r2, [pc, #36]	; (8008f38 <HAL_TIM_IC_CaptureCallback+0x98>)
 8008f14:	4293      	cmp	r3, r2
 8008f16:	d10b      	bne.n	8008f30 <HAL_TIM_IC_CaptureCallback+0x90>
        {
            Hall =	HAL_TIM_ReadCapturedValue (&htim1,TIM_CHANNEL_2);
 8008f18:	2104      	movs	r1, #4
 8008f1a:	4808      	ldr	r0, [pc, #32]	; (8008f3c <HAL_TIM_IC_CaptureCallback+0x9c>)
 8008f1c:	f7fe fbec 	bl	80076f8 <HAL_TIM_ReadCapturedValue>
 8008f20:	4603      	mov	r3, r0
 8008f22:	461a      	mov	r2, r3
 8008f24:	4b0c      	ldr	r3, [pc, #48]	; (8008f58 <HAL_TIM_IC_CaptureCallback+0xb8>)
 8008f26:	601a      	str	r2, [r3, #0]
            __HAL_TIM_SET_COUNTER(&htim1,0);// mise a zero compteur apres capture
 8008f28:	4b04      	ldr	r3, [pc, #16]	; (8008f3c <HAL_TIM_IC_CaptureCallback+0x9c>)
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	2200      	movs	r2, #0
 8008f2e:	625a      	str	r2, [r3, #36]	; 0x24

        }

}
 8008f30:	bf00      	nop
 8008f32:	3708      	adds	r7, #8
 8008f34:	46bd      	mov	sp, r7
 8008f36:	bd80      	pop	{r7, pc}
 8008f38:	40012c00 	.word	0x40012c00
 8008f3c:	20000248 	.word	0x20000248
 8008f40:	20000134 	.word	0x20000134
 8008f44:	200002f8 	.word	0x200002f8
 8008f48:	20000138 	.word	0x20000138
 8008f4c:	40000400 	.word	0x40000400
 8008f50:	20000208 	.word	0x20000208
 8008f54:	2000013c 	.word	0x2000013c
 8008f58:	20000158 	.word	0x20000158

08008f5c <SYS_MicroDelay>:

void SYS_MicroDelay(uint32_t delay)
{
 8008f5c:	b480      	push	{r7}
 8008f5e:	b085      	sub	sp, #20
 8008f60:	af00      	add	r7, sp, #0
 8008f62:	6078      	str	r0, [r7, #4]
    volatile uint32_t cnt=(delay*6)+5;
 8008f64:	687a      	ldr	r2, [r7, #4]
 8008f66:	4613      	mov	r3, r2
 8008f68:	005b      	lsls	r3, r3, #1
 8008f6a:	4413      	add	r3, r2
 8008f6c:	005b      	lsls	r3, r3, #1
 8008f6e:	3305      	adds	r3, #5
 8008f70:	60fb      	str	r3, [r7, #12]

    while (cnt >0) {
 8008f72:	e002      	b.n	8008f7a <SYS_MicroDelay+0x1e>
        cnt--;
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	3b01      	subs	r3, #1
 8008f78:	60fb      	str	r3, [r7, #12]
    while (cnt >0) {
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d1f9      	bne.n	8008f74 <SYS_MicroDelay+0x18>
    }
}
 8008f80:	bf00      	nop
 8008f82:	3714      	adds	r7, #20
 8008f84:	46bd      	mov	sp, r7
 8008f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f8a:	4770      	bx	lr

08008f8c <main>:
 * @brief  The application entry point.
 *
 * @retval None
 */
int main(void)
{
 8008f8c:	b580      	push	{r7, lr}
 8008f8e:	b0a2      	sub	sp, #136	; 0x88
 8008f90:	af00      	add	r7, sp, #0
    /* USER CODE END 1 */

    /* MCU Configuration----------------------------------------------------------*/

    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 8008f92:	f7fa fa55 	bl	8003440 <HAL_Init>

    /* USER CODE BEGIN Init */
    hcan.pTxMsg = &TxMessage;
 8008f96:	4b26      	ldr	r3, [pc, #152]	; (8009030 <main+0xa4>)
 8008f98:	4a26      	ldr	r2, [pc, #152]	; (8009034 <main+0xa8>)
 8008f9a:	631a      	str	r2, [r3, #48]	; 0x30
    hcan.pRxMsg = &RxMessage;
 8008f9c:	4b24      	ldr	r3, [pc, #144]	; (8009030 <main+0xa4>)
 8008f9e:	4a26      	ldr	r2, [pc, #152]	; (8009038 <main+0xac>)
 8008fa0:	635a      	str	r2, [r3, #52]	; 0x34

    GyroDRDFlag = 1;
 8008fa2:	4b26      	ldr	r3, [pc, #152]	; (800903c <main+0xb0>)
 8008fa4:	2201      	movs	r2, #1
 8008fa6:	701a      	strb	r2, [r3, #0]
    /* USER CODE END Init */

    /* Configure the system clock */
    SystemClock_Config();
 8008fa8:	f000 fa8a 	bl	80094c0 <SystemClock_Config>

    /* USER CODE END SysInit */

    /* Initialize all configured peripherals */

    MX_GPIO_Init();
 8008fac:	f000 fd5c 	bl	8009a68 <MX_GPIO_Init>
    MX_I2C1_Init();
 8008fb0:	f000 fb2e 	bl	8009610 <MX_I2C1_Init>
    MX_SPI1_Init();
 8008fb4:	f000 fb76 	bl	80096a4 <MX_SPI1_Init>
    MX_TIM2_Init();
 8008fb8:	f000 fc22 	bl	8009800 <MX_TIM2_Init>
    MX_USART2_UART_Init();
 8008fbc:	f000 fcee 	bl	800999c <MX_USART2_UART_Init>
    MX_TIM3_Init();
 8008fc0:	f000 fc84 	bl	80098cc <MX_TIM3_Init>
    MX_CAN_Init();
 8008fc4:	f000 fae8 	bl	8009598 <MX_CAN_Init>
    MX_TIM1_Init();
 8008fc8:	f000 fbae 	bl	8009728 <MX_TIM1_Init>
    /* USER CODE BEGIN 2 */

    /* CAPTURE US */
    // Gauche
    HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1);
 8008fcc:	2100      	movs	r1, #0
 8008fce:	481c      	ldr	r0, [pc, #112]	; (8009040 <main+0xb4>)
 8008fd0:	f7fe f976 	bl	80072c0 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_2);
 8008fd4:	2104      	movs	r1, #4
 8008fd6:	481a      	ldr	r0, [pc, #104]	; (8009040 <main+0xb4>)
 8008fd8:	f7fe f972 	bl	80072c0 <HAL_TIM_IC_Start_IT>
    // Centre
    HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 8008fdc:	2100      	movs	r1, #0
 8008fde:	4819      	ldr	r0, [pc, #100]	; (8009044 <main+0xb8>)
 8008fe0:	f7fe f96e 	bl	80072c0 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
 8008fe4:	2104      	movs	r1, #4
 8008fe6:	4817      	ldr	r0, [pc, #92]	; (8009044 <main+0xb8>)
 8008fe8:	f7fe f96a 	bl	80072c0 <HAL_TIM_IC_Start_IT>
    // Droit
    HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 8008fec:	2100      	movs	r1, #0
 8008fee:	4816      	ldr	r0, [pc, #88]	; (8009048 <main+0xbc>)
 8008ff0:	f7fe f966 	bl	80072c0 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
 8008ff4:	2104      	movs	r1, #4
 8008ff6:	4814      	ldr	r0, [pc, #80]	; (8009048 <main+0xbc>)
 8008ff8:	f7fe f962 	bl	80072c0 <HAL_TIM_IC_Start_IT>

    CAN_FilterConfig();
 8008ffc:	f000 feb4 	bl	8009d68 <CAN_FilterConfig>

    BSP_LED_Init(LED10);
 8009000:	2007      	movs	r0, #7
 8009002:	f000 ff69 	bl	8009ed8 <BSP_LED_Init>
    BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8009006:	2101      	movs	r1, #1
 8009008:	2000      	movs	r0, #0
 800900a:	f001 f861 	bl	800a0d0 <BSP_PB_Init>

    //HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/100000); // Systick a 10 s

    Demo_GyroConfig();
 800900e:	f7f9 f99b 	bl	8002348 <Demo_GyroConfig>
    UpdateGyroBias();
 8009012:	f7f9 f931 	bl	8002278 <UpdateGyroBias>
    Demo_CompassConfig();
 8009016:	f7f9 f9ed 	bl	80023f4 <Demo_CompassConfig>
    GyroExtiConfig();
 800901a:	f7f9 fb51 	bl	80026c0 <GyroExtiConfig>
    readAllSensors(GyroTempBuffer, AccTempBuffer, MagTempBuffer);
 800901e:	4a0b      	ldr	r2, [pc, #44]	; (800904c <main+0xc0>)
 8009020:	490b      	ldr	r1, [pc, #44]	; (8009050 <main+0xc4>)
 8009022:	480c      	ldr	r0, [pc, #48]	; (8009054 <main+0xc8>)
 8009024:	f7f9 f894 	bl	8002150 <readAllSensors>
    FloatToBuffer CAN_AHRS_mes;
    uint8_t CAN_OMx_mes[8];
    uint8_t CAN_Hall_mes[8];
    char bufferMsg[100];

    for(int i = 0; i < 8; i++)
 8009028:	2300      	movs	r3, #0
 800902a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800902e:	e034      	b.n	800909a <main+0x10e>
 8009030:	200001c4 	.word	0x200001c4
 8009034:	200003a8 	.word	0x200003a8
 8009038:	200003c4 	.word	0x200003c4
 800903c:	200000e9 	.word	0x200000e9
 8009040:	20000248 	.word	0x20000248
 8009044:	200002f8 	.word	0x200002f8
 8009048:	20000208 	.word	0x20000208
 800904c:	20000110 	.word	0x20000110
 8009050:	20000118 	.word	0x20000118
 8009054:	20000120 	.word	0x20000120
    {
        CAN_US_mes[i] = 0;
 8009058:	f107 0278 	add.w	r2, r7, #120	; 0x78
 800905c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009060:	4413      	add	r3, r2
 8009062:	2200      	movs	r2, #0
 8009064:	701a      	strb	r2, [r3, #0]
        CAN_OMx_mes[i] = 0;
 8009066:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 800906a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800906e:	4413      	add	r3, r2
 8009070:	2200      	movs	r2, #0
 8009072:	701a      	strb	r2, [r3, #0]
        CAN_Hall_mes[i]=0;
 8009074:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8009078:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800907c:	4413      	add	r3, r2
 800907e:	2200      	movs	r2, #0
 8009080:	701a      	strb	r2, [r3, #0]
        CAN_AHRS_mes.buffer[i]=0;
 8009082:	f107 0274 	add.w	r2, r7, #116	; 0x74
 8009086:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800908a:	4413      	add	r3, r2
 800908c:	2200      	movs	r2, #0
 800908e:	701a      	strb	r2, [r3, #0]
    for(int i = 0; i < 8; i++)
 8009090:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009094:	3301      	adds	r3, #1
 8009096:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800909a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800909e:	2b07      	cmp	r3, #7
 80090a0:	ddda      	ble.n	8009058 <main+0xcc>
    }

    while (1)
    {
        if (US_Flag==1)
 80090a2:	4bc7      	ldr	r3, [pc, #796]	; (80093c0 <main+0x434>)
 80090a4:	781b      	ldrb	r3, [r3, #0]
 80090a6:	b2db      	uxtb	r3, r3
 80090a8:	2b01      	cmp	r3, #1
 80090aa:	f040 80dd 	bne.w	8009268 <main+0x2dc>
        {
            US_Flag=0;
 80090ae:	4bc4      	ldr	r3, [pc, #784]	; (80093c0 <main+0x434>)
 80090b0:	2200      	movs	r2, #0
 80090b2:	701a      	strb	r2, [r3, #0]

            /* US_AV_G D_Trig ; US_AV_D_Trig ; US_AR_C_Trig */
            //pulse quelques 10 aines de us
            HAL_GPIO_WritePin( US_AV_G_Trig_GPIO_Port, US_AV_G_Trig_Pin, GPIO_PIN_SET); //PC0	: US_AV_G_Trig  1
 80090b4:	2201      	movs	r2, #1
 80090b6:	2101      	movs	r1, #1
 80090b8:	48c2      	ldr	r0, [pc, #776]	; (80093c4 <main+0x438>)
 80090ba:	f7fb f9d1 	bl	8004460 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin( US_AV_D_Trig_GPIO_Port, US_AV_D_Trig_Pin, GPIO_PIN_SET); //PC2 : US_AV_D_Trig  1
 80090be:	2201      	movs	r2, #1
 80090c0:	2104      	movs	r1, #4
 80090c2:	48c0      	ldr	r0, [pc, #768]	; (80093c4 <main+0x438>)
 80090c4:	f7fb f9cc 	bl	8004460 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin( US_AR_C_Trig_GPIO_Port, US_AR_C_Trig_Pin, GPIO_PIN_SET); //PC4 : US_AR_C_Trig  1
 80090c8:	2201      	movs	r2, #1
 80090ca:	2110      	movs	r1, #16
 80090cc:	48bd      	ldr	r0, [pc, #756]	; (80093c4 <main+0x438>)
 80090ce:	f7fb f9c7 	bl	8004460 <HAL_GPIO_WritePin>
            //HAL_Delay(1); //10s
            SYS_MicroDelay(10); // 10s
 80090d2:	200a      	movs	r0, #10
 80090d4:	f7ff ff42 	bl	8008f5c <SYS_MicroDelay>
            HAL_GPIO_WritePin( US_AV_G_Trig_GPIO_Port, US_AV_G_Trig_Pin, GPIO_PIN_RESET); //PC0	: US_AV_G_Trig  0
 80090d8:	2200      	movs	r2, #0
 80090da:	2101      	movs	r1, #1
 80090dc:	48b9      	ldr	r0, [pc, #740]	; (80093c4 <main+0x438>)
 80090de:	f7fb f9bf 	bl	8004460 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin( US_AV_D_Trig_GPIO_Port, US_AV_D_Trig_Pin, GPIO_PIN_RESET); //PC2 : US_AV_D_Trig  0
 80090e2:	2200      	movs	r2, #0
 80090e4:	2104      	movs	r1, #4
 80090e6:	48b7      	ldr	r0, [pc, #732]	; (80093c4 <main+0x438>)
 80090e8:	f7fb f9ba 	bl	8004460 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin( US_AR_C_Trig_GPIO_Port, US_AR_C_Trig_Pin, GPIO_PIN_RESET); //PC4 : US_AR_C_Trig  0
 80090ec:	2200      	movs	r2, #0
 80090ee:	2110      	movs	r1, #16
 80090f0:	48b4      	ldr	r0, [pc, #720]	; (80093c4 <main+0x438>)
 80090f2:	f7fb f9b5 	bl	8004460 <HAL_GPIO_WritePin>
            HAL_Delay(30); // 30ms
 80090f6:	201e      	movs	r0, #30
 80090f8:	f7fa fa08 	bl	800350c <HAL_Delay>

            US_AV_G_mes = US_G_Echo/58;
 80090fc:	4bb2      	ldr	r3, [pc, #712]	; (80093c8 <main+0x43c>)
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	4ab2      	ldr	r2, [pc, #712]	; (80093cc <main+0x440>)
 8009102:	fb82 1203 	smull	r1, r2, r2, r3
 8009106:	441a      	add	r2, r3
 8009108:	1152      	asrs	r2, r2, #5
 800910a:	17db      	asrs	r3, r3, #31
 800910c:	1ad3      	subs	r3, r2, r3
 800910e:	4ab0      	ldr	r2, [pc, #704]	; (80093d0 <main+0x444>)
 8009110:	6013      	str	r3, [r2, #0]
            US_AV_D_mes = US_D_Echo/58;
 8009112:	4bb0      	ldr	r3, [pc, #704]	; (80093d4 <main+0x448>)
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	4aad      	ldr	r2, [pc, #692]	; (80093cc <main+0x440>)
 8009118:	fb82 1203 	smull	r1, r2, r2, r3
 800911c:	441a      	add	r2, r3
 800911e:	1152      	asrs	r2, r2, #5
 8009120:	17db      	asrs	r3, r3, #31
 8009122:	1ad3      	subs	r3, r2, r3
 8009124:	4aac      	ldr	r2, [pc, #688]	; (80093d8 <main+0x44c>)
 8009126:	6013      	str	r3, [r2, #0]
            US_AR_C_mes = US_C_Echo/58;
 8009128:	4bac      	ldr	r3, [pc, #688]	; (80093dc <main+0x450>)
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	4aa7      	ldr	r2, [pc, #668]	; (80093cc <main+0x440>)
 800912e:	fb82 1203 	smull	r1, r2, r2, r3
 8009132:	441a      	add	r2, r3
 8009134:	1152      	asrs	r2, r2, #5
 8009136:	17db      	asrs	r3, r3, #31
 8009138:	1ad3      	subs	r3, r2, r3
 800913a:	4aa9      	ldr	r2, [pc, #676]	; (80093e0 <main+0x454>)
 800913c:	6013      	str	r3, [r2, #0]

            CAN_US_mes[0] = (US_AV_G_mes >> 8) & 0xFF;
 800913e:	4ba4      	ldr	r3, [pc, #656]	; (80093d0 <main+0x444>)
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	121b      	asrs	r3, r3, #8
 8009144:	b2db      	uxtb	r3, r3
 8009146:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78
			CAN_US_mes[1] = US_AV_G_mes & 0xFF;
 800914a:	4ba1      	ldr	r3, [pc, #644]	; (80093d0 <main+0x444>)
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	b2db      	uxtb	r3, r3
 8009150:	f887 3079 	strb.w	r3, [r7, #121]	; 0x79
			CAN_US_mes[2] = (US_AV_D_mes >> 8) & 0xFF;
 8009154:	4ba0      	ldr	r3, [pc, #640]	; (80093d8 <main+0x44c>)
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	121b      	asrs	r3, r3, #8
 800915a:	b2db      	uxtb	r3, r3
 800915c:	f887 307a 	strb.w	r3, [r7, #122]	; 0x7a
			CAN_US_mes[3] = US_AV_D_mes & 0xFF;
 8009160:	4b9d      	ldr	r3, [pc, #628]	; (80093d8 <main+0x44c>)
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	b2db      	uxtb	r3, r3
 8009166:	f887 307b 	strb.w	r3, [r7, #123]	; 0x7b
			CAN_US_mes[4] = (US_AR_C_mes >> 8) & 0xFF;
 800916a:	4b9d      	ldr	r3, [pc, #628]	; (80093e0 <main+0x454>)
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	121b      	asrs	r3, r3, #8
 8009170:	b2db      	uxtb	r3, r3
 8009172:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
			CAN_US_mes[5] = US_AR_C_mes & 0xFF;
 8009176:	4b9a      	ldr	r3, [pc, #616]	; (80093e0 <main+0x454>)
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	b2db      	uxtb	r3, r3
 800917c:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d
			CAN_Send(CAN_US_mes, CAN_US1_id);
 8009180:	2200      	movs	r2, #0
 8009182:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8009186:	4611      	mov	r1, r2
 8009188:	4618      	mov	r0, r3
 800918a:	f000 fe15 	bl	8009db8 <CAN_Send>

            /* US_AV_C_Trig ; US_AR_G_Trig ; US_AR_D_Trig */
            //pulse quelques 10 aines de us
            HAL_GPIO_WritePin( US_AV_C_Trig_GPIO_Port, US_AV_C_Trig_Pin, GPIO_PIN_SET); // PC1 : US_AV_C_Trig  1
 800918e:	2201      	movs	r2, #1
 8009190:	2102      	movs	r1, #2
 8009192:	488c      	ldr	r0, [pc, #560]	; (80093c4 <main+0x438>)
 8009194:	f7fb f964 	bl	8004460 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin( US_AR_G_Trig_GPIO_Port, US_AR_G_Trig_Pin, GPIO_PIN_SET); // PC3 : US_AR_G_Trig  1
 8009198:	2201      	movs	r2, #1
 800919a:	2108      	movs	r1, #8
 800919c:	4889      	ldr	r0, [pc, #548]	; (80093c4 <main+0x438>)
 800919e:	f7fb f95f 	bl	8004460 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin( US_AR_D_Trig_GPIO_Port, US_AR_D_Trig_Pin, GPIO_PIN_SET); // PC5 : US_AR_D_Trig  1
 80091a2:	2201      	movs	r2, #1
 80091a4:	2120      	movs	r1, #32
 80091a6:	4887      	ldr	r0, [pc, #540]	; (80093c4 <main+0x438>)
 80091a8:	f7fb f95a 	bl	8004460 <HAL_GPIO_WritePin>
            //HAL_Delay(1); //10s
            SYS_MicroDelay(10); // 10s
 80091ac:	200a      	movs	r0, #10
 80091ae:	f7ff fed5 	bl	8008f5c <SYS_MicroDelay>
            HAL_GPIO_WritePin( US_AR_D_Trig_GPIO_Port, US_AR_D_Trig_Pin, GPIO_PIN_RESET); // PC1 : US_AV_C_Trig  0
 80091b2:	2200      	movs	r2, #0
 80091b4:	2120      	movs	r1, #32
 80091b6:	4883      	ldr	r0, [pc, #524]	; (80093c4 <main+0x438>)
 80091b8:	f7fb f952 	bl	8004460 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin( US_AR_G_Trig_GPIO_Port, US_AR_G_Trig_Pin, GPIO_PIN_RESET); // PC3 : US_AR_G_Trig  0
 80091bc:	2200      	movs	r2, #0
 80091be:	2108      	movs	r1, #8
 80091c0:	4880      	ldr	r0, [pc, #512]	; (80093c4 <main+0x438>)
 80091c2:	f7fb f94d 	bl	8004460 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin( US_AV_C_Trig_GPIO_Port, US_AV_C_Trig_Pin, GPIO_PIN_RESET); // PC5 : US_AR_D_Trig  0
 80091c6:	2200      	movs	r2, #0
 80091c8:	2102      	movs	r1, #2
 80091ca:	487e      	ldr	r0, [pc, #504]	; (80093c4 <main+0x438>)
 80091cc:	f7fb f948 	bl	8004460 <HAL_GPIO_WritePin>
            HAL_Delay(30); // 30ms
 80091d0:	201e      	movs	r0, #30
 80091d2:	f7fa f99b 	bl	800350c <HAL_Delay>

            US_AR_G_mes = US_G_Echo/58;
 80091d6:	4b7c      	ldr	r3, [pc, #496]	; (80093c8 <main+0x43c>)
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	4a7c      	ldr	r2, [pc, #496]	; (80093cc <main+0x440>)
 80091dc:	fb82 1203 	smull	r1, r2, r2, r3
 80091e0:	441a      	add	r2, r3
 80091e2:	1152      	asrs	r2, r2, #5
 80091e4:	17db      	asrs	r3, r3, #31
 80091e6:	1ad3      	subs	r3, r2, r3
 80091e8:	4a7e      	ldr	r2, [pc, #504]	; (80093e4 <main+0x458>)
 80091ea:	6013      	str	r3, [r2, #0]
            US_AR_D_mes = US_D_Echo/58;
 80091ec:	4b79      	ldr	r3, [pc, #484]	; (80093d4 <main+0x448>)
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	4a76      	ldr	r2, [pc, #472]	; (80093cc <main+0x440>)
 80091f2:	fb82 1203 	smull	r1, r2, r2, r3
 80091f6:	441a      	add	r2, r3
 80091f8:	1152      	asrs	r2, r2, #5
 80091fa:	17db      	asrs	r3, r3, #31
 80091fc:	1ad3      	subs	r3, r2, r3
 80091fe:	4a7a      	ldr	r2, [pc, #488]	; (80093e8 <main+0x45c>)
 8009200:	6013      	str	r3, [r2, #0]
            US_AV_C_mes = US_C_Echo/58;
 8009202:	4b76      	ldr	r3, [pc, #472]	; (80093dc <main+0x450>)
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	4a71      	ldr	r2, [pc, #452]	; (80093cc <main+0x440>)
 8009208:	fb82 1203 	smull	r1, r2, r2, r3
 800920c:	441a      	add	r2, r3
 800920e:	1152      	asrs	r2, r2, #5
 8009210:	17db      	asrs	r3, r3, #31
 8009212:	1ad3      	subs	r3, r2, r3
 8009214:	4a75      	ldr	r2, [pc, #468]	; (80093ec <main+0x460>)
 8009216:	6013      	str	r3, [r2, #0]

            CAN_US_mes[0] = (US_AR_G_mes >> 8) & 0xFF;
 8009218:	4b72      	ldr	r3, [pc, #456]	; (80093e4 <main+0x458>)
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	121b      	asrs	r3, r3, #8
 800921e:	b2db      	uxtb	r3, r3
 8009220:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78
			CAN_US_mes[1] = US_AR_G_mes & 0xFF;
 8009224:	4b6f      	ldr	r3, [pc, #444]	; (80093e4 <main+0x458>)
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	b2db      	uxtb	r3, r3
 800922a:	f887 3079 	strb.w	r3, [r7, #121]	; 0x79
			CAN_US_mes[2] = (US_AR_D_mes >> 8) & 0xFF;
 800922e:	4b6e      	ldr	r3, [pc, #440]	; (80093e8 <main+0x45c>)
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	121b      	asrs	r3, r3, #8
 8009234:	b2db      	uxtb	r3, r3
 8009236:	f887 307a 	strb.w	r3, [r7, #122]	; 0x7a
			CAN_US_mes[3] = US_AR_D_mes & 0xFF;
 800923a:	4b6b      	ldr	r3, [pc, #428]	; (80093e8 <main+0x45c>)
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	b2db      	uxtb	r3, r3
 8009240:	f887 307b 	strb.w	r3, [r7, #123]	; 0x7b
			CAN_US_mes[4] = (US_AV_C_mes >> 8) & 0xFF;
 8009244:	4b69      	ldr	r3, [pc, #420]	; (80093ec <main+0x460>)
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	121b      	asrs	r3, r3, #8
 800924a:	b2db      	uxtb	r3, r3
 800924c:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
			CAN_US_mes[5] = US_AV_C_mes & 0xFF;
 8009250:	4b66      	ldr	r3, [pc, #408]	; (80093ec <main+0x460>)
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	b2db      	uxtb	r3, r3
 8009256:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d
			CAN_Send(CAN_US_mes, CAN_US2_id);
 800925a:	2201      	movs	r2, #1
 800925c:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8009260:	4611      	mov	r1, r2
 8009262:	4618      	mov	r0, r3
 8009264:	f000 fda8 	bl	8009db8 <CAN_Send>
            // HAL_Delay(100000);
        }
        /* USER CODE END WHILE */

        /* USER CODE BEGIN 3 */
        if (AHRS_Flag)
 8009268:	4b61      	ldr	r3, [pc, #388]	; (80093f0 <main+0x464>)
 800926a:	781b      	ldrb	r3, [r3, #0]
 800926c:	b2db      	uxtb	r3, r3
 800926e:	2b00      	cmp	r3, #0
 8009270:	f000 8097 	beq.w	80093a2 <main+0x416>
        {
            AHRS_Flag = 0;
 8009274:	4b5e      	ldr	r3, [pc, #376]	; (80093f0 <main+0x464>)
 8009276:	2200      	movs	r2, #0
 8009278:	701a      	strb	r2, [r3, #0]

            getEulerAngles(eulerBuffer);
 800927a:	485e      	ldr	r0, [pc, #376]	; (80093f4 <main+0x468>)
 800927c:	f7f9 fb0c 	bl	8002898 <getEulerAngles>

            sprintf (bufferMsg, "Axe X(Pitch): %d\n\r",(int)eulerBuffer[0]);
 8009280:	4b5c      	ldr	r3, [pc, #368]	; (80093f4 <main+0x468>)
 8009282:	edd3 7a00 	vldr	s15, [r3]
 8009286:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800928a:	463b      	mov	r3, r7
 800928c:	ee17 2a90 	vmov	r2, s15
 8009290:	4959      	ldr	r1, [pc, #356]	; (80093f8 <main+0x46c>)
 8009292:	4618      	mov	r0, r3
 8009294:	f001 fb60 	bl	800a958 <siprintf>
            HAL_UART_Transmit(&huart2, (uint8_t*)bufferMsg, strlen(bufferMsg), 1000);
 8009298:	463b      	mov	r3, r7
 800929a:	4618      	mov	r0, r3
 800929c:	f7f6 ff94 	bl	80001c8 <strlen>
 80092a0:	4603      	mov	r3, r0
 80092a2:	b29a      	uxth	r2, r3
 80092a4:	4639      	mov	r1, r7
 80092a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80092aa:	4854      	ldr	r0, [pc, #336]	; (80093fc <main+0x470>)
 80092ac:	f7fe fd45 	bl	8007d3a <HAL_UART_Transmit>

            sprintf (bufferMsg, "Axe Y(Roll): %d\n\r",(int)eulerBuffer[2]);
 80092b0:	4b50      	ldr	r3, [pc, #320]	; (80093f4 <main+0x468>)
 80092b2:	edd3 7a02 	vldr	s15, [r3, #8]
 80092b6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80092ba:	463b      	mov	r3, r7
 80092bc:	ee17 2a90 	vmov	r2, s15
 80092c0:	494f      	ldr	r1, [pc, #316]	; (8009400 <main+0x474>)
 80092c2:	4618      	mov	r0, r3
 80092c4:	f001 fb48 	bl	800a958 <siprintf>
            HAL_UART_Transmit(&huart2, (uint8_t*)bufferMsg, strlen(bufferMsg), 1000);
 80092c8:	463b      	mov	r3, r7
 80092ca:	4618      	mov	r0, r3
 80092cc:	f7f6 ff7c 	bl	80001c8 <strlen>
 80092d0:	4603      	mov	r3, r0
 80092d2:	b29a      	uxth	r2, r3
 80092d4:	4639      	mov	r1, r7
 80092d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80092da:	4848      	ldr	r0, [pc, #288]	; (80093fc <main+0x470>)
 80092dc:	f7fe fd2d 	bl	8007d3a <HAL_UART_Transmit>

            sprintf (bufferMsg, "Axe Z(Yaw): %d\n\r\n\r",(int)eulerBuffer[1]);
 80092e0:	4b44      	ldr	r3, [pc, #272]	; (80093f4 <main+0x468>)
 80092e2:	edd3 7a01 	vldr	s15, [r3, #4]
 80092e6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80092ea:	463b      	mov	r3, r7
 80092ec:	ee17 2a90 	vmov	r2, s15
 80092f0:	4944      	ldr	r1, [pc, #272]	; (8009404 <main+0x478>)
 80092f2:	4618      	mov	r0, r3
 80092f4:	f001 fb30 	bl	800a958 <siprintf>
            HAL_UART_Transmit(&huart2, (uint8_t*)bufferMsg, strlen(bufferMsg), 1000);
 80092f8:	463b      	mov	r3, r7
 80092fa:	4618      	mov	r0, r3
 80092fc:	f7f6 ff64 	bl	80001c8 <strlen>
 8009300:	4603      	mov	r3, r0
 8009302:	b29a      	uxth	r2, r3
 8009304:	4639      	mov	r1, r7
 8009306:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800930a:	483c      	ldr	r0, [pc, #240]	; (80093fc <main+0x470>)
 800930c:	f7fe fd15 	bl	8007d3a <HAL_UART_Transmit>

            CAN_AHRS_mes.val = eulerBuffer[0];
 8009310:	4b38      	ldr	r3, [pc, #224]	; (80093f4 <main+0x468>)
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	677b      	str	r3, [r7, #116]	; 0x74
            //CAN_Send(CAN_AHRS_mes.buffer, CAN_AHRS_id_X);
            CAN_OMx_mes[0] = CAN_AHRS_mes.buffer[3];
 8009316:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800931a:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
            CAN_OMx_mes[1] = CAN_AHRS_mes.buffer[2];
 800931e:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8009322:	f887 306d 	strb.w	r3, [r7, #109]	; 0x6d
            CAN_OMx_mes[2] = CAN_AHRS_mes.buffer[1];
 8009326:	f897 3075 	ldrb.w	r3, [r7, #117]	; 0x75
 800932a:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
            CAN_OMx_mes[3] = CAN_AHRS_mes.buffer[0];
 800932e:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 8009332:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

            CAN_AHRS_mes.val = eulerBuffer[1];
 8009336:	4b2f      	ldr	r3, [pc, #188]	; (80093f4 <main+0x468>)
 8009338:	685b      	ldr	r3, [r3, #4]
 800933a:	677b      	str	r3, [r7, #116]	; 0x74
            CAN_OMx_mes[4] = CAN_AHRS_mes.buffer[3];
 800933c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8009340:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70
            CAN_OMx_mes[5] = CAN_AHRS_mes.buffer[2];
 8009344:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8009348:	f887 3071 	strb.w	r3, [r7, #113]	; 0x71
            CAN_OMx_mes[6] = CAN_AHRS_mes.buffer[1];
 800934c:	f897 3075 	ldrb.w	r3, [r7, #117]	; 0x75
 8009350:	f887 3072 	strb.w	r3, [r7, #114]	; 0x72
            CAN_OMx_mes[7] = CAN_AHRS_mes.buffer[0];
 8009354:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 8009358:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73

            //CAN_Send(CAN_AHRS_mes.buffer, CAN_AHRS_id_Z);
            CAN_Send(CAN_OMx_mes, CAN_OM1_id); // envoi du yaw et pitch
 800935c:	f240 1201 	movw	r2, #257	; 0x101
 8009360:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8009364:	4611      	mov	r1, r2
 8009366:	4618      	mov	r0, r3
 8009368:	f000 fd26 	bl	8009db8 <CAN_Send>

            CAN_AHRS_mes.val = eulerBuffer[2];
 800936c:	4b21      	ldr	r3, [pc, #132]	; (80093f4 <main+0x468>)
 800936e:	689b      	ldr	r3, [r3, #8]
 8009370:	677b      	str	r3, [r7, #116]	; 0x74
            //CAN_Send(CAN_AHRS_mes.buffer, CAN_AHRS_id_Y);
            CAN_OMx_mes[0] = CAN_AHRS_mes.buffer[3];
 8009372:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8009376:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
			CAN_OMx_mes[1] = CAN_AHRS_mes.buffer[2];
 800937a:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800937e:	f887 306d 	strb.w	r3, [r7, #109]	; 0x6d
            CAN_OMx_mes[2] = CAN_AHRS_mes.buffer[1];
 8009382:	f897 3075 	ldrb.w	r3, [r7, #117]	; 0x75
 8009386:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
            CAN_OMx_mes[3] = CAN_AHRS_mes.buffer[0];
 800938a:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 800938e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
            CAN_Send(CAN_OMx_mes, CAN_OM2_id);
 8009392:	f44f 7281 	mov.w	r2, #258	; 0x102
 8009396:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800939a:	4611      	mov	r1, r2
 800939c:	4618      	mov	r0, r3
 800939e:	f000 fd0b 	bl	8009db8 <CAN_Send>

        }

        //Capturer et envoyer les donnes du capteur
        if(Hall_Flag==1)
 80093a2:	4b19      	ldr	r3, [pc, #100]	; (8009408 <main+0x47c>)
 80093a4:	781b      	ldrb	r3, [r3, #0]
 80093a6:	b2db      	uxtb	r3, r3
 80093a8:	2b01      	cmp	r3, #1
 80093aa:	f47f ae7a 	bne.w	80090a2 <main+0x116>
        {
        	uint32_t Val_Hall=0;
 80093ae:	2300      	movs	r3, #0
 80093b0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
        	Hall_Flag=0;
 80093b4:	4b14      	ldr	r3, [pc, #80]	; (8009408 <main+0x47c>)
 80093b6:	2200      	movs	r2, #0
 80093b8:	701a      	strb	r2, [r3, #0]
        	Val_Hall= HAL_GPIO_ReadPin(Hall_GPIO_Port, Hall_Pin);
 80093ba:	f44f 7100 	mov.w	r1, #512	; 0x200
 80093be:	e025      	b.n	800940c <main+0x480>
 80093c0:	20000160 	.word	0x20000160
 80093c4:	48000800 	.word	0x48000800
 80093c8:	20000134 	.word	0x20000134
 80093cc:	8d3dcb09 	.word	0x8d3dcb09
 80093d0:	20000140 	.word	0x20000140
 80093d4:	2000013c 	.word	0x2000013c
 80093d8:	20000148 	.word	0x20000148
 80093dc:	20000138 	.word	0x20000138
 80093e0:	20000150 	.word	0x20000150
 80093e4:	2000014c 	.word	0x2000014c
 80093e8:	20000154 	.word	0x20000154
 80093ec:	20000144 	.word	0x20000144
 80093f0:	20000161 	.word	0x20000161
 80093f4:	20000288 	.word	0x20000288
 80093f8:	0800b704 	.word	0x0800b704
 80093fc:	20000338 	.word	0x20000338
 8009400:	0800b718 	.word	0x0800b718
 8009404:	0800b72c 	.word	0x0800b72c
 8009408:	20000162 	.word	0x20000162
 800940c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009410:	f7fb f80e 	bl	8004430 <HAL_GPIO_ReadPin>
 8009414:	4603      	mov	r3, r0
 8009416:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
        	CAN_Hall_mes[0]=!Val_Hall;
 800941a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800941e:	2b00      	cmp	r3, #0
 8009420:	bf0c      	ite	eq
 8009422:	2301      	moveq	r3, #1
 8009424:	2300      	movne	r3, #0
 8009426:	b2db      	uxtb	r3, r3
 8009428:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64

        	CAN_Send(CAN_Hall_mes, CAN_Hall_id);
 800942c:	f240 1203 	movw	r2, #259	; 0x103
 8009430:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8009434:	4611      	mov	r1, r2
 8009436:	4618      	mov	r0, r3
 8009438:	f000 fcbe 	bl	8009db8 <CAN_Send>
        if (US_Flag==1)
 800943c:	e631      	b.n	80090a2 <main+0x116>
 800943e:	bf00      	nop

08009440 <HAL_SYSTICK_Callback>:

    /* USER CODE END 3 */
}

void HAL_SYSTICK_Callback()
{
 8009440:	b480      	push	{r7}
 8009442:	af00      	add	r7, sp, #0
    static uint32_t counter=0;
    static uint32_t counterAHRS=0;
    static uint32_t counterHall=0;

    counter++;
 8009444:	4b18      	ldr	r3, [pc, #96]	; (80094a8 <HAL_SYSTICK_Callback+0x68>)
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	3301      	adds	r3, #1
 800944a:	4a17      	ldr	r2, [pc, #92]	; (80094a8 <HAL_SYSTICK_Callback+0x68>)
 800944c:	6013      	str	r3, [r2, #0]
    counterAHRS++;
 800944e:	4b17      	ldr	r3, [pc, #92]	; (80094ac <HAL_SYSTICK_Callback+0x6c>)
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	3301      	adds	r3, #1
 8009454:	4a15      	ldr	r2, [pc, #84]	; (80094ac <HAL_SYSTICK_Callback+0x6c>)
 8009456:	6013      	str	r3, [r2, #0]
    counterHall++;
 8009458:	4b15      	ldr	r3, [pc, #84]	; (80094b0 <HAL_SYSTICK_Callback+0x70>)
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	3301      	adds	r3, #1
 800945e:	4a14      	ldr	r2, [pc, #80]	; (80094b0 <HAL_SYSTICK_Callback+0x70>)
 8009460:	6013      	str	r3, [r2, #0]

    if (counterAHRS>=100){
 8009462:	4b12      	ldr	r3, [pc, #72]	; (80094ac <HAL_SYSTICK_Callback+0x6c>)
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	2b63      	cmp	r3, #99	; 0x63
 8009468:	d905      	bls.n	8009476 <HAL_SYSTICK_Callback+0x36>
        counterAHRS=0;
 800946a:	4b10      	ldr	r3, [pc, #64]	; (80094ac <HAL_SYSTICK_Callback+0x6c>)
 800946c:	2200      	movs	r2, #0
 800946e:	601a      	str	r2, [r3, #0]
        AHRS_Flag=1;
 8009470:	4b10      	ldr	r3, [pc, #64]	; (80094b4 <HAL_SYSTICK_Callback+0x74>)
 8009472:	2201      	movs	r2, #1
 8009474:	701a      	strb	r2, [r3, #0]
    }

    if (counter>=100) {
 8009476:	4b0c      	ldr	r3, [pc, #48]	; (80094a8 <HAL_SYSTICK_Callback+0x68>)
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	2b63      	cmp	r3, #99	; 0x63
 800947c:	d905      	bls.n	800948a <HAL_SYSTICK_Callback+0x4a>
        counter=0;
 800947e:	4b0a      	ldr	r3, [pc, #40]	; (80094a8 <HAL_SYSTICK_Callback+0x68>)
 8009480:	2200      	movs	r2, #0
 8009482:	601a      	str	r2, [r3, #0]
        US_Flag=1;
 8009484:	4b0c      	ldr	r3, [pc, #48]	; (80094b8 <HAL_SYSTICK_Callback+0x78>)
 8009486:	2201      	movs	r2, #1
 8009488:	701a      	strb	r2, [r3, #0]
    }
    if(counterHall>=100)
 800948a:	4b09      	ldr	r3, [pc, #36]	; (80094b0 <HAL_SYSTICK_Callback+0x70>)
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	2b63      	cmp	r3, #99	; 0x63
 8009490:	d905      	bls.n	800949e <HAL_SYSTICK_Callback+0x5e>
    {
    	counterHall=0;
 8009492:	4b07      	ldr	r3, [pc, #28]	; (80094b0 <HAL_SYSTICK_Callback+0x70>)
 8009494:	2200      	movs	r2, #0
 8009496:	601a      	str	r2, [r3, #0]
    	Hall_Flag=1;
 8009498:	4b08      	ldr	r3, [pc, #32]	; (80094bc <HAL_SYSTICK_Callback+0x7c>)
 800949a:	2201      	movs	r2, #1
 800949c:	701a      	strb	r2, [r3, #0]
    }


}
 800949e:	bf00      	nop
 80094a0:	46bd      	mov	sp, r7
 80094a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094a6:	4770      	bx	lr
 80094a8:	20000164 	.word	0x20000164
 80094ac:	20000168 	.word	0x20000168
 80094b0:	2000016c 	.word	0x2000016c
 80094b4:	20000161 	.word	0x20000161
 80094b8:	20000160 	.word	0x20000160
 80094bc:	20000162 	.word	0x20000162

080094c0 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80094c0:	b580      	push	{r7, lr}
 80094c2:	b09e      	sub	sp, #120	; 0x78
 80094c4:	af00      	add	r7, sp, #0
    RCC_ClkInitTypeDef RCC_ClkInitStruct;
    RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
     */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 80094c6:	2303      	movs	r3, #3
 80094c8:	653b      	str	r3, [r7, #80]	; 0x50
    RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80094ca:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80094ce:	657b      	str	r3, [r7, #84]	; 0x54
    RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80094d0:	2300      	movs	r3, #0
 80094d2:	65bb      	str	r3, [r7, #88]	; 0x58
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80094d4:	2301      	movs	r3, #1
 80094d6:	663b      	str	r3, [r7, #96]	; 0x60
    RCC_OscInitStruct.HSICalibrationValue = 16;
 80094d8:	2310      	movs	r3, #16
 80094da:	667b      	str	r3, [r7, #100]	; 0x64
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80094dc:	2302      	movs	r3, #2
 80094de:	66fb      	str	r3, [r7, #108]	; 0x6c
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80094e0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80094e4:	673b      	str	r3, [r7, #112]	; 0x70
    RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 80094e6:	f44f 13c0 	mov.w	r3, #1572864	; 0x180000
 80094ea:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80094ec:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80094f0:	4618      	mov	r0, r3
 80094f2:	f7fb fd21 	bl	8004f38 <HAL_RCC_OscConfig>
 80094f6:	4603      	mov	r3, r0
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d004      	beq.n	8009506 <SystemClock_Config+0x46>
    {
        _Error_Handler(__FILE__, __LINE__);
 80094fc:	f240 11a7 	movw	r1, #423	; 0x1a7
 8009500:	4823      	ldr	r0, [pc, #140]	; (8009590 <SystemClock_Config+0xd0>)
 8009502:	f000 fcab 	bl	8009e5c <_Error_Handler>
    }

    /**Initializes the CPU, AHB and APB busses clocks 
     */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8009506:	230f      	movs	r3, #15
 8009508:	63fb      	str	r3, [r7, #60]	; 0x3c
            |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800950a:	2302      	movs	r3, #2
 800950c:	643b      	str	r3, [r7, #64]	; 0x40
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800950e:	2300      	movs	r3, #0
 8009510:	647b      	str	r3, [r7, #68]	; 0x44
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8009512:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009516:	64bb      	str	r3, [r7, #72]	; 0x48
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8009518:	2300      	movs	r3, #0
 800951a:	64fb      	str	r3, [r7, #76]	; 0x4c

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800951c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8009520:	2101      	movs	r1, #1
 8009522:	4618      	mov	r0, r3
 8009524:	f7fc fbf2 	bl	8005d0c <HAL_RCC_ClockConfig>
 8009528:	4603      	mov	r3, r0
 800952a:	2b00      	cmp	r3, #0
 800952c:	d004      	beq.n	8009538 <SystemClock_Config+0x78>
    {
        _Error_Handler(__FILE__, __LINE__);
 800952e:	f240 11b5 	movw	r1, #437	; 0x1b5
 8009532:	4817      	ldr	r0, [pc, #92]	; (8009590 <SystemClock_Config+0xd0>)
 8009534:	f000 fc92 	bl	8009e5c <_Error_Handler>
    }

    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1
 8009538:	f241 0322 	movw	r3, #4130	; 0x1022
 800953c:	603b      	str	r3, [r7, #0]
            |RCC_PERIPHCLK_TIM1;
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800953e:	2300      	movs	r3, #0
 8009540:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8009542:	2300      	movs	r3, #0
 8009544:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8009546:	2300      	movs	r3, #0
 8009548:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800954a:	463b      	mov	r3, r7
 800954c:	4618      	mov	r0, r3
 800954e:	f7fc fe37 	bl	80061c0 <HAL_RCCEx_PeriphCLKConfig>
 8009552:	4603      	mov	r3, r0
 8009554:	2b00      	cmp	r3, #0
 8009556:	d004      	beq.n	8009562 <SystemClock_Config+0xa2>
    {
        _Error_Handler(__FILE__, __LINE__);
 8009558:	f240 11bf 	movw	r1, #447	; 0x1bf
 800955c:	480c      	ldr	r0, [pc, #48]	; (8009590 <SystemClock_Config+0xd0>)
 800955e:	f000 fc7d 	bl	8009e5c <_Error_Handler>
    }

    /**Configure the Systick interrupt time 
     */
    HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8009562:	f7fc fddd 	bl	8006120 <HAL_RCC_GetHCLKFreq>
 8009566:	4602      	mov	r2, r0
 8009568:	4b0a      	ldr	r3, [pc, #40]	; (8009594 <SystemClock_Config+0xd4>)
 800956a:	fba3 2302 	umull	r2, r3, r3, r2
 800956e:	099b      	lsrs	r3, r3, #6
 8009570:	4618      	mov	r0, r3
 8009572:	f7fa fc94 	bl	8003e9e <HAL_SYSTICK_Config>

    /**Configure the Systick 
     */
    HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8009576:	2004      	movs	r0, #4
 8009578:	f7fa fc9e 	bl	8003eb8 <HAL_SYSTICK_CLKSourceConfig>

    /* SysTick_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800957c:	2200      	movs	r2, #0
 800957e:	2100      	movs	r1, #0
 8009580:	f04f 30ff 	mov.w	r0, #4294967295
 8009584:	f7fa fc61 	bl	8003e4a <HAL_NVIC_SetPriority>
}
 8009588:	bf00      	nop
 800958a:	3778      	adds	r7, #120	; 0x78
 800958c:	46bd      	mov	sp, r7
 800958e:	bd80      	pop	{r7, pc}
 8009590:	0800b740 	.word	0x0800b740
 8009594:	10624dd3 	.word	0x10624dd3

08009598 <MX_CAN_Init>:

/* CAN init function */
static void MX_CAN_Init(void)
{
 8009598:	b580      	push	{r7, lr}
 800959a:	af00      	add	r7, sp, #0

    hcan.Instance = CAN;
 800959c:	4b19      	ldr	r3, [pc, #100]	; (8009604 <MX_CAN_Init+0x6c>)
 800959e:	4a1a      	ldr	r2, [pc, #104]	; (8009608 <MX_CAN_Init+0x70>)
 80095a0:	601a      	str	r2, [r3, #0]
    hcan.Init.Prescaler = 8;
 80095a2:	4b18      	ldr	r3, [pc, #96]	; (8009604 <MX_CAN_Init+0x6c>)
 80095a4:	2208      	movs	r2, #8
 80095a6:	605a      	str	r2, [r3, #4]
    hcan.Init.Mode = CAN_MODE_NORMAL;
 80095a8:	4b16      	ldr	r3, [pc, #88]	; (8009604 <MX_CAN_Init+0x6c>)
 80095aa:	2200      	movs	r2, #0
 80095ac:	609a      	str	r2, [r3, #8]
    hcan.Init.SJW = CAN_SJW_1TQ;
 80095ae:	4b15      	ldr	r3, [pc, #84]	; (8009604 <MX_CAN_Init+0x6c>)
 80095b0:	2200      	movs	r2, #0
 80095b2:	60da      	str	r2, [r3, #12]
    hcan.Init.BS1 = CAN_BS1_7TQ;
 80095b4:	4b13      	ldr	r3, [pc, #76]	; (8009604 <MX_CAN_Init+0x6c>)
 80095b6:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 80095ba:	611a      	str	r2, [r3, #16]
    hcan.Init.BS2 = CAN_BS2_2TQ;
 80095bc:	4b11      	ldr	r3, [pc, #68]	; (8009604 <MX_CAN_Init+0x6c>)
 80095be:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80095c2:	615a      	str	r2, [r3, #20]
    hcan.Init.TTCM = DISABLE;
 80095c4:	4b0f      	ldr	r3, [pc, #60]	; (8009604 <MX_CAN_Init+0x6c>)
 80095c6:	2200      	movs	r2, #0
 80095c8:	619a      	str	r2, [r3, #24]
    hcan.Init.ABOM = DISABLE;
 80095ca:	4b0e      	ldr	r3, [pc, #56]	; (8009604 <MX_CAN_Init+0x6c>)
 80095cc:	2200      	movs	r2, #0
 80095ce:	61da      	str	r2, [r3, #28]
    hcan.Init.AWUM = DISABLE;
 80095d0:	4b0c      	ldr	r3, [pc, #48]	; (8009604 <MX_CAN_Init+0x6c>)
 80095d2:	2200      	movs	r2, #0
 80095d4:	621a      	str	r2, [r3, #32]
    hcan.Init.NART = DISABLE;
 80095d6:	4b0b      	ldr	r3, [pc, #44]	; (8009604 <MX_CAN_Init+0x6c>)
 80095d8:	2200      	movs	r2, #0
 80095da:	625a      	str	r2, [r3, #36]	; 0x24
    hcan.Init.RFLM = DISABLE;
 80095dc:	4b09      	ldr	r3, [pc, #36]	; (8009604 <MX_CAN_Init+0x6c>)
 80095de:	2200      	movs	r2, #0
 80095e0:	629a      	str	r2, [r3, #40]	; 0x28
    hcan.Init.TXFP = DISABLE;
 80095e2:	4b08      	ldr	r3, [pc, #32]	; (8009604 <MX_CAN_Init+0x6c>)
 80095e4:	2200      	movs	r2, #0
 80095e6:	62da      	str	r2, [r3, #44]	; 0x2c
    if (HAL_CAN_Init(&hcan) != HAL_OK)
 80095e8:	4806      	ldr	r0, [pc, #24]	; (8009604 <MX_CAN_Init+0x6c>)
 80095ea:	f7f9 ffb1 	bl	8003550 <HAL_CAN_Init>
 80095ee:	4603      	mov	r3, r0
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d004      	beq.n	80095fe <MX_CAN_Init+0x66>
    {
        _Error_Handler(__FILE__, __LINE__);
 80095f4:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 80095f8:	4804      	ldr	r0, [pc, #16]	; (800960c <MX_CAN_Init+0x74>)
 80095fa:	f000 fc2f 	bl	8009e5c <_Error_Handler>
    }

}
 80095fe:	bf00      	nop
 8009600:	bd80      	pop	{r7, pc}
 8009602:	bf00      	nop
 8009604:	200001c4 	.word	0x200001c4
 8009608:	40006400 	.word	0x40006400
 800960c:	0800b740 	.word	0x0800b740

08009610 <MX_I2C1_Init>:

/* I2C1 init function */
static void MX_I2C1_Init(void)
{
 8009610:	b580      	push	{r7, lr}
 8009612:	af00      	add	r7, sp, #0

    hi2c1.Instance = I2C1;
 8009614:	4b1f      	ldr	r3, [pc, #124]	; (8009694 <MX_I2C1_Init+0x84>)
 8009616:	4a20      	ldr	r2, [pc, #128]	; (8009698 <MX_I2C1_Init+0x88>)
 8009618:	601a      	str	r2, [r3, #0]
    hi2c1.Init.Timing = 0x2000090E;
 800961a:	4b1e      	ldr	r3, [pc, #120]	; (8009694 <MX_I2C1_Init+0x84>)
 800961c:	4a1f      	ldr	r2, [pc, #124]	; (800969c <MX_I2C1_Init+0x8c>)
 800961e:	605a      	str	r2, [r3, #4]
    hi2c1.Init.OwnAddress1 = 0;
 8009620:	4b1c      	ldr	r3, [pc, #112]	; (8009694 <MX_I2C1_Init+0x84>)
 8009622:	2200      	movs	r2, #0
 8009624:	609a      	str	r2, [r3, #8]
    hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8009626:	4b1b      	ldr	r3, [pc, #108]	; (8009694 <MX_I2C1_Init+0x84>)
 8009628:	2201      	movs	r2, #1
 800962a:	60da      	str	r2, [r3, #12]
    hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800962c:	4b19      	ldr	r3, [pc, #100]	; (8009694 <MX_I2C1_Init+0x84>)
 800962e:	2200      	movs	r2, #0
 8009630:	611a      	str	r2, [r3, #16]
    hi2c1.Init.OwnAddress2 = 0;
 8009632:	4b18      	ldr	r3, [pc, #96]	; (8009694 <MX_I2C1_Init+0x84>)
 8009634:	2200      	movs	r2, #0
 8009636:	615a      	str	r2, [r3, #20]
    hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8009638:	4b16      	ldr	r3, [pc, #88]	; (8009694 <MX_I2C1_Init+0x84>)
 800963a:	2200      	movs	r2, #0
 800963c:	619a      	str	r2, [r3, #24]
    hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800963e:	4b15      	ldr	r3, [pc, #84]	; (8009694 <MX_I2C1_Init+0x84>)
 8009640:	2200      	movs	r2, #0
 8009642:	61da      	str	r2, [r3, #28]
    hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8009644:	4b13      	ldr	r3, [pc, #76]	; (8009694 <MX_I2C1_Init+0x84>)
 8009646:	2200      	movs	r2, #0
 8009648:	621a      	str	r2, [r3, #32]
    if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800964a:	4812      	ldr	r0, [pc, #72]	; (8009694 <MX_I2C1_Init+0x84>)
 800964c:	f7fa ff4a 	bl	80044e4 <HAL_I2C_Init>
 8009650:	4603      	mov	r3, r0
 8009652:	2b00      	cmp	r3, #0
 8009654:	d004      	beq.n	8009660 <MX_I2C1_Init+0x50>
    {
        _Error_Handler(__FILE__, __LINE__);
 8009656:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800965a:	4811      	ldr	r0, [pc, #68]	; (80096a0 <MX_I2C1_Init+0x90>)
 800965c:	f000 fbfe 	bl	8009e5c <_Error_Handler>
    }

    /**Configure Analogue filter 
     */
    if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8009660:	2100      	movs	r1, #0
 8009662:	480c      	ldr	r0, [pc, #48]	; (8009694 <MX_I2C1_Init+0x84>)
 8009664:	f7fb fbce 	bl	8004e04 <HAL_I2CEx_ConfigAnalogFilter>
 8009668:	4603      	mov	r3, r0
 800966a:	2b00      	cmp	r3, #0
 800966c:	d004      	beq.n	8009678 <MX_I2C1_Init+0x68>
    {
        _Error_Handler(__FILE__, __LINE__);
 800966e:	f240 11fb 	movw	r1, #507	; 0x1fb
 8009672:	480b      	ldr	r0, [pc, #44]	; (80096a0 <MX_I2C1_Init+0x90>)
 8009674:	f000 fbf2 	bl	8009e5c <_Error_Handler>
    }

    /**Configure Digital filter 
     */
    if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8009678:	2100      	movs	r1, #0
 800967a:	4806      	ldr	r0, [pc, #24]	; (8009694 <MX_I2C1_Init+0x84>)
 800967c:	f7fb fc0d 	bl	8004e9a <HAL_I2CEx_ConfigDigitalFilter>
 8009680:	4603      	mov	r3, r0
 8009682:	2b00      	cmp	r3, #0
 8009684:	d004      	beq.n	8009690 <MX_I2C1_Init+0x80>
    {
        _Error_Handler(__FILE__, __LINE__);
 8009686:	f240 2102 	movw	r1, #514	; 0x202
 800968a:	4805      	ldr	r0, [pc, #20]	; (80096a0 <MX_I2C1_Init+0x90>)
 800968c:	f000 fbe6 	bl	8009e5c <_Error_Handler>
    }

}
 8009690:	bf00      	nop
 8009692:	bd80      	pop	{r7, pc}
 8009694:	20000178 	.word	0x20000178
 8009698:	40005400 	.word	0x40005400
 800969c:	2000090e 	.word	0x2000090e
 80096a0:	0800b740 	.word	0x0800b740

080096a4 <MX_SPI1_Init>:

/* SPI1 init function */
static void MX_SPI1_Init(void)
{
 80096a4:	b580      	push	{r7, lr}
 80096a6:	af00      	add	r7, sp, #0

    /* SPI1 parameter configuration*/
    hspi1.Instance = SPI1;
 80096a8:	4b1c      	ldr	r3, [pc, #112]	; (800971c <MX_SPI1_Init+0x78>)
 80096aa:	4a1d      	ldr	r2, [pc, #116]	; (8009720 <MX_SPI1_Init+0x7c>)
 80096ac:	601a      	str	r2, [r3, #0]
    hspi1.Init.Mode = SPI_MODE_MASTER;
 80096ae:	4b1b      	ldr	r3, [pc, #108]	; (800971c <MX_SPI1_Init+0x78>)
 80096b0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80096b4:	605a      	str	r2, [r3, #4]
    hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80096b6:	4b19      	ldr	r3, [pc, #100]	; (800971c <MX_SPI1_Init+0x78>)
 80096b8:	2200      	movs	r2, #0
 80096ba:	609a      	str	r2, [r3, #8]
    hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80096bc:	4b17      	ldr	r3, [pc, #92]	; (800971c <MX_SPI1_Init+0x78>)
 80096be:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80096c2:	60da      	str	r2, [r3, #12]
    hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80096c4:	4b15      	ldr	r3, [pc, #84]	; (800971c <MX_SPI1_Init+0x78>)
 80096c6:	2200      	movs	r2, #0
 80096c8:	611a      	str	r2, [r3, #16]
    hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80096ca:	4b14      	ldr	r3, [pc, #80]	; (800971c <MX_SPI1_Init+0x78>)
 80096cc:	2200      	movs	r2, #0
 80096ce:	615a      	str	r2, [r3, #20]
    hspi1.Init.NSS = SPI_NSS_SOFT;
 80096d0:	4b12      	ldr	r3, [pc, #72]	; (800971c <MX_SPI1_Init+0x78>)
 80096d2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80096d6:	619a      	str	r2, [r3, #24]
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80096d8:	4b10      	ldr	r3, [pc, #64]	; (800971c <MX_SPI1_Init+0x78>)
 80096da:	2238      	movs	r2, #56	; 0x38
 80096dc:	61da      	str	r2, [r3, #28]
    hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80096de:	4b0f      	ldr	r3, [pc, #60]	; (800971c <MX_SPI1_Init+0x78>)
 80096e0:	2200      	movs	r2, #0
 80096e2:	621a      	str	r2, [r3, #32]
    hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80096e4:	4b0d      	ldr	r3, [pc, #52]	; (800971c <MX_SPI1_Init+0x78>)
 80096e6:	2200      	movs	r2, #0
 80096e8:	625a      	str	r2, [r3, #36]	; 0x24
    hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80096ea:	4b0c      	ldr	r3, [pc, #48]	; (800971c <MX_SPI1_Init+0x78>)
 80096ec:	2200      	movs	r2, #0
 80096ee:	629a      	str	r2, [r3, #40]	; 0x28
    hspi1.Init.CRCPolynomial = 7;
 80096f0:	4b0a      	ldr	r3, [pc, #40]	; (800971c <MX_SPI1_Init+0x78>)
 80096f2:	2207      	movs	r2, #7
 80096f4:	62da      	str	r2, [r3, #44]	; 0x2c
    hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80096f6:	4b09      	ldr	r3, [pc, #36]	; (800971c <MX_SPI1_Init+0x78>)
 80096f8:	2200      	movs	r2, #0
 80096fa:	631a      	str	r2, [r3, #48]	; 0x30
    hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80096fc:	4b07      	ldr	r3, [pc, #28]	; (800971c <MX_SPI1_Init+0x78>)
 80096fe:	2208      	movs	r2, #8
 8009700:	635a      	str	r2, [r3, #52]	; 0x34
    if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8009702:	4806      	ldr	r0, [pc, #24]	; (800971c <MX_SPI1_Init+0x78>)
 8009704:	f7fc ff0c 	bl	8006520 <HAL_SPI_Init>
 8009708:	4603      	mov	r3, r0
 800970a:	2b00      	cmp	r3, #0
 800970c:	d004      	beq.n	8009718 <MX_SPI1_Init+0x74>
    {
        _Error_Handler(__FILE__, __LINE__);
 800970e:	f44f 7107 	mov.w	r1, #540	; 0x21c
 8009712:	4804      	ldr	r0, [pc, #16]	; (8009724 <MX_SPI1_Init+0x80>)
 8009714:	f000 fba2 	bl	8009e5c <_Error_Handler>
    }

}
 8009718:	bf00      	nop
 800971a:	bd80      	pop	{r7, pc}
 800971c:	20000294 	.word	0x20000294
 8009720:	40013000 	.word	0x40013000
 8009724:	0800b740 	.word	0x0800b740

08009728 <MX_TIM1_Init>:

/* TIM1 init function */
static void MX_TIM1_Init(void)
{
 8009728:	b580      	push	{r7, lr}
 800972a:	b088      	sub	sp, #32
 800972c:	af00      	add	r7, sp, #0

    TIM_MasterConfigTypeDef sMasterConfig;
    TIM_IC_InitTypeDef sConfigIC;

    htim1.Instance = TIM1;
 800972e:	4b31      	ldr	r3, [pc, #196]	; (80097f4 <MX_TIM1_Init+0xcc>)
 8009730:	4a31      	ldr	r2, [pc, #196]	; (80097f8 <MX_TIM1_Init+0xd0>)
 8009732:	601a      	str	r2, [r3, #0]
    htim1.Init.Prescaler = 63;
 8009734:	4b2f      	ldr	r3, [pc, #188]	; (80097f4 <MX_TIM1_Init+0xcc>)
 8009736:	223f      	movs	r2, #63	; 0x3f
 8009738:	605a      	str	r2, [r3, #4]
    htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800973a:	4b2e      	ldr	r3, [pc, #184]	; (80097f4 <MX_TIM1_Init+0xcc>)
 800973c:	2200      	movs	r2, #0
 800973e:	609a      	str	r2, [r3, #8]
    htim1.Init.Period = 65535;
 8009740:	4b2c      	ldr	r3, [pc, #176]	; (80097f4 <MX_TIM1_Init+0xcc>)
 8009742:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009746:	60da      	str	r2, [r3, #12]
    htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009748:	4b2a      	ldr	r3, [pc, #168]	; (80097f4 <MX_TIM1_Init+0xcc>)
 800974a:	2200      	movs	r2, #0
 800974c:	611a      	str	r2, [r3, #16]
    htim1.Init.RepetitionCounter = 0;
 800974e:	4b29      	ldr	r3, [pc, #164]	; (80097f4 <MX_TIM1_Init+0xcc>)
 8009750:	2200      	movs	r2, #0
 8009752:	615a      	str	r2, [r3, #20]
    htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009754:	4b27      	ldr	r3, [pc, #156]	; (80097f4 <MX_TIM1_Init+0xcc>)
 8009756:	2200      	movs	r2, #0
 8009758:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 800975a:	4826      	ldr	r0, [pc, #152]	; (80097f4 <MX_TIM1_Init+0xcc>)
 800975c:	f7fd fd84 	bl	8007268 <HAL_TIM_IC_Init>
 8009760:	4603      	mov	r3, r0
 8009762:	2b00      	cmp	r3, #0
 8009764:	d004      	beq.n	8009770 <MX_TIM1_Init+0x48>
    {
        _Error_Handler(__FILE__, __LINE__);
 8009766:	f240 2131 	movw	r1, #561	; 0x231
 800976a:	4824      	ldr	r0, [pc, #144]	; (80097fc <MX_TIM1_Init+0xd4>)
 800976c:	f000 fb76 	bl	8009e5c <_Error_Handler>
    }

    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009770:	2300      	movs	r3, #0
 8009772:	617b      	str	r3, [r7, #20]
    sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8009774:	2300      	movs	r3, #0
 8009776:	61bb      	str	r3, [r7, #24]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009778:	2300      	movs	r3, #0
 800977a:	61fb      	str	r3, [r7, #28]
    if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800977c:	f107 0314 	add.w	r3, r7, #20
 8009780:	4619      	mov	r1, r3
 8009782:	481c      	ldr	r0, [pc, #112]	; (80097f4 <MX_TIM1_Init+0xcc>)
 8009784:	f7fe fa16 	bl	8007bb4 <HAL_TIMEx_MasterConfigSynchronization>
 8009788:	4603      	mov	r3, r0
 800978a:	2b00      	cmp	r3, #0
 800978c:	d004      	beq.n	8009798 <MX_TIM1_Init+0x70>
    {
        _Error_Handler(__FILE__, __LINE__);
 800978e:	f240 2139 	movw	r1, #569	; 0x239
 8009792:	481a      	ldr	r0, [pc, #104]	; (80097fc <MX_TIM1_Init+0xd4>)
 8009794:	f000 fb62 	bl	8009e5c <_Error_Handler>
    }

    sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8009798:	2302      	movs	r3, #2
 800979a:	607b      	str	r3, [r7, #4]
    sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800979c:	2301      	movs	r3, #1
 800979e:	60bb      	str	r3, [r7, #8]
    sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80097a0:	2300      	movs	r3, #0
 80097a2:	60fb      	str	r3, [r7, #12]
    sConfigIC.ICFilter = 15;
 80097a4:	230f      	movs	r3, #15
 80097a6:	613b      	str	r3, [r7, #16]
    if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80097a8:	1d3b      	adds	r3, r7, #4
 80097aa:	2200      	movs	r2, #0
 80097ac:	4619      	mov	r1, r3
 80097ae:	4811      	ldr	r0, [pc, #68]	; (80097f4 <MX_TIM1_Init+0xcc>)
 80097b0:	f7fd ff05 	bl	80075be <HAL_TIM_IC_ConfigChannel>
 80097b4:	4603      	mov	r3, r0
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d004      	beq.n	80097c4 <MX_TIM1_Init+0x9c>
    {
        _Error_Handler(__FILE__, __LINE__);
 80097ba:	f240 2142 	movw	r1, #578	; 0x242
 80097be:	480f      	ldr	r0, [pc, #60]	; (80097fc <MX_TIM1_Init+0xd4>)
 80097c0:	f000 fb4c 	bl	8009e5c <_Error_Handler>
    }

    sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80097c4:	2300      	movs	r3, #0
 80097c6:	607b      	str	r3, [r7, #4]
    sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 80097c8:	2302      	movs	r3, #2
 80097ca:	60bb      	str	r3, [r7, #8]
    sConfigIC.ICFilter = 0;
 80097cc:	2300      	movs	r3, #0
 80097ce:	613b      	str	r3, [r7, #16]
    if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80097d0:	1d3b      	adds	r3, r7, #4
 80097d2:	2204      	movs	r2, #4
 80097d4:	4619      	mov	r1, r3
 80097d6:	4807      	ldr	r0, [pc, #28]	; (80097f4 <MX_TIM1_Init+0xcc>)
 80097d8:	f7fd fef1 	bl	80075be <HAL_TIM_IC_ConfigChannel>
 80097dc:	4603      	mov	r3, r0
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d004      	beq.n	80097ec <MX_TIM1_Init+0xc4>
    {
        _Error_Handler(__FILE__, __LINE__);
 80097e2:	f240 214a 	movw	r1, #586	; 0x24a
 80097e6:	4805      	ldr	r0, [pc, #20]	; (80097fc <MX_TIM1_Init+0xd4>)
 80097e8:	f000 fb38 	bl	8009e5c <_Error_Handler>
    }

}
 80097ec:	bf00      	nop
 80097ee:	3720      	adds	r7, #32
 80097f0:	46bd      	mov	sp, r7
 80097f2:	bd80      	pop	{r7, pc}
 80097f4:	20000248 	.word	0x20000248
 80097f8:	40012c00 	.word	0x40012c00
 80097fc:	0800b740 	.word	0x0800b740

08009800 <MX_TIM2_Init>:

/* TIM2 init function */
static void MX_TIM2_Init(void)
{
 8009800:	b580      	push	{r7, lr}
 8009802:	b088      	sub	sp, #32
 8009804:	af00      	add	r7, sp, #0

    TIM_MasterConfigTypeDef sMasterConfig;
    TIM_IC_InitTypeDef sConfigIC;

    htim2.Instance = TIM2;
 8009806:	4b2f      	ldr	r3, [pc, #188]	; (80098c4 <MX_TIM2_Init+0xc4>)
 8009808:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800980c:	601a      	str	r2, [r3, #0]
    htim2.Init.Prescaler = 63;
 800980e:	4b2d      	ldr	r3, [pc, #180]	; (80098c4 <MX_TIM2_Init+0xc4>)
 8009810:	223f      	movs	r2, #63	; 0x3f
 8009812:	605a      	str	r2, [r3, #4]
    htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009814:	4b2b      	ldr	r3, [pc, #172]	; (80098c4 <MX_TIM2_Init+0xc4>)
 8009816:	2200      	movs	r2, #0
 8009818:	609a      	str	r2, [r3, #8]
    htim2.Init.Period = 65535;
 800981a:	4b2a      	ldr	r3, [pc, #168]	; (80098c4 <MX_TIM2_Init+0xc4>)
 800981c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009820:	60da      	str	r2, [r3, #12]
    htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009822:	4b28      	ldr	r3, [pc, #160]	; (80098c4 <MX_TIM2_Init+0xc4>)
 8009824:	2200      	movs	r2, #0
 8009826:	611a      	str	r2, [r3, #16]
    htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009828:	4b26      	ldr	r3, [pc, #152]	; (80098c4 <MX_TIM2_Init+0xc4>)
 800982a:	2200      	movs	r2, #0
 800982c:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 800982e:	4825      	ldr	r0, [pc, #148]	; (80098c4 <MX_TIM2_Init+0xc4>)
 8009830:	f7fd fd1a 	bl	8007268 <HAL_TIM_IC_Init>
 8009834:	4603      	mov	r3, r0
 8009836:	2b00      	cmp	r3, #0
 8009838:	d004      	beq.n	8009844 <MX_TIM2_Init+0x44>
    {
        _Error_Handler(__FILE__, __LINE__);
 800983a:	f240 215e 	movw	r1, #606	; 0x25e
 800983e:	4822      	ldr	r0, [pc, #136]	; (80098c8 <MX_TIM2_Init+0xc8>)
 8009840:	f000 fb0c 	bl	8009e5c <_Error_Handler>
    }

    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009844:	2300      	movs	r3, #0
 8009846:	617b      	str	r3, [r7, #20]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009848:	2300      	movs	r3, #0
 800984a:	61fb      	str	r3, [r7, #28]
    if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800984c:	f107 0314 	add.w	r3, r7, #20
 8009850:	4619      	mov	r1, r3
 8009852:	481c      	ldr	r0, [pc, #112]	; (80098c4 <MX_TIM2_Init+0xc4>)
 8009854:	f7fe f9ae 	bl	8007bb4 <HAL_TIMEx_MasterConfigSynchronization>
 8009858:	4603      	mov	r3, r0
 800985a:	2b00      	cmp	r3, #0
 800985c:	d004      	beq.n	8009868 <MX_TIM2_Init+0x68>
    {
        _Error_Handler(__FILE__, __LINE__);
 800985e:	f240 2165 	movw	r1, #613	; 0x265
 8009862:	4819      	ldr	r0, [pc, #100]	; (80098c8 <MX_TIM2_Init+0xc8>)
 8009864:	f000 fafa 	bl	8009e5c <_Error_Handler>
    }

    sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8009868:	2302      	movs	r3, #2
 800986a:	607b      	str	r3, [r7, #4]
    sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800986c:	2301      	movs	r3, #1
 800986e:	60bb      	str	r3, [r7, #8]
    sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8009870:	2300      	movs	r3, #0
 8009872:	60fb      	str	r3, [r7, #12]
    sConfigIC.ICFilter = 15;
 8009874:	230f      	movs	r3, #15
 8009876:	613b      	str	r3, [r7, #16]
    if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8009878:	1d3b      	adds	r3, r7, #4
 800987a:	2200      	movs	r2, #0
 800987c:	4619      	mov	r1, r3
 800987e:	4811      	ldr	r0, [pc, #68]	; (80098c4 <MX_TIM2_Init+0xc4>)
 8009880:	f7fd fe9d 	bl	80075be <HAL_TIM_IC_ConfigChannel>
 8009884:	4603      	mov	r3, r0
 8009886:	2b00      	cmp	r3, #0
 8009888:	d004      	beq.n	8009894 <MX_TIM2_Init+0x94>
    {
        _Error_Handler(__FILE__, __LINE__);
 800988a:	f240 216e 	movw	r1, #622	; 0x26e
 800988e:	480e      	ldr	r0, [pc, #56]	; (80098c8 <MX_TIM2_Init+0xc8>)
 8009890:	f000 fae4 	bl	8009e5c <_Error_Handler>
    }

    sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8009894:	2300      	movs	r3, #0
 8009896:	607b      	str	r3, [r7, #4]
    sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8009898:	2302      	movs	r3, #2
 800989a:	60bb      	str	r3, [r7, #8]
    sConfigIC.ICFilter = 0;
 800989c:	2300      	movs	r3, #0
 800989e:	613b      	str	r3, [r7, #16]
    if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80098a0:	1d3b      	adds	r3, r7, #4
 80098a2:	2204      	movs	r2, #4
 80098a4:	4619      	mov	r1, r3
 80098a6:	4807      	ldr	r0, [pc, #28]	; (80098c4 <MX_TIM2_Init+0xc4>)
 80098a8:	f7fd fe89 	bl	80075be <HAL_TIM_IC_ConfigChannel>
 80098ac:	4603      	mov	r3, r0
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d004      	beq.n	80098bc <MX_TIM2_Init+0xbc>
    {
        _Error_Handler(__FILE__, __LINE__);
 80098b2:	f240 2176 	movw	r1, #630	; 0x276
 80098b6:	4804      	ldr	r0, [pc, #16]	; (80098c8 <MX_TIM2_Init+0xc8>)
 80098b8:	f000 fad0 	bl	8009e5c <_Error_Handler>
    }

}
 80098bc:	bf00      	nop
 80098be:	3720      	adds	r7, #32
 80098c0:	46bd      	mov	sp, r7
 80098c2:	bd80      	pop	{r7, pc}
 80098c4:	200002f8 	.word	0x200002f8
 80098c8:	0800b740 	.word	0x0800b740

080098cc <MX_TIM3_Init>:

/* TIM3 init function */
static void MX_TIM3_Init(void)
{
 80098cc:	b580      	push	{r7, lr}
 80098ce:	b088      	sub	sp, #32
 80098d0:	af00      	add	r7, sp, #0

    TIM_MasterConfigTypeDef sMasterConfig;
    TIM_IC_InitTypeDef sConfigIC;

    htim3.Instance = TIM3;
 80098d2:	4b2f      	ldr	r3, [pc, #188]	; (8009990 <MX_TIM3_Init+0xc4>)
 80098d4:	4a2f      	ldr	r2, [pc, #188]	; (8009994 <MX_TIM3_Init+0xc8>)
 80098d6:	601a      	str	r2, [r3, #0]
    htim3.Init.Prescaler = 63;
 80098d8:	4b2d      	ldr	r3, [pc, #180]	; (8009990 <MX_TIM3_Init+0xc4>)
 80098da:	223f      	movs	r2, #63	; 0x3f
 80098dc:	605a      	str	r2, [r3, #4]
    htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80098de:	4b2c      	ldr	r3, [pc, #176]	; (8009990 <MX_TIM3_Init+0xc4>)
 80098e0:	2200      	movs	r2, #0
 80098e2:	609a      	str	r2, [r3, #8]
    htim3.Init.Period = 65535;
 80098e4:	4b2a      	ldr	r3, [pc, #168]	; (8009990 <MX_TIM3_Init+0xc4>)
 80098e6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80098ea:	60da      	str	r2, [r3, #12]
    htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80098ec:	4b28      	ldr	r3, [pc, #160]	; (8009990 <MX_TIM3_Init+0xc4>)
 80098ee:	2200      	movs	r2, #0
 80098f0:	611a      	str	r2, [r3, #16]
    htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80098f2:	4b27      	ldr	r3, [pc, #156]	; (8009990 <MX_TIM3_Init+0xc4>)
 80098f4:	2200      	movs	r2, #0
 80098f6:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 80098f8:	4825      	ldr	r0, [pc, #148]	; (8009990 <MX_TIM3_Init+0xc4>)
 80098fa:	f7fd fcb5 	bl	8007268 <HAL_TIM_IC_Init>
 80098fe:	4603      	mov	r3, r0
 8009900:	2b00      	cmp	r3, #0
 8009902:	d004      	beq.n	800990e <MX_TIM3_Init+0x42>
    {
        _Error_Handler(__FILE__, __LINE__);
 8009904:	f240 218a 	movw	r1, #650	; 0x28a
 8009908:	4823      	ldr	r0, [pc, #140]	; (8009998 <MX_TIM3_Init+0xcc>)
 800990a:	f000 faa7 	bl	8009e5c <_Error_Handler>
    }

    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800990e:	2300      	movs	r3, #0
 8009910:	617b      	str	r3, [r7, #20]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009912:	2300      	movs	r3, #0
 8009914:	61fb      	str	r3, [r7, #28]
    if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8009916:	f107 0314 	add.w	r3, r7, #20
 800991a:	4619      	mov	r1, r3
 800991c:	481c      	ldr	r0, [pc, #112]	; (8009990 <MX_TIM3_Init+0xc4>)
 800991e:	f7fe f949 	bl	8007bb4 <HAL_TIMEx_MasterConfigSynchronization>
 8009922:	4603      	mov	r3, r0
 8009924:	2b00      	cmp	r3, #0
 8009926:	d004      	beq.n	8009932 <MX_TIM3_Init+0x66>
    {
        _Error_Handler(__FILE__, __LINE__);
 8009928:	f240 2191 	movw	r1, #657	; 0x291
 800992c:	481a      	ldr	r0, [pc, #104]	; (8009998 <MX_TIM3_Init+0xcc>)
 800992e:	f000 fa95 	bl	8009e5c <_Error_Handler>
    }

    sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8009932:	2302      	movs	r3, #2
 8009934:	607b      	str	r3, [r7, #4]
    sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8009936:	2301      	movs	r3, #1
 8009938:	60bb      	str	r3, [r7, #8]
    sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800993a:	2300      	movs	r3, #0
 800993c:	60fb      	str	r3, [r7, #12]
    sConfigIC.ICFilter = 15;
 800993e:	230f      	movs	r3, #15
 8009940:	613b      	str	r3, [r7, #16]
    if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8009942:	1d3b      	adds	r3, r7, #4
 8009944:	2200      	movs	r2, #0
 8009946:	4619      	mov	r1, r3
 8009948:	4811      	ldr	r0, [pc, #68]	; (8009990 <MX_TIM3_Init+0xc4>)
 800994a:	f7fd fe38 	bl	80075be <HAL_TIM_IC_ConfigChannel>
 800994e:	4603      	mov	r3, r0
 8009950:	2b00      	cmp	r3, #0
 8009952:	d004      	beq.n	800995e <MX_TIM3_Init+0x92>
    {
        _Error_Handler(__FILE__, __LINE__);
 8009954:	f240 219a 	movw	r1, #666	; 0x29a
 8009958:	480f      	ldr	r0, [pc, #60]	; (8009998 <MX_TIM3_Init+0xcc>)
 800995a:	f000 fa7f 	bl	8009e5c <_Error_Handler>
    }

    sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800995e:	2300      	movs	r3, #0
 8009960:	607b      	str	r3, [r7, #4]
    sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8009962:	2302      	movs	r3, #2
 8009964:	60bb      	str	r3, [r7, #8]
    sConfigIC.ICFilter = 0;
 8009966:	2300      	movs	r3, #0
 8009968:	613b      	str	r3, [r7, #16]
    if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800996a:	1d3b      	adds	r3, r7, #4
 800996c:	2204      	movs	r2, #4
 800996e:	4619      	mov	r1, r3
 8009970:	4807      	ldr	r0, [pc, #28]	; (8009990 <MX_TIM3_Init+0xc4>)
 8009972:	f7fd fe24 	bl	80075be <HAL_TIM_IC_ConfigChannel>
 8009976:	4603      	mov	r3, r0
 8009978:	2b00      	cmp	r3, #0
 800997a:	d004      	beq.n	8009986 <MX_TIM3_Init+0xba>
    {
        _Error_Handler(__FILE__, __LINE__);
 800997c:	f240 21a2 	movw	r1, #674	; 0x2a2
 8009980:	4805      	ldr	r0, [pc, #20]	; (8009998 <MX_TIM3_Init+0xcc>)
 8009982:	f000 fa6b 	bl	8009e5c <_Error_Handler>
    }
}
 8009986:	bf00      	nop
 8009988:	3720      	adds	r7, #32
 800998a:	46bd      	mov	sp, r7
 800998c:	bd80      	pop	{r7, pc}
 800998e:	bf00      	nop
 8009990:	20000208 	.word	0x20000208
 8009994:	40000400 	.word	0x40000400
 8009998:	0800b740 	.word	0x0800b740

0800999c <MX_USART2_UART_Init>:

/* USART2 init function */
static void MX_USART2_UART_Init(void)
{
 800999c:	b580      	push	{r7, lr}
 800999e:	b086      	sub	sp, #24
 80099a0:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct;

    huart2.Instance = USART2;
 80099a2:	4b2d      	ldr	r3, [pc, #180]	; (8009a58 <MX_USART2_UART_Init+0xbc>)
 80099a4:	4a2d      	ldr	r2, [pc, #180]	; (8009a5c <MX_USART2_UART_Init+0xc0>)
 80099a6:	601a      	str	r2, [r3, #0]
    huart2.Init.BaudRate = 115200;
 80099a8:	4b2b      	ldr	r3, [pc, #172]	; (8009a58 <MX_USART2_UART_Init+0xbc>)
 80099aa:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80099ae:	605a      	str	r2, [r3, #4]
    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80099b0:	4b29      	ldr	r3, [pc, #164]	; (8009a58 <MX_USART2_UART_Init+0xbc>)
 80099b2:	2200      	movs	r2, #0
 80099b4:	609a      	str	r2, [r3, #8]
    huart2.Init.StopBits = UART_STOPBITS_1;
 80099b6:	4b28      	ldr	r3, [pc, #160]	; (8009a58 <MX_USART2_UART_Init+0xbc>)
 80099b8:	2200      	movs	r2, #0
 80099ba:	60da      	str	r2, [r3, #12]
    huart2.Init.Parity = UART_PARITY_NONE;
 80099bc:	4b26      	ldr	r3, [pc, #152]	; (8009a58 <MX_USART2_UART_Init+0xbc>)
 80099be:	2200      	movs	r2, #0
 80099c0:	611a      	str	r2, [r3, #16]
    huart2.Init.Mode = UART_MODE_TX_RX;
 80099c2:	4b25      	ldr	r3, [pc, #148]	; (8009a58 <MX_USART2_UART_Init+0xbc>)
 80099c4:	220c      	movs	r2, #12
 80099c6:	615a      	str	r2, [r3, #20]
    huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80099c8:	4b23      	ldr	r3, [pc, #140]	; (8009a58 <MX_USART2_UART_Init+0xbc>)
 80099ca:	2200      	movs	r2, #0
 80099cc:	619a      	str	r2, [r3, #24]
    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80099ce:	4b22      	ldr	r3, [pc, #136]	; (8009a58 <MX_USART2_UART_Init+0xbc>)
 80099d0:	2200      	movs	r2, #0
 80099d2:	61da      	str	r2, [r3, #28]
    huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80099d4:	4b20      	ldr	r3, [pc, #128]	; (8009a58 <MX_USART2_UART_Init+0xbc>)
 80099d6:	2200      	movs	r2, #0
 80099d8:	621a      	str	r2, [r3, #32]
    huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80099da:	4b1f      	ldr	r3, [pc, #124]	; (8009a58 <MX_USART2_UART_Init+0xbc>)
 80099dc:	2200      	movs	r2, #0
 80099de:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_UART_Init(&huart2) != HAL_OK)
 80099e0:	481d      	ldr	r0, [pc, #116]	; (8009a58 <MX_USART2_UART_Init+0xbc>)
 80099e2:	f7fe f959 	bl	8007c98 <HAL_UART_Init>
 80099e6:	4603      	mov	r3, r0
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d004      	beq.n	80099f6 <MX_USART2_UART_Init+0x5a>
    {
        _Error_Handler(__FILE__, __LINE__);
 80099ec:	f240 21b7 	movw	r1, #695	; 0x2b7
 80099f0:	481b      	ldr	r0, [pc, #108]	; (8009a60 <MX_USART2_UART_Init+0xc4>)
 80099f2:	f000 fa33 	bl	8009e5c <_Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80099f6:	4a1b      	ldr	r2, [pc, #108]	; (8009a64 <MX_USART2_UART_Init+0xc8>)
 80099f8:	4b1a      	ldr	r3, [pc, #104]	; (8009a64 <MX_USART2_UART_Init+0xc8>)
 80099fa:	695b      	ldr	r3, [r3, #20]
 80099fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009a00:	6153      	str	r3, [r2, #20]
 8009a02:	4b18      	ldr	r3, [pc, #96]	; (8009a64 <MX_USART2_UART_Init+0xc8>)
 8009a04:	695b      	ldr	r3, [r3, #20]
 8009a06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009a0a:	603b      	str	r3, [r7, #0]
 8009a0c:	683b      	ldr	r3, [r7, #0]

    /*Configure GPIO pins : USART2 TX */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8009a0e:	2304      	movs	r3, #4
 8009a10:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009a12:	2302      	movs	r3, #2
 8009a14:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009a16:	2300      	movs	r3, #0
 8009a18:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8009a1a:	2303      	movs	r3, #3
 8009a1c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8009a1e:	2307      	movs	r3, #7
 8009a20:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009a22:	1d3b      	adds	r3, r7, #4
 8009a24:	4619      	mov	r1, r3
 8009a26:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009a2a:	f7fa faa5 	bl	8003f78 <HAL_GPIO_Init>

    /*Configure GPIO pins : USART2 RX */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8009a2e:	2308      	movs	r3, #8
 8009a30:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009a32:	2300      	movs	r3, #0
 8009a34:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009a36:	2300      	movs	r3, #0
 8009a38:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8009a3a:	2303      	movs	r3, #3
 8009a3c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8009a3e:	2307      	movs	r3, #7
 8009a40:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009a42:	1d3b      	adds	r3, r7, #4
 8009a44:	4619      	mov	r1, r3
 8009a46:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009a4a:	f7fa fa95 	bl	8003f78 <HAL_GPIO_Init>

}
 8009a4e:	bf00      	nop
 8009a50:	3718      	adds	r7, #24
 8009a52:	46bd      	mov	sp, r7
 8009a54:	bd80      	pop	{r7, pc}
 8009a56:	bf00      	nop
 8009a58:	20000338 	.word	0x20000338
 8009a5c:	40004400 	.word	0x40004400
 8009a60:	0800b740 	.word	0x0800b740
 8009a64:	40021000 	.word	0x40021000

08009a68 <MX_GPIO_Init>:
 * EXTI
     PA11   ------> USB_DM
     PA12   ------> USB_DP
 */
static void MX_GPIO_Init(void)
{
 8009a68:	b580      	push	{r7, lr}
 8009a6a:	b08e      	sub	sp, #56	; 0x38
 8009a6c:	af00      	add	r7, sp, #0

    GPIO_InitTypeDef GPIO_InitStruct;

    /* GPIO Ports Clock Enable */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8009a6e:	4aa9      	ldr	r2, [pc, #676]	; (8009d14 <MX_GPIO_Init+0x2ac>)
 8009a70:	4ba8      	ldr	r3, [pc, #672]	; (8009d14 <MX_GPIO_Init+0x2ac>)
 8009a72:	695b      	ldr	r3, [r3, #20]
 8009a74:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009a78:	6153      	str	r3, [r2, #20]
 8009a7a:	4ba6      	ldr	r3, [pc, #664]	; (8009d14 <MX_GPIO_Init+0x2ac>)
 8009a7c:	695b      	ldr	r3, [r3, #20]
 8009a7e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009a82:	617b      	str	r3, [r7, #20]
 8009a84:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8009a86:	4aa3      	ldr	r2, [pc, #652]	; (8009d14 <MX_GPIO_Init+0x2ac>)
 8009a88:	4ba2      	ldr	r3, [pc, #648]	; (8009d14 <MX_GPIO_Init+0x2ac>)
 8009a8a:	695b      	ldr	r3, [r3, #20]
 8009a8c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009a90:	6153      	str	r3, [r2, #20]
 8009a92:	4ba0      	ldr	r3, [pc, #640]	; (8009d14 <MX_GPIO_Init+0x2ac>)
 8009a94:	695b      	ldr	r3, [r3, #20]
 8009a96:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8009a9a:	613b      	str	r3, [r7, #16]
 8009a9c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8009a9e:	4a9d      	ldr	r2, [pc, #628]	; (8009d14 <MX_GPIO_Init+0x2ac>)
 8009aa0:	4b9c      	ldr	r3, [pc, #624]	; (8009d14 <MX_GPIO_Init+0x2ac>)
 8009aa2:	695b      	ldr	r3, [r3, #20]
 8009aa4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8009aa8:	6153      	str	r3, [r2, #20]
 8009aaa:	4b9a      	ldr	r3, [pc, #616]	; (8009d14 <MX_GPIO_Init+0x2ac>)
 8009aac:	695b      	ldr	r3, [r3, #20]
 8009aae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009ab2:	60fb      	str	r3, [r7, #12]
 8009ab4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009ab6:	4a97      	ldr	r2, [pc, #604]	; (8009d14 <MX_GPIO_Init+0x2ac>)
 8009ab8:	4b96      	ldr	r3, [pc, #600]	; (8009d14 <MX_GPIO_Init+0x2ac>)
 8009aba:	695b      	ldr	r3, [r3, #20]
 8009abc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009ac0:	6153      	str	r3, [r2, #20]
 8009ac2:	4b94      	ldr	r3, [pc, #592]	; (8009d14 <MX_GPIO_Init+0x2ac>)
 8009ac4:	695b      	ldr	r3, [r3, #20]
 8009ac6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009aca:	60bb      	str	r3, [r7, #8]
 8009acc:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8009ace:	4a91      	ldr	r2, [pc, #580]	; (8009d14 <MX_GPIO_Init+0x2ac>)
 8009ad0:	4b90      	ldr	r3, [pc, #576]	; (8009d14 <MX_GPIO_Init+0x2ac>)
 8009ad2:	695b      	ldr	r3, [r3, #20]
 8009ad4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009ad8:	6153      	str	r3, [r2, #20]
 8009ada:	4b8e      	ldr	r3, [pc, #568]	; (8009d14 <MX_GPIO_Init+0x2ac>)
 8009adc:	695b      	ldr	r3, [r3, #20]
 8009ade:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009ae2:	607b      	str	r3, [r7, #4]
 8009ae4:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009ae6:	4a8b      	ldr	r2, [pc, #556]	; (8009d14 <MX_GPIO_Init+0x2ac>)
 8009ae8:	4b8a      	ldr	r3, [pc, #552]	; (8009d14 <MX_GPIO_Init+0x2ac>)
 8009aea:	695b      	ldr	r3, [r3, #20]
 8009aec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009af0:	6153      	str	r3, [r2, #20]
 8009af2:	4b88      	ldr	r3, [pc, #544]	; (8009d14 <MX_GPIO_Init+0x2ac>)
 8009af4:	695b      	ldr	r3, [r3, #20]
 8009af6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009afa:	603b      	str	r3, [r7, #0]
 8009afc:	683b      	ldr	r3, [r7, #0]

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 8009afe:	2200      	movs	r2, #0
 8009b00:	f64f 7108 	movw	r1, #65288	; 0xff08
 8009b04:	4884      	ldr	r0, [pc, #528]	; (8009d18 <MX_GPIO_Init+0x2b0>)
 8009b06:	f7fa fcab 	bl	8004460 <HAL_GPIO_WritePin>
            |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
            |LD6_Pin, GPIO_PIN_RESET);

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOC, US_AV_G_Trig_Pin|US_AV_C_Trig_Pin|US_AV_D_Trig_Pin|US_AR_G_Trig_Pin
 8009b0a:	2200      	movs	r2, #0
 8009b0c:	213f      	movs	r1, #63	; 0x3f
 8009b0e:	4883      	ldr	r0, [pc, #524]	; (8009d1c <MX_GPIO_Init+0x2b4>)
 8009b10:	f7fa fca6 	bl	8004460 <HAL_GPIO_WritePin>
            |US_AR_C_Trig_Pin|US_AR_D_Trig_Pin, GPIO_PIN_RESET);

    /*Configure GPIO pins : DRDY_Pin MEMS_INT3_Pin MEMS_INT4_Pin MEMS_INT1_Pin
                           MEMS_INT2_Pin */
    GPIO_InitStruct.Pin = DRDY_Pin|MEMS_INT3_Pin|MEMS_INT4_Pin|MEMS_INT1_Pin
 8009b14:	2337      	movs	r3, #55	; 0x37
 8009b16:	627b      	str	r3, [r7, #36]	; 0x24
            |MEMS_INT2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8009b18:	4b81      	ldr	r3, [pc, #516]	; (8009d20 <MX_GPIO_Init+0x2b8>)
 8009b1a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009b1c:	2300      	movs	r3, #0
 8009b1e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8009b20:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009b24:	4619      	mov	r1, r3
 8009b26:	487c      	ldr	r0, [pc, #496]	; (8009d18 <MX_GPIO_Init+0x2b0>)
 8009b28:	f7fa fa26 	bl	8003f78 <HAL_GPIO_Init>

    /*Configure GPIO pins : CS_I2C_SPI_Pin LD4_Pin LD3_Pin LD5_Pin
                           LD7_Pin LD9_Pin LD10_Pin LD8_Pin 
                           LD6_Pin */
    GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 8009b2c:	f64f 7308 	movw	r3, #65288	; 0xff08
 8009b30:	627b      	str	r3, [r7, #36]	; 0x24
            |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
            |LD6_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009b32:	2301      	movs	r3, #1
 8009b34:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009b36:	2300      	movs	r3, #0
 8009b38:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009b3a:	2300      	movs	r3, #0
 8009b3c:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8009b3e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009b42:	4619      	mov	r1, r3
 8009b44:	4874      	ldr	r0, [pc, #464]	; (8009d18 <MX_GPIO_Init+0x2b0>)
 8009b46:	f7fa fa17 	bl	8003f78 <HAL_GPIO_Init>

   /*Configure GPIO pins : Hall_Pin_44 */
    GPIO_InitStruct.Pin = Hall_Pin;
 8009b4a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009b4e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009b50:	2300      	movs	r3, #0
 8009b52:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009b54:	2301      	movs	r3, #1
 8009b56:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009b58:	2300      	movs	r3, #0
 8009b5a:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009b5c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009b60:	4619      	mov	r1, r3
 8009b62:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009b66:	f7fa fa07 	bl	8003f78 <HAL_GPIO_Init>

    /*Configure GPIO pins : US_AV_G_Trig_Pin US_AV_C_Trig_Pin US_AV_D_Trig_Pin US_AR_G_Trig_Pin
                           US_AR_C_Trig_Pin US_AR_D_Trig_Pin */
    GPIO_InitStruct.Pin = US_AV_G_Trig_Pin|US_AV_C_Trig_Pin|US_AV_D_Trig_Pin|US_AR_G_Trig_Pin
 8009b6a:	233f      	movs	r3, #63	; 0x3f
 8009b6c:	627b      	str	r3, [r7, #36]	; 0x24
            |US_AR_C_Trig_Pin|US_AR_D_Trig_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009b6e:	2301      	movs	r3, #1
 8009b70:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009b72:	2300      	movs	r3, #0
 8009b74:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009b76:	2300      	movs	r3, #0
 8009b78:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009b7a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009b7e:	4619      	mov	r1, r3
 8009b80:	4866      	ldr	r0, [pc, #408]	; (8009d1c <MX_GPIO_Init+0x2b4>)
 8009b82:	f7fa f9f9 	bl	8003f78 <HAL_GPIO_Init>

    /*Configure GPIO pin : B1_Pin */
    GPIO_InitStruct.Pin = B1_Pin;
 8009b86:	2301      	movs	r3, #1
 8009b88:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009b8a:	2300      	movs	r3, #0
 8009b8c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009b8e:	2300      	movs	r3, #0
 8009b90:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8009b92:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009b96:	4619      	mov	r1, r3
 8009b98:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009b9c:	f7fa f9ec 	bl	8003f78 <HAL_GPIO_Init>

    /*Configure GPIO pins : DM_Pin DP_Pin */
    GPIO_InitStruct.Pin = DM_Pin|DP_Pin;
 8009ba0:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8009ba4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009ba6:	2302      	movs	r3, #2
 8009ba8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009baa:	2300      	movs	r3, #0
 8009bac:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8009bae:	2303      	movs	r3, #3
 8009bb0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 8009bb2:	230e      	movs	r3, #14
 8009bb4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009bb6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009bba:	4619      	mov	r1, r3
 8009bbc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009bc0:	f7fa f9da 	bl	8003f78 <HAL_GPIO_Init>

    LL_EXTI_InitTypeDef EXTI_InitStruct;

    /**/
    LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTE, LL_SYSCFG_EXTI_LINE2);
 8009bc4:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 8009bc8:	2004      	movs	r0, #4
 8009bca:	f7ff f93f 	bl	8008e4c <LL_SYSCFG_SetEXTISource>

    /**/
    LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTE, LL_SYSCFG_EXTI_LINE4);
 8009bce:	4955      	ldr	r1, [pc, #340]	; (8009d24 <MX_GPIO_Init+0x2bc>)
 8009bd0:	2004      	movs	r0, #4
 8009bd2:	f7ff f93b 	bl	8008e4c <LL_SYSCFG_SetEXTISource>

    /**/
    LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTE, LL_SYSCFG_EXTI_LINE5);
 8009bd6:	4954      	ldr	r1, [pc, #336]	; (8009d28 <MX_GPIO_Init+0x2c0>)
 8009bd8:	2004      	movs	r0, #4
 8009bda:	f7ff f937 	bl	8008e4c <LL_SYSCFG_SetEXTISource>

    /**/
    LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTE, LL_SYSCFG_EXTI_LINE0);
 8009bde:	f44f 2170 	mov.w	r1, #983040	; 0xf0000
 8009be2:	2004      	movs	r0, #4
 8009be4:	f7ff f932 	bl	8008e4c <LL_SYSCFG_SetEXTISource>

    /**/
    LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTE, LL_SYSCFG_EXTI_LINE1);
 8009be8:	f44f 0170 	mov.w	r1, #15728640	; 0xf00000
 8009bec:	2004      	movs	r0, #4
 8009bee:	f7ff f92d 	bl	8008e4c <LL_SYSCFG_SetEXTISource>

    /**/
    LL_GPIO_SetPinPull(DRDY_GPIO_Port, DRDY_Pin, LL_GPIO_PULL_NO);
 8009bf2:	2200      	movs	r2, #0
 8009bf4:	2104      	movs	r1, #4
 8009bf6:	4848      	ldr	r0, [pc, #288]	; (8009d18 <MX_GPIO_Init+0x2b0>)
 8009bf8:	f7ff f8fa 	bl	8008df0 <LL_GPIO_SetPinPull>

    /**/
    LL_GPIO_SetPinPull(MEMS_INT3_GPIO_Port, MEMS_INT3_Pin, LL_GPIO_PULL_NO);
 8009bfc:	2200      	movs	r2, #0
 8009bfe:	2110      	movs	r1, #16
 8009c00:	4845      	ldr	r0, [pc, #276]	; (8009d18 <MX_GPIO_Init+0x2b0>)
 8009c02:	f7ff f8f5 	bl	8008df0 <LL_GPIO_SetPinPull>

    /**/
    LL_GPIO_SetPinPull(MEMS_INT4_GPIO_Port, MEMS_INT4_Pin, LL_GPIO_PULL_NO);
 8009c06:	2200      	movs	r2, #0
 8009c08:	2120      	movs	r1, #32
 8009c0a:	4843      	ldr	r0, [pc, #268]	; (8009d18 <MX_GPIO_Init+0x2b0>)
 8009c0c:	f7ff f8f0 	bl	8008df0 <LL_GPIO_SetPinPull>

    /**/
    LL_GPIO_SetPinPull(MEMS_INT1_GPIO_Port, MEMS_INT1_Pin, LL_GPIO_PULL_NO);
 8009c10:	2200      	movs	r2, #0
 8009c12:	2101      	movs	r1, #1
 8009c14:	4840      	ldr	r0, [pc, #256]	; (8009d18 <MX_GPIO_Init+0x2b0>)
 8009c16:	f7ff f8eb 	bl	8008df0 <LL_GPIO_SetPinPull>

    /**/
    LL_GPIO_SetPinPull(MEMS_INT2_GPIO_Port, MEMS_INT2_Pin, LL_GPIO_PULL_NO);
 8009c1a:	2200      	movs	r2, #0
 8009c1c:	2102      	movs	r1, #2
 8009c1e:	483e      	ldr	r0, [pc, #248]	; (8009d18 <MX_GPIO_Init+0x2b0>)
 8009c20:	f7ff f8e6 	bl	8008df0 <LL_GPIO_SetPinPull>

    /**/
    LL_GPIO_SetPinMode(DRDY_GPIO_Port, DRDY_Pin, LL_GPIO_MODE_INPUT);
 8009c24:	2200      	movs	r2, #0
 8009c26:	2104      	movs	r1, #4
 8009c28:	483b      	ldr	r0, [pc, #236]	; (8009d18 <MX_GPIO_Init+0x2b0>)
 8009c2a:	f7ff f8b4 	bl	8008d96 <LL_GPIO_SetPinMode>

    /**/
    LL_GPIO_SetPinMode(MEMS_INT3_GPIO_Port, MEMS_INT3_Pin, LL_GPIO_MODE_INPUT);
 8009c2e:	2200      	movs	r2, #0
 8009c30:	2110      	movs	r1, #16
 8009c32:	4839      	ldr	r0, [pc, #228]	; (8009d18 <MX_GPIO_Init+0x2b0>)
 8009c34:	f7ff f8af 	bl	8008d96 <LL_GPIO_SetPinMode>

    /**/
    LL_GPIO_SetPinMode(MEMS_INT4_GPIO_Port, MEMS_INT4_Pin, LL_GPIO_MODE_INPUT);
 8009c38:	2200      	movs	r2, #0
 8009c3a:	2120      	movs	r1, #32
 8009c3c:	4836      	ldr	r0, [pc, #216]	; (8009d18 <MX_GPIO_Init+0x2b0>)
 8009c3e:	f7ff f8aa 	bl	8008d96 <LL_GPIO_SetPinMode>

    /**/
    LL_GPIO_SetPinMode(MEMS_INT1_GPIO_Port, MEMS_INT1_Pin, LL_GPIO_MODE_INPUT);
 8009c42:	2200      	movs	r2, #0
 8009c44:	2101      	movs	r1, #1
 8009c46:	4834      	ldr	r0, [pc, #208]	; (8009d18 <MX_GPIO_Init+0x2b0>)
 8009c48:	f7ff f8a5 	bl	8008d96 <LL_GPIO_SetPinMode>

    /**/
    LL_GPIO_SetPinMode(MEMS_INT2_GPIO_Port, MEMS_INT2_Pin, LL_GPIO_MODE_INPUT);
 8009c4c:	2200      	movs	r2, #0
 8009c4e:	2102      	movs	r1, #2
 8009c50:	4831      	ldr	r0, [pc, #196]	; (8009d18 <MX_GPIO_Init+0x2b0>)
 8009c52:	f7ff f8a0 	bl	8008d96 <LL_GPIO_SetPinMode>

    /**/
    EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_2;
 8009c56:	2304      	movs	r3, #4
 8009c58:	61bb      	str	r3, [r7, #24]
    EXTI_InitStruct.Line_32_63 = LL_EXTI_LINE_NONE;
 8009c5a:	2300      	movs	r3, #0
 8009c5c:	61fb      	str	r3, [r7, #28]
    EXTI_InitStruct.LineCommand = ENABLE;
 8009c5e:	2301      	movs	r3, #1
 8009c60:	f887 3020 	strb.w	r3, [r7, #32]
    EXTI_InitStruct.Mode = LL_EXTI_MODE_EVENT;
 8009c64:	2301      	movs	r3, #1
 8009c66:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
    EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 8009c6a:	2301      	movs	r3, #1
 8009c6c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    LL_EXTI_Init(&EXTI_InitStruct);
 8009c70:	f107 0318 	add.w	r3, r7, #24
 8009c74:	4618      	mov	r0, r3
 8009c76:	f7fe ffa9 	bl	8008bcc <LL_EXTI_Init>

    /**/
    EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_4;
 8009c7a:	2310      	movs	r3, #16
 8009c7c:	61bb      	str	r3, [r7, #24]
    EXTI_InitStruct.Line_32_63 = LL_EXTI_LINE_NONE;
 8009c7e:	2300      	movs	r3, #0
 8009c80:	61fb      	str	r3, [r7, #28]
    EXTI_InitStruct.LineCommand = ENABLE;
 8009c82:	2301      	movs	r3, #1
 8009c84:	f887 3020 	strb.w	r3, [r7, #32]
    EXTI_InitStruct.Mode = LL_EXTI_MODE_EVENT;
 8009c88:	2301      	movs	r3, #1
 8009c8a:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
    EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 8009c8e:	2301      	movs	r3, #1
 8009c90:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    LL_EXTI_Init(&EXTI_InitStruct);
 8009c94:	f107 0318 	add.w	r3, r7, #24
 8009c98:	4618      	mov	r0, r3
 8009c9a:	f7fe ff97 	bl	8008bcc <LL_EXTI_Init>

    /**/
    EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_5;
 8009c9e:	2320      	movs	r3, #32
 8009ca0:	61bb      	str	r3, [r7, #24]
    EXTI_InitStruct.Line_32_63 = LL_EXTI_LINE_NONE;
 8009ca2:	2300      	movs	r3, #0
 8009ca4:	61fb      	str	r3, [r7, #28]
    EXTI_InitStruct.LineCommand = ENABLE;
 8009ca6:	2301      	movs	r3, #1
 8009ca8:	f887 3020 	strb.w	r3, [r7, #32]
    EXTI_InitStruct.Mode = LL_EXTI_MODE_EVENT;
 8009cac:	2301      	movs	r3, #1
 8009cae:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
    EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 8009cb2:	2301      	movs	r3, #1
 8009cb4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    LL_EXTI_Init(&EXTI_InitStruct);
 8009cb8:	f107 0318 	add.w	r3, r7, #24
 8009cbc:	4618      	mov	r0, r3
 8009cbe:	f7fe ff85 	bl	8008bcc <LL_EXTI_Init>

    /**/
    EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_0;
 8009cc2:	2301      	movs	r3, #1
 8009cc4:	61bb      	str	r3, [r7, #24]
    EXTI_InitStruct.Line_32_63 = LL_EXTI_LINE_NONE;
 8009cc6:	2300      	movs	r3, #0
 8009cc8:	61fb      	str	r3, [r7, #28]
    EXTI_InitStruct.LineCommand = ENABLE;
 8009cca:	2301      	movs	r3, #1
 8009ccc:	f887 3020 	strb.w	r3, [r7, #32]
    EXTI_InitStruct.Mode = LL_EXTI_MODE_EVENT;
 8009cd0:	2301      	movs	r3, #1
 8009cd2:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
    EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 8009cd6:	2301      	movs	r3, #1
 8009cd8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    LL_EXTI_Init(&EXTI_InitStruct);
 8009cdc:	f107 0318 	add.w	r3, r7, #24
 8009ce0:	4618      	mov	r0, r3
 8009ce2:	f7fe ff73 	bl	8008bcc <LL_EXTI_Init>

    /**/
    EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_1;
 8009ce6:	2302      	movs	r3, #2
 8009ce8:	61bb      	str	r3, [r7, #24]
    EXTI_InitStruct.Line_32_63 = LL_EXTI_LINE_NONE;
 8009cea:	2300      	movs	r3, #0
 8009cec:	61fb      	str	r3, [r7, #28]
    EXTI_InitStruct.LineCommand = ENABLE;
 8009cee:	2301      	movs	r3, #1
 8009cf0:	f887 3020 	strb.w	r3, [r7, #32]
    EXTI_InitStruct.Mode = LL_EXTI_MODE_EVENT;
 8009cf4:	2301      	movs	r3, #1
 8009cf6:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
    EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 8009cfa:	2301      	movs	r3, #1
 8009cfc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    LL_EXTI_Init(&EXTI_InitStruct);
 8009d00:	f107 0318 	add.w	r3, r7, #24
 8009d04:	4618      	mov	r0, r3
 8009d06:	f7fe ff61 	bl	8008bcc <LL_EXTI_Init>
}
 8009d0a:	bf00      	nop
 8009d0c:	3738      	adds	r7, #56	; 0x38
 8009d0e:	46bd      	mov	sp, r7
 8009d10:	bd80      	pop	{r7, pc}
 8009d12:	bf00      	nop
 8009d14:	40021000 	.word	0x40021000
 8009d18:	48001000 	.word	0x48001000
 8009d1c:	48000800 	.word	0x48000800
 8009d20:	10120000 	.word	0x10120000
 8009d24:	000f0001 	.word	0x000f0001
 8009d28:	00f00001 	.word	0x00f00001

08009d2c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8009d2c:	b580      	push	{r7, lr}
 8009d2e:	b082      	sub	sp, #8
 8009d30:	af00      	add	r7, sp, #0
 8009d32:	4603      	mov	r3, r0
 8009d34:	80fb      	strh	r3, [r7, #6]
    if (USER_BUTTON_PIN == GPIO_Pin)
 8009d36:	88fb      	ldrh	r3, [r7, #6]
 8009d38:	2b01      	cmp	r3, #1
 8009d3a:	d10a      	bne.n	8009d52 <HAL_GPIO_EXTI_Callback+0x26>
    {
        while (BSP_PB_GetState(BUTTON_USER) != RESET);
 8009d3c:	bf00      	nop
 8009d3e:	2000      	movs	r0, #0
 8009d40:	f000 fa2a 	bl	800a198 <BSP_PB_GetState>
 8009d44:	4603      	mov	r3, r0
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d1f9      	bne.n	8009d3e <HAL_GPIO_EXTI_Callback+0x12>
        UserPressButton = 1;
 8009d4a:	4b06      	ldr	r3, [pc, #24]	; (8009d64 <HAL_GPIO_EXTI_Callback+0x38>)
 8009d4c:	2201      	movs	r2, #1
 8009d4e:	601a      	str	r2, [r3, #0]
    } else {
        Sensors_GPIO_EXTI_Callback(GPIO_Pin);
    }
}
 8009d50:	e003      	b.n	8009d5a <HAL_GPIO_EXTI_Callback+0x2e>
        Sensors_GPIO_EXTI_Callback(GPIO_Pin);
 8009d52:	88fb      	ldrh	r3, [r7, #6]
 8009d54:	4618      	mov	r0, r3
 8009d56:	f7f8 ff79 	bl	8002c4c <Sensors_GPIO_EXTI_Callback>
}
 8009d5a:	bf00      	nop
 8009d5c:	3708      	adds	r7, #8
 8009d5e:	46bd      	mov	sp, r7
 8009d60:	bd80      	pop	{r7, pc}
 8009d62:	bf00      	nop
 8009d64:	2000015c 	.word	0x2000015c

08009d68 <CAN_FilterConfig>:
}



void CAN_FilterConfig(void)
{
 8009d68:	b580      	push	{r7, lr}
 8009d6a:	b08a      	sub	sp, #40	; 0x28
 8009d6c:	af00      	add	r7, sp, #0
    CAN_FilterConfTypeDef sFilterConfig;

    sFilterConfig.FilterNumber = 0;
 8009d6e:	2300      	movs	r3, #0
 8009d70:	617b      	str	r3, [r7, #20]
    sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8009d72:	2300      	movs	r3, #0
 8009d74:	61bb      	str	r3, [r7, #24]
    sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8009d76:	2301      	movs	r3, #1
 8009d78:	61fb      	str	r3, [r7, #28]
    sFilterConfig.FilterIdHigh = 0x0000;
 8009d7a:	2300      	movs	r3, #0
 8009d7c:	603b      	str	r3, [r7, #0]
    sFilterConfig.FilterIdLow = 0x0000;
 8009d7e:	2300      	movs	r3, #0
 8009d80:	607b      	str	r3, [r7, #4]
    sFilterConfig.FilterFIFOAssignment = 0;
 8009d82:	2300      	movs	r3, #0
 8009d84:	613b      	str	r3, [r7, #16]
    sFilterConfig.FilterActivation = ENABLE;
 8009d86:	2301      	movs	r3, #1
 8009d88:	623b      	str	r3, [r7, #32]
    sFilterConfig.BankNumber = 14;
 8009d8a:	230e      	movs	r3, #14
 8009d8c:	627b      	str	r3, [r7, #36]	; 0x24

    if( HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK )
 8009d8e:	463b      	mov	r3, r7
 8009d90:	4619      	mov	r1, r3
 8009d92:	4807      	ldr	r0, [pc, #28]	; (8009db0 <CAN_FilterConfig+0x48>)
 8009d94:	f7f9 fd00 	bl	8003798 <HAL_CAN_ConfigFilter>
 8009d98:	4603      	mov	r3, r0
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d004      	beq.n	8009da8 <CAN_FilterConfig+0x40>
    {
        _Error_Handler(__FILE__, __LINE__);
 8009d9e:	f240 319b 	movw	r1, #923	; 0x39b
 8009da2:	4804      	ldr	r0, [pc, #16]	; (8009db4 <CAN_FilterConfig+0x4c>)
 8009da4:	f000 f85a 	bl	8009e5c <_Error_Handler>
    }
}
 8009da8:	bf00      	nop
 8009daa:	3728      	adds	r7, #40	; 0x28
 8009dac:	46bd      	mov	sp, r7
 8009dae:	bd80      	pop	{r7, pc}
 8009db0:	200001c4 	.word	0x200001c4
 8009db4:	0800b740 	.word	0x0800b740

08009db8 <CAN_Send>:



void CAN_Send(uint8_t* data, const uint32_t id)
{
 8009db8:	b580      	push	{r7, lr}
 8009dba:	b082      	sub	sp, #8
 8009dbc:	af00      	add	r7, sp, #0
 8009dbe:	6078      	str	r0, [r7, #4]
 8009dc0:	6039      	str	r1, [r7, #0]
    hcan.pTxMsg->StdId = id;
 8009dc2:	4b24      	ldr	r3, [pc, #144]	; (8009e54 <CAN_Send+0x9c>)
 8009dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009dc6:	683a      	ldr	r2, [r7, #0]
 8009dc8:	601a      	str	r2, [r3, #0]
    hcan.pTxMsg->RTR = CAN_RTR_DATA;
 8009dca:	4b22      	ldr	r3, [pc, #136]	; (8009e54 <CAN_Send+0x9c>)
 8009dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009dce:	2200      	movs	r2, #0
 8009dd0:	60da      	str	r2, [r3, #12]
    hcan.pTxMsg->IDE = CAN_ID_STD;
 8009dd2:	4b20      	ldr	r3, [pc, #128]	; (8009e54 <CAN_Send+0x9c>)
 8009dd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009dd6:	2200      	movs	r2, #0
 8009dd8:	609a      	str	r2, [r3, #8]
    hcan.pTxMsg->DLC = 8;
 8009dda:	4b1e      	ldr	r3, [pc, #120]	; (8009e54 <CAN_Send+0x9c>)
 8009ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009dde:	2208      	movs	r2, #8
 8009de0:	611a      	str	r2, [r3, #16]

    //hcan.pTxMsg->Data[0] = data & 0x000000FF;
    //hcan.pTxMsg->Data[1] = (data >> 8 ) & 0x000000FF;
    //hcan.pTxMsg->Data[2] = (data >> 16) & 0x000000FF;
    //hcan.pTxMsg->Data[3] = (data >> 24) & 0x000000FF;
    hcan.pTxMsg->Data[0] = data[0];
 8009de2:	4b1c      	ldr	r3, [pc, #112]	; (8009e54 <CAN_Send+0x9c>)
 8009de4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009de6:	687a      	ldr	r2, [r7, #4]
 8009de8:	7812      	ldrb	r2, [r2, #0]
 8009dea:	751a      	strb	r2, [r3, #20]
    hcan.pTxMsg->Data[1] = data[1];
 8009dec:	4b19      	ldr	r3, [pc, #100]	; (8009e54 <CAN_Send+0x9c>)
 8009dee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009df0:	687a      	ldr	r2, [r7, #4]
 8009df2:	7852      	ldrb	r2, [r2, #1]
 8009df4:	755a      	strb	r2, [r3, #21]
    hcan.pTxMsg->Data[2] = data[2];
 8009df6:	4b17      	ldr	r3, [pc, #92]	; (8009e54 <CAN_Send+0x9c>)
 8009df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009dfa:	687a      	ldr	r2, [r7, #4]
 8009dfc:	7892      	ldrb	r2, [r2, #2]
 8009dfe:	759a      	strb	r2, [r3, #22]
    hcan.pTxMsg->Data[3] = data[3];
 8009e00:	4b14      	ldr	r3, [pc, #80]	; (8009e54 <CAN_Send+0x9c>)
 8009e02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e04:	687a      	ldr	r2, [r7, #4]
 8009e06:	78d2      	ldrb	r2, [r2, #3]
 8009e08:	75da      	strb	r2, [r3, #23]
    hcan.pTxMsg->Data[4] = data[4];
 8009e0a:	4b12      	ldr	r3, [pc, #72]	; (8009e54 <CAN_Send+0x9c>)
 8009e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e0e:	687a      	ldr	r2, [r7, #4]
 8009e10:	7912      	ldrb	r2, [r2, #4]
 8009e12:	761a      	strb	r2, [r3, #24]
    hcan.pTxMsg->Data[5] = data[5];
 8009e14:	4b0f      	ldr	r3, [pc, #60]	; (8009e54 <CAN_Send+0x9c>)
 8009e16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e18:	687a      	ldr	r2, [r7, #4]
 8009e1a:	7952      	ldrb	r2, [r2, #5]
 8009e1c:	765a      	strb	r2, [r3, #25]
    hcan.pTxMsg->Data[6] = data[6];
 8009e1e:	4b0d      	ldr	r3, [pc, #52]	; (8009e54 <CAN_Send+0x9c>)
 8009e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e22:	687a      	ldr	r2, [r7, #4]
 8009e24:	7992      	ldrb	r2, [r2, #6]
 8009e26:	769a      	strb	r2, [r3, #26]
    hcan.pTxMsg->Data[7] = data[7];
 8009e28:	4b0a      	ldr	r3, [pc, #40]	; (8009e54 <CAN_Send+0x9c>)
 8009e2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e2c:	687a      	ldr	r2, [r7, #4]
 8009e2e:	79d2      	ldrb	r2, [r2, #7]
 8009e30:	76da      	strb	r2, [r3, #27]

    if( HAL_CAN_Transmit(&hcan, 10) != HAL_OK )
 8009e32:	210a      	movs	r1, #10
 8009e34:	4807      	ldr	r0, [pc, #28]	; (8009e54 <CAN_Send+0x9c>)
 8009e36:	f7f9 fd7b 	bl	8003930 <HAL_CAN_Transmit>
 8009e3a:	4603      	mov	r3, r0
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d004      	beq.n	8009e4a <CAN_Send+0x92>
    {
        Error_Handler();
 8009e40:	f240 31b7 	movw	r1, #951	; 0x3b7
 8009e44:	4804      	ldr	r0, [pc, #16]	; (8009e58 <CAN_Send+0xa0>)
 8009e46:	f000 f809 	bl	8009e5c <_Error_Handler>
    }
}
 8009e4a:	bf00      	nop
 8009e4c:	3708      	adds	r7, #8
 8009e4e:	46bd      	mov	sp, r7
 8009e50:	bd80      	pop	{r7, pc}
 8009e52:	bf00      	nop
 8009e54:	200001c4 	.word	0x200001c4
 8009e58:	0800b740 	.word	0x0800b740

08009e5c <_Error_Handler>:
 * @param  file: The file name as string.
 * @param  line: The line in file as a number.
 * @retval None
 */
void _Error_Handler(char *file, int line)
{
 8009e5c:	b580      	push	{r7, lr}
 8009e5e:	b082      	sub	sp, #8
 8009e60:	af00      	add	r7, sp, #0
 8009e62:	6078      	str	r0, [r7, #4]
 8009e64:	6039      	str	r1, [r7, #0]
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    BSP_LED_On(LED10);
 8009e66:	2007      	movs	r0, #7
 8009e68:	f000 f8e6 	bl	800a038 <BSP_LED_On>
    printf("%s | line : %d", file, line);
 8009e6c:	683a      	ldr	r2, [r7, #0]
 8009e6e:	6879      	ldr	r1, [r7, #4]
 8009e70:	4803      	ldr	r0, [pc, #12]	; (8009e80 <_Error_Handler+0x24>)
 8009e72:	f000 fd87 	bl	800a984 <iprintf>
    /*while(1)
  {
  }*/
    /* USER CODE END Error_Handler_Debug */
}
 8009e76:	bf00      	nop
 8009e78:	3708      	adds	r7, #8
 8009e7a:	46bd      	mov	sp, r7
 8009e7c:	bd80      	pop	{r7, pc}
 8009e7e:	bf00      	nop
 8009e80:	0800b750 	.word	0x0800b750

08009e84 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8009e84:	f8df d034 	ldr.w	sp, [pc, #52]	; 8009ebc <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8009e88:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8009e8a:	e003      	b.n	8009e94 <LoopCopyDataInit>

08009e8c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8009e8c:	4b0c      	ldr	r3, [pc, #48]	; (8009ec0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8009e8e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8009e90:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8009e92:	3104      	adds	r1, #4

08009e94 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8009e94:	480b      	ldr	r0, [pc, #44]	; (8009ec4 <LoopForever+0xa>)
	ldr	r3, =_edata
 8009e96:	4b0c      	ldr	r3, [pc, #48]	; (8009ec8 <LoopForever+0xe>)
	adds	r2, r0, r1
 8009e98:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8009e9a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8009e9c:	d3f6      	bcc.n	8009e8c <CopyDataInit>
	ldr	r2, =_sbss
 8009e9e:	4a0b      	ldr	r2, [pc, #44]	; (8009ecc <LoopForever+0x12>)
	b	LoopFillZerobss
 8009ea0:	e002      	b.n	8009ea8 <LoopFillZerobss>

08009ea2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8009ea2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8009ea4:	f842 3b04 	str.w	r3, [r2], #4

08009ea8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8009ea8:	4b09      	ldr	r3, [pc, #36]	; (8009ed0 <LoopForever+0x16>)
	cmp	r2, r3
 8009eaa:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8009eac:	d3f9      	bcc.n	8009ea2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8009eae:	f000 fb93 	bl	800a5d8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8009eb2:	f000 fdb1 	bl	800aa18 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8009eb6:	f7ff f869 	bl	8008f8c <main>

08009eba <LoopForever>:

LoopForever:
    b LoopForever
 8009eba:	e7fe      	b.n	8009eba <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8009ebc:	2000a000 	.word	0x2000a000
	ldr	r3, =_sidata
 8009ec0:	0800b800 	.word	0x0800b800
	ldr	r0, =_sdata
 8009ec4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8009ec8:	200000b8 	.word	0x200000b8
	ldr	r2, =_sbss
 8009ecc:	200000b8 	.word	0x200000b8
	ldr	r3, = _ebss
 8009ed0:	200003ec 	.word	0x200003ec

08009ed4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8009ed4:	e7fe      	b.n	8009ed4 <ADC1_2_IRQHandler>
	...

08009ed8 <BSP_LED_Init>:
  *     @arg LED_BLUE2
  *     @arg LED_RED2
  * @retval None
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 8009ed8:	b580      	push	{r7, lr}
 8009eda:	b090      	sub	sp, #64	; 0x40
 8009edc:	af00      	add	r7, sp, #0
 8009ede:	4603      	mov	r3, r0
 8009ee0:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 8009ee2:	79fb      	ldrb	r3, [r7, #7]
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d10c      	bne.n	8009f02 <BSP_LED_Init+0x2a>
 8009ee8:	4a50      	ldr	r2, [pc, #320]	; (800a02c <BSP_LED_Init+0x154>)
 8009eea:	4b50      	ldr	r3, [pc, #320]	; (800a02c <BSP_LED_Init+0x154>)
 8009eec:	695b      	ldr	r3, [r3, #20]
 8009eee:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009ef2:	6153      	str	r3, [r2, #20]
 8009ef4:	4b4d      	ldr	r3, [pc, #308]	; (800a02c <BSP_LED_Init+0x154>)
 8009ef6:	695b      	ldr	r3, [r3, #20]
 8009ef8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009efc:	62bb      	str	r3, [r7, #40]	; 0x28
 8009efe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f00:	e06e      	b.n	8009fe0 <BSP_LED_Init+0x108>
 8009f02:	79fb      	ldrb	r3, [r7, #7]
 8009f04:	2b01      	cmp	r3, #1
 8009f06:	d10c      	bne.n	8009f22 <BSP_LED_Init+0x4a>
 8009f08:	4a48      	ldr	r2, [pc, #288]	; (800a02c <BSP_LED_Init+0x154>)
 8009f0a:	4b48      	ldr	r3, [pc, #288]	; (800a02c <BSP_LED_Init+0x154>)
 8009f0c:	695b      	ldr	r3, [r3, #20]
 8009f0e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009f12:	6153      	str	r3, [r2, #20]
 8009f14:	4b45      	ldr	r3, [pc, #276]	; (800a02c <BSP_LED_Init+0x154>)
 8009f16:	695b      	ldr	r3, [r3, #20]
 8009f18:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009f1c:	627b      	str	r3, [r7, #36]	; 0x24
 8009f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f20:	e05e      	b.n	8009fe0 <BSP_LED_Init+0x108>
 8009f22:	79fb      	ldrb	r3, [r7, #7]
 8009f24:	2b02      	cmp	r3, #2
 8009f26:	d10c      	bne.n	8009f42 <BSP_LED_Init+0x6a>
 8009f28:	4a40      	ldr	r2, [pc, #256]	; (800a02c <BSP_LED_Init+0x154>)
 8009f2a:	4b40      	ldr	r3, [pc, #256]	; (800a02c <BSP_LED_Init+0x154>)
 8009f2c:	695b      	ldr	r3, [r3, #20]
 8009f2e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009f32:	6153      	str	r3, [r2, #20]
 8009f34:	4b3d      	ldr	r3, [pc, #244]	; (800a02c <BSP_LED_Init+0x154>)
 8009f36:	695b      	ldr	r3, [r3, #20]
 8009f38:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009f3c:	623b      	str	r3, [r7, #32]
 8009f3e:	6a3b      	ldr	r3, [r7, #32]
 8009f40:	e04e      	b.n	8009fe0 <BSP_LED_Init+0x108>
 8009f42:	79fb      	ldrb	r3, [r7, #7]
 8009f44:	2b03      	cmp	r3, #3
 8009f46:	d10c      	bne.n	8009f62 <BSP_LED_Init+0x8a>
 8009f48:	4a38      	ldr	r2, [pc, #224]	; (800a02c <BSP_LED_Init+0x154>)
 8009f4a:	4b38      	ldr	r3, [pc, #224]	; (800a02c <BSP_LED_Init+0x154>)
 8009f4c:	695b      	ldr	r3, [r3, #20]
 8009f4e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009f52:	6153      	str	r3, [r2, #20]
 8009f54:	4b35      	ldr	r3, [pc, #212]	; (800a02c <BSP_LED_Init+0x154>)
 8009f56:	695b      	ldr	r3, [r3, #20]
 8009f58:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009f5c:	61fb      	str	r3, [r7, #28]
 8009f5e:	69fb      	ldr	r3, [r7, #28]
 8009f60:	e03e      	b.n	8009fe0 <BSP_LED_Init+0x108>
 8009f62:	79fb      	ldrb	r3, [r7, #7]
 8009f64:	2b04      	cmp	r3, #4
 8009f66:	d10c      	bne.n	8009f82 <BSP_LED_Init+0xaa>
 8009f68:	4a30      	ldr	r2, [pc, #192]	; (800a02c <BSP_LED_Init+0x154>)
 8009f6a:	4b30      	ldr	r3, [pc, #192]	; (800a02c <BSP_LED_Init+0x154>)
 8009f6c:	695b      	ldr	r3, [r3, #20]
 8009f6e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009f72:	6153      	str	r3, [r2, #20]
 8009f74:	4b2d      	ldr	r3, [pc, #180]	; (800a02c <BSP_LED_Init+0x154>)
 8009f76:	695b      	ldr	r3, [r3, #20]
 8009f78:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009f7c:	61bb      	str	r3, [r7, #24]
 8009f7e:	69bb      	ldr	r3, [r7, #24]
 8009f80:	e02e      	b.n	8009fe0 <BSP_LED_Init+0x108>
 8009f82:	79fb      	ldrb	r3, [r7, #7]
 8009f84:	2b05      	cmp	r3, #5
 8009f86:	d10c      	bne.n	8009fa2 <BSP_LED_Init+0xca>
 8009f88:	4a28      	ldr	r2, [pc, #160]	; (800a02c <BSP_LED_Init+0x154>)
 8009f8a:	4b28      	ldr	r3, [pc, #160]	; (800a02c <BSP_LED_Init+0x154>)
 8009f8c:	695b      	ldr	r3, [r3, #20]
 8009f8e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009f92:	6153      	str	r3, [r2, #20]
 8009f94:	4b25      	ldr	r3, [pc, #148]	; (800a02c <BSP_LED_Init+0x154>)
 8009f96:	695b      	ldr	r3, [r3, #20]
 8009f98:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009f9c:	617b      	str	r3, [r7, #20]
 8009f9e:	697b      	ldr	r3, [r7, #20]
 8009fa0:	e01e      	b.n	8009fe0 <BSP_LED_Init+0x108>
 8009fa2:	79fb      	ldrb	r3, [r7, #7]
 8009fa4:	2b06      	cmp	r3, #6
 8009fa6:	d10c      	bne.n	8009fc2 <BSP_LED_Init+0xea>
 8009fa8:	4a20      	ldr	r2, [pc, #128]	; (800a02c <BSP_LED_Init+0x154>)
 8009faa:	4b20      	ldr	r3, [pc, #128]	; (800a02c <BSP_LED_Init+0x154>)
 8009fac:	695b      	ldr	r3, [r3, #20]
 8009fae:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009fb2:	6153      	str	r3, [r2, #20]
 8009fb4:	4b1d      	ldr	r3, [pc, #116]	; (800a02c <BSP_LED_Init+0x154>)
 8009fb6:	695b      	ldr	r3, [r3, #20]
 8009fb8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009fbc:	613b      	str	r3, [r7, #16]
 8009fbe:	693b      	ldr	r3, [r7, #16]
 8009fc0:	e00e      	b.n	8009fe0 <BSP_LED_Init+0x108>
 8009fc2:	79fb      	ldrb	r3, [r7, #7]
 8009fc4:	2b07      	cmp	r3, #7
 8009fc6:	d10b      	bne.n	8009fe0 <BSP_LED_Init+0x108>
 8009fc8:	4a18      	ldr	r2, [pc, #96]	; (800a02c <BSP_LED_Init+0x154>)
 8009fca:	4b18      	ldr	r3, [pc, #96]	; (800a02c <BSP_LED_Init+0x154>)
 8009fcc:	695b      	ldr	r3, [r3, #20]
 8009fce:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009fd2:	6153      	str	r3, [r2, #20]
 8009fd4:	4b15      	ldr	r3, [pc, #84]	; (800a02c <BSP_LED_Init+0x154>)
 8009fd6:	695b      	ldr	r3, [r3, #20]
 8009fd8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009fdc:	60fb      	str	r3, [r7, #12]
 8009fde:	68fb      	ldr	r3, [r7, #12]

  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = LED_PIN[Led];
 8009fe0:	79fb      	ldrb	r3, [r7, #7]
 8009fe2:	4a13      	ldr	r2, [pc, #76]	; (800a030 <BSP_LED_Init+0x158>)
 8009fe4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009fe8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009fea:	2301      	movs	r3, #1
 8009fec:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009fee:	2301      	movs	r3, #1
 8009ff0:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8009ff2:	2303      	movs	r3, #3
 8009ff4:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_GPIO_Init(LED_PORT[Led], &GPIO_InitStruct);
 8009ff6:	79fb      	ldrb	r3, [r7, #7]
 8009ff8:	4a0e      	ldr	r2, [pc, #56]	; (800a034 <BSP_LED_Init+0x15c>)
 8009ffa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009ffe:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 800a002:	4611      	mov	r1, r2
 800a004:	4618      	mov	r0, r3
 800a006:	f7f9 ffb7 	bl	8003f78 <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 800a00a:	79fb      	ldrb	r3, [r7, #7]
 800a00c:	4a09      	ldr	r2, [pc, #36]	; (800a034 <BSP_LED_Init+0x15c>)
 800a00e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800a012:	79fb      	ldrb	r3, [r7, #7]
 800a014:	4a06      	ldr	r2, [pc, #24]	; (800a030 <BSP_LED_Init+0x158>)
 800a016:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a01a:	2200      	movs	r2, #0
 800a01c:	4619      	mov	r1, r3
 800a01e:	f7fa fa1f 	bl	8004460 <HAL_GPIO_WritePin>
}
 800a022:	bf00      	nop
 800a024:	3740      	adds	r7, #64	; 0x40
 800a026:	46bd      	mov	sp, r7
 800a028:	bd80      	pop	{r7, pc}
 800a02a:	bf00      	nop
 800a02c:	40021000 	.word	0x40021000
 800a030:	0800b780 	.word	0x0800b780
 800a034:	20000028 	.word	0x20000028

0800a038 <BSP_LED_On>:
  *     @arg LED9
  *     @arg LED10
  * @retval None
  */
void BSP_LED_On(Led_TypeDef Led)
{
 800a038:	b580      	push	{r7, lr}
 800a03a:	b082      	sub	sp, #8
 800a03c:	af00      	add	r7, sp, #0
 800a03e:	4603      	mov	r3, r0
 800a040:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET); 
 800a042:	79fb      	ldrb	r3, [r7, #7]
 800a044:	4a07      	ldr	r2, [pc, #28]	; (800a064 <BSP_LED_On+0x2c>)
 800a046:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800a04a:	79fb      	ldrb	r3, [r7, #7]
 800a04c:	4a06      	ldr	r2, [pc, #24]	; (800a068 <BSP_LED_On+0x30>)
 800a04e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a052:	2201      	movs	r2, #1
 800a054:	4619      	mov	r1, r3
 800a056:	f7fa fa03 	bl	8004460 <HAL_GPIO_WritePin>
}
 800a05a:	bf00      	nop
 800a05c:	3708      	adds	r7, #8
 800a05e:	46bd      	mov	sp, r7
 800a060:	bd80      	pop	{r7, pc}
 800a062:	bf00      	nop
 800a064:	20000028 	.word	0x20000028
 800a068:	0800b780 	.word	0x0800b780

0800a06c <BSP_LED_Off>:
  *     @arg LED_BLUE2
  *     @arg LED_RED2
  * @retval None
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 800a06c:	b580      	push	{r7, lr}
 800a06e:	b082      	sub	sp, #8
 800a070:	af00      	add	r7, sp, #0
 800a072:	4603      	mov	r3, r0
 800a074:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET); 
 800a076:	79fb      	ldrb	r3, [r7, #7]
 800a078:	4a07      	ldr	r2, [pc, #28]	; (800a098 <BSP_LED_Off+0x2c>)
 800a07a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800a07e:	79fb      	ldrb	r3, [r7, #7]
 800a080:	4a06      	ldr	r2, [pc, #24]	; (800a09c <BSP_LED_Off+0x30>)
 800a082:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a086:	2200      	movs	r2, #0
 800a088:	4619      	mov	r1, r3
 800a08a:	f7fa f9e9 	bl	8004460 <HAL_GPIO_WritePin>
}
 800a08e:	bf00      	nop
 800a090:	3708      	adds	r7, #8
 800a092:	46bd      	mov	sp, r7
 800a094:	bd80      	pop	{r7, pc}
 800a096:	bf00      	nop
 800a098:	20000028 	.word	0x20000028
 800a09c:	0800b780 	.word	0x0800b780

0800a0a0 <BSP_LED_Toggle>:
  *     @arg LED_BLUE2
  *     @arg LED_RED2
  * @retval None
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 800a0a0:	b580      	push	{r7, lr}
 800a0a2:	b082      	sub	sp, #8
 800a0a4:	af00      	add	r7, sp, #0
 800a0a6:	4603      	mov	r3, r0
 800a0a8:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 800a0aa:	79fb      	ldrb	r3, [r7, #7]
 800a0ac:	4a06      	ldr	r2, [pc, #24]	; (800a0c8 <BSP_LED_Toggle+0x28>)
 800a0ae:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800a0b2:	79fb      	ldrb	r3, [r7, #7]
 800a0b4:	4a05      	ldr	r2, [pc, #20]	; (800a0cc <BSP_LED_Toggle+0x2c>)
 800a0b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a0ba:	4619      	mov	r1, r3
 800a0bc:	f7fa f9e8 	bl	8004490 <HAL_GPIO_TogglePin>
}
 800a0c0:	bf00      	nop
 800a0c2:	3708      	adds	r7, #8
 800a0c4:	46bd      	mov	sp, r7
 800a0c6:	bd80      	pop	{r7, pc}
 800a0c8:	20000028 	.word	0x20000028
 800a0cc:	0800b780 	.word	0x0800b780

0800a0d0 <BSP_PB_Init>:
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability  
  * @retval None
  */
void BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 800a0d0:	b580      	push	{r7, lr}
 800a0d2:	b08a      	sub	sp, #40	; 0x28
 800a0d4:	af00      	add	r7, sp, #0
 800a0d6:	4603      	mov	r3, r0
 800a0d8:	460a      	mov	r2, r1
 800a0da:	71fb      	strb	r3, [r7, #7]
 800a0dc:	4613      	mov	r3, r2
 800a0de:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Enable the BUTTON Clock */
  BUTTONx_GPIO_CLK_ENABLE(Button);
 800a0e0:	79fb      	ldrb	r3, [r7, #7]
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d10b      	bne.n	800a0fe <BSP_PB_Init+0x2e>
 800a0e6:	4a29      	ldr	r2, [pc, #164]	; (800a18c <BSP_PB_Init+0xbc>)
 800a0e8:	4b28      	ldr	r3, [pc, #160]	; (800a18c <BSP_PB_Init+0xbc>)
 800a0ea:	695b      	ldr	r3, [r3, #20]
 800a0ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a0f0:	6153      	str	r3, [r2, #20]
 800a0f2:	4b26      	ldr	r3, [pc, #152]	; (800a18c <BSP_PB_Init+0xbc>)
 800a0f4:	695b      	ldr	r3, [r3, #20]
 800a0f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a0fa:	613b      	str	r3, [r7, #16]
 800a0fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a0fe:	4a23      	ldr	r2, [pc, #140]	; (800a18c <BSP_PB_Init+0xbc>)
 800a100:	4b22      	ldr	r3, [pc, #136]	; (800a18c <BSP_PB_Init+0xbc>)
 800a102:	699b      	ldr	r3, [r3, #24]
 800a104:	f043 0301 	orr.w	r3, r3, #1
 800a108:	6193      	str	r3, [r2, #24]
 800a10a:	4b20      	ldr	r3, [pc, #128]	; (800a18c <BSP_PB_Init+0xbc>)
 800a10c:	699b      	ldr	r3, [r3, #24]
 800a10e:	f003 0301 	and.w	r3, r3, #1
 800a112:	60fb      	str	r3, [r7, #12]
 800a114:	68fb      	ldr	r3, [r7, #12]

  if (ButtonMode == BUTTON_MODE_GPIO)
 800a116:	79bb      	ldrb	r3, [r7, #6]
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d111      	bne.n	800a140 <BSP_PB_Init+0x70>
  {
    /* Configure Button pin as input */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 800a11c:	2301      	movs	r3, #1
 800a11e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a120:	2300      	movs	r3, #0
 800a122:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800a124:	2302      	movs	r3, #2
 800a126:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800a128:	2303      	movs	r3, #3
 800a12a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 800a12c:	79fb      	ldrb	r3, [r7, #7]
 800a12e:	4a18      	ldr	r2, [pc, #96]	; (800a190 <BSP_PB_Init+0xc0>)
 800a130:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a134:	f107 0214 	add.w	r2, r7, #20
 800a138:	4611      	mov	r1, r2
 800a13a:	4618      	mov	r0, r3
 800a13c:	f7f9 ff1c 	bl	8003f78 <HAL_GPIO_Init>
  }

  if (ButtonMode == BUTTON_MODE_EXTI)
 800a140:	79bb      	ldrb	r3, [r7, #6]
 800a142:	2b01      	cmp	r3, #1
 800a144:	d11d      	bne.n	800a182 <BSP_PB_Init+0xb2>
  {
    /* Configure Button pin as input with External interrupt */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 800a146:	2301      	movs	r3, #1
 800a148:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a14a:	2300      	movs	r3, #0
 800a14c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800a14e:	2303      	movs	r3, #3
 800a150:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING; 
 800a152:	4b10      	ldr	r3, [pc, #64]	; (800a194 <BSP_PB_Init+0xc4>)
 800a154:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 800a156:	79fb      	ldrb	r3, [r7, #7]
 800a158:	4a0d      	ldr	r2, [pc, #52]	; (800a190 <BSP_PB_Init+0xc0>)
 800a15a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a15e:	f107 0214 	add.w	r2, r7, #20
 800a162:	4611      	mov	r1, r2
 800a164:	4618      	mov	r0, r3
 800a166:	f7f9 ff07 	bl	8003f78 <HAL_GPIO_Init>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
 800a16a:	2306      	movs	r3, #6
 800a16c:	b25b      	sxtb	r3, r3
 800a16e:	2200      	movs	r2, #0
 800a170:	210f      	movs	r1, #15
 800a172:	4618      	mov	r0, r3
 800a174:	f7f9 fe69 	bl	8003e4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 800a178:	2306      	movs	r3, #6
 800a17a:	b25b      	sxtb	r3, r3
 800a17c:	4618      	mov	r0, r3
 800a17e:	f7f9 fe80 	bl	8003e82 <HAL_NVIC_EnableIRQ>
  }
}
 800a182:	bf00      	nop
 800a184:	3728      	adds	r7, #40	; 0x28
 800a186:	46bd      	mov	sp, r7
 800a188:	bd80      	pop	{r7, pc}
 800a18a:	bf00      	nop
 800a18c:	40021000 	.word	0x40021000
 800a190:	20000048 	.word	0x20000048
 800a194:	10110000 	.word	0x10110000

0800a198 <BSP_PB_GetState>:
  * @param  Button Specifies the Button to be checked.
  *   This parameter should be: BUTTON_USER  
  * @retval The Button GPIO pin value.
  */
uint32_t BSP_PB_GetState(Button_TypeDef Button)
{
 800a198:	b580      	push	{r7, lr}
 800a19a:	b082      	sub	sp, #8
 800a19c:	af00      	add	r7, sp, #0
 800a19e:	4603      	mov	r3, r0
 800a1a0:	71fb      	strb	r3, [r7, #7]
  return HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]);
 800a1a2:	79fb      	ldrb	r3, [r7, #7]
 800a1a4:	4a06      	ldr	r2, [pc, #24]	; (800a1c0 <BSP_PB_GetState+0x28>)
 800a1a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a1aa:	2201      	movs	r2, #1
 800a1ac:	4611      	mov	r1, r2
 800a1ae:	4618      	mov	r0, r3
 800a1b0:	f7fa f93e 	bl	8004430 <HAL_GPIO_ReadPin>
 800a1b4:	4603      	mov	r3, r0
}
 800a1b6:	4618      	mov	r0, r3
 800a1b8:	3708      	adds	r7, #8
 800a1ba:	46bd      	mov	sp, r7
 800a1bc:	bd80      	pop	{r7, pc}
 800a1be:	bf00      	nop
 800a1c0:	20000048 	.word	0x20000048

0800a1c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800a1c4:	b580      	push	{r7, lr}
 800a1c6:	b082      	sub	sp, #8
 800a1c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a1ca:	4a1e      	ldr	r2, [pc, #120]	; (800a244 <HAL_MspInit+0x80>)
 800a1cc:	4b1d      	ldr	r3, [pc, #116]	; (800a244 <HAL_MspInit+0x80>)
 800a1ce:	699b      	ldr	r3, [r3, #24]
 800a1d0:	f043 0301 	orr.w	r3, r3, #1
 800a1d4:	6193      	str	r3, [r2, #24]
 800a1d6:	4b1b      	ldr	r3, [pc, #108]	; (800a244 <HAL_MspInit+0x80>)
 800a1d8:	699b      	ldr	r3, [r3, #24]
 800a1da:	f003 0301 	and.w	r3, r3, #1
 800a1de:	607b      	str	r3, [r7, #4]
 800a1e0:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800a1e2:	2007      	movs	r0, #7
 800a1e4:	f7f9 fe26 	bl	8003e34 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 800a1e8:	2200      	movs	r2, #0
 800a1ea:	2100      	movs	r1, #0
 800a1ec:	f06f 000b 	mvn.w	r0, #11
 800a1f0:	f7f9 fe2b 	bl	8003e4a <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 800a1f4:	2200      	movs	r2, #0
 800a1f6:	2100      	movs	r1, #0
 800a1f8:	f06f 000a 	mvn.w	r0, #10
 800a1fc:	f7f9 fe25 	bl	8003e4a <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800a200:	2200      	movs	r2, #0
 800a202:	2100      	movs	r1, #0
 800a204:	f06f 0009 	mvn.w	r0, #9
 800a208:	f7f9 fe1f 	bl	8003e4a <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 800a20c:	2200      	movs	r2, #0
 800a20e:	2100      	movs	r1, #0
 800a210:	f06f 0004 	mvn.w	r0, #4
 800a214:	f7f9 fe19 	bl	8003e4a <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 800a218:	2200      	movs	r2, #0
 800a21a:	2100      	movs	r1, #0
 800a21c:	f06f 0003 	mvn.w	r0, #3
 800a220:	f7f9 fe13 	bl	8003e4a <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 800a224:	2200      	movs	r2, #0
 800a226:	2100      	movs	r1, #0
 800a228:	f06f 0001 	mvn.w	r0, #1
 800a22c:	f7f9 fe0d 	bl	8003e4a <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800a230:	2200      	movs	r2, #0
 800a232:	2100      	movs	r1, #0
 800a234:	f04f 30ff 	mov.w	r0, #4294967295
 800a238:	f7f9 fe07 	bl	8003e4a <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800a23c:	bf00      	nop
 800a23e:	3708      	adds	r7, #8
 800a240:	46bd      	mov	sp, r7
 800a242:	bd80      	pop	{r7, pc}
 800a244:	40021000 	.word	0x40021000

0800a248 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 800a248:	b580      	push	{r7, lr}
 800a24a:	b088      	sub	sp, #32
 800a24c:	af00      	add	r7, sp, #0
 800a24e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hcan->Instance==CAN)
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	4a11      	ldr	r2, [pc, #68]	; (800a29c <HAL_CAN_MspInit+0x54>)
 800a256:	4293      	cmp	r3, r2
 800a258:	d11b      	bne.n	800a292 <HAL_CAN_MspInit+0x4a>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800a25a:	4a11      	ldr	r2, [pc, #68]	; (800a2a0 <HAL_CAN_MspInit+0x58>)
 800a25c:	4b10      	ldr	r3, [pc, #64]	; (800a2a0 <HAL_CAN_MspInit+0x58>)
 800a25e:	69db      	ldr	r3, [r3, #28]
 800a260:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800a264:	61d3      	str	r3, [r2, #28]
 800a266:	4b0e      	ldr	r3, [pc, #56]	; (800a2a0 <HAL_CAN_MspInit+0x58>)
 800a268:	69db      	ldr	r3, [r3, #28]
 800a26a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a26e:	60bb      	str	r3, [r7, #8]
 800a270:	68bb      	ldr	r3, [r7, #8]
  
    /**CAN GPIO Configuration    
    PD0     ------> CAN_RX
    PD1     ------> CAN_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800a272:	2303      	movs	r3, #3
 800a274:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a276:	2302      	movs	r3, #2
 800a278:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a27a:	2300      	movs	r3, #0
 800a27c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800a27e:	2303      	movs	r3, #3
 800a280:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_CAN;
 800a282:	2307      	movs	r3, #7
 800a284:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800a286:	f107 030c 	add.w	r3, r7, #12
 800a28a:	4619      	mov	r1, r3
 800a28c:	4805      	ldr	r0, [pc, #20]	; (800a2a4 <HAL_CAN_MspInit+0x5c>)
 800a28e:	f7f9 fe73 	bl	8003f78 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }

}
 800a292:	bf00      	nop
 800a294:	3720      	adds	r7, #32
 800a296:	46bd      	mov	sp, r7
 800a298:	bd80      	pop	{r7, pc}
 800a29a:	bf00      	nop
 800a29c:	40006400 	.word	0x40006400
 800a2a0:	40021000 	.word	0x40021000
 800a2a4:	48000c00 	.word	0x48000c00

0800a2a8 <HAL_I2C_MspInit>:
  }

}

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800a2a8:	b580      	push	{r7, lr}
 800a2aa:	b088      	sub	sp, #32
 800a2ac:	af00      	add	r7, sp, #0
 800a2ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C1)
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	4a11      	ldr	r2, [pc, #68]	; (800a2fc <HAL_I2C_MspInit+0x54>)
 800a2b6:	4293      	cmp	r3, r2
 800a2b8:	d11b      	bne.n	800a2f2 <HAL_I2C_MspInit+0x4a>
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 800a2ba:	23c0      	movs	r3, #192	; 0xc0
 800a2bc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800a2be:	2312      	movs	r3, #18
 800a2c0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800a2c2:	2301      	movs	r3, #1
 800a2c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800a2c6:	2303      	movs	r3, #3
 800a2c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800a2ca:	2304      	movs	r3, #4
 800a2cc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a2ce:	f107 030c 	add.w	r3, r7, #12
 800a2d2:	4619      	mov	r1, r3
 800a2d4:	480a      	ldr	r0, [pc, #40]	; (800a300 <HAL_I2C_MspInit+0x58>)
 800a2d6:	f7f9 fe4f 	bl	8003f78 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800a2da:	4a0a      	ldr	r2, [pc, #40]	; (800a304 <HAL_I2C_MspInit+0x5c>)
 800a2dc:	4b09      	ldr	r3, [pc, #36]	; (800a304 <HAL_I2C_MspInit+0x5c>)
 800a2de:	69db      	ldr	r3, [r3, #28]
 800a2e0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a2e4:	61d3      	str	r3, [r2, #28]
 800a2e6:	4b07      	ldr	r3, [pc, #28]	; (800a304 <HAL_I2C_MspInit+0x5c>)
 800a2e8:	69db      	ldr	r3, [r3, #28]
 800a2ea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a2ee:	60bb      	str	r3, [r7, #8]
 800a2f0:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800a2f2:	bf00      	nop
 800a2f4:	3720      	adds	r7, #32
 800a2f6:	46bd      	mov	sp, r7
 800a2f8:	bd80      	pop	{r7, pc}
 800a2fa:	bf00      	nop
 800a2fc:	40005400 	.word	0x40005400
 800a300:	48000400 	.word	0x48000400
 800a304:	40021000 	.word	0x40021000

0800a308 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 800a308:	b580      	push	{r7, lr}
 800a30a:	b082      	sub	sp, #8
 800a30c:	af00      	add	r7, sp, #0
 800a30e:	6078      	str	r0, [r7, #4]

  if(hi2c->Instance==I2C1)
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	4a08      	ldr	r2, [pc, #32]	; (800a338 <HAL_I2C_MspDeInit+0x30>)
 800a316:	4293      	cmp	r3, r2
 800a318:	d109      	bne.n	800a32e <HAL_I2C_MspDeInit+0x26>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 800a31a:	4a08      	ldr	r2, [pc, #32]	; (800a33c <HAL_I2C_MspDeInit+0x34>)
 800a31c:	4b07      	ldr	r3, [pc, #28]	; (800a33c <HAL_I2C_MspDeInit+0x34>)
 800a31e:	69db      	ldr	r3, [r3, #28]
 800a320:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a324:	61d3      	str	r3, [r2, #28]
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    HAL_GPIO_DeInit(GPIOB, I2C1_SCL_Pin|I2C1_SDA_Pin);
 800a326:	21c0      	movs	r1, #192	; 0xc0
 800a328:	4805      	ldr	r0, [pc, #20]	; (800a340 <HAL_I2C_MspDeInit+0x38>)
 800a32a:	f7f9 ffa3 	bl	8004274 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 800a32e:	bf00      	nop
 800a330:	3708      	adds	r7, #8
 800a332:	46bd      	mov	sp, r7
 800a334:	bd80      	pop	{r7, pc}
 800a336:	bf00      	nop
 800a338:	40005400 	.word	0x40005400
 800a33c:	40021000 	.word	0x40021000
 800a340:	48000400 	.word	0x48000400

0800a344 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800a344:	b580      	push	{r7, lr}
 800a346:	b088      	sub	sp, #32
 800a348:	af00      	add	r7, sp, #0
 800a34a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hspi->Instance==SPI1)
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	4a11      	ldr	r2, [pc, #68]	; (800a398 <HAL_SPI_MspInit+0x54>)
 800a352:	4293      	cmp	r3, r2
 800a354:	d11c      	bne.n	800a390 <HAL_SPI_MspInit+0x4c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800a356:	4a11      	ldr	r2, [pc, #68]	; (800a39c <HAL_SPI_MspInit+0x58>)
 800a358:	4b10      	ldr	r3, [pc, #64]	; (800a39c <HAL_SPI_MspInit+0x58>)
 800a35a:	699b      	ldr	r3, [r3, #24]
 800a35c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a360:	6193      	str	r3, [r2, #24]
 800a362:	4b0e      	ldr	r3, [pc, #56]	; (800a39c <HAL_SPI_MspInit+0x58>)
 800a364:	699b      	ldr	r3, [r3, #24]
 800a366:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a36a:	60bb      	str	r3, [r7, #8]
 800a36c:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin;
 800a36e:	23e0      	movs	r3, #224	; 0xe0
 800a370:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a372:	2302      	movs	r3, #2
 800a374:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a376:	2300      	movs	r3, #0
 800a378:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800a37a:	2303      	movs	r3, #3
 800a37c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800a37e:	2305      	movs	r3, #5
 800a380:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a382:	f107 030c 	add.w	r3, r7, #12
 800a386:	4619      	mov	r1, r3
 800a388:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a38c:	f7f9 fdf4 	bl	8003f78 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800a390:	bf00      	nop
 800a392:	3720      	adds	r7, #32
 800a394:	46bd      	mov	sp, r7
 800a396:	bd80      	pop	{r7, pc}
 800a398:	40013000 	.word	0x40013000
 800a39c:	40021000 	.word	0x40021000

0800a3a0 <HAL_SPI_MspDeInit>:

void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 800a3a0:	b580      	push	{r7, lr}
 800a3a2:	b082      	sub	sp, #8
 800a3a4:	af00      	add	r7, sp, #0
 800a3a6:	6078      	str	r0, [r7, #4]

  if(hspi->Instance==SPI1)
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	4a08      	ldr	r2, [pc, #32]	; (800a3d0 <HAL_SPI_MspDeInit+0x30>)
 800a3ae:	4293      	cmp	r3, r2
 800a3b0:	d10a      	bne.n	800a3c8 <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 800a3b2:	4a08      	ldr	r2, [pc, #32]	; (800a3d4 <HAL_SPI_MspDeInit+0x34>)
 800a3b4:	4b07      	ldr	r3, [pc, #28]	; (800a3d4 <HAL_SPI_MspDeInit+0x34>)
 800a3b6:	699b      	ldr	r3, [r3, #24]
 800a3b8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a3bc:	6193      	str	r3, [r2, #24]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    HAL_GPIO_DeInit(GPIOA, SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin);
 800a3be:	21e0      	movs	r1, #224	; 0xe0
 800a3c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a3c4:	f7f9 ff56 	bl	8004274 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI1_MspDeInit 1 */

  /* USER CODE END SPI1_MspDeInit 1 */
  }

}
 800a3c8:	bf00      	nop
 800a3ca:	3708      	adds	r7, #8
 800a3cc:	46bd      	mov	sp, r7
 800a3ce:	bd80      	pop	{r7, pc}
 800a3d0:	40013000 	.word	0x40013000
 800a3d4:	40021000 	.word	0x40021000

0800a3d8 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 800a3d8:	b580      	push	{r7, lr}
 800a3da:	b08a      	sub	sp, #40	; 0x28
 800a3dc:	af00      	add	r7, sp, #0
 800a3de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim_ic->Instance==TIM1)
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	4a41      	ldr	r2, [pc, #260]	; (800a4ec <HAL_TIM_IC_MspInit+0x114>)
 800a3e6:	4293      	cmp	r3, r2
 800a3e8:	d126      	bne.n	800a438 <HAL_TIM_IC_MspInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800a3ea:	4a41      	ldr	r2, [pc, #260]	; (800a4f0 <HAL_TIM_IC_MspInit+0x118>)
 800a3ec:	4b40      	ldr	r3, [pc, #256]	; (800a4f0 <HAL_TIM_IC_MspInit+0x118>)
 800a3ee:	699b      	ldr	r3, [r3, #24]
 800a3f0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800a3f4:	6193      	str	r3, [r2, #24]
 800a3f6:	4b3e      	ldr	r3, [pc, #248]	; (800a4f0 <HAL_TIM_IC_MspInit+0x118>)
 800a3f8:	699b      	ldr	r3, [r3, #24]
 800a3fa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a3fe:	613b      	str	r3, [r7, #16]
 800a400:	693b      	ldr	r3, [r7, #16]
  
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1 
    */
    GPIO_InitStruct.Pin = US_G_Echo_Pin;
 800a402:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a406:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a408:	2302      	movs	r3, #2
 800a40a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a40c:	2300      	movs	r3, #0
 800a40e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a410:	2300      	movs	r3, #0
 800a412:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800a414:	2306      	movs	r3, #6
 800a416:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(US_G_Echo_GPIO_Port, &GPIO_InitStruct);
 800a418:	f107 0314 	add.w	r3, r7, #20
 800a41c:	4619      	mov	r1, r3
 800a41e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a422:	f7f9 fda9 	bl	8003f78 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 800a426:	2200      	movs	r2, #0
 800a428:	2100      	movs	r1, #0
 800a42a:	201b      	movs	r0, #27
 800a42c:	f7f9 fd0d 	bl	8003e4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 800a430:	201b      	movs	r0, #27
 800a432:	f7f9 fd26 	bl	8003e82 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800a436:	e054      	b.n	800a4e2 <HAL_TIM_IC_MspInit+0x10a>
  else if(htim_ic->Instance==TIM2)
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a440:	d126      	bne.n	800a490 <HAL_TIM_IC_MspInit+0xb8>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800a442:	4a2b      	ldr	r2, [pc, #172]	; (800a4f0 <HAL_TIM_IC_MspInit+0x118>)
 800a444:	4b2a      	ldr	r3, [pc, #168]	; (800a4f0 <HAL_TIM_IC_MspInit+0x118>)
 800a446:	69db      	ldr	r3, [r3, #28]
 800a448:	f043 0301 	orr.w	r3, r3, #1
 800a44c:	61d3      	str	r3, [r2, #28]
 800a44e:	4b28      	ldr	r3, [pc, #160]	; (800a4f0 <HAL_TIM_IC_MspInit+0x118>)
 800a450:	69db      	ldr	r3, [r3, #28]
 800a452:	f003 0301 	and.w	r3, r3, #1
 800a456:	60fb      	str	r3, [r7, #12]
 800a458:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = US_C_Echo_Pin;
 800a45a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a45e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a460:	2302      	movs	r3, #2
 800a462:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a464:	2300      	movs	r3, #0
 800a466:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a468:	2300      	movs	r3, #0
 800a46a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800a46c:	2301      	movs	r3, #1
 800a46e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(US_C_Echo_GPIO_Port, &GPIO_InitStruct);
 800a470:	f107 0314 	add.w	r3, r7, #20
 800a474:	4619      	mov	r1, r3
 800a476:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a47a:	f7f9 fd7d 	bl	8003f78 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800a47e:	2200      	movs	r2, #0
 800a480:	2100      	movs	r1, #0
 800a482:	201c      	movs	r0, #28
 800a484:	f7f9 fce1 	bl	8003e4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800a488:	201c      	movs	r0, #28
 800a48a:	f7f9 fcfa 	bl	8003e82 <HAL_NVIC_EnableIRQ>
}
 800a48e:	e028      	b.n	800a4e2 <HAL_TIM_IC_MspInit+0x10a>
  else if(htim_ic->Instance==TIM3)
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	4a17      	ldr	r2, [pc, #92]	; (800a4f4 <HAL_TIM_IC_MspInit+0x11c>)
 800a496:	4293      	cmp	r3, r2
 800a498:	d123      	bne.n	800a4e2 <HAL_TIM_IC_MspInit+0x10a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800a49a:	4a15      	ldr	r2, [pc, #84]	; (800a4f0 <HAL_TIM_IC_MspInit+0x118>)
 800a49c:	4b14      	ldr	r3, [pc, #80]	; (800a4f0 <HAL_TIM_IC_MspInit+0x118>)
 800a49e:	69db      	ldr	r3, [r3, #28]
 800a4a0:	f043 0302 	orr.w	r3, r3, #2
 800a4a4:	61d3      	str	r3, [r2, #28]
 800a4a6:	4b12      	ldr	r3, [pc, #72]	; (800a4f0 <HAL_TIM_IC_MspInit+0x118>)
 800a4a8:	69db      	ldr	r3, [r3, #28]
 800a4aa:	f003 0302 	and.w	r3, r3, #2
 800a4ae:	60bb      	str	r3, [r7, #8]
 800a4b0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = US_D_Echo_Pin;
 800a4b2:	2340      	movs	r3, #64	; 0x40
 800a4b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a4b6:	2302      	movs	r3, #2
 800a4b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a4ba:	2300      	movs	r3, #0
 800a4bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a4be:	2300      	movs	r3, #0
 800a4c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800a4c2:	2302      	movs	r3, #2
 800a4c4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(US_D_Echo_GPIO_Port, &GPIO_InitStruct);
 800a4c6:	f107 0314 	add.w	r3, r7, #20
 800a4ca:	4619      	mov	r1, r3
 800a4cc:	480a      	ldr	r0, [pc, #40]	; (800a4f8 <HAL_TIM_IC_MspInit+0x120>)
 800a4ce:	f7f9 fd53 	bl	8003f78 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800a4d2:	2200      	movs	r2, #0
 800a4d4:	2100      	movs	r1, #0
 800a4d6:	201d      	movs	r0, #29
 800a4d8:	f7f9 fcb7 	bl	8003e4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800a4dc:	201d      	movs	r0, #29
 800a4de:	f7f9 fcd0 	bl	8003e82 <HAL_NVIC_EnableIRQ>
}
 800a4e2:	bf00      	nop
 800a4e4:	3728      	adds	r7, #40	; 0x28
 800a4e6:	46bd      	mov	sp, r7
 800a4e8:	bd80      	pop	{r7, pc}
 800a4ea:	bf00      	nop
 800a4ec:	40012c00 	.word	0x40012c00
 800a4f0:	40021000 	.word	0x40021000
 800a4f4:	40000400 	.word	0x40000400
 800a4f8:	48000800 	.word	0x48000800

0800a4fc <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800a4fc:	b580      	push	{r7, lr}
 800a4fe:	b088      	sub	sp, #32
 800a500:	af00      	add	r7, sp, #0
 800a502:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	4a15      	ldr	r2, [pc, #84]	; (800a560 <HAL_UART_MspInit+0x64>)
 800a50a:	4293      	cmp	r3, r2
 800a50c:	d124      	bne.n	800a558 <HAL_UART_MspInit+0x5c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800a50e:	4a15      	ldr	r2, [pc, #84]	; (800a564 <HAL_UART_MspInit+0x68>)
 800a510:	4b14      	ldr	r3, [pc, #80]	; (800a564 <HAL_UART_MspInit+0x68>)
 800a512:	69db      	ldr	r3, [r3, #28]
 800a514:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a518:	61d3      	str	r3, [r2, #28]
 800a51a:	4b12      	ldr	r3, [pc, #72]	; (800a564 <HAL_UART_MspInit+0x68>)
 800a51c:	69db      	ldr	r3, [r3, #28]
 800a51e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a522:	60bb      	str	r3, [r7, #8]
 800a524:	68bb      	ldr	r3, [r7, #8]
  
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800a526:	230c      	movs	r3, #12
 800a528:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a52a:	2302      	movs	r3, #2
 800a52c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a52e:	2300      	movs	r3, #0
 800a530:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800a532:	2303      	movs	r3, #3
 800a534:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800a536:	2307      	movs	r3, #7
 800a538:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a53a:	f107 030c 	add.w	r3, r7, #12
 800a53e:	4619      	mov	r1, r3
 800a540:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a544:	f7f9 fd18 	bl	8003f78 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800a548:	2200      	movs	r2, #0
 800a54a:	2100      	movs	r1, #0
 800a54c:	2026      	movs	r0, #38	; 0x26
 800a54e:	f7f9 fc7c 	bl	8003e4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800a552:	2026      	movs	r0, #38	; 0x26
 800a554:	f7f9 fc95 	bl	8003e82 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800a558:	bf00      	nop
 800a55a:	3720      	adds	r7, #32
 800a55c:	46bd      	mov	sp, r7
 800a55e:	bd80      	pop	{r7, pc}
 800a560:	40004400 	.word	0x40004400
 800a564:	40021000 	.word	0x40021000

0800a568 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 800a568:	b580      	push	{r7, lr}
 800a56a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800a56c:	f7f8 ffae 	bl	80034cc <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 800a570:	f7f9 fcbe 	bl	8003ef0 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800a574:	bf00      	nop
 800a576:	bd80      	pop	{r7, pc}

0800a578 <TIM1_CC_IRQHandler>:

/**
* @brief This function handles TIM1 capture compare interrupt.
*/
void TIM1_CC_IRQHandler(void)
{
 800a578:	b580      	push	{r7, lr}
 800a57a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800a57c:	4802      	ldr	r0, [pc, #8]	; (800a588 <TIM1_CC_IRQHandler+0x10>)
 800a57e:	f7fc feff 	bl	8007380 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 800a582:	bf00      	nop
 800a584:	bd80      	pop	{r7, pc}
 800a586:	bf00      	nop
 800a588:	20000248 	.word	0x20000248

0800a58c <TIM2_IRQHandler>:

/**
* @brief This function handles TIM2 global interrupt.
*/
void TIM2_IRQHandler(void)
{
 800a58c:	b580      	push	{r7, lr}
 800a58e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800a590:	4802      	ldr	r0, [pc, #8]	; (800a59c <TIM2_IRQHandler+0x10>)
 800a592:	f7fc fef5 	bl	8007380 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800a596:	bf00      	nop
 800a598:	bd80      	pop	{r7, pc}
 800a59a:	bf00      	nop
 800a59c:	200002f8 	.word	0x200002f8

0800a5a0 <TIM3_IRQHandler>:

/**
* @brief This function handles TIM3 global interrupt.
*/
void TIM3_IRQHandler(void)
{
 800a5a0:	b580      	push	{r7, lr}
 800a5a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800a5a4:	4802      	ldr	r0, [pc, #8]	; (800a5b0 <TIM3_IRQHandler+0x10>)
 800a5a6:	f7fc feeb 	bl	8007380 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800a5aa:	bf00      	nop
 800a5ac:	bd80      	pop	{r7, pc}
 800a5ae:	bf00      	nop
 800a5b0:	20000208 	.word	0x20000208

0800a5b4 <USART2_IRQHandler>:

/**
* @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
*/
void USART2_IRQHandler(void)
{
 800a5b4:	b580      	push	{r7, lr}
 800a5b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800a5b8:	4802      	ldr	r0, [pc, #8]	; (800a5c4 <USART2_IRQHandler+0x10>)
 800a5ba:	f7fd fc4b 	bl	8007e54 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800a5be:	bf00      	nop
 800a5c0:	bd80      	pop	{r7, pc}
 800a5c2:	bf00      	nop
 800a5c4:	20000338 	.word	0x20000338

0800a5c8 <EXTI0_IRQHandler>:

/* USER CODE BEGIN 1 */
void EXTI0_IRQHandler(void)
{
 800a5c8:	b580      	push	{r7, lr}
 800a5ca:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(USER_BUTTON_PIN);
 800a5cc:	2001      	movs	r0, #1
 800a5ce:	f7f9 ff71 	bl	80044b4 <HAL_GPIO_EXTI_IRQHandler>
}
 800a5d2:	bf00      	nop
 800a5d4:	bd80      	pop	{r7, pc}
	...

0800a5d8 <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800a5d8:	b480      	push	{r7}
 800a5da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800a5dc:	4a1f      	ldr	r2, [pc, #124]	; (800a65c <SystemInit+0x84>)
 800a5de:	4b1f      	ldr	r3, [pc, #124]	; (800a65c <SystemInit+0x84>)
 800a5e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a5e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a5e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 800a5ec:	4a1c      	ldr	r2, [pc, #112]	; (800a660 <SystemInit+0x88>)
 800a5ee:	4b1c      	ldr	r3, [pc, #112]	; (800a660 <SystemInit+0x88>)
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	f043 0301 	orr.w	r3, r3, #1
 800a5f6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 800a5f8:	4919      	ldr	r1, [pc, #100]	; (800a660 <SystemInit+0x88>)
 800a5fa:	4b19      	ldr	r3, [pc, #100]	; (800a660 <SystemInit+0x88>)
 800a5fc:	685a      	ldr	r2, [r3, #4]
 800a5fe:	4b19      	ldr	r3, [pc, #100]	; (800a664 <SystemInit+0x8c>)
 800a600:	4013      	ands	r3, r2
 800a602:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800a604:	4a16      	ldr	r2, [pc, #88]	; (800a660 <SystemInit+0x88>)
 800a606:	4b16      	ldr	r3, [pc, #88]	; (800a660 <SystemInit+0x88>)
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800a60e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a612:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800a614:	4a12      	ldr	r2, [pc, #72]	; (800a660 <SystemInit+0x88>)
 800a616:	4b12      	ldr	r3, [pc, #72]	; (800a660 <SystemInit+0x88>)
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a61e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800a620:	4a0f      	ldr	r2, [pc, #60]	; (800a660 <SystemInit+0x88>)
 800a622:	4b0f      	ldr	r3, [pc, #60]	; (800a660 <SystemInit+0x88>)
 800a624:	685b      	ldr	r3, [r3, #4]
 800a626:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800a62a:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 800a62c:	4a0c      	ldr	r2, [pc, #48]	; (800a660 <SystemInit+0x88>)
 800a62e:	4b0c      	ldr	r3, [pc, #48]	; (800a660 <SystemInit+0x88>)
 800a630:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a632:	f023 030f 	bic.w	r3, r3, #15
 800a636:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 800a638:	4909      	ldr	r1, [pc, #36]	; (800a660 <SystemInit+0x88>)
 800a63a:	4b09      	ldr	r3, [pc, #36]	; (800a660 <SystemInit+0x88>)
 800a63c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a63e:	4b0a      	ldr	r3, [pc, #40]	; (800a668 <SystemInit+0x90>)
 800a640:	4013      	ands	r3, r2
 800a642:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 800a644:	4b06      	ldr	r3, [pc, #24]	; (800a660 <SystemInit+0x88>)
 800a646:	2200      	movs	r2, #0
 800a648:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800a64a:	4b04      	ldr	r3, [pc, #16]	; (800a65c <SystemInit+0x84>)
 800a64c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800a650:	609a      	str	r2, [r3, #8]
#endif
}
 800a652:	bf00      	nop
 800a654:	46bd      	mov	sp, r7
 800a656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a65a:	4770      	bx	lr
 800a65c:	e000ed00 	.word	0xe000ed00
 800a660:	40021000 	.word	0x40021000
 800a664:	f87fc00c 	.word	0xf87fc00c
 800a668:	ff00fccc 	.word	0xff00fccc

0800a66c <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 800a66c:	b480      	push	{r7}
 800a66e:	b087      	sub	sp, #28
 800a670:	af00      	add	r7, sp, #0
 800a672:	60f8      	str	r0, [r7, #12]
 800a674:	60b9      	str	r1, [r7, #8]
 800a676:	607a      	str	r2, [r7, #4]
	int div = 1;
 800a678:	2301      	movs	r3, #1
 800a67a:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 800a67c:	e004      	b.n	800a688 <ts_itoa+0x1c>
		div *= base;
 800a67e:	697b      	ldr	r3, [r7, #20]
 800a680:	687a      	ldr	r2, [r7, #4]
 800a682:	fb02 f303 	mul.w	r3, r2, r3
 800a686:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 800a688:	697b      	ldr	r3, [r7, #20]
 800a68a:	68ba      	ldr	r2, [r7, #8]
 800a68c:	fbb2 f2f3 	udiv	r2, r2, r3
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	429a      	cmp	r2, r3
 800a694:	d2f3      	bcs.n	800a67e <ts_itoa+0x12>

	while (div != 0)
 800a696:	e029      	b.n	800a6ec <ts_itoa+0x80>
	{
		int num = d/div;
 800a698:	697b      	ldr	r3, [r7, #20]
 800a69a:	68ba      	ldr	r2, [r7, #8]
 800a69c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a6a0:	613b      	str	r3, [r7, #16]
		d = d%div;
 800a6a2:	697a      	ldr	r2, [r7, #20]
 800a6a4:	68bb      	ldr	r3, [r7, #8]
 800a6a6:	fbb3 f1f2 	udiv	r1, r3, r2
 800a6aa:	fb02 f201 	mul.w	r2, r2, r1
 800a6ae:	1a9b      	subs	r3, r3, r2
 800a6b0:	60bb      	str	r3, [r7, #8]
		div /= base;
 800a6b2:	697a      	ldr	r2, [r7, #20]
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	fb92 f3f3 	sdiv	r3, r2, r3
 800a6ba:	617b      	str	r3, [r7, #20]
		if (num > 9)
 800a6bc:	693b      	ldr	r3, [r7, #16]
 800a6be:	2b09      	cmp	r3, #9
 800a6c0:	dd0a      	ble.n	800a6d8 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	1c59      	adds	r1, r3, #1
 800a6c8:	68fa      	ldr	r2, [r7, #12]
 800a6ca:	6011      	str	r1, [r2, #0]
 800a6cc:	693a      	ldr	r2, [r7, #16]
 800a6ce:	b2d2      	uxtb	r2, r2
 800a6d0:	3237      	adds	r2, #55	; 0x37
 800a6d2:	b2d2      	uxtb	r2, r2
 800a6d4:	701a      	strb	r2, [r3, #0]
 800a6d6:	e009      	b.n	800a6ec <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 800a6d8:	68fb      	ldr	r3, [r7, #12]
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	1c59      	adds	r1, r3, #1
 800a6de:	68fa      	ldr	r2, [r7, #12]
 800a6e0:	6011      	str	r1, [r2, #0]
 800a6e2:	693a      	ldr	r2, [r7, #16]
 800a6e4:	b2d2      	uxtb	r2, r2
 800a6e6:	3230      	adds	r2, #48	; 0x30
 800a6e8:	b2d2      	uxtb	r2, r2
 800a6ea:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 800a6ec:	697b      	ldr	r3, [r7, #20]
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d1d2      	bne.n	800a698 <ts_itoa+0x2c>
	}
}
 800a6f2:	bf00      	nop
 800a6f4:	371c      	adds	r7, #28
 800a6f6:	46bd      	mov	sp, r7
 800a6f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6fc:	4770      	bx	lr

0800a6fe <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 800a6fe:	b580      	push	{r7, lr}
 800a700:	b088      	sub	sp, #32
 800a702:	af00      	add	r7, sp, #0
 800a704:	60f8      	str	r0, [r7, #12]
 800a706:	60b9      	str	r1, [r7, #8]
 800a708:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	617b      	str	r3, [r7, #20]
	while(*fmt)
 800a70e:	e07d      	b.n	800a80c <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 800a710:	68bb      	ldr	r3, [r7, #8]
 800a712:	781b      	ldrb	r3, [r3, #0]
 800a714:	2b25      	cmp	r3, #37	; 0x25
 800a716:	d171      	bne.n	800a7fc <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 800a718:	68bb      	ldr	r3, [r7, #8]
 800a71a:	3301      	adds	r3, #1
 800a71c:	60bb      	str	r3, [r7, #8]
 800a71e:	68bb      	ldr	r3, [r7, #8]
 800a720:	781b      	ldrb	r3, [r3, #0]
 800a722:	2b64      	cmp	r3, #100	; 0x64
 800a724:	d01e      	beq.n	800a764 <ts_formatstring+0x66>
 800a726:	2b64      	cmp	r3, #100	; 0x64
 800a728:	dc06      	bgt.n	800a738 <ts_formatstring+0x3a>
 800a72a:	2b58      	cmp	r3, #88	; 0x58
 800a72c:	d050      	beq.n	800a7d0 <ts_formatstring+0xd2>
 800a72e:	2b63      	cmp	r3, #99	; 0x63
 800a730:	d00e      	beq.n	800a750 <ts_formatstring+0x52>
 800a732:	2b25      	cmp	r3, #37	; 0x25
 800a734:	d058      	beq.n	800a7e8 <ts_formatstring+0xea>
 800a736:	e05d      	b.n	800a7f4 <ts_formatstring+0xf6>
 800a738:	2b73      	cmp	r3, #115	; 0x73
 800a73a:	d02b      	beq.n	800a794 <ts_formatstring+0x96>
 800a73c:	2b73      	cmp	r3, #115	; 0x73
 800a73e:	dc02      	bgt.n	800a746 <ts_formatstring+0x48>
 800a740:	2b69      	cmp	r3, #105	; 0x69
 800a742:	d00f      	beq.n	800a764 <ts_formatstring+0x66>
 800a744:	e056      	b.n	800a7f4 <ts_formatstring+0xf6>
 800a746:	2b75      	cmp	r3, #117	; 0x75
 800a748:	d037      	beq.n	800a7ba <ts_formatstring+0xbc>
 800a74a:	2b78      	cmp	r3, #120	; 0x78
 800a74c:	d040      	beq.n	800a7d0 <ts_formatstring+0xd2>
 800a74e:	e051      	b.n	800a7f4 <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	1c5a      	adds	r2, r3, #1
 800a754:	60fa      	str	r2, [r7, #12]
 800a756:	687a      	ldr	r2, [r7, #4]
 800a758:	1d11      	adds	r1, r2, #4
 800a75a:	6079      	str	r1, [r7, #4]
 800a75c:	6812      	ldr	r2, [r2, #0]
 800a75e:	b2d2      	uxtb	r2, r2
 800a760:	701a      	strb	r2, [r3, #0]
				break;
 800a762:	e047      	b.n	800a7f4 <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	1d1a      	adds	r2, r3, #4
 800a768:	607a      	str	r2, [r7, #4]
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 800a76e:	69fb      	ldr	r3, [r7, #28]
 800a770:	2b00      	cmp	r3, #0
 800a772:	da07      	bge.n	800a784 <ts_formatstring+0x86>
					{
						val *= -1;
 800a774:	69fb      	ldr	r3, [r7, #28]
 800a776:	425b      	negs	r3, r3
 800a778:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	1c5a      	adds	r2, r3, #1
 800a77e:	60fa      	str	r2, [r7, #12]
 800a780:	222d      	movs	r2, #45	; 0x2d
 800a782:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 800a784:	69f9      	ldr	r1, [r7, #28]
 800a786:	f107 030c 	add.w	r3, r7, #12
 800a78a:	220a      	movs	r2, #10
 800a78c:	4618      	mov	r0, r3
 800a78e:	f7ff ff6d 	bl	800a66c <ts_itoa>
				}
				break;
 800a792:	e02f      	b.n	800a7f4 <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	1d1a      	adds	r2, r3, #4
 800a798:	607a      	str	r2, [r7, #4]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	61bb      	str	r3, [r7, #24]
					while (*arg)
 800a79e:	e007      	b.n	800a7b0 <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	1c5a      	adds	r2, r3, #1
 800a7a4:	60fa      	str	r2, [r7, #12]
 800a7a6:	69ba      	ldr	r2, [r7, #24]
 800a7a8:	1c51      	adds	r1, r2, #1
 800a7aa:	61b9      	str	r1, [r7, #24]
 800a7ac:	7812      	ldrb	r2, [r2, #0]
 800a7ae:	701a      	strb	r2, [r3, #0]
					while (*arg)
 800a7b0:	69bb      	ldr	r3, [r7, #24]
 800a7b2:	781b      	ldrb	r3, [r3, #0]
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	d1f3      	bne.n	800a7a0 <ts_formatstring+0xa2>
					}
				}
				break;
 800a7b8:	e01c      	b.n	800a7f4 <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	1d1a      	adds	r2, r3, #4
 800a7be:	607a      	str	r2, [r7, #4]
 800a7c0:	6819      	ldr	r1, [r3, #0]
 800a7c2:	f107 030c 	add.w	r3, r7, #12
 800a7c6:	220a      	movs	r2, #10
 800a7c8:	4618      	mov	r0, r3
 800a7ca:	f7ff ff4f 	bl	800a66c <ts_itoa>
				break;
 800a7ce:	e011      	b.n	800a7f4 <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	1d1a      	adds	r2, r3, #4
 800a7d4:	607a      	str	r2, [r7, #4]
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	4619      	mov	r1, r3
 800a7da:	f107 030c 	add.w	r3, r7, #12
 800a7de:	2210      	movs	r2, #16
 800a7e0:	4618      	mov	r0, r3
 800a7e2:	f7ff ff43 	bl	800a66c <ts_itoa>
				break;
 800a7e6:	e005      	b.n	800a7f4 <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	1c5a      	adds	r2, r3, #1
 800a7ec:	60fa      	str	r2, [r7, #12]
 800a7ee:	2225      	movs	r2, #37	; 0x25
 800a7f0:	701a      	strb	r2, [r3, #0]
				  break;
 800a7f2:	bf00      	nop
			}
			fmt++;
 800a7f4:	68bb      	ldr	r3, [r7, #8]
 800a7f6:	3301      	adds	r3, #1
 800a7f8:	60bb      	str	r3, [r7, #8]
 800a7fa:	e007      	b.n	800a80c <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	1c5a      	adds	r2, r3, #1
 800a800:	60fa      	str	r2, [r7, #12]
 800a802:	68ba      	ldr	r2, [r7, #8]
 800a804:	1c51      	adds	r1, r2, #1
 800a806:	60b9      	str	r1, [r7, #8]
 800a808:	7812      	ldrb	r2, [r2, #0]
 800a80a:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 800a80c:	68bb      	ldr	r3, [r7, #8]
 800a80e:	781b      	ldrb	r3, [r3, #0]
 800a810:	2b00      	cmp	r3, #0
 800a812:	f47f af7d 	bne.w	800a710 <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	2200      	movs	r2, #0
 800a81a:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	461a      	mov	r2, r3
 800a820:	697b      	ldr	r3, [r7, #20]
 800a822:	1ad3      	subs	r3, r2, r3
}
 800a824:	4618      	mov	r0, r3
 800a826:	3720      	adds	r7, #32
 800a828:	46bd      	mov	sp, r7
 800a82a:	bd80      	pop	{r7, pc}

0800a82c <ts_formatlength>:
**            format string and va_list va
**  Returns:  Maximum length
**---------------------------------------------------------------------------
*/
int ts_formatlength(const char *fmt, va_list va)
{
 800a82c:	b480      	push	{r7}
 800a82e:	b085      	sub	sp, #20
 800a830:	af00      	add	r7, sp, #0
 800a832:	6078      	str	r0, [r7, #4]
 800a834:	6039      	str	r1, [r7, #0]
	int length = 0;
 800a836:	2300      	movs	r3, #0
 800a838:	60fb      	str	r3, [r7, #12]
	while (*fmt)
 800a83a:	e081      	b.n	800a940 <ts_formatlength+0x114>
	{
		if (*fmt == '%')
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	781b      	ldrb	r3, [r3, #0]
 800a840:	2b25      	cmp	r3, #37	; 0x25
 800a842:	d177      	bne.n	800a934 <ts_formatlength+0x108>
		{
			++fmt;
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	3301      	adds	r3, #1
 800a848:	607b      	str	r3, [r7, #4]
			switch (*fmt)
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	781b      	ldrb	r3, [r3, #0]
 800a84e:	3b58      	subs	r3, #88	; 0x58
 800a850:	2b20      	cmp	r3, #32
 800a852:	d86a      	bhi.n	800a92a <ts_formatlength+0xfe>
 800a854:	a201      	add	r2, pc, #4	; (adr r2, 800a85c <ts_formatlength+0x30>)
 800a856:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a85a:	bf00      	nop
 800a85c:	0800a91d 	.word	0x0800a91d
 800a860:	0800a92b 	.word	0x0800a92b
 800a864:	0800a92b 	.word	0x0800a92b
 800a868:	0800a92b 	.word	0x0800a92b
 800a86c:	0800a92b 	.word	0x0800a92b
 800a870:	0800a92b 	.word	0x0800a92b
 800a874:	0800a92b 	.word	0x0800a92b
 800a878:	0800a92b 	.word	0x0800a92b
 800a87c:	0800a92b 	.word	0x0800a92b
 800a880:	0800a92b 	.word	0x0800a92b
 800a884:	0800a92b 	.word	0x0800a92b
 800a888:	0800a8e1 	.word	0x0800a8e1
 800a88c:	0800a8ef 	.word	0x0800a8ef
 800a890:	0800a92b 	.word	0x0800a92b
 800a894:	0800a92b 	.word	0x0800a92b
 800a898:	0800a92b 	.word	0x0800a92b
 800a89c:	0800a92b 	.word	0x0800a92b
 800a8a0:	0800a8ef 	.word	0x0800a8ef
 800a8a4:	0800a92b 	.word	0x0800a92b
 800a8a8:	0800a92b 	.word	0x0800a92b
 800a8ac:	0800a92b 	.word	0x0800a92b
 800a8b0:	0800a92b 	.word	0x0800a92b
 800a8b4:	0800a92b 	.word	0x0800a92b
 800a8b8:	0800a92b 	.word	0x0800a92b
 800a8bc:	0800a92b 	.word	0x0800a92b
 800a8c0:	0800a92b 	.word	0x0800a92b
 800a8c4:	0800a92b 	.word	0x0800a92b
 800a8c8:	0800a8fd 	.word	0x0800a8fd
 800a8cc:	0800a92b 	.word	0x0800a92b
 800a8d0:	0800a8ef 	.word	0x0800a8ef
 800a8d4:	0800a92b 	.word	0x0800a92b
 800a8d8:	0800a92b 	.word	0x0800a92b
 800a8dc:	0800a91d 	.word	0x0800a91d
			{
			  case 'c':
		  		  va_arg(va, int);
 800a8e0:	683b      	ldr	r3, [r7, #0]
 800a8e2:	3304      	adds	r3, #4
 800a8e4:	603b      	str	r3, [r7, #0]
				  ++length;
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	3301      	adds	r3, #1
 800a8ea:	60fb      	str	r3, [r7, #12]
				  break;
 800a8ec:	e025      	b.n	800a93a <ts_formatlength+0x10e>
			  case 'd':
			  case 'i':
			  case 'u':
				  /* 32 bits integer is max 11 characters with minus sign */
				  length += 11;
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	330b      	adds	r3, #11
 800a8f2:	60fb      	str	r3, [r7, #12]
				  va_arg(va, int);
 800a8f4:	683b      	ldr	r3, [r7, #0]
 800a8f6:	3304      	adds	r3, #4
 800a8f8:	603b      	str	r3, [r7, #0]
				  break;
 800a8fa:	e01e      	b.n	800a93a <ts_formatlength+0x10e>
			  case 's':
			  	  {
			  		  char * str = va_arg(va, char *);
 800a8fc:	683b      	ldr	r3, [r7, #0]
 800a8fe:	1d1a      	adds	r2, r3, #4
 800a900:	603a      	str	r2, [r7, #0]
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	60bb      	str	r3, [r7, #8]
			  		  while (*str++)
 800a906:	e002      	b.n	800a90e <ts_formatlength+0xe2>
			  			  ++length;
 800a908:	68fb      	ldr	r3, [r7, #12]
 800a90a:	3301      	adds	r3, #1
 800a90c:	60fb      	str	r3, [r7, #12]
			  		  while (*str++)
 800a90e:	68bb      	ldr	r3, [r7, #8]
 800a910:	1c5a      	adds	r2, r3, #1
 800a912:	60ba      	str	r2, [r7, #8]
 800a914:	781b      	ldrb	r3, [r3, #0]
 800a916:	2b00      	cmp	r3, #0
 800a918:	d1f6      	bne.n	800a908 <ts_formatlength+0xdc>
			  	  }
				  break;
 800a91a:	e00e      	b.n	800a93a <ts_formatlength+0x10e>
			  case 'x':
			  case 'X':
				  /* 32 bits integer as hex is max 8 characters */
				  length += 8;
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	3308      	adds	r3, #8
 800a920:	60fb      	str	r3, [r7, #12]
				  va_arg(va, unsigned int);
 800a922:	683b      	ldr	r3, [r7, #0]
 800a924:	3304      	adds	r3, #4
 800a926:	603b      	str	r3, [r7, #0]
				  break;
 800a928:	e007      	b.n	800a93a <ts_formatlength+0x10e>
			  default:
				  ++length;
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	3301      	adds	r3, #1
 800a92e:	60fb      	str	r3, [r7, #12]
				  break;
 800a930:	bf00      	nop
 800a932:	e002      	b.n	800a93a <ts_formatlength+0x10e>
			}
		}
		else
		{
			++length;
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	3301      	adds	r3, #1
 800a938:	60fb      	str	r3, [r7, #12]
		}
		++fmt;
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	3301      	adds	r3, #1
 800a93e:	607b      	str	r3, [r7, #4]
	while (*fmt)
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	781b      	ldrb	r3, [r3, #0]
 800a944:	2b00      	cmp	r3, #0
 800a946:	f47f af79 	bne.w	800a83c <ts_formatlength+0x10>
	}
	return length;
 800a94a:	68fb      	ldr	r3, [r7, #12]
}
 800a94c:	4618      	mov	r0, r3
 800a94e:	3714      	adds	r7, #20
 800a950:	46bd      	mov	sp, r7
 800a952:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a956:	4770      	bx	lr

0800a958 <siprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int siprintf(char *buf, const char *fmt, ...)
{
 800a958:	b40e      	push	{r1, r2, r3}
 800a95a:	b580      	push	{r7, lr}
 800a95c:	b085      	sub	sp, #20
 800a95e:	af00      	add	r7, sp, #0
 800a960:	6078      	str	r0, [r7, #4]
	int length;
	va_list va;
	va_start(va, fmt);
 800a962:	f107 0320 	add.w	r3, r7, #32
 800a966:	60bb      	str	r3, [r7, #8]
	length = ts_formatstring(buf, fmt, va);
 800a968:	68ba      	ldr	r2, [r7, #8]
 800a96a:	69f9      	ldr	r1, [r7, #28]
 800a96c:	6878      	ldr	r0, [r7, #4]
 800a96e:	f7ff fec6 	bl	800a6fe <ts_formatstring>
 800a972:	60f8      	str	r0, [r7, #12]
	va_end(va);
	return length;
 800a974:	68fb      	ldr	r3, [r7, #12]
}
 800a976:	4618      	mov	r0, r3
 800a978:	3714      	adds	r7, #20
 800a97a:	46bd      	mov	sp, r7
 800a97c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a980:	b003      	add	sp, #12
 800a982:	4770      	bx	lr

0800a984 <iprintf>:
**  Returns:  Number of bytes written
**
**===========================================================================
*/
int iprintf(const char *fmt, ...)
{
 800a984:	b40f      	push	{r0, r1, r2, r3}
 800a986:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a98a:	b085      	sub	sp, #20
 800a98c:	af00      	add	r7, sp, #0
	int length = 0;
 800a98e:	2300      	movs	r3, #0
 800a990:	60fb      	str	r3, [r7, #12]
	va_list va;
	va_start(va, fmt);
 800a992:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800a996:	603b      	str	r3, [r7, #0]
	length = ts_formatlength(fmt, va);
 800a998:	6839      	ldr	r1, [r7, #0]
 800a99a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a99c:	f7ff ff46 	bl	800a82c <ts_formatlength>
 800a9a0:	60f8      	str	r0, [r7, #12]
	va_end(va);
	{
 800a9a2:	466b      	mov	r3, sp
 800a9a4:	461e      	mov	r6, r3
		char buf[length];
 800a9a6:	68f9      	ldr	r1, [r7, #12]
 800a9a8:	1e4b      	subs	r3, r1, #1
 800a9aa:	60bb      	str	r3, [r7, #8]
 800a9ac:	460b      	mov	r3, r1
 800a9ae:	461a      	mov	r2, r3
 800a9b0:	f04f 0300 	mov.w	r3, #0
 800a9b4:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 800a9b8:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
 800a9bc:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 800a9c0:	460b      	mov	r3, r1
 800a9c2:	461a      	mov	r2, r3
 800a9c4:	f04f 0300 	mov.w	r3, #0
 800a9c8:	00dd      	lsls	r5, r3, #3
 800a9ca:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800a9ce:	00d4      	lsls	r4, r2, #3
 800a9d0:	460b      	mov	r3, r1
 800a9d2:	3307      	adds	r3, #7
 800a9d4:	08db      	lsrs	r3, r3, #3
 800a9d6:	00db      	lsls	r3, r3, #3
 800a9d8:	ebad 0d03 	sub.w	sp, sp, r3
 800a9dc:	466b      	mov	r3, sp
 800a9de:	3300      	adds	r3, #0
 800a9e0:	607b      	str	r3, [r7, #4]
		va_start(va, fmt);
 800a9e2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800a9e6:	603b      	str	r3, [r7, #0]
		length = ts_formatstring(buf, fmt, va);
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	683a      	ldr	r2, [r7, #0]
 800a9ec:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a9ee:	4618      	mov	r0, r3
 800a9f0:	f7ff fe85 	bl	800a6fe <ts_formatstring>
 800a9f4:	60f8      	str	r0, [r7, #12]
		length = _write(1, buf, length);
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	68fa      	ldr	r2, [r7, #12]
 800a9fa:	4619      	mov	r1, r3
 800a9fc:	2001      	movs	r0, #1
 800a9fe:	f000 fe45 	bl	800b68c <_write>
 800aa02:	60f8      	str	r0, [r7, #12]
 800aa04:	46b5      	mov	sp, r6
		va_end(va);
	}
	return length;
 800aa06:	68fb      	ldr	r3, [r7, #12]
}
 800aa08:	4618      	mov	r0, r3
 800aa0a:	3714      	adds	r7, #20
 800aa0c:	46bd      	mov	sp, r7
 800aa0e:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800aa12:	b004      	add	sp, #16
 800aa14:	4770      	bx	lr
	...

0800aa18 <__libc_init_array>:
 800aa18:	b570      	push	{r4, r5, r6, lr}
 800aa1a:	4e0d      	ldr	r6, [pc, #52]	; (800aa50 <__libc_init_array+0x38>)
 800aa1c:	4c0d      	ldr	r4, [pc, #52]	; (800aa54 <__libc_init_array+0x3c>)
 800aa1e:	1ba4      	subs	r4, r4, r6
 800aa20:	10a4      	asrs	r4, r4, #2
 800aa22:	2500      	movs	r5, #0
 800aa24:	42a5      	cmp	r5, r4
 800aa26:	d109      	bne.n	800aa3c <__libc_init_array+0x24>
 800aa28:	4e0b      	ldr	r6, [pc, #44]	; (800aa58 <__libc_init_array+0x40>)
 800aa2a:	4c0c      	ldr	r4, [pc, #48]	; (800aa5c <__libc_init_array+0x44>)
 800aa2c:	f000 fe36 	bl	800b69c <_init>
 800aa30:	1ba4      	subs	r4, r4, r6
 800aa32:	10a4      	asrs	r4, r4, #2
 800aa34:	2500      	movs	r5, #0
 800aa36:	42a5      	cmp	r5, r4
 800aa38:	d105      	bne.n	800aa46 <__libc_init_array+0x2e>
 800aa3a:	bd70      	pop	{r4, r5, r6, pc}
 800aa3c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800aa40:	4798      	blx	r3
 800aa42:	3501      	adds	r5, #1
 800aa44:	e7ee      	b.n	800aa24 <__libc_init_array+0xc>
 800aa46:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800aa4a:	4798      	blx	r3
 800aa4c:	3501      	adds	r5, #1
 800aa4e:	e7f2      	b.n	800aa36 <__libc_init_array+0x1e>
 800aa50:	0800b7f8 	.word	0x0800b7f8
 800aa54:	0800b7f8 	.word	0x0800b7f8
 800aa58:	0800b7f8 	.word	0x0800b7f8
 800aa5c:	0800b7fc 	.word	0x0800b7fc

0800aa60 <memset>:
 800aa60:	4402      	add	r2, r0
 800aa62:	4603      	mov	r3, r0
 800aa64:	4293      	cmp	r3, r2
 800aa66:	d100      	bne.n	800aa6a <memset+0xa>
 800aa68:	4770      	bx	lr
 800aa6a:	f803 1b01 	strb.w	r1, [r3], #1
 800aa6e:	e7f9      	b.n	800aa64 <memset+0x4>

0800aa70 <asin>:
 800aa70:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aa72:	ed2d 8b02 	vpush	{d8}
 800aa76:	4e26      	ldr	r6, [pc, #152]	; (800ab10 <asin+0xa0>)
 800aa78:	b08b      	sub	sp, #44	; 0x2c
 800aa7a:	ec55 4b10 	vmov	r4, r5, d0
 800aa7e:	f000 f8ab 	bl	800abd8 <__ieee754_asin>
 800aa82:	f996 3000 	ldrsb.w	r3, [r6]
 800aa86:	eeb0 8a40 	vmov.f32	s16, s0
 800aa8a:	eef0 8a60 	vmov.f32	s17, s1
 800aa8e:	3301      	adds	r3, #1
 800aa90:	d036      	beq.n	800ab00 <asin+0x90>
 800aa92:	4622      	mov	r2, r4
 800aa94:	462b      	mov	r3, r5
 800aa96:	4620      	mov	r0, r4
 800aa98:	4629      	mov	r1, r5
 800aa9a:	f7f5 ffef 	bl	8000a7c <__aeabi_dcmpun>
 800aa9e:	4607      	mov	r7, r0
 800aaa0:	bb70      	cbnz	r0, 800ab00 <asin+0x90>
 800aaa2:	ec45 4b10 	vmov	d0, r4, r5
 800aaa6:	f000 fdd7 	bl	800b658 <fabs>
 800aaaa:	2200      	movs	r2, #0
 800aaac:	4b19      	ldr	r3, [pc, #100]	; (800ab14 <asin+0xa4>)
 800aaae:	ec51 0b10 	vmov	r0, r1, d0
 800aab2:	f7f5 ffd9 	bl	8000a68 <__aeabi_dcmpgt>
 800aab6:	b318      	cbz	r0, 800ab00 <asin+0x90>
 800aab8:	2301      	movs	r3, #1
 800aaba:	9300      	str	r3, [sp, #0]
 800aabc:	4816      	ldr	r0, [pc, #88]	; (800ab18 <asin+0xa8>)
 800aabe:	4b17      	ldr	r3, [pc, #92]	; (800ab1c <asin+0xac>)
 800aac0:	9301      	str	r3, [sp, #4]
 800aac2:	9708      	str	r7, [sp, #32]
 800aac4:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800aac8:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800aacc:	f000 fdd0 	bl	800b670 <nan>
 800aad0:	f996 3000 	ldrsb.w	r3, [r6]
 800aad4:	2b02      	cmp	r3, #2
 800aad6:	ed8d 0b06 	vstr	d0, [sp, #24]
 800aada:	d104      	bne.n	800aae6 <asin+0x76>
 800aadc:	f000 fdd0 	bl	800b680 <__errno>
 800aae0:	2321      	movs	r3, #33	; 0x21
 800aae2:	6003      	str	r3, [r0, #0]
 800aae4:	e004      	b.n	800aaf0 <asin+0x80>
 800aae6:	4668      	mov	r0, sp
 800aae8:	f000 fdbd 	bl	800b666 <matherr>
 800aaec:	2800      	cmp	r0, #0
 800aaee:	d0f5      	beq.n	800aadc <asin+0x6c>
 800aaf0:	9b08      	ldr	r3, [sp, #32]
 800aaf2:	b11b      	cbz	r3, 800aafc <asin+0x8c>
 800aaf4:	f000 fdc4 	bl	800b680 <__errno>
 800aaf8:	9b08      	ldr	r3, [sp, #32]
 800aafa:	6003      	str	r3, [r0, #0]
 800aafc:	ed9d 8b06 	vldr	d8, [sp, #24]
 800ab00:	eeb0 0a48 	vmov.f32	s0, s16
 800ab04:	eef0 0a68 	vmov.f32	s1, s17
 800ab08:	b00b      	add	sp, #44	; 0x2c
 800ab0a:	ecbd 8b02 	vpop	{d8}
 800ab0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ab10:	20000050 	.word	0x20000050
 800ab14:	3ff00000 	.word	0x3ff00000
 800ab18:	0800b7ac 	.word	0x0800b7ac
 800ab1c:	0800b7a8 	.word	0x0800b7a8

0800ab20 <atan2>:
 800ab20:	f000 ba66 	b.w	800aff0 <__ieee754_atan2>

0800ab24 <sqrt>:
 800ab24:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ab28:	ed2d 8b02 	vpush	{d8}
 800ab2c:	b08b      	sub	sp, #44	; 0x2c
 800ab2e:	ec55 4b10 	vmov	r4, r5, d0
 800ab32:	f000 fb37 	bl	800b1a4 <__ieee754_sqrt>
 800ab36:	4b26      	ldr	r3, [pc, #152]	; (800abd0 <sqrt+0xac>)
 800ab38:	eeb0 8a40 	vmov.f32	s16, s0
 800ab3c:	eef0 8a60 	vmov.f32	s17, s1
 800ab40:	f993 6000 	ldrsb.w	r6, [r3]
 800ab44:	1c73      	adds	r3, r6, #1
 800ab46:	d02a      	beq.n	800ab9e <sqrt+0x7a>
 800ab48:	4622      	mov	r2, r4
 800ab4a:	462b      	mov	r3, r5
 800ab4c:	4620      	mov	r0, r4
 800ab4e:	4629      	mov	r1, r5
 800ab50:	f7f5 ff94 	bl	8000a7c <__aeabi_dcmpun>
 800ab54:	4607      	mov	r7, r0
 800ab56:	bb10      	cbnz	r0, 800ab9e <sqrt+0x7a>
 800ab58:	f04f 0800 	mov.w	r8, #0
 800ab5c:	f04f 0900 	mov.w	r9, #0
 800ab60:	4642      	mov	r2, r8
 800ab62:	464b      	mov	r3, r9
 800ab64:	4620      	mov	r0, r4
 800ab66:	4629      	mov	r1, r5
 800ab68:	f7f5 ff60 	bl	8000a2c <__aeabi_dcmplt>
 800ab6c:	b1b8      	cbz	r0, 800ab9e <sqrt+0x7a>
 800ab6e:	2301      	movs	r3, #1
 800ab70:	9300      	str	r3, [sp, #0]
 800ab72:	4b18      	ldr	r3, [pc, #96]	; (800abd4 <sqrt+0xb0>)
 800ab74:	9301      	str	r3, [sp, #4]
 800ab76:	9708      	str	r7, [sp, #32]
 800ab78:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800ab7c:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800ab80:	b9b6      	cbnz	r6, 800abb0 <sqrt+0x8c>
 800ab82:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800ab86:	4668      	mov	r0, sp
 800ab88:	f000 fd6d 	bl	800b666 <matherr>
 800ab8c:	b1d0      	cbz	r0, 800abc4 <sqrt+0xa0>
 800ab8e:	9b08      	ldr	r3, [sp, #32]
 800ab90:	b11b      	cbz	r3, 800ab9a <sqrt+0x76>
 800ab92:	f000 fd75 	bl	800b680 <__errno>
 800ab96:	9b08      	ldr	r3, [sp, #32]
 800ab98:	6003      	str	r3, [r0, #0]
 800ab9a:	ed9d 8b06 	vldr	d8, [sp, #24]
 800ab9e:	eeb0 0a48 	vmov.f32	s0, s16
 800aba2:	eef0 0a68 	vmov.f32	s1, s17
 800aba6:	b00b      	add	sp, #44	; 0x2c
 800aba8:	ecbd 8b02 	vpop	{d8}
 800abac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800abb0:	4642      	mov	r2, r8
 800abb2:	464b      	mov	r3, r9
 800abb4:	4640      	mov	r0, r8
 800abb6:	4649      	mov	r1, r9
 800abb8:	f7f5 fdf0 	bl	800079c <__aeabi_ddiv>
 800abbc:	2e02      	cmp	r6, #2
 800abbe:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800abc2:	d1e0      	bne.n	800ab86 <sqrt+0x62>
 800abc4:	f000 fd5c 	bl	800b680 <__errno>
 800abc8:	2321      	movs	r3, #33	; 0x21
 800abca:	6003      	str	r3, [r0, #0]
 800abcc:	e7df      	b.n	800ab8e <sqrt+0x6a>
 800abce:	bf00      	nop
 800abd0:	20000050 	.word	0x20000050
 800abd4:	0800b7ad 	.word	0x0800b7ad

0800abd8 <__ieee754_asin>:
 800abd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abdc:	ec55 4b10 	vmov	r4, r5, d0
 800abe0:	4bcb      	ldr	r3, [pc, #812]	; (800af10 <__ieee754_asin+0x338>)
 800abe2:	b085      	sub	sp, #20
 800abe4:	f025 4b00 	bic.w	fp, r5, #2147483648	; 0x80000000
 800abe8:	459b      	cmp	fp, r3
 800abea:	9501      	str	r5, [sp, #4]
 800abec:	dd32      	ble.n	800ac54 <__ieee754_asin+0x7c>
 800abee:	ee10 3a10 	vmov	r3, s0
 800abf2:	f10b 4b40 	add.w	fp, fp, #3221225472	; 0xc0000000
 800abf6:	f50b 1b80 	add.w	fp, fp, #1048576	; 0x100000
 800abfa:	ea5b 0303 	orrs.w	r3, fp, r3
 800abfe:	d117      	bne.n	800ac30 <__ieee754_asin+0x58>
 800ac00:	a3a9      	add	r3, pc, #676	; (adr r3, 800aea8 <__ieee754_asin+0x2d0>)
 800ac02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac06:	ee10 0a10 	vmov	r0, s0
 800ac0a:	4629      	mov	r1, r5
 800ac0c:	f7f5 fc9c 	bl	8000548 <__aeabi_dmul>
 800ac10:	a3a7      	add	r3, pc, #668	; (adr r3, 800aeb0 <__ieee754_asin+0x2d8>)
 800ac12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac16:	4606      	mov	r6, r0
 800ac18:	460f      	mov	r7, r1
 800ac1a:	4620      	mov	r0, r4
 800ac1c:	4629      	mov	r1, r5
 800ac1e:	f7f5 fc93 	bl	8000548 <__aeabi_dmul>
 800ac22:	4602      	mov	r2, r0
 800ac24:	460b      	mov	r3, r1
 800ac26:	4630      	mov	r0, r6
 800ac28:	4639      	mov	r1, r7
 800ac2a:	f7f5 fadb 	bl	80001e4 <__adddf3>
 800ac2e:	e00a      	b.n	800ac46 <__ieee754_asin+0x6e>
 800ac30:	ee10 2a10 	vmov	r2, s0
 800ac34:	462b      	mov	r3, r5
 800ac36:	4620      	mov	r0, r4
 800ac38:	4629      	mov	r1, r5
 800ac3a:	f7f5 fad1 	bl	80001e0 <__aeabi_dsub>
 800ac3e:	4602      	mov	r2, r0
 800ac40:	460b      	mov	r3, r1
 800ac42:	f7f5 fdab 	bl	800079c <__aeabi_ddiv>
 800ac46:	4604      	mov	r4, r0
 800ac48:	460d      	mov	r5, r1
 800ac4a:	ec45 4b10 	vmov	d0, r4, r5
 800ac4e:	b005      	add	sp, #20
 800ac50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac54:	4baf      	ldr	r3, [pc, #700]	; (800af14 <__ieee754_asin+0x33c>)
 800ac56:	459b      	cmp	fp, r3
 800ac58:	dc11      	bgt.n	800ac7e <__ieee754_asin+0xa6>
 800ac5a:	f1bb 5f79 	cmp.w	fp, #1044381696	; 0x3e400000
 800ac5e:	f280 80b0 	bge.w	800adc2 <__ieee754_asin+0x1ea>
 800ac62:	a395      	add	r3, pc, #596	; (adr r3, 800aeb8 <__ieee754_asin+0x2e0>)
 800ac64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac68:	ee10 0a10 	vmov	r0, s0
 800ac6c:	4629      	mov	r1, r5
 800ac6e:	f7f5 fab9 	bl	80001e4 <__adddf3>
 800ac72:	2200      	movs	r2, #0
 800ac74:	4ba8      	ldr	r3, [pc, #672]	; (800af18 <__ieee754_asin+0x340>)
 800ac76:	f7f5 fef7 	bl	8000a68 <__aeabi_dcmpgt>
 800ac7a:	2800      	cmp	r0, #0
 800ac7c:	d1e5      	bne.n	800ac4a <__ieee754_asin+0x72>
 800ac7e:	ec45 4b10 	vmov	d0, r4, r5
 800ac82:	f000 fce9 	bl	800b658 <fabs>
 800ac86:	2000      	movs	r0, #0
 800ac88:	ec53 2b10 	vmov	r2, r3, d0
 800ac8c:	49a2      	ldr	r1, [pc, #648]	; (800af18 <__ieee754_asin+0x340>)
 800ac8e:	f7f5 faa7 	bl	80001e0 <__aeabi_dsub>
 800ac92:	2200      	movs	r2, #0
 800ac94:	4ba1      	ldr	r3, [pc, #644]	; (800af1c <__ieee754_asin+0x344>)
 800ac96:	f7f5 fc57 	bl	8000548 <__aeabi_dmul>
 800ac9a:	a389      	add	r3, pc, #548	; (adr r3, 800aec0 <__ieee754_asin+0x2e8>)
 800ac9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aca0:	4604      	mov	r4, r0
 800aca2:	460d      	mov	r5, r1
 800aca4:	f7f5 fc50 	bl	8000548 <__aeabi_dmul>
 800aca8:	a387      	add	r3, pc, #540	; (adr r3, 800aec8 <__ieee754_asin+0x2f0>)
 800acaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acae:	f7f5 fa99 	bl	80001e4 <__adddf3>
 800acb2:	4622      	mov	r2, r4
 800acb4:	462b      	mov	r3, r5
 800acb6:	f7f5 fc47 	bl	8000548 <__aeabi_dmul>
 800acba:	a385      	add	r3, pc, #532	; (adr r3, 800aed0 <__ieee754_asin+0x2f8>)
 800acbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acc0:	f7f5 fa8e 	bl	80001e0 <__aeabi_dsub>
 800acc4:	4622      	mov	r2, r4
 800acc6:	462b      	mov	r3, r5
 800acc8:	f7f5 fc3e 	bl	8000548 <__aeabi_dmul>
 800accc:	a382      	add	r3, pc, #520	; (adr r3, 800aed8 <__ieee754_asin+0x300>)
 800acce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acd2:	f7f5 fa87 	bl	80001e4 <__adddf3>
 800acd6:	4622      	mov	r2, r4
 800acd8:	462b      	mov	r3, r5
 800acda:	f7f5 fc35 	bl	8000548 <__aeabi_dmul>
 800acde:	a380      	add	r3, pc, #512	; (adr r3, 800aee0 <__ieee754_asin+0x308>)
 800ace0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ace4:	f7f5 fa7c 	bl	80001e0 <__aeabi_dsub>
 800ace8:	4622      	mov	r2, r4
 800acea:	462b      	mov	r3, r5
 800acec:	f7f5 fc2c 	bl	8000548 <__aeabi_dmul>
 800acf0:	a37d      	add	r3, pc, #500	; (adr r3, 800aee8 <__ieee754_asin+0x310>)
 800acf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acf6:	f7f5 fa75 	bl	80001e4 <__adddf3>
 800acfa:	4622      	mov	r2, r4
 800acfc:	462b      	mov	r3, r5
 800acfe:	f7f5 fc23 	bl	8000548 <__aeabi_dmul>
 800ad02:	a37b      	add	r3, pc, #492	; (adr r3, 800aef0 <__ieee754_asin+0x318>)
 800ad04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad08:	4680      	mov	r8, r0
 800ad0a:	4689      	mov	r9, r1
 800ad0c:	4620      	mov	r0, r4
 800ad0e:	4629      	mov	r1, r5
 800ad10:	f7f5 fc1a 	bl	8000548 <__aeabi_dmul>
 800ad14:	a378      	add	r3, pc, #480	; (adr r3, 800aef8 <__ieee754_asin+0x320>)
 800ad16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad1a:	f7f5 fa61 	bl	80001e0 <__aeabi_dsub>
 800ad1e:	4622      	mov	r2, r4
 800ad20:	462b      	mov	r3, r5
 800ad22:	f7f5 fc11 	bl	8000548 <__aeabi_dmul>
 800ad26:	a376      	add	r3, pc, #472	; (adr r3, 800af00 <__ieee754_asin+0x328>)
 800ad28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad2c:	f7f5 fa5a 	bl	80001e4 <__adddf3>
 800ad30:	4622      	mov	r2, r4
 800ad32:	462b      	mov	r3, r5
 800ad34:	f7f5 fc08 	bl	8000548 <__aeabi_dmul>
 800ad38:	a373      	add	r3, pc, #460	; (adr r3, 800af08 <__ieee754_asin+0x330>)
 800ad3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad3e:	f7f5 fa4f 	bl	80001e0 <__aeabi_dsub>
 800ad42:	4622      	mov	r2, r4
 800ad44:	462b      	mov	r3, r5
 800ad46:	f7f5 fbff 	bl	8000548 <__aeabi_dmul>
 800ad4a:	2200      	movs	r2, #0
 800ad4c:	4b72      	ldr	r3, [pc, #456]	; (800af18 <__ieee754_asin+0x340>)
 800ad4e:	f7f5 fa49 	bl	80001e4 <__adddf3>
 800ad52:	ec45 4b10 	vmov	d0, r4, r5
 800ad56:	460b      	mov	r3, r1
 800ad58:	4602      	mov	r2, r0
 800ad5a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ad5e:	f000 fa21 	bl	800b1a4 <__ieee754_sqrt>
 800ad62:	496f      	ldr	r1, [pc, #444]	; (800af20 <__ieee754_asin+0x348>)
 800ad64:	458b      	cmp	fp, r1
 800ad66:	ec57 6b10 	vmov	r6, r7, d0
 800ad6a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ad6e:	f340 80d9 	ble.w	800af24 <__ieee754_asin+0x34c>
 800ad72:	4640      	mov	r0, r8
 800ad74:	4649      	mov	r1, r9
 800ad76:	f7f5 fd11 	bl	800079c <__aeabi_ddiv>
 800ad7a:	4632      	mov	r2, r6
 800ad7c:	463b      	mov	r3, r7
 800ad7e:	f7f5 fbe3 	bl	8000548 <__aeabi_dmul>
 800ad82:	4632      	mov	r2, r6
 800ad84:	463b      	mov	r3, r7
 800ad86:	f7f5 fa2d 	bl	80001e4 <__adddf3>
 800ad8a:	4602      	mov	r2, r0
 800ad8c:	460b      	mov	r3, r1
 800ad8e:	f7f5 fa29 	bl	80001e4 <__adddf3>
 800ad92:	a347      	add	r3, pc, #284	; (adr r3, 800aeb0 <__ieee754_asin+0x2d8>)
 800ad94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad98:	f7f5 fa22 	bl	80001e0 <__aeabi_dsub>
 800ad9c:	4602      	mov	r2, r0
 800ad9e:	460b      	mov	r3, r1
 800ada0:	a141      	add	r1, pc, #260	; (adr r1, 800aea8 <__ieee754_asin+0x2d0>)
 800ada2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ada6:	f7f5 fa1b 	bl	80001e0 <__aeabi_dsub>
 800adaa:	9b01      	ldr	r3, [sp, #4]
 800adac:	2b00      	cmp	r3, #0
 800adae:	bfdc      	itt	le
 800adb0:	4602      	movle	r2, r0
 800adb2:	f101 4300 	addle.w	r3, r1, #2147483648	; 0x80000000
 800adb6:	4604      	mov	r4, r0
 800adb8:	460d      	mov	r5, r1
 800adba:	bfdc      	itt	le
 800adbc:	4614      	movle	r4, r2
 800adbe:	461d      	movle	r5, r3
 800adc0:	e743      	b.n	800ac4a <__ieee754_asin+0x72>
 800adc2:	ee10 2a10 	vmov	r2, s0
 800adc6:	ee10 0a10 	vmov	r0, s0
 800adca:	462b      	mov	r3, r5
 800adcc:	4629      	mov	r1, r5
 800adce:	f7f5 fbbb 	bl	8000548 <__aeabi_dmul>
 800add2:	a33b      	add	r3, pc, #236	; (adr r3, 800aec0 <__ieee754_asin+0x2e8>)
 800add4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800add8:	4606      	mov	r6, r0
 800adda:	460f      	mov	r7, r1
 800addc:	f7f5 fbb4 	bl	8000548 <__aeabi_dmul>
 800ade0:	a339      	add	r3, pc, #228	; (adr r3, 800aec8 <__ieee754_asin+0x2f0>)
 800ade2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ade6:	f7f5 f9fd 	bl	80001e4 <__adddf3>
 800adea:	4632      	mov	r2, r6
 800adec:	463b      	mov	r3, r7
 800adee:	f7f5 fbab 	bl	8000548 <__aeabi_dmul>
 800adf2:	a337      	add	r3, pc, #220	; (adr r3, 800aed0 <__ieee754_asin+0x2f8>)
 800adf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adf8:	f7f5 f9f2 	bl	80001e0 <__aeabi_dsub>
 800adfc:	4632      	mov	r2, r6
 800adfe:	463b      	mov	r3, r7
 800ae00:	f7f5 fba2 	bl	8000548 <__aeabi_dmul>
 800ae04:	a334      	add	r3, pc, #208	; (adr r3, 800aed8 <__ieee754_asin+0x300>)
 800ae06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae0a:	f7f5 f9eb 	bl	80001e4 <__adddf3>
 800ae0e:	4632      	mov	r2, r6
 800ae10:	463b      	mov	r3, r7
 800ae12:	f7f5 fb99 	bl	8000548 <__aeabi_dmul>
 800ae16:	a332      	add	r3, pc, #200	; (adr r3, 800aee0 <__ieee754_asin+0x308>)
 800ae18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae1c:	f7f5 f9e0 	bl	80001e0 <__aeabi_dsub>
 800ae20:	4632      	mov	r2, r6
 800ae22:	463b      	mov	r3, r7
 800ae24:	f7f5 fb90 	bl	8000548 <__aeabi_dmul>
 800ae28:	a32f      	add	r3, pc, #188	; (adr r3, 800aee8 <__ieee754_asin+0x310>)
 800ae2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae2e:	f7f5 f9d9 	bl	80001e4 <__adddf3>
 800ae32:	4632      	mov	r2, r6
 800ae34:	463b      	mov	r3, r7
 800ae36:	f7f5 fb87 	bl	8000548 <__aeabi_dmul>
 800ae3a:	a32d      	add	r3, pc, #180	; (adr r3, 800aef0 <__ieee754_asin+0x318>)
 800ae3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae40:	4680      	mov	r8, r0
 800ae42:	4689      	mov	r9, r1
 800ae44:	4630      	mov	r0, r6
 800ae46:	4639      	mov	r1, r7
 800ae48:	f7f5 fb7e 	bl	8000548 <__aeabi_dmul>
 800ae4c:	a32a      	add	r3, pc, #168	; (adr r3, 800aef8 <__ieee754_asin+0x320>)
 800ae4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae52:	f7f5 f9c5 	bl	80001e0 <__aeabi_dsub>
 800ae56:	4632      	mov	r2, r6
 800ae58:	463b      	mov	r3, r7
 800ae5a:	f7f5 fb75 	bl	8000548 <__aeabi_dmul>
 800ae5e:	a328      	add	r3, pc, #160	; (adr r3, 800af00 <__ieee754_asin+0x328>)
 800ae60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae64:	f7f5 f9be 	bl	80001e4 <__adddf3>
 800ae68:	4632      	mov	r2, r6
 800ae6a:	463b      	mov	r3, r7
 800ae6c:	f7f5 fb6c 	bl	8000548 <__aeabi_dmul>
 800ae70:	a325      	add	r3, pc, #148	; (adr r3, 800af08 <__ieee754_asin+0x330>)
 800ae72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae76:	f7f5 f9b3 	bl	80001e0 <__aeabi_dsub>
 800ae7a:	4632      	mov	r2, r6
 800ae7c:	463b      	mov	r3, r7
 800ae7e:	f7f5 fb63 	bl	8000548 <__aeabi_dmul>
 800ae82:	2200      	movs	r2, #0
 800ae84:	4b24      	ldr	r3, [pc, #144]	; (800af18 <__ieee754_asin+0x340>)
 800ae86:	f7f5 f9ad 	bl	80001e4 <__adddf3>
 800ae8a:	4602      	mov	r2, r0
 800ae8c:	460b      	mov	r3, r1
 800ae8e:	4640      	mov	r0, r8
 800ae90:	4649      	mov	r1, r9
 800ae92:	f7f5 fc83 	bl	800079c <__aeabi_ddiv>
 800ae96:	4622      	mov	r2, r4
 800ae98:	462b      	mov	r3, r5
 800ae9a:	f7f5 fb55 	bl	8000548 <__aeabi_dmul>
 800ae9e:	4602      	mov	r2, r0
 800aea0:	460b      	mov	r3, r1
 800aea2:	4620      	mov	r0, r4
 800aea4:	4629      	mov	r1, r5
 800aea6:	e6c0      	b.n	800ac2a <__ieee754_asin+0x52>
 800aea8:	54442d18 	.word	0x54442d18
 800aeac:	3ff921fb 	.word	0x3ff921fb
 800aeb0:	33145c07 	.word	0x33145c07
 800aeb4:	3c91a626 	.word	0x3c91a626
 800aeb8:	8800759c 	.word	0x8800759c
 800aebc:	7e37e43c 	.word	0x7e37e43c
 800aec0:	0dfdf709 	.word	0x0dfdf709
 800aec4:	3f023de1 	.word	0x3f023de1
 800aec8:	7501b288 	.word	0x7501b288
 800aecc:	3f49efe0 	.word	0x3f49efe0
 800aed0:	b5688f3b 	.word	0xb5688f3b
 800aed4:	3fa48228 	.word	0x3fa48228
 800aed8:	0e884455 	.word	0x0e884455
 800aedc:	3fc9c155 	.word	0x3fc9c155
 800aee0:	03eb6f7d 	.word	0x03eb6f7d
 800aee4:	3fd4d612 	.word	0x3fd4d612
 800aee8:	55555555 	.word	0x55555555
 800aeec:	3fc55555 	.word	0x3fc55555
 800aef0:	b12e9282 	.word	0xb12e9282
 800aef4:	3fb3b8c5 	.word	0x3fb3b8c5
 800aef8:	1b8d0159 	.word	0x1b8d0159
 800aefc:	3fe6066c 	.word	0x3fe6066c
 800af00:	9c598ac8 	.word	0x9c598ac8
 800af04:	40002ae5 	.word	0x40002ae5
 800af08:	1c8a2d4b 	.word	0x1c8a2d4b
 800af0c:	40033a27 	.word	0x40033a27
 800af10:	3fefffff 	.word	0x3fefffff
 800af14:	3fdfffff 	.word	0x3fdfffff
 800af18:	3ff00000 	.word	0x3ff00000
 800af1c:	3fe00000 	.word	0x3fe00000
 800af20:	3fef3332 	.word	0x3fef3332
 800af24:	4640      	mov	r0, r8
 800af26:	4649      	mov	r1, r9
 800af28:	f7f5 fc38 	bl	800079c <__aeabi_ddiv>
 800af2c:	4632      	mov	r2, r6
 800af2e:	4680      	mov	r8, r0
 800af30:	4689      	mov	r9, r1
 800af32:	463b      	mov	r3, r7
 800af34:	4630      	mov	r0, r6
 800af36:	4639      	mov	r1, r7
 800af38:	f7f5 f954 	bl	80001e4 <__adddf3>
 800af3c:	4602      	mov	r2, r0
 800af3e:	460b      	mov	r3, r1
 800af40:	4640      	mov	r0, r8
 800af42:	4649      	mov	r1, r9
 800af44:	f7f5 fb00 	bl	8000548 <__aeabi_dmul>
 800af48:	f04f 0a00 	mov.w	sl, #0
 800af4c:	4680      	mov	r8, r0
 800af4e:	4689      	mov	r9, r1
 800af50:	4652      	mov	r2, sl
 800af52:	463b      	mov	r3, r7
 800af54:	4650      	mov	r0, sl
 800af56:	4639      	mov	r1, r7
 800af58:	f7f5 faf6 	bl	8000548 <__aeabi_dmul>
 800af5c:	4602      	mov	r2, r0
 800af5e:	460b      	mov	r3, r1
 800af60:	4620      	mov	r0, r4
 800af62:	4629      	mov	r1, r5
 800af64:	f7f5 f93c 	bl	80001e0 <__aeabi_dsub>
 800af68:	4652      	mov	r2, sl
 800af6a:	4604      	mov	r4, r0
 800af6c:	460d      	mov	r5, r1
 800af6e:	463b      	mov	r3, r7
 800af70:	4630      	mov	r0, r6
 800af72:	4639      	mov	r1, r7
 800af74:	f7f5 f936 	bl	80001e4 <__adddf3>
 800af78:	4602      	mov	r2, r0
 800af7a:	460b      	mov	r3, r1
 800af7c:	4620      	mov	r0, r4
 800af7e:	4629      	mov	r1, r5
 800af80:	f7f5 fc0c 	bl	800079c <__aeabi_ddiv>
 800af84:	4602      	mov	r2, r0
 800af86:	460b      	mov	r3, r1
 800af88:	f7f5 f92c 	bl	80001e4 <__adddf3>
 800af8c:	4602      	mov	r2, r0
 800af8e:	460b      	mov	r3, r1
 800af90:	a113      	add	r1, pc, #76	; (adr r1, 800afe0 <__ieee754_asin+0x408>)
 800af92:	e9d1 0100 	ldrd	r0, r1, [r1]
 800af96:	f7f5 f923 	bl	80001e0 <__aeabi_dsub>
 800af9a:	4602      	mov	r2, r0
 800af9c:	460b      	mov	r3, r1
 800af9e:	4640      	mov	r0, r8
 800afa0:	4649      	mov	r1, r9
 800afa2:	f7f5 f91d 	bl	80001e0 <__aeabi_dsub>
 800afa6:	4652      	mov	r2, sl
 800afa8:	4604      	mov	r4, r0
 800afaa:	460d      	mov	r5, r1
 800afac:	463b      	mov	r3, r7
 800afae:	4650      	mov	r0, sl
 800afb0:	4639      	mov	r1, r7
 800afb2:	f7f5 f917 	bl	80001e4 <__adddf3>
 800afb6:	4602      	mov	r2, r0
 800afb8:	460b      	mov	r3, r1
 800afba:	a10b      	add	r1, pc, #44	; (adr r1, 800afe8 <__ieee754_asin+0x410>)
 800afbc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800afc0:	f7f5 f90e 	bl	80001e0 <__aeabi_dsub>
 800afc4:	4602      	mov	r2, r0
 800afc6:	460b      	mov	r3, r1
 800afc8:	4620      	mov	r0, r4
 800afca:	4629      	mov	r1, r5
 800afcc:	f7f5 f908 	bl	80001e0 <__aeabi_dsub>
 800afd0:	4602      	mov	r2, r0
 800afd2:	460b      	mov	r3, r1
 800afd4:	a104      	add	r1, pc, #16	; (adr r1, 800afe8 <__ieee754_asin+0x410>)
 800afd6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800afda:	e6e4      	b.n	800ada6 <__ieee754_asin+0x1ce>
 800afdc:	f3af 8000 	nop.w
 800afe0:	33145c07 	.word	0x33145c07
 800afe4:	3c91a626 	.word	0x3c91a626
 800afe8:	54442d18 	.word	0x54442d18
 800afec:	3fe921fb 	.word	0x3fe921fb

0800aff0 <__ieee754_atan2>:
 800aff0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aff4:	ec57 6b11 	vmov	r6, r7, d1
 800aff8:	4273      	negs	r3, r6
 800affa:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800affe:	4333      	orrs	r3, r6
 800b000:	f8df c19c 	ldr.w	ip, [pc, #412]	; 800b1a0 <__ieee754_atan2+0x1b0>
 800b004:	ec51 0b10 	vmov	r0, r1, d0
 800b008:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800b00c:	4563      	cmp	r3, ip
 800b00e:	ee11 8a10 	vmov	r8, s2
 800b012:	ee10 9a10 	vmov	r9, s0
 800b016:	468e      	mov	lr, r1
 800b018:	d807      	bhi.n	800b02a <__ieee754_atan2+0x3a>
 800b01a:	4244      	negs	r4, r0
 800b01c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b020:	4304      	orrs	r4, r0
 800b022:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800b026:	4564      	cmp	r4, ip
 800b028:	d907      	bls.n	800b03a <__ieee754_atan2+0x4a>
 800b02a:	4632      	mov	r2, r6
 800b02c:	463b      	mov	r3, r7
 800b02e:	f7f5 f8d9 	bl	80001e4 <__adddf3>
 800b032:	ec41 0b10 	vmov	d0, r0, r1
 800b036:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b03a:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800b03e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800b042:	4334      	orrs	r4, r6
 800b044:	d103      	bne.n	800b04e <__ieee754_atan2+0x5e>
 800b046:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b04a:	f000 b95d 	b.w	800b308 <atan>
 800b04e:	17bc      	asrs	r4, r7, #30
 800b050:	f004 0402 	and.w	r4, r4, #2
 800b054:	ea59 0903 	orrs.w	r9, r9, r3
 800b058:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800b05c:	d107      	bne.n	800b06e <__ieee754_atan2+0x7e>
 800b05e:	2c02      	cmp	r4, #2
 800b060:	d030      	beq.n	800b0c4 <__ieee754_atan2+0xd4>
 800b062:	2c03      	cmp	r4, #3
 800b064:	d1e5      	bne.n	800b032 <__ieee754_atan2+0x42>
 800b066:	a13c      	add	r1, pc, #240	; (adr r1, 800b158 <__ieee754_atan2+0x168>)
 800b068:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b06c:	e7e1      	b.n	800b032 <__ieee754_atan2+0x42>
 800b06e:	ea58 0802 	orrs.w	r8, r8, r2
 800b072:	d106      	bne.n	800b082 <__ieee754_atan2+0x92>
 800b074:	f1be 0f00 	cmp.w	lr, #0
 800b078:	da6a      	bge.n	800b150 <__ieee754_atan2+0x160>
 800b07a:	a139      	add	r1, pc, #228	; (adr r1, 800b160 <__ieee754_atan2+0x170>)
 800b07c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b080:	e7d7      	b.n	800b032 <__ieee754_atan2+0x42>
 800b082:	4562      	cmp	r2, ip
 800b084:	d122      	bne.n	800b0cc <__ieee754_atan2+0xdc>
 800b086:	4293      	cmp	r3, r2
 800b088:	d111      	bne.n	800b0ae <__ieee754_atan2+0xbe>
 800b08a:	2c02      	cmp	r4, #2
 800b08c:	d007      	beq.n	800b09e <__ieee754_atan2+0xae>
 800b08e:	2c03      	cmp	r4, #3
 800b090:	d009      	beq.n	800b0a6 <__ieee754_atan2+0xb6>
 800b092:	2c01      	cmp	r4, #1
 800b094:	d156      	bne.n	800b144 <__ieee754_atan2+0x154>
 800b096:	a134      	add	r1, pc, #208	; (adr r1, 800b168 <__ieee754_atan2+0x178>)
 800b098:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b09c:	e7c9      	b.n	800b032 <__ieee754_atan2+0x42>
 800b09e:	a134      	add	r1, pc, #208	; (adr r1, 800b170 <__ieee754_atan2+0x180>)
 800b0a0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b0a4:	e7c5      	b.n	800b032 <__ieee754_atan2+0x42>
 800b0a6:	a134      	add	r1, pc, #208	; (adr r1, 800b178 <__ieee754_atan2+0x188>)
 800b0a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b0ac:	e7c1      	b.n	800b032 <__ieee754_atan2+0x42>
 800b0ae:	2c02      	cmp	r4, #2
 800b0b0:	d008      	beq.n	800b0c4 <__ieee754_atan2+0xd4>
 800b0b2:	2c03      	cmp	r4, #3
 800b0b4:	d0d7      	beq.n	800b066 <__ieee754_atan2+0x76>
 800b0b6:	2c01      	cmp	r4, #1
 800b0b8:	f04f 0000 	mov.w	r0, #0
 800b0bc:	d146      	bne.n	800b14c <__ieee754_atan2+0x15c>
 800b0be:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800b0c2:	e7b6      	b.n	800b032 <__ieee754_atan2+0x42>
 800b0c4:	a12e      	add	r1, pc, #184	; (adr r1, 800b180 <__ieee754_atan2+0x190>)
 800b0c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b0ca:	e7b2      	b.n	800b032 <__ieee754_atan2+0x42>
 800b0cc:	4563      	cmp	r3, ip
 800b0ce:	d0d1      	beq.n	800b074 <__ieee754_atan2+0x84>
 800b0d0:	1a9b      	subs	r3, r3, r2
 800b0d2:	151b      	asrs	r3, r3, #20
 800b0d4:	2b3c      	cmp	r3, #60	; 0x3c
 800b0d6:	dc1e      	bgt.n	800b116 <__ieee754_atan2+0x126>
 800b0d8:	2f00      	cmp	r7, #0
 800b0da:	da01      	bge.n	800b0e0 <__ieee754_atan2+0xf0>
 800b0dc:	333c      	adds	r3, #60	; 0x3c
 800b0de:	db1e      	blt.n	800b11e <__ieee754_atan2+0x12e>
 800b0e0:	4632      	mov	r2, r6
 800b0e2:	463b      	mov	r3, r7
 800b0e4:	f7f5 fb5a 	bl	800079c <__aeabi_ddiv>
 800b0e8:	ec41 0b10 	vmov	d0, r0, r1
 800b0ec:	f000 fab4 	bl	800b658 <fabs>
 800b0f0:	f000 f90a 	bl	800b308 <atan>
 800b0f4:	ec51 0b10 	vmov	r0, r1, d0
 800b0f8:	2c01      	cmp	r4, #1
 800b0fa:	d013      	beq.n	800b124 <__ieee754_atan2+0x134>
 800b0fc:	2c02      	cmp	r4, #2
 800b0fe:	d014      	beq.n	800b12a <__ieee754_atan2+0x13a>
 800b100:	2c00      	cmp	r4, #0
 800b102:	d096      	beq.n	800b032 <__ieee754_atan2+0x42>
 800b104:	a320      	add	r3, pc, #128	; (adr r3, 800b188 <__ieee754_atan2+0x198>)
 800b106:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b10a:	f7f5 f869 	bl	80001e0 <__aeabi_dsub>
 800b10e:	a31c      	add	r3, pc, #112	; (adr r3, 800b180 <__ieee754_atan2+0x190>)
 800b110:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b114:	e013      	b.n	800b13e <__ieee754_atan2+0x14e>
 800b116:	a11e      	add	r1, pc, #120	; (adr r1, 800b190 <__ieee754_atan2+0x1a0>)
 800b118:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b11c:	e7ec      	b.n	800b0f8 <__ieee754_atan2+0x108>
 800b11e:	2000      	movs	r0, #0
 800b120:	2100      	movs	r1, #0
 800b122:	e7e9      	b.n	800b0f8 <__ieee754_atan2+0x108>
 800b124:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800b128:	e783      	b.n	800b032 <__ieee754_atan2+0x42>
 800b12a:	a317      	add	r3, pc, #92	; (adr r3, 800b188 <__ieee754_atan2+0x198>)
 800b12c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b130:	f7f5 f856 	bl	80001e0 <__aeabi_dsub>
 800b134:	4602      	mov	r2, r0
 800b136:	460b      	mov	r3, r1
 800b138:	a111      	add	r1, pc, #68	; (adr r1, 800b180 <__ieee754_atan2+0x190>)
 800b13a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b13e:	f7f5 f84f 	bl	80001e0 <__aeabi_dsub>
 800b142:	e776      	b.n	800b032 <__ieee754_atan2+0x42>
 800b144:	a114      	add	r1, pc, #80	; (adr r1, 800b198 <__ieee754_atan2+0x1a8>)
 800b146:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b14a:	e772      	b.n	800b032 <__ieee754_atan2+0x42>
 800b14c:	2100      	movs	r1, #0
 800b14e:	e770      	b.n	800b032 <__ieee754_atan2+0x42>
 800b150:	a10f      	add	r1, pc, #60	; (adr r1, 800b190 <__ieee754_atan2+0x1a0>)
 800b152:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b156:	e76c      	b.n	800b032 <__ieee754_atan2+0x42>
 800b158:	54442d18 	.word	0x54442d18
 800b15c:	c00921fb 	.word	0xc00921fb
 800b160:	54442d18 	.word	0x54442d18
 800b164:	bff921fb 	.word	0xbff921fb
 800b168:	54442d18 	.word	0x54442d18
 800b16c:	bfe921fb 	.word	0xbfe921fb
 800b170:	7f3321d2 	.word	0x7f3321d2
 800b174:	4002d97c 	.word	0x4002d97c
 800b178:	7f3321d2 	.word	0x7f3321d2
 800b17c:	c002d97c 	.word	0xc002d97c
 800b180:	54442d18 	.word	0x54442d18
 800b184:	400921fb 	.word	0x400921fb
 800b188:	33145c07 	.word	0x33145c07
 800b18c:	3ca1a626 	.word	0x3ca1a626
 800b190:	54442d18 	.word	0x54442d18
 800b194:	3ff921fb 	.word	0x3ff921fb
 800b198:	54442d18 	.word	0x54442d18
 800b19c:	3fe921fb 	.word	0x3fe921fb
 800b1a0:	7ff00000 	.word	0x7ff00000

0800b1a4 <__ieee754_sqrt>:
 800b1a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b1a8:	ec55 4b10 	vmov	r4, r5, d0
 800b1ac:	4e54      	ldr	r6, [pc, #336]	; (800b300 <__ieee754_sqrt+0x15c>)
 800b1ae:	43ae      	bics	r6, r5
 800b1b0:	ee10 0a10 	vmov	r0, s0
 800b1b4:	462b      	mov	r3, r5
 800b1b6:	462a      	mov	r2, r5
 800b1b8:	4621      	mov	r1, r4
 800b1ba:	d113      	bne.n	800b1e4 <__ieee754_sqrt+0x40>
 800b1bc:	ee10 2a10 	vmov	r2, s0
 800b1c0:	462b      	mov	r3, r5
 800b1c2:	ee10 0a10 	vmov	r0, s0
 800b1c6:	4629      	mov	r1, r5
 800b1c8:	f7f5 f9be 	bl	8000548 <__aeabi_dmul>
 800b1cc:	4602      	mov	r2, r0
 800b1ce:	460b      	mov	r3, r1
 800b1d0:	4620      	mov	r0, r4
 800b1d2:	4629      	mov	r1, r5
 800b1d4:	f7f5 f806 	bl	80001e4 <__adddf3>
 800b1d8:	4604      	mov	r4, r0
 800b1da:	460d      	mov	r5, r1
 800b1dc:	ec45 4b10 	vmov	d0, r4, r5
 800b1e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b1e4:	2d00      	cmp	r5, #0
 800b1e6:	dc10      	bgt.n	800b20a <__ieee754_sqrt+0x66>
 800b1e8:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800b1ec:	4330      	orrs	r0, r6
 800b1ee:	d0f5      	beq.n	800b1dc <__ieee754_sqrt+0x38>
 800b1f0:	b15d      	cbz	r5, 800b20a <__ieee754_sqrt+0x66>
 800b1f2:	ee10 2a10 	vmov	r2, s0
 800b1f6:	462b      	mov	r3, r5
 800b1f8:	4620      	mov	r0, r4
 800b1fa:	4629      	mov	r1, r5
 800b1fc:	f7f4 fff0 	bl	80001e0 <__aeabi_dsub>
 800b200:	4602      	mov	r2, r0
 800b202:	460b      	mov	r3, r1
 800b204:	f7f5 faca 	bl	800079c <__aeabi_ddiv>
 800b208:	e7e6      	b.n	800b1d8 <__ieee754_sqrt+0x34>
 800b20a:	151b      	asrs	r3, r3, #20
 800b20c:	d10c      	bne.n	800b228 <__ieee754_sqrt+0x84>
 800b20e:	2a00      	cmp	r2, #0
 800b210:	d06d      	beq.n	800b2ee <__ieee754_sqrt+0x14a>
 800b212:	2000      	movs	r0, #0
 800b214:	02d6      	lsls	r6, r2, #11
 800b216:	d56e      	bpl.n	800b2f6 <__ieee754_sqrt+0x152>
 800b218:	1e44      	subs	r4, r0, #1
 800b21a:	1b1b      	subs	r3, r3, r4
 800b21c:	f1c0 0420 	rsb	r4, r0, #32
 800b220:	fa21 f404 	lsr.w	r4, r1, r4
 800b224:	4322      	orrs	r2, r4
 800b226:	4081      	lsls	r1, r0
 800b228:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800b22c:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800b230:	07dd      	lsls	r5, r3, #31
 800b232:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800b236:	bf42      	ittt	mi
 800b238:	0052      	lslmi	r2, r2, #1
 800b23a:	eb02 72d1 	addmi.w	r2, r2, r1, lsr #31
 800b23e:	0049      	lslmi	r1, r1, #1
 800b240:	1058      	asrs	r0, r3, #1
 800b242:	2500      	movs	r5, #0
 800b244:	eb02 73d1 	add.w	r3, r2, r1, lsr #31
 800b248:	441a      	add	r2, r3
 800b24a:	0049      	lsls	r1, r1, #1
 800b24c:	2316      	movs	r3, #22
 800b24e:	462c      	mov	r4, r5
 800b250:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800b254:	19a7      	adds	r7, r4, r6
 800b256:	4297      	cmp	r7, r2
 800b258:	bfde      	ittt	le
 800b25a:	1bd2      	suble	r2, r2, r7
 800b25c:	19bc      	addle	r4, r7, r6
 800b25e:	19ad      	addle	r5, r5, r6
 800b260:	0052      	lsls	r2, r2, #1
 800b262:	3b01      	subs	r3, #1
 800b264:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800b268:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800b26c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800b270:	d1f0      	bne.n	800b254 <__ieee754_sqrt+0xb0>
 800b272:	f04f 0e20 	mov.w	lr, #32
 800b276:	469c      	mov	ip, r3
 800b278:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800b27c:	42a2      	cmp	r2, r4
 800b27e:	eb06 070c 	add.w	r7, r6, ip
 800b282:	dc02      	bgt.n	800b28a <__ieee754_sqrt+0xe6>
 800b284:	d112      	bne.n	800b2ac <__ieee754_sqrt+0x108>
 800b286:	428f      	cmp	r7, r1
 800b288:	d810      	bhi.n	800b2ac <__ieee754_sqrt+0x108>
 800b28a:	2f00      	cmp	r7, #0
 800b28c:	eb07 0c06 	add.w	ip, r7, r6
 800b290:	da34      	bge.n	800b2fc <__ieee754_sqrt+0x158>
 800b292:	f1bc 0f00 	cmp.w	ip, #0
 800b296:	db31      	blt.n	800b2fc <__ieee754_sqrt+0x158>
 800b298:	f104 0801 	add.w	r8, r4, #1
 800b29c:	1b12      	subs	r2, r2, r4
 800b29e:	428f      	cmp	r7, r1
 800b2a0:	bf88      	it	hi
 800b2a2:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800b2a6:	1bc9      	subs	r1, r1, r7
 800b2a8:	4433      	add	r3, r6
 800b2aa:	4644      	mov	r4, r8
 800b2ac:	eb02 77d1 	add.w	r7, r2, r1, lsr #31
 800b2b0:	f1be 0e01 	subs.w	lr, lr, #1
 800b2b4:	443a      	add	r2, r7
 800b2b6:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800b2ba:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800b2be:	d1dd      	bne.n	800b27c <__ieee754_sqrt+0xd8>
 800b2c0:	430a      	orrs	r2, r1
 800b2c2:	d006      	beq.n	800b2d2 <__ieee754_sqrt+0x12e>
 800b2c4:	1c5c      	adds	r4, r3, #1
 800b2c6:	bf13      	iteet	ne
 800b2c8:	3301      	addne	r3, #1
 800b2ca:	3501      	addeq	r5, #1
 800b2cc:	4673      	moveq	r3, lr
 800b2ce:	f023 0301 	bicne.w	r3, r3, #1
 800b2d2:	106a      	asrs	r2, r5, #1
 800b2d4:	085b      	lsrs	r3, r3, #1
 800b2d6:	07e9      	lsls	r1, r5, #31
 800b2d8:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800b2dc:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800b2e0:	bf48      	it	mi
 800b2e2:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800b2e6:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800b2ea:	461c      	mov	r4, r3
 800b2ec:	e776      	b.n	800b1dc <__ieee754_sqrt+0x38>
 800b2ee:	0aca      	lsrs	r2, r1, #11
 800b2f0:	3b15      	subs	r3, #21
 800b2f2:	0549      	lsls	r1, r1, #21
 800b2f4:	e78b      	b.n	800b20e <__ieee754_sqrt+0x6a>
 800b2f6:	0052      	lsls	r2, r2, #1
 800b2f8:	3001      	adds	r0, #1
 800b2fa:	e78b      	b.n	800b214 <__ieee754_sqrt+0x70>
 800b2fc:	46a0      	mov	r8, r4
 800b2fe:	e7cd      	b.n	800b29c <__ieee754_sqrt+0xf8>
 800b300:	7ff00000 	.word	0x7ff00000
 800b304:	00000000 	.word	0x00000000

0800b308 <atan>:
 800b308:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b30c:	ec55 4b10 	vmov	r4, r5, d0
 800b310:	4bc7      	ldr	r3, [pc, #796]	; (800b630 <atan+0x328>)
 800b312:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800b316:	429e      	cmp	r6, r3
 800b318:	46ab      	mov	fp, r5
 800b31a:	dd18      	ble.n	800b34e <atan+0x46>
 800b31c:	4ac5      	ldr	r2, [pc, #788]	; (800b634 <atan+0x32c>)
 800b31e:	4296      	cmp	r6, r2
 800b320:	dc01      	bgt.n	800b326 <atan+0x1e>
 800b322:	d109      	bne.n	800b338 <atan+0x30>
 800b324:	b144      	cbz	r4, 800b338 <atan+0x30>
 800b326:	4622      	mov	r2, r4
 800b328:	462b      	mov	r3, r5
 800b32a:	4620      	mov	r0, r4
 800b32c:	4629      	mov	r1, r5
 800b32e:	f7f4 ff59 	bl	80001e4 <__adddf3>
 800b332:	4604      	mov	r4, r0
 800b334:	460d      	mov	r5, r1
 800b336:	e006      	b.n	800b346 <atan+0x3e>
 800b338:	f1bb 0f00 	cmp.w	fp, #0
 800b33c:	f300 813a 	bgt.w	800b5b4 <atan+0x2ac>
 800b340:	a59f      	add	r5, pc, #636	; (adr r5, 800b5c0 <atan+0x2b8>)
 800b342:	e9d5 4500 	ldrd	r4, r5, [r5]
 800b346:	ec45 4b10 	vmov	d0, r4, r5
 800b34a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b34e:	4bba      	ldr	r3, [pc, #744]	; (800b638 <atan+0x330>)
 800b350:	429e      	cmp	r6, r3
 800b352:	dc14      	bgt.n	800b37e <atan+0x76>
 800b354:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800b358:	429e      	cmp	r6, r3
 800b35a:	dc0d      	bgt.n	800b378 <atan+0x70>
 800b35c:	a39a      	add	r3, pc, #616	; (adr r3, 800b5c8 <atan+0x2c0>)
 800b35e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b362:	ee10 0a10 	vmov	r0, s0
 800b366:	4629      	mov	r1, r5
 800b368:	f7f4 ff3c 	bl	80001e4 <__adddf3>
 800b36c:	2200      	movs	r2, #0
 800b36e:	4bb3      	ldr	r3, [pc, #716]	; (800b63c <atan+0x334>)
 800b370:	f7f5 fb7a 	bl	8000a68 <__aeabi_dcmpgt>
 800b374:	2800      	cmp	r0, #0
 800b376:	d1e6      	bne.n	800b346 <atan+0x3e>
 800b378:	f04f 3aff 	mov.w	sl, #4294967295
 800b37c:	e02b      	b.n	800b3d6 <atan+0xce>
 800b37e:	f000 f96b 	bl	800b658 <fabs>
 800b382:	4baf      	ldr	r3, [pc, #700]	; (800b640 <atan+0x338>)
 800b384:	429e      	cmp	r6, r3
 800b386:	ec55 4b10 	vmov	r4, r5, d0
 800b38a:	f300 80bf 	bgt.w	800b50c <atan+0x204>
 800b38e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800b392:	429e      	cmp	r6, r3
 800b394:	f300 80a0 	bgt.w	800b4d8 <atan+0x1d0>
 800b398:	ee10 2a10 	vmov	r2, s0
 800b39c:	ee10 0a10 	vmov	r0, s0
 800b3a0:	462b      	mov	r3, r5
 800b3a2:	4629      	mov	r1, r5
 800b3a4:	f7f4 ff1e 	bl	80001e4 <__adddf3>
 800b3a8:	2200      	movs	r2, #0
 800b3aa:	4ba4      	ldr	r3, [pc, #656]	; (800b63c <atan+0x334>)
 800b3ac:	f7f4 ff18 	bl	80001e0 <__aeabi_dsub>
 800b3b0:	2200      	movs	r2, #0
 800b3b2:	4606      	mov	r6, r0
 800b3b4:	460f      	mov	r7, r1
 800b3b6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b3ba:	4620      	mov	r0, r4
 800b3bc:	4629      	mov	r1, r5
 800b3be:	f7f4 ff11 	bl	80001e4 <__adddf3>
 800b3c2:	4602      	mov	r2, r0
 800b3c4:	460b      	mov	r3, r1
 800b3c6:	4630      	mov	r0, r6
 800b3c8:	4639      	mov	r1, r7
 800b3ca:	f7f5 f9e7 	bl	800079c <__aeabi_ddiv>
 800b3ce:	f04f 0a00 	mov.w	sl, #0
 800b3d2:	4604      	mov	r4, r0
 800b3d4:	460d      	mov	r5, r1
 800b3d6:	4622      	mov	r2, r4
 800b3d8:	462b      	mov	r3, r5
 800b3da:	4620      	mov	r0, r4
 800b3dc:	4629      	mov	r1, r5
 800b3de:	f7f5 f8b3 	bl	8000548 <__aeabi_dmul>
 800b3e2:	4602      	mov	r2, r0
 800b3e4:	460b      	mov	r3, r1
 800b3e6:	4680      	mov	r8, r0
 800b3e8:	4689      	mov	r9, r1
 800b3ea:	f7f5 f8ad 	bl	8000548 <__aeabi_dmul>
 800b3ee:	a378      	add	r3, pc, #480	; (adr r3, 800b5d0 <atan+0x2c8>)
 800b3f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3f4:	4606      	mov	r6, r0
 800b3f6:	460f      	mov	r7, r1
 800b3f8:	f7f5 f8a6 	bl	8000548 <__aeabi_dmul>
 800b3fc:	a376      	add	r3, pc, #472	; (adr r3, 800b5d8 <atan+0x2d0>)
 800b3fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b402:	f7f4 feef 	bl	80001e4 <__adddf3>
 800b406:	4632      	mov	r2, r6
 800b408:	463b      	mov	r3, r7
 800b40a:	f7f5 f89d 	bl	8000548 <__aeabi_dmul>
 800b40e:	a374      	add	r3, pc, #464	; (adr r3, 800b5e0 <atan+0x2d8>)
 800b410:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b414:	f7f4 fee6 	bl	80001e4 <__adddf3>
 800b418:	4632      	mov	r2, r6
 800b41a:	463b      	mov	r3, r7
 800b41c:	f7f5 f894 	bl	8000548 <__aeabi_dmul>
 800b420:	a371      	add	r3, pc, #452	; (adr r3, 800b5e8 <atan+0x2e0>)
 800b422:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b426:	f7f4 fedd 	bl	80001e4 <__adddf3>
 800b42a:	4632      	mov	r2, r6
 800b42c:	463b      	mov	r3, r7
 800b42e:	f7f5 f88b 	bl	8000548 <__aeabi_dmul>
 800b432:	a36f      	add	r3, pc, #444	; (adr r3, 800b5f0 <atan+0x2e8>)
 800b434:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b438:	f7f4 fed4 	bl	80001e4 <__adddf3>
 800b43c:	4632      	mov	r2, r6
 800b43e:	463b      	mov	r3, r7
 800b440:	f7f5 f882 	bl	8000548 <__aeabi_dmul>
 800b444:	a36c      	add	r3, pc, #432	; (adr r3, 800b5f8 <atan+0x2f0>)
 800b446:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b44a:	f7f4 fecb 	bl	80001e4 <__adddf3>
 800b44e:	4642      	mov	r2, r8
 800b450:	464b      	mov	r3, r9
 800b452:	f7f5 f879 	bl	8000548 <__aeabi_dmul>
 800b456:	a36a      	add	r3, pc, #424	; (adr r3, 800b600 <atan+0x2f8>)
 800b458:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b45c:	4680      	mov	r8, r0
 800b45e:	4689      	mov	r9, r1
 800b460:	4630      	mov	r0, r6
 800b462:	4639      	mov	r1, r7
 800b464:	f7f5 f870 	bl	8000548 <__aeabi_dmul>
 800b468:	a367      	add	r3, pc, #412	; (adr r3, 800b608 <atan+0x300>)
 800b46a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b46e:	f7f4 feb7 	bl	80001e0 <__aeabi_dsub>
 800b472:	4632      	mov	r2, r6
 800b474:	463b      	mov	r3, r7
 800b476:	f7f5 f867 	bl	8000548 <__aeabi_dmul>
 800b47a:	a365      	add	r3, pc, #404	; (adr r3, 800b610 <atan+0x308>)
 800b47c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b480:	f7f4 feae 	bl	80001e0 <__aeabi_dsub>
 800b484:	4632      	mov	r2, r6
 800b486:	463b      	mov	r3, r7
 800b488:	f7f5 f85e 	bl	8000548 <__aeabi_dmul>
 800b48c:	a362      	add	r3, pc, #392	; (adr r3, 800b618 <atan+0x310>)
 800b48e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b492:	f7f4 fea5 	bl	80001e0 <__aeabi_dsub>
 800b496:	4632      	mov	r2, r6
 800b498:	463b      	mov	r3, r7
 800b49a:	f7f5 f855 	bl	8000548 <__aeabi_dmul>
 800b49e:	a360      	add	r3, pc, #384	; (adr r3, 800b620 <atan+0x318>)
 800b4a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4a4:	f7f4 fe9c 	bl	80001e0 <__aeabi_dsub>
 800b4a8:	4632      	mov	r2, r6
 800b4aa:	463b      	mov	r3, r7
 800b4ac:	f7f5 f84c 	bl	8000548 <__aeabi_dmul>
 800b4b0:	f1ba 3fff 	cmp.w	sl, #4294967295
 800b4b4:	4602      	mov	r2, r0
 800b4b6:	460b      	mov	r3, r1
 800b4b8:	d155      	bne.n	800b566 <atan+0x25e>
 800b4ba:	4640      	mov	r0, r8
 800b4bc:	4649      	mov	r1, r9
 800b4be:	f7f4 fe91 	bl	80001e4 <__adddf3>
 800b4c2:	4622      	mov	r2, r4
 800b4c4:	462b      	mov	r3, r5
 800b4c6:	f7f5 f83f 	bl	8000548 <__aeabi_dmul>
 800b4ca:	4602      	mov	r2, r0
 800b4cc:	460b      	mov	r3, r1
 800b4ce:	4620      	mov	r0, r4
 800b4d0:	4629      	mov	r1, r5
 800b4d2:	f7f4 fe85 	bl	80001e0 <__aeabi_dsub>
 800b4d6:	e72c      	b.n	800b332 <atan+0x2a>
 800b4d8:	ee10 0a10 	vmov	r0, s0
 800b4dc:	2200      	movs	r2, #0
 800b4de:	4b57      	ldr	r3, [pc, #348]	; (800b63c <atan+0x334>)
 800b4e0:	4629      	mov	r1, r5
 800b4e2:	f7f4 fe7d 	bl	80001e0 <__aeabi_dsub>
 800b4e6:	2200      	movs	r2, #0
 800b4e8:	4606      	mov	r6, r0
 800b4ea:	460f      	mov	r7, r1
 800b4ec:	4b53      	ldr	r3, [pc, #332]	; (800b63c <atan+0x334>)
 800b4ee:	4620      	mov	r0, r4
 800b4f0:	4629      	mov	r1, r5
 800b4f2:	f7f4 fe77 	bl	80001e4 <__adddf3>
 800b4f6:	4602      	mov	r2, r0
 800b4f8:	460b      	mov	r3, r1
 800b4fa:	4630      	mov	r0, r6
 800b4fc:	4639      	mov	r1, r7
 800b4fe:	f7f5 f94d 	bl	800079c <__aeabi_ddiv>
 800b502:	f04f 0a01 	mov.w	sl, #1
 800b506:	4604      	mov	r4, r0
 800b508:	460d      	mov	r5, r1
 800b50a:	e764      	b.n	800b3d6 <atan+0xce>
 800b50c:	4b4d      	ldr	r3, [pc, #308]	; (800b644 <atan+0x33c>)
 800b50e:	429e      	cmp	r6, r3
 800b510:	dc1d      	bgt.n	800b54e <atan+0x246>
 800b512:	ee10 0a10 	vmov	r0, s0
 800b516:	2200      	movs	r2, #0
 800b518:	4b4b      	ldr	r3, [pc, #300]	; (800b648 <atan+0x340>)
 800b51a:	4629      	mov	r1, r5
 800b51c:	f7f4 fe60 	bl	80001e0 <__aeabi_dsub>
 800b520:	2200      	movs	r2, #0
 800b522:	4606      	mov	r6, r0
 800b524:	460f      	mov	r7, r1
 800b526:	4b48      	ldr	r3, [pc, #288]	; (800b648 <atan+0x340>)
 800b528:	4620      	mov	r0, r4
 800b52a:	4629      	mov	r1, r5
 800b52c:	f7f5 f80c 	bl	8000548 <__aeabi_dmul>
 800b530:	2200      	movs	r2, #0
 800b532:	4b42      	ldr	r3, [pc, #264]	; (800b63c <atan+0x334>)
 800b534:	f7f4 fe56 	bl	80001e4 <__adddf3>
 800b538:	4602      	mov	r2, r0
 800b53a:	460b      	mov	r3, r1
 800b53c:	4630      	mov	r0, r6
 800b53e:	4639      	mov	r1, r7
 800b540:	f7f5 f92c 	bl	800079c <__aeabi_ddiv>
 800b544:	f04f 0a02 	mov.w	sl, #2
 800b548:	4604      	mov	r4, r0
 800b54a:	460d      	mov	r5, r1
 800b54c:	e743      	b.n	800b3d6 <atan+0xce>
 800b54e:	462b      	mov	r3, r5
 800b550:	ee10 2a10 	vmov	r2, s0
 800b554:	2000      	movs	r0, #0
 800b556:	493d      	ldr	r1, [pc, #244]	; (800b64c <atan+0x344>)
 800b558:	f7f5 f920 	bl	800079c <__aeabi_ddiv>
 800b55c:	f04f 0a03 	mov.w	sl, #3
 800b560:	4604      	mov	r4, r0
 800b562:	460d      	mov	r5, r1
 800b564:	e737      	b.n	800b3d6 <atan+0xce>
 800b566:	4640      	mov	r0, r8
 800b568:	4649      	mov	r1, r9
 800b56a:	f7f4 fe3b 	bl	80001e4 <__adddf3>
 800b56e:	4622      	mov	r2, r4
 800b570:	462b      	mov	r3, r5
 800b572:	f7f4 ffe9 	bl	8000548 <__aeabi_dmul>
 800b576:	4e36      	ldr	r6, [pc, #216]	; (800b650 <atan+0x348>)
 800b578:	4b36      	ldr	r3, [pc, #216]	; (800b654 <atan+0x34c>)
 800b57a:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 800b57e:	4456      	add	r6, sl
 800b580:	449a      	add	sl, r3
 800b582:	e9da 2300 	ldrd	r2, r3, [sl]
 800b586:	f7f4 fe2b 	bl	80001e0 <__aeabi_dsub>
 800b58a:	4622      	mov	r2, r4
 800b58c:	462b      	mov	r3, r5
 800b58e:	f7f4 fe27 	bl	80001e0 <__aeabi_dsub>
 800b592:	4602      	mov	r2, r0
 800b594:	460b      	mov	r3, r1
 800b596:	e9d6 0100 	ldrd	r0, r1, [r6]
 800b59a:	f7f4 fe21 	bl	80001e0 <__aeabi_dsub>
 800b59e:	f1bb 0f00 	cmp.w	fp, #0
 800b5a2:	4604      	mov	r4, r0
 800b5a4:	460d      	mov	r5, r1
 800b5a6:	f6bf aece 	bge.w	800b346 <atan+0x3e>
 800b5aa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b5ae:	4604      	mov	r4, r0
 800b5b0:	461d      	mov	r5, r3
 800b5b2:	e6c8      	b.n	800b346 <atan+0x3e>
 800b5b4:	a51c      	add	r5, pc, #112	; (adr r5, 800b628 <atan+0x320>)
 800b5b6:	e9d5 4500 	ldrd	r4, r5, [r5]
 800b5ba:	e6c4      	b.n	800b346 <atan+0x3e>
 800b5bc:	f3af 8000 	nop.w
 800b5c0:	54442d18 	.word	0x54442d18
 800b5c4:	bff921fb 	.word	0xbff921fb
 800b5c8:	8800759c 	.word	0x8800759c
 800b5cc:	7e37e43c 	.word	0x7e37e43c
 800b5d0:	e322da11 	.word	0xe322da11
 800b5d4:	3f90ad3a 	.word	0x3f90ad3a
 800b5d8:	24760deb 	.word	0x24760deb
 800b5dc:	3fa97b4b 	.word	0x3fa97b4b
 800b5e0:	a0d03d51 	.word	0xa0d03d51
 800b5e4:	3fb10d66 	.word	0x3fb10d66
 800b5e8:	c54c206e 	.word	0xc54c206e
 800b5ec:	3fb745cd 	.word	0x3fb745cd
 800b5f0:	920083ff 	.word	0x920083ff
 800b5f4:	3fc24924 	.word	0x3fc24924
 800b5f8:	5555550d 	.word	0x5555550d
 800b5fc:	3fd55555 	.word	0x3fd55555
 800b600:	2c6a6c2f 	.word	0x2c6a6c2f
 800b604:	bfa2b444 	.word	0xbfa2b444
 800b608:	52defd9a 	.word	0x52defd9a
 800b60c:	3fadde2d 	.word	0x3fadde2d
 800b610:	af749a6d 	.word	0xaf749a6d
 800b614:	3fb3b0f2 	.word	0x3fb3b0f2
 800b618:	fe231671 	.word	0xfe231671
 800b61c:	3fbc71c6 	.word	0x3fbc71c6
 800b620:	9998ebc4 	.word	0x9998ebc4
 800b624:	3fc99999 	.word	0x3fc99999
 800b628:	54442d18 	.word	0x54442d18
 800b62c:	3ff921fb 	.word	0x3ff921fb
 800b630:	440fffff 	.word	0x440fffff
 800b634:	7ff00000 	.word	0x7ff00000
 800b638:	3fdbffff 	.word	0x3fdbffff
 800b63c:	3ff00000 	.word	0x3ff00000
 800b640:	3ff2ffff 	.word	0x3ff2ffff
 800b644:	40037fff 	.word	0x40037fff
 800b648:	3ff80000 	.word	0x3ff80000
 800b64c:	bff00000 	.word	0xbff00000
 800b650:	0800b7b8 	.word	0x0800b7b8
 800b654:	0800b7d8 	.word	0x0800b7d8

0800b658 <fabs>:
 800b658:	ec53 2b10 	vmov	r2, r3, d0
 800b65c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b660:	ec43 2b10 	vmov	d0, r2, r3
 800b664:	4770      	bx	lr

0800b666 <matherr>:
 800b666:	2000      	movs	r0, #0
 800b668:	4770      	bx	lr
 800b66a:	0000      	movs	r0, r0
 800b66c:	0000      	movs	r0, r0
	...

0800b670 <nan>:
 800b670:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800b678 <nan+0x8>
 800b674:	4770      	bx	lr
 800b676:	bf00      	nop
 800b678:	00000000 	.word	0x00000000
 800b67c:	7ff80000 	.word	0x7ff80000

0800b680 <__errno>:
 800b680:	4b01      	ldr	r3, [pc, #4]	; (800b688 <__errno+0x8>)
 800b682:	6818      	ldr	r0, [r3, #0]
 800b684:	4770      	bx	lr
 800b686:	bf00      	nop
 800b688:	20000054 	.word	0x20000054

0800b68c <_write>:
 800b68c:	4b02      	ldr	r3, [pc, #8]	; (800b698 <_write+0xc>)
 800b68e:	2258      	movs	r2, #88	; 0x58
 800b690:	601a      	str	r2, [r3, #0]
 800b692:	f04f 30ff 	mov.w	r0, #4294967295
 800b696:	4770      	bx	lr
 800b698:	200003e8 	.word	0x200003e8

0800b69c <_init>:
 800b69c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b69e:	bf00      	nop
 800b6a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b6a2:	bc08      	pop	{r3}
 800b6a4:	469e      	mov	lr, r3
 800b6a6:	4770      	bx	lr

0800b6a8 <_fini>:
 800b6a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6aa:	bf00      	nop
 800b6ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b6ae:	bc08      	pop	{r3}
 800b6b0:	469e      	mov	lr, r3
 800b6b2:	4770      	bx	lr
