{
    "always/always_or_event/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "always/always_or_event/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "always_or_event.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 33,
        "exec_time(ms)": 82.9,
        "synthesis_time(ms)": 0.6,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "always/always_or_event/k6_N10_40nm": {
        "test_name": "always/always_or_event/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "always_or_event.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.7,
        "exec_time(ms)": 11.1,
        "synthesis_time(ms)": 0.9,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "always/always_or_event/k6_N10_mem32K_40nm": {
        "test_name": "always/always_or_event/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "always_or_event.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 31.9,
        "exec_time(ms)": 80.8,
        "synthesis_time(ms)": 0.8,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "always/always_or_event/no_arch": {
        "test_name": "always/always_or_event/no_arch",
        "architecture": "n/a",
        "verilog": "always_or_event.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 3,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "always/always_star_event/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "always/always_star_event/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "always_star_event.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 33,
        "exec_time(ms)": 83.3,
        "synthesis_time(ms)": 0.6,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "always/always_star_event/k6_N10_40nm": {
        "test_name": "always/always_star_event/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "always_star_event.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 8.5,
        "synthesis_time(ms)": 0.9,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "always/always_star_event/k6_N10_mem32K_40nm": {
        "test_name": "always/always_star_event/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "always_star_event.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32.2,
        "exec_time(ms)": 80.6,
        "synthesis_time(ms)": 0.8,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "always/always_star_event/no_arch": {
        "test_name": "always/always_star_event/no_arch",
        "architecture": "n/a",
        "verilog": "always_star_event.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 11,
        "exec_time(ms)": 2.3,
        "synthesis_time(ms)": 1,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "always/posedge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "always/posedge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "posedge.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 33.5,
        "exec_time(ms)": 81.6,
        "synthesis_time(ms)": 0.9,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "always/posedge/k6_N10_40nm": {
        "test_name": "always/posedge/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "posedge.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 15.4,
        "exec_time(ms)": 9.4,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "always/posedge/k6_N10_mem32K_40nm": {
        "test_name": "always/posedge/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "posedge.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32.4,
        "exec_time(ms)": 72.6,
        "synthesis_time(ms)": 0.9,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "always/posedge/no_arch": {
        "test_name": "always/posedge/no_arch",
        "architecture": "n/a",
        "verilog": "posedge.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 2.9,
        "synthesis_time(ms)": 1.3,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    }
}
