INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sidko/Desktop/GitHub/SJSUWork/CMPE 124/Lab 3/CMPE124-Lab3/CMPE124-Lab3.srcs/sources_1/new/dff_gate_behav.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff_gate_behav
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sidko/Desktop/GitHub/SJSUWork/CMPE 124/Lab 3/CMPE124-Lab3/CMPE124-Lab3.srcs/sim_1/new/tb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sidko/Desktop/GitHub/SJSUWork/CMPE 124/Lab 3/CMPE124-Lab3/CMPE124-Lab3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
