INFO: [VRFC 10-163] Analyzing VHDL file "/media/sf_Sync/DD/josef/U2/project_1/project_1.srcs/sources_1/imports/hdl/module.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'module'
INFO: [VRFC 10-163] Analyzing VHDL file "/media/sf_Sync/DD/josef/U2/project_1/project_1.srcs/sources_1/new/sevenseg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sevenseg'
INFO: [VRFC 10-163] Analyzing VHDL file "/media/sf_Sync/DD/josef/U2/project_1/project_1.srcs/sim_1/imports/hdl/tb_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_MODULE'
