-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_kernel_top_kernel_Pipeline_VITIS_LOOP_83_8 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    col_sum_bank_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_1_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_2_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_3_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_4_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_5_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_6_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_7_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_8_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_9_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_10_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_11_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_12_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_13_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_14_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_15_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_16_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_17_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_18_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_19_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_20_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_21_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_22_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_23_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_24_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_25_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_26_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_27_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_28_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_29_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_30_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_31_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_32_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_33_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_34_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_35_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_36_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_37_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_38_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_39_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_40_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_41_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_42_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_43_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_44_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_45_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_46_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_47_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_48_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_49_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_50_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_51_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_52_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_53_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_54_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_55_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_56_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_57_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_58_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_59_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_60_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_61_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_62_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_bank_63_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_d0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_d0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_d0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_d0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_d0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_d0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_d0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_d0 : OUT STD_LOGIC_VECTOR (16 downto 0) );
end;


architecture behav of top_kernel_top_kernel_Pipeline_VITIS_LOOP_83_8 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv38_0 : STD_LOGIC_VECTOR (37 downto 0) := "00000000000000000000000000000000000000";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv7_8 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal tmp_fu_728_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal zext_ln83_fu_746_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_fu_228 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal add_ln83_fu_1598_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_jb : STD_LOGIC_VECTOR (6 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_we0_local : STD_LOGIC;
    signal select_ln89_fu_854_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_we0_local : STD_LOGIC;
    signal select_ln89_1_fu_959_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_we0_local : STD_LOGIC;
    signal select_ln89_2_fu_1064_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_we0_local : STD_LOGIC;
    signal select_ln89_3_fu_1169_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0_local : STD_LOGIC;
    signal select_ln89_4_fu_1274_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0_local : STD_LOGIC;
    signal select_ln89_5_fu_1379_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0_local : STD_LOGIC;
    signal select_ln89_6_fu_1484_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0_local : STD_LOGIC;
    signal select_ln89_7_fu_1589_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0_local : STD_LOGIC;
    signal lshr_ln2_fu_736_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_fu_758_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_2_fu_758_p18 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_fu_758_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln1_fu_798_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sub_ln89_fu_814_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_3_fu_820_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln89_fu_830_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_4_fu_840_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_fu_806_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln89_1_fu_834_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln89_1_fu_850_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_6_fu_863_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_6_fu_863_p18 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_6_fu_863_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln89_1_fu_903_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sub_ln89_2_fu_919_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_5_fu_925_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln89_2_fu_935_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_7_fu_945_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_fu_911_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln89_3_fu_939_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln89_3_fu_955_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_s_fu_968_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_s_fu_968_p18 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_968_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln89_2_fu_1008_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sub_ln89_4_fu_1024_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_8_fu_1030_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln89_4_fu_1040_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_12_fu_1050_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_fu_1016_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln89_5_fu_1044_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln89_5_fu_1060_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_13_fu_1073_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_13_fu_1073_p18 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_13_fu_1073_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln89_3_fu_1113_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sub_ln89_6_fu_1129_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_15_fu_1135_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln89_6_fu_1145_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_16_fu_1155_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_14_fu_1121_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln89_7_fu_1149_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln89_7_fu_1165_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_17_fu_1178_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_17_fu_1178_p18 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_17_fu_1178_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln89_4_fu_1218_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sub_ln89_8_fu_1234_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_19_fu_1240_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln89_8_fu_1250_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_20_fu_1260_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_18_fu_1226_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln89_9_fu_1254_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln89_9_fu_1270_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_21_fu_1283_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_21_fu_1283_p18 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_21_fu_1283_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln89_5_fu_1323_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sub_ln89_10_fu_1339_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_23_fu_1345_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln89_10_fu_1355_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_24_fu_1365_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_22_fu_1331_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln89_11_fu_1359_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln89_11_fu_1375_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_25_fu_1388_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_25_fu_1388_p18 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_25_fu_1388_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln89_6_fu_1428_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sub_ln89_12_fu_1444_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_27_fu_1450_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln89_12_fu_1460_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_28_fu_1470_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_26_fu_1436_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln89_13_fu_1464_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln89_13_fu_1480_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_29_fu_1493_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_29_fu_1493_p18 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_29_fu_1493_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln89_7_fu_1533_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sub_ln89_14_fu_1549_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_31_fu_1555_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln89_14_fu_1565_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_32_fu_1575_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_30_fu_1541_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln89_15_fu_1569_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln89_15_fu_1585_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal tmp_2_fu_758_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_fu_758_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_fu_758_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_fu_758_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_fu_758_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_fu_758_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_fu_758_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_fu_758_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_6_fu_863_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_6_fu_863_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_6_fu_863_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_6_fu_863_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_6_fu_863_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_6_fu_863_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_6_fu_863_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_6_fu_863_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_968_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_968_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_968_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_968_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_968_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_968_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_968_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_968_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_13_fu_1073_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_13_fu_1073_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_13_fu_1073_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_13_fu_1073_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_13_fu_1073_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_13_fu_1073_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_13_fu_1073_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_13_fu_1073_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_17_fu_1178_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_17_fu_1178_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_17_fu_1178_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_17_fu_1178_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_17_fu_1178_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_17_fu_1178_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_17_fu_1178_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_17_fu_1178_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_21_fu_1283_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_21_fu_1283_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_21_fu_1283_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_21_fu_1283_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_21_fu_1283_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_21_fu_1283_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_21_fu_1283_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_21_fu_1283_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_25_fu_1388_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_25_fu_1388_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_25_fu_1388_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_25_fu_1388_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_25_fu_1388_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_25_fu_1388_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_25_fu_1388_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_25_fu_1388_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_29_fu_1493_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_29_fu_1493_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_29_fu_1493_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_29_fu_1493_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_29_fu_1493_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_29_fu_1493_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_29_fu_1493_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_29_fu_1493_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component top_kernel_sparsemux_17_3_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (2 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (2 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (2 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (2 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (2 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (2 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (2 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (2 downto 0);
        din7_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        din3 : IN STD_LOGIC_VECTOR (23 downto 0);
        din4 : IN STD_LOGIC_VECTOR (23 downto 0);
        din5 : IN STD_LOGIC_VECTOR (23 downto 0);
        din6 : IN STD_LOGIC_VECTOR (23 downto 0);
        din7 : IN STD_LOGIC_VECTOR (23 downto 0);
        def : IN STD_LOGIC_VECTOR (23 downto 0);
        sel : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    sparsemux_17_3_24_1_1_U111 : component top_kernel_sparsemux_17_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "001",
        din1_WIDTH => 24,
        CASE2 => "010",
        din2_WIDTH => 24,
        CASE3 => "011",
        din3_WIDTH => 24,
        CASE4 => "100",
        din4_WIDTH => 24,
        CASE5 => "101",
        din5_WIDTH => 24,
        CASE6 => "110",
        din6_WIDTH => 24,
        CASE7 => "111",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => col_sum_bank_load_reload,
        din1 => col_sum_bank_1_load_reload,
        din2 => col_sum_bank_2_load_reload,
        din3 => col_sum_bank_3_load_reload,
        din4 => col_sum_bank_4_load_reload,
        din5 => col_sum_bank_5_load_reload,
        din6 => col_sum_bank_6_load_reload,
        din7 => col_sum_bank_7_load_reload,
        def => tmp_2_fu_758_p17,
        sel => tmp_2_fu_758_p18,
        dout => tmp_2_fu_758_p19);

    sparsemux_17_3_24_1_1_U112 : component top_kernel_sparsemux_17_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "001",
        din1_WIDTH => 24,
        CASE2 => "010",
        din2_WIDTH => 24,
        CASE3 => "011",
        din3_WIDTH => 24,
        CASE4 => "100",
        din4_WIDTH => 24,
        CASE5 => "101",
        din5_WIDTH => 24,
        CASE6 => "110",
        din6_WIDTH => 24,
        CASE7 => "111",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => col_sum_bank_8_load_reload,
        din1 => col_sum_bank_9_load_reload,
        din2 => col_sum_bank_10_load_reload,
        din3 => col_sum_bank_11_load_reload,
        din4 => col_sum_bank_12_load_reload,
        din5 => col_sum_bank_13_load_reload,
        din6 => col_sum_bank_14_load_reload,
        din7 => col_sum_bank_15_load_reload,
        def => tmp_6_fu_863_p17,
        sel => tmp_6_fu_863_p18,
        dout => tmp_6_fu_863_p19);

    sparsemux_17_3_24_1_1_U113 : component top_kernel_sparsemux_17_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "001",
        din1_WIDTH => 24,
        CASE2 => "010",
        din2_WIDTH => 24,
        CASE3 => "011",
        din3_WIDTH => 24,
        CASE4 => "100",
        din4_WIDTH => 24,
        CASE5 => "101",
        din5_WIDTH => 24,
        CASE6 => "110",
        din6_WIDTH => 24,
        CASE7 => "111",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => col_sum_bank_16_load_reload,
        din1 => col_sum_bank_17_load_reload,
        din2 => col_sum_bank_18_load_reload,
        din3 => col_sum_bank_19_load_reload,
        din4 => col_sum_bank_20_load_reload,
        din5 => col_sum_bank_21_load_reload,
        din6 => col_sum_bank_22_load_reload,
        din7 => col_sum_bank_23_load_reload,
        def => tmp_s_fu_968_p17,
        sel => tmp_s_fu_968_p18,
        dout => tmp_s_fu_968_p19);

    sparsemux_17_3_24_1_1_U114 : component top_kernel_sparsemux_17_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "001",
        din1_WIDTH => 24,
        CASE2 => "010",
        din2_WIDTH => 24,
        CASE3 => "011",
        din3_WIDTH => 24,
        CASE4 => "100",
        din4_WIDTH => 24,
        CASE5 => "101",
        din5_WIDTH => 24,
        CASE6 => "110",
        din6_WIDTH => 24,
        CASE7 => "111",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => col_sum_bank_24_load_reload,
        din1 => col_sum_bank_25_load_reload,
        din2 => col_sum_bank_26_load_reload,
        din3 => col_sum_bank_27_load_reload,
        din4 => col_sum_bank_28_load_reload,
        din5 => col_sum_bank_29_load_reload,
        din6 => col_sum_bank_30_load_reload,
        din7 => col_sum_bank_31_load_reload,
        def => tmp_13_fu_1073_p17,
        sel => tmp_13_fu_1073_p18,
        dout => tmp_13_fu_1073_p19);

    sparsemux_17_3_24_1_1_U115 : component top_kernel_sparsemux_17_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "001",
        din1_WIDTH => 24,
        CASE2 => "010",
        din2_WIDTH => 24,
        CASE3 => "011",
        din3_WIDTH => 24,
        CASE4 => "100",
        din4_WIDTH => 24,
        CASE5 => "101",
        din5_WIDTH => 24,
        CASE6 => "110",
        din6_WIDTH => 24,
        CASE7 => "111",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => col_sum_bank_32_load_reload,
        din1 => col_sum_bank_33_load_reload,
        din2 => col_sum_bank_34_load_reload,
        din3 => col_sum_bank_35_load_reload,
        din4 => col_sum_bank_36_load_reload,
        din5 => col_sum_bank_37_load_reload,
        din6 => col_sum_bank_38_load_reload,
        din7 => col_sum_bank_39_load_reload,
        def => tmp_17_fu_1178_p17,
        sel => tmp_17_fu_1178_p18,
        dout => tmp_17_fu_1178_p19);

    sparsemux_17_3_24_1_1_U116 : component top_kernel_sparsemux_17_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "001",
        din1_WIDTH => 24,
        CASE2 => "010",
        din2_WIDTH => 24,
        CASE3 => "011",
        din3_WIDTH => 24,
        CASE4 => "100",
        din4_WIDTH => 24,
        CASE5 => "101",
        din5_WIDTH => 24,
        CASE6 => "110",
        din6_WIDTH => 24,
        CASE7 => "111",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => col_sum_bank_40_load_reload,
        din1 => col_sum_bank_41_load_reload,
        din2 => col_sum_bank_42_load_reload,
        din3 => col_sum_bank_43_load_reload,
        din4 => col_sum_bank_44_load_reload,
        din5 => col_sum_bank_45_load_reload,
        din6 => col_sum_bank_46_load_reload,
        din7 => col_sum_bank_47_load_reload,
        def => tmp_21_fu_1283_p17,
        sel => tmp_21_fu_1283_p18,
        dout => tmp_21_fu_1283_p19);

    sparsemux_17_3_24_1_1_U117 : component top_kernel_sparsemux_17_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "001",
        din1_WIDTH => 24,
        CASE2 => "010",
        din2_WIDTH => 24,
        CASE3 => "011",
        din3_WIDTH => 24,
        CASE4 => "100",
        din4_WIDTH => 24,
        CASE5 => "101",
        din5_WIDTH => 24,
        CASE6 => "110",
        din6_WIDTH => 24,
        CASE7 => "111",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => col_sum_bank_48_load_reload,
        din1 => col_sum_bank_49_load_reload,
        din2 => col_sum_bank_50_load_reload,
        din3 => col_sum_bank_51_load_reload,
        din4 => col_sum_bank_52_load_reload,
        din5 => col_sum_bank_53_load_reload,
        din6 => col_sum_bank_54_load_reload,
        din7 => col_sum_bank_55_load_reload,
        def => tmp_25_fu_1388_p17,
        sel => tmp_25_fu_1388_p18,
        dout => tmp_25_fu_1388_p19);

    sparsemux_17_3_24_1_1_U118 : component top_kernel_sparsemux_17_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "001",
        din1_WIDTH => 24,
        CASE2 => "010",
        din2_WIDTH => 24,
        CASE3 => "011",
        din3_WIDTH => 24,
        CASE4 => "100",
        din4_WIDTH => 24,
        CASE5 => "101",
        din5_WIDTH => 24,
        CASE6 => "110",
        din6_WIDTH => 24,
        CASE7 => "111",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => col_sum_bank_56_load_reload,
        din1 => col_sum_bank_57_load_reload,
        din2 => col_sum_bank_58_load_reload,
        din3 => col_sum_bank_59_load_reload,
        din4 => col_sum_bank_60_load_reload,
        din5 => col_sum_bank_61_load_reload,
        din6 => col_sum_bank_62_load_reload,
        din7 => col_sum_bank_63_load_reload,
        def => tmp_29_fu_1493_p17,
        sel => tmp_29_fu_1493_p18,
        dout => tmp_29_fu_1493_p19);

    flow_control_loop_pipe_sequential_init_U : component top_kernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    j_fu_228_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                if ((tmp_fu_728_p3 = ap_const_lv1_0)) then 
                    j_fu_228 <= add_ln83_fu_1598_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_228 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln83_fu_1598_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_jb) + unsigned(ap_const_lv7_8));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1_pp0_stage0_iter0)
    begin
        if ((ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start_int)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start_int = ap_const_logic_0);
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_fu_728_p3)
    begin
        if (((tmp_fu_728_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_jb_assign_proc : process(ap_CS_fsm_state1, j_fu_228, ap_loop_init)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_jb <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_jb <= j_fu_228;
        end if; 
    end process;

    lshr_ln2_fu_736_p4 <= ap_sig_allocacmp_jb(5 downto 3);
    select_ln89_1_fu_959_p3 <= 
        sub_ln89_3_fu_939_p2 when (tmp_10_fu_911_p3(0) = '1') else 
        zext_ln89_3_fu_955_p1;
    select_ln89_2_fu_1064_p3 <= 
        sub_ln89_5_fu_1044_p2 when (tmp_11_fu_1016_p3(0) = '1') else 
        zext_ln89_5_fu_1060_p1;
    select_ln89_3_fu_1169_p3 <= 
        sub_ln89_7_fu_1149_p2 when (tmp_14_fu_1121_p3(0) = '1') else 
        zext_ln89_7_fu_1165_p1;
    select_ln89_4_fu_1274_p3 <= 
        sub_ln89_9_fu_1254_p2 when (tmp_18_fu_1226_p3(0) = '1') else 
        zext_ln89_9_fu_1270_p1;
    select_ln89_5_fu_1379_p3 <= 
        sub_ln89_11_fu_1359_p2 when (tmp_22_fu_1331_p3(0) = '1') else 
        zext_ln89_11_fu_1375_p1;
    select_ln89_6_fu_1484_p3 <= 
        sub_ln89_13_fu_1464_p2 when (tmp_26_fu_1436_p3(0) = '1') else 
        zext_ln89_13_fu_1480_p1;
    select_ln89_7_fu_1589_p3 <= 
        sub_ln89_15_fu_1569_p2 when (tmp_30_fu_1541_p3(0) = '1') else 
        zext_ln89_15_fu_1585_p1;
    select_ln89_fu_854_p3 <= 
        sub_ln89_1_fu_834_p2 when (tmp_9_fu_806_p3(0) = '1') else 
        zext_ln89_1_fu_850_p1;
    shl_ln1_fu_798_p3 <= (tmp_2_fu_758_p19 & ap_const_lv14_0);
    shl_ln89_1_fu_903_p3 <= (tmp_6_fu_863_p19 & ap_const_lv14_0);
    shl_ln89_2_fu_1008_p3 <= (tmp_s_fu_968_p19 & ap_const_lv14_0);
    shl_ln89_3_fu_1113_p3 <= (tmp_13_fu_1073_p19 & ap_const_lv14_0);
    shl_ln89_4_fu_1218_p3 <= (tmp_17_fu_1178_p19 & ap_const_lv14_0);
    shl_ln89_5_fu_1323_p3 <= (tmp_21_fu_1283_p19 & ap_const_lv14_0);
    shl_ln89_6_fu_1428_p3 <= (tmp_25_fu_1388_p19 & ap_const_lv14_0);
    shl_ln89_7_fu_1533_p3 <= (tmp_29_fu_1493_p19 & ap_const_lv14_0);
    sub_ln89_10_fu_1339_p2 <= std_logic_vector(unsigned(ap_const_lv38_0) - unsigned(shl_ln89_5_fu_1323_p3));
    sub_ln89_11_fu_1359_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(zext_ln89_10_fu_1355_p1));
    sub_ln89_12_fu_1444_p2 <= std_logic_vector(unsigned(ap_const_lv38_0) - unsigned(shl_ln89_6_fu_1428_p3));
    sub_ln89_13_fu_1464_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(zext_ln89_12_fu_1460_p1));
    sub_ln89_14_fu_1549_p2 <= std_logic_vector(unsigned(ap_const_lv38_0) - unsigned(shl_ln89_7_fu_1533_p3));
    sub_ln89_15_fu_1569_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(zext_ln89_14_fu_1565_p1));
    sub_ln89_1_fu_834_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(zext_ln89_fu_830_p1));
    sub_ln89_2_fu_919_p2 <= std_logic_vector(unsigned(ap_const_lv38_0) - unsigned(shl_ln89_1_fu_903_p3));
    sub_ln89_3_fu_939_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(zext_ln89_2_fu_935_p1));
    sub_ln89_4_fu_1024_p2 <= std_logic_vector(unsigned(ap_const_lv38_0) - unsigned(shl_ln89_2_fu_1008_p3));
    sub_ln89_5_fu_1044_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(zext_ln89_4_fu_1040_p1));
    sub_ln89_6_fu_1129_p2 <= std_logic_vector(unsigned(ap_const_lv38_0) - unsigned(shl_ln89_3_fu_1113_p3));
    sub_ln89_7_fu_1149_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(zext_ln89_6_fu_1145_p1));
    sub_ln89_8_fu_1234_p2 <= std_logic_vector(unsigned(ap_const_lv38_0) - unsigned(shl_ln89_4_fu_1218_p3));
    sub_ln89_9_fu_1254_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(zext_ln89_8_fu_1250_p1));
    sub_ln89_fu_814_p2 <= std_logic_vector(unsigned(ap_const_lv38_0) - unsigned(shl_ln1_fu_798_p3));
    tmp_10_fu_911_p3 <= tmp_6_fu_863_p19(23 downto 23);
    tmp_11_fu_1016_p3 <= tmp_s_fu_968_p19(23 downto 23);
    tmp_12_fu_1050_p4 <= tmp_s_fu_968_p19(23 downto 8);
    tmp_13_fu_1073_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_13_fu_1073_p18 <= ap_sig_allocacmp_jb(5 downto 3);
    tmp_14_fu_1121_p3 <= tmp_13_fu_1073_p19(23 downto 23);
    tmp_15_fu_1135_p4 <= sub_ln89_6_fu_1129_p2(37 downto 22);
    tmp_16_fu_1155_p4 <= tmp_13_fu_1073_p19(23 downto 8);
    tmp_17_fu_1178_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_17_fu_1178_p18 <= ap_sig_allocacmp_jb(5 downto 3);
    tmp_18_fu_1226_p3 <= tmp_17_fu_1178_p19(23 downto 23);
    tmp_19_fu_1240_p4 <= sub_ln89_8_fu_1234_p2(37 downto 22);
    tmp_20_fu_1260_p4 <= tmp_17_fu_1178_p19(23 downto 8);
    tmp_21_fu_1283_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_21_fu_1283_p18 <= ap_sig_allocacmp_jb(5 downto 3);
    tmp_22_fu_1331_p3 <= tmp_21_fu_1283_p19(23 downto 23);
    tmp_23_fu_1345_p4 <= sub_ln89_10_fu_1339_p2(37 downto 22);
    tmp_24_fu_1365_p4 <= tmp_21_fu_1283_p19(23 downto 8);
    tmp_25_fu_1388_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_25_fu_1388_p18 <= ap_sig_allocacmp_jb(5 downto 3);
    tmp_26_fu_1436_p3 <= tmp_25_fu_1388_p19(23 downto 23);
    tmp_27_fu_1450_p4 <= sub_ln89_12_fu_1444_p2(37 downto 22);
    tmp_28_fu_1470_p4 <= tmp_25_fu_1388_p19(23 downto 8);
    tmp_29_fu_1493_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_29_fu_1493_p18 <= ap_sig_allocacmp_jb(5 downto 3);
    tmp_2_fu_758_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_2_fu_758_p18 <= ap_sig_allocacmp_jb(5 downto 3);
    tmp_30_fu_1541_p3 <= tmp_29_fu_1493_p19(23 downto 23);
    tmp_31_fu_1555_p4 <= sub_ln89_14_fu_1549_p2(37 downto 22);
    tmp_32_fu_1575_p4 <= tmp_29_fu_1493_p19(23 downto 8);
    tmp_3_fu_820_p4 <= sub_ln89_fu_814_p2(37 downto 22);
    tmp_4_fu_840_p4 <= tmp_2_fu_758_p19(23 downto 8);
    tmp_5_fu_925_p4 <= sub_ln89_2_fu_919_p2(37 downto 22);
    tmp_6_fu_863_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_6_fu_863_p18 <= ap_sig_allocacmp_jb(5 downto 3);
    tmp_7_fu_945_p4 <= tmp_6_fu_863_p19(23 downto 8);
    tmp_8_fu_1030_p4 <= sub_ln89_4_fu_1024_p2(37 downto 22);
    tmp_9_fu_806_p3 <= tmp_2_fu_758_p19(23 downto 23);
    tmp_fu_728_p3 <= ap_sig_allocacmp_jb(6 downto 6);
    tmp_s_fu_968_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_s_fu_968_p18 <= ap_sig_allocacmp_jb(5 downto 3);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_address0 <= zext_ln83_fu_746_p1(3 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_d0 <= select_ln89_6_fu_1484_p3;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_fu_728_p3)
    begin
        if (((tmp_fu_728_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_address0 <= zext_ln83_fu_746_p1(3 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_d0 <= select_ln89_5_fu_1379_p3;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_fu_728_p3)
    begin
        if (((tmp_fu_728_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_address0 <= zext_ln83_fu_746_p1(3 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_d0 <= select_ln89_4_fu_1274_p3;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_fu_728_p3)
    begin
        if (((tmp_fu_728_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_address0 <= zext_ln83_fu_746_p1(3 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_d0 <= select_ln89_3_fu_1169_p3;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_we0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_fu_728_p3)
    begin
        if (((tmp_fu_728_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_address0 <= zext_ln83_fu_746_p1(3 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_d0 <= select_ln89_2_fu_1064_p3;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_we0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_fu_728_p3)
    begin
        if (((tmp_fu_728_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_address0 <= zext_ln83_fu_746_p1(3 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_d0 <= select_ln89_1_fu_959_p3;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_we0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_fu_728_p3)
    begin
        if (((tmp_fu_728_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_address0 <= zext_ln83_fu_746_p1(3 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_d0 <= select_ln89_fu_854_p3;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_we0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_fu_728_p3)
    begin
        if (((tmp_fu_728_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_address0 <= zext_ln83_fu_746_p1(3 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_d0 <= select_ln89_7_fu_1589_p3;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_fu_728_p3)
    begin
        if (((tmp_fu_728_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln83_fu_746_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln2_fu_736_p4),64));
    zext_ln89_10_fu_1355_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_23_fu_1345_p4),17));
    zext_ln89_11_fu_1375_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_24_fu_1365_p4),17));
    zext_ln89_12_fu_1460_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_27_fu_1450_p4),17));
    zext_ln89_13_fu_1480_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_28_fu_1470_p4),17));
    zext_ln89_14_fu_1565_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_31_fu_1555_p4),17));
    zext_ln89_15_fu_1585_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_32_fu_1575_p4),17));
    zext_ln89_1_fu_850_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_840_p4),17));
    zext_ln89_2_fu_935_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_925_p4),17));
    zext_ln89_3_fu_955_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_fu_945_p4),17));
    zext_ln89_4_fu_1040_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_fu_1030_p4),17));
    zext_ln89_5_fu_1060_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_fu_1050_p4),17));
    zext_ln89_6_fu_1145_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_15_fu_1135_p4),17));
    zext_ln89_7_fu_1165_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_16_fu_1155_p4),17));
    zext_ln89_8_fu_1250_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_19_fu_1240_p4),17));
    zext_ln89_9_fu_1270_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_20_fu_1260_p4),17));
    zext_ln89_fu_830_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_820_p4),17));
end behav;
