$date
	Thu Sep 21 21:07:41 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testDecoder $end
$var wire 1 ! out3 $end
$var wire 1 " out2 $end
$var wire 1 # out1 $end
$var wire 1 $ out0 $end
$var reg 1 % addr0 $end
$var reg 1 & addr1 $end
$var reg 1 ' enable $end
$scope module decoder $end
$var wire 1 % address0 $end
$var wire 1 & address1 $end
$var wire 1 ' enable $end
$var wire 1 ( w1 $end
$var wire 1 ) w0 $end
$var wire 1 ! out3 $end
$var wire 1 " out2 $end
$var wire 1 # out1 $end
$var wire 1 $ out0 $end
$scope module d1 $end
$var wire 1 * _address $end
$var wire 1 & address $end
$var wire 1 ' enable $end
$var wire 1 ) out0 $end
$var wire 1 ( out1 $end
$upscope $end
$scope module d2 $end
$var wire 1 + _address $end
$var wire 1 % address $end
$var wire 1 ) enable $end
$var wire 1 $ out0 $end
$var wire 1 # out1 $end
$upscope $end
$scope module d3 $end
$var wire 1 , _address $end
$var wire 1 % address $end
$var wire 1 ( enable $end
$var wire 1 " out0 $end
$var wire 1 ! out1 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x,
x+
x*
x)
x(
0'
0&
0%
x$
x#
x"
x!
$end
#50000
1*
1+
1,
0!
0#
0(
0)
#100000
0"
0$
#1000000
1%
#1050000
0+
0,
#2000000
1&
0%
#2050000
0*
1+
1,
#3000000
1%
#3050000
0+
0,
#4000000
0&
0%
1'
#4050000
1*
1+
1,
#4100000
1)
#4150000
1$
#5000000
1%
#5050000
0+
1#
0,
#5100000
0$
#6000000
1&
0%
#6050000
0*
1(
1+
0#
1,
#6100000
0)
1$
1"
#6150000
0$
#7000000
1%
#7050000
0+
0,
1!
#7100000
0"
#8000000
