read_verilog sum.v 
hierarchy -check -top sum
proc; opt; fsm; opt; memory; opt;
techmap -map ../lib/stdcells_S.v
opt
dfflibmap -liberty ../lib/asic_cell_yosys_extended.lib
abc -liberty ../lib/asic_cell_yosys_extended.lib -script ../lib/script.abc
opt; clean; opt;
write_verilog syn_yos/sum_syn_yos.v
