<dec f='llvm/llvm/include/llvm/Target/TargetMachine.h' l='222' type='CodeGenOpt::Level llvm::TargetMachine::getOptLevel() const'/>
<doc f='llvm/llvm/include/llvm/Target/TargetMachine.h' l='221'>/// Returns the optimization level: None, Less, Default, or Aggressive.</doc>
<use f='llvm/llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp' l='3010' u='c' c='_ZNK4llvm10AsmPrinter23setupCodePaddingContextERKNS_17MachineBasicBlockERNS_20MCCodePaddingContextE'/>
<use f='llvm/llvm/lib/CodeGen/AsmPrinter/CodeViewDebug.cpp' l='1363' u='c' c='_ZN4llvm13CodeViewDebug17beginFunctionImplEPKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/PrologEpilogInserter.cpp' l='993' u='c' c='_ZN12_GLOBAL__N_13PEI27calculateFrameObjectOffsetsERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/PrologEpilogInserter.cpp' l='1003' u='c' c='_ZN12_GLOBAL__N_13PEI27calculateFrameObjectOffsetsERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='3221' u='c' c='_ZN12_GLOBAL__N_18RAGreedy20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='1612' u='c' c='_ZN4llvm19SelectionDAGBuilder13visitCatchRetERKNS_15CatchReturnInstE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='2241' u='c' c='_ZN4llvm19SelectionDAGBuilder7visitBrERKNS_10BranchInstE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='10086' u='c' c='_ZN4llvm19SelectionDAGBuilder13lowerWorkItemENS_8SwitchCG18SwitchWorkListItemEPNS_5ValueEPNS_17MachineBasicBlockES6_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='10421' u='c' c='_ZN4llvm19SelectionDAGBuilder23peelDominantCaseClusterERKNS_10SwitchInstERSt6vectorINS_8SwitchCG11CaseClusterESaIS6_EERNS_17BranchProbabilityE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='10544' u='c' c='_ZN4llvm19SelectionDAGBuilder11visitSwitchERKNS_10SwitchInstE'/>
<use f='llvm/llvm/lib/CodeGen/SwitchLoweringUtils.cpp' l='91' u='c' c='_ZN4llvm8SwitchCG14SwitchLowering14findJumpTablesERSt6vectorINS0_11CaseClusterESaIS3_EEPKNS_10SwitchInstEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/SwitchLoweringUtils.cpp' l='273' u='c' c='_ZN4llvm8SwitchCG14SwitchLowering19findBitTestClustersERSt6vectorINS0_11CaseClusterESaIS3_EEPKNS_10SwitchInstE'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='424' u='c' c='_ZNK4llvm16TargetPassConfig11getOptLevelEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='769' u='c' c='_ZN4llvm16TargetPassConfig17addCoreISelPassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp' l='1684' u='c' c='_ZN12_GLOBAL__N_125TwoAddressInstructionPass20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='5028' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel19selectAtomicCmpXchgEPKN4llvm17AtomicCmpXchgInstE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='11798' u='c' c='_ZNK4llvm21AArch64TargetLowering29shouldExpandAtomicCmpXchgInIREPNS_17AtomicCmpXchgInstE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp' l='3021' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector19tryOptVectorShuffleERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='280' u='c' c='_ZN4llvm20AArch64TargetMachineC1ERKNS_6TargetERKNS_6TripleENS_9StringRefES7_RKNS_13TargetOptionsENS_8OptionalINS_5Reloc5ModelEEENSB_INS_9CodeModel5Mod16557320'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='341' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfigC1ERN4llvm20AArch64TargetMachineERNS1_6legacy15PassManagerBaseE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='404' u='c' c='_ZNK12_GLOBAL__N_117AArch64PassConfig12getCSEConfigEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='415' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='422' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='432' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='437' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='455' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig10addPreISelEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='460' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig10addPreISelEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='463' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig10addPreISelEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='517' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig29addPreGlobalInstructionSelectEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='545' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig14addPreRegAllocEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='549' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig14addPreRegAllocEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='559' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig15addPostRegAllocEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='562' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig15addPostRegAllocEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='571' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig12addPreSched2Ev'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='583' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig12addPreSched2Ev'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='593' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='606' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='609' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='392' u='c' c='_ZN4llvm19AMDGPUTargetMachine17adjustPassManagerERNS_18PassManagerBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='569' u='c' c='_ZNK12_GLOBAL__N_116AMDGPUPassConfig12getCSEConfigEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='688' u='c' c='_ZN12_GLOBAL__N_116AMDGPUPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1781' u='c' c='_ZL24reservePrivateMemoryRegsRKN4llvm13TargetMachineERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='9301' u='c' c='_ZNK4llvm16SITargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMAsmPrinter.cpp' l='132' u='c' c='_ZN4llvm13ARMAsmPrinter20runOnMachineFunctionERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMAsmPrinter.cpp' l='135' u='c' c='_ZN4llvm13ARMAsmPrinter20runOnMachineFunctionERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='989' u='c' c='_ZN4llvm17ARMTargetLoweringC1ERKNS_13TargetMachineERKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='14782' u='c' c='_ZNK4llvm17ARMTargetLowering29shouldExpandAtomicCmpXchgInIREPNS_17AtomicCmpXchgInstE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='322' u='c' c='_ZN12_GLOBAL__N_113ARMPassConfigC1ERN4llvm20ARMBaseTargetMachineERNS1_6legacy15PassManagerBaseE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='392' u='c' c='_ZNK12_GLOBAL__N_113ARMPassConfig12getCSEConfigEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='404' u='c' c='_ZN12_GLOBAL__N_113ARMPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='418' u='c' c='_ZN12_GLOBAL__N_113ARMPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='429' u='c' c='_ZN12_GLOBAL__N_113ARMPassConfig10addPreISelEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='437' u='c' c='_ZN12_GLOBAL__N_113ARMPassConfig10addPreISelEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonCopyToCombine.cpp' l='478' u='c' c='_ZN12_GLOBAL__N_120HexagonCopyToCombine20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='378' u='c' c='_ZL9isOptNoneRKN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='1006' u='c' c='_ZNK4llvm20HexagonFrameLowering5hasFPERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='1118' u='c' c='_ZNK4llvm20HexagonFrameLowering22getFrameIndexReferenceERKNS_15MachineFunctionEiRj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='2427' u='c' c='_ZNK4llvm20HexagonFrameLowering15shouldInlineCSRERKNS_15MachineFunctionERKSt6vectorINS_15CalleeSavedInfoESaIS5_EE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSubtarget.cpp' l='81' u='c' c='_ZN4llvm16HexagonSubtargetC1ERKNS_6TripleENS_9StringRefES4_RKNS_13TargetMachineE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='376' u='c' c='_ZN12_GLOBAL__N_117HexagonPassConfig14addPreRegAllocEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsDelaySlotFiller.cpp' l='628' u='c' c='_ZN12_GLOBAL__N_119MipsDelaySlotFiller22runOnMachineBasicBlockERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='4170' u='c' c='_ZNK4llvm18MipsTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsMachineFunction.cpp' l='271' u='c' c='_ZN4llvm16MipsFunctionInfo20initCapGlobalBaseRegEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsTargetMachine.cpp' l='311' u='c' c='_ZNK12_GLOBAL__N_114MipsPassConfig12getCSEConfigEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp' l='4757' u='c' c='_ZNK4llvm19NVPTXTargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp' l='3628' u='c' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel18tryIntCompareInGPREPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp' l='5522' u='c' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel18PostprocessISelDAGEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='14478' u='c' c='_ZNK4llvm17PPCTargetLowering19getOptimalMemOpTypeEmjjbbbRKNS_13AttributeListE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='273' u='c' c='_ZNK4llvm12PPCInstrInfo26getMachineCombinerPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='333' u='c' c='_ZNK4llvm16PPCTargetMachine16getSubtargetImplERKNS_8FunctionE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='351' u='c' c='_ZN12_GLOBAL__N_113PPCPassConfigC1ERN4llvm16PPCTargetMachineERNS1_6legacy15PassManagerBaseE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='390' u='c' c='_ZN12_GLOBAL__N_113PPCPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='403' u='c' c='_ZN12_GLOBAL__N_113PPCPassConfig11addIRPassesEv'/>
<def f='llvm/llvm/lib/Target/TargetMachine.cpp' l='249' type='CodeGenOpt::Level llvm::TargetMachine::getOptLevel() const'/>
<doc f='llvm/llvm/lib/Target/TargetMachine.cpp' l='248'>/// Returns the optimization level: None, Less, Default, or Aggressive.</doc>
<use f='llvm/llvm/lib/Target/X86/X86ISelDAGToDAG.cpp' l='1038' u='c' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel18PostprocessISelDAGEv'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='126' u='c' c='_ZN4llvm17X86TargetLoweringC1ERKNS_16X86TargetMachineERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='414' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='533' u='c' c='_ZNK12_GLOBAL__N_113X86PassConfig12getCSEConfigEv'/>
