// Seed: 2944422720
module module_0;
  if (1) begin
    initial id_1 = 1;
    assign id_1 = 1'b0;
  end else begin
    always_ff begin
      id_2 <= id_2;
    end
  end
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1,
    input  wire  id_2,
    input  uwire id_3
);
  initial id_1 <= #1 id_0;
  logic id_5 = id_0, id_6, id_7, id_8;
  module_0(); id_9(
      .id_0(1'b0),
      .id_1(1),
      .id_2(""),
      .id_3(1),
      .id_4(1'd0),
      .id_5(!id_7),
      .id_6(id_6),
      .id_7(id_0),
      .id_8(1),
      .id_9(id_7),
      .id_10(id_2 - 1),
      .id_11(id_1),
      .id_12(id_7),
      .id_13(1),
      .id_14(id_5)
  );
  assign id_5 = id_8;
endmodule
