<session sof_file="">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="SignalTap" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="SignalTap" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <position_info>
      <single attribute="active tab" value="1"/>
    </position_info>
    <signal_set global_temp="1" name="signal_set: 2011/01/30 15:25:25  #0">
      <clock name="auto_stp_external_clock_0" polarity="posedge" tap_mode="classic"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="128" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="a[0]" tap_mode="classic" type="input pin"/>
          <wire name="a[10]" tap_mode="classic" type="input pin"/>
          <wire name="a[11]" tap_mode="classic" type="input pin"/>
          <wire name="a[12]" tap_mode="classic" type="input pin"/>
          <wire name="a[13]" tap_mode="classic" type="input pin"/>
          <wire name="a[14]" tap_mode="classic" type="input pin"/>
          <wire name="a[15]" tap_mode="classic" type="input pin"/>
          <wire name="a[16]" tap_mode="classic" type="input pin"/>
          <wire name="a[17]" tap_mode="classic" type="input pin"/>
          <wire name="a[18]" tap_mode="classic" type="input pin"/>
          <wire name="a[19]" tap_mode="classic" type="input pin"/>
          <wire name="a[1]" tap_mode="classic" type="input pin"/>
          <wire name="a[20]" tap_mode="classic" type="input pin"/>
          <wire name="a[21]" tap_mode="classic" type="input pin"/>
          <wire name="a[22]" tap_mode="classic" type="input pin"/>
          <wire name="a[2]" tap_mode="classic" type="input pin"/>
          <wire name="a[3]" tap_mode="classic" type="input pin"/>
          <wire name="a[4]" tap_mode="classic" type="input pin"/>
          <wire name="a[5]" tap_mode="classic" type="input pin"/>
          <wire name="a[6]" tap_mode="classic" type="input pin"/>
          <wire name="a[7]" tap_mode="classic" type="input pin"/>
          <wire name="a[8]" tap_mode="classic" type="input pin"/>
          <wire name="a[9]" tap_mode="classic" type="input pin"/>
          <wire name="b[0]" tap_mode="classic" type="input pin"/>
          <wire name="b[10]" tap_mode="classic" type="input pin"/>
          <wire name="b[11]" tap_mode="classic" type="input pin"/>
          <wire name="b[12]" tap_mode="classic" type="input pin"/>
          <wire name="b[13]" tap_mode="classic" type="input pin"/>
          <wire name="b[14]" tap_mode="classic" type="input pin"/>
          <wire name="b[15]" tap_mode="classic" type="input pin"/>
          <wire name="b[16]" tap_mode="classic" type="input pin"/>
          <wire name="b[17]" tap_mode="classic" type="input pin"/>
          <wire name="b[18]" tap_mode="classic" type="input pin"/>
          <wire name="b[19]" tap_mode="classic" type="input pin"/>
          <wire name="b[1]" tap_mode="classic" type="input pin"/>
          <wire name="b[20]" tap_mode="classic" type="input pin"/>
          <wire name="b[21]" tap_mode="classic" type="input pin"/>
          <wire name="b[22]" tap_mode="classic" type="input pin"/>
          <wire name="b[2]" tap_mode="classic" type="input pin"/>
          <wire name="b[3]" tap_mode="classic" type="input pin"/>
          <wire name="b[4]" tap_mode="classic" type="input pin"/>
          <wire name="b[5]" tap_mode="classic" type="input pin"/>
          <wire name="b[6]" tap_mode="classic" type="input pin"/>
          <wire name="b[7]" tap_mode="classic" type="input pin"/>
          <wire name="b[8]" tap_mode="classic" type="input pin"/>
          <wire name="b[9]" tap_mode="classic" type="input pin"/>
          <wire name="clk" tap_mode="classic" type="input pin"/>
          <wire name="p[0]" tap_mode="classic" type="output pin"/>
          <wire name="p[10]" tap_mode="classic" type="output pin"/>
          <wire name="p[11]" tap_mode="classic" type="output pin"/>
          <wire name="p[12]" tap_mode="classic" type="output pin"/>
          <wire name="p[13]" tap_mode="classic" type="output pin"/>
          <wire name="p[14]" tap_mode="classic" type="output pin"/>
          <wire name="p[15]" tap_mode="classic" type="output pin"/>
          <wire name="p[16]" tap_mode="classic" type="output pin"/>
          <wire name="p[17]" tap_mode="classic" type="output pin"/>
          <wire name="p[18]" tap_mode="classic" type="output pin"/>
          <wire name="p[19]" tap_mode="classic" type="output pin"/>
          <wire name="p[1]" tap_mode="classic" type="output pin"/>
          <wire name="p[20]" tap_mode="classic" type="output pin"/>
          <wire name="p[21]" tap_mode="classic" type="output pin"/>
          <wire name="p[22]" tap_mode="classic" type="output pin"/>
          <wire name="p[2]" tap_mode="classic" type="output pin"/>
          <wire name="p[3]" tap_mode="classic" type="output pin"/>
          <wire name="p[4]" tap_mode="classic" type="output pin"/>
          <wire name="p[5]" tap_mode="classic" type="output pin"/>
          <wire name="p[6]" tap_mode="classic" type="output pin"/>
          <wire name="p[7]" tap_mode="classic" type="output pin"/>
          <wire name="p[8]" tap_mode="classic" type="output pin"/>
          <wire name="p[9]" tap_mode="classic" type="output pin"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="a[0]" tap_mode="classic" type="input pin"/>
          <wire name="a[10]" tap_mode="classic" type="input pin"/>
          <wire name="a[11]" tap_mode="classic" type="input pin"/>
          <wire name="a[12]" tap_mode="classic" type="input pin"/>
          <wire name="a[13]" tap_mode="classic" type="input pin"/>
          <wire name="a[14]" tap_mode="classic" type="input pin"/>
          <wire name="a[15]" tap_mode="classic" type="input pin"/>
          <wire name="a[16]" tap_mode="classic" type="input pin"/>
          <wire name="a[17]" tap_mode="classic" type="input pin"/>
          <wire name="a[18]" tap_mode="classic" type="input pin"/>
          <wire name="a[19]" tap_mode="classic" type="input pin"/>
          <wire name="a[1]" tap_mode="classic" type="input pin"/>
          <wire name="a[20]" tap_mode="classic" type="input pin"/>
          <wire name="a[21]" tap_mode="classic" type="input pin"/>
          <wire name="a[22]" tap_mode="classic" type="input pin"/>
          <wire name="a[2]" tap_mode="classic" type="input pin"/>
          <wire name="a[3]" tap_mode="classic" type="input pin"/>
          <wire name="a[4]" tap_mode="classic" type="input pin"/>
          <wire name="a[5]" tap_mode="classic" type="input pin"/>
          <wire name="a[6]" tap_mode="classic" type="input pin"/>
          <wire name="a[7]" tap_mode="classic" type="input pin"/>
          <wire name="a[8]" tap_mode="classic" type="input pin"/>
          <wire name="a[9]" tap_mode="classic" type="input pin"/>
          <wire name="b[0]" tap_mode="classic" type="input pin"/>
          <wire name="b[10]" tap_mode="classic" type="input pin"/>
          <wire name="b[11]" tap_mode="classic" type="input pin"/>
          <wire name="b[12]" tap_mode="classic" type="input pin"/>
          <wire name="b[13]" tap_mode="classic" type="input pin"/>
          <wire name="b[14]" tap_mode="classic" type="input pin"/>
          <wire name="b[15]" tap_mode="classic" type="input pin"/>
          <wire name="b[16]" tap_mode="classic" type="input pin"/>
          <wire name="b[17]" tap_mode="classic" type="input pin"/>
          <wire name="b[18]" tap_mode="classic" type="input pin"/>
          <wire name="b[19]" tap_mode="classic" type="input pin"/>
          <wire name="b[1]" tap_mode="classic" type="input pin"/>
          <wire name="b[20]" tap_mode="classic" type="input pin"/>
          <wire name="b[21]" tap_mode="classic" type="input pin"/>
          <wire name="b[22]" tap_mode="classic" type="input pin"/>
          <wire name="b[2]" tap_mode="classic" type="input pin"/>
          <wire name="b[3]" tap_mode="classic" type="input pin"/>
          <wire name="b[4]" tap_mode="classic" type="input pin"/>
          <wire name="b[5]" tap_mode="classic" type="input pin"/>
          <wire name="b[6]" tap_mode="classic" type="input pin"/>
          <wire name="b[7]" tap_mode="classic" type="input pin"/>
          <wire name="b[8]" tap_mode="classic" type="input pin"/>
          <wire name="b[9]" tap_mode="classic" type="input pin"/>
          <wire name="clk" tap_mode="classic" type="input pin"/>
          <wire name="p[0]" tap_mode="classic" type="output pin"/>
          <wire name="p[10]" tap_mode="classic" type="output pin"/>
          <wire name="p[11]" tap_mode="classic" type="output pin"/>
          <wire name="p[12]" tap_mode="classic" type="output pin"/>
          <wire name="p[13]" tap_mode="classic" type="output pin"/>
          <wire name="p[14]" tap_mode="classic" type="output pin"/>
          <wire name="p[15]" tap_mode="classic" type="output pin"/>
          <wire name="p[16]" tap_mode="classic" type="output pin"/>
          <wire name="p[17]" tap_mode="classic" type="output pin"/>
          <wire name="p[18]" tap_mode="classic" type="output pin"/>
          <wire name="p[19]" tap_mode="classic" type="output pin"/>
          <wire name="p[1]" tap_mode="classic" type="output pin"/>
          <wire name="p[20]" tap_mode="classic" type="output pin"/>
          <wire name="p[21]" tap_mode="classic" type="output pin"/>
          <wire name="p[22]" tap_mode="classic" type="output pin"/>
          <wire name="p[2]" tap_mode="classic" type="output pin"/>
          <wire name="p[3]" tap_mode="classic" type="output pin"/>
          <wire name="p[4]" tap_mode="classic" type="output pin"/>
          <wire name="p[5]" tap_mode="classic" type="output pin"/>
          <wire name="p[6]" tap_mode="classic" type="output pin"/>
          <wire name="p[7]" tap_mode="classic" type="output pin"/>
          <wire name="p[8]" tap_mode="classic" type="output pin"/>
          <wire name="p[9]" tap_mode="classic" type="output pin"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="a[0]" tap_mode="classic" type="input pin"/>
          <wire name="a[10]" tap_mode="classic" type="input pin"/>
          <wire name="a[11]" tap_mode="classic" type="input pin"/>
          <wire name="a[12]" tap_mode="classic" type="input pin"/>
          <wire name="a[13]" tap_mode="classic" type="input pin"/>
          <wire name="a[14]" tap_mode="classic" type="input pin"/>
          <wire name="a[15]" tap_mode="classic" type="input pin"/>
          <wire name="a[16]" tap_mode="classic" type="input pin"/>
          <wire name="a[17]" tap_mode="classic" type="input pin"/>
          <wire name="a[18]" tap_mode="classic" type="input pin"/>
          <wire name="a[19]" tap_mode="classic" type="input pin"/>
          <wire name="a[1]" tap_mode="classic" type="input pin"/>
          <wire name="a[20]" tap_mode="classic" type="input pin"/>
          <wire name="a[21]" tap_mode="classic" type="input pin"/>
          <wire name="a[22]" tap_mode="classic" type="input pin"/>
          <wire name="a[2]" tap_mode="classic" type="input pin"/>
          <wire name="a[3]" tap_mode="classic" type="input pin"/>
          <wire name="a[4]" tap_mode="classic" type="input pin"/>
          <wire name="a[5]" tap_mode="classic" type="input pin"/>
          <wire name="a[6]" tap_mode="classic" type="input pin"/>
          <wire name="a[7]" tap_mode="classic" type="input pin"/>
          <wire name="a[8]" tap_mode="classic" type="input pin"/>
          <wire name="a[9]" tap_mode="classic" type="input pin"/>
          <wire name="b[0]" tap_mode="classic" type="input pin"/>
          <wire name="b[10]" tap_mode="classic" type="input pin"/>
          <wire name="b[11]" tap_mode="classic" type="input pin"/>
          <wire name="b[12]" tap_mode="classic" type="input pin"/>
          <wire name="b[13]" tap_mode="classic" type="input pin"/>
          <wire name="b[14]" tap_mode="classic" type="input pin"/>
          <wire name="b[15]" tap_mode="classic" type="input pin"/>
          <wire name="b[16]" tap_mode="classic" type="input pin"/>
          <wire name="b[17]" tap_mode="classic" type="input pin"/>
          <wire name="b[18]" tap_mode="classic" type="input pin"/>
          <wire name="b[19]" tap_mode="classic" type="input pin"/>
          <wire name="b[1]" tap_mode="classic" type="input pin"/>
          <wire name="b[20]" tap_mode="classic" type="input pin"/>
          <wire name="b[21]" tap_mode="classic" type="input pin"/>
          <wire name="b[22]" tap_mode="classic" type="input pin"/>
          <wire name="b[2]" tap_mode="classic" type="input pin"/>
          <wire name="b[3]" tap_mode="classic" type="input pin"/>
          <wire name="b[4]" tap_mode="classic" type="input pin"/>
          <wire name="b[5]" tap_mode="classic" type="input pin"/>
          <wire name="b[6]" tap_mode="classic" type="input pin"/>
          <wire name="b[7]" tap_mode="classic" type="input pin"/>
          <wire name="b[8]" tap_mode="classic" type="input pin"/>
          <wire name="b[9]" tap_mode="classic" type="input pin"/>
          <wire name="clk" tap_mode="classic" type="input pin"/>
          <wire name="p[0]" tap_mode="classic" type="output pin"/>
          <wire name="p[10]" tap_mode="classic" type="output pin"/>
          <wire name="p[11]" tap_mode="classic" type="output pin"/>
          <wire name="p[12]" tap_mode="classic" type="output pin"/>
          <wire name="p[13]" tap_mode="classic" type="output pin"/>
          <wire name="p[14]" tap_mode="classic" type="output pin"/>
          <wire name="p[15]" tap_mode="classic" type="output pin"/>
          <wire name="p[16]" tap_mode="classic" type="output pin"/>
          <wire name="p[17]" tap_mode="classic" type="output pin"/>
          <wire name="p[18]" tap_mode="classic" type="output pin"/>
          <wire name="p[19]" tap_mode="classic" type="output pin"/>
          <wire name="p[1]" tap_mode="classic" type="output pin"/>
          <wire name="p[20]" tap_mode="classic" type="output pin"/>
          <wire name="p[21]" tap_mode="classic" type="output pin"/>
          <wire name="p[22]" tap_mode="classic" type="output pin"/>
          <wire name="p[2]" tap_mode="classic" type="output pin"/>
          <wire name="p[3]" tap_mode="classic" type="output pin"/>
          <wire name="p[4]" tap_mode="classic" type="output pin"/>
          <wire name="p[5]" tap_mode="classic" type="output pin"/>
          <wire name="p[6]" tap_mode="classic" type="output pin"/>
          <wire name="p[7]" tap_mode="classic" type="output pin"/>
          <wire name="p[8]" tap_mode="classic" type="output pin"/>
          <wire name="p[9]" tap_mode="classic" type="output pin"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <data_view>
          <bus is_signal_inverted="no" link="all" name="a" order="msb_to_lsb" radix="hex" state="collapse" type="input pin">
            <net is_signal_inverted="no" name="a[22]"/>
            <net is_signal_inverted="no" name="a[21]"/>
            <net is_signal_inverted="no" name="a[20]"/>
            <net is_signal_inverted="no" name="a[19]"/>
            <net is_signal_inverted="no" name="a[18]"/>
            <net is_signal_inverted="no" name="a[17]"/>
            <net is_signal_inverted="no" name="a[16]"/>
            <net is_signal_inverted="no" name="a[15]"/>
            <net is_signal_inverted="no" name="a[14]"/>
            <net is_signal_inverted="no" name="a[13]"/>
            <net is_signal_inverted="no" name="a[12]"/>
            <net is_signal_inverted="no" name="a[11]"/>
            <net is_signal_inverted="no" name="a[10]"/>
            <net is_signal_inverted="no" name="a[9]"/>
            <net is_signal_inverted="no" name="a[8]"/>
            <net is_signal_inverted="no" name="a[7]"/>
            <net is_signal_inverted="no" name="a[6]"/>
            <net is_signal_inverted="no" name="a[5]"/>
            <net is_signal_inverted="no" name="a[4]"/>
            <net is_signal_inverted="no" name="a[3]"/>
            <net is_signal_inverted="no" name="a[2]"/>
            <net is_signal_inverted="no" name="a[1]"/>
            <net is_signal_inverted="no" name="a[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="b" order="msb_to_lsb" radix="hex" state="collapse" type="input pin">
            <net is_signal_inverted="no" name="b[22]"/>
            <net is_signal_inverted="no" name="b[21]"/>
            <net is_signal_inverted="no" name="b[20]"/>
            <net is_signal_inverted="no" name="b[19]"/>
            <net is_signal_inverted="no" name="b[18]"/>
            <net is_signal_inverted="no" name="b[17]"/>
            <net is_signal_inverted="no" name="b[16]"/>
            <net is_signal_inverted="no" name="b[15]"/>
            <net is_signal_inverted="no" name="b[14]"/>
            <net is_signal_inverted="no" name="b[13]"/>
            <net is_signal_inverted="no" name="b[12]"/>
            <net is_signal_inverted="no" name="b[11]"/>
            <net is_signal_inverted="no" name="b[10]"/>
            <net is_signal_inverted="no" name="b[9]"/>
            <net is_signal_inverted="no" name="b[8]"/>
            <net is_signal_inverted="no" name="b[7]"/>
            <net is_signal_inverted="no" name="b[6]"/>
            <net is_signal_inverted="no" name="b[5]"/>
            <net is_signal_inverted="no" name="b[4]"/>
            <net is_signal_inverted="no" name="b[3]"/>
            <net is_signal_inverted="no" name="b[2]"/>
            <net is_signal_inverted="no" name="b[1]"/>
            <net is_signal_inverted="no" name="b[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="p" order="msb_to_lsb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="p[22]"/>
            <net is_signal_inverted="no" name="p[21]"/>
            <net is_signal_inverted="no" name="p[20]"/>
            <net is_signal_inverted="no" name="p[19]"/>
            <net is_signal_inverted="no" name="p[18]"/>
            <net is_signal_inverted="no" name="p[17]"/>
            <net is_signal_inverted="no" name="p[16]"/>
            <net is_signal_inverted="no" name="p[15]"/>
            <net is_signal_inverted="no" name="p[14]"/>
            <net is_signal_inverted="no" name="p[13]"/>
            <net is_signal_inverted="no" name="p[12]"/>
            <net is_signal_inverted="no" name="p[11]"/>
            <net is_signal_inverted="no" name="p[10]"/>
            <net is_signal_inverted="no" name="p[9]"/>
            <net is_signal_inverted="no" name="p[8]"/>
            <net is_signal_inverted="no" name="p[7]"/>
            <net is_signal_inverted="no" name="p[6]"/>
            <net is_signal_inverted="no" name="p[5]"/>
            <net is_signal_inverted="no" name="p[4]"/>
            <net is_signal_inverted="no" name="p[3]"/>
            <net is_signal_inverted="no" name="p[2]"/>
            <net is_signal_inverted="no" name="p[1]"/>
            <net is_signal_inverted="no" name="p[0]"/>
          </bus>
          <net is_signal_inverted="no" name="clk"/>
        </data_view>
        <setup_view>
          <bus is_signal_inverted="no" link="all" name="a" order="msb_to_lsb" radix="hex" state="collapse" type="input pin">
            <net is_signal_inverted="no" name="a[22]"/>
            <net is_signal_inverted="no" name="a[21]"/>
            <net is_signal_inverted="no" name="a[20]"/>
            <net is_signal_inverted="no" name="a[19]"/>
            <net is_signal_inverted="no" name="a[18]"/>
            <net is_signal_inverted="no" name="a[17]"/>
            <net is_signal_inverted="no" name="a[16]"/>
            <net is_signal_inverted="no" name="a[15]"/>
            <net is_signal_inverted="no" name="a[14]"/>
            <net is_signal_inverted="no" name="a[13]"/>
            <net is_signal_inverted="no" name="a[12]"/>
            <net is_signal_inverted="no" name="a[11]"/>
            <net is_signal_inverted="no" name="a[10]"/>
            <net is_signal_inverted="no" name="a[9]"/>
            <net is_signal_inverted="no" name="a[8]"/>
            <net is_signal_inverted="no" name="a[7]"/>
            <net is_signal_inverted="no" name="a[6]"/>
            <net is_signal_inverted="no" name="a[5]"/>
            <net is_signal_inverted="no" name="a[4]"/>
            <net is_signal_inverted="no" name="a[3]"/>
            <net is_signal_inverted="no" name="a[2]"/>
            <net is_signal_inverted="no" name="a[1]"/>
            <net is_signal_inverted="no" name="a[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="b" order="msb_to_lsb" radix="hex" state="collapse" type="input pin">
            <net is_signal_inverted="no" name="b[22]"/>
            <net is_signal_inverted="no" name="b[21]"/>
            <net is_signal_inverted="no" name="b[20]"/>
            <net is_signal_inverted="no" name="b[19]"/>
            <net is_signal_inverted="no" name="b[18]"/>
            <net is_signal_inverted="no" name="b[17]"/>
            <net is_signal_inverted="no" name="b[16]"/>
            <net is_signal_inverted="no" name="b[15]"/>
            <net is_signal_inverted="no" name="b[14]"/>
            <net is_signal_inverted="no" name="b[13]"/>
            <net is_signal_inverted="no" name="b[12]"/>
            <net is_signal_inverted="no" name="b[11]"/>
            <net is_signal_inverted="no" name="b[10]"/>
            <net is_signal_inverted="no" name="b[9]"/>
            <net is_signal_inverted="no" name="b[8]"/>
            <net is_signal_inverted="no" name="b[7]"/>
            <net is_signal_inverted="no" name="b[6]"/>
            <net is_signal_inverted="no" name="b[5]"/>
            <net is_signal_inverted="no" name="b[4]"/>
            <net is_signal_inverted="no" name="b[3]"/>
            <net is_signal_inverted="no" name="b[2]"/>
            <net is_signal_inverted="no" name="b[1]"/>
            <net is_signal_inverted="no" name="b[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="p" order="msb_to_lsb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="p[22]"/>
            <net is_signal_inverted="no" name="p[21]"/>
            <net is_signal_inverted="no" name="p[20]"/>
            <net is_signal_inverted="no" name="p[19]"/>
            <net is_signal_inverted="no" name="p[18]"/>
            <net is_signal_inverted="no" name="p[17]"/>
            <net is_signal_inverted="no" name="p[16]"/>
            <net is_signal_inverted="no" name="p[15]"/>
            <net is_signal_inverted="no" name="p[14]"/>
            <net is_signal_inverted="no" name="p[13]"/>
            <net is_signal_inverted="no" name="p[12]"/>
            <net is_signal_inverted="no" name="p[11]"/>
            <net is_signal_inverted="no" name="p[10]"/>
            <net is_signal_inverted="no" name="p[9]"/>
            <net is_signal_inverted="no" name="p[8]"/>
            <net is_signal_inverted="no" name="p[7]"/>
            <net is_signal_inverted="no" name="p[6]"/>
            <net is_signal_inverted="no" name="p[5]"/>
            <net is_signal_inverted="no" name="p[4]"/>
            <net is_signal_inverted="no" name="p[3]"/>
            <net is_signal_inverted="no" name="p[2]"/>
            <net is_signal_inverted="no" name="p[1]"/>
            <net is_signal_inverted="no" name="p[0]"/>
          </bus>
          <net is_signal_inverted="no" name="clk"/>
        </setup_view>
      </presentation>
      <trigger attribute_mem_mode="false" gap_record="true" global_temp="1" name="trigger: 2011/01/30 15:25:25  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="1" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="true" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_in="dont_care" trigger_out="active high" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no" trigger_in="dont_care" trigger_out="active high"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>0000000000000000000000000000000000000000000000000000000000000000000000
            <pwr_up_transitional>0000000000000000000000000000000000000000000000000000000000000000000000</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
      </trigger>
    </signal_set>
  </instance>
  <mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="data log widget visible" value="1"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="jtag widget visible" value="1"/>
    <multi attribute="frame size" size="2" value="1141,815"/>
    <multi attribute="jtag widget size" size="2" value="334,120"/>
  </global_info>
</session>
